# Comparing `tmp/myhdl-0.8.1.tar.gz` & `tmp/myhdl-0.9.0.tar.gz`

## filetype from file(1)

```diff
@@ -1 +1 @@
-gzip compressed data, was "dist/myhdl-0.8.1.tar", last modified: Tue Aug 26 08:20:41 2014, max compression
+gzip compressed data, was "dist/myhdl-0.9.0.tar", last modified: Mon Jul 13 21:38:39 2015, max compression
```

## Comparing `myhdl-0.8.1.tar` & `myhdl-0.9.0.tar`

### file list

```diff
@@ -1,508 +1,494 @@
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/rs232/
--rw-r--r--   0 jand      (1000) jand      (1000)      522 2011-02-02 17:40:22.000000 myhdl-0.8.1/example/rs232/README.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     1182 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/rs232/rs232_util.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1058 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/rs232/rs232_tx.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4075 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/rs232/test_rs232.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      838 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/rs232/rs232_rx.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/manual/
--rw-r--r--   0 jand      (1000) jand      (1000)      784 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/bin2gray.vhd
--rw-r--r--   0 jand      (1000) jand      (1000)      885 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/Inc.vhd
--rw-r--r--   0 jand      (1000) jand      (1000)      312 2012-12-21 14:02:39.000000 myhdl-0.8.1/example/manual/tb_FramerCtrl.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      541 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/hello2.py
--rw-r--r--   0 jand      (1000) jand      (1000)      211 2012-12-21 14:02:39.000000 myhdl-0.8.1/example/manual/tb_inc_comb.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     2811 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/rs232.py
--rw-r--r--   0 jand      (1000) jand      (1000)      440 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/ram_1.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     2803 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/test_gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      591 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/bin2gray2.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2182 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/fsm.py
--rw-r--r--   0 jand      (1000) jand      (1000)      260 2012-12-21 14:02:38.000000 myhdl-0.8.1/example/manual/tb_Inc.v
--rw-r--r--   0 jand      (1000) jand      (1000)      942 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/GrayIncReg.v
--rw-r--r--   0 jand      (1000) jand      (1000)      651 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/Inc.v
--rw-r--r--   0 jand      (1000) jand      (1000)      801 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/ram.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      963 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/queue.py
--rw-r--r--   0 jand      (1000) jand      (1000)     3359 2012-12-21 14:02:39.000000 myhdl-0.8.1/example/manual/pck_myhdl_08.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      806 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/mux2.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      337 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/hello1.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1035 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/GrayInc.py
--rw-r--r--   0 jand      (1000) jand      (1000)      275 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/inc_comb.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      404 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/rom.py
--rw-r--r--   0 jand      (1000) jand      (1000)      455 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/inc_comb.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      645 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/custom.py
--rw-r--r--   0 jand      (1000) jand      (1000)      518 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/bin2gray.v
--rw-r--r--   0 jand      (1000) jand      (1000)      663 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/rom.vhd
--rw-r--r--   0 jand      (1000) jand      (1000)      183 2012-12-21 14:02:39.000000 myhdl-0.8.1/example/manual/tb_rom.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      728 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/mux.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      679 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/hec.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1812 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/fsm3.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      679 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/ram.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      867 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/bin2gray.py
--rw-r--r--   0 jand      (1000) jand      (1000)      378 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/rom.v
--rw-r--r--   0 jand      (1000) jand      (1000)     3476 2013-05-13 14:44:56.000000 myhdl-0.8.1/example/manual/pck_myhdl_07.vhd
--rw-r--r--   0 jand      (1000) jand      (1000)      280 2012-12-21 14:02:38.000000 myhdl-0.8.1/example/manual/tb_GrayIncReg.v
--rw-r--r--   0 jand      (1000) jand      (1000)      175 2012-12-21 14:02:38.000000 myhdl-0.8.1/example/manual/tb_bin2gray.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     2855 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/fifo.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      606 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/run_all.py
--rw-r--r--   0 jand      (1000) jand      (1000)       78 2011-02-02 17:40:22.000000 myhdl-0.8.1/example/manual/Makefile
--rw-r--r--   0 jand      (1000) jand      (1000)     2076 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/FramerCtrl.vhd
--rw-r--r--   0 jand      (1000) jand      (1000)     1588 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/FramerCtrl.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1798 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/inc.py
--rw-r--r--   0 jand      (1000) jand      (1000)      283 2012-12-21 14:02:39.000000 myhdl-0.8.1/example/manual/tb_ram_1.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     2559 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/fsm2.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1016 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/greetings.py
--rw-r--r--   0 jand      (1000) jand      (1000)     1399 2013-05-13 15:19:14.000000 myhdl-0.8.1/example/manual/GrayIncReg.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     2287 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/sparseMemory.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1148 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/manual/shadow.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/uart_tx/
--rw-r--r--   0 jand      (1000) jand      (1000)      330 2012-07-06 08:58:23.000000 myhdl-0.8.1/example/uart_tx/tb_uart_tx_2.v
--rw-r--r--   0 jand      (1000) jand      (1000)     1120 2012-07-06 08:58:23.000000 myhdl-0.8.1/example/uart_tx/uart_tx_2.v
--rw-r--r--   0 jand      (1000) jand      (1000)     1118 2012-07-06 08:58:05.000000 myhdl-0.8.1/example/uart_tx/uart_tx.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     2733 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/uart_tx/uart_tx.py
--rw-r--r--   0 jand      (1000) jand      (1000)      326 2012-07-06 08:58:05.000000 myhdl-0.8.1/example/uart_tx/tb_uart_tx.v
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/arith_lib/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1701 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/arith_lib/test_Dec.py
--rw-rw-r--   0 jand      (1000) jand      (1000)        0 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/arith_lib/__init__.py
--rw-r--r--   0 jand      (1000) jand      (1000)      679 2011-02-02 17:40:22.000000 myhdl-0.8.1/example/arith_lib/README.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     1476 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/arith_lib/PrefixAnd.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      918 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/arith_lib/Dec.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1360 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/arith_lib/LeadZeroDet.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1797 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/arith_lib/test_LeadZeroDet.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      194 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/arith_lib/arith_utils.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/stopwatch/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1381 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/stopwatch/StopWatch.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)      366 2010-09-30 14:27:58.000000 myhdl-0.8.1/example/cookbook/stopwatch/tb_TimeCount.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      636 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/stopwatch/bcd2led.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2196 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/stopwatch/test_TimeCount.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1628 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/stopwatch/TimeCount.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)     1691 2010-09-30 14:27:58.000000 myhdl-0.8.1/example/cookbook/stopwatch/TimeCount.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      733 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/stopwatch/test_bcd2led.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)     3494 2010-09-30 14:27:58.000000 myhdl-0.8.1/example/cookbook/stopwatch/pck_myhdl_07dev.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      392 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/stopwatch/seven_segment.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)     1974 2010-09-30 14:27:58.000000 myhdl-0.8.1/example/cookbook/stopwatch/TimeCount.vhd
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/dff/
--rwxr-xr-x   0 jand      (1000) jand      (1000)      250 2012-04-25 16:41:03.000000 myhdl-0.8.1/example/cookbook/dff/dff.v
--rwxr-xr-x   0 jand      (1000) jand      (1000)      510 2012-04-25 16:41:03.000000 myhdl-0.8.1/example/cookbook/dff/dff.vhd
--rwxr-xr-x   0 jand      (1000) jand      (1000)      184 2012-04-25 16:41:03.000000 myhdl-0.8.1/example/cookbook/dff/tb_dff.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      782 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/dff/dff.py
--rw-r--r--   0 jand      (1000) jand      (1000)     3494 2012-04-25 16:36:30.000000 myhdl-0.8.1/example/cookbook/dff/pck_myhdl_08dev.vhd
--rwxr-xr-x   0 jand      (1000) jand      (1000)     3494 2010-09-30 14:28:38.000000 myhdl-0.8.1/example/cookbook/dff/pck_myhdl_07dev.vhd
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/johnson/
--rwxr-xr-x   0 jand      (1000) jand      (1000)     2299 2012-06-06 09:57:24.000000 myhdl-0.8.1/example/cookbook/johnson/jc2_alt.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1762 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/johnson/jc2_alt.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)     2252 2012-06-06 09:57:23.000000 myhdl-0.8.1/example/cookbook/johnson/jc2.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1682 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/johnson/jc2.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)      290 2012-06-06 09:57:24.000000 myhdl-0.8.1/example/cookbook/johnson/tb_jc2_alt.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1530 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/johnson/test_jc2.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)      282 2012-06-06 09:57:23.000000 myhdl-0.8.1/example/cookbook/johnson/tb_jc2.v
--rwxr-xr-x   0 jand      (1000) jand      (1000)     1710 2012-06-06 09:57:24.000000 myhdl-0.8.1/example/cookbook/johnson/jc2_alt.v
--rwxr-xr-x   0 jand      (1000) jand      (1000)     1694 2012-06-06 09:57:23.000000 myhdl-0.8.1/example/cookbook/johnson/jc2.v
--rw-r--r--   0 jand      (1000) jand      (1000)     3494 2012-06-06 09:57:23.000000 myhdl-0.8.1/example/cookbook/johnson/pck_myhdl_08dev.vhd
--rwxr-xr-x   0 jand      (1000) jand      (1000)     3494 2010-09-30 14:28:28.000000 myhdl-0.8.1/example/cookbook/johnson/pck_myhdl_07dev.vhd
--rw-r--r--   0 jand      (1000) jand      (1000)      160 2011-02-02 17:40:22.000000 myhdl-0.8.1/example/cookbook/README.txt
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/latch/
--rw-rw-r--   0 jand      (1000) jand      (1000)      734 2014-04-11 08:50:02.000000 myhdl-0.8.1/example/cookbook/latch/latch.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)      182 2010-09-30 14:28:18.000000 myhdl-0.8.1/example/cookbook/latch/tb_latch.v
--rwxr-xr-x   0 jand      (1000) jand      (1000)      514 2010-09-30 14:28:18.000000 myhdl-0.8.1/example/cookbook/latch/latch.vhd
--rwxr-xr-x   0 jand      (1000) jand      (1000)      281 2010-09-30 14:28:18.000000 myhdl-0.8.1/example/cookbook/latch/latch.v
--rwxr-xr-x   0 jand      (1000) jand      (1000)     3494 2010-09-30 14:28:18.000000 myhdl-0.8.1/example/cookbook/latch/pck_myhdl_07dev.vhd
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/bitonic/
--rwxr-xr-x   0 jand      (1000) jand      (1000)      672 2010-09-30 14:28:50.000000 myhdl-0.8.1/example/cookbook/bitonic/tb_Array8Sorter.v
--rwxr-xr-x   0 jand      (1000) jand      (1000)    22296 2010-09-30 14:28:52.000000 myhdl-0.8.1/example/cookbook/bitonic/Array8Sorter.vhd
--rwxr-xr-x   0 jand      (1000) jand      (1000)    19103 2010-09-30 14:28:50.000000 myhdl-0.8.1/example/cookbook/bitonic/Array8Sorter.v
--rwxr-xr-x   0 jand      (1000) jand      (1000)     3494 2010-09-30 14:28:52.000000 myhdl-0.8.1/example/cookbook/bitonic/pck_myhdl_07dev.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     2041 2014-04-11 08:50:03.000000 myhdl-0.8.1/example/cookbook/bitonic/bitonic.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      856 2014-04-11 08:50:03.000000 myhdl-0.8.1/example/cookbook/bitonic/test_bitonic.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/dffa/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1084 2014-04-11 08:50:03.000000 myhdl-0.8.1/example/cookbook/dffa/dffa.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/example/cookbook/sinecomp/
--rwxr-xr-x   0 jand      (1000) jand      (1000)     4308 2010-10-04 14:01:02.000000 myhdl-0.8.1/example/cookbook/sinecomp/SineComputer.vhd
--rwxr-xr-x   0 jand      (1000) jand      (1000)     3171 2010-10-04 14:01:02.000000 myhdl-0.8.1/example/cookbook/sinecomp/SineComputer.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     3611 2014-04-11 08:50:03.000000 myhdl-0.8.1/example/cookbook/sinecomp/SineComputer.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)      397 2010-10-04 14:01:02.000000 myhdl-0.8.1/example/cookbook/sinecomp/tb_SineComputer.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     2266 2014-04-11 08:50:03.000000 myhdl-0.8.1/example/cookbook/sinecomp/test_SineComputer.py
--rwxr-xr-x   0 jand      (1000) jand      (1000)     3494 2010-10-04 13:53:00.000000 myhdl-0.8.1/example/cookbook/sinecomp/pck_myhdl_07dev.vhd
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/
--rw-rw-r--   0 jand      (1000) jand      (1000)     6242 2014-08-11 17:03:37.000000 myhdl-0.8.1/myhdl/_Cosimulation.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    18199 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/_Signal.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/
--rw-rw-r--   0 jand      (1000) jand      (1000)        1 2014-04-11 08:51:51.000000 myhdl-0.8.1/myhdl/test/__init__.py
--rw-r--r--   0 jand      (1000) jand      (1000)     1049 2013-05-20 11:47:18.000000 myhdl-0.8.1/myhdl/test/README.txt
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/core2/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1977 2014-04-11 08:51:51.000000 myhdl-0.8.1/myhdl/test/core2/test_ShadowSignal.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      476 2014-04-11 08:51:51.000000 myhdl-0.8.1/myhdl/test/core2/test_AssignSignal.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/benchmark/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1768 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_timer.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:51.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_13.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2291 2014-04-11 08:51:51.000000 myhdl-0.8.1/myhdl/test/benchmark/long_divider.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1758 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/benchmark/test_findmax.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_16.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_14.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2045 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    14062 2014-04-11 12:53:53.000000 myhdl-0.8.1/myhdl/test/benchmark/test_findmax.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1021 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/benchmark/test_timer.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1663 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_randgen.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_12.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    11141 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_findmax.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1167 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_timer.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1649 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/benchmark/test_timer_array.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3560 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     4203 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_findmax_sigs.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      153 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/glibc_random.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1474 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/random_generator.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_11.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1011 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_lfsr24.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     3363 2014-04-11 12:53:53.000000 myhdl-0.8.1/myhdl/test/benchmark/pck_myhdl_081.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1119 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_randgen.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      384 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/lfsr24.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_17.py
--rw-r--r--   0 jand      (1000) jand      (1000)       56 2013-05-13 14:46:46.000000 myhdl-0.8.1/myhdl/test/benchmark/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)      490 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/convert.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_15.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      846 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_lfsr24.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4995 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1433 2014-04-11 12:53:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_lfsr24.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_18.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      904 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/timer.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      157 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_9.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      784 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/benchmark/test_randgen.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      158 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/benchmark/test_longdiv_10.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/conversion/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/
--rw-rw-r--   0 jand      (1000) jand      (1000)     5163 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_inc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     5762 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_dec.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3898 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_always_comb.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7389 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_custom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    10170 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_NotSupported.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3136 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_inc_initial.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2396 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_bugreports.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4020 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_ram.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      330 2014-07-14 20:06:37.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/README.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     7093 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_fsm.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    17564 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_ops.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4352 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_hec.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7366 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_newcustom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2731 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_edge.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2001 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_all.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    14736 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_errors.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3732 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_misc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7016 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_infer.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3680 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_RandomScrambler.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2521 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_GrayInc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1154 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/util.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2344 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_bin2gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2865 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_beh.py
--rw-r--r--   0 jand      (1000) jand      (1000)       73 2011-02-02 17:40:22.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)    18714 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_signed.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     8376 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_loops.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2310 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_rom.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/vlog.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/vcom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      186 2014-07-14 20:06:37.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/README.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)       94 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/icarus.py
--rw-r--r--   0 jand      (1000) jand      (1000)      174 2013-05-13 14:44:56.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)     1027 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/test_loops.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVerilog2/cver.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/
--rw-rw-r--   0 jand      (1000) jand      (1000)     6148 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_custom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/vcom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      117 2014-07-14 20:06:37.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/README.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     1443 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_enum.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    12064 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_ops.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     6122 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_newcustom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       63 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/GHDL.py
--rw-r--r--   0 jand      (1000) jand      (1000)      142 2013-05-13 14:44:56.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)    13082 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_signed.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1014 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_loops.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/conversion/general/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1613 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_adapter.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/vlog.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3963 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_inc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     5204 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_dec.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1214 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_numass.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      530 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_constants.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2734 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_ShadowSignal.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/vcom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      541 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_AssignSignal.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3192 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_ram.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      252 2014-07-14 20:06:37.000000 myhdl-0.8.1/myhdl/test/conversion/general/README.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     2984 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_fsm.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7057 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_listofsigs.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3437 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_print.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3078 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_toplevel_method.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       94 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/icarus.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3745 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_hec.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1398 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_ternary.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1324 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_errors.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/GHDL.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1243 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_nonlocal.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7443 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_intbv_signed.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1507 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_bin2gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1500 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_case.py
--rw-r--r--   0 jand      (1000) jand      (1000)      254 2013-05-13 14:44:56.000000 myhdl-0.8.1/myhdl/test/conversion/general/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)     8126 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_loops.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4284 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_method.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/cver.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1736 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/conversion/general/test_rom.py
--rw-r--r--   0 jand      (1000) jand      (1000)      224 2011-02-02 17:40:22.000000 myhdl-0.8.1/myhdl/test/conversion/Makefile
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/core/
--rw-rw-r--   0 jand      (1000) jand      (1000)    20319 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_Signal.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    11393 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_always_comb.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     8877 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_concat.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     9134 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/core/test_Cosimulation.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1945 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/perf_inferWaiter.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2297 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_enum.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2480 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_unparse.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2098 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_instance.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1815 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_all.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     5652 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_inferWaiter.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1922 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_misc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    17992 2014-08-03 07:43:49.000000 myhdl-0.8.1/myhdl/test/core/test_intbv.py
--rw-r--r--   0 jand      (1000) jand      (1000)       48 2011-02-02 17:40:22.000000 myhdl-0.8.1/myhdl/test/core/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)     5112 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_always.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2213 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_modbv.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     8409 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_signed.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    26138 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_Simulation.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3027 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_bin.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4370 2014-04-11 13:02:29.000000 myhdl-0.8.1/myhdl/test/core/test_traceSignals.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/test/bugs/
--rw-rw-r--   0 jand      (1000) jand      (1000)      741 2014-08-24 14:31:09.000000 myhdl-0.8.1/myhdl/test/bugs/dut.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      390 2014-08-24 14:31:01.000000 myhdl-0.8.1/myhdl/test/bugs/bug_1835797.v
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/vlog.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      532 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_1835797.py
--rw-rw-r--   0 jand      (1000) jand      (1000)        0 2014-08-24 14:31:08.000000 myhdl-0.8.1/myhdl/test/bugs/SubFunction.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      879 2014-08-24 14:31:05.000000 myhdl-0.8.1/myhdl/test/bugs/issue_13.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      852 2014-08-24 14:31:05.000000 myhdl-0.8.1/myhdl/test/bugs/bug_1740778.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      368 2014-08-24 14:31:03.000000 myhdl-0.8.1/myhdl/test/bugs/bug_43.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      878 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_boolconst.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1059 2014-08-24 14:31:04.000000 myhdl-0.8.1/myhdl/test/bugs/pcie_legacyint_next_state_logic.v
--rw-rw-r--   0 jand      (1000) jand      (1000)       92 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/vcom.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      650 2014-08-24 14:31:09.000000 myhdl-0.8.1/myhdl/test/bugs/bug_43.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      531 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_3529686.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      496 2014-08-24 14:31:04.000000 myhdl-0.8.1/myhdl/test/bugs/tb_pcie_legacyint_next_state_logic.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      685 2014-08-24 14:31:04.000000 myhdl-0.8.1/myhdl/test/bugs/bug_boolconst.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      287 2014-08-24 14:31:10.000000 myhdl-0.8.1/myhdl/test/bugs/tb_gray_counter.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      128 2014-07-14 20:06:37.000000 myhdl-0.8.1/myhdl/test/bugs/README.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)      470 2014-08-24 14:31:08.000000 myhdl-0.8.1/myhdl/test/bugs/bug_28.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     3356 2014-08-24 12:56:37.000000 myhdl-0.8.1/myhdl/test/bugs/pck_myhdl_08.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      756 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_3577799.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      476 2014-08-24 14:31:03.000000 myhdl-0.8.1/myhdl/test/bugs/dut.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      298 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_28.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      493 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_1835792.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1017 2014-08-24 14:31:10.000000 myhdl-0.8.1/myhdl/test/bugs/gray_counter.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      675 2014-08-24 14:31:07.000000 myhdl-0.8.1/myhdl/test/bugs/bug_1835797.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      181 2014-08-24 14:31:04.000000 myhdl-0.8.1/myhdl/test/bugs/tb_Logic.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1367 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_enum_toVHDL_2.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      515 2014-08-24 14:31:09.000000 myhdl-0.8.1/myhdl/test/bugs/module.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1057 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_boolop.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      354 2014-08-24 14:31:00.000000 myhdl-0.8.1/myhdl/test/bugs/bug_1835792.v
--rw-rw-r--   0 jand      (1000) jand      (1000)       65 2014-04-11 08:51:52.000000 myhdl-0.8.1/myhdl/test/bugs/icarus.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      503 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_43.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1332 2014-08-24 14:31:11.000000 myhdl-0.8.1/myhdl/test/bugs/issue_13.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      433 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_aj1s.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      272 2014-08-24 14:31:05.000000 myhdl-0.8.1/myhdl/test/bugs/tb_issue_13.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1388 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_enum_toVHDL.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      327 2014-08-24 14:31:02.000000 myhdl-0.8.1/myhdl/test/bugs/tb_bug_3577799.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      639 2014-08-24 14:31:06.000000 myhdl-0.8.1/myhdl/test/bugs/bug_1835792.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)       63 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/test/bugs/GHDL.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      521 2014-08-24 14:30:59.000000 myhdl-0.8.1/myhdl/test/bugs/bug_1740778.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      667 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_issue_10.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3363 2014-08-24 14:31:11.000000 myhdl-0.8.1/myhdl/test/bugs/pck_myhdl_081.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      757 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_39.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      816 2014-08-24 14:31:08.000000 myhdl-0.8.1/myhdl/test/bugs/bug_3529686.vhd
--rw-r--r--   0 jand      (1000) jand      (1000)      255 2013-05-13 14:44:56.000000 myhdl-0.8.1/myhdl/test/bugs/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)     1274 2014-08-24 12:56:37.000000 myhdl-0.8.1/myhdl/test/bugs/doIt.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      918 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_issue_10_2.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      920 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_44.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1277 2014-08-24 14:31:10.000000 myhdl-0.8.1/myhdl/test/bugs/bug_boolconst.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1428 2014-08-24 14:31:10.000000 myhdl-0.8.1/myhdl/test/bugs/gray_counter.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      612 2014-08-24 14:31:02.000000 myhdl-0.8.1/myhdl/test/bugs/bug_3577799.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      609 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_1740778.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      436 2014-08-24 14:31:04.000000 myhdl-0.8.1/myhdl/test/bugs/Logic.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      198 2014-08-24 14:31:03.000000 myhdl-0.8.1/myhdl/test/bugs/tb_bug_43.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1617 2014-08-24 14:31:10.000000 myhdl-0.8.1/myhdl/test/bugs/pcie_legacyint_next_state_logic.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)      973 2014-08-24 14:31:08.000000 myhdl-0.8.1/myhdl/test/bugs/bug_3577799.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     1035 2014-08-24 14:36:13.000000 myhdl-0.8.1/myhdl/test/bugs/test_issue_13.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      200 2014-08-24 14:31:04.000000 myhdl-0.8.1/myhdl/test/bugs/tb_bug_boolconst.v
--rw-rw-r--   0 jand      (1000) jand      (1000)      652 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_1837003.py
--rw-rw-r--   0 jand      (1000) jand      (1000)       63 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/test/bugs/cver.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      467 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_42.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      369 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_issue_9.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      483 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/test/bugs/test_bug_42_2.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      753 2014-08-24 14:31:11.000000 myhdl-0.8.1/myhdl/test/bugs/Logic.vhd
--rw-rw-r--   0 jand      (1000) jand      (1000)     8275 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_ShadowSignal.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     5231 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/__init__.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4606 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_unparse.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2100 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_util.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1951 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_misc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      562 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_cell_deref.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7996 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/_always_seq.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2567 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/_concat.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1288 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_join.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     5628 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_enum.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1219 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_simulator.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7185 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/_always_comb.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/conversion/
--rw-rw-r--   0 jand      (1000) jand      (1000)      248 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/conversion/__init__.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    46474 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/conversion/_analyze.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7039 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/conversion/_misc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    47920 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/conversion/_toVerilog.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    75476 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/conversion/_toVHDL.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     4354 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/conversion/_toVHDLPackage.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     6750 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/conversion/_verify.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    16319 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/_intbv.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     7569 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_Simulation.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/myhdl/spec/
--rw-r--r--   0 jand      (1000) jand      (1000)     5934 2011-02-02 17:40:22.000000 myhdl-0.8.1/myhdl/spec/Signal_spec.txt
--rw-r--r--   0 jand      (1000) jand      (1000)     4247 2011-02-02 17:40:22.000000 myhdl-0.8.1/myhdl/spec/Simulation_spec.txt
--rw-r--r--   0 jand      (1000) jand      (1000)     4120 2011-02-02 17:40:22.000000 myhdl-0.8.1/myhdl/spec/intbv_spec.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     6485 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/_traceSignals.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     3504 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_always.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2083 2014-08-24 12:58:15.000000 myhdl-0.8.1/myhdl/_modbv.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2030 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_tristate.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1738 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_instance.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1383 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_delay.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     8547 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_Waiter.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1629 2014-04-11 08:51:53.000000 myhdl-0.8.1/myhdl/_bin.py
--rw-rw-r--   0 jand      (1000) jand      (1000)    12586 2014-08-25 18:29:34.000000 myhdl-0.8.1/myhdl/_extractHierarchy.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     1537 2014-08-24 12:58:15.000000 myhdl-0.8.1/README.txt
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/test/
--rw-rw-r--   0 jand      (1000) jand      (1000)     2022 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/test_inc.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/test/verilog/
--rw-r--r--   0 jand      (1000) jand      (1000)      522 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/inc.v
--rw-r--r--   0 jand      (1000) jand      (1000)      301 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/dff.v
--rw-r--r--   0 jand      (1000) jand      (1000)      291 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/dut_inc.v
--rw-r--r--   0 jand      (1000) jand      (1000)      327 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/bin2gray.v
--rw-r--r--   0 jand      (1000) jand      (1000)      268 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/dut_dff_clkout.v
--rw-r--r--   0 jand      (1000) jand      (1000)      212 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/dut_bin2gray.v
--rw-r--r--   0 jand      (1000) jand      (1000)      217 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/dut_dff.v
--rw-r--r--   0 jand      (1000) jand      (1000)      457 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/test/verilog/dff_clkout.v
--rw-rw-r--   0 jand      (1000) jand      (1000)     1435 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/test_all.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2720 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/test_bin2gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      313 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/bin2gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      301 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/dff_clkout.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      517 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/inc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)     2705 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/test_dff.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      382 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/test/dff.py
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/cver/
--rw-r--r--   0 jand      (1000) jand      (1000)    12641 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/cver/myhdl_vpi.c
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/cver/test/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1450 2014-04-11 08:50:04.000000 myhdl-0.8.1/cosimulation/cver/test/test_all.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      309 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/cver/test/bin2gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      326 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/cver/test/dff_clkout.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      299 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/cver/test/inc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      274 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/cver/test/dff.py
--rw-r--r--   0 jand      (1000) jand      (1000)     1057 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/cver/README.txt
--rw-r--r--   0 jand      (1000) jand      (1000)      538 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/cver/makefile.lnx64
--rw-r--r--   0 jand      (1000) jand      (1000)      619 2013-05-13 14:44:56.000000 myhdl-0.8.1/cosimulation/cver/makefile.lnx
--rw-r--r--   0 jand      (1000) jand      (1000)      672 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/cver/makefile.osx
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/modelsim/
--rw-r--r--   0 jand      (1000) jand      (1000)    13020 2013-05-13 15:19:14.000000 myhdl-0.8.1/cosimulation/modelsim/myhdl_vpi.c
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/modelsim/test/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1450 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/modelsim/test/test_all.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      379 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/modelsim/test/bin2gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      372 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/modelsim/test/dff_clkout.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      356 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/modelsim/test/inc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      310 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/modelsim/test/dff.py
--rw-r--r--   0 jand      (1000) jand      (1000)      700 2013-05-13 15:19:14.000000 myhdl-0.8.1/cosimulation/modelsim/Makefile
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/icarus/
--rw-r--r--   0 jand      (1000) jand      (1000)    12016 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/icarus/myhdl.c
--rw-r--r--   0 jand      (1000) jand      (1000)    11765 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/icarus/myhdl_20030518.c
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/cosimulation/icarus/test/
--rw-rw-r--   0 jand      (1000) jand      (1000)     1448 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/icarus/test/test_all.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      327 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/icarus/test/bin2gray.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      416 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/icarus/test/dff_clkout.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      677 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/icarus/test/test.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      309 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/icarus/test/inc.py
--rw-rw-r--   0 jand      (1000) jand      (1000)      284 2014-04-11 08:50:05.000000 myhdl-0.8.1/cosimulation/icarus/test/dff.py
--rw-r--r--   0 jand      (1000) jand      (1000)      394 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/icarus/test/tb_test.v
--rw-r--r--   0 jand      (1000) jand      (1000)     1186 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/icarus/README.txt
--rw-r--r--   0 jand      (1000) jand      (1000)      126 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/icarus/myhdl_table.c
--rw-r--r--   0 jand      (1000) jand      (1000)      109 2011-02-02 17:40:22.000000 myhdl-0.8.1/cosimulation/icarus/Makefile
--rw-rw-r--   0 jand      (1000) jand      (1000)     1391 2014-08-26 08:05:33.000000 myhdl-0.8.1/setup.py
--rw-rw-r--   0 jand      (1000) jand      (1000)   259518 2014-08-26 08:19:29.000000 myhdl-0.8.1/CHANGELOG.txt
--rw-r--r--   0 jand      (1000) jand      (1000)    26430 2011-02-02 17:40:22.000000 myhdl-0.8.1/LICENSE.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)      712 2014-08-26 08:20:41.000000 myhdl-0.8.1/PKG-INFO
--rw-r--r--   0 jand      (1000) jand      (1000)      184 2011-02-02 17:40:22.000000 myhdl-0.8.1/Makefile
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/
--rw-rw-r--   0 jand      (1000) jand      (1000)     9593 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/index.html
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/manual/
--rw-rw-r--   0 jand      (1000) jand      (1000)    43100 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/manual/hwtypes.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    13548 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/manual/index.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    29762 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/manual/cosimulation.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    69887 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/manual/reference.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    52340 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/manual/highlevel.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    62978 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/manual/conversion.html
--rw-rw-r--   0 jand      (1000) jand      (1000)     7300 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/manual/preface.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    19399 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/manual/structure.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    52079 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/manual/conversion_examples.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    33565 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/manual/unittest.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    43615 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/manual/rtl.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    32025 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/manual/intro.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    14599 2014-04-08 15:52:36.000000 myhdl-0.8.1/doc/build/html/manual/background.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    18726 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/genindex.html
--rw-rw-r--   0 jand      (1000) jand      (1000)     3319 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/search.html
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/_sources/
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/_sources/manual/
--rw-rw-r--   0 jand      (1000) jand      (1000)    30814 2013-05-20 15:44:52.000000 myhdl-0.8.1/doc/build/html/_sources/manual/conversion.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     6148 2013-05-13 15:19:14.000000 myhdl-0.8.1/doc/build/html/_sources/manual/structure.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    17215 2013-05-20 15:49:34.000000 myhdl-0.8.1/doc/build/html/_sources/manual/cosimulation.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    29565 2013-05-20 15:44:32.000000 myhdl-0.8.1/doc/build/html/_sources/manual/reference.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    13701 2013-05-20 15:45:27.000000 myhdl-0.8.1/doc/build/html/_sources/manual/intro.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     4795 2013-05-13 14:44:56.000000 myhdl-0.8.1/doc/build/html/_sources/manual/background.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    13060 2013-05-20 15:44:39.000000 myhdl-0.8.1/doc/build/html/_sources/manual/unittest.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    21138 2013-05-13 15:19:14.000000 myhdl-0.8.1/doc/build/html/_sources/manual/conversion_examples.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    13806 2013-05-13 15:19:14.000000 myhdl-0.8.1/doc/build/html/_sources/manual/hwtypes.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    13136 2013-05-20 15:45:54.000000 myhdl-0.8.1/doc/build/html/_sources/manual/rtl.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)      253 2014-04-08 15:51:59.000000 myhdl-0.8.1/doc/build/html/_sources/manual/index.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     2811 2013-05-13 14:44:56.000000 myhdl-0.8.1/doc/build/html/_sources/manual/preface.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    19447 2013-05-20 15:45:11.000000 myhdl-0.8.1/doc/build/html/_sources/manual/highlevel.txt
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/_sources/whatsnew/
--rw-rw-r--   0 jand      (1000) jand      (1000)    15013 2014-04-08 15:51:59.000000 myhdl-0.8.1/doc/build/html/_sources/whatsnew/0.7.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    12423 2014-04-08 15:51:59.000000 myhdl-0.8.1/doc/build/html/_sources/whatsnew/0.8.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)     1370 2014-04-08 15:51:51.000000 myhdl-0.8.1/doc/build/html/_sources/whatsnew/0.9.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)    23616 2014-04-08 15:51:59.000000 myhdl-0.8.1/doc/build/html/_sources/whatsnew/0.6.txt
--rw-rw-r--   0 jand      (1000) jand      (1000)      584 2014-04-08 15:51:51.000000 myhdl-0.8.1/doc/build/html/_sources/index.txt
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/_static/
--rw-rw-r--   0 jand      (1000) jand      (1000)      392 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/file.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     8463 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/_static/basic.css
--rw-rw-r--   0 jand      (1000) jand      (1000)      373 2012-12-21 16:00:32.000000 myhdl-0.8.1/doc/build/html/_static/verilog.log
--rw-rw-r--   0 jand      (1000) jand      (1000)     3445 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/comment.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     8574 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/underscore.js
--rw-rw-r--   0 jand      (1000) jand      (1000)     8389 2011-02-02 17:40:22.000000 myhdl-0.8.1/doc/build/html/_static/myhdl.css
--rw-rw-r--   0 jand      (1000) jand      (1000)      363 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/down.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     3139 2012-12-19 17:21:42.000000 myhdl-0.8.1/doc/build/html/_static/pygments.css
--rw-rw-r--   0 jand      (1000) jand      (1000)      363 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/up.png
--rw-rw-r--   0 jand      (1000) jand      (1000)      199 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/plus.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     4740 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/sidebar.js
--rw-rw-r--   0 jand      (1000) jand      (1000)    72174 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/jquery.js
--rw-rw-r--   0 jand      (1000) jand      (1000)      673 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/ajax-loader.gif
--rw-rw-r--   0 jand      (1000) jand      (1000)     6840 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/doctools.js
--rw-rw-r--   0 jand      (1000) jand      (1000)    16043 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/_static/searchtools.js
--rw-rw-r--   0 jand      (1000) jand      (1000)    13711 2012-12-19 17:21:30.000000 myhdl-0.8.1/doc/build/html/_static/default.css
--rw-rw-r--   0 jand      (1000) jand      (1000)    25246 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/websupport.js
--rw-rw-r--   0 jand      (1000) jand      (1000)      372 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/up-pressed.png
--rw-rw-r--   0 jand      (1000) jand      (1000)    36689 2011-02-02 17:40:22.000000 myhdl-0.8.1/doc/build/html/_static/myhdl_logo_header.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     3500 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/comment-bright.png
--rw-rw-r--   0 jand      (1000) jand      (1000)      368 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/down-pressed.png
--rw-rw-r--   0 jand      (1000) jand      (1000)      199 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/minus.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     8305 2012-12-19 17:21:47.000000 myhdl-0.8.1/doc/build/html/_static/sphinxdoc.css
--rw-rw-r--   0 jand      (1000) jand      (1000)        0 2011-02-02 17:40:22.000000 myhdl-0.8.1/doc/build/html/_static/placeholder
--rw-rw-r--   0 jand      (1000) jand      (1000)     3578 2012-12-19 14:21:39.000000 myhdl-0.8.1/doc/build/html/_static/comment-close.png
--rw-rw-r--   0 jand      (1000) jand      (1000)      230 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/.buildinfo
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/whatsnew/
--rw-rw-r--   0 jand      (1000) jand      (1000)    34854 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/whatsnew/0.8.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    34656 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/whatsnew/0.7.html
--rw-rw-r--   0 jand      (1000) jand      (1000)    49805 2014-04-08 15:52:37.000000 myhdl-0.8.1/doc/build/html/whatsnew/0.6.html
--rw-rw-r--   0 jand      (1000) jand      (1000)     6117 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/whatsnew/0.9.html
-drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2014-08-26 08:20:41.000000 myhdl-0.8.1/doc/build/html/_images/
--rw-rw-r--   0 jand      (1000) jand      (1000)    19214 2013-05-13 15:19:14.000000 myhdl-0.8.1/doc/build/html/_images/los.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     9150 2011-02-02 17:40:22.000000 myhdl-0.8.1/doc/build/html/_images/tbfsm.png
--rw-rw-r--   0 jand      (1000) jand      (1000)     2506 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/objects.inv
--rw-rw-r--   0 jand      (1000) jand      (1000)    32084 2014-04-08 15:52:38.000000 myhdl-0.8.1/doc/build/html/searchindex.js
--rw-rw-r--   0 jand      (1000) jand      (1000)     2170 2014-08-26 08:06:45.000000 myhdl-0.8.1/CHANGES.txt
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/rs232/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      522 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/rs232/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1182 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/rs232/rs232_util.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1058 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/rs232/rs232_tx.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4075 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/rs232/test_rs232.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      838 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/rs232/rs232_rx.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/manual/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      784 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/bin2gray.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      885 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/Inc.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      312 2015-05-25 10:22:35.000000 myhdl-0.9.0/example/manual/tb_FramerCtrl.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      541 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/hello2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      211 2015-05-25 10:22:35.000000 myhdl-0.9.0/example/manual/tb_inc_comb.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2811 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/rs232.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      440 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/ram_1.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2803 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/test_gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      591 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/bin2gray2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2182 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/fsm.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      260 2015-05-25 10:22:35.000000 myhdl-0.9.0/example/manual/tb_Inc.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      942 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/GrayIncReg.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      651 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/Inc.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      801 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/ram.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      963 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/queue.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      806 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/mux2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      337 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/hello1.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1035 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/GrayInc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      275 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/inc_comb.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      404 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/rom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      455 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/inc_comb.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      645 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/custom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      518 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/bin2gray.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      663 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/rom.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      183 2015-05-25 10:22:35.000000 myhdl-0.9.0/example/manual/tb_rom.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      728 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/mux.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      679 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/hec.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1812 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/fsm3.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      679 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/ram.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      867 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      378 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/rom.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3476 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/pck_myhdl_07.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      280 2015-05-25 10:22:35.000000 myhdl-0.9.0/example/manual/tb_GrayIncReg.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      175 2015-05-25 10:22:35.000000 myhdl-0.9.0/example/manual/tb_bin2gray.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2855 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/fifo.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      606 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/run_all.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)       78 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2076 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/FramerCtrl.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1588 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/FramerCtrl.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1798 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/inc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      283 2015-05-25 10:33:50.000000 myhdl-0.9.0/example/manual/tb_ram_1.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2559 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/fsm2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1016 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/greetings.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1399 2015-05-25 10:46:08.000000 myhdl-0.9.0/example/manual/GrayIncReg.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2287 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/sparseMemory.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1148 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/manual/shadow.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/uart_tx/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2733 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/uart_tx/uart_tx.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/arith_lib/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1701 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/test_Dec.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)        0 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/__init__.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      679 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1476 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/PrefixAnd.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      918 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/Dec.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1360 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/LeadZeroDet.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1797 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/test_LeadZeroDet.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      194 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/arith_lib/arith_utils.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/stopwatch/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1381 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/stopwatch/StopWatch.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      636 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/stopwatch/bcd2led.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2196 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/stopwatch/test_TimeCount.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1628 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/stopwatch/TimeCount.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      733 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/stopwatch/test_bcd2led.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      392 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/stopwatch/seven_segment.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/dff/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      782 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/dff/dff.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/johnson/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1762 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/johnson/jc2_alt.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1682 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/johnson/jc2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1530 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/johnson/test_jc2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      160 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/README.txt
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/latch/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      734 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/latch/latch.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/bitonic/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2041 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/bitonic/bitonic.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      856 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/bitonic/test_bitonic.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/dffa/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1084 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/dffa/dffa.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/example/cookbook/sinecomp/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3611 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/sinecomp/SineComputer.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2266 2015-02-21 10:24:22.000000 myhdl-0.9.0/example/cookbook/sinecomp/test_SineComputer.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      667 2015-02-21 10:24:22.000000 myhdl-0.9.0/MANIFEST.in
+-rw-rw-r--   0 jand      (1000) jand      (1000)       88 2015-07-13 21:38:39.000000 myhdl-0.9.0/setup.cfg
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     6567 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_Cosimulation.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    17980 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_Signal.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/
+-rw-rw-r--   0 jand      (1000) jand      (1000)        1 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/__init__.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1049 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/README.txt
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/conversion/
+-rw-rw-r--   0 jand      (1000) jand      (1000)        0 2015-05-28 17:41:03.000000 myhdl-0.9.0/myhdl/test/conversion/__init__.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     5201 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_inc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     5800 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_dec.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3936 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_always_comb.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7431 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_custom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     9831 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_NotSupported.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3173 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_inc_initial.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2432 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_bugreports.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4058 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_ram.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      330 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_fsm.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    17599 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_ops.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4390 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_hec.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7408 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_newcustom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2769 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_edge.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    14817 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_errors.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3768 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_misc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7058 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_infer.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3718 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_RandomScrambler.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2559 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_GrayInc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1226 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/util.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2382 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2903 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_beh.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)       62 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)    18750 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_signed.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8414 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_loops.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2169 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_tristate.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2348 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_rom.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/vlog.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/vcom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      186 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      133 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/icarus.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      174 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1068 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/test_loops.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/conversion/toVerilog2/cver.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     6191 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_custom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/vcom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      117 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1482 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_enum.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    12103 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_ops.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     6165 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_newcustom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      102 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/GHDL.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      142 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13121 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_signed.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1055 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_loops.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      402 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/conftest.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/conversion/general/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1653 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_adapter.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/vlog.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4003 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_inc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     5245 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_dec.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1307 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_numass.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      569 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_constants.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3863 2015-05-25 16:44:16.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_ShadowSignal.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3210 2015-03-24 19:46:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_set_dir.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/vcom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4910 2015-05-28 17:41:03.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_interfaces3.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3232 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_ram.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      252 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/general/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3024 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_fsm.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7107 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_listofsigs.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3530 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_print.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3119 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_toplevel_method.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3011 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_interfaces2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      133 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/icarus.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3782 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_hec.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1498 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_ternary.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1369 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_errors.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4592 2015-07-12 17:58:54.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_interfaces4.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/GHDL.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2946 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_interfaces1.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1286 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_nonlocal.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7485 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_intbv_signed.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1547 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1540 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_case.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      254 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/general/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8170 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_loops.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4324 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_method.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/cver.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1776 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/conversion/general/test_rom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      224 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/conversion/Makefile
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/core/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      191 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/utils.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1168 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_always_seq.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    18498 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_Signal.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    10532 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_always_comb.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8709 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_concat.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3458 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_ShadowSignal.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8773 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_Cosimulation.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1949 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_enum.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1754 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_instance.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     5541 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_inferWaiter.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1783 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_misc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    16756 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_intbv.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)       37 2015-05-16 06:53:57.000000 myhdl-0.9.0/myhdl/test/core/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4520 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_always.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1986 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_modbv.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7923 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_signed.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    24784 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_Simulation.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2821 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_bin.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4579 2015-06-28 19:29:35.000000 myhdl-0.9.0/myhdl/test/core/test_traceSignals.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/test/bugs/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      746 2015-07-12 11:49:48.000000 myhdl-0.9.0/myhdl/test/bugs/dut.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      390 2015-07-12 11:49:39.000000 myhdl-0.9.0/myhdl/test/bugs/bug_1835797.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/vlog.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      573 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_1835797.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)        0 2015-07-12 11:49:47.000000 myhdl-0.9.0/myhdl/test/bugs/SubFunction.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      879 2015-07-12 11:49:43.000000 myhdl-0.9.0/myhdl/test/bugs/issue_13.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      857 2015-07-12 11:49:44.000000 myhdl-0.9.0/myhdl/test/bugs/bug_1740778.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      289 2015-07-12 11:49:43.000000 myhdl-0.9.0/myhdl/test/bugs/tb_issue_18.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1199 2015-07-12 11:49:50.000000 myhdl-0.9.0/myhdl/test/bugs/mpegChannel.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      368 2015-07-12 11:49:41.000000 myhdl-0.9.0/myhdl/test/bugs/bug_43.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      917 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_boolconst.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1059 2015-07-12 11:49:42.000000 myhdl-0.9.0/myhdl/test/bugs/pcie_legacyint_next_state_logic.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      131 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/vcom.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      651 2015-07-12 11:49:48.000000 myhdl-0.9.0/myhdl/test/bugs/bug_43.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      570 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_3529686.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      496 2015-07-12 11:49:42.000000 myhdl-0.9.0/myhdl/test/bugs/tb_pcie_legacyint_next_state_logic.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      685 2015-07-12 11:49:42.000000 myhdl-0.9.0/myhdl/test/bugs/bug_boolconst.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      744 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_issue_40.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      287 2015-07-12 11:49:49.000000 myhdl-0.9.0/myhdl/test/bugs/tb_gray_counter.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      128 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/bugs/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      471 2015-07-12 11:49:47.000000 myhdl-0.9.0/myhdl/test/bugs/bug_28.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      795 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_3577799.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      476 2015-07-12 11:49:41.000000 myhdl-0.9.0/myhdl/test/bugs/dut.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      337 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_28.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      534 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_1835792.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1017 2015-07-12 11:49:49.000000 myhdl-0.9.0/myhdl/test/bugs/gray_counter.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      680 2015-07-12 11:49:46.000000 myhdl-0.9.0/myhdl/test/bugs/bug_1835797.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      181 2015-07-12 11:49:42.000000 myhdl-0.9.0/myhdl/test/bugs/tb_Logic.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      698 2015-07-12 11:49:50.000000 myhdl-0.9.0/myhdl/test/bugs/issue_98_3.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1406 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_enum_toVHDL_2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      516 2015-07-12 11:49:48.000000 myhdl-0.9.0/myhdl/test/bugs/module.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1096 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_boolop.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      354 2015-07-12 11:49:38.000000 myhdl-0.9.0/myhdl/test/bugs/bug_1835792.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      170 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/icarus.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      542 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_43.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1333 2015-07-12 11:49:50.000000 myhdl-0.9.0/myhdl/test/bugs/issue_13.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      666 2015-07-12 08:05:44.000000 myhdl-0.9.0/myhdl/test/bugs/test_issue_18.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      609 2015-07-12 11:49:50.000000 myhdl-0.9.0/myhdl/test/bugs/issue_98_1.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      473 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_aj1s.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      272 2015-07-12 11:49:43.000000 myhdl-0.9.0/myhdl/test/bugs/tb_issue_13.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      698 2015-07-12 11:49:50.000000 myhdl-0.9.0/myhdl/test/bugs/issue_98_2.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      362 2015-07-12 11:49:44.000000 myhdl-0.9.0/myhdl/test/bugs/tb_issue_98.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1427 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_enum_toVHDL.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      327 2015-07-12 11:49:40.000000 myhdl-0.9.0/myhdl/test/bugs/tb_bug_3577799.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      644 2015-07-12 11:49:45.000000 myhdl-0.9.0/myhdl/test/bugs/bug_1835792.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      166 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/GHDL.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      521 2015-07-12 11:49:37.000000 myhdl-0.9.0/myhdl/test/bugs/bug_1740778.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1082 2015-07-12 11:49:50.000000 myhdl-0.9.0/myhdl/test/bugs/issue_18.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      706 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_issue_10.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      159 2015-07-12 11:49:43.000000 myhdl-0.9.0/myhdl/test/bugs/tb_mpegChannel.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3363 2015-07-12 11:49:50.000000 myhdl-0.9.0/myhdl/test/bugs/pck_myhdl_090.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      857 2015-07-12 11:26:44.000000 myhdl-0.9.0/myhdl/test/bugs/issue_98.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      797 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_39.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      488 2015-07-12 11:49:44.000000 myhdl-0.9.0/myhdl/test/bugs/issue_98.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1579 2015-07-12 11:49:33.000000 myhdl-0.9.0/myhdl/test/bugs/test_issue_98.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      817 2015-07-12 11:49:47.000000 myhdl-0.9.0/myhdl/test/bugs/bug_3529686.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      255 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/test/bugs/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)      958 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_issue_10_2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      959 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_44.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1278 2015-07-12 11:49:49.000000 myhdl-0.9.0/myhdl/test/bugs/bug_boolconst.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1429 2015-07-12 11:49:49.000000 myhdl-0.9.0/myhdl/test/bugs/gray_counter.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      448 2015-07-12 11:49:43.000000 myhdl-0.9.0/myhdl/test/bugs/issue_18.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      612 2015-07-12 11:49:40.000000 myhdl-0.9.0/myhdl/test/bugs/bug_3577799.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      653 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_1740778.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      436 2015-07-12 11:49:42.000000 myhdl-0.9.0/myhdl/test/bugs/Logic.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      198 2015-07-12 11:49:41.000000 myhdl-0.9.0/myhdl/test/bugs/tb_bug_43.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1618 2015-07-12 11:49:49.000000 myhdl-0.9.0/myhdl/test/bugs/pcie_legacyint_next_state_logic.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)      974 2015-07-12 11:49:47.000000 myhdl-0.9.0/myhdl/test/bugs/bug_3577799.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1074 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_issue_13.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      200 2015-07-12 11:49:42.000000 myhdl-0.9.0/myhdl/test/bugs/tb_bug_boolconst.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      693 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_1837003.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      102 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/cver.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      506 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_42.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      408 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_issue_9.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      920 2015-07-12 11:49:43.000000 myhdl-0.9.0/myhdl/test/bugs/mpegChannel.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      522 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/test/bugs/test_bug_42_2.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      762 2015-07-12 11:49:49.000000 myhdl-0.9.0/myhdl/test/bugs/Logic.vhd
+-rw-rw-r--   0 jand      (1000) jand      (1000)    10386 2015-05-25 20:11:25.000000 myhdl-0.9.0/myhdl/_ShadowSignal.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2412 2015-06-28 19:31:44.000000 myhdl-0.9.0/myhdl/_resolverefs.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     5321 2015-07-06 06:13:59.000000 myhdl-0.9.0/myhdl/__init__.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2602 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_util.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1896 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_misc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      579 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_cell_deref.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8077 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_always_seq.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2686 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_concat.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1288 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/_join.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     5752 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_enum.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1219 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/_simulator.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7297 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_always_comb.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/conversion/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      290 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/conversion/__init__.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    46615 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/conversion/_analyze.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7168 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/conversion/_misc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    48915 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/conversion/_toVerilog.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    76769 2015-07-12 11:49:14.000000 myhdl-0.9.0/myhdl/conversion/_toVHDL.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4393 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/conversion/_toVHDLPackage.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     6973 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/conversion/_verify.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    16057 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_intbv.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7688 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_Simulation.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl/spec/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     5934 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/spec/Signal_spec.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4247 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/spec/Simulation_spec.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4120 2015-02-21 10:24:22.000000 myhdl-0.9.0/myhdl/spec/intbv_spec.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     6958 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_traceSignals.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      626 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_compat.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3542 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_always.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2227 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_modbv.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2008 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_tristate.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1776 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_instance.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1464 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_delay.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8580 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_Waiter.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1659 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_bin.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13050 2015-05-16 06:53:56.000000 myhdl-0.9.0/myhdl/_extractHierarchy.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/test/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2022 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/test_inc.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/test/verilog/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      522 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/inc.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      301 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/dff.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      291 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/dut_inc.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      327 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/bin2gray.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      268 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/dut_dff_clkout.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      212 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/dut_bin2gray.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      217 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/dut_dff.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)      457 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/verilog/dff_clkout.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1435 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/test_all.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2726 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/test/test_bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      313 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      301 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/dff_clkout.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      517 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/inc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2705 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/test_dff.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      382 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/test/dff.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/cver/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    12641 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/cver/myhdl_vpi.c
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/cver/test/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1450 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/cver/test/test_all.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      309 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/cver/test/bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      326 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/cver/test/dff_clkout.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      299 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/cver/test/inc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      274 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/cver/test/dff.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1057 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/cver/README.txt
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/modelsim/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13020 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/modelsim/myhdl_vpi.c
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/modelsim/test/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1450 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/modelsim/test/test_all.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      382 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/modelsim/test/bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      375 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/modelsim/test/dff_clkout.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      359 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/modelsim/test/inc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      313 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/modelsim/test/dff.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      798 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/modelsim/Makefile
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/icarus/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    12018 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/myhdl.c
+-rw-rw-r--   0 jand      (1000) jand      (1000)    11765 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/myhdl_20030518.c
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/cosimulation/icarus/test/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1448 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/test/test_all.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      327 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/test/bin2gray.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      416 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/test/dff_clkout.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      716 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/icarus/test/test.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      309 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/test/inc.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      284 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/test/dff.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      394 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/test/tb_test.v
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1186 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/README.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      126 2015-02-21 10:24:22.000000 myhdl-0.9.0/cosimulation/icarus/myhdl_table.c
+-rw-rw-r--   0 jand      (1000) jand      (1000)      170 2015-05-16 06:53:56.000000 myhdl-0.9.0/cosimulation/icarus/Makefile
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl.egg-info/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    14973 2015-07-13 21:38:39.000000 myhdl-0.9.0/myhdl.egg-info/SOURCES.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)        1 2015-07-13 21:38:38.000000 myhdl-0.9.0/myhdl.egg-info/dependency_links.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)        6 2015-07-13 21:38:38.000000 myhdl-0.9.0/myhdl.egg-info/top_level.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      886 2015-07-13 21:38:38.000000 myhdl-0.9.0/myhdl.egg-info/PKG-INFO
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1995 2015-05-16 06:53:57.000000 myhdl-0.9.0/setup.py
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/scripts/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/scripts/benchmark/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_13.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2330 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/long_divider.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1797 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_findmax.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_16.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_14.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2084 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1984 2015-06-28 19:29:35.000000 myhdl-0.9.0/scripts/benchmark/perf_inferWaiter.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1060 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_timer.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_12.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1688 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_timer_array.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4242 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_findmax_sigs.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      192 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/glibc_random.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)     1513 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/random_generator.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_11.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      423 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/lfsr24.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_17.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)       56 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/Makefile
+-rw-rw-r--   0 jand      (1000) jand      (1000)      529 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/convert.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_15.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      885 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_lfsr24.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_18.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      943 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/timer.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      196 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_9.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      823 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_randgen.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)      197 2015-05-16 06:53:57.000000 myhdl-0.9.0/scripts/benchmark/test_longdiv_10.py
+-rw-rw-r--   0 jand      (1000) jand      (1000)    26430 2015-02-21 10:24:22.000000 myhdl-0.9.0/LICENSE.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      886 2015-07-13 21:38:39.000000 myhdl-0.9.0/PKG-INFO
+-rw-rw-r--   0 jand      (1000) jand      (1000)      242 2015-05-16 06:53:56.000000 myhdl-0.9.0/Makefile
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7575 2015-07-09 07:22:11.000000 myhdl-0.9.0/doc/build/html/index.html
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/manual/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    43210 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/hwtypes.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    12996 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/index.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    29296 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/cosimulation.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    75244 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/manual/reference.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    52095 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/highlevel.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    64604 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/conversion.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)     6527 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/preface.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    18772 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/manual/structure.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    51627 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/conversion_examples.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    33127 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/manual/unittest.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    43812 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/manual/rtl.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    31490 2015-07-09 07:20:05.000000 myhdl-0.9.0/doc/build/html/manual/intro.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13953 2015-07-09 07:20:04.000000 myhdl-0.9.0/doc/build/html/manual/background.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3853 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/python3.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    18800 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/genindex.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3152 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/search.html
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/_sources/
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/_sources/manual/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    31498 2015-07-08 07:30:10.000000 myhdl-0.9.0/doc/build/html/_sources/manual/conversion.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     6148 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/structure.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    17215 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/cosimulation.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    30803 2015-07-09 06:34:16.000000 myhdl-0.9.0/doc/build/html/_sources/manual/reference.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13701 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/intro.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     4795 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/background.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13060 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/unittest.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    21065 2015-05-16 06:53:56.000000 myhdl-0.9.0/doc/build/html/_sources/manual/conversion_examples.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13845 2015-03-24 19:46:56.000000 myhdl-0.9.0/doc/build/html/_sources/manual/hwtypes.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    14357 2015-03-24 19:46:56.000000 myhdl-0.9.0/doc/build/html/_sources/manual/rtl.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      253 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/index.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2811 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/preface.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    19447 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/manual/highlevel.txt
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    15013 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.7.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    20956 2015-07-07 06:36:50.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.5.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    12423 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.8.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13457 2015-05-16 06:53:56.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.3.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    26650 2015-07-09 06:33:36.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.4.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3663 2015-07-09 07:22:03.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.9.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)    23616 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.6.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      345 2015-06-28 19:33:07.000000 myhdl-0.9.0/doc/build/html/_sources/python3.txt
+-rw-rw-r--   0 jand      (1000) jand      (1000)      736 2015-07-06 07:37:06.000000 myhdl-0.9.0/doc/build/html/_sources/index.txt
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/_static/
+-rw-rw-r--   0 jand      (1000) jand      (1000)      358 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/file.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)     9490 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/_static/basic.css
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3445 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/comment.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)    12140 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/underscore.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8389 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_static/myhdl.css
+-rw-rw-r--   0 jand      (1000) jand      (1000)      347 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/down.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)   282766 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/jquery-1.11.1.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3139 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_static/pygments.css
+-rw-rw-r--   0 jand      (1000) jand      (1000)      345 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/up.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)      173 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/plus.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)     9123 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/_static/alabaster.css
+-rw-rw-r--   0 jand      (1000) jand      (1000)    95786 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/jquery.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)      673 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/ajax-loader.gif
+-rw-rw-r--   0 jand      (1000) jand      (1000)     7377 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/doctools.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)    17880 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/_static/searchtools.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)    13711 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_static/default.css
+-rw-rw-r--   0 jand      (1000) jand      (1000)    25350 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/websupport.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)    35168 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/underscore-1.3.1.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)      345 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/up-pressed.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)    36689 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_static/myhdl_logo_header.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3500 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/comment-bright.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)      347 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/down-pressed.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)      173 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/minus.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)     8305 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_static/sphinxdoc.css
+-rw-rw-r--   0 jand      (1000) jand      (1000)        0 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_static/placeholder
+-rw-rw-r--   0 jand      (1000) jand      (1000)     3578 2015-07-06 06:38:33.000000 myhdl-0.9.0/doc/build/html/_static/comment-close.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)      230 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/.buildinfo
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/whatsnew/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    63922 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/whatsnew/0.4.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    33551 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/whatsnew/0.3.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    34571 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/whatsnew/0.8.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    34617 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/whatsnew/0.7.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    50346 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/whatsnew/0.6.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    45309 2015-07-09 07:20:06.000000 myhdl-0.9.0/doc/build/html/whatsnew/0.5.html
+-rw-rw-r--   0 jand      (1000) jand      (1000)    14578 2015-07-09 07:22:11.000000 myhdl-0.9.0/doc/build/html/whatsnew/0.9.html
+drwxrwxr-x   0 jand      (1000) jand      (1000)        0 2015-07-13 21:38:39.000000 myhdl-0.9.0/doc/build/html/_images/
+-rw-rw-r--   0 jand      (1000) jand      (1000)    19214 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_images/los.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)     9150 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_images/tbfsm1.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)     9150 2015-02-21 10:24:22.000000 myhdl-0.9.0/doc/build/html/_images/tbfsm.png
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2403 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/objects.inv
+-rw-rw-r--   0 jand      (1000) jand      (1000)    35744 2015-07-09 07:22:12.000000 myhdl-0.9.0/doc/build/html/searchindex.js
+-rw-rw-r--   0 jand      (1000) jand      (1000)     2343 2015-07-09 06:37:18.000000 myhdl-0.9.0/CHANGES.txt
```

### Comparing `myhdl-0.8.1/example/rs232/README.txt` & `myhdl-0.9.0/example/rs232/README.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/rs232/rs232_util.py` & `myhdl-0.9.0/example/rs232/rs232_util.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/rs232/rs232_tx.py` & `myhdl-0.9.0/example/rs232/rs232_tx.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/rs232/test_rs232.py` & `myhdl-0.9.0/example/rs232/test_rs232.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/rs232/rs232_rx.py` & `myhdl-0.9.0/example/rs232/rs232_rx.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/bin2gray.vhd` & `myhdl-0.9.0/example/manual/bin2gray.vhd`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/Inc.vhd` & `myhdl-0.9.0/example/manual/Inc.vhd`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/hello2.py` & `myhdl-0.9.0/example/manual/hello2.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/rs232.py` & `myhdl-0.9.0/example/manual/rs232.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/test_gray.py` & `myhdl-0.9.0/example/manual/test_gray.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/bin2gray2.py` & `myhdl-0.9.0/example/manual/bin2gray2.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/fsm.py` & `myhdl-0.9.0/example/manual/fsm.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/GrayIncReg.v` & `myhdl-0.9.0/example/manual/GrayIncReg.v`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/Inc.v` & `myhdl-0.9.0/example/manual/Inc.v`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/ram.vhd` & `myhdl-0.9.0/example/manual/ram.vhd`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/queue.py` & `myhdl-0.9.0/example/manual/queue.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/pck_myhdl_08.vhd` & `myhdl-0.9.0/myhdl/test/bugs/pck_myhdl_090.vhd`

 * *Files 1% similar despite different names*

```diff
@@ -1,17 +1,17 @@
--- File: pck_myhdl_08.vhd
--- Generated by MyHDL 0.8dev
--- Date: Fri Dec 21 15:02:39 2012
+-- File: pck_myhdl_090.vhd
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:50 2015
 
 
 library ieee;
 use ieee.std_logic_1164.all;
 use ieee.numeric_std.all;
 
-package pck_myhdl_08 is
+package pck_myhdl_090 is
 
     attribute enum_encoding: string;
 
     function stdl (arg: boolean) return std_logic;
 
     function stdl (arg: integer) return std_logic;
 
@@ -33,18 +33,18 @@
 
     function bool (arg: signed) return boolean;
 
     function bool (arg: integer) return boolean;
 
     function "-" (arg: unsigned) return signed;
 
-end pck_myhdl_08;
+end pck_myhdl_090;
 
 
-package body pck_myhdl_08 is
+package body pck_myhdl_090 is
 
     function stdl (arg: boolean) return std_logic is
     begin
         if arg then
             return '1';
         else
             return '0';
@@ -132,10 +132,10 @@
     end function bool;
 
     function "-" (arg: unsigned) return signed is
     begin
         return - signed(resize(arg, arg'length+1));
     end function "-";
 
-end pck_myhdl_08;
+end pck_myhdl_090;
```

### Comparing `myhdl-0.8.1/example/manual/mux2.py` & `myhdl-0.9.0/example/manual/mux2.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/GrayInc.py` & `myhdl-0.9.0/example/manual/GrayInc.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/custom.py` & `myhdl-0.9.0/example/manual/custom.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/bin2gray.v` & `myhdl-0.9.0/example/manual/bin2gray.v`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/rom.vhd` & `myhdl-0.9.0/example/manual/rom.vhd`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/mux.py` & `myhdl-0.9.0/example/manual/mux.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/hec.py` & `myhdl-0.9.0/example/manual/hec.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/fsm3.py` & `myhdl-0.9.0/example/manual/fsm3.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/ram.py` & `myhdl-0.9.0/example/manual/ram.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/bin2gray.py` & `myhdl-0.9.0/example/manual/bin2gray.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/pck_myhdl_07.vhd` & `myhdl-0.9.0/example/manual/pck_myhdl_07.vhd`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/fifo.py` & `myhdl-0.9.0/example/manual/fifo.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/run_all.py` & `myhdl-0.9.0/example/manual/run_all.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/FramerCtrl.vhd` & `myhdl-0.9.0/example/manual/FramerCtrl.vhd`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/FramerCtrl.v` & `myhdl-0.9.0/example/manual/FramerCtrl.v`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/inc.py` & `myhdl-0.9.0/example/manual/inc.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/fsm2.py` & `myhdl-0.9.0/example/manual/fsm2.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/greetings.py` & `myhdl-0.9.0/example/manual/greetings.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/GrayIncReg.vhd` & `myhdl-0.9.0/example/manual/GrayIncReg.vhd`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/sparseMemory.py` & `myhdl-0.9.0/example/manual/sparseMemory.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/manual/shadow.py` & `myhdl-0.9.0/example/manual/shadow.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/uart_tx/uart_tx.py` & `myhdl-0.9.0/example/uart_tx/uart_tx.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/arith_lib/test_Dec.py` & `myhdl-0.9.0/example/arith_lib/test_Dec.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/arith_lib/README.txt` & `myhdl-0.9.0/example/arith_lib/README.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/arith_lib/PrefixAnd.py` & `myhdl-0.9.0/example/arith_lib/PrefixAnd.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/arith_lib/Dec.py` & `myhdl-0.9.0/example/arith_lib/Dec.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/arith_lib/LeadZeroDet.py` & `myhdl-0.9.0/example/arith_lib/LeadZeroDet.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/arith_lib/test_LeadZeroDet.py` & `myhdl-0.9.0/example/arith_lib/test_LeadZeroDet.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/stopwatch/StopWatch.py` & `myhdl-0.9.0/example/cookbook/stopwatch/StopWatch.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/stopwatch/bcd2led.py` & `myhdl-0.9.0/example/cookbook/stopwatch/bcd2led.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/stopwatch/test_TimeCount.py` & `myhdl-0.9.0/example/cookbook/stopwatch/test_TimeCount.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/stopwatch/TimeCount.py` & `myhdl-0.9.0/example/cookbook/stopwatch/TimeCount.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/stopwatch/test_bcd2led.py` & `myhdl-0.9.0/example/cookbook/stopwatch/test_bcd2led.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/dff/dff.py` & `myhdl-0.9.0/example/cookbook/dff/dff.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/johnson/jc2_alt.py` & `myhdl-0.9.0/example/cookbook/johnson/jc2_alt.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/johnson/jc2.py` & `myhdl-0.9.0/example/cookbook/johnson/jc2.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/johnson/test_jc2.py` & `myhdl-0.9.0/example/cookbook/johnson/test_jc2.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/latch/latch.py` & `myhdl-0.9.0/example/cookbook/latch/latch.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/bitonic/bitonic.py` & `myhdl-0.9.0/example/cookbook/bitonic/bitonic.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/bitonic/test_bitonic.py` & `myhdl-0.9.0/example/cookbook/bitonic/test_bitonic.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/dffa/dffa.py` & `myhdl-0.9.0/example/cookbook/dffa/dffa.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/sinecomp/SineComputer.py` & `myhdl-0.9.0/example/cookbook/sinecomp/SineComputer.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/example/cookbook/sinecomp/test_SineComputer.py` & `myhdl-0.9.0/example/cookbook/sinecomp/test_SineComputer.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/myhdl/_Cosimulation.py` & `myhdl-0.9.0/myhdl/_Cosimulation.py`

 * *Files 6% similar despite different names*

```diff
@@ -14,22 +14,24 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module that provides the Cosimulation class """
+from __future__ import absolute_import
 
 
-import sys
 import os
-import exceptions
+import shlex
+import subprocess
 
 from myhdl._intbv import intbv
 from myhdl import _simulator, CosimulationError
+from myhdl._compat import PY2, string_types, to_bytes, to_str
 
 _MAXLINE = 4096
 
 class _error:
     pass
 _error.MultipleCosim = "Only a single cosimulator allowed"
 _error.DuplicateSigNames = "Duplicate signal name in myhdl vpi call"
@@ -50,98 +52,111 @@
         if _simulator._cosim:
             raise CosimulationError(_error.MultipleCosim)
         _simulator._cosim = 1
         
         self._rt, self._wt = rt, wt = os.pipe()
         self._rf, self._wf = rf, wf = os.pipe()
 
+        # New pipes are not inheritable by default since py 3.4
+        if not PY2:
+            for p in rt, wt, rf, wf:
+                os.set_inheritable(p, True)
+
         self._fromSignames = fromSignames = []
         self._fromSizes = fromSizes = []
         self._fromSigs = fromSigs = []
         self._toSignames = toSignames = []
         self._toSizes = toSizes = []
         self._toSigs = toSigs = []
         self._toSigDict = toSigDict = {}
-
         self._hasChange = 0
         self._getMode = 1
 
-        child_pid = self._child_pid = os.fork()
-
-        if child_pid == 0:
+        def close_rt_wf():
             os.close(rt)
             os.close(wf)
-            os.environ['MYHDL_TO_PIPE'] = str(wt)
-            os.environ['MYHDL_FROM_PIPE'] = str(rf)
-            arglist = exe.split()
-            p = arglist[0]
-            arglist[0] = os.path.basename(p)
-            try:
-                os.execvp(p, arglist)
-            except OSError, e:
-                raise CosimulationError(_error.OSError, str(e))
-        else:
-            os.close(wt)
-            os.close(rf)
-            while 1:
-                s = os.read(rt, _MAXLINE)
-                if not s:
-                    raise CosimulationError(_error.SimulationEnd)
-                e = s.split()
-                if e[0] == "FROM":
-                    if long(e[1]) != 0:
-                        raise CosimulationError(_error.TimeZero, "$from_myhdl")
-                    for i in range(2, len(e)-1, 2):
-                        n = e[i]
-                        if n in fromSignames:
-                            raise CosimulationError(_error.DuplicateSigNames, n)
-                        if not n in kwargs:
-                            raise CosimulationError(_error.SigNotFound, n)
-                        fromSignames.append(n)
-                        fromSigs.append(kwargs[n])
-                        fromSizes.append(int(e[i+1]))
-                    os.write(wf, "OK")
-                elif e[0] == "TO":
-                    if long(e[1]) != 0:
-                        raise CosimulationError(_error.TimeZero, "$to_myhdl")
-                    for i in range(2, len(e)-1, 2):
-                        n = e[i]
-                        if n in toSignames:
-                            raise CosimulationError(_error.DuplicateSigNames, n)
-                        if not n in kwargs:
-                            raise CosimulationError(_error.SigNotFound, n)
-                        toSignames.append(n)
-                        toSigs.append(kwargs[n])
-                        toSigDict[n] = kwargs[n]
-                        toSizes.append(int(e[i+1]))
-                    os.write(wf, "OK")
-                elif e[0] == "START":
-                    if not toSignames:
-                        raise CosimulationError(_error.NoCommunication)
-                    os.write(wf, "OK")
-                    break
-                else:
-                    raise CosimulationError("Unexpected cosim input")
+
+        env = os.environ.copy()
+        env['MYHDL_TO_PIPE'] = str(wt)
+        env['MYHDL_FROM_PIPE'] = str(rf)
+
+        if isinstance(exe, string_types):
+            exe = shlex.split(exe)
+            
+        try:
+            sp = subprocess.Popen(exe, env=env, close_fds=False,
+                                  preexec_fn=close_rt_wf)
+        except OSError as e:
+            raise CosimulationError(_error.OSError, str(e))
+
+        self._child = sp
+
+        os.close(wt)
+        os.close(rf)
+        while 1:
+            s = to_str(os.read(rt, _MAXLINE))
+            if not s:
+                raise CosimulationError(_error.SimulationEnd)
+            e = s.split()
+            if e[0] == "FROM":
+                if int(e[1]) != 0:
+                    raise CosimulationError(_error.TimeZero, "$from_myhdl")
+                for i in range(2, len(e)-1, 2):
+                    n = e[i]
+                    if n in fromSignames:
+                        raise CosimulationError(_error.DuplicateSigNames, n)
+                    if not n in kwargs:
+                        raise CosimulationError(_error.SigNotFound, n)
+                    fromSignames.append(n)
+                    fromSigs.append(kwargs[n])
+                    fromSizes.append(int(e[i+1]))
+                os.write(wf, b"OK")
+            elif e[0] == "TO":
+                if int(e[1]) != 0:
+                    raise CosimulationError(_error.TimeZero, "$to_myhdl")
+                for i in range(2, len(e)-1, 2):
+                    n = e[i]
+                    if n in toSignames:
+                        raise CosimulationError(_error.DuplicateSigNames, n)
+                    if not n in kwargs:
+                        raise CosimulationError(_error.SigNotFound, n)
+                    toSignames.append(n)
+                    toSigs.append(kwargs[n])
+                    toSigDict[n] = kwargs[n]
+                    toSizes.append(int(e[i+1]))
+                os.write(wf, b"OK")
+            elif e[0] == "START":
+                if not toSignames:
+                    raise CosimulationError(_error.NoCommunication)
+                os.write(wf, b"OK")
+                break
+            else:
+                raise CosimulationError("Unexpected cosim input")
 
     def _get(self):
         if not self._getMode:
             return
-        buf = os.read(self._rt, _MAXLINE)
+        buf = to_str(os.read(self._rt, _MAXLINE))
         if not buf:
             raise CosimulationError(_error.SimulationEnd)
         e = buf.split()
         for i in range(1, len(e), 2):
             s, v = self._toSigDict[e[i]], e[i+1]
-            try:
-                next = int(v, 16)
-                if s._nrbits and s._min is not None and s._min < 0:
-                    if next >= (1 << (s._nrbits-1)):
-                        next |= (-1 << s._nrbits)
-            except ValueError:
-                next = intbv(0)
+            if v in 'zZ':
+                next = None
+            elif v in 'xX':
+                next = s._init
+            else:
+                try:
+                    next = int(v, 16)
+                    if s._nrbits and s._min is not None and s._min < 0:
+                        if next >= (1 << (s._nrbits-1)):
+                            next |= (-1 << s._nrbits)
+                except ValueError:
+                    next = intbv(0)
             s.next = next
                  
         self._getMode = 0
 
     def _put(self, time):
         buflist = []
         buf = repr(time)
@@ -155,15 +170,15 @@
                 # signed support
                 if s._nrbits and v < 0:
                     v += (1 << s._nrbits)
                 buf = hex(v)[2:]
                 if buf[-1] == 'L':
                     buf = buf[:-1] # strip trailing L
                 buflist.append(buf)
-        os.write(self._wf, " ".join(buflist))
+        os.write(self._wf, to_bytes(" ".join(buflist)))
         self._getMode = 1
 
     def _waiter(self):
         sigs = tuple(self._fromSigs)
         while 1:
             yield sigs
             self._hasChange = 1
```

### Comparing `myhdl-0.8.1/myhdl/_Signal.py` & `myhdl-0.9.0/myhdl/_Signal.py`

 * *Files 2% similar despite different names*

```diff
@@ -22,23 +22,27 @@
 This module provides the following objects:
 
 Signal -- class to model hardware signals
 posedge -- callable to model a rising edge on a signal in a yield statement
 negedge -- callable to model a falling edge on a signal in a yield statement
 
 """
+from __future__ import absolute_import
+from __future__ import print_function
 
 from inspect import currentframe, getouterframes
 from copy import copy, deepcopy
 import operator
 
+from myhdl._compat import integer_types, long
 from myhdl import _simulator as sim
 from myhdl._simulator import _signals, _siglist, _futureEvents, now
 from myhdl._intbv import intbv
 from myhdl._bin import bin
+
 # from myhdl._enum import EnumItemType
 
 _schedule = _futureEvents.append
 
    
 def _isListOfSigs(obj):
     """ Check if obj is a non-empty list of signals. """
@@ -130,16 +134,16 @@
         self._numeric = True
         self._printVcd = self._printVcdStr
         if isinstance(val, bool):
             self._type = bool
             self._setNextVal = self._setNextBool
             self._printVcd = self._printVcdBit
             self._nrbits = 1
-        elif isinstance(val, (int, long)):
-            self._type = (int, long)
+        elif isinstance(val, integer_types):
+            self._type = integer_types
             self._setNextVal = self._setNextInt
         elif isinstance(val, intbv):
             self._type = intbv
             self._min = val._min
             self._max = val._max
             self._nrbits = val._nrbits
             self._setNextVal = self._setNextIntbv
@@ -185,103 +189,112 @@
             elif not next and val:
                 waiters.extend(self._negedgeWaiters[:])
                 del self._negedgeWaiters[:]
             if next is None:
                 self._val = None
             elif isinstance(val, intbv):
                 self._val._val = next._val
-            elif isinstance(val, (int, long, EnumItemType)):
+            elif isinstance(val, (integer_types, EnumItemType)):
                 self._val = next
             else:
                 self._val = deepcopy(next)
             if self._tracing:
                 self._printVcd()
             return waiters
         else:
             return []
 
     # support for the 'val' attribute
-    def _get_val(self):
+    @property
+    def val(self):
         return self._val
-    val = property(_get_val, None, None, "'val' access methods")
 
     # support for the 'next' attribute
-    def _get_next(self):
+    @property
+    def next(self):
 #        if self._next is self._val:
 #            self._next = deepcopy(self._val)
         _siglist.append(self)
         return self._next
-    def _set_next(self, val):
+
+    @next.setter
+    def next(self, val):
         if isinstance(val, _Signal):
             val = val._val
         self._setNextVal(val)
         _siglist.append(self)
-    next = property(_get_next, _set_next, None, "'next' access methods")
 
     # support for the 'posedge' attribute
-    def _get_posedge(self):
+    @property
+    def posedge(self):
         return self._posedgeWaiters
-    posedge = property(_get_posedge, None, None, "'posedge' access methods")
                        
     # support for the 'negedge' attribute
-    def _get_negedge(self):
+    @property
+    def negedge(self):
         return self._negedgeWaiters
-    negedge = property(_get_negedge, None, None, "'negedge' access methods")
     
     # support for the 'min' and 'max' attribute
-    def _get_max(self):
+    @property
+    def max(self):
         return self._max
-    max = property(_get_max, None)
-    def _get_min(self):
+
+    @property
+    def min(self):
         return self._min
-    min = property(_get_min, None)
 
     # support for the 'driven' attribute
-    def _get_driven(self):
+    @property
+    def driven(self):
         return self._driven
-    def _set_driven(self, val):
+
+    @driven.setter
+    def driven(self, val):
         if not val  in ("reg", "wire", True):
             raise ValueError('Expected value "reg", "wire", or True, got "%s"' % val)
         self._driven = val
-    driven = property(_get_driven, _set_driven, None, "'driven' access methods")
     
     # support for the 'read' attribute
-    def _get_read(self):
+    @property
+    def read(self):
         return self._read
-    def _set_read(self, val):
+
+    @read.setter
+    def read(self, val):
         if not val in (True, ):
             raise ValueError('Expected value True, got "%s"' % val)
         self._markRead()
-    read = property(_get_read, _set_read, None, "'read' access methods")
 
     def _markRead(self):
         self._read = True
 
     # 'used' attribute
     def _markUsed(self):
         self._used = True
 
     # set next methods
     def _setNextBool(self, val):
+        if isinstance(val, intbv):
+            val = val._val
         if not val in (0, 1):
             raise ValueError("Expected boolean value, got %s (%s)" % (repr(val), type(val)))
         self._next = val
 
     def _setNextInt(self, val):
-        if not isinstance(val, (int, long, intbv)):
+        if isinstance(val, intbv):
+            val = val._val
+        elif not isinstance(val, (integer_types, intbv)):
             raise TypeError("Expected int or intbv, got %s" % type(val))
         self._next = val
 
     def _setNextIntbv(self, val):
         if isinstance(val, intbv):
             val = val._val
-        elif not isinstance(val, (int, long)):
+        elif not isinstance(val, integer_types):
             raise TypeError("Expected int or intbv, got %s" % type(val))
-#        if self._next is self._val:
-#            self._next = type(self._val)(self._val)
         self._next._val = val
         self._next._handleBounds()
 
     def _setNextNonmutable(self, val):
         if not isinstance(val, self._type):
             raise TypeError("Expected %s, got %s" % (self._type, type(val)))
         self._next = val    
@@ -289,43 +302,51 @@
     def _setNextMutable(self, val):
         if not isinstance(val, self._type):
             raise TypeError("Expected %s, got %s" % (self._type, type(val)))
         self._next = deepcopy(val)         
 
     # vcd print methods
     def _printVcdStr(self):
-        print >> sim._tf, "s%s %s" % (str(self._val), self._code)
+        print("s%s %s" % (str(self._val), self._code), file=sim._tf)
         
     def _printVcdHex(self):
-        print >> sim._tf, "s%s %s" % (hex(self._val), self._code)
+        if self._val is None:
+            print("sz %s" % self._code, file=sim._tf)
+        else:
+            print("s%s %s" % (hex(self._val), self._code), file=sim._tf)
 
     def _printVcdBit(self):
-        print >> sim._tf, "%d%s" % (self._val, self._code)
+        if self._val is None:
+            print("z%s" % self._code, file=sim._tf)
+        else:
+            print("%d%s" % (self._val, self._code), file=sim._tf)
 
     def _printVcdVec(self):
-        print >> sim._tf, "b%s %s" % (bin(self._val, self._nrbits), self._code)
+        if self._val is None:
+            print("b%s %s" % ('z'*self._nrbits, self._code), file=sim._tf)
+        else:
+            print("b%s %s" % (bin(self._val, self._nrbits), self._code), file=sim._tf)
 
     ### use call interface for shadow signals ###
     def __call__(self, left, right=None):
         s = _SliceSignal(self, left, right)
         self._slicesigs.append(s)
         return s
 
 
     ### operators for which delegation to current value is appropriate ###
         
     def __hash__(self):
         raise TypeError("Signals are unhashable")
         
     
-    def __nonzero__(self):
-        if self._val:
-            return 1
-        else:
-            return 0
+    def __bool__(self):
+        return bool(self._val)
+
+    __nonzero__ = __bool__
 
     # length
     def __len__(self):
         return self._nrbits
         # return len(self._val)
 
     # indexing and slicing methods
@@ -355,29 +376,21 @@
         if isinstance(other, _Signal):
             return self._val * other._val
         else:
             return self._val * other
     def __rmul__(self, other):
         return other * self._val
 
-    def __div__(self, other):
+    def __truediv__(self, other):
         if isinstance(other, _Signal):
             return self._val / other._val
         else:
             return self._val / other
-    def __rdiv__(self, other):
-        return other / self._val
-    
-    def __truediv__(self, other):
-        if isinstance(other, _Signal):
-            return operator.truediv(self._val, other._val)
-        else:
-            return operator.truediv(self._val, other)
     def __rtruediv__(self, other):
-        return operator.truediv(other, self._val)
+        return other / self._val
     
     def __floordiv__(self, other):
         if isinstance(other, _Signal):
             return self._val // other._val
         else:
             return self._val // other
     def __rfloordiv__(self, other):
@@ -504,22 +517,24 @@
         return "Signal(" + repr(self._val) + ")"
 
     def _toVerilog(self):
         return self._name
 
     # augmented assignment not supported
     def _augm(self):
-        raise TypeError, "Signal object doesn't support augmented assignment"
+        raise TypeError("Signal object doesn't support augmented assignment")
 
-    __iadd__ = __isub__ = __idiv__ = __imul__ = __ipow__ = __imod__ = _augm
+    __iadd__ = __isub__ = __imul__ = __ipow__ = __imod__ = _augm
     __ior__ = __iand__ = __ixor__ = __irshift__ = __ilshift__ = _augm
+    __itruediv__ = __ifloordiv__ = _augm
+
 
     # index and slice assignment not supported
     def __setitem__(self, key, val):
-        raise TypeError, "Signal object doesn't support item/slice assignment"
+        raise TypeError("Signal object doesn't support item/slice assignment")
 
 
     # continues assignment support
     def assign(self, sig):
 
         self.driven = "wire"
 
@@ -579,20 +594,22 @@
             self._val = copy(next)
             if self._tracing:
                 self._printVcd()
             return waiters            
         else:
             return []
 
-   # support for the 'delay' attribute
-    def _get_delay(self):
-         return self._delay
-    def _set_delay(self, delay):
-         self._delay = delay
-    delay = property(_get_delay, _set_delay, None, "'delay' access methods")
+    # support for the 'delay' attribute
+    @property
+    def delay(self):
+        return self._delay
+
+    @delay.setter
+    def delay(self, delay):
+        self._delay = delay
 
         
 class _SignalWrap(object):
     def __init__(self, sig, next, timeStamp):
         self.sig = sig
         self.next = next
         self.timeStamp = timeStamp
```

### Comparing `myhdl-0.8.1/myhdl/test/README.txt` & `myhdl-0.9.0/myhdl/test/README.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/myhdl/test/core2/test_ShadowSignal.py` & `myhdl-0.9.0/myhdl/test/core/test_ShadowSignal.py`

 * *Files 16% similar despite different names*

```diff
@@ -1,11 +1,15 @@
+from __future__ import absolute_import
+
 from myhdl import *
+from myhdl._compat import long
+
 
 def bench_SliceSignal():
-    
+
     s = Signal(intbv(0)[8:])
     a, b, c = s(7), s(5), s(0)
     d, e, f, g = s(8,5), s(6,3), s(8,0), s(4,3)
 
     @instance
     def check():
         for i in range(2**len(s)):
@@ -23,45 +27,91 @@
 
 
 def test_SliceSignal():
     Simulation(bench_SliceSignal()).run()
 
 
 def bench_ConcatSignal():
-    
+
     a = Signal(intbv(0)[5:])
     b = Signal(bool(0))
     c = Signal(intbv(0)[3:])
     d = Signal(intbv(0)[4:])
-    
+
     s = ConcatSignal(a, b, c, d)
 
     @instance
     def check():
         for i in range(2**len(a)):
             for j in (0, 1):
                 for k in range(2**len(c)):
                     for m in range(2**len(d)):
                         a.next = i
                         b.next = j
                         c.next = k
                         d.next = m
                         yield delay(10)
-                        assert s[16:8] == a
+                        assert s[13:8] == a
                         assert s[7] == b
                         assert s[7:4] == c
                         assert s[4:] == d
 
     return check
 
 
 def test_ConcatSignal():
     Simulation(bench_ConcatSignal()).run()
 
 
+def bench_ConcatSignalWithConsts():
+
+    a = Signal(intbv(0)[5:])
+    b = Signal(bool(0))
+    c = Signal(intbv(0)[3:])
+    d = Signal(intbv(0)[4:])
+    e = Signal(intbv(0)[1:])
+
+    c1 = "10"
+    c2 = '0'
+    c3 = intbv(5)[3:]
+    c4 = bool(1)
+    c5 = intbv(42)[8:]  # with leading zeroes
+
+    s = ConcatSignal(c1, a, c2, b, c3, c, c4, d, c5, e)
+
+    @instance
+    def check():
+        for i in range(2**len(a)):
+            for j in (0, 1):
+                for k in range(2**len(c)):
+                    for m in range(2**len(d)):
+                        for n in range(2**len(e)):
+                            a.next = i
+                            b.next = j
+                            c.next = k
+                            d.next = m
+                            e.next = n
+                            yield delay(10)
+                            assert s[29:27] == long(c1, 2)
+                            assert s[27:22] == a
+                            assert s[21] == long(c2, 2)
+                            assert s[20] == b
+                            assert s[20:17] == c3
+                            assert s[17:14] == c
+                            assert s[13] == c4
+                            assert s[13:9] == d
+                            assert s[9:1] == c5
+                            assert s[1:] == e
+
+    return check
+
+
+def test_ConcatSignalWithConsts():
+    Simulation(bench_ConcatSignalWithConsts()).run()
+
 
 def bench_TristateSignal():
     s = TristateSignal(intbv(0)[8:])
     a = s.driver()
     b = s.driver()
     c = s.driver()
 
@@ -78,14 +128,13 @@
         b.next = None
         c.next = 233
         yield delay(10)
         assert s == c
         c.next = None
         yield delay(10)
         assert s == None
-    
+
     return check
 
 
 def test_TristateSignal():
     Simulation(bench_TristateSignal()).run()
-
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/long_divider.py` & `myhdl-0.9.0/scripts/benchmark/long_divider.py`

 * *Files 5% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def long_divider(
             quotient,
             ready,
             dividend,
             divisor,
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_findmax.py` & `myhdl-0.9.0/scripts/benchmark/test_findmax.py`

 * *Files 6% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from glibc_random import glibc_random
 
 def max2(z, a, b):
 
     @always_comb
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_longdiv.py` & `myhdl-0.9.0/scripts/benchmark/test_longdiv.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from glibc_random import glibc_random
 
 from long_divider import long_divider
 
 def test_longdiv(nrvectors=2**18):
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_timer.py` & `myhdl-0.9.0/scripts/benchmark/test_timer.py`

 * *Files 24% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from timer import timer_sig, timer_var
 
 def test_timer(timer):
 
     MAXVAL = 1234
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_randgen.vhd` & `myhdl-0.9.0/myhdl/test/bugs/issue_13.vhd`

 * *Files 26% similar despite different names*

```diff
@@ -1,78 +1,65 @@
--- File: test_randgen.vhd
--- Generated by MyHDL 0.8.1
--- Date: Fri Apr 11 14:53:52 2014
+-- File: issue_13.vhd
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:50 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
-entity test_randgen is
-end entity test_randgen;
+entity issue_13 is
+    port (
+        reset: in std_logic;
+        clk: in std_logic;
+        d: in unsigned(31 downto 0);
+        en: in std_logic;
+        q: out unsigned(7 downto 0)
+    );
+end entity issue_13;
 
 
-architecture MyHDL of test_randgen is
+architecture MyHDL of issue_13 is
 
 
-constant W: integer := 2**5-1;
+constant COSET: integer := 85;
 
 
 
-signal reset: std_logic;
-signal enable: std_logic;
-signal random_word: unsigned(30 downto 0);
-signal clock: std_logic;
 
+function MYHDL38_calculateHec(
+    header: in unsigned
+    ) return integer is
+    variable bit: std_logic;
+    variable hec: unsigned(7 downto 0);
 begin
+    hec := to_unsigned(0, 8);
+    for ii in 32-1 downto 0 loop
+        bit := header(ii);
+        hec(8-1 downto 0) := unsigned'(hec(7-1 downto 2) & ((bit xor hec(1)) xor hec(7)) & ((bit xor hec(0)) xor hec(7)) & (bit xor hec(7)));
+    end loop;
+    return to_integer((hec xor to_unsigned(COSET, 8)));
+end function MYHDL38_calculateHec;
 
+begin
 
 
 
-TEST_RANDGEN_DUT_LOGIC: process (clock, reset) is
-    variable lfsr: unsigned(63 downto 0);
-    variable word: unsigned(30 downto 0);
-    variable tmp0: integer;
-begin
-    if (reset = '1') then
-        random_word <= to_unsigned(0, 31);
-        lfsr := to_unsigned(1, 64);
-    elsif rising_edge(clock) then
-        if bool(enable) then
-            for i in 0 to W-1 loop
-                word(i) := lfsr(63);
-                tmp0 := to_integer((((lfsr(63) xor lfsr(62)) xor lfsr(60)) xor lfsr(59)));
-                lfsr := shift_left(lfsr, 1);
-                lfsr(0) := stdl(tmp0);
-            end loop;
-            random_word <= word;
-        end if;
-    end if;
-end process TEST_RANDGEN_DUT_LOGIC;
 
 
-TEST_RANDGEN_STIMULUS: process is
-    variable L: line;
+ISSUE_13_LOGIC: process (clk) is
 begin
-    enable <= '0';
-    clock <= '0';
-    reset <= '0';
-    wait for 10 ns;
-    reset <= '1';
-    wait for 10 ns;
-    reset <= '0';
-    enable <= '1';
-    for i in 0 to (2 ** 20)-1 loop
-        wait for 10 ns;
-        clock <= '1';
-        wait for 10 ns;
-        clock <= '0';
-        write(L, to_integer(random_word));
-        writeline(output, L);
-    end loop;
-    wait;
-end process TEST_RANDGEN_STIMULUS;
+    if rising_edge(clk) then
+        if (reset = '1') then
+            q <= to_unsigned(0, 8);
+        else
+            if bool(en) then
+                q <= to_unsigned(MYHDL38_calculateHec(d), 8);
+            end if;
+        end if;
+    end if;
+end process ISSUE_13_LOGIC;
 
 end architecture MyHDL;
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_timer_array.py` & `myhdl-0.9.0/scripts/benchmark/test_timer_array.py`

 * *Files 6% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from timer import timer_sig, timer_var
 
 def test_timer_array(timer):
 
     MAXVAL = 1234
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_findmax_sigs.py` & `myhdl-0.9.0/scripts/benchmark/test_findmax_sigs.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from glibc_random import glibc_random
 
 def max2(z, a, b):
 
     @always_comb
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/random_generator.py` & `myhdl-0.9.0/scripts/benchmark/random_generator.py`

 * *Files 6% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def random_generator(random_word, enable, clock, reset):
 
     W = len(random_word)
 
     @instance
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_lfsr24.py` & `myhdl-0.9.0/scripts/benchmark/test_lfsr24.py`

 * *Files 8% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from lfsr24 import lfsr24
 
 def test_lfsr24():
 
     lfsr = Signal(modbv(0)[24:])
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/timer.py` & `myhdl-0.9.0/scripts/benchmark/timer.py`

 * *Files 15% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def timer_sig(flag, clock, reset, MAXVAL):
 
     count = Signal(intbv(0, min=0, max=MAXVAL+1))
 
     @always (clock.posedge, reset.posedge)
```

### Comparing `myhdl-0.8.1/myhdl/test/benchmark/test_randgen.py` & `myhdl-0.9.0/scripts/benchmark/test_randgen.py`

 * *Files 25% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from random_generator import random_generator
 
 def test_randgen():
 
     random_word = Signal(intbv(0)[31:])
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_inc.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_inc.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -155,15 +156,15 @@
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
 
         inc_inst_ref = incRef(count, enable, clock, reset, n=n)
         inc_inst = toVerilog(inc, count, enable, clock, reset, n=n)
         # inc_inst = inc(count, enable, clock, reset, n=n)
-        inc_inst_v = inc_v(inc.func_name, count_v, enable, clock, reset)
+        inc_inst_v = inc_v(inc.__name__, count_v, enable, clock, reset)
         clk_1 = self.clockGen(clock)
         st_1 = self.stimulus(enable, clock, reset)
         ch_1 = self.check(count, count_v, enable, clock, reset, n=n)
 
         sim = Simulation(inc_inst_ref, inc_inst_v, clk_1, st_1, ch_1)
         return sim
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_dec.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_dec.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -178,15 +179,15 @@
         count_v = Signal(intbv(0, min=-n, max=n))
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
 
         dec_inst_ref = decRef(count, enable, clock, reset, n=n)
         dec_inst = toVerilog(dec, count, enable, clock, reset, n=n)
         # dec_inst = dec(count, enable, clock, reset, n=n)
-        dec_inst_v = dec_v(dec.func_name, count_v, enable, clock, reset)
+        dec_inst_v = dec_v(dec.__name__, count_v, enable, clock, reset)
         clk_1 = self.clockGen(clock)
         st_1 = self.stimulus(enable, clock, reset)
         ch_1 = self.check(count, count_v, enable, clock, reset, n=n)
 
         sim = Simulation(dec_inst_ref, dec_inst_v, clk_1, st_1, ch_1)
         return sim
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_always_comb.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_always_comb.py`

 * *Files 1% similar despite different names*

```diff
@@ -14,14 +14,15 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for always_comb """
+from __future__ import absolute_import
 
 
 import random
 from random import randrange
 # random.seed(3) # random, but deterministic
 import os
 from os import path
@@ -93,15 +94,15 @@
         p_v = Signal(bool(0))
         q_v = Signal(intbv(0)[8:])
         r_v = Signal(bool(0))
         vectors = [intbv(j) for i in range(50) for j in range(16)]
         random.shuffle(vectors)
 
         design_inst = toVerilog(design, a, b, c, d, p, q, r)
-        design_v_inst = design_v(design.func_name, a, b, c, d, p_v, q_v, r_v)
+        design_v_inst = design_v(design.__name__, a, b, c, d, p_v, q_v, r_v)
 
         def clkGen():
             while 1:
                 yield delay(10)
                 clk.next ^= 1
 
         def stimulus():
@@ -114,15 +115,15 @@
                 yield clk.posedge
                 yield clk.negedge
                 # print p, q, r
                 self.assertEqual(p, p_v)
                 self.assertEqual(q, q_v)
                 self.assertEqual(r, r_v)
                 
-            raise StopSimulation, "always_comb simulation test"
+            raise StopSimulation("always_comb simulation test")
 
         return design_inst, design_v_inst, clkGen(), stimulus()
         
 
     def test1(self):
         Simulation(self.bench(design1)).run(quiet=QUIET)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_custom.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_custom.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -230,15 +231,15 @@
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
 
         inc_inst_ref = incRef(count, enable, clock, reset, n=n)
         inc_inst = toVerilog(incVer, count, enable, clock, reset, n=n)
         # inc_inst = inc(count, enable, clock, reset, n=n)
-        inc_inst_v = inc_v(incVer.func_name, count_v, enable, clock, reset)
+        inc_inst_v = inc_v(incVer.__name__, count_v, enable, clock, reset)
         clk_1 = self.clockGen(clock)
         st_1 = self.stimulus(enable, clock, reset)
         ch_1 = self.check(count, count_v, enable, clock, reset, n=n)
 
         sim = Simulation(inc_inst_ref, inc_inst_v, clk_1, st_1, ch_1)
         return sim
 
@@ -267,28 +268,28 @@
         m = 8
         n = 2 ** m
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
         try:
             inc_inst = toVerilog(incGen, count_v, enable, clock, reset, n=n)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
 
     def testIncErr(self):
         m = 8
         n = 2 ** m
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
         try:
             inc_inst = toVerilog(incErr, count_v, enable, clock, reset, n=n)
-        except ConversionError, e:
+        except ConversionError as e:
             pass
         else:
             self.fail()
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_NotSupported.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_NotSupported.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,55 +1,44 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 
 from myhdl import *
 from myhdl import ConversionError
 from myhdl.conversion._misc import _error
 
 class TestNotSupported(unittest.TestCase):
-    
+
     def check(self, *args):
         try:
             i = toVerilog(*args)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         except:
             self.fail()
         else:
             self.fail()
 
     def nocheck(self, *args):
         i = toVerilog(*args)
 
-    def testAssAttr(self):
-        a = Signal(bool())
-        z = Signal(bool())
-        def g(z, a):
-            @instance
-            def logic():
-                while 1:
-                    yield a
-                    z.net = 1
-            return logic
-        self.check(g, z, a)
-
     def testAssList(self):
         a = Signal(bool())
         z = Signal(bool())
         def g(z, a):
             @instance
             def logic():
                 while 1:
                     yield a
                     z.next = 1
                     [p, q] = 1, 2
             return logic
         self.check(g, z, a)
-            
+
     def testAssTuple(self):
         a = Signal(bool())
         z = Signal(bool())
         def g(z, a):
             @instance
             def logic():
                 while 1:
@@ -67,31 +56,31 @@
             def logic():
                 while 1:
                     yield a
                     z.next = 1
                     `a`
             return logic
         self.check(g, z, a)
-            
-       
+
+
     def testClass(self):
         a = Signal(bool())
         z = Signal(bool())
         def g(z, a):
             @instance
             def logic():
                 while 1:
                     yield a
                     z.next = 1
                     class c:
                         pass
             return logic
         self.check(g, z, a)
 
-        
+
     def testDict(self):
         a = Signal(bool())
         z = Signal(bool())
         def g(z, a):
             @instance
             def logic():
                 while 1:
@@ -121,15 +110,15 @@
             def logic():
                 while 1:
                     yield a
                     z.next = 1
                     exec "1 + 2" in globals , locals
             return logic
         self.check(g, z, a)
-        
+
     def testFrom(self):
         a = Signal(bool())
         z = Signal(bool())
         def g(z, a):
             @instance
             def logic():
                 while 1:
@@ -232,15 +221,15 @@
 ##         z = Signal(bool())
 ##         def g(z, a):
 ##             while 1:
 ##                 yield a
 ##                 z.next = 1
 ##                 return
 ##         self.check(g, z, a)
-        
+
     def testTryExcept(self):
         a = Signal(bool())
         z = Signal(bool())
         def g(z, a):
             @instance
             def logic():
                 while 1:
@@ -288,15 +277,15 @@
 ##             while 1:
 ##                 yield a
 ##                 if a:
 ##                     pass
 ##                 else:
 ##                     z.next = a and b
 ##         self.check(g, z, a, b)
-    
+
 ##     def testShortcutOr(self):
 ##         a, b, c  = [Signal(bool()) for i in range(3)]
 ##         z = Signal(bool())
 ##         def g(z, a, b):
 ##             while 1:
 ##                 yield a
 ##                 if a:
@@ -316,15 +305,15 @@
                     yield a
                     if a:
                         pass
                     else:
                         z.next = a and b
             return logic
         self.check(g, z, a, b)
-    
+
     def testNonBoolArgOr(self):
         a = Signal(bool())
         b = intbv(0)[2:]
         c = Signal(bool())
         z = Signal(bool())
         def g(z, a, b):
             @instance
@@ -362,15 +351,15 @@
             def logic():
                 h(*c)
                 yield a
             return logic
         def f(a, b, c):
             return g(a)
         x = self.check(f, a, b, c)
-        
+
     def testExtraNamedArgsInCall(self):
         a, b, c = [Signal(bool()) for i in range(3)]
         c = [1]
         d = {'b':2}
         def h(b):
             return b
         def g(a):
@@ -378,15 +367,15 @@
             def logic():
                 h(**d)
                 yield a
             return logic
         def f(a, b, c):
             return g(a)
         x = self.check(f, a, b, c)
-   
+
 
 
 class TestMisc(unittest.TestCase):
     def test(self):
         a, b, c = [Signal(bool()) for i in range(3)]
         c = [1]
         d = {'a':2}
@@ -398,15 +387,15 @@
                 h(a)
                 yield a
             return logic
         def f(a, b, c):
             return g(a)
         f(a, b, c)
         x = toVerilog(f, a, b, c)
-    
-        
+
+
 
 
 if __name__ == '__main__':
     unittest.main()
-    
+
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_inc_initial.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_inc_initial.py`

 * *Files 5% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -83,16 +84,16 @@
         m = 8
         n = 2 ** m
  
         count = Signal(intbv(0)[m:])
         count_v = Signal(intbv(0)[m:])
         enable, clock, reset = [Signal(bool()) for i in range(3)]
 
-        inc_initial_1 = toVerilog(top, top.func_name, count, enable, clock, reset, n=n)
-        inc_initial_v = top(top.func_name, count_v, enable, clock, reset, n=n, arch='verilog')
+        inc_initial_1 = toVerilog(top, top.__name__, count, enable, clock, reset, n=n)
+        inc_initial_v = top(top.__name__, count_v, enable, clock, reset, n=n, arch='verilog')
         clk_1 = self.clockGen(clock)
         st_1 = self.stimulus(enable, clock, reset)
         ch_1 = self.check(count, count_v, enable, clock, reset, n=n)
 
         sim = Simulation(inc_initial_1, inc_initial_v, clk_1, st_1, ch_1)
         return sim
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_bugreports.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_bugreports.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 from util import verilogCompile
 
 #############################
 # bug report (Tom Dillon)
 # conflicts in reg/wire names
@@ -31,15 +32,15 @@
     return instances()
 
 
 def test():
     x,a,b,c,d,e = [Signal(intbv(0,min=-2**(width-1),max=2**(width-1))) for i in range(6)]
 
     toVerilog(TestModule, x,a,b,c,d,e)
-    verilogCompile(TestModule.func_name)
+    verilogCompile(TestModule.__name__)
 
 test()
 
 
 ##############################
 # Bug report (Tom Dillon)
 # Conflicts in reg/wire names
@@ -74,15 +75,15 @@
 
 def test():
     width = 8
 
     x,a,b,c,d,e = [Signal(intbv(0,min=-2**(width-1),max=2**(width-1))) for i in range(6)]
 
     toVerilog(TestModule, x,a,b,c,d,e)
-    verilogCompile(TestModule.func_name)
+    verilogCompile(TestModule.__name__)
 
 test()
 
 ###################################
 # Bug report (George Pantazopoulos)
 # case variable name in embedded FSM
 ####################################
@@ -106,11 +107,11 @@
 
 def test():
     clk = Signal(bool(0))
     reset_n = Signal(bool(1))
     SOF = Signal(bool(0))
    
     toVerilog(top, SOF, clk, reset_n)
-    verilogCompile(top.func_name)
+    verilogCompile(top.__name__)
 
 test()
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_ram.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_ram.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 
 from myhdl import *
 
@@ -111,15 +112,15 @@
         din = Signal(intbv(0)[8:])
         addr = Signal(intbv(0)[7:])
         we = Signal(bool(0))
         clk = Signal(bool(0))
 
         # mem_inst = ram(dout, din, addr, we, clk, depth)
         mem_inst = toVerilog(ram, dout, din, addr, we, clk, depth)
-        mem_v_inst = ram_v(ram.func_name, dout_v, din, addr, we, clk, depth)
+        mem_v_inst = ram_v(ram.__name__, dout_v, din, addr, we, clk, depth)
 
         def stimulus():
             for i in range(depth):
                 din.next = i
                 addr.next = i
                 we.next = True
                 yield clk.negedge
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_fsm.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_fsm.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 
 from myhdl import *
 
@@ -169,15 +170,15 @@
         clk = Signal(bool(0))
         reset_n = Signal(bool(1))
         state = Signal(t_State.SEARCH)
         state_v = Signal(intbv(0)[8:])
 
         framerctrl_ref_inst = FramerCtrl_ref(SOF, state, syncFlag, clk, reset_n, t_State)
         framerctrl_inst = toVerilog(FramerCtrl, SOF, state, syncFlag, clk, reset_n, t_State)
-        framerctrl_v_inst = FramerCtrl_v(FramerCtrl.func_name,
+        framerctrl_v_inst = FramerCtrl_v(FramerCtrl.__name__,
                                          SOF_v, state_v, syncFlag, clk, reset_n)
 
         def clkgen():
             reset_n.next = 1
             yield delay(10)
             reset_n.next = 0
             yield delay(10)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_ops.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_ops.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -142,15 +143,15 @@
                            LT,
                            GT,
                            LE,
                            GE,
                            And,
                            Or,
                            left, right)
-        binops_v = binaryOps_v(binaryOps.func_name,
+        binops_v = binaryOps_v(binaryOps.__name__,
                                Bitand_v,
                                Bitor_v,
                                Bitxor_v,
                                FloorDiv_v,
                                LeftShift_v,
                                Mod_v,
                                Mul_v,
@@ -270,15 +271,15 @@
         multiops = toVerilog(multiOps,
                            Bitand,
                            Bitor,
                            Bitxor,
                            And,
                            Or,
                            argm, argn, argp)
-        multiops_v = multiOps_v(multiOps.func_name,
+        multiops_v = multiOps_v(multiOps.__name__,
                                 Bitand_v,
                                 Bitor_v,
                                 Bitxor_v,
                                 And_v,
                                 Or_v,
                                 argm, argn, argp)
 
@@ -367,15 +368,15 @@
 
         unaryops = toVerilog(unaryOps,
                              Not,
                              Invert,
                              UnaryAdd,
                              UnarySub,
                              arg)
-        unaryops_v = unaryOps_v(unaryOps.func_name,
+        unaryops_v = unaryOps_v(unaryOps.__name__,
                                 Not_v,
                                 Invert_v,
                                 UnaryAdd_v,
                                 UnarySub_v,
                                 arg)
 
         def stimulus():
@@ -510,15 +511,15 @@
                            LeftShift,
                            Mod,
                            Mul,
                            RightShift,
                            Sub,
                            Sum,
                            left, right)
-        augmops_v = augmOps_v( augmOps.func_name,
+        augmops_v = augmOps_v( augmOps.__name__,
                                Bitand_v,
                                Bitor_v,
                                Bitxor_v,
                                FloorDiv_v,
                                LeftShift_v,
                                Mod_v,
                                Mul_v,
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_hec.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_hec.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from random import randrange
 
 from myhdl import *
 
@@ -140,15 +141,15 @@
         
         hec = Signal(intbv(0)[8:])
         hec_v = Signal(intbv(0)[8:])
         header = Signal(intbv(-1)[32:])
 
         heccalc_inst = toVerilog(HecCalculator, hec, header)
         # heccalc_inst = HecCalculator(hec, header)
-        heccalc_v_inst = HecCalculator_v(HecCalculator.func_name, hec_v, header)
+        heccalc_v_inst = HecCalculator_v(HecCalculator.__name__, hec_v, header)
  
         def stimulus():
             for h in headers:
                 header.next = h
                 yield delay(10)
                 hec_ref = calculateHecRef(header)
                 # print "hec: %s hec_v: %s" % (hex(hec), hex(hec_v))
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_newcustom.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_newcustom.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -230,15 +231,15 @@
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
 
         inc_inst_ref = incRef(count, enable, clock, reset, n=n)
         inc_inst = toVerilog(incVer, count, enable, clock, reset, n=n)
         # inc_inst = inc(count, enable, clock, reset, n=n)
-        inc_inst_v = inc_v(incVer.func_name, count_v, enable, clock, reset)
+        inc_inst_v = inc_v(incVer.__name__, count_v, enable, clock, reset)
         clk_1 = self.clockGen(clock)
         st_1 = self.stimulus(enable, clock, reset)
         ch_1 = self.check(count, count_v, enable, clock, reset, n=n)
 
         sim = Simulation(inc_inst_ref, inc_inst_v, clk_1, st_1, ch_1)
         return sim
 
@@ -267,28 +268,28 @@
         m = 8
         n = 2 ** m
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
         try:
             inc_inst = toVerilog(incGen, count_v, enable, clock, reset, n=n)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
 
     def testIncErr(self):
         m = 8
         n = 2 ** m
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
         try:
             inc_inst = toVerilog(incErr, count_v, enable, clock, reset, n=n)
-        except ConversionError, e:
+        except ConversionError as e:
             pass
         else:
             self.fail()
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_edge.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_edge.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -96,15 +97,15 @@
 
         @always(clock.negedge)
         def check():
             expected = sig_Z1 and not sig_Z2
             self.assertEqual(flag, expected)
 
         edge_inst = toVerilog(edge, flag, sig, clock)
-        edge_inst_v = edge_v(edge.func_name, flag, sig, clock)
+        edge_inst_v = edge_v(edge.__name__, flag, sig, clock)
 
         return clockgen, stimulus, delayline, check, edge_inst_v
           
 
     def testEdge1(self):
         sim = Simulation(self.bench(edge1))
         sim.run(quiet=1)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_all.py` & `myhdl-0.9.0/cosimulation/icarus/test/test_all.py`

 * *Files 20% similar despite different names*

```diff
@@ -13,43 +13,35 @@
 #  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
-""" Run all myhdl toVerilog unit tests. """
+""" Run cosimulation unit tests. """
 
 
-import os
-import unittest
+import sys
+
+sys.path.append("../../test")
 
-import test_bin2gray, test_inc, test_fsm, test_ops, test_NotSupported, \
-       test_inc_initial, test_hec, test_loops, test_infer, test_errors, \
-       test_RandomScrambler, test_beh, test_GrayInc, test_misc, \
-       test_ram, test_rom, test_always_comb, test_dec, test_signed, \
-       test_edge, test_custom
-       
-
-modules = (test_bin2gray, test_inc, test_fsm, test_ops, test_NotSupported, \
-           test_inc_initial, test_hec, test_loops, test_infer, test_errors, \
-           test_RandomScrambler, test_beh, test_GrayInc, test_misc, \
-           test_ram, test_rom, test_always_comb, test_dec, test_signed, \
-           test_edge, test_custom
-           )
+import test_bin2gray, test_inc, test_dff
 
+modules = (test_inc,  )
+modules = (test_bin2gray, test_inc, test_dff )
+
+import unittest
 
 tl = unittest.defaultTestLoader
 def suite():
     alltests = unittest.TestSuite()
     for m in modules:
         alltests.addTest(tl.loadTestsFromModule(m))
     return alltests
 
 def main():
-    import test_bugreports
     unittest.main(defaultTest='suite',
                   testRunner=unittest.TextTestRunner(verbosity=2))
-
+    
 
 if __name__ == '__main__':
     main()
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_errors.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_errors.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -353,47 +354,47 @@
         sim = Simulation(err_inst, clk_1, st_1, ch_1)
         return sim
 
 
     def testInternalSignal(self):
         try:
             self.bench(internalSignal)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.TypeInfer)
         else:
             self.fail()
             
     def testMultipleDrivenSignal(self):
         try:
             self.bench(multipleDrivenSignal)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.SigMultipleDriven)
         else:
             self.fail()
             
     def testShadowingSignal(self):
         try:
             self.bench(shadowingSignal)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.ShadowingSignal)
         else:
             self.fail()
 
     def testUndefinedBitWidthSignal(self):
         try:
             self.bench(undefinedBitWidthSignal)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.UndefinedBitWidth)
         else:
             self.fail()
         
     def testFreeVarTypeError(self):
         try:
             self.bench(freeVarTypeError)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.FreeVarTypeError)
         else:
             self.fail()
         
 ##     def testNegIntbv(self):
 ##         try:
 ##             self.bench(negIntbv)
@@ -401,135 +402,135 @@
 ##             self.assertEqual(e.kind, _error.IntbvSign)
 ##         else:
 ##             self.fail()
             
     def testYield1(self):
         try:
             self.bench(yieldObject1)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.UnsupportedYield)
         else:
             self.fail()
             
     def testYield2(self):
         try:
             self.bench(yieldObject2)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
             
     def testRecursion1(self):
         try:
             self.bench(recursion1)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
             
     def testRecursion2(self):
         try:
             self.bench(recursion2)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
             
     def testFunctionNoReturnVal(self):
         try:
             self.bench(functionNoReturnVal)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
             
     def testTaskReturnVal(self):
         try:
             self.bench(taskReturnVal)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
 
     def testPrintnlToFile(self):
         try:
             self.bench(printnlToFile)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
 
     def testPrintToFile(self):
         try:
             self.bench(printToFile)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
             
     def testListComp1(self):
         try:
             self.bench(listComp1)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         else:
             self.fail()
            
     def testListComp2(self):
         try:
             self.bench(listComp2)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.UnsupportedListComp)
         else:
             self.fail()
            
     def testListComp3(self):
         try:
             self.bench(listComp3)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.UnsupportedListComp)
         else:
             self.fail()
            
     def testListComp4(self):
         try:
             self.bench(listComp4)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.UnsupportedListComp)
         else:
             self.fail()
            
     def testListComp5(self):
         try:
             self.bench(listComp5)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.UnsupportedListComp)
         else:
             self.fail()
         
     def testUndefinedBitWidthMem(self):
         try:
             self.bench(undefinedBitWidthMem)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.UndefinedBitWidth)
         else:
             self.fail()
             
     def testInconsistentTypeMem(self):
         try:
             self.bench(inconsistentTypeMem)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.InconsistentType)
         else:
             self.fail()
         
     def testInconsistentBitWidthMem(self):
         try:
             self.bench(inconsistentBitWidthMem)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.InconsistentBitWidth)
         else:
             self.fail()
             
 ##     def testListElementNotUnique(self):
 ##         try:
 ##             self.bench(listElementNotUnique)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_misc.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_misc.py`

 * *Files 5% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import unittest
 import os
 path = os.path
 from random import randrange
 
 from myhdl import *
 
@@ -53,15 +54,15 @@
     def benchBool(self, ConstWire):
         
         p = Signal(bool(0))
         q = Signal(bool(0))
         q_v = Signal(bool(0))
 
         constwire_inst = toVerilog(ConstWire, p, q)
-        constwire_v_inst = ConstWire_v(ConstWire.func_name, p, q_v)
+        constwire_v_inst = ConstWire_v(ConstWire.__name__, p, q_v)
 
         def stimulus():
             for i in range(100):
                 p.next = randrange(2)
                 yield delay(10)
                 self.assertEqual(q, q_v)
 
@@ -78,15 +79,15 @@
     def benchIntbv(self, ConstWire):
         
         p = Signal(intbv(0)[8:])
         q = Signal(intbv(0)[8:])
         q_v = Signal(intbv(0)[8:])
 
         constwire_inst = toVerilog(ConstWire, p, q)
-        constwire_v_inst = ConstWire_v(ConstWire.func_name, p, q_v)
+        constwire_v_inst = ConstWire_v(ConstWire.__name__, p, q_v)
 
         def stimulus():
             for i in range(100):
                 p.next = i
                 yield delay(10)
                 self.assertEqual(q, q_v)
                 
@@ -128,15 +129,15 @@
         a = Signal(intbv(0)[8:])
         b = Signal(intbv(0)[8:])
         c = Signal(intbv(0)[9:])
         c_v = Signal(intbv(0)[9:])
 
         ignorecode_inst = toVerilog(adder, a, b, c)
         # ignorecode_inst = adder(a, b, c)
-        ignorecode_v_inst = Ignorecode_v(adder.func_name, a, b, c_v)
+        ignorecode_v_inst = Ignorecode_v(adder.__name__, a, b, c_v)
 
         def stimulus():
             for i in range(100):
                 a.next = randrange(2**8)
                 b.next = randrange(2**8)
                 yield delay(10)
                 self.assertEqual(c, c_v)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_infer.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_infer.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from random import randrange
 
 from myhdl import *
 from myhdl import ConversionError
@@ -134,28 +135,28 @@
 
 
 class TestErrors(unittest.TestCase):
     
     def check(self, *args):
         try:
             i = toVerilog(*args)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, _error.NotSupported)
         except:
             self.fail()
         else:
             self.fail()
 
     def check(self, Infertest, err):
         a = Signal(intbv(-1)[16:])
         out_v = Signal(intbv(0)[16:])
         out = Signal(intbv(0)[16:])
         try:
             infertest_inst = toVerilog(Infertest, a, out)
-        except ConversionError, e:
+        except ConversionError as e:
             self.assertEqual(e.kind, err)
         except:
             self.fail()
         else:
             self.fail()
 
     def nocheck(self, Infertest, err=None):
@@ -291,15 +292,15 @@
         
         a = Signal(intbv()[16:])
         out_v = Signal(intbv(0)[16:])
         out = Signal(intbv(0)[16:])
 
         infertest_inst = toVerilog(Infertest, a, out)
         # infertest_inst = Infertest(hec, header)
-        infertest_v_inst = Infertest_v(Infertest.func_name, a, out_v)
+        infertest_v_inst = Infertest_v(Infertest.__name__, a, out_v)
  
         def stimulus():
             a.next = 1
             yield delay(10)
             # print "%s %s" % (out, out_v)
             self.assertEqual(out, out_v)
             raise StopSimulation
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_RandomScrambler.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_RandomScrambler.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -119,15 +120,15 @@
             
     def test(self):
         rs = toVerilog(RandomScrambler, 
                        o7, o6, o5, o4, o3, o2, o1, o0,
                        i7, i6, i5, i4, i3, i2, i1, i0
                        )
         # time.sleep(1)
-        rs_v = RandomScrambler_v(RandomScrambler.func_name,
+        rs_v = RandomScrambler_v(RandomScrambler.__name__,
                                  v7, v6, v5, v4, v3, v2, v1, v0,
                                  i7, i6, i5, i4, i3, i2, i1, i0
                                  )
         sim = Simulation(rs, self.stimulus(), rs_v)
         sim.run()
 
 if __name__ == '__main__':
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_GrayInc.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_GrayInc.py`

 * *Files 5% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from random import randrange
 
 from myhdl import *
 
@@ -71,15 +72,15 @@
             yield clock.posedge
             yield delay(1)
             # print "%d graycnt %s %s" % (now(), graycnt, graycnt_v)
             self.assertEqual(graycnt, graycnt_v)
                 
     def bench(self):
         gray_inc_reg_1 = toVerilog(GrayIncReg, graycnt, enable, clock, reset, width)
-        gray_inc_reg_v = GrayIncReg_v(GrayIncReg.func_name, graycnt_v, enable, clock, reset, width)
+        gray_inc_reg_v = GrayIncReg_v(GrayIncReg.__name__, graycnt_v, enable, clock, reset, width)
         clk_1 = self.clockGen()
         st_1 = self.stimulus()
         ch_1 = self.check()
         sim = Simulation(gray_inc_reg_1, gray_inc_reg_v, clk_1, st_1, ch_1)
         return sim
 
     def test(self):
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/util.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/util.py`

 * *Files 4% similar despite different names*

```diff
@@ -1,21 +1,22 @@
+from __future__ import absolute_import
 import os
 path = os.path
-
+import subprocess
 from myhdl import *
 
 # Icarus
 def setupCosimulationIcarus(**kwargs):
     name = kwargs['name']
     objfile = "%s.o" % name
     if path.exists(objfile):
         os.remove(objfile)
-    analyze_cmd = "iverilog -o %s %s.v tb_%s.v" % (objfile, name, name)
-    os.system(analyze_cmd)
-    simulate_cmd = "vvp -m ../../../../cosimulation/icarus/myhdl.vpi %s" % objfile
+    analyze_cmd = ['iverilog', '-o', objfile, '%s.v' %name, 'tb_%s.v' % name]
+    subprocess.call(analyze_cmd)
+    simulate_cmd = ['vvp', '-m', '../../../../cosimulation/icarus/myhdl.vpi', objfile]
     return Cosimulation(simulate_cmd, **kwargs)
 
 # cver
 def setupCosimulationCver(**kwargs):
     name = kwargs['name']
     cmd = "cver -q +loadvpi=../../../../cosimulation/cver/myhdl_vpi:vpi_compat_bootstrap " + \
           "%s.v tb_%s.v " % (name, name)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_bin2gray.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_bin2gray.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 
 from myhdl import *
 
@@ -65,15 +66,15 @@
 
         B = Signal(intbv(0)[width:])
         G = Signal(intbv(0)[width:])
         G_v = Signal(intbv(0)[width:])
 
         bin2gray_inst = toVerilog(bin2gray, B, G, width)
         # bin2gray_inst = bin2gray(B, G, width)
-        bin2gray_v_inst = bin2gray_v(bin2gray.func_name, B, G_v)
+        bin2gray_v_inst = bin2gray_v(bin2gray.__name__, B, G_v)
 
         def stimulus():
             for i in range(2**width):
                 B.next = intbv(i)
                 yield delay(10)
                 #print "B: " + bin(B, width) + "| G_v: " + bin(G_v, width)
                 #print bin(G, width)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_beh.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_beh.py`

 * *Files 8% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -78,15 +79,15 @@
         count = Signal(intbv(0)[m:])
         count_v = Signal(intbv(0)[m:])
         enable = Signal(bool(0))
         clock, reset = [Signal(bool()) for i in range(2)]
 
         beh_inst = toVerilog(beh, count, enable, clock, reset, n=n)
         # beh_inst = beh(count, enable, clock, reset, n=n)
-        beh_inst_v = beh_v(beh.func_name, count_v, enable, clock, reset)
+        beh_inst_v = beh_v(beh.__name__, count_v, enable, clock, reset)
         clk_1 = self.clockGen(clock)
         st_1 = self.stimulus(enable, clock, reset)
         ch_1 = self.check(count, count_v, enable, clock, reset, n=n)
 
         sim = Simulation(beh_inst, beh_inst_v, clk_1, st_1, ch_1)
         # sim = Simulation(beh_inst,  clk_1, st_1, ch_1)
         return sim
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_signed.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_signed.py`

 * *Files 0% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 import random
 from random import randrange
 random.seed(2)
@@ -146,15 +147,15 @@
                            LT,
                            GT,
                            LE,
                            GE,
                            And,
                            Or,
                            left, right, bit)
-        binops_v = binaryOps_v(binaryOps.func_name,
+        binops_v = binaryOps_v(binaryOps.__name__,
 ##                                Bitand_v,
 ##                                Bitor_v,
 ##                                Bitxor_v,
 ##                                FloorDiv_v,
                                LeftShift_v,
 ##                                Mod_v,
                                Mul_v,
@@ -291,15 +292,15 @@
 
         unaryops = toVerilog(unaryOps,
                              Not,
                              Invert,
                              UnaryAdd,
                              UnarySub,
                              arg)
-        unaryops_v = unaryOps_v(unaryOps.func_name,
+        unaryops_v = unaryOps_v(unaryOps.__name__,
                                 Not_v,
                                 Invert_v,
                                 UnaryAdd_v,
                                 UnarySub_v,
                                 arg)
 
         def stimulus():
@@ -444,15 +445,15 @@
                            LeftShift,
 ##                            Mod,
                            Mul,
                            RightShift,
                            Sub,
                            Sum,
                            left, right)
-        augmops_v = augmOps_v( augmOps.func_name,
+        augmops_v = augmOps_v( augmOps.__name__,
 ##                                Bitand_v,
 ##                                Bitor_v,
 ##                                Bitxor_v,
 ##                                FloorDiv_v,
                                LeftShift_v,
 ##                                Mod_v,
                                Mul_v,
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_loops.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_loops.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from random import randrange
 
 
 from myhdl import *
@@ -261,15 +262,15 @@
         
         a = Signal(intbv(-1)[16:])
         out_v = Signal(intbv(0)[16:])
         out = Signal(intbv(0)[16:])
 
         looptest_inst = toVerilog(LoopTest, a, out)
         # looptest_inst = LoopTest(hec, header)
-        looptest_v_inst = LoopTest_v(LoopTest.func_name, a, out_v)
+        looptest_v_inst = LoopTest_v(LoopTest.__name__, a, out_v)
  
         def stimulus():
             for i in range(100):
                 a.next = randrange(2**min(i, 16))
                 yield delay(10)
                 # print "%s %s" % (out, out_v)
                 self.assertEqual(out, out_v)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog/test_rom.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog/test_rom.py`

 * *Files 4% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 from unittest import TestCase
 from random import randrange
 
 from myhdl import *
@@ -67,15 +68,15 @@
         dout = Signal(intbv(0)[8:])
         dout_v = Signal(intbv(0)[8:])
         addr = Signal(intbv(1)[8:])
         clk = Signal(bool(0))
 
         # rom_inst = rom(dout, din, addr, we, clk, depth)
         rom_inst = toVerilog(rom, dout, addr, clk)
-        rom_v_inst = rom_v(rom.func_name, dout_v, addr, clk)
+        rom_v_inst = rom_v(rom.__name__, dout_v, addr, clk)
 
         def stimulus():
             for i in range(D):
                 addr.next = i
                 yield clk.negedge
                 yield clk.posedge
                 yield delay(1)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVerilog2/test_loops.py` & `myhdl-0.9.0/myhdl/test/conversion/toVerilog2/test_loops.py`

 * *Files 21% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 from random import randrange
 
 from myhdl import *
 from myhdl.conversion import verify, analyze
 from myhdl import ConversionError
@@ -36,14 +37,14 @@
 
     return stimulus, looptest_inst
       
 
 def testForLoopError1():
     try:
         analyze(LoopBench, ForLoopError1)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.Requirement
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_custom.py` & `myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_custom.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 
 import random
 from random import randrange
 random.seed(2)
 
@@ -255,23 +256,23 @@
     
 def testInc3():
     assert conversion.verify(customBench, inc3) == 0
 
 def testIncGen():
     try:
         assert conversion.verify(customBench, incGen) == 0
-    except ConversionError, e:
+    except ConversionError as e:
         pass
     else:
         assert False
         
 def testIncErr():
     try:
         assert conversion.verify(customBench, incErr) == 0
-    except ConversionError, e:
+    except ConversionError as e:
         pass
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_enum.py` & `myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_enum.py`

 * *Files 10% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 from random import randrange
 
 bitwise_op = enum('BW_AND', 'BW_ANDN', 'BW_OR', 'BW_XOR')
 
 def bitwise(a, b, op):
     r = intbv(0)[8:]
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_ops.py` & `myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_ops.py`

 * *Files 0% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import random
 from random import randrange
 random.seed(2)
 
 from myhdl import *
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_newcustom.py` & `myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_newcustom.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 
 import random
 from random import randrange
 random.seed(2)
 
@@ -255,23 +256,23 @@
     
 def testInc3():
     assert conversion.verify(customBench, inc3) == 0
 
 def testIncGen():
     try:
         assert conversion.verify(customBench, incGen) == 0
-    except ConversionError, e:
+    except ConversionError as e:
         pass
     else:
         assert False
         
 def testIncErr():
     try:
         assert conversion.verify(customBench, incErr) == 0
-    except ConversionError, e:
+    except ConversionError as e:
         pass
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_signed.py` & `myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_signed.py`

 * *Files 0% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import random
 from random import randrange
 
 from myhdl import *
 from myhdl.conversion import verify
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/toVHDL/test_loops.py` & `myhdl-0.9.0/myhdl/test/conversion/toVHDL/test_loops.py`

 * *Files 21% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 from random import randrange
 
 from myhdl import *
 from myhdl.conversion import verify, analyze
 from myhdl import ConversionError
@@ -37,14 +38,14 @@
 
     return stimulus, looptest_inst
 
 
 def testForLoopError1():
     try:
         analyze(LoopBench, ForLoopError1)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.Requirement
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_adapter.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_adapter.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def adapter(o_err, i_err, o_spec, i_spec):
 
     nomatch = Signal(bool(0))
     other = Signal(bool(0))
 
@@ -51,15 +52,15 @@
         for i in range(N):
             i_err.next = i
             yield delay(10)
             assert o_err[0] == 0
             assert o_err[1] == (i_err[2] | i_err[3] | i_err[4] | i_err[5])
             assert o_err[2] == i_err[1]
             assert o_err[3] == i_err[0]
-            print o_err
+            print(o_err)
 
     return dut, stimulus
 
 def test_adapter():
     assert conversion.verify(bench_adapter) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_inc.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_inc.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import sys
 import os
 path = os.path
 import random
 from random import randrange
 random.seed(2)
 
@@ -152,15 +153,15 @@
         reset.next = 0
         enable.next = 1
         yield clock.negedge
         reset.next = 1
         yield clock.negedge
         while True:
             yield clock.negedge
-            print count
+            print(count)
 
     return inc_inst, clockgen, monitor
 
 
 def test_incReg():  
     assert verify(IncBench, incRef) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_dec.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_dec.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import random
 from random import randrange
 random.seed(2)
 
 from myhdl import *
@@ -161,19 +162,19 @@
             yield clock.negedge
         raise StopSimulation
 
     @instance
     def check():
         yield reset.negedge
         yield reset.posedge
-        print count
+        print(count)
         while 1:
             yield clock.posedge
             yield delay(1)
-            print count
+            print(count)
 
     dec_inst = dec(count, enable, clock, reset, n=n)
 
     return dec_inst, clockGen, stimulus, check
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_constants.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_constants.py`

 * *Files 9% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def constants(v, u, x, y, z, a):
 
     b = Signal(bool(0))
     c = Signal(bool(1))
     d = Signal(intbv(5)[8:])
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_ShadowSignal.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_ShadowSignal.py`

 * *Files 24% similar despite different names*

```diff
@@ -1,70 +1,109 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def bench_SliceSignal():
-    
+
     s = Signal(intbv(0)[8:])
     a, b, c = s(7), s(5), s(0)
     d, e, f, g = s(8,5), s(6,3), s(8,0), s(4,3)
-    N = len(s) 
+    N = len(s)
 
     @instance
     def check():
         for i in range(N):
             s.next = i
             yield delay(10)
-            print int(a)
-            print int(b)
-            print int(c)
-            print d
-            print e
-            print f
-            print g
+            print(int(a))
+            print(int(b))
+            print(int(c))
+            print(d)
+            print(e)
+            print(f)
+            print(g)
 
     return check
 
 
 def test_SliceSignal():
     assert conversion.verify(bench_SliceSignal) == 0
 
 
 def bench_ConcatSignal():
-    
+
     a = Signal(intbv(0)[5:])
     b = Signal(bool(0))
     c = Signal(intbv(0)[3:])
     d = Signal(intbv(0)[4:])
-    
+
     s = ConcatSignal(a, b, c, d)
 
-    I = 2**len(a)
-    J = 2**len(b)
-    K = 2**len(c)
-    M = 2**len(d)
+    I_max = 2**len(a)
+    J_max = 2**len(b)
+    K_max = 2**len(c)
+    M_max = 2**len(d)
     @instance
     def check():
-        for i in range(I):
-            for j in range(J):
-                for k in range(K):
-                    for m in range(M):
+        for i in range(I_max):
+            for j in range(J_max):
+                for k in range(K_max):
+                    for m in range(M_max):
                         a.next = i
                         b.next = j
                         c.next = k
                         d.next = m
                         yield delay(10)
-                        print s
+                        print(s)
 
     return check
 
-
 def test_ConcatSignal():
     assert conversion.verify(bench_ConcatSignal) == 0
 
+def bench_ConcatSignalWithConsts():
+
+    a = Signal(intbv(0)[5:])
+    b = Signal(bool(0))
+    c = Signal(intbv(0)[3:])
+    d = Signal(intbv(0)[4:])
+    e = Signal(intbv(0)[1:])
+
+    c1 = "10"
+    c2 = intbv(3)[3:]
+    c3 = '0'
+    c4 = bool(1)
+    c5 = intbv(42)[8:]  # with leading zeroes
+
+    s = ConcatSignal(c1, a, c2, b, c3, c, c4, d, c5, e)
+
+    I_max = 2**len(a)
+    J_max = 2**len(b)
+    K_max = 2**len(c)
+    M_max = 2**len(d)
+    @instance
+    def check():
+        for i in range(I_max):
+            for j in range(J_max):
+                for k in range(K_max):
+                    for m in range(M_max):
+                        for n in range(2**len(e)):
+                            a.next = i
+                            b.next = j
+                            c.next = k
+                            d.next = m
+                            e.next = n
+                            yield delay(10)
+                            print(s)
+
+    return check
 
 
+def test_ConcatSignalWithConsts():
+    assert conversion.verify(bench_ConcatSignalWithConsts) == 0
+
 
 def bench_TristateSignal():
     s = TristateSignal(intbv(0)[8:])
     a = s.driver()
     b = s.driver()
     c = s.driver()
 
@@ -73,41 +112,41 @@
         a.next = None
         b.next = None
         c.next = None
         yield delay(10)
         #print s
         a.next = 1
         yield delay(10)
-        print s
+        print(s)
         a.next = None
         b.next = 122
         yield delay(10)
-        print s
+        print(s)
         b.next = None
         c.next = 233
         yield delay(10)
-        print s
+        print(s)
         c.next = None
         yield delay(10)
         #print s
-    
+
     return check
 
 
 def test_TristateSignal():
     assert conversion.verify(bench_TristateSignal) == 0
 
 
 
 def permute(x, a, mapping):
 
     p = [a(m) for m in mapping]
-    
+
     q = ConcatSignal(*p)
-    
+
     @always_comb
     def assign():
         x.next = q
 
     return assign
 
 
@@ -124,15 +163,15 @@
         dut = permute(x, a, mapping)
 
     @instance
     def stimulus():
         for i in range(2**len(a)):
             a.next = i
             yield delay(10)
-            print x, a
+            print("%d %d" % (x, a))
             assert x[2] == a[0]
             assert x[1] == a[2]
             assert x[0] == a[1]
         raise StopSimulation()
 
     return dut, stimulus
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_ram.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_ram.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 
 from myhdl import *
 
 def ram1(dout, din, addr, we, clk, depth=128):
@@ -112,15 +113,15 @@
             yield clk.negedge
         we.next = False
         for i in range(depth):
             addr.next = i
             yield clk.posedge
             yield delay(1)
             assert dout == i
-            print dout
+            print(dout)
         raise StopSimulation()
 
     @instance
     def clkgen():
         clk.next = 1
         while True:
             yield delay(10)
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_fsm.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_fsm.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 
 from myhdl import *
 from myhdl.conversion import verify
 
 # SEARCH, CONFIRM, SYNC = range(3)
@@ -97,15 +98,15 @@
         raise StopSimulation
 
     @instance
     def check():
         yield clk.posedge
         while True:
             yield clk.negedge
-            print "negedge"
+            print("negedge")
             # in the end, this should work
             # print state
 
     return framerctrl_inst,  clkgen, stimulus, check
 
 
 def test():
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_listofsigs.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_listofsigs.py`

 * *Files 4% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 from myhdl import ConversionError
 from myhdl.conversion._misc import _error
 
 N = 8
 M= 2**N
 
@@ -27,15 +28,15 @@
 
     @instance
     def stimulus():
         for i in range(M):
             a.next = i
             yield delay(10)
             assert z == a
-            print a
+            print(a)
         raise StopSimulation
 
     return extract, assemble, stimulus
 
 # test
 
 def test_intbv2list():
@@ -181,15 +182,15 @@
     @instance
     def stimulus():
         for i in range(M):
             yield delay(10)
             a.next = i
             yield delay(10)
             assert z == ~a
-            print z
+            print(z)
         raise StopSimulation
 
     return case_inst, stimulus
 
 
 # functional tests
     
@@ -220,15 +221,15 @@
         z.next = a[1] + a[2]
 
     @instance
     def stimulus():
         a[0].next = 2
         a[1].next = 5
         yield delay(10)
-        print z
+        print(z)
 
     return logic, stimulus
 
 
 def test_unsigned():
     conversion.verify(unsigned)
         
@@ -242,15 +243,15 @@
         z.next = a[1] + a[2]
 
     @instance
     def stimulus():
         a[0].next = 2
         a[1].next = -5
         yield delay(10)
-        print z
+        print(z)
 
     return logic, stimulus
 
 
 def test_signed():
     conversion.verify(signed)
         
@@ -265,15 +266,15 @@
         z.next = a[1] + b[2]
 
     @instance
     def stimulus():
         a[0].next = -6
         b[2].next = 15
         yield delay(10)
-        print z
+        print(z)
 
     return logic, stimulus
 
 
 def test_mixed():
     conversion.verify(mixed)
         
@@ -294,15 +295,15 @@
 
 
 def test_portInList():
     z, a, b = [Signal(intbv(0)[8:]) for i in range(3)]
 
     try:
         inst = conversion.analyze(portInList, z, a, b)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.PortInList
     else:
         assert False
        
     
 # signal in multiple lists
 
@@ -319,15 +320,15 @@
 
     return logic
 
 def test_sigInMultipleLists():
 
     try:
         inst = conversion.analyze(sigInMultipleLists)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.SignalInMultipleLists
     else:
         assert False
 
 # list of signals as port
        
 def my_register(clk, inp, outp):
@@ -340,15 +341,15 @@
 def test_listAsPort():
     count = 3
     clk = Signal(False)
     inp = [Signal(intbv(0)[8:0]) for index in range(count)]
     outp = [Signal(intbv(0)[8:0]) for index in range(count)]
     try:
         inst = conversion.analyze(my_register, clk, inp, outp)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.ListAsPort
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_print.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_print.py`

 * *Files 9% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 from myhdl import ConversionError
 from myhdl.conversion._misc import _error
 
 t_State = enum("START", "RUN", "STOP")
 
 def PrintBench():
@@ -16,137 +17,137 @@
         b = bool(1)
         state = t_State.START
         i1[:] = 10
         si1.next = 11
         i2[:] = -7
         si2.next = -5
         yield delay(10)
-        print
-        print i1
-        print i2
-        print i1, i2
-        print si1
-        print si2
+        print('')
+        print(i1)
+        print(i2)
+        print("%d %d" % (i1, i2))
+        print(si1)
+        print(si2)
         
         yield delay(10)
-        print "This is a test"
+        print("This is a test")
         
         yield delay(10)
-        print int(b)
-        print int(sb)
+        print(int(b))
+        print(int(sb))
         
         yield delay(10)
-        print "i1 is %s" % i1
+        print("i1 is %s" % i1)
         
         yield delay(10)
-        print "i1 is %s, i2 is %s" % (i1, i2)
-        print "i1 %s i2 %s b %s si1 %s si2 %s" % (i1, i2, b, si1, si2)
-        print "i1 %d i2 %d b %d si1 %d si2 %d" % (i1, i2, b, si1, si2)
-        print b
+        print("i1 is %s, i2 is %s" % (i1, i2))
+        print("i1 %s i2 %s b %s si1 %s si2 %s" % (i1, i2, b, si1, si2))
+        print("i1 %d i2 %d b %d si1 %d si2 %d" % (i1, i2, b, si1, si2))
+        print(b)
         #print "%% %s" % i1
         
         yield delay(10)       
-        print state
-        print "the state is %s" % state
-        print "the state is %s" % (state,)
-        print "i1 is %s and the state is %s" % (i1, state)
+        print(state)
+        print("the state is %s" % state)
+        print("the state is %s" % (state,))
+        print("i1 is %s and the state is %s" % (i1, state))
 
         # ord test
         yield delay(10)
-        print ord('y')
-        print ord('2')
+        print(ord('y'))
+        print(ord('2'))
 
         # signed
         yield delay(10)
-        print i1.signed()
-        print i2.signed()
-        print si1.signed()
-        print si2.signed()
+        print(i1.signed())
+        print(i2.signed())
+        print(si1.signed())
+        print(si2.signed())
 
     return logic
 
 def testPrint():
     assert conversion.verify(PrintBench) == 0
 
 
 # format string errors and unsupported features
 
 def PrintError1():
      @instance
      def logic():
          i1 = intbv(12)[8:]
          yield delay(10)
-         print "floating point %f end" % i1
+         print("floating point %f end" % i1)
      return logic
 
 def testPrintError1():
     try:
         conversion.verify(PrintError1)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.UnsupportedFormatString
     else:
         assert False
         
 def PrintError2():
      @instance
      def logic():
          i1 = intbv(12)[8:]
          yield delay(10)
-         print "begin %s %s end" % i1
+         print("begin %s %s end" % i1)
      return logic
 
 def testPrintError2():
     try:
         conversion.verify(PrintError2)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.FormatString
     else:
         assert False
        
 def PrintError3():
      @instance
      def logic():
          i1 = intbv(12)[8:]
          i2 = intbv(13)[8:]
          yield delay(10)
-         print "begin %s end" % (i1, i2)
+         print("begin %s end" % (i1, i2))
      return logic
 
 def testPrintError3():
     try:
         conversion.verify(PrintError3)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.FormatString
     else:
         assert False
        
 def PrintError4():
      @instance
      def logic():
          i1 = intbv(12)[8:]
          yield delay(10)
-         print "%10s" % i1
+         print("%10s" % i1)
      return logic
 
 def testPrintError4():
     try:
         conversion.verify(PrintError4)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.UnsupportedFormatString
     else:
         assert False
         
 def PrintError5():
      @instance
      def logic():
          i1 = intbv(12)[8:]
          yield delay(10)
-         print "%-10s" % i1
+         print("%-10s" % i1)
      return logic
 
 def testPrintError5():
     try:
         conversion.verify(PrintError5)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.UnsupportedFormatString
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_toplevel_method.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_toplevel_method.py`

 * *Files 1% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import sys
 from myhdl import *
 from myhdl import ConversionError
 from myhdl.conversion._misc import _error
 from myhdl.conversion import analyze
 
 class HdlObj(object):
@@ -116,14 +117,14 @@
     clk = Signal(False)
     srst = Signal(False)
     x = Signal(intbv(0, min=0, max=16))
     y = Signal(intbv(0, min=0, max=16))
     hdlobj_inst = HdlObjNotSelf()
     try:
         analyze(hdlobj_inst.method_func, clk, x, srst, y)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.NotSupported
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_hec.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_hec.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 from random import randrange
 
 from myhdl import *
 from myhdl.conversion import verify
 
@@ -112,17 +113,17 @@
          
         
 def HecCalculator_v(name, hec, header):
     return setupCosimulation(**locals())
 
 
 
-headers = [ 0x00000000L,
-            0x01234567L,
-            0xbac6f4caL
+headers = [ 0x00000000,
+            0x01234567,
+            0xbac6f4ca
           ]
 
 headers.extend([randrange(2**32-1) for i in range(10)])
 headers = tuple(headers)
 
 
 def HecBench(HecCalculator):
@@ -134,15 +135,15 @@
     heccalc_inst = HecCalculator(hec, header)
 
     @instance
     def stimulus():
         for i in range(len(headers)):
             header.next = headers[i]
             yield delay(10)
-            print hec
+            print(hec)
 
     return stimulus, heccalc_inst
 
 ## def testPlain(self):
 ##     sim = self.bench(HecCalculatorPlain)
 ##     Simulation(sim).run()
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_ternary.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_ternary.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 import unittest
 
 from myhdl import *
 
 def ternary1(dout, clk, rst):
@@ -50,24 +51,24 @@
         yield delay(10)
         rst.next = 1
         yield delay(10)
         for i in range(1000):
             clk.next = 1
             yield delay(10)
             assert dout == (i + 1) % 128
-            print dout
+            print(dout)
             clk.next = 0
             yield delay(10)
 
         raise StopSimulation()
 
     return stimulus, ternary_inst
 
 
 
-
-def test_ternary1():
-    assert conversion.verify(TernaryBench, ternary1) == 0
+# uncomment when we have a VHDL-2008 compliant simulator
+# def test_ternary1():
+#     assert conversion.verify(TernaryBench, ternary1) == 0
 
 def test_ternary2():
     assert conversion.verify(TernaryBench, ternary2) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_errors.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_errors.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 from myhdl import ConversionError
 from myhdl.conversion._misc import _error
 from myhdl.conversion import verify
 
 
 def sigAugmAssignUnsupported(z, a):
@@ -11,15 +12,15 @@
     return logic
 
 def test_SigAugmAssignUnsupported():
     z = Signal(intbv(0)[8:])
     a = Signal(intbv(0)[8:])
     try:
         verify(sigAugmAssignUnsupported, z, a)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.NotSupported
     else:
         assert False
         
 def modbvRange(z, a, b):
     @always(a, b)
     def logic():
@@ -30,15 +31,15 @@
 
 def test_modbvRange():
     z = Signal(intbv(0)[8:])
     a = Signal(intbv(0)[4:])
     b = Signal(intbv(0)[4:])
     try:
         verify(modbvRange, z, a, b)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.ModbvRange
     else:
         assert False
         
 def modbvSigRange(z, a, b):
     @always(a, b)
     def logic():
@@ -47,15 +48,15 @@
 
 def test_modbvSigRange():
     z = Signal(modbv(0, min=0, max=42))
     a = Signal(intbv(0)[4:])
     b = Signal(intbv(0)[4:])
     try:
         verify(modbvSigRange, z, a, b)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.ModbvRange
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_nonlocal.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_nonlocal.py`

 * *Files 5% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 
 from myhdl import *
 
 
 def NonlocalBench():
@@ -35,27 +36,27 @@
     @instance
     def stimulus():
         reset.next = 0
         init.next = 0
         yield clk.negedge
         reset.next = 1
         yield clk.negedge
-        print qout
+        print(qout)
         assert qout == ONE
         reset.next = 0
         for i in range(100):
             yield clk.negedge
-            print qout
+            print(qout)
         init.next = 1
         yield clk.negedge
         assert qout == ALL_ONES
-        print qout
+        print(qout)
         init.next = 0
         for i in range(300):
-            print qout
+            print(qout)
         raise StopSimulation()
         
     return scrambler, clkgen, stimulus
 
 
 
 def test_nonlocal():
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_intbv_signed.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_intbv_signed.py`

 * *Files 2% similar despite different names*

```diff
@@ -15,14 +15,15 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the intbv.signed() unit tests. """
+from __future__ import absolute_import
 
 from myhdl import *
 
 
 def PlainIntbv():
     '''Test a plain intbv instance with .signed() 
 
@@ -46,15 +47,15 @@
     # value of the intbv instance as unsigned and return the 2's
     # complement value of the bits as specified by _nrbits.
     #
 
     @instance
     def logic():
 
-        print "Plain Instance Test"
+        print("Plain Instance Test")
 
         yield delay(10)
         # intbv with positive range, pos number, and msb not set, return signed()
         # Expect the number to be returned
         a1 = intbv(0x3b, min=0, max=0x7c)
         b = a1.signed()
         assert b == 0x3b
@@ -203,15 +204,15 @@
     min=0 and max > min, which will result in an intbv instance that
     will be considered unsigned by the intbv.signed() function.
     '''
     @instance
     def logic():
         b = intbv(4, min=-8, max=8)
         a = intbv(4, min=-8, max=8)
-        print "SLicedSigned test"
+        print("SLicedSigned test")
         yield delay(10)
         b[:] = a[4:]
         assert b == 4
         b[:] = a[4:].signed()
         assert b == 4 # msb is not set with a 4 bit slice
 
         b[:] = a[3:]
@@ -223,15 +224,15 @@
 
 
 def SignedConcat():
     '''Test the .signed() function with the concatenate function'''
 
     @instance
     def logic():
-        print "Signed Concat test"
+        print("Signed Concat test")
         yield delay(10)
         
         # concat 3 bits
         # Expect the signed function to return a negative value
         a = intbv(0)[3:]
         a[:] = concat(True, True, True)
         assert a == 7
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_bin2gray.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_bin2gray.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 
 from myhdl import *
 from myhdl.conversion import verify
 
 def bin2gray2(B, G, width):
@@ -55,15 +56,15 @@
     def stimulus():
         for i in range(n):
             B.next = i
             yield delay(10)
             #print "B: " + bin(B, width) + "| G_v: " + bin(G_v, width)
             #print bin(G, width)
             #print bin(G_v, width)
-            print "%d" % G
+            print("%d" % G)
 
 
     return stimulus, bin2gray_inst
 
 
 def test1():
     assert verify(bin2grayBench, width=8, bin2gray=bin2gray) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_case.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_case.py`

 * *Files 15% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def map_case4(z, a):
 
     @always_comb
     def logic():
         if a == 0:
@@ -65,15 +66,15 @@
     inst = map_case(z, a)
 
     @instance
     def stimulus():
         for i in range(N):
             a.next = i
             yield delay(10)
-            print z
+            print(z)
 
     return stimulus, inst
 
 
 def test_case4():
     assert conversion.verify(bench_case, map_case4, 4) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_loops.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_loops.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 from random import randrange
 
 
 from myhdl import *
 from myhdl.conversion import verify, analyze
@@ -286,15 +287,15 @@
     data = tuple([randrange(2**min(i, 16)) for i in range(100)])
 
     @instance
     def stimulus():
         for i in range(100):
             a.next = data[i]
             yield delay(10)
-            print z
+            print(z)
 
     return stimulus, looptest_inst
 
 
 
 def testForLoop1():
     assert verify(LoopBench, ForLoop1) == 0
@@ -340,22 +341,22 @@
 
 def testWhileBreakContinueLoop():
     assert verify(LoopBench, WhileBreakContinueLoop) == 0
 
 def testForLoopError1():
     try:
         analyze(LoopBench, ForLoopError1)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.Requirement
     else:
         assert False
     
 def testForLoopError2():
     try:
         analyze(LoopBench, ForLoopError2)
-    except ConversionError, e:
+    except ConversionError as e:
         assert e.kind == _error.Requirement
     else:
         assert False
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_method.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_method.py`

 * *Files 6% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import sys
 from myhdl import *
 from myhdl.conversion import verify
 
 class HdlObj(object):
     def __init__(self):
         pass
@@ -101,15 +102,15 @@
     elif hObj == HdlObjAttrSimple:
         hdlobj_inst = hObj()
         hdl_inst = hdlobj_inst.method_func(clk, srst, x, y)
     elif hObj == HdlObj or hObj == HdlObjObj:
         hdlobj_inst = hObj()
         hdl_inst = hdlobj_inst.method_func(clk, srst, x, y)
     else:
-        raise StandardError, "Incorrect hOjb %s" % (type(hObj), str(hObj))
+        raise StandardError("Incorrect hOjb %s" % (type(hObj), str(hObj)))
 
 
     @instance
     def tb_clkgen():
         clk.next = False
         srst.next = False
         yield delay(10)
@@ -131,15 +132,15 @@
         assert len(xtable) == len(ytable)
         for ii in range(len(xtable)):
             nx = xtable[ii]
             ny = ytable[ii]
             x.next = nx
             yield clk.posedge
             yield clk.posedge
-            print "x %d y %d" % (x, y)
+            print("x %d y %d" % (x, y))
             assert x == nx
             assert y == ny
         raise StopSimulation
 
     return hdl_inst, tb_clkgen, tb_stimulus
```

### Comparing `myhdl-0.8.1/myhdl/test/conversion/general/test_rom.py` & `myhdl-0.9.0/myhdl/test/conversion/general/test_rom.py`

 * *Files 4% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import os
 path = os.path
 from random import randrange
 
 from myhdl import *
 
 D = 256
@@ -68,15 +69,15 @@
         for i in range(D):
             addr.next = i
             yield clk.negedge
             yield clk.posedge
             yield delay(1)
             if __debug__:
                 assert dout == ROM[i]
-            print dout
+            print(dout)
         raise StopSimulation()
 
     @instance
     def clkgen():
         clk.next = 1
         while 1:
             yield delay(10)
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_Signal.py` & `myhdl-0.9.0/myhdl/test/core/test_Signal.py`

 * *Files 10% similar despite different names*

```diff
@@ -14,142 +14,122 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for Signal """
+from __future__ import absolute_import
 
-
+import copy
 import operator
 import random
-from random import randrange
-random.seed(1) # random, but deterministic
 import sys
-maxint = sys.maxint
-import types
-import copy
+from random import randrange
 
-import unittest
-from unittest import TestCase
+import pytest
 
+from myhdl import Signal, intbv
+from myhdl._compat import long
 from myhdl._simulator import _siglist
-from myhdl import intbv, Signal
 
-        
-class SigTest(TestCase):
+random.seed(1)  # random, but deterministic
+maxint = sys.maxsize
 
-    def setUp(self):
-        self.vals   = [0, 0, 1, 1, 1, 2, 3, 5, intbv(0), intbv(1), intbv(2)]  
+
+class TestSig:
+
+    def setup_method(self, method):
+        self.vals   = [0, 0, 1, 1, 1, 2, 3, 5, intbv(0), intbv(1), intbv(2)]
         self.nexts  = [0, 1, 1, 0, 1, 0, 4, 5, intbv(1), intbv(0), intbv(0)]
         self.vals  += [intbv(0), intbv(1), intbv(0), intbv(1), 2           ]
         self.nexts += [intbv(0), intbv(1), 1       , 0       , intbv(3)    ]
         self.vals  += [ [1,2,3], (1,2,3), {1:1, 2:2}, (0, [2, 3], (1, 2))  ]
         self.nexts += [ [4,5,6], (4,5,5), {3:3, 4:4}, (1, (0, 1), [2, 3])  ]
         self.vals  += [bool(0), bool(1), bool(0), bool(1), bool(0), bool(1)]
         self.nexts += [bool(0), bool(1), bool(1), bool(0), 1      , 0      ]
         self.sigs = [Signal(i) for i in self.vals]
-        
+
         self.incompatibleVals  = [ [3, 4], (1, 2),  3 , intbv(0), [1]      ]
         self.incompatibleNexts = [ 4     , 3     , "3", (0)     , intbv(1) ]
         self.incompatibleSigs = [Signal(i) for i in self.incompatibleVals]
-        
+
         self.eventWaiters = [object() for i in range(3)]
         self.posedgeWaiters = [object() for i in range(5)]
         self.negedgeWaiters = [object() for i in range(7)]
 
-        
     def testValAttrReadOnly(self):
         """ val attribute should not be writable"""
         s1 = Signal(1)
-        try:
+        with pytest.raises(AttributeError):
             s1.val = 1
-        except AttributeError:
-            pass
-        else:
-            self.fail()
 
     def testDrivenAttrValue(self):
         """ driven attribute only accepts value 'reg' or 'wire' """
         s1 = Signal(1)
-        try:
+        with pytest.raises(ValueError):
             s1.driven = "signal"
-        except ValueError:
-            pass
-        else:
-            self.fail()
-        
+
     def testPosedgeAttrReadOnly(self):
         """ posedge attribute should not be writable"""
         s1 = Signal(1)
-        try:
+        with pytest.raises(AttributeError):
             s1.posedge = 1
-        except AttributeError:
-            pass
-        else:
-            self.fail()
-            
+
     def testNegedgeAttrReadOnly(self):
         """ negedge attribute should not be writable"""
         s1 = Signal(1)
-        try:
+        with pytest.raises(AttributeError):
             s1.negedge = 1
-        except AttributeError:
-            pass
-        else:
-            self.fail()
 
     def testInitDefault(self):
         """ initial value is None by default """
         s1 = Signal()
-        self.assertEqual(s1, None)
+        assert s1 == None
 
     def testInitialization(self):
         """ initial val and next should be equal """
         for s in self.sigs:
-            self.assertEqual(s.val, s.next)
+            assert s.val == s.next
 
     def testUpdate(self):
         """ _update() should assign next into val """
         for s, n in zip(self.sigs, self.nexts):
             cur = copy.copy(s.val)
             s.next = n
             # assigning to next should not change current value ...
-            self.assert_(s.val == cur)
+            assert s.val == cur
             s._update()
-            self.assert_(s.val == n)
+            assert s.val == n
 
     def testNextType(self):
         """ sig.next = n should fail on access if type(n) incompatible """
         i = 0
         for s in (self.sigs + self.incompatibleSigs):
             for n in (self.vals + self.incompatibleVals):
-                self.assert_(isinstance(s.val, s._type))
+                assert isinstance(s.val, s._type)
                 if isinstance(s.val, (int, long, intbv)):
                     t = (int, long, intbv)
                 else:
                     t = s._type
                 if not isinstance(n, t):
                     i += 1
-                    try:
+                    with pytest.raises((TypeError, ValueError)):
                         oldval = s.val
                         s.next = n
-                    except (TypeError, ValueError):
-                        pass
-                    else:
-                        self.fail()
-        self.assert_(i >= len(self.incompatibleSigs), "Nothing tested %s" %i)
+
+        assert i >= len(self.incompatibleSigs), "Nothing tested %s" %i
 
     def testAfterUpdate(self):
         """ updated val and next should be equal but not identical """
         for s, n in zip(self.sigs, self.nexts):
             s.next = n
             s._update()
-            self.assertEqual(s.val, s.next)
-            
+            assert s.val == s.next
+
     def testModify(self):
         """ Modifying mutable next should be on a copy """
         for s in self.sigs:
             mutable = 0
             try:
                 hash(s.val)
             except TypeError:
@@ -157,103 +137,97 @@
             if not mutable:
                 continue
             if type(s.val) is list:
                 s.next.append(1)
             elif type(s.val) is dict:
                 s.next[3] = 5
             else:
-                s.next # plain read access
-            self.assert_(s.val is not s.next, `s.val`)
+                s.next  # plain read access
+            assert s.val is not s.next, repr(s.val)
 
     def testUpdatePosedge(self):
         """ update on posedge should return event and posedge waiters """
         s1 = Signal(1)
         s1.next = 0
         s1._update()
         s1.next = 1
         s1._eventWaiters = self.eventWaiters[:]
         s1._posedgeWaiters = self.posedgeWaiters[:]
         s1._negedgeWaiters = self.negedgeWaiters[:]
         waiters = s1._update()
         expected = self.eventWaiters + self.posedgeWaiters
-        waiters.sort()
-        expected.sort()
-        self.assertEqual(waiters, expected)
-        self.assertEqual(s1._eventWaiters, [])
-        self.assertEqual(s1._posedgeWaiters, [])
-        self.assertEqual(s1._negedgeWaiters, self.negedgeWaiters)
-            
+        assert set(waiters) == set(expected)
+        assert s1._eventWaiters == []
+        assert s1._posedgeWaiters == []
+        assert s1._negedgeWaiters == self.negedgeWaiters
+
     def testUpdateNegedge(self):
         """ update on negedge should return event and negedge waiters """
         s1 = Signal(1)
         s1.next = 1
         s1._update()
         s1.next = 0
         s1._eventWaiters = self.eventWaiters[:]
         s1._posedgeWaiters = self.posedgeWaiters[:]
         s1._negedgeWaiters = self.negedgeWaiters[:]
         waiters = s1._update()
         expected = self.eventWaiters + self.negedgeWaiters
-        waiters.sort()
-        expected.sort()
-        self.assertEqual(waiters, expected)
-        self.assertEqual(s1._eventWaiters, [])
-        self.assertEqual(s1._posedgeWaiters, self.posedgeWaiters)
-        self.assertEqual(s1._negedgeWaiters, [])
+        assert set(waiters) == set(expected)
+        assert s1._eventWaiters == []
+        assert s1._posedgeWaiters == self.posedgeWaiters
+        assert s1._negedgeWaiters == []
 
     def testUpdateEvent(self):
         """ update on non-edge event should return event waiters """
         s1 = Signal(1)
         s1.next = 4
         s1._update()
         s1.next = 5
         s1._eventWaiters = self.eventWaiters[:]
         s1._posedgeWaiters = self.posedgeWaiters[:]
         s1._negedgeWaiters = self.negedgeWaiters[:]
         waiters = s1._update()
         expected = self.eventWaiters
-        waiters.sort()
-        expected.sort()
-        self.assertEqual(waiters, expected)
-        self.assertEqual(s1._eventWaiters, [])
-        self.assertEqual(s1._posedgeWaiters, self.posedgeWaiters)
-        self.assertEqual(s1._negedgeWaiters, self.negedgeWaiters)
-        
+        assert set(waiters) == set(expected)
+        assert s1._eventWaiters == []
+        assert s1._posedgeWaiters == self.posedgeWaiters
+        assert s1._negedgeWaiters == self.negedgeWaiters
+
     def testUpdateNoEvent(self):
         """ update without value change should not return event waiters """
         s1 = Signal(1)
         s1.next = 4
         s1._update()
         s1.next = 4
         s1._eventWaiters = self.eventWaiters[:]
         s1._posedgeWaiters = self.posedgeWaiters[:]
         s1._negedgeWaiters = self.negedgeWaiters[:]
         waiters = s1._update()
-        self.assertEqual(waiters, [])
-        self.assertEqual(s1._eventWaiters, self.eventWaiters)
-        self.assertEqual(s1._posedgeWaiters, self.posedgeWaiters)
-        self.assertEqual(s1._negedgeWaiters, self.negedgeWaiters)
-    
+        assert waiters == []
+        assert s1._eventWaiters == self.eventWaiters
+        assert s1._posedgeWaiters == self.posedgeWaiters
+        assert s1._negedgeWaiters == self.negedgeWaiters
+
     def testNextAccess(self):
         """ each next attribute access puts a sig in a global siglist """
         del _siglist[:]
         s = [None] * 4
         for i in range(len(s)):
             s[i] = Signal(i)
-        s[1].next # read access
+        s[1].next  # read access
         s[2].next = 1
         s[2].next
         s[3].next = 0
         s[3].next = 1
         s[3].next = 3
         for i in range(len(s)):
-            self.assertEqual(_siglist.count(s[i]), i)
-            
-    
-class TestSignalAsNum(TestCase):
+            assert _siglist.count(s[i]) == i
+
+
+class TestSignalAsNum:
 
     def seqSetup(self, imin, imax, jmin=0, jmax=None):
         seqi = [imin, imin,   12, 34]
         seqj = [jmin, 12  , jmin, 34]
         if not imax and not jmax:
             l = 2222222222222222222222222222
             seqi.append(l)
@@ -279,212 +253,210 @@
                 j = randrange(maxint) + randrange(maxint)
             else:
                 j = randrange(jmin, jmax)
             seqi.append(i)
             seqj.append(j)
         self.seqi = seqi
         self.seqj = seqj
-        
+
     def binaryCheck(self, op, imin=0, imax=None, jmin=0, jmax=None):
         self.seqSetup(imin=imin, imax=imax, jmin=jmin, jmax=jmax)
         for i, j in zip(self.seqi, self.seqj):
             bi = Signal(long(i))
             bj = Signal(long(j))
             ref = op(long(i), j)
             r1 = op(bi, j)
             r2 = op(long(i), bj)
             r3 = op(bi, bj)
-            self.assertEqual(type(r1), type(ref))
-            self.assertEqual(type(r2), type(ref))
-            self.assertEqual(type(r3), type(ref))
-            self.assertEqual(r1, ref)
-            self.assertEqual(r2, ref)
-            self.assertEqual(r3, ref)
+            assert type(r1) == type(ref)
+            assert type(r2) == type(ref)
+            assert type(r3) == type(ref)
+            assert r1 == ref
+            assert r2 == ref
+            assert r3 == ref
 
     def augmentedAssignCheck(self, op, imin=0, imax=None, jmin=0, jmax=None):
         self.seqSetup(imin=imin, imax=imax, jmin=jmin, jmax=jmax)
         for i, j in zip(self.seqi, self.seqj):
             bj = Signal(j)
             ref = long(i)
-            exec("ref %s j" % op)
+            ref = op(ref, j)
             r1 = bi1 = Signal(i)
-            try:
-                exec("r1 %s j" % op)
-            except TypeError:
-                pass
-            else:
-                self.fail()
+            with pytest.raises(TypeError):
+                r1 = op(r1, j)
+
             r2 = long(i)
-            exec("r2 %s bj" % op)
+            r2 = op(r2, bj)
             r3 = bi3 = Signal(i)
-            try:
-                exec("r3 %s bj" % op)
-            except TypeError:
-                pass
-            else:
-                self.fail()
-            self.assertEqual(r2, ref)
-            
+            with pytest.raises(TypeError):
+                r3 = op(r3, bj)
+
+            assert r2 == ref
+
     def unaryCheck(self, op, imin=0, imax=None):
         self.seqSetup(imin=imin, imax=imax)
         for i in self.seqi:
             bi = Signal(i)
             ref = op(i)
             r1 = op(bi)
-            self.assertEqual(type(r1), type(ref))
-            self.assertEqual(r1, ref)
-            
+            assert type(r1) == type(ref)
+            assert r1 == ref
+
     def conversionCheck(self, op, imin=0, imax=None):
         self.seqSetup(imin=imin, imax=imax)
         for i in self.seqi:
             bi = Signal(i)
             ref = op(i)
             r1 = op(bi)
-            self.assertEqual(type(r1), type(ref))
-            self.assertEqual(r1, ref)
-            
+            assert type(r1) == type(ref)
+            assert r1 == ref
+
     def comparisonCheck(self, op, imin=0, imax=None, jmin=0, jmax=None):
         self.seqSetup(imin=imin, imax=imax, jmin=jmin, jmax=jmax)
         for i, j in zip(self.seqi, self.seqj):
             bi = Signal(i)
             bj = Signal(j)
-            exec("ref = i %s j" % op)
-            exec("r1 = bi %s j" % op)
-            exec("r2 = i %s bj" % op)
-            exec("r3 = bi %s bj" % op)
-            self.assertEqual(r1, ref)
-            self.assertEqual(r2, ref)
-            self.assertEqual(r3, ref)
+            ref = op(i, j)
+            r1 = op(bi, j)
+            r2 = op(i, bj)
+            r3 = op(bi, bj)
+            assert r1 == ref
+            assert r2 == ref
+            assert r3 == ref
 
     def testAdd(self):
         self.binaryCheck(operator.add)
 
     def testSub(self):
         self.binaryCheck(operator.sub)
 
     def testMul(self):
-        self.binaryCheck(operator.mul, imax=maxint) # XXX doesn't work for long i???
+        self.binaryCheck(operator.mul, imax=maxint)  # XXX doesn't work for long i???
+
+    def testFloorDiv(self):
+        self.binaryCheck(operator.floordiv, jmin=1)
 
-    def testDiv(self):
-        self.binaryCheck(operator.div, jmin=1)
-        
     def testMod(self):
         self.binaryCheck(operator.mod, jmin=1)
 
     def testPow(self):
         self.binaryCheck(pow, jmax=64)
 
     def testLShift(self):
         self.binaryCheck(operator.lshift, jmax=256)
-        
+
     def testRShift(self):
         self.binaryCheck(operator.rshift, jmax=256)
 
     def testAnd(self):
         self.binaryCheck(operator.and_)
 
     def testOr(self):
         self.binaryCheck(operator.or_)
-        
+
     def testXor(self):
         self.binaryCheck(operator.xor)
 
     def testIAdd(self):
-        self.augmentedAssignCheck("+=")
+        self.augmentedAssignCheck(operator.iadd)
 
     def testISub(self):
-        self.augmentedAssignCheck("-=")
-        
+        self.augmentedAssignCheck(operator.isub)
+
     def testIMul(self):
-        self.augmentedAssignCheck("*=", imax=maxint) #XXX doesn't work for long i???
-        
-    def testIDiv(self):
-        self.augmentedAssignCheck("/=", jmin=1)
-        
+        self.augmentedAssignCheck(operator.imul, imax=maxint)  # XXX doesn't work for long i???
+
+    def testIFloorDiv(self):
+        self.augmentedAssignCheck(operator.ifloordiv, jmin=1)
+
     def testIMod(self):
-        self.augmentedAssignCheck("%=", jmin=1)
+        self.augmentedAssignCheck(operator.imod, jmin=1)
 
     def testIPow(self):
-        self.augmentedAssignCheck("**=", jmax=64)
+        self.augmentedAssignCheck(operator.ipow, jmax=64)
 
     def testIAnd(self):
-        self.augmentedAssignCheck("&=")
-        
+        self.augmentedAssignCheck(operator.iand)
+
     def testIOr(self):
-        self.augmentedAssignCheck("|=")
-        
+        self.augmentedAssignCheck(operator.ior)
+
     def testIXor(self):
-        self.augmentedAssignCheck("^=")
-        
+        self.augmentedAssignCheck(operator.ixor)
+
     def testILShift(self):
-        self.augmentedAssignCheck("<<=", jmax=256)
-        
+        self.augmentedAssignCheck(operator.ilshift, jmax=256)
+
     def testIRShift(self):
-        self.augmentedAssignCheck(">>=", jmax=256)
+        self.augmentedAssignCheck(operator.irshift, jmax=256)
 
     def testNeg(self):
         self.unaryCheck(operator.neg)
-        
+
     def testNeg(self):
         self.unaryCheck(operator.pos)
 
     def testAbs(self):
         self.unaryCheck(operator.abs)
 
     def testInvert(self):
         self.unaryCheck(operator.inv)
 
     def testInt(self):
         self.conversionCheck(int, imax=maxint)
-        
+
     def testLong(self):
         self.conversionCheck(long)
-        
+
     def testFloat(self):
         self.conversionCheck(float)
 
     # XXX __complex__ seems redundant ??? (complex() works as such?)
-  
+
     def testOct(self):
         self.conversionCheck(oct)
-        
+
     def testHex(self):
         self.conversionCheck(hex)
 
     def testLt(self):
-        self.comparisonCheck("<")
+        self.comparisonCheck(operator.lt)
+
     def testLe(self):
-        self.comparisonCheck("<=")
+        self.comparisonCheck(operator.le)
+
     def testGt(self):
-        self.comparisonCheck(">")
+        self.comparisonCheck(operator.gt)
+
     def testGe(self):
-        self.comparisonCheck(">=")
+        self.comparisonCheck(operator.ge)
+
     def testEq(self):
-        self.comparisonCheck("==")
-    def testNe(self):
-        self.comparisonCheck("!=")
+        self.comparisonCheck(operator.eq)
 
+    def testNe(self):
+        self.comparisonCheck(operator.ne)
 
 
 def getItem(s, i):
     ext = '0' * (i-len(s)+1)
     exts = ext + s
     si = len(exts)-1-i
     return exts[si]
 
+
 def getSlice(s, i, j):
     ext = '0' * (i-len(s)+1)
     exts = ext + s
     si = len(exts)-i
     sj = len(exts)-j
     return exts[si:sj]
 
 
-
-class TestSignalIntBvIndexing(TestCase):
+class TestSignalIntBvIndexing:
 
     def seqsSetup(self):
         seqs = ["0", "1", "000", "111", "010001", "110010010", "011010001110010"]
         seqs.extend(["0101010101", "1010101010", "00000000000", "11111111111111"])
         seqs.append("11100101001001101000101011011101001101")
         seqs.append("00101011101001011111010100010100100101010001001")
         self.seqs = seqs
@@ -500,138 +472,111 @@
             n = long(s, 2)
             sbv = Signal(intbv(n))
             sbvi = Signal(intbv(~n))
             for i in range(len(s)+20):
                 ref = long(getItem(s, i), 2)
                 res = sbv[i]
                 resi = sbvi[i]
-                self.assertEqual(res, ref)
-                self.assertEqual(type(res), bool)
-                self.assertEqual(resi, ref^1)
-                self.assertEqual(type(resi), bool)
+                assert res == ref
+                assert type(res) == bool
+                assert resi == ref^1
+                assert type(resi) == bool
 
     def testGetSlice(self):
         self.seqsSetup()
         for s in self.seqs:
             n = long(s, 2)
             sbv = Signal(intbv(n))
             sbvi = Signal(intbv(~n))
             for i in range(1, len(s)+20):
                 for j in range(0,len(s)+20):
                     try:
                         res = sbv[i:j]
                         resi = sbvi[i:j]
                     except ValueError:
-                        self.assert_(i<=j)
+                        assert i<=j
                         continue
                     ref = long(getSlice(s, i, j), 2)
-                    self.assertEqual(res, ref)
-                    self.assertEqual(type(res), intbv)
+                    assert res == ref
+                    assert type(res) == intbv
                     mask = (2**(i-j))-1
-                    self.assertEqual(resi, ref ^ mask)
-                    self.assertEqual(type(resi), intbv)
+                    assert resi == ref ^ mask
+                    assert type(resi) == intbv
 
     def testSetItem(self):
         sbv = Signal(intbv(5))
-        try:
+        with pytest.raises(TypeError):
             sbv[1] = 1
-        except TypeError:
-            pass
-        else:
-            self.fail()
-            
+
     def testSetSlice(self):
         sbv = Signal(intbv(5))
-        try:
+        with pytest.raises(TypeError):
             sbv[1:0] = 1
-        except TypeError:
-            pass
-        else:
-            self.fail()
 
 
-class TestSignalNrBits(TestCase):
+class TestSignalNrBits:
 
     def testBool(self):
-        if type(bool) is not type : # bool not a type in 2.2
+        if type(bool) is not type :  # bool not a type in 2.2
             return
         s = Signal(bool())
-        self.assertEqual(s._nrbits, 1)
+        assert s._nrbits == 1
 
     def testIntbvSlice(self):
         for n in range(1, 40):
             for m in range(0, n):
                 s = Signal(intbv()[n:m])
-                self.assertEqual(s._nrbits, n-m)
+                assert s._nrbits == n-m
 
     def testIntbvBounds(self):
         for n in range(1, 40):
             s = Signal(intbv(min=-(2**n)))
-            self.assertEqual(s._nrbits, 0)
+            assert s._nrbits == 0
             s = Signal(intbv(max=2**n))
-            self.assertEqual(s._nrbits, 0)
+            assert s._nrbits == 0
             s = Signal(intbv(min=0, max=2**n))
-            self.assertEqual(s._nrbits, n)
+            assert s._nrbits == n
             s = Signal(intbv(1, min=1, max=2**n))
-            self.assertEqual(s._nrbits, n)
+            assert s._nrbits == n
             s = Signal(intbv(min=0, max=2**n+1))
-            self.assertEqual(s._nrbits, n+1)
+            assert s._nrbits == n+1
             s = Signal(intbv(min=-(2**n), max=2**n-1))
-            self.assertEqual(s._nrbits, n+1)
+            assert s._nrbits == n+1
             s = Signal(intbv(min=-(2**n), max=1))
-            self.assertEqual(s._nrbits, n+1)
+            assert s._nrbits == n+1
             s = Signal(intbv(min=-(2**n)-1, max=2**n-1))
-            self.assertEqual(s._nrbits, n+2)
-            
+            assert s._nrbits == n+2
+
+
+class TestSignalBoolBounds:
 
-class TestSignalBoolBounds(TestCase):
-    
     def testSignalBoolBounds(self):
-        if type(bool) is not type: # bool not a type in 2.2
+        if type(bool) is not type:  # bool not a type in 2.2
             return
         s = Signal(bool())
         s.next = 1
         s.next = 0
         for v in (-1, -8, 2, 5):
-            try:
+            with pytest.raises(ValueError):
                 s.next = v
-                #s._update()
-                #s.val
-            except ValueError:
-                pass
-            else:
-                self.fail()
 
-                
-class TestSignalIntbvBounds(TestCase):
+
+class TestSignalIntbvBounds:
 
     def testSliceAssign(self):
         s = Signal(intbv(min=-24, max=34))
         for i in (-24, -2, 13, 33):
             for k in (6, 9, 10):
                 s.next[:] = 0
                 s.next[k:] = i
-                self.assertEqual(s.next, i)
+                assert s.next == i
         for i in (-25, -128, 34, 35, 229):
             for k in (0, 9, 10):
-                try:
+                with pytest.raises(ValueError):
                     s.next[k:] = i
-                    # s._update()
-                except ValueError:
-                    pass
-                else:
-                    self.fail()
+
         s = Signal(intbv(5)[8:])
         for v in (0, 2**8-1, 100):
             s.next[:] = v
         for v in (-1, 2**8, -10, 1000):
-            try:
+            with pytest.raises(ValueError):
                 s.next[:] = v
-                # s._update()
-            except ValueError:
-                pass
-            else:
-                self.fail()
-            
-
-if __name__ == "__main__":
-    unittest.main()
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_always_comb.py` & `myhdl-0.9.0/myhdl/test/core/test_always_comb.py`

 * *Files 11% similar despite different names*

```diff
@@ -14,219 +14,202 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for always_comb """
-
+from __future__ import absolute_import
 
 import random
 from random import randrange
-# random.seed(3) # random, but deterministic
-
-import unittest
-from unittest import TestCase
-import inspect
 
-from myhdl import Signal, Simulation, instances, AlwaysCombError, \
-                  intbv, delay, StopSimulation, now
+from myhdl import (AlwaysCombError, Signal, Simulation, StopSimulation, delay,
+                   instances, intbv, now)
+from myhdl._always_comb import _error, always_comb
+from myhdl._Waiter import _SignalTupleWaiter, _SignalWaiter, _Waiter
+from utils import raises_kind
 
-from myhdl._always_comb import always_comb, _AlwaysComb, _error
-
-from myhdl._Waiter import _Waiter,_SignalWaiter,_SignalTupleWaiter
+# random.seed(3) # random, but deterministic
 
 
 QUIET=1
 
+
 def g():
     pass
 
 x = Signal(0)
 
-class AlwaysCombCompilationTest(TestCase):
-    
+
+class TestAlwaysCombCompilation:
 
     def testArgIsFunction(self):
         h = 5
-        try:
+        with raises_kind(AlwaysCombError, _error.ArgType):
             always_comb(h)
-        except AlwaysCombError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        else:
-            self.fail()
-    
+
     def testArgIsNormalFunction(self):
         def h():
             yield None
-        try:
+        with raises_kind(AlwaysCombError, _error.ArgType):
             always_comb(h)
-        except AlwaysCombError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        else:
-            self.fail()
 
     def testArgHasNoArgs(self):
         def h(n):
             return n
-        try:
+        with raises_kind(AlwaysCombError, _error.NrOfArgs):
             always_comb(h)
-        except AlwaysCombError, e:
-            self.assertEqual(e.kind, _error.NrOfArgs)
-        else:
-            self.fail()
 
 ##     def testScope(self):
 ##         try:
 ##             always_comb(g)
 ##         except AlwaysCombError, e:
 ##             self.assertEqual(e.kind, _error.Scope)
 ##         else:
 ##             self.fail()
 
     def testInfer1(self):
         a, b, c, d = [Signal(0) for i in range(4)]
         u = 1
+
         def h():
             c.next = a
             v = u
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['a'])
-        self.assertEqual(i.inputs, expected)
-        
+        assert i.inputs == expected
+
     def testInfer2(self):
         a, b, c, d = [Signal(0) for i in range(4)]
         u = 1
+
         def h():
             c.next = x
             g = a
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['a', 'x'])
-        self.assertEqual(i.inputs, expected)
+        assert i.inputs == expected
 
     def testInfer3(self):
         a, b, c, d = [Signal(0) for i in range(4)]
         u = 1
+
         def h():
             c.next = a + x + u
             a = 1
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['x'])
-        self.assertEqual(i.inputs, expected)
+        assert i.inputs == expected
 
     def testInfer4(self):
         a, b, c, d = [Signal(0) for i in range(4)]
         u = 1
+
         def h():
             c.next = a + x + u
             x = 1
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['a'])
-        self.assertEqual(i.inputs, expected)
-        
-        
+        assert i.inputs == expected
+
     def testInfer5(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def h():
             c.next += 1
             a += 1
-        try:
+        with raises_kind(AlwaysCombError, _error.SignalAsInout % "c"):
             g = always_comb(h).gen
-        except AlwaysCombError, e:
-            self.assertEqual(e.kind, _error.SignalAsInout % "c")
-        else:
-            self.fail()
 
     def testInfer6(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def h():
             c.next = a
             x.next = c
-        try:
+        with raises_kind(AlwaysCombError, _error.SignalAsInout % "c"):
             g = always_comb(h).gen
-        except AlwaysCombError, e:
-            self.assertEqual(e.kind, _error.SignalAsInout % "c")
-        else:
-            self.fail()
 
     def testInfer7(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def h():
             c.next[a:0] = x[b:0]
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['a', 'b', 'x'])
-        self.assertEqual(i.inputs, expected)
-        
+        assert i.inputs == expected
+
     def testInfer8(self):
         a, b, c, d = [Signal(0) for i in range(4)]
         u = 1
+
         def h():
             v = 2
             c.next[8:1+a+v] = x[4:b*3+u]
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['a', 'b', 'x'])
-        self.assertEqual(i.inputs, expected)
-         
+        assert i.inputs == expected
+
     def testInfer9(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def h():
             c.next[a-1] = x[b-1]
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['a', 'b', 'x'])
-        self.assertEqual(i.inputs, expected)
-        
+        assert i.inputs == expected
+
     def testInfer10(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def f(x, y, z):
             return 0
+
         def h():
             c.next = f(a, 2*b, d*x)
         g = always_comb(h).gen
         i = g.gi_frame.f_locals['self']
         expected = set(['a', 'b', 'd', 'x'])
-        self.assertEqual(i.inputs, expected)
+        assert i.inputs == expected
 
     def testEmbeddedFunction(self):
         a, b, c, d = [Signal(0) for i in range(4)]
         u = 1
+
         def h():
             def g():
                 e = b
                 return e
             c.next = x
             g = a
-        try:
+        with raises_kind(AlwaysCombError, _error.EmbeddedFunction):
             g = always_comb(h)
-        except AlwaysCombError, e:
-            self.assertEqual(e.kind, _error.EmbeddedFunction)
-        else:
-            self.fail()
 
 
-class AlwaysCombSimulationTest1(TestCase):
+class TestAlwaysCombSimulation1:
 
     def bench(self, function):
 
         clk = Signal(0)
         a = Signal(0)
         b = Signal(0)
         c = Signal(0)
         d = Signal(0)
         z = Signal(0)
         vectors = [intbv(j) for i in range(32) for j in range(16)]
         random.shuffle(vectors)
 
-        
         def combFunc():
             if __debug__:
                 f = x
             x.next = function(a, b, c, d)
 
         comb = always_comb(combFunc)
 
@@ -244,30 +227,29 @@
             for v in vectors:
                 a.next = v[0]
                 b.next = v[1]
                 c.next = v[2]
                 d.next = v[3]
                 yield clk.posedge
                 yield clk.negedge
-                self.assertEqual(x, z)
-            raise StopSimulation, "always_comb simulation test"
+                assert x == z
+            raise StopSimulation("always_comb simulation test")
 
         return instances()
-        
 
     def testAnd(self):
         def andFunction(a, b, c, d):
             return a & b & c & d
         Simulation(self.bench(andFunction)).run(quiet=QUIET)
-        
+
     def testOr(self):
         def orFunction(a, b, c, d):
             return a | b | c | d
         Simulation(self.bench(orFunction)).run(quiet=QUIET)
-        
+
     def testXor(self):
         def xorFunction(a, b, c, d):
             return a ^ b ^ c ^ d
         Simulation(self.bench(xorFunction)).run(quiet=QUIET)
 
     def testMux(self):
         def muxFunction(a, b, c, d):
@@ -278,16 +260,16 @@
         Simulation(self.bench(muxFunction)).run(quiet=QUIET)
 
     def testLogic(self):
         def function(a, b, c, d):
             return not (a & (not b)) | ((not c) & d)
         Simulation(self.bench(function)).run(quiet=QUIET)
 
-        
-class AlwaysCombSimulationTest2(TestCase):
+
+class TestAlwaysCombSimulation2:
 
     def bench(self, funcName="and"):
 
         clk = Signal(0)
         a = Signal(0)
         b = Signal(0)
         c = Signal(0)
@@ -296,40 +278,44 @@
         z = Signal(0)
         x = Signal(0)
         vectors = [intbv(j) for i in range(32) for j in range(16)]
         random.shuffle(vectors)
 
         def andFunc():
             x.next = a & b & c & d
+
         def andGenFunc():
             while 1:
                 z.next =  a & b & c & d
                 yield a, b, c, d
-            
+
         def orFunc():
             x.next = a | b | c | d
+
         def orGenFunc():
             while 1:
                 z.next = a | b | c | d
                 yield a, b, c, d
-            
+
         def logicFunc():
             x.next = not (a & (not b)) | ((not c) & d)
+
         def logicGenFunc():
             while 1:
                 z.next = not (a & (not b)) | ((not c) & d)
                 yield a, b, c, d
 
         def incFunc():
             x.next = k + 1
+
         def incGenFunc():
             while 1:
                 z.next = k + 1
                 yield k
-       
+
         combFunc = eval(funcName + "Func")
         comb = always_comb(combFunc)
         genFunc = eval(funcName + "GenFunc")
         gen = genFunc()
 
         def clkGen():
             while 1:
@@ -341,37 +327,34 @@
                 a.next = v[0]
                 b.next = v[1]
                 c.next = v[2]
                 d.next = v[3]
                 k.next = v
                 yield clk.posedge
                 yield clk.negedge
-                self.assertEqual(x, z)
-            raise StopSimulation, "always_comb simulation test"
+                assert x == z
+            raise StopSimulation("always_comb simulation test")
 
         return comb, gen, clkGen(), stimulus()
-        
 
     def testAnd(self):
         Simulation(self.bench("and")).run(quiet=QUIET)
-        
+
     def testOr(self):
         Simulation(self.bench("or")).run(quiet=QUIET)
-        
+
     def testLogic(self):
         Simulation(self.bench("logic")).run(quiet=QUIET)
-        
+
     def testInc(self):
         Simulation(self.bench("inc")).run(quiet=QUIET)
 
 
-
-
 def SignalGen1(a, b, c, d, r):
-    
+
     @always_comb
     def logic():
         r.next = a
 
     return logic
 
 
@@ -380,24 +363,23 @@
     @always_comb
     def logic():
         r.next = a + b + c
 
     return logic
 
 
-        
-class InferWaiterTest(TestCase):
+class TestInferWaiter:
 
     def bench(self, MyHDLFunc, waiterType):
 
         a, b, c, d, r, s = [Signal(intbv(0)) for i in range(6)]
 
         inst_r = MyHDLFunc(a, b, c, d, r)
-        self.assertEqual(type(inst_r.waiter), waiterType)
-        
+        assert type(inst_r.waiter) == waiterType
+
         inst_s = MyHDLFunc(a, b, c, d, s)
 
         def stimulus():
             for i in range(1000):
                 yield delay(randrange(1, 10))
                 if randrange(2):
                     a.next = randrange(32)
@@ -406,23 +388,18 @@
                 c.next = randrange(2)
                 d.next = randrange(2)
             raise StopSimulation
 
         def check():
             while 1:
                 yield a, b, c, r, s
-                self.assertEqual(r, s)
+                assert r == s
 
         return inst_r, _Waiter(inst_s.gen), _Waiter(stimulus()), _Waiter(check())
 
     def testSignal1(self):
         sim = Simulation(self.bench(SignalGen1, _SignalWaiter))
         sim.run()
-        
+
     def testSignalTuple1(self):
         sim = Simulation(self.bench(SignalTupleGen1, _SignalTupleWaiter))
         sim.run()
-
-
-
-if __name__ == "__main__":
-    unittest.main()
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_concat.py` & `myhdl-0.9.0/myhdl/test/core/test_concat.py`

 * *Files 4% similar despite different names*

```diff
@@ -14,30 +14,31 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the concatunit tests. """
+from __future__ import absolute_import
 
-
-import unittest
-from unittest import TestCase
-import random
-from random import randrange
-random.seed(2) # random, but deterministic
 import operator
+import random
+from functools import reduce
+
+import pytest
 
+from myhdl._compat import long
+from myhdl._concat import concat
 from myhdl._intbv import intbv
 from myhdl._Signal import Signal
-from myhdl._concat import concat
 
+random.seed(2)  # random, but deterministic
 
 
-class TestConcat(TestCase):
+class TestConcat:
 
     bases = ("0", "1", "10101", "01010", "110", "011", "1001000100001011111000")
     extslist = [ ["0"], ["1"], ["00"], ["11"], ["000"], ["111"], ["1010101010"],
                  ["0", "1"], ["1", "0"], ["1", "01", "10"], ["11111", "001001"],
                  ["110001111101110", "10101110111001001", "111001101000101010"],
                  ["1100", "1", "01001", "0", "10", "01", "0", "0", "11", "1"  ]
                ]
@@ -45,42 +46,41 @@
     def ConcatToSizedBase(self, bases, extslist):
         for base, basestr in zip(bases, self.bases):
             for exts, extstr in zip(extslist, self.extslist):
                 bv = concat(base, *exts)
                 refstr = basestr + reduce(operator.add, extstr)
                 reflen = len(refstr)
                 ref = long(refstr, 2)
-                self.assertEqual(bv, ref)
-                self.assertEqual(len(bv), reflen)
+                assert bv == ref
+                assert len(bv) == reflen
 
     def ConcatToUnsizedBase(self, bases, extslist):
         for base, basestr in zip(bases, self.bases):
             for exts, extstr in zip(extslist, self.extslist):
                 bv = concat(base, *exts)
                 refstr = basestr + reduce(operator.add, extstr)
                 ref = long(refstr, 2)
-                self.assertEqual(bv, ref)
-                self.assertEqual(len(bv), 0)
-
+                assert bv == ref
+                assert len(bv) == 0
 
     def testConcatStringsToString(self):
         bases = self.bases
         extslist = self.extslist
         self.ConcatToSizedBase(bases, extslist)
 
     def testConcatStringsToInt(self):
         bases = [long(base, 2) for base in self.bases]
         extslist = self.extslist
         self.ConcatToUnsizedBase(bases, extslist)
-        
+
     def testConcatStringsToSignalInt(self):
         bases = [Signal(long(base, 2)) for base in self.bases]
         extslist = self.extslist
         self.ConcatToUnsizedBase(bases, extslist)
-                
+
     def testConcatStringsToIntbv(self):
         bases = [intbv(base) for base in self.bases]
         extslist = self.extslist
         self.ConcatToSizedBase(bases, extslist)
 
     def testConcatStringsToSignalIntbv(self):
         bases = [Signal(intbv(base)) for base in self.bases]
@@ -94,35 +94,34 @@
         for base in self.bases:
             if len(base) == 1:
                 bases.append(bool(int(base)))
             else:
                 bases.append(intbv(base))
         extslist = self.extslist
         self.ConcatToSizedBase(bases, extslist)
-        
+
     def testConcatStringsToSignalBool(self):
         if type(bool) is not type:
             return
         bases = []
         for base in self.bases:
             if len(base) == 1:
                 bases.append(Signal(bool(int(base))))
             else:
                 bases.append(intbv(base))
         extslist = self.extslist
         self.ConcatToSizedBase(bases, extslist)
-        
-        
+
     def testConcatIntbvsToIntbv(self):
         bases = [intbv(base) for base in self.bases]
         extslist = []
         for exts in self.extslist:
             extslist.append([intbv(ext) for ext in exts])
         self.ConcatToSizedBase(bases, extslist)
-        
+
     def testConcatSignalIntbvsToIntbv(self):
         bases = [intbv(base) for base in self.bases]
         extslist = []
         for exts in self.extslist:
             extslist.append([Signal(intbv(ext)) for ext in exts])
         self.ConcatToSizedBase(bases, extslist)
 
@@ -136,22 +135,21 @@
     def testConcatSignalIntbvsToSignalIntbv(self):
         bases = [Signal(intbv(base)) for base in self.bases]
         extslist = []
         for exts in self.extslist:
             extslist.append([Signal(intbv(ext)) for ext in exts])
         self.ConcatToSizedBase(bases, extslist)
 
-    
     def testConcatIntbvsToInt(self):
         bases = [long(base, 2) for base in self.bases]
         extslist = []
         for exts in self.extslist:
             extslist.append([intbv(ext) for ext in exts])
         self.ConcatToUnsizedBase(bases, extslist)
-        
+
     def testConcatSignalIntbvsToInt(self):
         bases = [long(base, 2) for base in self.bases]
         extslist = []
         for exts in self.extslist:
             extslist.append([Signal(intbv(ext)) for ext in exts])
         self.ConcatToUnsizedBase(bases, extslist)
 
@@ -164,15 +162,14 @@
 
     def testConcatSignalIntbvsToSignalInt(self):
         bases = [Signal(long(base, 2)) for base in self.bases]
         extslist = []
         for exts in self.extslist:
             extslist.append([Signal(intbv(ext)) for ext in exts])
         self.ConcatToUnsizedBase(bases, extslist)
-        
 
     def testConcatIntbvsBoolsToIntbv(self):
         if type(bool) is not type:
             return
         bases = [intbv(base) for base in self.bases]
         extslist = []
         for exts in self.extslist:
@@ -180,15 +177,14 @@
             for ext in exts:
                 if len(ext) == 1:
                     newexts.append(bool(int(ext)))
                 else:
                     newexts.append(intbv(ext))
             extslist.append(newexts)
         self.ConcatToSizedBase(bases, extslist)
-    
 
     def testConcatMixToSizedBase(self):
         bases = []
         for base in self.bases:
             seq = (base, intbv(base), Signal(intbv(base)))
             bases.append(random.choice(seq))
         extslist = []
@@ -209,15 +205,14 @@
         for exts in self.extslist:
             newexts = []
             for ext in exts:
                 seq = (ext, intbv(ext), Signal(intbv(ext)))
                 newexts.append(random.choice(seq))
             extslist.append(newexts)
         self.ConcatToUnsizedBase(bases, extslist)
-        
 
     def testConcatMixBoolToSizedBase(self):
         if type(bool) is not type:
             return
         bases = []
         for base in self.bases:
             seq = (base, intbv(base), Signal(intbv(base)))
@@ -229,22 +224,18 @@
                 if len(ext) == 1:
                     seq = (ext, bool(int(ext)), Signal(bool(int(ext))))
                 else:
                     seq = (ext, intbv(ext), Signal(intbv(ext)))
                 newexts.append(random.choice(seq))
             extslist.append(newexts)
         self.ConcatToSizedBase(bases, extslist)
-               
 
     def testWrongType(self):
         a = intbv(4)
-        self.assertRaises(TypeError, concat, a, 5)
-            
+        with pytest.raises(TypeError):
+            concat(a, 5)
+
     def testUnsizedConcat(self):
         a = intbv(4)
         b = intbv(5)
-        self.assertRaises(TypeError, concat, a, b)
-
-if __name__ == "__main__":
-    unittest.main()
-       
-        
+        with pytest.raises(TypeError):
+            concat(a, b)
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_Cosimulation.py` & `myhdl-0.9.0/myhdl/test/core/test_Cosimulation.py`

 * *Files 14% similar despite different names*

```diff
@@ -14,32 +14,32 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run unit tests for Cosimulation """
+from __future__ import absolute_import
 
-
-import sys
+import gc
 import os
-import errno
-import unittest
-from unittest import TestCase
 import random
-from random import randrange
-random.seed(1) # random, but deterministic
-
-MAXLINE = 4096
+import sys
 
 from myhdl import Signal
-
+from myhdl._compat import to_bytes
 from myhdl._Cosimulation import Cosimulation, CosimulationError, _error
+from utils import raises_kind
+
+random.seed(1)  # random, but deterministic
+
+MAXLINE = 4096
 
-exe = "python test_Cosimulation.py CosimulationTest"
+
+exe = "python {0} ".format(os.path.abspath(__file__))
 
 fromSignames = ['a', 'bb', 'ccc']
 fromSizes = [1, 11, 63]
 fromVals = [0x2, 0x43, 0x24]
 fromSigs = {}
 for s, v in zip(fromSignames, fromVals):
     fromSigs[s] = Signal(v)
@@ -49,239 +49,224 @@
 for s in toSignames:
     toSigs[s] = Signal(0)
 toVals = [0x3, 0x45, 0x14, 0x12]
 toXVals = ["X00", "FZ3", "34XZ", "56U"]
 allSigs = fromSigs.copy()
 allSigs.update(toSigs)
 
-class CosimulationTest(TestCase):
-    
+
+class TestCosimulation:
+
+    def setup_method(self, method):
+        gc.collect()
+
     def testWrongExe(self):
-        try:
-            Cosimulation("bla -x 45")
-        except CosimulationError, e:
-            self.assert_(e.kind in(_error.OSError, _error.SimulationEnd))
-        else:
-            self.fail()
+        with raises_kind(CosimulationError, _error.OSError):
+            Cosimulation('bla -x 45')
 
     def testNotUnique(self):
-        cosim1 = Cosimulation(exe + ".cosimNotUnique", **allSigs)
-        try:
-            Cosimulation(exe + ".cosimNotUnique", **allSigs)
-        except CosimulationError, e:
-            self.assertEqual(e.kind, _error.MultipleCosim)
-        else:
-            self.fail()
+        cosim1 = Cosimulation(exe + "cosimNotUnique", **allSigs)
+        with raises_kind(CosimulationError, _error.MultipleCosim):
+            Cosimulation(exe + "cosimNotUnique", **allSigs)
 
-    def cosimNotUnique(self):
+    @staticmethod
+    def cosimNotUnique():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
-        os.write(wt, "TO 00 a 1")
+        os.write(wt, b"TO 00 a 1")
         os.read(rf, MAXLINE)
-        os.write(wt, "FROM 00 d 1")
+        os.write(wt, b"FROM 00 d 1")
         os.read(rf, MAXLINE)
-        os.write(wt, "START")
+        os.write(wt, b"START")
         os.read(rf, MAXLINE)
 
     def testFromSignals(self):
-        cosim = Cosimulation(exe + ".cosimFromSignals", **allSigs)
-        self.assertEqual(cosim._fromSignames, fromSignames)
-        self.assertEqual(cosim._fromSizes, fromSizes)
+        cosim = Cosimulation(exe + "cosimFromSignals", **allSigs)
+        assert cosim._fromSignames == fromSignames
+        assert cosim._fromSizes == fromSizes
 
-    def cosimFromSignals(self):
+    @staticmethod
+    def cosimFromSignals():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "FROM 00 "
         for s, w in zip(fromSignames, fromSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
-        os.write(wt, "TO 0000 a 1")
+        os.write(wt, b"TO 0000 a 1")
         os.read(rf, MAXLINE)
-        os.write(wt, "START")
+        os.write(wt, b"START")
         os.read(rf, MAXLINE)
 
     def testToSignals(self):
-        cosim = Cosimulation(exe + ".cosimToSignals", **toSigs)
-        self.assertEqual(cosim._fromSignames, [])
-        self.assertEqual(cosim._fromSizes, [])
-        self.assertEqual(cosim._toSignames, toSignames)
-        self.assertEqual(cosim._toSizes, toSizes)
+        cosim = Cosimulation(exe + "cosimToSignals", **toSigs)
+        assert cosim._fromSignames == []
+        assert cosim._fromSizes == []
+        assert cosim._toSignames == toSignames
+        assert cosim._toSizes == toSizes
 
-    def cosimToSignals(self):
+    @staticmethod
+    def cosimToSignals():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "TO 00 "
         for s, w in zip(toSignames, toSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
-        os.write(wt, "FROM 0000")
+        os.write(wt, b"FROM 0000")
         os.read(rf, MAXLINE)
-        os.write(wt, "START")
+        os.write(wt, b"START")
         os.read(rf, MAXLINE)
 
     def testFromToSignals(self):
-        cosim = Cosimulation(exe + ".cosimFromToSignals", **allSigs)
-        self.assertEqual(cosim._fromSignames, fromSignames)
-        self.assertEqual(cosim._fromSizes, fromSizes)
-        self.assertEqual(cosim._toSignames, toSignames)
-        self.assertEqual(cosim._toSizes, toSizes)
+        cosim = Cosimulation(exe + "cosimFromToSignals", **allSigs)
+        assert cosim._fromSignames == fromSignames
+        assert cosim._fromSizes == fromSizes
+        assert cosim._toSignames == toSignames
+        assert cosim._toSizes == toSizes
 
-    def cosimFromToSignals(self):
+    @staticmethod
+    def cosimFromToSignals():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "FROM 00 "
         for s, w in zip(fromSignames, fromSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
         buf = "TO 00 "
         for s, w in zip(toSignames, toSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
-        os.write(wt, "START")
+        os.write(wt, b"START")
         os.read(rf, MAXLINE)
-    
+
     def testTimeZero(self):
-        try:
-            Cosimulation(exe + ".cosimTimeZero", **allSigs)
-        except CosimulationError, e:
-            self.assertEqual(e.kind, _error.TimeZero)
-        except:
-            self.fail()
+        with raises_kind(CosimulationError, _error.TimeZero):
+            Cosimulation(exe + "cosimTimeZero", **allSigs)
 
-    def cosimTimeZero(self):
+    @staticmethod
+    def cosimTimeZero():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "TO 01 "
         for s, w in zip(fromSignames, fromSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
 
     def testNoComm(self):
-        try:
-            Cosimulation(exe + ".cosimNoComm", **allSigs)
-        except CosimulationError, e:
-            self.assertEqual(e.kind, _error.NoCommunication)
-        else:
-            self.fail()
- 
-    def cosimNoComm(self):
+        with raises_kind(CosimulationError, _error.NoCommunication):
+            Cosimulation(exe + "cosimNoComm", **allSigs)
+
+    @staticmethod
+    def cosimNoComm():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
-        os.write(wt, "FROM 0000")
+        os.write(wt, b"FROM 0000")
         os.read(rf, MAXLINE)
-        os.write(wt, "TO 0000")
+        os.write(wt, b"TO 0000")
         os.read(rf, MAXLINE)
-        os.write(wt, "START ")
+        os.write(wt, b"START ")
         os.read(rf, MAXLINE)
 
     def testFromSignalsDupl(self):
-        try:
-            Cosimulation(exe + ".cosimFromSignalsDupl", **allSigs)
-        except CosimulationError, e:
-            self.assertEqual(e.kind, _error.DuplicateSigNames)
-        else:
-            self.fail()
+        with raises_kind(CosimulationError, _error.DuplicateSigNames):
+            Cosimulation(exe + "cosimFromSignalsDupl", **allSigs)
 
-    def cosimFromSignalsDupl(self):
+    @staticmethod
+    def cosimFromSignalsDupl():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "FROM 00 "
         for s, w in zip(fromSignames, fromSizes):
             buf += "%s %s " % (s, w)
         buf += "bb 5"
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
 
     def testToSignalsDupl(self):
-        try:
-            Cosimulation(exe + ".cosimToSignalsDupl", **allSigs)
-        except CosimulationError, e:
-            self.assertEqual(e.kind, _error.DuplicateSigNames)
-        else:
-            self.fail()
- 
-    def cosimToSignalsDupl(self):
+        with raises_kind(CosimulationError, _error.DuplicateSigNames):
+            Cosimulation(exe + "cosimToSignalsDupl", **allSigs)
+
+    @staticmethod
+    def cosimToSignalsDupl():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "TO 00 "
         for s, w in zip(toSignames, toSizes):
             buf += "%s %s " % (s, w)
         buf += "fff 6"
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
 
     def testFromSignalVals(self):
-        cosim = Cosimulation(exe + ".cosimFromSignalVals", **allSigs)
+        cosim = Cosimulation(exe + "cosimFromSignalVals", **allSigs)
         os.read(cosim._rt, MAXLINE)
         cosim._hasChange = 1
         cosim._put(0)
 
-    def cosimFromSignalVals(self):
+    @staticmethod
+    def cosimFromSignalVals():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "FROM 00 "
         for s, w in zip(fromSignames, fromSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
-        os.write(wt, "TO 0000 a 1")
+        os.write(wt, b"TO 0000 a 1")
         os.read(rf, MAXLINE)
-        os.write(wt, "START")
+        os.write(wt, b"START")
         os.read(rf, MAXLINE)
-        os.write(wt, "DUMMY")
+        os.write(wt, b"DUMMY")
         s = os.read(rf, MAXLINE)
-        vals = [long(e, 16) for e in s.split()[1:]]
-        self.assertEqual(vals, fromVals)
+        vals = [int(e, 16) for e in s.split()[1:]]
+        assert vals == fromVals
 
     def testToSignalVals(self):
-        cosim = Cosimulation(exe + ".cosimToSignalVals", **allSigs)
+        cosim = Cosimulation(exe + "cosimToSignalVals", **allSigs)
         for n in toSignames:
-            self.assertEqual(toSigs[n].next, 0)
+            assert toSigs[n].next == 0
         cosim._get()
         for n, v in zip(toSignames, toVals):
-            self.assertEqual(toSigs[n].next, v)
-        os.write(cosim._wf, "DUMMY")
+            assert toSigs[n].next == v
+        os.write(cosim._wf, b"DUMMY")
         cosim._getMode = 1
         cosim._get()
         for n in toSignames:
-            self.assertEqual(toSigs[n].next, 0)
-        
+            assert toSigs[n].next == 0
 
-    def cosimToSignalVals(self):
+    @staticmethod
+    def cosimToSignalVals():
         wt = int(os.environ['MYHDL_TO_PIPE'])
         rf = int(os.environ['MYHDL_FROM_PIPE'])
         buf = "FROM 00 "
         for s, w in zip(fromSignames, fromSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
         buf = "TO 00 "
         for s, w in zip(toSignames, toSizes):
             buf += "%s %s " % (s, w)
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
-        os.write(wt, "START")
+        os.write(wt, b"START")
         os.read(rf, MAXLINE)
         buf = "0 "
         for s, v in zip(toSignames, toVals):
             buf += s
             buf += " "
             buf += hex(v)[2:]
             buf += " "
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
         os.read(rf, MAXLINE)
         buf = "0 "
         for s, v in zip(toSignames, toXVals):
             buf += s
             buf += " "
             buf += v
             buf += " "
-        os.write(wt, buf)
+        os.write(wt, to_bytes(buf))
 
-def suite():
-    return unittest.makeSuite(CosimulationTest, 'test')
-        
 if __name__ == "__main__":
-    unittest.main()
-
+    getattr(TestCosimulation, sys.argv[1])()
```

### Comparing `myhdl-0.8.1/myhdl/test/core/perf_inferWaiter.py` & `myhdl-0.9.0/scripts/benchmark/perf_inferWaiter.py`

 * *Files 5% similar despite different names*

```diff
@@ -14,14 +14,15 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for inferWaiter """
+from __future__ import absolute_import
 
 
 import random
 from random import randrange
 random.seed(1) # random, but deterministic
 
 from myhdl import *
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_instance.py` & `myhdl-0.9.0/myhdl/test/core/test_instance.py`

 * *Files 18% similar despite different names*

```diff
@@ -14,66 +14,44 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for instance """
+from __future__ import absolute_import
 
+from myhdl import (InstanceError, Signal, Simulation, StopSimulation, delay,
+                   instances, intbv, now)
+from myhdl._instance import _error, instance
+from utils import raises_kind
 
-import random
-from random import randrange
 # random.seed(3) # random, but deterministic
 
-import unittest
-from unittest import TestCase
-import inspect
-
-from myhdl import Signal, Simulation, instances, InstanceError, \
-                  intbv, delay, StopSimulation, now
-
-from myhdl._instance import instance, _error
-
-
 
 QUIET=1
 
+
 def g():
     pass
 
 x = Signal(0)
 
-class InstanceCompilationTest(TestCase):
-    
+
+class TestInstanceCompilation:
 
     def testArgIsFunction(self):
         h = 5
-        try:
+        with raises_kind(InstanceError, _error.ArgType):
             instance(h)
-        except InstanceError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        else:
-            self.fail()
-    
+
     def testArgIsGeneratorFunction(self):
-        try:
+        with raises_kind(InstanceError, _error.ArgType):
             @instance
             def h():
                 return None
-        except InstanceError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        else:
-            self.fail()
 
     def testArgHasNoArgs(self):
-        try:
+        with raises_kind(InstanceError, _error.NrOfArgs):
             @instance
             def h(n):
                 yield n
-        except InstanceError, e:
-            self.assertEqual(e.kind, _error.NrOfArgs)
-        else:
-            self.fail()
-
-
-if __name__ == "__main__":
-    unittest.main()
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_all.py` & `myhdl-0.9.0/cosimulation/cver/test/test_all.py`

 * *Files 16% similar despite different names*

```diff
@@ -13,27 +13,25 @@
 #  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
-""" Run all myhdl unit tests. """
+""" Run cosimulation unit tests. """
 
 
-import test_Simulation, test_Signal, test_intbv, test_Cosimulation, test_misc, \
-       test_always_comb, test_bin, test_traceSignals, test_enum, test_concat, \
-       test_unparse, test_inferWaiter, test_always, test_instance, test_signed, \
-       test_modbv
-
-modules = (test_Simulation, test_Signal, test_intbv, test_misc, test_always_comb,
-           test_bin, test_traceSignals, test_enum, test_concat,
-           test_unparse, test_inferWaiter, test_always, test_instance, test_signed,
-           test_modbv
-          )
+import sys
+
+sys.path.append("../../test")
+
+import test_bin2gray, test_inc, test_dff
+
+# modules = (test_inc,  )
+modules = (test_bin2gray, test_inc, test_dff )
 
 import unittest
 
 tl = unittest.defaultTestLoader
 def suite():
     alltests = unittest.TestSuite()
     for m in modules:
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_inferWaiter.py` & `myhdl-0.9.0/myhdl/test/core/test_inferWaiter.py`

 * *Files 4% similar despite different names*

```diff
@@ -14,31 +14,31 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for inferWaiter """
+from __future__ import absolute_import
 
 import random
 from random import randrange
-random.seed(1) # random, but deterministic
 from types import GeneratorType
 
-import unittest
-from unittest import TestCase
-
 from myhdl import *
-from myhdl._Waiter import _inferWaiter, _Waiter
-from myhdl._Waiter import _SignalWaiter,_SignalTupleWaiter, _DelayWaiter, \
-                          _EdgeWaiter, _EdgeTupleWaiter
+from myhdl._Waiter import (_DelayWaiter, _EdgeTupleWaiter, _EdgeWaiter,
+                           _inferWaiter, _SignalTupleWaiter, _SignalWaiter,
+                           _Waiter)
+
+random.seed(1)  # random, but deterministic
 
 
 QUIET=1
 
+
 def SignalFunc1(a, b, c, d, r):
     @instance
     def logic():
         while 1:
             yield a
             r.next = a + b + c
     return logic
@@ -47,104 +47,111 @@
 def SignalFunc2(a, b, c, d, r):
     def logic(a, r):
         while 1:
             yield a
             r.next = a - b + c
     return logic(a, r)
 
+
 def SignalTupleFunc1(a, b, c, d, r):
     @instance
     def logic():
         while 1:
             yield a, b, c
             r.next = a + b + c
     return logic
 
+
 def SignalTupleFunc2(a, b, c, d, r):
     def logic(a, r):
         while 1:
             yield a, b, c
             r.next = a - b + c
     return logic(a, r)
 
+
 def DelayFunc(a, b, c, d, r):
     @instance
     def logic():
         while 1:
             yield delay(3)
             r.next = a + b + c
     return logic
 
+
 def EdgeFunc1(a, b, c, d, r):
     @instance
     def logic():
         while 1:
             yield c.posedge
             r.next = a + b + c
     return logic
 
+
 def EdgeFunc2(a, b, c, d, r):
     def logic(c, r):
         while 1:
             yield c.negedge
             r.next = a + b + c
             if a > 5:
                 yield c.posedge
                 r.next = a - b -c
             else:
                 r.next = a + b - c
     return logic(c, r)
 
+
 def EdgeTupleFunc1(a, b, c, d, r):
     @instance
     def logic():
         while 1:
             yield c.posedge, d.negedge
             r.next = a + b + c
     return logic
 
+
 def EdgeTupleFunc2(a, b, c, d, r):
     def logic(c, r):
         while 1:
             yield c.negedge, d.posedge
             r.next = a + b + c
             if a > 5:
                 yield c.posedge, d.negedge
                 r.next = a - b -c
             else:
                 r.next = a + b - c
     return logic(c, r)
-     
+
+
 def GeneralFunc(a, b, c, d, r):
     def logic(c, r):
         while 1:
             yield c.negedge, d.posedge
             r.next = a + b + c
             if a > 5:
                 yield c, d.negedge
                 r.next = a - b -c
             else:
                 r.next = a + b - c
     return logic(c, r)
-     
 
 
-class InferWaiterTest(TestCase):
+class TestInferWaiter:
 
     def bench(self, genFunc, waiterType):
 
         a, b, c, d, r, s = [Signal(intbv(0)) for i in range(6)]
 
         gen_inst_r = genFunc(a, b, c, d, r)
-        if not isinstance(gen_inst_r, GeneratorType): # decorator type
+        if not isinstance(gen_inst_r, GeneratorType):  # decorator type
             gen_inst_r = gen_inst_r.gen
-        self.assertEqual(type(_inferWaiter(gen_inst_r)), waiterType)
-        
+        assert type(_inferWaiter(gen_inst_r)) == waiterType
+
         gen_inst_s = genFunc(a, b, c, d, s)
-        if not isinstance(gen_inst_s, GeneratorType): # decorator type
+        if not isinstance(gen_inst_s, GeneratorType):  # decorator type
             gen_inst_s = gen_inst_s.gen
 
         def stimulus():
             for i in range(1000):
                 yield delay(randrange(1, 10))
                 if randrange(2):
                     a.next = randrange(32)
@@ -153,26 +160,26 @@
                 c.next = randrange(2)
                 d.next = randrange(2)
             raise StopSimulation
 
         def check():
             while 1:
                 yield a, b, c, r, s
-                self.assertEqual(r, s)
+                assert r == s
 
         return gen_inst_r, _Waiter(gen_inst_s), _Waiter(stimulus()), _Waiter(check())
 
     def testSignal1(self):
         sim = Simulation(self.bench(SignalFunc1, _SignalWaiter))
         sim.run()
-        
+
     def testSignal2(self):
         sim = Simulation(self.bench(SignalFunc2, _SignalWaiter))
         sim.run()
-        
+
     def testSignalTuple1(self):
         sim = Simulation(self.bench(SignalTupleFunc1, _SignalTupleWaiter))
         sim.run()
 
     def testSignalTuple2(self):
         sim = Simulation(self.bench(SignalTupleFunc2, _SignalTupleWaiter))
         sim.run()
@@ -180,15 +187,15 @@
     def testDelay(self):
         sim = Simulation(self.bench(DelayFunc, _DelayWaiter))
         sim.run()
 
     def testEdge1(self):
         sim = Simulation(self.bench(EdgeFunc1, _EdgeWaiter))
         sim.run()
-        
+
     def testEdge2(self):
         sim = Simulation(self.bench(EdgeFunc2, _EdgeWaiter))
         sim.run()
 
     def testEdgeTuple1(self):
         sim = Simulation(self.bench(EdgeTupleFunc1, _EdgeTupleWaiter))
         sim.run()
@@ -196,11 +203,7 @@
     def testEdgeTuple2(self):
         sim = Simulation(self.bench(EdgeTupleFunc2, _EdgeTupleWaiter))
         sim.run()
 
     def testGeneral(self):
         sim = Simulation(self.bench(GeneralFunc, _Waiter))
         sim.run()
-
-
-if __name__ == "__main__":
-    unittest.main()
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_misc.py` & `myhdl-0.9.0/myhdl/test/core/test_misc.py`

 * *Files 10% similar despite different names*

```diff
@@ -14,47 +14,47 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for Signal """
-
+from __future__ import absolute_import
 
 import random
-from random import randrange
-random.seed(1) # random, but deterministic
-from types import GeneratorType
-
-import unittest
-from unittest import TestCase
 
 from myhdl import instance, instances
 
+random.seed(1)  # random, but deterministic
+
+
 def A(n):
     @instance
     def logic():
         yield None
     return logic
 
+
 def B(n):
     @instance
     def logic():
         yield None
     return logic
 
+
 def C(n):
     A_1 = A(1)
     A_2 = A(2)
     B_1 = B(1)
     return A_1, A_2, B_1
 
 g = 3
 
-class InstancesTest(TestCase):
+
+class TestInstances:
 
     def testInstances(self):
 
         @instance
         def D_1():
             yield None
         d = 1
@@ -65,14 +65,10 @@
         b = "string"
         C_1 = C(1)
         c = {}
 
         i = instances()
         # can't just construct an expected list;
         # that would become part of the instances also!
-        self.assertEqual(len(i), 4)
+        assert len(i) == 4
         for e in (D_1, A_1, B_1, C_1):
-            self.assert_(e in i)
-
-
-if __name__ == "__main__":
-    unittest.main()
+            assert e in i
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_intbv.py` & `myhdl-0.9.0/myhdl/test/core/test_intbv.py`

 * *Files 18% similar despite different names*

```diff
@@ -14,77 +14,85 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the intbv unit tests. """
+from __future__ import absolute_import
 
-
-import unittest
-from unittest import TestCase
+import operator
 import random
-from random import randrange
-random.seed(2) # random, but deterministic
 import sys
-maxint = sys.maxint
-import operator
 from copy import copy, deepcopy
+from random import randrange
+
+import pytest
 
+from myhdl._compat import integer_types, long
 from myhdl._intbv import intbv
 
-class TestIntbvInit(TestCase):
+random.seed(2)  # random, but deterministic
+maxint = sys.maxsize
+
+
+class TestIntbvInit:
     def testDefaultValue(self):
-        self.assertEqual(intbv(), 0)
-    
+        assert intbv() == 0
+
 
 def getItem(s, i):
     ext = '0' * (i-len(s)+1)
     exts = ext + s
     si = len(exts)-1-i
     return exts[si]
 
+
 def getSlice(s, i, j):
     ext = '0' * (i-len(s)+1)
     exts = ext + s
     si = len(exts)-i
     sj = len(exts)-j
     return exts[si:sj]
 
+
 def getSliceLeftOpen(s, j):
     ext = '0' * (j-len(s)+1)
     exts = ext + s
     if j:
         return exts[:-j]
     else:
         return exts
 
+
 def setItem(s, i, val):
     ext = '0' * (i-len(s)+1)
     exts = ext + s
     si = len(exts)-1-i
     return exts[:si] + val + exts[si+1:]
 
+
 def setSlice(s, i, j, val):
     ext = '0' * (i-len(s)+1)
     exts = ext + s
     si = len(exts)-i
     sj = len(exts)-j
     return exts[:si] + val[si-sj:] + exts[sj:]
 
+
 def setSliceLeftOpen(s, j, val):
     ext = '0' * (j-len(s)+1)
     exts = ext + s
     if j:
         return val + exts[-j:]
     else:
         return val
-    
 
-class TestIntBvIndexing(TestCase):
+
+class TestIntBvIndexing:
 
     def seqsSetup(self):
         seqs = ["0", "1", "000", "111", "010001", "110010010", "011010001110010"]
         seqs.extend(["0101010101", "1010101010", "00000000000", "11111111111111"])
         seqs.append("11100101001001101000101011011101001101")
         seqs.append("00101011101001011111010100010100100101010001001")
         self.seqs = seqs
@@ -100,55 +108,54 @@
             n = long(s, 2)
             bv = intbv(n)
             bvi = intbv(~n)
             for i in range(len(s)+20):
                 ref = long(getItem(s, i), 2)
                 res = bv[i]
                 resi = bvi[i]
-                self.assertEqual(res, ref)
-                self.assertEqual(type(res), bool)
-                self.assertEqual(resi, ref^1)
-                self.assertEqual(type(resi), bool)
+                assert res == ref
+                assert type(res) == bool
+                assert resi == ref^1
+                assert type(resi) == bool
 
     def testGetSlice(self):
         self.seqsSetup()
         for s in self.seqs:
             n = long(s, 2)
             bv = intbv(n)
             bvi = intbv(~n)
             for i in range(1, len(s)+20):
                 for j in range(0,len(s)+20):
                     try:
                         res = bv[i:j]
                         resi = bvi[i:j]
                     except ValueError:
-                        self.assert_(i<=j)
+                        assert i<=j
                         continue
                     ref = long(getSlice(s, i, j), 2)
-                    self.assertEqual(res, ref)
-                    self.assertEqual(type(res), intbv)
+                    assert res == ref
+                    assert type(res) == intbv
                     mask = (2**(i-j))-1
-                    self.assertEqual(resi, ref ^ mask)
-                    self.assertEqual(type(resi), intbv)
-                    
+                    assert resi == ref ^ mask
+                    assert type(resi) == intbv
+
     def testGetSliceLeftOpen(self):
         self.seqsSetup()
         for s in self.seqs:
             n = long(s, 2)
             bv = intbv(n)
             bvi = intbv(~n)
             for j in range(0,len(s)+20):
                 res = bv[:j]
                 resi = bvi[:j]
                 ref = long(getSliceLeftOpen(s, j), 2)
-                self.assertEqual(res, ref)
-                self.assertEqual(type(res), intbv)
-                self.assertEqual(resi+ref, -1)
-                self.assertEqual(type(res), intbv)
-                        
+                assert res == ref
+                assert type(res) == intbv
+                assert resi+ref == -1
+                assert type(res) == intbv
 
     def testSetItem(self):
         self.seqsSetup()
         for s in self.seqs:
             n = long(s, 2)
             for it in (int, intbv):
                 for i in range(len(s)+20):
@@ -161,22 +168,22 @@
                     bv1[i] = it(1)
                     bv0i[i] = it(0)
                     bv1i[i] = it(1)
                     ref0 = long(setItem(s, i, '0'), 2)
                     ref1 = long(setItem(s, i, '1'), 2)
                     ref0i = ~long(setItem(s, i, '1'), 2)
                     ref1i = ~long(setItem(s, i, '0'), 2)
-                    self.assertEqual(bv0, ref0)
-                    self.assertEqual(bv1, ref1)
-                    self.assertEqual(bv0i, ref0i)
-                    self.assertEqual(bv1i, ref1i)
-                
+                    assert bv0 == ref0
+                    assert bv1 == ref1
+                    assert bv0i == ref0i
+                    assert bv1i == ref1i
+
     def testSetSlice(self):
         self.seqsSetup()
-        toggle = 0 
+        toggle = 0
         for s in self.seqs:
             n = long(s, 2)
             for i in range(1, len(s)+5):
                 for j in range(0, len(s)+5):
                     for v in self.seqv:
                         ext = '0' * (i-j -len(v))
                         extv = ext + v
@@ -185,53 +192,52 @@
                         val = long(v, 2)
                         toggle ^= 1
                         if toggle:
                             val = intbv(val)
                         try:
                             bv[i:j] = val
                         except ValueError:
-                            self.assert_(i<=j or val >= 2**(i-j))
+                            assert i<=j or val >= 2**(i-j)
                             continue
                         else:
                             ref = long(setSlice(s, i, j, extv), 2)
-                            self.assertEqual(bv, ref)
+                            assert bv == ref
                         mask = (2**(i-j))-1
                         vali = val ^ mask
                         try:
                             bvi[i:j] = vali
                         except ValueError:
-                            self.assert_(vali >= 2**(i-j))
+                            assert vali >= 2**(i-j)
                             continue
                         else:
                             refi = ~long(setSlice(s, i, j, extv), 2)
-                            self.assertEqual(bvi, refi)
-                            
+                            assert bvi == refi
+
     def testSetSliceLeftOpen(self):
         self.seqsSetup()
-        toggle = 0 
+        toggle = 0
         for s in self.seqs:
             n = long(s, 2)
             for j in range(0, len(s)+5):
                 for v in self.seqv:
                     bv = intbv(n)
                     bvi = intbv(~n)
                     val = long(v, 2)
                     toggle ^= 1
                     if toggle:
                         val = intbv(val)
                     bv[:j] = val
                     bvi[:j] = -1-val
                     ref = long(setSliceLeftOpen(s, j, v), 2)
-                    self.assertEqual(bv, ref)
+                    assert bv == ref
                     refi = ~long(setSliceLeftOpen(s, j, v), 2)
-                    self.assertEqual(bvi, refi)
-    
-                            
+                    assert bvi == refi
 
-class TestIntBvAsInt(TestCase):
+
+class TestIntBvAsInt:
 
     def seqSetup(self, imin, imax, jmin=0, jmax=None):
         seqi = [imin, imin,   12, 34]
         seqj = [jmin, 12  , jmin, 34]
         if not imax and not jmax:
             l = 2222222222222222222222222222
             seqi.append(l)
@@ -257,328 +263,304 @@
                 j = randrange(maxint) + randrange(maxint)
             else:
                 j = randrange(jmin, jmax)
             seqi.append(i)
             seqj.append(j)
         self.seqi = seqi
         self.seqj = seqj
-        
+
     def binaryCheck(self, op, imin=0, imax=None, jmin=0, jmax=None):
         self.seqSetup(imin=imin, imax=imax, jmin=jmin, jmax=jmax)
         for i, j in zip(self.seqi, self.seqj):
             bi = intbv(long(i))
             bj = intbv(j)
             ref = op(long(i), j)
             r1 = op(bi, j)
             r2 = op(long(i), bj)
             r3 = op(bi, bj)
             #self.assertEqual(type(r1), intbv)
             #self.assertEqual(type(r2), intbv)
             #self.assertEqual(type(r3), intbv)
-            self.assertEqual(r1, ref)
-            self.assertEqual(r2, ref)
-            self.assertEqual(r3, ref)
+            assert r1 == ref
+            assert r2 == ref
+            assert r3 == ref
 
     def augmentedAssignCheck(self, op, imin=0, imax=None, jmin=0, jmax=None):
         self.seqSetup(imin=imin, imax=imax, jmin=jmin, jmax=jmax)
         for i, j in zip(self.seqi, self.seqj):
             bj = intbv(j)
             ref = long(i)
-            exec("ref %s j" % op)
+            ref = op(ref, j)
             r1 = bi1 = intbv(long(i))
-            exec("r1 %s j" % op)
+            r1 = op(r1, j)
             r2 = long(i)
-            exec("r2 %s bj" % op)
+            r2 = op(r2, bj)
             r3 = bi3 = intbv(long(i))
-            exec("r3 %s bj" % op)
-            self.assertEqual(type(r1), intbv)
-            self.assertEqual(type(r3), intbv)
-            self.assertEqual(r1, ref)
-            self.assertEqual(r2, ref)
-            self.assertEqual(r3, ref)
-            self.assert_(r1 is bi1)
-            self.assert_(r3 is bi3)
-            
+            r3 = op(r3, bj)
+            assert type(r1) == intbv
+            assert type(r3) == intbv
+            assert r1 == ref
+            assert r2 == ref
+            assert r3 == ref
+            assert r1 is bi1
+            assert r3 is bi3
+
     def unaryCheck(self, op, imin=0, imax=None):
         self.seqSetup(imin=imin, imax=imax)
         for i in self.seqi:
             bi = intbv(i)
             ref = op(i)
             r1 = op(bi)
             #self.assertEqual(type(r1), intbv)
-            self.assertEqual(r1, ref)
-            
+            assert r1 == ref
+
     def conversionCheck(self, op, imin=0, imax=None):
         self.seqSetup(imin=imin, imax=imax)
         for i in self.seqi:
             bi = intbv(i)
             ref = op(i)
             r1 = op(bi)
-            self.assertEqual(type(r1), type(ref))
-            self.assertEqual(r1, ref)
-            
+            assert type(r1) == type(ref)
+            assert r1 == ref
+
     def comparisonCheck(self, op, imin=0, imax=None, jmin=0, jmax=None):
         self.seqSetup(imin=imin, imax=imax, jmin=jmin, jmax=jmax)
         for i, j in zip(self.seqi, self.seqj):
             bi = intbv(i)
             bj = intbv(j)
-            exec("ref = i %s j" % op)
-            exec("r1 = bi %s j" % op)
-            exec("r2 = i %s bj" % op)
-            exec("r3 = bi %s bj" % op)
-            self.assertEqual(r1, ref)
-            self.assertEqual(r2, ref)
-            self.assertEqual(r3, ref)
+            ref = op(i, j)
+            r1 = op(bi, j)
+            r2 = op(i, bj)
+            r3 = op(bi, bj)
+            assert r1 == ref
+            assert r2 == ref
+            assert r3 == ref
 
     def testAdd(self):
         self.binaryCheck(operator.add)
 
     def testSub(self):
         self.binaryCheck(operator.sub)
 
     def testMul(self):
-        self.binaryCheck(operator.mul, imax=maxint) # XXX doesn't work for long i???
+        self.binaryCheck(operator.mul, imax=maxint)  # XXX doesn't work for long i???
+
+    def testTrueDiv(self):
+        self.binaryCheck(operator.truediv, jmin=1)
 
-    def testDiv(self):
-        self.binaryCheck(operator.div, jmin=1)
-        
     def testFloorDiv(self):
         self.binaryCheck(operator.floordiv, jmin=1)
-        
+
     def testMod(self):
         self.binaryCheck(operator.mod, jmin=1)
 
     def testPow(self):
         self.binaryCheck(pow, jmax=64)
 
     def testLShift(self):
         self.binaryCheck(operator.lshift, jmax=256)
-        
+
     def testRShift(self):
         self.binaryCheck(operator.rshift, jmax=256)
 
     def testAnd(self):
         self.binaryCheck(operator.and_)
 
     def testOr(self):
         self.binaryCheck(operator.or_)
-        
+
     def testXor(self):
         self.binaryCheck(operator.xor)
 
     def testIAdd(self):
-        self.augmentedAssignCheck("+=")
+        self.augmentedAssignCheck(operator.iadd)
 
     def testISub(self):
-        self.augmentedAssignCheck("-=")
-        
+        self.augmentedAssignCheck(operator.isub)
+
     def testIMul(self):
-        self.augmentedAssignCheck("*=", imax=maxint) #XXX doesn't work for long i???
-        
+        self.augmentedAssignCheck(operator.imul, imax=maxint)  # XXX doesn't work for long i???
+
     def testIFloorDiv(self):
-        self.augmentedAssignCheck("//=", jmin=1)
-        
+        self.augmentedAssignCheck(operator.ifloordiv, jmin=1)
+
     def testIMod(self):
-        self.augmentedAssignCheck("%=", jmin=1)
+        self.augmentedAssignCheck(operator.imod, jmin=1)
 
     def testIPow(self):
-        self.augmentedAssignCheck("**=", jmax=64)
+        self.augmentedAssignCheck(operator.ipow, jmax=64)
 
     def testIAnd(self):
-        self.augmentedAssignCheck("&=")
-        
+        self.augmentedAssignCheck(operator.iand)
+
     def testIOr(self):
-        self.augmentedAssignCheck("|=")
-        
+        self.augmentedAssignCheck(operator.ior)
+
     def testIXor(self):
-        self.augmentedAssignCheck("^=")
-        
+        self.augmentedAssignCheck(operator.ixor)
+
     def testILShift(self):
-        self.augmentedAssignCheck("<<=", jmax=256)
-        
+        self.augmentedAssignCheck(operator.ilshift, jmax=256)
+
     def testIRShift(self):
-        self.augmentedAssignCheck(">>=", jmax=256)
+        self.augmentedAssignCheck(operator.irshift, jmax=256)
 
     def testNeg(self):
         self.unaryCheck(operator.neg)
-        
+
     def testNeg(self):
         self.unaryCheck(operator.pos)
 
     def testAbs(self):
         self.unaryCheck(operator.abs)
 
     def testInvert(self):
         self.unaryCheck(operator.inv)
 
     def testInt(self):
         self.conversionCheck(int, imax=maxint)
-        
+
     def testLong(self):
         self.conversionCheck(long)
-        
+
     def testFloat(self):
         self.conversionCheck(float)
 
     # XXX __complex__ seems redundant ??? (complex() works as such?)
-  
+
     def testOct(self):
         self.conversionCheck(oct)
-        
+
     def testHex(self):
         self.conversionCheck(hex)
 
     def testLt(self):
-        self.comparisonCheck("<")
+        self.comparisonCheck(operator.lt)
+
     def testLe(self):
-        self.comparisonCheck("<=")
+        self.comparisonCheck(operator.le)
+
     def testGt(self):
-        self.comparisonCheck(">")
+        self.comparisonCheck(operator.gt)
+
     def testGe(self):
-        self.comparisonCheck(">=")
+        self.comparisonCheck(operator.ge)
+
     def testEq(self):
-        self.comparisonCheck("==")
+        self.comparisonCheck(operator.eq)
+
     def testNe(self):
-        self.comparisonCheck("!=")
-        
-              
-class TestIntbvBounds(TestCase):
-    
+        self.comparisonCheck(operator.ne)
+
+
+class TestIntbvBounds:
+
     def testConstructor(self):
-        self.assertEqual(intbv(40, max=54), 40)
-        try:
+        assert intbv(40, max=54) == 40
+        with pytest.raises(ValueError):
             intbv(40, max=27)
-        except ValueError:
-            pass
-        else:
-            self.fail()
-        self.assertEqual(intbv(25, min=16), 25)
-        try:
+
+        assert intbv(25, min=16) == 25
+        with pytest.raises(ValueError):
             intbv(25, min=27)
-        except ValueError:
-            pass
-        else:
-            self.fail()
 
     def testSliceAssign(self):
         a = intbv(min=-24, max=34)
         for i in (-24, -2, 13, 33):
             for k in (6, 9, 10):
                 a[:] = 0
                 a[k:] = i
-                self.assertEqual(a, i)
+                assert a == i
         for i in (-25, -128, 34, 35, 229):
             for k in (0, 9, 10):
-                try:
+                with pytest.raises(ValueError):
                     a[k:] = i
-                except ValueError:
-                    pass
-                else:
-                    self.fail()
+
         a = intbv(5)[8:]
         for v in (0, 2**8-1, 100):
             a[:] = v
         for v in (-1, 2**8, -10, 1000):
-            try:
+            with pytest.raises(ValueError):
                 a[:] = v
-            except ValueError:
-                pass
-            else:
-                self.fail()
 
     def checkBounds(self, i, j, op):
         a = intbv(i)
-        self.assertEqual(a, i) # just to be sure
+        assert a == i  # just to be sure
         try:
             exec("a %s long(j)" % op)
         except (ZeroDivisionError, ValueError):
-            return # prune
-        if not isinstance(a._val, (int, long)):
-            return # prune
+            return  # prune
+        if not isinstance(a._val, integer_types):
+            return  # prune
         if abs(a) > maxint * maxint:
-            return # keep it reasonable
+            return  # keep it reasonable
         if a > i:
             b = intbv(i, min=i, max=a+1)
             for m in (i+1, a):
                 b = intbv(i, min=i, max=m)
-                try:
+                with pytest.raises(ValueError):
                     exec("b %s long(j)" % op)
-                except ValueError:
-                    pass
-                else:
-                    self.fail()
         elif a < i :
             b = intbv(i, min=a, max=i+1)
-            exec("b %s long(j)" % op) # should be ok
+            exec("b %s long(j)" % op)  # should be ok
             for m in (a+1, i):
                 b = intbv(i, min=m, max=i+1)
-                try:
+                with pytest.raises(ValueError):
                     exec("b %s long(j)" % op)
-                except ValueError:
-                    pass
-                else:
-                    self.fail()
-        else: # a == i
+        else:  # a == i
             b = intbv(i, min=i, max=i+1)
-            exec("b %s long(j)" % op) # should be ok
-            
+            exec("b %s long(j)" % op)  # should be ok
+
     def checkOp(self, op):
         for i in (0, 1, -1, 2, -2, 16, -24, 129, -234, 1025, -15660):
             for j in (0, 1, -1, 2, -2, 9, -15, 123, -312, 2340, -23144):
                 self.checkBounds(i, j, op)
-                
+
     def testIAdd(self):
         self.checkOp("+=")
 
     def testISub(self):
         self.checkOp("-=")
-        
+
     def testIMul(self):
-        self.checkOp("*=") 
-        
+        self.checkOp("*=")
+
     def testIFloorDiv(self):
         self.checkOp("//=")
-        
+
     def testIMod(self):
         self.checkOp("%=")
 
     def testIPow(self):
         self.checkOp("**=")
 
     def testIAnd(self):
         self.checkOp("&=")
-        
+
     def testIOr(self):
         self.checkOp("|=")
-        
+
     def testIXor(self):
         self.checkOp("^=")
-        
+
     def testILShift(self):
         self.checkOp("<<=")
-        
+
     def testIRShift(self):
         self.checkOp(">>=")
 
 
-class TestIntbvCopy(TestCase):
+class TestIntbvCopy:
 
     def testCopy(self):
 
         for n in (intbv(), intbv(34), intbv(-12, min=-15), intbv(45, max=65),
                   intbv(23, min=2, max=47), intbv(35)[3:]):
             a = intbv(n)
             b = copy(n)
             c = deepcopy(n)
             for m in (a, b, c):
-                self.assertEqual(n, m)
-                self.assertEqual(n._val, m._val)
-                self.assertEqual(n.min, m.min)
-                self.assertEqual(n.max, m.max)
-                self.assertEqual(len(n), len(m))
-
-        
-
-if __name__ == "__main__":
-    unittest.main()
-       
-        
+                assert n == m
+                assert n._val == m._val
+                assert n.min == m.min
+                assert n.max == m.max
+                assert len(n) == len(m)
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_always.py` & `myhdl-0.9.0/myhdl/test/core/test_always.py`

 * *Files 15% similar despite different names*

```diff
@@ -14,93 +14,67 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this librardy; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for the @always decorator """
+from __future__ import absolute_import
 
-
-import random
 from random import randrange
-# random.seed(3) # random, but deterministic
 
-import unittest
-from unittest import TestCase
-import inspect
-
-from myhdl import Signal, Simulation, instances, AlwaysError, \
-                  intbv, delay, StopSimulation, now
-
-from myhdl._always import always, _Always, _error
-
-from myhdl._Waiter import _inferWaiter, _Waiter
-from myhdl._Waiter import _SignalWaiter,_SignalTupleWaiter, _DelayWaiter, \
-                          _EdgeWaiter, _EdgeTupleWaiter
+from myhdl import (AlwaysError, Signal, Simulation, StopSimulation, delay,
+                   instances, intbv, now)
+from myhdl._always import _error, always
+from myhdl._Waiter import (_DelayWaiter, _EdgeTupleWaiter, _EdgeWaiter,
+                           _SignalTupleWaiter, _SignalWaiter, _Waiter)
+from utils import raises_kind
+
+# random.seed(3) # random, but deterministic
 
 
 QUIET=1
 
+
 def g():
     pass
 
 x = Signal(0)
 
-class AlwaysCompilationTest(TestCase):
-    
+
+class TestAlwaysCompilation:
 
     def testArgIsFunction(self):
         h = 5
-        try:
+        with raises_kind(AlwaysError, _error.ArgType):
             always(delay(3))(h)
-        except AlwaysError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        else:
-            self.fail()
-    
+
     def testArgIsNormalFunction(self):
-        try:
+        with raises_kind(AlwaysError, _error.ArgType):
             @always(delay(3))
             def h():
                 yield None
-        except AlwaysError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        else:
-            self.fail()
 
     def testArgHasNoArgs(self):
-        try:
+        with raises_kind(AlwaysError, _error.NrOfArgs):
             @always(delay(3))
             def h(n):
                 return n
-        except AlwaysError, e:
-            self.assertEqual(e.kind, _error.NrOfArgs)
-        else:
-            self.fail()
 
     def testDecArgType1(self):
-        try:
+        with raises_kind(AlwaysError, _error.DecArgType):
             @always
             def h(n):
                 return n
-        except AlwaysError, e:
-            self.assertEqual(e.kind, _error.DecArgType)
-        else:
-            self.fail()
 
     def testDecArgType2(self):
-        try:
+        with raises_kind(AlwaysError, _error.DecArgType):
             @always(g)
             def h(n):
                 return n
-        except AlwaysError, e:
-            self.assertEqual(e.kind, _error.DecArgType)
-        else:
-            self.fail()
-
 
 
 def SignalFunc1(a, b, c, d, r):
 
     @always(a)
     def logic():
         r.next = a + b + c + d
@@ -141,32 +115,31 @@
     def logic():
         r.next = a + b + c + d
 
     return logic
 
 
 def GeneralFunc(a, b, c, d, r):
-    
+
     @always(c.posedge, d)
     def logic():
         r.next = a + b + c + d
 
     return logic
-    
 
 
-class InferWaiterTest(TestCase):
+class TestInferWaiter:
 
     def bench(self, MyHDLFunc, waiterType):
 
         a, b, c, d, r, s = [Signal(intbv(0)) for i in range(6)]
 
         inst_r = MyHDLFunc(a, b, c, d, r)
-        self.assertEqual(type(inst_r.waiter), waiterType)
-        
+        assert type(inst_r.waiter) == waiterType
+
         inst_s = MyHDLFunc(a, b, c, d, s)
 
         def stimulus():
             for i in range(1000):
                 yield delay(randrange(1, 10))
                 if randrange(2):
                     a.next = randrange(32)
@@ -175,40 +148,34 @@
                 c.next = randrange(2)
                 d.next = randrange(2)
             raise StopSimulation
 
         def check():
             while 1:
                 yield a, b, c, r, s
-                self.assertEqual(r, s)
+                assert r == s
 
         return inst_r, _Waiter(inst_s.gen), _Waiter(stimulus()), _Waiter(check())
 
     def testSignal1(self):
         sim = Simulation(self.bench(SignalFunc1, _SignalWaiter))
         sim.run()
-        
+
     def testSignalTuple1(self):
         sim = Simulation(self.bench(SignalTupleFunc1, _SignalTupleWaiter))
         sim.run()
 
     def testDelay(self):
         sim = Simulation(self.bench(DelayFunc, _DelayWaiter))
         sim.run()
 
     def testEdge1(self):
         sim = Simulation(self.bench(EdgeFunc1, _EdgeWaiter))
         sim.run()
-        
+
     def testEdgeTuple1(self):
         sim = Simulation(self.bench(EdgeTupleFunc1, _EdgeTupleWaiter))
         sim.run()
-        
+
     def testGeneral(self):
         sim = Simulation(self.bench(GeneralFunc, _Waiter))
         sim.run()
-
-
-
-if __name__ == "__main__":
-    unittest.main()
-
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_modbv.py` & `myhdl-0.9.0/myhdl/test/core/test_modbv.py`

 * *Files 23% similar despite different names*

```diff
@@ -14,66 +14,54 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the modbv unit tests. """
+from __future__ import absolute_import
 
-
-import unittest
-from unittest import TestCase
+import pytest
 
 from myhdl._intbv import intbv
 from myhdl._modbv import modbv
 
-class TestModbvWrap(TestCase):
+
+class TestModbvWrap:
 
     def testWrap(self):
         x = modbv(0, min=-8, max=8)
         x[:] = x + 1
-        self.assertEqual(1, x)
+        assert 1 == x
         x[:] = x + 2
-        self.assertEqual(3, x)
+        assert 3 == x
         x[:] = x + 5
-        self.assertEqual(-8, x)
+        assert -8 == x
         x[:] = x + 1
-        self.assertEqual(-7, x)
+        assert -7 == x
         x[:] = x - 5
-        self.assertEqual(4, x)
+        assert 4 == x
         x[:] = x - 4
-        self.assertEqual(0, x)
+        assert 0 == x
         x[:] += 15
         x[:] = x - 1
-        self.assertEqual(-2, x)
-
+        assert -2 == x
 
     def testInit(self):
-        self.assertRaises(ValueError, intbv, 15, min=-8, max=8)
+        with pytest.raises(ValueError):
+            intbv(15, min=-8, max=8)
+
         x = modbv(15, min=-8, max=8)
-        self.assertEqual(-1, x)
+        assert -1 == x
 
         # Arbitrary boundraries support (no exception)
         modbv(5, min=-3, max=8)
-        
 
     def testNoWrap(self):
         # Validate the base class fails for the wraps
         x = intbv(0, min=-8, max=8)
-        try:
+        with pytest.raises(ValueError):
             x[:] += 15
-            self.fail()
-        except ValueError:
-            pass
 
         x = intbv(0, min=-8, max=8)
-        try:
+        with pytest.raises(ValueError):
             x[:] += 15
-            self.fail()
-        except ValueError:
-            pass
-        
-
-if __name__ == "__main__":
-    unittest.main()
-       
-
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_signed.py` & `myhdl-0.9.0/myhdl/test/core/test_signed.py`

 * *Files 24% similar despite different names*

```diff
@@ -15,24 +15,22 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the intbv.signed() unit tests. """
-
-import unittest
-from unittest import TestCase
+from __future__ import absolute_import
 
 from random import randrange
 
 from myhdl import *
 
 
-class TestIntbvSigned(TestCase):
+class TestIntbvSigned:
     '''Test cases to verify the intbv.signed() member function'''
 
     def testPlainIntbvInstance(self):
         '''Test a plain intbv instance with .signed() 
 
         ----+----+----+----+----+----+----+----
            -3   -2   -1    0    1    2    3
@@ -55,217 +53,203 @@
         # complement value of the bits as specified by _nrbits.
         #
 
         # intbv with positive range, pos number, and msb not set, return signed()
         # Expect the number to be returned
         a = intbv(0x3b, min=0, max=0x7c)
         b = a.signed()
-        self.assertEqual(b, 0x3b)
+        assert b == 0x3b
 
         # intbv with positive range, pos number, and msb set, return signed()
         # test various bit patterns to see that the 2's complement
         # conversion works correct
         # Expect the number to be converted to a negative number
         a = intbv(7, min=0, max=8)
         b = a.signed()
-        self.assertEqual(b, -1)
+        assert b == -1
 
         a = intbv(6, min=0, max=8)
         b = a.signed()
-        self.assertEqual(b, -2)
+        assert b == -2
 
         a = intbv(5, min=0, max=8)
         b = a.signed()
-        self.assertEqual(b, -3)
+        assert b == -3
 
         # set bit #3 and increase the range so that the set bit is considered
         # the sign bit. Here min = 0
         # Expect to return -4
         a = intbv(4, min=0, max=5)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         a = intbv(4, min=0, max=6)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         a = intbv(4, min=0, max=7)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         a = intbv(4, min=0, max=8)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         # here it is not the sign bit anymore
         # Expect the value to be 4
         a = intbv(4, min=0, max=9)
         b = a.signed()
-        self.assertEqual(b, 4)
+        assert b == 4
 
         # set bit #3 and increase the range so that the set bit is considered
         # the sign bit. Here min > 0
         # Expect to return -4
         a = intbv(4, min=1, max=5)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         a = intbv(4, min=2, max=6)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         a = intbv(4, min=3, max=7)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         a = intbv(4, min=4, max=8)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         # again with min > 0, here it is not the sign bit anymore
         # Expect the value to be 4
         a = intbv(4, min=2, max=9)
         b = a.signed()
-        self.assertEqual(b, 4)
+        assert b == 4
 
         # intbv with positive range, value = 0, return signed()
         # Expect the number to be returned
         a = intbv(0, min=0, max=0x8)
         b = a.signed()
-        self.assertEqual(b, 0)
-
+        assert b == 0
 
         #~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
         # in these cases the .signed() function should classify the
         # value of the intbv instance as signed and return the value as is
         #
 
         # intbv without range, pos number, return signed()
         # Expect value to be returned as is
         a = intbv(8)
         b = a.signed()
-        self.assertEqual(b, 8)
+        assert b == 8
 
         # intbv without range, neg number, return signed()
         # Expect value to be returned as is
         a = intbv(-8)
         b = a.signed()
-        self.assertEqual(b, -8)
+        assert b == -8
 
         # set bit #3 and increase the range that the set bit is actually the
         # msb, but due to the negative range not considered signed
         # Expect to return 4
         a = intbv(4, min=-1, max=5)
         b = a.signed()
-        self.assertEqual(b, 4)
+        assert b == 4
 
         a = intbv(4, min=-1, max=6)
         b = a.signed()
-        self.assertEqual(b, 4)
+        assert b == 4
 
         a = intbv(4, min=-1, max=7)
         b = a.signed()
-        self.assertEqual(b, 4)
+        assert b == 4
 
         a = intbv(4, min=-1, max=8)
         b = a.signed()
-        self.assertEqual(b, 4)
+        assert b == 4
 
         # intbv with negative range, pos number, and msb set, return signed()
         # Expect the number to returned as is
         a = intbv(7, min=-1, max=8)
         b = a.signed()
-        self.assertEqual(b, 7)
+        assert b == 7
 
         a = intbv(6, min=-1, max=8)
         b = a.signed()
-        self.assertEqual(b, 6)
+        assert b == 6
 
         a = intbv(5, min=-1, max=8)
         b = a.signed()
-        self.assertEqual(b, 5)
-
+        assert b == 5
 
         # intbv with symmetric (min = -max) range, pos value, msb set
         # return signed()
         # Expect value returned as is
         a = intbv(4, min=-8, max=8)
         b = a.signed()
-        self.assertEqual(b, 4)
+        assert b == 4
 
         # intbv with symmetric (min = -max) range, neg value,
         # return signed()
         # Expect value returned as is
         a = intbv(-4, min=-8, max=8)
         b = a.signed()
-        self.assertEqual(b, -4)
+        assert b == -4
 
         # intbv with symmetric (min=-max) range, value = 0,
         # return signed()
         # Expect value returned as is
         a = intbv(0, min=-8, max=8)
         b = a.signed()
-        self.assertEqual(b, 0)
-
+        assert b == 0
 
-  
     def testSlicedSigned(self):
         '''Test a slice with .signed()
 
         This test can actually be simplified, as a slice will always have
         min=0 and max > min, which will result in an intbv instance that
         will be considered unsigned by the intbv.signed() function.
         '''
         a = intbv(4, min=-8, max=8)
         b = a[4:]
-        self.assertEqual(b, 4)
+        assert b == 4
         b = a[4:].signed()
-        self.assertEqual(b, 4)    # msb is not set with a 4 bit slice
+        assert b == 4    # msb is not set with a 4 bit slice
 
         b = a[3:]
-        self.assertEqual(b, 4)
+        assert b == 4
         b = a[3:].signed()
-        self.assertEqual(b, -4)   # msb is set with 3 bits sliced
-
+        assert b == -4   # msb is set with 3 bits sliced
 
     def testSignedConcat(self):
         '''Test the .signed() function with the concatenate function'''
 
         # concat 3 bits
         # Expect the signed function to return a negative value
         a = concat(True, True, True).signed()
-        self.assertEqual(a, -1)
+        assert a == -1
 
         # concate a 3 bit intbv with msb set and two bits
         # Expect a negative number
         b = concat(intbv(5,min=0,max=8), True, True).signed()
-        self.assertEqual(b, -9)
-
+        assert b == -9
 
     def checkInvariants(self, a):
         """Check invariants of signed operator."""
         W = len(a)
         b = intbv(a.signed())
         if W > 0:
-            self.assertEqual(a[W:], b[W:])
-            self.assertEqual(b[:W], -a[W-1])
+            assert a[W:] == b[W:]
+            assert b[:W] == -a[W-1]
         else:
-            self.assertEqual(a, b)
+            assert a == b
 
     def testRandom(self):
         NRTESTS = 1000
         for L in (10, 1000, 2**32, 2**68):
             for i in range(NRTESTS):
                 lo = randrange(-L, L)
                 hi = randrange(lo+1, 2*L)
                 v = randrange(lo, hi)
                 a = intbv(v, min=lo, max=hi)
                 self.checkInvariants(a)
                 self.checkInvariants(Signal(a))
-    
-
-
-########################################################################
-# main
-#
-if __name__ == "__main__":
-    unittest.main()
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_Simulation.py` & `myhdl-0.9.0/myhdl/test/core/test_Simulation.py`

 * *Files 10% similar despite different names*

```diff
@@ -14,140 +14,137 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run unit tests for Simulation """
+from __future__ import absolute_import
 
-
-import unittest
-from unittest import TestCase
 import random
 from random import randrange
-random.seed(1) # random, but deterministic
+from unittest import TestCase
 
-from myhdl import Simulation, SimulationError, now, delay, StopSimulation, join
-from myhdl import Signal, intbv
+from myhdl import (Signal, Simulation, SimulationError, StopSimulation, delay,
+                   intbv, join, now)
 from myhdl._Simulation import _error
+from utils import raises_kind
+
+random.seed(1)  # random, but deterministic
 
-from myhdl._simulator import _siglist
 
 QUIET=1
 
+
 class Shared:
     pass
 
+
 class SimArgs(TestCase):
     """ Simulation arguments """
+
     def test1(self):
-        try:
+        with raises_kind(SimulationError, _error.ArgType):
             Simulation(None)
-        except SimulationError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        except:
-            self.fail()
 
     def test2(self):
         def g():
             yield delay(10)
         i = g()
-        try:
+        with raises_kind(SimulationError, _error.DuplicatedArg):
             Simulation(i, i)
-        except SimulationError, e:
-            self.assertEqual(e.kind, _error.DuplicatedArg)
-        except:
-            self.fail()
-            
+
 
 class YieldNone(TestCase):
     """ Basic test of yield None behavior """
 
     def test1(self):
         def stimulus():
             a = Signal(0)
             yield delay(10)
             a.next = 1
             yield None
-            self.assertEqual(a.val, 0)
-            self.assertEqual(now(), 10)
+            assert a.val == 0
+            assert now() == 10
             yield delay(0)
-            self.assertEqual(a.val, 1)
-            self.assertEqual(now(), 10)
+            assert a.val == 1
+            assert now() == 10
         Simulation(stimulus()).run(quiet=QUIET)
 
     def test2(self):
         def stimulus():
             a = Signal(0)
             yield delay(10)
             a.next = 1
-            self.assertEqual(a.val, 0)
-            self.assertEqual(now(), 10)
+            assert a.val == 0
+            assert now() == 10
             yield None
             a.next = 0
-            self.assertEqual(a.val, 0)
-            self.assertEqual(now(), 10)
+            assert a.val == 0
+            assert now() == 10
             yield None
             a.next = 1
-            self.assertEqual(a.val, 0)
-            self.assertEqual(now(), 10)
+            assert a.val == 0
+            assert now() == 10
             yield delay(0)
-            self.assertEqual(a.val, 1)
-            self.assertEqual(now(), 10)
+            assert a.val == 1
+            assert now() == 10
         Simulation(stimulus()).run(quiet=QUIET)
 
     def test3(self):
         def stimulus():
             a = Signal(0)
             yield delay(10)
             a.next = 1
             yield None, delay(10)
-            self.assertEqual(a.val, 0)
-            self.assertEqual(now(), 10)
+            assert a.val == 0
+            assert now() == 10
             yield delay(0)
-            self.assertEqual(a.val, 1)
-            self.assertEqual(now(), 10)
+            assert a.val == 1
+            assert now() == 10
         Simulation(stimulus()).run(quiet=QUIET)
 
     def test4(self):
         def stimulus():
             a = Signal(0)
             yield delay(10)
+
             def gen():
                 yield delay(20)
                 a.next = 1
             yield None, gen()
-            self.assertEqual(a.val, 0)
-            self.assertEqual(now(), 10)
+            assert a.val == 0
+            assert now() == 10
             yield delay(25)
-            self.assertEqual(a.val, 1)
+            assert a.val == 1
         Simulation(stimulus()).run(quiet=QUIET)
-            
+
 
 class JoinMix(TestCase):
     """ Test of joins mixed with other clauses """
-         
+
     def test1(self):
         def stimulus():
             a = Signal(0)
+
             def gen():
                 yield join(delay(10), delay(20))
             yield gen(), delay(5)
-            self.assertEqual(now(), 5)
+            assert now() == 5
             yield a
-            self.fail("Incorrect run") # should not get here
+            raise AssertionError("Incorrect run")  # should not get here
         Simulation(stimulus()).run(quiet=QUIET)
-        
+
     def test2(self):
         def stimulus():
             a = Signal(0)
             yield join(delay(10), delay(20)), delay(5)
-            self.assertEqual(now(), 5)
+            assert now() == 5
             yield a
-            self.fail("Incorrect run") # should not get here
+            raise AssertionError("Incorrect run")  # should not get here
         Simulation(stimulus()).run(quiet=QUIET)
 
     def stimulus(self, a, b, c, d):
         yield delay(5)
         a.next = 1
         yield delay(5)
         a.next = 0
@@ -157,83 +154,92 @@
         b.next = 0
         c.next = 1
         yield delay(5)
         a.next = 0
         b.next = 1
         c.next = 0
         d.next = 1
-        
+
     def test3(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, b, c, d)
-            self.assertEqual(now(), 20)
+            assert now() == 20
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
-        
+
     def test4(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, b), join(c, d)
-            self.assertEqual(now(), 10)
+            assert now() == 10
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
-        
+
     def test5(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a), b, join(c, d)
-            self.assertEqual(now(), 5)
+            assert now() == 5
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
-        
+
     def test6(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, delay(20)), b, join(c, d)
-            self.assertEqual(now(), 10)
+            assert now() == 10
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
 
     def test7(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, delay(30)), join(c, d)
-            self.assertEqual(now(), 20)
+            assert now() == 20
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
 
     def test8(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, a.negedge)
-            self.assertEqual(now(), 10)
+            assert now() == 10
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
 
     def test9(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, a.negedge, c.posedge)
-            self.assertEqual(now(), 15)
+            assert now() == 15
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
 
     def test10(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, a)
-            self.assertEqual(now(), 5)
+            assert now() == 5
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
-        
+
     def test11(self):
         a, b, c, d = [Signal(0) for i in range(4)]
+
         def response():
             yield join(a, b.posedge, b.negedge, a)
-            self.assertEqual(now(), 15)
+            assert now() == 15
         Simulation(self.stimulus(a, b, c, d), response()).run(quiet=QUIET)
-          
+
 
 class JoinedGen(TestCase):
-    
+
     """ Basic test of yielding joined concurrent generators """
-    
+
     def bench(self):
         clk = Signal(0)
         sig1 = Signal(0)
         sig2 = Signal(0)
         td = 10
 
         def gen(s, n):
@@ -246,28 +252,28 @@
             offset = now()
             n0 = randrange(1, 50)
             n1 = randrange(1, 50)
             n2 = randrange(1, 50)
             sig1.next = 0
             sig2.next = 0
             yield join(delay(n0*td), gen(sig1, n1), gen(sig2, n2))
-            self.assertEqual(sig1.val, 1)
-            self.assertEqual(sig2.val, 1)
-            self.assertEqual(now(), offset + td * max(n0, n1, n2))
+            assert sig1.val == 1
+            assert sig2.val == 1
+            assert now() == offset + td * max(n0, n1, n2)
 
-        raise StopSimulation, "Joined concurrent generator yield"
+        raise StopSimulation("Joined concurrent generator yield")
 
     def testYieldJoinedGen(self):
         Simulation(self.bench()).run(quiet=QUIET)
-        
+
 
 class SignalUpdateFirst(TestCase):
-    
+
     """ Check that signal updates are done first, as in VHDL """
-    
+
     def bench(self):
 
         Q = Signal(0, delay=9)
         R = Signal(0, delay=10)
         S = Signal(0, delay=11)
 
         def process():
@@ -275,33 +281,33 @@
             R.next = 0
             S.next = 0
             yield delay(50)
             Q.next = 1
             R.next = 1
             S.next = 1
             yield delay(10)
-            self.assertEqual(Q.val, 1) # control
-            self.assertEqual(R.val, 1) # actual check
-            self.assertEqual(S.val, 0) # control
+            assert Q.val == 1  # control
+            assert R.val == 1  # actual check
+            assert S.val == 0  # control
             yield delay(1)
-            self.assertEqual(Q.val, 1) # control
-            self.assertEqual(R.val, 1) # control
-            self.assertEqual(S.val, 1) # control
-            raise StopSimulation, "Signal update test"
+            assert Q.val == 1  # control
+            assert R.val == 1  # control
+            assert S.val == 1  # control
+            raise StopSimulation("Signal update test")
 
         return process()
 
     def testSignalUpdateFirst(self):
         Simulation(self.bench()).run(quiet=QUIET)
-        
-        
+
+
 class YieldZeroDelay(TestCase):
-    
+
     """ Basic test of yielding a zero delay """
-    
+
     def bench(self):
         clk = Signal(0)
         sig1 = Signal(0)
         sig2 = Signal(0)
         td = 10
 
         def gen(s, n):
@@ -309,35 +315,35 @@
             for i in range(n):
                 yield delay(td)
             s.next = 1
 
         for i in range(100):
             offset = now()
             n1 = randrange(2, 10)
-            n2 = randrange(n1+1, 20) # n2 > n1
+            n2 = randrange(n1+1, 20)  # n2 > n1
             yield delay(0), gen(sig1, n1), gen(sig2, n2)
-            self.assertEqual(sig1.val, 0)
-            self.assertEqual(sig2.val, 0)
-            self.assertEqual(now(), offset + 0)
+            assert sig1.val == 0
+            assert sig2.val == 0
+            assert now() == offset + 0
             yield sig1.posedge
-            self.assertEqual(sig2.val, 0)
-            self.assertEqual(now(), offset + n1*td)
+            assert sig2.val == 0
+            assert now() == offset + n1*td
             yield sig2.posedge
-            self.assertEqual(now(), offset + n2*td)
-        
-        raise StopSimulation, "Zero delay yield"
+            assert now() == offset + n2*td
+
+        raise StopSimulation("Zero delay yield")
 
     def testYieldZeroDelay(self):
         Simulation(self.bench()).run(quiet=QUIET)
 
 
 class YieldConcurrentGen(TestCase):
-    
+
     """ Basic test of yielding concurrent generators """
-    
+
     def bench(self):
         clk = Signal(0)
         sig1 = Signal(0)
         sig2 = Signal(0)
         td = 10
 
         def gen(s, n):
@@ -345,36 +351,35 @@
             for i in range(n):
                 yield delay(td)
             s.next = 1
 
         for i in range(100):
             offset = now()
             n1 = randrange(2, 10)
-            n2 = randrange(n1+1, 20) # n2 > n1
+            n2 = randrange(n1+1, 20)  # n2 > n1
             yield delay(td), gen(sig1, n1), gen(sig2, n2)
-            self.assertEqual(sig1.val, 0)
-            self.assertEqual(sig2.val, 0)
-            self.assertEqual(now(), offset + td)
+            assert sig1.val == 0
+            assert sig2.val == 0
+            assert now() == offset + td
             yield sig1.posedge
-            self.assertEqual(sig2.val, 0)
-            self.assertEqual(now(), offset + n1*td)
+            assert sig2.val == 0
+            assert now() == offset + n1*td
             yield sig2.posedge
-            self.assertEqual(now(), offset + n2*td)
+            assert now() == offset + n2*td
 
-        raise StopSimulation, "Concurrent generator yield"
+        raise StopSimulation("Concurrent generator yield")
 
     def testYieldConcurrentGen(self):
         Simulation(self.bench()).run(quiet=QUIET)
 
-        
 
 class YieldGen(TestCase):
-    
+
     """ Basic test of yielding generators """
-    
+
     def bench(self):
 
         clk = Signal(0)
         shared = Shared()
         shared.cnt = 0
         shared.i = 0
         expected = []
@@ -383,47 +388,47 @@
         for i in range(300):
             l = []
             for j in range(randrange(1, 6)):
                 e = randrange(0, 5)
                 l.append(e)
                 expectedCnt += e
                 expected.append(expectedCnt)
-            nlists.append(l)                
+            nlists.append(l)
 
         def clkGen():
             while 1:
                 yield delay(10)
                 clk.next = 1
                 yield delay(10)
                 clk.next = 0
 
         def task(nlist):
             n = nlist.pop(0)
             for i in range(n):
                 yield clk.posedge
                 shared.cnt += 1
-            self.assertEqual(shared.cnt, expected[shared.i])
+            assert shared.cnt == expected[shared.i]
             shared.i += 1
             if nlist:
                 yield task(nlist)
-                
+
         def module():
             for nlist in nlists:
                 yield task(nlist)
-            self.assertEqual(shared.cnt, expected[-1])
-            raise StopSimulation, "Generator yield"
+            assert shared.cnt == expected[-1]
+            raise StopSimulation("Generator yield")
 
         return(module(), clkGen())
 
     def testYieldGen(self):
         Simulation(self.bench()).run(quiet=QUIET)
 
 
 class DeltaCycleOrder(TestCase):
-    
+
     """ Check that delta cycle order does not matter """
 
     def bench(self, function):
 
         clk = Signal(0)
         a = Signal(0)
         b = Signal(0)
@@ -431,15 +436,15 @@
         d = Signal(0)
         z = Signal(0)
         delta = [Signal(0) for i in range(4)]
         inputs = Signal(intbv(0))
         s = [a, b, c, d]
         vectors = [intbv(j) for i in range(8) for j in range(16)]
         random.shuffle(vectors)
-        index = range(4)
+        index = list(range(4))
 
         def clkGen():
             while 1:
                 yield delay(10)
                 clk.next ^= 1
 
         def deltaGen():
@@ -464,31 +469,31 @@
 
         def stimulus():
             for v in vectors:
                 inputs.next = v
                 random.shuffle(index)
                 yield clk.posedge
                 yield clk.posedge
-                self.assertEqual(z.val, function(v[0], v[1], v[2], v[3]))
-            raise StopSimulation, "Delta cycle order"
+                assert z.val == function(v[0], v[1], v[2], v[3])
+            raise StopSimulation("Delta cycle order")
 
         inputGen = [inGen(i) for i in range(4)]
         instance = [clkGen(), deltaGen(), logic(), stimulus(), inputGen]
         return instance
 
     def testAnd(self):
         def andFunction(a, b, c, d):
             return a & b & c & d
         Simulation(self.bench(andFunction)).run(quiet=QUIET)
-        
+
     def testOr(self):
         def orFunction(a, b, c, d):
             return a | b | c | d
         Simulation(self.bench(orFunction)).run(quiet=QUIET)
-        
+
     def testXor(self):
         def xorFunction(a, b, c, d):
             return a ^ b ^ c ^ d
         Simulation(self.bench(xorFunction)).run(quiet=QUIET)
 
     def testMux(self):
         def muxFunction(a, b, c, d):
@@ -498,146 +503,149 @@
                 return b
         Simulation(self.bench(muxFunction)).run(quiet=QUIET)
 
     def testLogic(self):
         def function(a, b, c, d):
             return not (a & (not b)) | ((not c) & d)
         Simulation(self.bench(function)).run(quiet=QUIET)
-    
+
 
 class DeltaCycleRace(TestCase):
-    
+
     """ Check that delta cycle races are like in VHDL """
-    
+
     def bench(self):
-        
+
         uprange = range(300)
         msig = Signal(uprange[0])
         ssig = [Signal(uprange[-1]) for i in range(2)]
         dsig = [Signal(uprange[0]) for i in range(2)]
         clk = Signal(0)
         deltaClk = Signal(0)
         shared = Shared()
         shared.t = now()
-        
+
         def clkGen():
             for i in uprange[:-1]:
                 yield delay(10)
                 clk.next = 1
                 yield delay(10)
                 clk.next = 0
-                
+
         def deltaClkGen():
             while 1:
                 yield clk
                 deltaClk.next = clk.val
-            
+
         def master():
             i = 0
             while 1:
                 yield clk.posedge
                 msig.next = uprange[i+1]
-                self.assertEqual(msig.val, uprange[i])
+                assert msig.val == uprange[i]
                 shared.t = now()
                 i += 1
-                
+
         def slave(ssig):
             """ Double-check proper operation """
             i = 0
             while 1:
                 yield clk.posedge
                 ssig.next = msig.val
-                self.assertEqual(ssig.val, uprange[i-1])
+                assert ssig.val == uprange[i-1]
                 i += 1
 
         def deltaSlave(dsig):
             """ Expect delta cycle races """
             i = 0
             while 1:
                 yield deltaClk.posedge
                 dsig.next = msig.val
-                self.assertEqual(now(), shared.t)
-                self.assertEqual(dsig.val, uprange[i])
+                assert now() == shared.t
+                assert dsig.val == uprange[i]
                 i += 1
-                
+
         return (slave(ssig[1]), deltaSlave(dsig[1]),
                 master(), clkGen(), deltaClkGen(),
                 slave(ssig[0]), deltaSlave(dsig[0]))
-    
-    
+
     def testDeltaCycleRace(self):
         """ Check delta cycle races """
         bench = self.bench()
         Simulation(bench).run(quiet=QUIET)
 
 
 class DelayLine(TestCase):
-    
+
     """ Check that delay lines work properly """
 
     def bench(self):
         uprange = range(500)
         sig_Z = [Signal(uprange[-i]) for i in range(7)]
         clk = Signal(0)
-        
+
         def clkGen():
             for i in uprange[:-1]:
                 yield delay(10)
                 clk.next = 1
                 yield delay(10)
                 clk.next = 0
-                
+
         def delayElement(n, i):
                 sig_Z[n].next = sig_Z[n-1].val
-                self.assertEqual(sig_Z[n].val, uprange[i-n])
-                
+                assert sig_Z[n].val == uprange[i-n]
+
         def stage(n):
             i = 0
             while 1:
                 yield clk.posedge
                 delayElement(n, i)
                 i += 1
-                
+
         def stage012():
             i = 0
             while 1:
                 yield clk.posedge
                 delayElement(1, i)
                 sig_Z[0].next = uprange[i+1]
                 delayElement(2, i)
                 i += 1
-                
+
         return [stage(6), stage(4), clkGen(), stage(3), stage012(), stage(5)]
-                   
+
     def testZeroDelay(self):
         """ Zero delay behavior """
         bench = self.bench()
         Simulation(bench).run(quiet=QUIET)
 
 
-
 def initSignal(waveform):
     interval, val, sigdelay = waveform[0]
     if sigdelay:
         return Signal(val=val, delay=sigdelay)
     else:
         return Signal(val=val)
 
+
 def isPosedge(oldval, val):
     return not oldval and val
 
+
 def isNegedge(oldval, val):
     return oldval and not val
 
+
 def isEvent(oldval, val):
     return oldval != val
 
+
 def isEdge(oldval, val):
     return isPosedge(oldval, val) or isNegedge(oldval, val)
 
+
 def getExpectedTimes(waveform, eventCheck):
     interval, val, sigdelay = waveform[0]
     # print waveform[0]
     expected = []
     time = interval
     oldval = val
     i = 1
@@ -648,227 +656,225 @@
         # check future events within inertial delay interval
         j = i+1
         inctime = 0
         while j < len(waveform) and inctime + waveform[j][0] < sigdelay:
             inctime += waveform[j][0]
             newval = waveform[j][1]
             newsigdelay = waveform[j][2]
-            if newval != val: # cancel event
+            if newval != val:  # cancel event
                 break
-            else: # same vals
+            else:  # same vals
                 if inctime + newsigdelay < sigdelay:
                     # special case: there is a later event, with same val,
                     # but smaller delay: presumably, this should win,
                     # so cancel the present one
                     break
             j += 1
-        else: # if event was not cancelled by a break
+        else:  # if event was not cancelled by a break
             if eventCheck(oldval, val):
                 expected.append(time + sigdelay)
                 # print expected[-1]
             oldval = val
         i += 1
     # print expected
     return expected
 
 
 class Waveform(TestCase):
-    
+
     """ Test of all sorts of event response in a waveform """
 
     waveform = []
     duration = 0
     sigdelay = 0
     for i in range(2000):
         interval = randrange(0, 150)
         val = randrange(0, 4)
         waveform.append((interval, val, sigdelay))
         duration = interval + duration
-         
+
     def stimulus(self):
         for interval, val, sigdelay in self.waveform:
             yield delay(interval)
             self.sig.next = val
             if sigdelay:
                 self.sig.delay = sigdelay
 
     def response(self, clause, expected):
-        self.assert_(len(expected) > 100) # we should test something
+        assert len(expected) > 100  # we should test something
         i = 0
         while 1:
             yield clause
-            self.assertEqual(now(), expected[i])
+            assert now() == expected[i]
             i += 1
-            
+
     def setUp(self):
         self.sig = initSignal(self.waveform)
 
     def runSim(self, sim):
         sim.run(quiet=QUIET)
-                 
+
     def testPosedge(self):
         """ Posedge waveform test """
         s = self.sig
         stimulus = self.stimulus()
-        expected = getExpectedTimes(self.waveform, isPosedge)     
+        expected = getExpectedTimes(self.waveform, isPosedge)
         response = self.response(clause=s.posedge, expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
+        assert self.duration <= now()
 
     def testNegedge(self):
         """ Negedge waveform test """
         s = self.sig
         stimulus = self.stimulus()
-        expected = getExpectedTimes(self.waveform, isNegedge)     
+        expected = getExpectedTimes(self.waveform, isNegedge)
         response = self.response(clause=s.negedge, expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
+        assert self.duration <= now()
 
     def testEdge(self):
         """ Edge waveform test """
         s = self.sig
         stimulus = self.stimulus()
         expected = getExpectedTimes(self.waveform, isEdge)
         response = self.response(clause=(s.negedge, s.posedge),
                                  expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
+        assert self.duration <= now()
 
     def testEvent(self):
         """ Event waveform test """
         s = self.sig
         stimulus = self.stimulus()
-        expected = getExpectedTimes(self.waveform, isEvent)     
+        expected = getExpectedTimes(self.waveform, isEvent)
         # print expected
         response = self.response(clause=s, expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
-            
+        assert self.duration <= now()
+
     def testRedundantEvents(self):
         """ Redundant event waveform test """
         s = self.sig
         stimulus = self.stimulus()
-        expected = getExpectedTimes(self.waveform, isEvent)     
+        expected = getExpectedTimes(self.waveform, isEvent)
         response = self.response(clause=(s,) * 6, expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
-        
-    def testRedundantEventAndEdges(self):       
+        assert self.duration <= now()
+
+    def testRedundantEventAndEdges(self):
         """ Redundant edge waveform test """
         s = self.sig
         stimulus = self.stimulus()
-        expected = getExpectedTimes(self.waveform, isEvent)     
+        expected = getExpectedTimes(self.waveform, isEvent)
         response = self.response(clause=(s, s.negedge, s.posedge),
                                  expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
-        
+        assert self.duration <= now()
+
     def testRedundantPosedges(self):
         """ Redundant posedge waveform test """
         s = self.sig
         stimulus = self.stimulus()
-        expected = getExpectedTimes(self.waveform, isPosedge)     
+        expected = getExpectedTimes(self.waveform, isPosedge)
         response = self.response(clause=(s.posedge,) * 3, expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
+        assert self.duration <= now()
 
     def testRedundantNegedges(self):
         """ Redundant negedge waveform test """
         s = self.sig
         stimulus = self.stimulus()
-        expected = getExpectedTimes(self.waveform, isNegedge)     
+        expected = getExpectedTimes(self.waveform, isNegedge)
         response = self.response(clause=(s.negedge,) * 9, expected=expected)
         self.runSim(Simulation(stimulus, response))
-        self.assert_(self.duration <= now())
+        assert self.duration <= now()
+
 
-        
 class WaveformSigDelay(Waveform):
-    
+
     """ Repeat waveform tests with a delayed signal """
 
     waveform = []
     duration = 0
     sigdelay = 0
     for i in range(2000):
         interval = randrange(20, 150)
         val = randrange(0, 4)
         sigdelay = randrange(1, 20)
         waveform.append((interval, val, sigdelay))
         duration += interval
-        
+
 
 class WaveformInertialDelay(Waveform):
-    
+
     """ Repeat waveform tests to check inertial delay """
 
     waveform = []
     duration = 0
     sigdelay = 0
     for i in range(2000):
         interval = randrange(3, 10)
         val = randrange(0, 3)
         sigdelay = randrange(1, 5)
         waveform.append((interval, val, sigdelay))
         duration += interval
 
+
 class WaveformInertialDelayStress(Waveform):
-    
+
     """ Repeat waveform tests to stress inertial delay """
 
     waveform = []
     duration = 0
     sigdelay = 0
     for i in range(2000):
         interval = randrange(1, 3)
         val = randrange(0, 3)
         sigdelay = randrange(1, 3)
         waveform.append((interval, val, sigdelay))
         duration += interval
 
+
 class SimulationRunMethod(Waveform):
-    
+
     """ Basic test of run method of Simulation object """
-    
+
     def runSim(self, sim):
         duration = randrange(1, 300)
         while sim.run(duration, quiet=QUIET):
             duration = randrange(1, 300)
 
-      
+
 class TimeZeroEvents(TestCase):
 
     """ Check events at time 0 """
 
     def bench(self, sig, next, clause, timeout=1):
         val = sig.val
+
         def stimulus():
             sig.next = next
             yield delay(10)
+
         def response():
             yield clause, delay(timeout)
-            self.assertEqual(now(), 0)
-            self.assertEqual(sig.val, next)
+            assert now() == 0
+            assert sig.val == next
         return [stimulus(), response()]
 
     def testEvent(self):
         """ Event at time 0 """
         s = Signal(0)
         testBench = self.bench(sig=s, next=1, clause=s)
         Simulation(testBench).run(quiet=QUIET)
 
     def testPosedge(self):
         """ Posedge at time 0 """
         s = Signal(0)
         testBench = self.bench(sig=s, next=1, clause=s.posedge)
         Simulation(testBench).run(quiet=QUIET)
-        
+
     def testNegedge(self):
         """ Negedge at time 0 """
         s = Signal(1)
         testBench = self.bench(sig=s, next=0, clause=s.negedge)
         Simulation(testBench).run(quiet=QUIET)
-
-
-        
-if __name__ == "__main__":
-    unittest.main()
-
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_bin.py` & `myhdl-0.9.0/myhdl/test/core/test_bin.py`

 * *Files 20% similar despite different names*

```diff
@@ -14,35 +14,37 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for bin """
-
+from __future__ import absolute_import
 
 import random
-from random import randrange
-random.seed(1) # random, but deterministic
-
-import unittest
-from unittest import TestCase
 import sys
+from random import randrange
 
 from myhdl import bin
+from myhdl._compat import long
+
+random.seed(1)  # random, but deterministic
+
 
 SIZE = 100
 
+
 def _int2bitstring(num):
     if num == 0:
         return '0'
     if abs(num) == 1:
         return '1'
     return _int2bitstring(num // 2) + _int2bitstring(num % 2)
 
+
 def binref(num, width=0):
     """Return a binary string representation.
 
     num -- number to convert
     Optional parameter:
     width -- specifies the desired string (sign bit padding)
     """
@@ -52,55 +54,45 @@
         pad = '0'
         if num < 0:
             pad = '1'
         return (width - len(s)) * pad + s
     return s
 
 
-class TestBin(TestCase):
+class TestBin:
 
     def testSmall(self):
         for i in range(-65, 65):
-            self.assertEqual(bin(i), binref(i))
-                                     
+            assert bin(i) == binref(i)
+
     def testSmallWidth(self):
         for i in range(-65, 65):
             w = randrange(1, 8)
-            self.assertEqual(bin(i, w), binref(i, w))
+            assert bin(i, w) == binref(i, w)
 
     def testRandomInt(self):
         for j in range(SIZE):
-            i = randrange(-sys.maxint, sys.maxint)
-            self.assertEqual(bin(i), binref(i))
-            
+            i = randrange(-sys.maxsize, sys.maxsize)
+            assert bin(i) == binref(i)
+
     def testRandomIntWidth(self):
         for j in range(SIZE):
             w = randrange(1, 1000)
-            i = randrange(-sys.maxint, sys.maxint)
-            self.assertEqual(bin(i, w), binref(i, w))
+            i = randrange(-sys.maxsize, sys.maxsize)
+            assert bin(i, w) == binref(i, w)
 
     def testRandomLong(self):
         for j in range(SIZE):
-            k = randrange(sys.maxint)
-            i = k + sys.maxint
-            self.assertEqual(bin(i), binref(i))
-            i = -k - sys.maxint
-            self.assertEqual(bin(i), binref(i))
-            
+            k = randrange(sys.maxsize)
+            i = k + sys.maxsize
+            assert bin(i) == binref(i)
+            i = -k - sys.maxsize
+            assert bin(i) == binref(i)
+
     def testRandomLongWith(self):
         for j in range(SIZE):
             w = randrange(1, 1000)
-            k = randrange(sys.maxint)
-            i = k + sys.maxint
-            self.assertEqual(bin(i, w), binref(i, w))
-            i = -k - sys.maxint
-            self.assertEqual(bin(i, w), binref(i, w))
-            
-
-            
-
-              
-
-       
-
-if __name__ == "__main__":
-    unittest.main()
+            k = randrange(sys.maxsize)
+            i = k + sys.maxsize
+            assert bin(i, w) == binref(i, w)
+            i = -k - sys.maxsize
+            assert bin(i, w) == binref(i, w)
```

### Comparing `myhdl-0.8.1/myhdl/test/core/test_traceSignals.py` & `myhdl-0.9.0/myhdl/test/core/test_traceSignals.py`

 * *Files 22% similar despite different names*

```diff
@@ -14,148 +14,162 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Run the unit tests for traceSignals """
+from __future__ import absolute_import
 
-
-import random
-from random import randrange
-random.seed(1) # random, but deterministic
-import sys
 import os
-path = os.path
+import random
 
-import unittest
-from unittest import TestCase
-import shutil
-import glob
+import pytest
+
+from myhdl import Signal, Simulation, _simulator, delay, instance, intbv
+from myhdl._traceSignals import TraceSignalsError, _error, traceSignals
+from utils import raises_kind
+
+random.seed(1)  # random, but deterministic
+path = os.path
 
-from myhdl import delay, Signal, Simulation, _simulator, instance
-from myhdl._traceSignals import traceSignals, TraceSignalsError, _error
 
 QUIET=1
 
+
 def gen(clk):
     @instance
     def logic():
         while 1:
             yield delay(10)
             clk.next = not clk
     return logic
 
+
 def fun():
     clk = Signal(bool(0))
     inst = gen(clk)
     return inst
 
+
 def dummy():
     clk = Signal(bool(0))
     inst = gen(clk)
     return 1
 
+
 def top():
     inst = traceSignals(fun)
     return inst
 
+
 def top2():
     inst = [{} for i in range(4)]
     j = 3
     inst[j-2]['key'] = traceSignals(fun)
     return inst
 
+
 def top3():
     inst_1 = traceSignals(fun)
     inst_2 = traceSignals(fun)
     return inst_1, inst_2
 
 
+def genTristate(clk, x, y, z):
+    xd = x.driver()
+    yd = y.driver()
+    zd = z.driver()
+
+    @instance
+    def ckgen():
+        while 1:
+            yield delay(10)
+            clk.next = not clk
+
+    @instance
+    def logic():
+        for v in [True, False, None, 0, True, None, None, 1]:
+            yield clk.posedge
+            xd.next = v
+            if v is None:
+                yd.next = zd.next = None
+            elif v:
+                yd.next = zd.next = 11
+            else:
+                yd.next = zd.next = 0
+    return ckgen,logic
+
+
+def tristate():
+    from myhdl import TristateSignal
+    clk = Signal(bool(0))
+    x = TristateSignal(True)            # single bit
+    y = TristateSignal(intbv(0))        # intbv with undefined width
+    z = TristateSignal(intbv(0)[8:])    # intbv with fixed width
+
+    inst = genTristate(clk, x, y, z)
+    return inst
+
+
+def topTristate():
+    inst = traceSignals(tristate)
+    return inst
+
 
+@pytest.yield_fixture
+def vcd_dir(tmpdir):
+    with tmpdir.as_cwd():
+        yield tmpdir
+    if _simulator._tracing:
+        _simulator._tf.close()
+        _simulator._tracing = 0
 
-class TestTraceSigs(TestCase):
 
-    def setUp(self):
-        paths = glob.glob("*.vcd") + glob.glob("*.vcd.*")
-        for p in paths:
-            os.remove(p)
-
-    def tearDown(self):
-        paths = glob.glob("*.vcd") + glob.glob("*.vcd.*")
-        if _simulator._tracing:
-            _simulator._tf.close()
-            _simulator._tracing = 0
-        for p in paths:
-            os.remove(p)
-
-##     def testTopName(self):
-##         p = "dut.vcd"
-##         dut = traceSignals(fun)
-##         _simulator._tf.close()
-##         _simulator._tracing = 0
-##         try:
-##             traceSignals(fun)
-##         except TraceSignalsError, e:
-##             self.assertEqual(e.kind, _error.TopLevelName)
-##         else:
-##             self.fail()
+class TestTraceSigs:
 
-    def testMultipleTraces(self):
-        try:
+    def testMultipleTraces(self, vcd_dir):
+        with raises_kind(TraceSignalsError, _error.MultipleTraces):
             dut = top3()
-        except TraceSignalsError, e:
-            self.assertEqual(e.kind, _error.MultipleTraces)
-        else:
-            self.fail()
 
-    def testArgType1(self):
-        try:
+    def testArgType1(self, vcd_dir):
+        with raises_kind(TraceSignalsError, _error.ArgType):
             dut = traceSignals([1, 2])
-        except TraceSignalsError, e:
-            self.assertEqual(e.kind, _error.ArgType)
-        else:
-            self.fail()
 
-    def testReturnVal(self):
+    def testReturnVal(self, vcd_dir):
         from myhdl import ExtractHierarchyError
         from myhdl._extractHierarchy import _error
-        try:
+        kind = _error.InconsistentToplevel % (2, "dummy")
+        with raises_kind(ExtractHierarchyError, kind):
             dut = traceSignals(dummy)
-        except ExtractHierarchyError, e:
-            self.assertEqual(e.kind, _error.InconsistentToplevel % (2, "dummy"))
-        else:
-            self.fail()
 
-    def testHierarchicalTrace1(self):
-        p = "%s.vcd" % fun.func_name
+    def testHierarchicalTrace1(self, vcd_dir):
+        p = "%s.vcd" % fun.__name__
         top()
-        self.assert_(path.exists(p))
+        assert path.exists(p)
 
-    def testHierarchicalTrace2(self):
-        pdut = "%s.vcd" % top.func_name
-        psub = "%s.vcd" % fun.func_name
+    def testHierarchicalTrace2(self, vcd_dir):
+        pdut = "%s.vcd" % top.__name__
+        psub = "%s.vcd" % fun.__name__
         dut = traceSignals(top)
-        self.assert_(path.exists(pdut))
-        self.assert_(not path.exists(psub))
+        assert path.exists(pdut)
+        assert not path.exists(psub)
 
-    def testBackupOutputFile(self):
-        p = "%s.vcd" % fun.func_name
+    def testTristateTrace(self, vcd_dir):
+        Simulation(topTristate()).run(100, quiet=QUIET)
+
+    def testBackupOutputFile(self, vcd_dir):
+        p = "%s.vcd" % fun.__name__
         dut = traceSignals(fun)
         Simulation(dut).run(1000, quiet=QUIET)
         _simulator._tf.close()
         _simulator._tracing = 0
         size = path.getsize(p)
         pbak = p + '.' + str(path.getmtime(p))
-        self.assert_(not path.exists(pbak))
+        assert not path.exists(pbak)
         dut = traceSignals(fun)
         _simulator._tf.close()
         _simulator._tracing = 0
-        self.assert_(path.exists(p))
-        self.assert_(path.exists(pbak))
-        self.assert_(path.getsize(pbak) == size)
-        self.assert_(path.getsize(p) < size)
-
-
-
-if __name__ == "__main__":
-    unittest.main()
+        assert path.exists(p)
+        assert path.exists(pbak)
+        assert path.getsize(pbak) == size
+        assert path.getsize(p) < size
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/dut.vhd` & `myhdl-0.9.0/myhdl/test/bugs/dut.vhd`

 * *Files 6% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: dut.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:09 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:48 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity dut is
 end entity dut;
 
 
 architecture MyHDL of dut is
 
@@ -23,20 +23,21 @@
 signal count: unsigned(6 downto 0);
 
 begin
 
 
 
 
+
 DUT_SEQ: process is
     variable L: line;
 begin
     count <= to_unsigned(50, 7);
     for i in 0 to 300-1 loop
-        wait for 10 ns;
+        wait for 10 * 1 ns;
         write(L, to_integer(count));
         writeline(output, L);
         if ((signed(resize(count, 8)) - 1) < 0) then
             count <= to_unsigned(97, 7);
         else
             count <= (count - 1);
         end if;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_1835797.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_1835797.py`

 * *Files 18% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import sys
 import os
 path = os.path
 import random
 from random import randrange
 random.seed(2)
 
@@ -17,16 +18,16 @@
     """
     
     @instance
     def logic():
         v = intbv(0, min=-15, max=45)
         """Wrongly placed docstring"""
         yield delay(10)
-        print v.min
-        print v.max
+        print(v.min)
+        print(v.max)
         
     return logic
 
 
 def test_bug_1835797():  
     assert verify(bug_1835797) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_1740778.vhd` & `myhdl-0.9.0/myhdl/test/bugs/bug_1740778.vhd`

 * *Files 11% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: bug_1740778.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:05 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:44 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity bug_1740778 is
 end entity bug_1740778;
 -- Conversion of min and max attribute.
 -- 
 --     
 
@@ -22,24 +22,25 @@
 
 
 
 signal s: signed (6 downto 0);
 
 begin
 
+
 s <= to_signed(0, 7);
 
 
 
 BUG_1740778_LOGIC: process is
     variable L: line;
     variable v: signed(6 downto 0);
 begin
     v := to_signed(0, 7);
-    wait for 10 ns;
+    wait for 10 * 1 ns;
     write(L, -15);
     writeline(output, L);
     write(L, 45);
     writeline(output, L);
     write(L, to_integer(s));
     writeline(output, L);
     write(L, -13);
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_boolconst.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_boolconst.py`

 * *Files 5% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 INT_CONDITION_0 = 0 
 INT_CONDITION_1 = 1 
 BOOL_CONDITION_0 = False 
 BOOL_CONDITION_1 = True
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/pcie_legacyint_next_state_logic.v` & `myhdl-0.9.0/myhdl/test/bugs/pcie_legacyint_next_state_logic.v`

 * *Files 2% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 // File: pcie_legacyint_next_state_logic.v
-// Generated by MyHDL 0.8.1
-// Date: Sun Aug 24 16:31:04 2014
+// Generated by MyHDL 0.9.0
+// Date: Sun Jul 12 13:49:42 2015
 
 
 `timescale 1ns/10ps
 
 module pcie_legacyint_next_state_logic (
     state_i,
     next_state_o,
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_43.vhd` & `myhdl-0.9.0/myhdl/test/bugs/bug_43.vhd`

 * *Files 23% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: bug_43.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:09 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:48 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity bug_43 is
     port (
         sigin: in unsigned(3 downto 0);
         sigout: out unsigned(3 downto 0)
     );
 end entity bug_43;
@@ -26,14 +26,15 @@
 
 
 begin
 
 
 
 
+
 BUG_43_OUTPUT: process (sigin) is
     variable tmp: unsigned(1 downto 0);
 begin
     sigout <= resize(unsigned'(sigin(0) & sigin(2)), 4);
     tmp := unsigned'(sigin(0) & sigin(2));
     sigout <= resize(tmp, 4);
 end process BUG_43_OUTPUT;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_3529686.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_3529686.py`

 * *Files 16% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def bug_3529686(clr, clk, run, ack, serialout):
 
     @always(clk.posedge, clr.posedge)
     def fsm():
         if (clr == 0):
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_boolconst.v` & `myhdl-0.9.0/myhdl/test/bugs/bug_boolconst.v`

 * *Files 13% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 // File: bug_boolconst.v
-// Generated by MyHDL 0.8.1
-// Date: Sun Aug 24 16:31:04 2014
+// Generated by MyHDL 0.9.0
+// Date: Sun Jul 12 13:49:42 2015
 
 
 `timescale 1ns/10ps
 
 module bug_boolconst (
     sigin,
     sigout
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_3577799.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_3577799.py`

 * *Files 7% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 from myhdl.conversion import analyze
 
 def bug_3577799 (
         clk,
         reset_clk,
         wr_data,
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/gray_counter.v` & `myhdl-0.9.0/myhdl/test/bugs/gray_counter.v`

 * *Files 2% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 // File: gray_counter.v
-// Generated by MyHDL 0.8.1
-// Date: Sun Aug 24 16:31:10 2014
+// Generated by MyHDL 0.9.0
+// Date: Sun Jul 12 13:49:49 2015
 
 
 `timescale 1ns/10ps
 
 module gray_counter (
     clk,
     reset,
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_1835797.vhd` & `myhdl-0.9.0/myhdl/test/bugs/bug_1835792.vhd`

 * *Files 15% similar despite different names*

```diff
@@ -1,45 +1,45 @@
--- File: bug_1835797.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:07 2014
+-- File: bug_1835792.vhd
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:45 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
-entity bug_1835797 is
-end entity bug_1835797;
--- Docstring in the middle.
+entity bug_1835792 is
+end entity bug_1835792;
+-- Semicolon conversion
 -- 
 --     
 
-architecture MyHDL of bug_1835797 is
+architecture MyHDL of bug_1835792 is
 
 
 
 
 
 
 begin
 
 
 
 
-BUG_1835797_LOGIC: process is
+
+BUG_1835792_LOGIC: process is
     variable L: line;
     variable v: signed(6 downto 0);
 begin
     v := to_signed(0, 7);
-    -- Wrongly placed docstring
-    wait for 10 ns;
+    wait for 10 * 1 ns;
     write(L, -15);
     writeline(output, L);
     write(L, 45);
     writeline(output, L);
     wait;
-end process BUG_1835797_LOGIC;
+end process BUG_1835792_LOGIC;
 
 end architecture MyHDL;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_enum_toVHDL_2.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_enum_toVHDL.py`

 * *Files 11% similar despite different names*

```diff
@@ -1,10 +1,12 @@
+from __future__ import absolute_import
 from myhdl import *
 
-t_state = enum('WAIT_POSEDGE', 'WAIT_NEGEDGE', encoding='one_hot')
+#t_state = enum('WAIT_POSEDGE', 'WAIT_NEGEDGE', encoding='one_hot')
+t_state = enum('WAIT_POSEDGE', 'WAIT_NEGEDGE')
 
 def pcie_legacyint_next_state_logic(state_i, next_state_o, next_state_en_o, interrupt_pending_i, interrupt_assert_o):
         @always_comb
         def sm_output(): # state machine
                 if state_i==t_state.WAIT_POSEDGE:
                         interrupt_assert_o.next=0
                         next_state_en_o   .next=interrupt_pending_i
@@ -21,11 +23,10 @@
 
 state         = Signal(t_state.WAIT_POSEDGE)
 next_state    = Signal(t_state.WAIT_POSEDGE)
 next_state_en = Signal(bool(0)) # Enable transition to next state
 interrupt_pending = Signal(bool(0))
 interrupt_assert  = Signal(bool(0))
 
-def test_bug_enum_toVHDL_2():
-    assert conversion.analyze(pcie_legacyint_next_state_logic, state, next_state, next_state_en, interrupt_pending, interrupt_assert) == 0
-
+def test_bug_enum_toVHDL():
+    toVHDL(pcie_legacyint_next_state_logic, state, next_state, next_state_en, interrupt_pending, interrupt_assert)
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/module.vhd` & `myhdl-0.9.0/myhdl/test/bugs/module.vhd`

 * *Files 21% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: module.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:09 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:48 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity module is
     port (
         sigin: in unsigned(1 downto 0);
         sigout: out unsigned(1 downto 0)
     );
 end entity module;
@@ -26,13 +26,14 @@
 
 
 begin
 
 
 
 
+
 MODULE_OUTPUT: process (sigin) is
 begin
     sigout <= sigin(2-1 downto 0);
 end process MODULE_OUTPUT;
 
 end architecture MyHDL;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_boolop.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_boolop.py`

 * *Files 6% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 def gray_counter (clk, reset, enable, gray_count):
 
     q = Signal(intbv(0)[10:])
     no_ones_below = Signal(intbv(0)[10:])
     q_msb = Signal(bool(0))
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/issue_13.vhd` & `myhdl-0.9.0/myhdl/test/bugs/issue_18.vhd`

 * *Files 21% similar despite different names*

```diff
@@ -1,64 +1,58 @@
--- File: issue_13.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:11 2014
+-- File: issue_18.vhd
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:50 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
-entity issue_13 is
+entity issue_18 is
     port (
-        reset: in std_logic;
-        clk: in std_logic;
-        d: in unsigned(31 downto 0);
-        en: in std_logic;
-        q: out unsigned(7 downto 0)
+        dout: out std_logic_vector(7 downto 0);
+        din: in std_logic_vector(7 downto 0);
+        addr: in std_logic_vector(6 downto 0);
+        we: in std_logic;
+        clk: in std_logic
     );
-end entity issue_13;
+end entity issue_18;
+-- Ram model 
 
+architecture MyHDL of issue_18 is
 
-architecture MyHDL of issue_13 is
 
 
-constant COSET: integer := 85;
 
 
+signal dout_num: unsigned(7 downto 0);
+signal din_num: unsigned(7 downto 0);
+signal addr_num: unsigned(6 downto 0);
+type t_array_mem is array(0 to 128-1) of unsigned(7 downto 0);
+signal mem: t_array_mem;
 
-
-function MYHDL38_calculateHec(
-    header: in unsigned
-    ) return integer is
-    variable bit: std_logic;
-    variable hec: unsigned(7 downto 0);
 begin
-    hec := to_unsigned(0, 8);
-    for ii in 32-1 downto 0 loop
-        bit := header(ii);
-        hec(8-1 downto 0) := unsigned'(hec(7-1 downto 2) & ((bit xor hec(1)) xor hec(7)) & ((bit xor hec(0)) xor hec(7)) & (bit xor hec(7)));
-    end loop;
-    return to_integer((hec xor to_unsigned(COSET, 8)));
-end function MYHDL38_calculateHec;
 
-begin
+dout <= std_logic_vector(dout_num);
+din_num <= unsigned(din);
+addr_num <= unsigned(addr);
 
 
 
 
-ISSUE_13_LOGIC: process (clk) is
+ISSUE_18_WRITE: process (clk) is
 begin
     if rising_edge(clk) then
-        if (reset = '1') then
-            q <= to_unsigned(0, 8);
-        else
-            if bool(en) then
-                q <= to_unsigned(MYHDL38_calculateHec(d), 8);
-            end if;
+        if bool(we) then
+            mem(to_integer(addr_num)) <= din_num;
         end if;
     end if;
-end process ISSUE_13_LOGIC;
+end process ISSUE_18_WRITE;
+
+
+
+dout_num <= mem(to_integer(addr_num));
 
 end architecture MyHDL;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_enum_toVHDL.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_enum_toVHDL_2.py`

 * *Files 18% similar despite different names*

```diff
@@ -1,11 +1,11 @@
+from __future__ import absolute_import
 from myhdl import *
 
-#t_state = enum('WAIT_POSEDGE', 'WAIT_NEGEDGE', encoding='one_hot')
-t_state = enum('WAIT_POSEDGE', 'WAIT_NEGEDGE')
+t_state = enum('WAIT_POSEDGE', 'WAIT_NEGEDGE', encoding='one_hot')
 
 def pcie_legacyint_next_state_logic(state_i, next_state_o, next_state_en_o, interrupt_pending_i, interrupt_assert_o):
         @always_comb
         def sm_output(): # state machine
                 if state_i==t_state.WAIT_POSEDGE:
                         interrupt_assert_o.next=0
                         next_state_en_o   .next=interrupt_pending_i
@@ -22,10 +22,11 @@
 
 state         = Signal(t_state.WAIT_POSEDGE)
 next_state    = Signal(t_state.WAIT_POSEDGE)
 next_state_en = Signal(bool(0)) # Enable transition to next state
 interrupt_pending = Signal(bool(0))
 interrupt_assert  = Signal(bool(0))
 
-def test_bug_enum_toVHDL():
-    toVHDL(pcie_legacyint_next_state_logic, state, next_state, next_state_en, interrupt_pending, interrupt_assert)
+def test_bug_enum_toVHDL_2():
+    assert conversion.analyze(pcie_legacyint_next_state_logic, state, next_state, next_state_en, interrupt_pending, interrupt_assert) == 0
+
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_1835792.vhd` & `myhdl-0.9.0/myhdl/test/bugs/bug_1835797.vhd`

 * *Files 16% similar despite different names*

```diff
@@ -1,44 +1,46 @@
--- File: bug_1835792.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:06 2014
+-- File: bug_1835797.vhd
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:46 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
-entity bug_1835792 is
-end entity bug_1835792;
--- Semicolon conversion
+entity bug_1835797 is
+end entity bug_1835797;
+-- Docstring in the middle.
 -- 
 --     
 
-architecture MyHDL of bug_1835792 is
+architecture MyHDL of bug_1835797 is
 
 
 
 
 
 
 begin
 
 
 
 
-BUG_1835792_LOGIC: process is
+
+BUG_1835797_LOGIC: process is
     variable L: line;
     variable v: signed(6 downto 0);
 begin
     v := to_signed(0, 7);
-    wait for 10 ns;
+    -- Wrongly placed docstring
+    wait for 10 * 1 ns;
     write(L, -15);
     writeline(output, L);
     write(L, 45);
     writeline(output, L);
     wait;
-end process BUG_1835792_LOGIC;
+end process BUG_1835797_LOGIC;
 
 end architecture MyHDL;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_1740778.v` & `myhdl-0.9.0/myhdl/test/bugs/bug_1740778.v`

 * *Files 21% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 // File: bug_1740778.v
-// Generated by MyHDL 0.8.1
-// Date: Sun Aug 24 16:30:59 2014
+// Generated by MyHDL 0.9.0
+// Date: Sun Jul 12 13:49:37 2015
 
 
 `timescale 1ns/10ps
 
 module bug_1740778 (
 
 );
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_issue_10.py` & `myhdl-0.9.0/myhdl/test/bugs/test_issue_10.py`

 * *Files 9% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 #!/usr/bin/python2.7-32
 # -*- coding: utf-8 -*-
 
 import myhdl
 
 def unsigned(width, value=0, cls=myhdl.intbv):
      """Create an unsigned signal based on a bitvector with the
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_39.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_39.py`

 * *Files 14% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 from myhdl.conversion import verify
 
 def dut():
 
     rx = Signal(intbv(0, min=-512, max=512))
     a = Signal(intbv(0, min=0, max=256))
@@ -17,15 +18,15 @@
     def check():
         a.next = 0
         b.next = 0
         c.next = 0
         d.next = 0
         for i in range(100):
             yield delay(10)
-            print rx
+            print(rx)
             a.next = (a + 37) % 256
             b.next = (b + 67) % 256
             c.next = (c + 97) % 256
             d.next = (d + 137) % 256
 
     return logic, check
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_issue_10_2.py` & `myhdl-0.9.0/myhdl/test/bugs/test_issue_10_2.py`

 * *Files 12% similar despite different names*

```diff
@@ -1,11 +1,12 @@
 #!/usr/bin/python2.7-32
 # -*- coding: utf-8 -*-
 """Failed VHDL code example
 """
+from __future__ import absolute_import
 
 from myhdl import *
 from myhdl.conversion import verify
 
 def unsigned(width, value=0, cls=intbv):
     """Create an unsigned signal based on a bitvector with the
     specified width and initial value.
@@ -29,12 +30,12 @@
     @instance
     def doit():
         flags.next = 4 
         position.next = 28
         yield delay(10)
         conc.next = concat(flags, position)
         yield delay(10)
-        print conc 
+        print(conc) 
     return doit
 
 def test_issue_10_2():
     assert verify(Logic, flags, position) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_44.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_44.py`

 * *Files 7% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 
 WIDTH=4
 
 clk = Signal(bool(0))
 x   = Signal(modbv(0)[WIDTH:])
 y   = Signal(modbv(0)[WIDTH:])
@@ -19,22 +20,22 @@
 def dec():
     z.next = x - 1
 
 @instance
 def tb_stimulus():
     # My logic happens on posedge, so I'll perform all checks on negedge.
     yield clk.negedge
-    for x_val in xrange(-2**WIDTH, 2**WIDTH):
+    for x_val in range(-2**WIDTH, 2**WIDTH):
         #print('x_val={} x.next={}'.format(x_val, x_val % 2**WIDTH))
         x.next = x_val % 2**WIDTH
         yield clk.negedge
         assert y==(x_val+1)%2**WIDTH, 'y={} but expected {}'.format(y, (x_val+1)%2**WIDTH)
         assert z==(x_val-1)%2**WIDTH, 'z={} but expected {}'.format(z, (x_val-1)%2**WIDTH)
     print('OK!')
     raise StopSimulation
 
 tb = instances()
 
 def test_bug_44():
-    print instances()
+    print(instances())
     Simulation(tb).run()
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_boolconst.vhd` & `myhdl-0.9.0/myhdl/test/bugs/bug_boolconst.vhd`

 * *Files 8% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: bug_boolconst.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:10 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:49 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity bug_boolconst is
     port (
         sigin: in std_logic;
         sigout: out std_logic
     );
 end entity bug_boolconst;
@@ -30,14 +30,15 @@
 
 
 begin
 
 
 
 
+
 BUG_BOOLCONST_OUTPUT: process (sigin) is
 begin
     sigout <= '0';
     if bool(INT_CONDITION_0) then
         sigout <= sigin;
     end if;
     if bool(BOOL_CONDITION_0) then
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/gray_counter.vhd` & `myhdl-0.9.0/myhdl/test/bugs/gray_counter.vhd`

 * *Files 8% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: gray_counter.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:10 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:49 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity gray_counter is
     port (
         clk: in std_logic;
         reset: in std_logic;
         enable: in std_logic;
         gray_count: out unsigned(7 downto 0)
@@ -31,14 +31,15 @@
 signal q_msb: std_logic;
 
 begin
 
 
 
 
+
 GRAY_COUNTER_COMB: process (q, no_ones_below) is
 begin
     q_msb <= stdl(bool(q(8)) or bool(q(7)));
     no_ones_below(0) <= '1';
     for j in 1 to 10-1 loop
         no_ones_below(j) <= stdl(bool(no_ones_below((j - 1))) and (not bool(q((j - 1)))));
     end loop;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_3577799.v` & `myhdl-0.9.0/myhdl/test/bugs/bug_3577799.v`

 * *Files 21% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 // File: bug_3577799.v
-// Generated by MyHDL 0.8.1
-// Date: Sun Aug 24 16:31:02 2014
+// Generated by MyHDL 0.9.0
+// Date: Sun Jul 12 13:49:40 2015
 
 
 `timescale 1ns/10ps
 
 module bug_3577799 (
     clk,
     reset_clk,
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_bug_1740778.py` & `myhdl-0.9.0/myhdl/test/bugs/test_bug_1740778.py`

 * *Files 21% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import sys
 import os
 path = os.path
 import random
 from random import randrange
 random.seed(2)
 
@@ -17,19 +18,19 @@
     """
     s = Signal(intbv(0, min=-13, max=46))
     
     @instance
     def logic():
         v = intbv(0, min=-15, max=45)
         yield delay(10)
-        print v.min
-        print v.max
-        print s.val
-        print s.min
-        print s.max
+        print(v.min)
+        print(v.max)
+        print(s.val)
+        print(s.min)
+        print(s.max)
         
     return logic
 
 
 def test_bug_1740778 ():  
     assert verify(bug_1740778) == 0
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/pcie_legacyint_next_state_logic.vhd` & `myhdl-0.9.0/myhdl/test/bugs/pcie_legacyint_next_state_logic.vhd`

 * *Files 12% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 -- File: pcie_legacyint_next_state_logic.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:10 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:49 2015
 
 
 
 package pck_pcie_legacyint_next_state_logic is
 
 attribute enum_encoding: string;
 
@@ -17,15 +17,15 @@
 end package pck_pcie_legacyint_next_state_logic;
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 use work.pck_pcie_legacyint_next_state_logic.all;
 
 entity pcie_legacyint_next_state_logic is
     port (
         state_i: in t_enum_t_state_1;
         next_state_o: out t_enum_t_state_1;
@@ -44,14 +44,15 @@
 
 
 begin
 
 
 
 
+
 PCIE_LEGACYINT_NEXT_STATE_LOGIC_SM_OUTPUT: process (state_i, interrupt_pending_i) is
 begin
     case state_i is
         when WAIT_POSEDGE =>
             interrupt_assert_o <= '0';
             next_state_en_o <= interrupt_pending_i;
             next_state_o <= WAIT_NEGEDGE;
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/bug_3577799.vhd` & `myhdl-0.9.0/myhdl/test/bugs/bug_3577799.vhd`

 * *Files 12% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: bug_3577799.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:08 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:47 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity bug_3577799 is
     port (
         clk: in std_logic;
         reset_clk: in std_logic;
         wr_data: in unsigned(15 downto 0);
         wr: in std_logic;
@@ -30,14 +30,15 @@
 
 
 begin
 
 
 
 
+
 BUG_3577799_SEQ: process (clk) is
     variable count: integer;
 begin
     if rising_edge(clk) then
         if bool(reset_clk) then
             count := 0;
         else
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/test_issue_13.py` & `myhdl-0.9.0/myhdl/test/bugs/test_issue_13.py`

 * *Files 3% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 from myhdl import *
 from myhdl.conversion import analyze
 
 def issue_13(reset, clk, d, en, q):
     COSET = 0x55
 
     def calculateHec(header):
```

### Comparing `myhdl-0.8.1/myhdl/test/bugs/Logic.vhd` & `myhdl-0.9.0/myhdl/test/bugs/Logic.vhd`

 * *Files 14% similar despite different names*

```diff
@@ -1,18 +1,18 @@
 -- File: Logic.vhd
--- Generated by MyHDL 0.8.1
--- Date: Sun Aug 24 16:31:11 2014
+-- Generated by MyHDL 0.9.0
+-- Date: Sun Jul 12 13:49:49 2015
 
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
-use work.pck_myhdl_081.all;
+use work.pck_myhdl_090.all;
 
 entity Logic is
     port (
         flags: inout unsigned(3 downto 0);
         position: inout signed (27 downto 0)
     );
 end entity Logic;
@@ -27,21 +27,22 @@
 signal conc: unsigned(31 downto 0);
 
 begin
 
 
 
 
+
 LOGIC_DOIT: process is
     variable L: line;
 begin
     flags <= to_unsigned(4, 4);
     position <= to_signed(28, 28);
-    wait for 10 ns;
+    wait for 10 * 1 ns;
     conc <= unsigned'(flags & unsigned(position));
-    wait for 10 ns;
+    wait for 10 * 1 ns;
     write(L, to_integer(conc));
     writeline(output, L);
     wait;
 end process LOGIC_DOIT;
 
 end architecture MyHDL;
```

### Comparing `myhdl-0.8.1/myhdl/_ShadowSignal.py` & `myhdl-0.9.0/myhdl/_ShadowSignal.py`

 * *Files 18% similar despite different names*

```diff
@@ -17,39 +17,44 @@
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module that provides the ShadowSignal classes
 
 
 """
+from __future__ import absolute_import
 
 import warnings
 from copy import deepcopy
 
+from myhdl._compat import long
 from myhdl._Signal import _Signal
 from myhdl._Waiter import _SignalWaiter, _SignalTupleWaiter
 from myhdl._intbv import intbv
 from myhdl._simulator import _siglist
+from myhdl._bin import bin
 
 # shadow signals
-        
-        
+
+
 class _ShadowSignal(_Signal):
 
     __slots__ = ('_waiter', )
 
     def __init__(self, val):
         _Signal.__init__(self, val)
         # self._driven = True # set this in conversion analyzer
 
     # remove next attribute assignment
-    next = property(_Signal._get_next, None, None, "'next' access methods")
+    @_Signal.next.setter
+    def next(self, val):
+        raise AttributeError("ShadowSignals are readonly")
+
 
 
-        
 class _SliceSignal(_ShadowSignal):
 
     __slots__ = ('_sig', '_left', '_right')
 
     def __init__(self, sig, left, right=None):
         ### XXX error checks
         if right is None:
@@ -63,28 +68,28 @@
             gen = self._genfuncIndex()
         else:
             gen = self._genfuncSlice()
         self._waiter = _SignalWaiter(gen)
 
     def _genfuncIndex(self):
         sig, index = self._sig, self._left
-        set_next = _ShadowSignal._set_next
+        set_next = _Signal.next.fset
         while 1:
             set_next(self, sig[index])
             yield sig
 
     def _genfuncSlice(self):
         sig, left, right = self._sig, self._left, self._right
-        set_next = _Signal._set_next
+        set_next = _Signal.next.fset
         while 1:
             set_next(self, sig[left:right])
             yield sig
 
     def _setName(self, hdl):
-        if self._right is None:       
+        if self._right is None:
             if hdl == 'Verilog':
                 self._name = "%s[%s]" % (self._sig._name, self._left)
             else:
                 self._name = "%s(%s)" % (self._sig._name, self._left)
         else:
             if hdl == 'Verilog':
                 self._name = "%s[%s-1:%s]" % (self._sig._name, self._left, self._right)
@@ -94,96 +99,148 @@
     def _markRead(self):
         self._read = True
         self._sig._read = True
 
     def _markUsed(self):
         self._used = True
         self._sig._used = True
-        
+
 
     def toVerilog(self):
         if self._right is None:
             return "assign %s = %s[%s];" % (self._name, self._sig._name, self._left)
         else:
             return "assign %s = %s[%s-1:%s];" % (self._name, self._sig._name, self._left, self._right)
-    
+
     def toVHDL(self):
         if self._right is None:
             return "%s <= %s(%s);" % (self._name, self._sig._name, self._left)
         else:
             return "%s <= %s(%s-1 downto %s);" % (self._name, self._sig._name, self._left, self._right)
 
 
 
 class ConcatSignal(_ShadowSignal):
 
-    __slots__ = ('_args',)
+    __slots__ = ('_args', '_sigargs', '_initval')
 
     def __init__(self, *args):
         assert len(args) >= 2
         self._args = args
-        ### XXX error checks
+        self._sigargs = sigargs = []
+
         nrbits = 0
+        val = 0
         for a in args:
-            nrbits += len(a)
-        ini = intbv(0)[nrbits:]
-        hi = nrbits
-        for a in args:
-            lo = hi - len(a)
-            ini[hi:lo] = a
-            hi = lo
+            if isinstance(a, intbv):
+                w = a._nrbits
+                v = a._val
+            elif isinstance(a, _Signal):
+                sigargs.append(a)
+                w = a._nrbits
+                if isinstance(a._val, intbv):
+                    v = a._val._val
+                else:
+                    v = a._val
+            elif isinstance(a, bool):
+                w = 1
+                v = a
+            elif isinstance(a, str):
+                w = len(a)
+                v = long(a, 2)
+            else:
+                raise TypeError("ConcatSignal: inappropriate argument type: %s" \
+                                % type(a))
+            nrbits += w
+            val = val << w | v & (long(1) << w)-1
+        self._initval = val
+        ini = intbv(val)[nrbits:]
         _ShadowSignal.__init__(self, ini)
         gen = self.genfunc()
         self._waiter = _SignalTupleWaiter(gen)
 
     def genfunc(self):
-        set_next = _ShadowSignal._set_next
+        set_next = _Signal.next.fset
         args = self._args
+        sigargs = self._sigargs
         nrbits = self._nrbits
-        newval = intbv(0)[nrbits:]
+        newval = intbv(self._initval)[nrbits:]
         while 1:
             hi = nrbits
             for a in args:
-                lo = hi - len(a)
-                newval[hi:lo] = a
+                if isinstance(a, bool):
+                    w = 1
+                else:
+                    w = len(a)
+                lo = hi - w
+                if a in sigargs:
+                    newval[hi:lo] = a
                 hi = lo
             set_next(self, newval)
-            yield args
+            yield sigargs
 
     def _markRead(self):
         self._read = True
-        for s in self._args:
-            s._markRead() 
+        for s in self._sigargs:
+            s._markRead()
 
     def _markUsed(self):
         self._used = True
-        for s in self._args:
-            s._markUsed() 
+        for s in self._sigargs:
+            s._markUsed()
 
     def toVHDL(self):
         lines = []
+        ini = intbv(self._initval)[self._nrbits:]
         hi = self._nrbits
         for a in self._args:
-            lo = hi - len(a)
-            if len(a) == 1:
-                lines.append("%s(%s) <= %s;" % (self._name, lo, a._name))
+            if isinstance(a, bool):
+                w = 1
+            else:
+                w = len(a)
+            lo = hi - w
+            if w == 1:
+                if isinstance(a, _Signal):
+                    if a._type == bool: # isinstance(a._type , bool): <- doesn't work
+                        lines.append("%s(%s) <= %s;" % (self._name, lo, a._name))
+                    else:
+                        lines.append("%s(%s) <= %s(0);" % (self._name, lo, a._name))
+                else:
+                     lines.append("%s(%s) <= '%s';" % (self._name, lo, bin(ini[lo])))
             else:
-                lines.append("%s(%s-1 downto %s) <= %s;" % (self._name, hi, lo, a._name))
+                if isinstance(a, _Signal):
+                    lines.append("%s(%s-1 downto %s) <= %s;" % (self._name, hi, lo, a._name))
+                else:
+                    lines.append('%s(%s-1 downto %s) <= "%s";' % (self._name, hi, lo, bin(ini[hi:lo],w)))
             hi = lo
         return "\n".join(lines)
 
     def toVerilog(self):
         lines = []
+        ini = intbv(self._initval)[self._nrbits:]
         hi = self._nrbits
         for a in self._args:
-            lo = hi - len(a)
-            if len(a) == 1:
-                lines.append("assign %s[%s] = %s;" % (self._name, lo, a._name))
+            if isinstance(a, bool):
+                w = 1
             else:
-                lines.append("assign %s[%s-1:%s] = %s;" % (self._name, hi, lo, a._name))
+                w = len(a)
+            lo = hi - w
+            if w == 1:
+                if isinstance(a, _Signal):
+                    if a._type == bool:
+                        lines.append("assign %s[%s] = %s;" % (self._name, lo, a._name))
+                    else:
+                        lines.append("assign %s[%s] = %s[0];" % (self._name, lo, a._name))
+                else:
+                    lines.append("assign %s[%s] = 'b%s;" % (self._name, lo, bin(ini[lo])))
+            else:
+                if isinstance(a, _Signal):
+                    lines.append("assign %s[%s-1:%s] = %s;" % (self._name, hi, lo, a._name))
+                else:
+                    lines.append("assign %s[%s-1:%s] = 'b%s;" % (self._name, hi, lo, bin(ini[hi:lo],w)))
             hi = lo
         return "\n".join(lines)
 
 
 # Tristate signal
 
 
@@ -196,28 +253,28 @@
 #     """ Return a new Tristate(default or delay 0) or DelayedTristate """
 #     if delay is not None:
 #         if delay < 0:
 #             raise TypeError("Signal: delay should be >= 0")
 #         return _DelayedTristate(val, delay)
 #     else:
 #         return _Tristate(val)
- 
- 
+
+
 def TristateSignal(val):
     return _TristateSignal(val)
 
 
 class _TristateSignal(_ShadowSignal):
 
     __slots__ = ('_drivers', '_orival' )
-            
+
     def __init__(self, val):
         self._drivers = []
         # construct normally to set type / size info right
-        _ShadowSignal.__init__(self, val)     
+        _ShadowSignal.__init__(self, val)
         self._orival = deepcopy(val) # keep for drivers
         # reset signal values to None
         self._next = self._val = self._init = None
         self._waiter = _SignalTupleWaiter(self._resolve())
 
     def driver(self):
         d = _TristateDriver(self)
@@ -240,41 +297,41 @@
             self._next = res
             _siglist.append(self)
 
 
     def toVerilog(self):
         lines = []
         for d in self._drivers:
-            lines.append("assign %s = %s;" % (self._name, d._name))
+            if d._driven:
+                lines.append("assign %s = %s;" % (self._name, d._name))
         return "\n".join(lines)
 
     def toVHDL(self):
         lines = []
         for d in self._drivers:
-            lines.append("%s <= %s;" % (self._name, d._name))
+            if d._driven:
+                lines.append("%s <= %s;" % (self._name, d._name))
         return "\n".join(lines)
 
 
 
 class _TristateDriver(_Signal):
 
     __slots__ = ('_sig',)
-    
+
     def __init__(self, sig):
         _Signal.__init__(self, sig._orival)
         # reset signal values to None
         self._next = self._val = self._init = None
         self._sig = sig
 
-    def _set_next(self, val):
+    @_Signal.next.setter
+    def next(self, val):
         if isinstance(val, _Signal):
             val = val._val
         if val is None:
             self._next = None
-        else:     
+        else:
             # restore original value to cater for intbv handler
             self._next = self._sig._orival
             self._setNextVal(val)
-        _siglist.append(self)   
-         
-    # redefine property because standard inheritance doesn't work for setter/getter functions
-    next = property(_Signal._get_next, _set_next, None, "'next' access methods")
+        _siglist.append(self)
```

### Comparing `myhdl-0.8.1/myhdl/__init__.py` & `myhdl-0.9.0/myhdl/__init__.py`

 * *Files 13% similar despite different names*

```diff
@@ -36,25 +36,27 @@
 downrange -- function that returns a downward range
 bin -- returns a binary string representation.
        The optional width specifies the desired string
        width: padding of the sign-bit is used.
 concat -- function to concat ints, bitstrings, bools, intbvs, Signals
        -- returns an intbv
 instances -- function that returns all instances defined in a function
-always -- 
+always --
 always_comb -- decorator that returns an input-sensitive generator
 always_seq --
 ResetSignal --
 enum -- function that returns an enumeration type
 traceSignals -- function that enables signal tracing in a VCD file
 toVerilog -- function that converts a design to Verilog
 
 """
+from __future__ import absolute_import
+from __future__ import print_function
 
-__version__ = "0.8.1"
+__version__ = "0.9.0"
 
 import sys
 import warnings
 
 class StopSimulation(Exception):
     """ Basic exception to stop a Simulation """
     pass
@@ -102,44 +104,44 @@
 class ToVerilogWarning(ConversionWarning):
     pass
 class ToVHDLWarning(ConversionWarning):
     pass
 # warnings.filterwarnings('always', r".*", ToVerilogWarning)
 
 def showwarning(message, category, filename, lineno, *args):
-    print >> sys.stderr, "** %s: %s" % (category.__name__, message)
+    print("** %s: %s" % (category.__name__, message), file=sys.stderr)
 
 warnings.showwarning = showwarning
 
 
-from _bin import bin
-from _concat import concat
-from _intbv import intbv
-from _modbv import modbv
-from _join import join
-from _Signal import posedge, negedge, Signal, SignalType
-from _ShadowSignal import ConcatSignal
-from _ShadowSignal import TristateSignal
-from _simulator import now
-from _delay import delay
-from _Cosimulation import Cosimulation
-from _Simulation import Simulation
-from _misc import instances, downrange
-from _always_comb import always_comb
-from _always_seq import always_seq, ResetSignal
-from _always import always
-from _instance import instance
-from _enum import enum, EnumType, EnumItemType
-from _traceSignals import traceSignals
+from ._bin import bin
+from ._concat import concat
+from ._intbv import intbv
+from ._modbv import modbv
+from ._join import join
+from ._Signal import posedge, negedge, Signal, SignalType
+from ._ShadowSignal import ConcatSignal
+from ._ShadowSignal import TristateSignal
+from ._simulator import now
+from ._delay import delay
+from ._Cosimulation import Cosimulation
+from ._Simulation import Simulation
+from ._misc import instances, downrange
+from ._always_comb import always_comb
+from ._always_seq import always_seq, ResetSignal
+from ._always import always
+from ._instance import instance
+from ._enum import enum, EnumType, EnumItemType
+from ._traceSignals import traceSignals
 
 from myhdl import conversion
-from conversion import toVerilog
-from conversion import toVHDL
+from .conversion import toVerilog
+from .conversion import toVHDL
 
-from _tristate import Tristate
+from ._tristate import Tristate
 
 
 __all__ = ["bin",
            "concat",
            "intbv",
            "modbv",
            "join",
@@ -164,11 +166,11 @@
            "enum",
            "EnumType",
            "EnumItemType",
            "traceSignals",
            "toVerilog",
            "toVHDL",
            "conversion",
-           "Tristate"           
+           "Tristate"
            ]
```

### Comparing `myhdl-0.8.1/myhdl/_misc.py` & `myhdl-0.9.0/myhdl/_misc.py`

 * *Files 8% similar despite different names*

```diff
@@ -20,29 +20,27 @@
 """ MyHDL miscellaneous public objects.
 
 This module provides the following public myhdl objects:
 instances -- function that returns instances in a generator function
 downrange -- function that returns a downward range
 
 """
+from __future__ import absolute_import
 
 
 import sys
 import inspect
 
-from types import GeneratorType
-from types import GeneratorType, ListType, TupleType
-
 from myhdl._Cosimulation import Cosimulation
 from myhdl._instance import _Instantiator
       
 def _isGenSeq(obj):
     if isinstance(obj, (Cosimulation, _Instantiator)):
         return True
-    if not isinstance(obj, (ListType, TupleType, set)):
+    if not isinstance(obj, (list, tuple, set)):
         return False
 ##     if not obj:
 ##         return False
     for e in obj:
         if not _isGenSeq(e):
             return False
     return True
```

### Comparing `myhdl-0.8.1/myhdl/_always_seq.py` & `myhdl-0.9.0/myhdl/_always_seq.py`

 * *Files 6% similar despite different names*

```diff
@@ -14,28 +14,30 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module with the always_seq decorator. """
+from __future__ import absolute_import
 
 
 import sys
 import inspect
 from types import FunctionType
 import ast
 
 from myhdl import AlwaysError, intbv
 from myhdl._util import _isGenFunc, _dedent
 from myhdl._cell_deref import _cell_deref
 from myhdl._delay import delay
 from myhdl._Signal import _Signal, _WaiterList,_isListOfSigs
 from myhdl._Waiter import _Waiter, _EdgeWaiter, _EdgeTupleWaiter
 from myhdl._instance import _Instantiator
+from myhdl._resolverefs import _AttrRefTransformer
 
 # evacuate this later
 AlwaysSeqError = AlwaysError
 
 class _error:
     pass
 _error.EdgeType = "first argument should be an edge"
@@ -44,22 +46,22 @@
 _error.NrOfArgs = "decorated function should not have arguments"
 _error.SigAugAssign = "signal assignment does not support augmented assignment"
 _error.EmbeddedFunction = "embedded functions in always_seq function not supported"
 
 class ResetSignal(_Signal):
     def __init__(self, val, active, async):
         """ Construct a ResetSignal.
-        
+
         This is to be used in conjunction with the always_seq decorator,
         as the reset argument.
         """
         _Signal.__init__(self, bool(val))
         self.active = bool(active)
         self.async = async
-  
+
 
 
 def always_seq(edge, reset):
     if not isinstance(edge, _WaiterList):
         raise AlwaysSeqError(_error.EdgeType)
     edge.sig._read = True
     edge.sig._used = True
@@ -70,19 +72,19 @@
         reset._used = True
 
     def _always_seq_decorator(func):
         if not isinstance(func, FunctionType):
             raise AlwaysSeqError(_error.ArgType)
         if _isGenFunc(func):
             raise AlwaysSeqError(_error.ArgType)
-        if func.func_code.co_argcount > 0:
+        if func.__code__.co_argcount > 0:
             raise AlwaysSeqError(_error.NrOfArgs)
         return _AlwaysSeq(func, edge, reset)
     return _always_seq_decorator
-        
+
 
 class _AlwaysSeq(_Instantiator):
 
     def __init__(self, func, edge, reset):
         self.func = func
         self.senslist = senslist = [edge]
         self.reset = reset
@@ -101,49 +103,51 @@
             W = _EdgeWaiter
         else:
             W = _EdgeTupleWaiter
         self.waiter = W(self.gen)
 
         # find symdict
         # similar to always_comb, but in class constructor
-        varnames = func.func_code.co_varnames
+        varnames = func.__code__.co_varnames
         symdict = {}
-        for n, v in func.func_globals.items():
+        for n, v in func.__globals__.items():
             if n not in varnames:
                 symdict[n] = v
         # handle free variables
-        if func.func_code.co_freevars:
-            for n, c in zip(func.func_code.co_freevars, func.func_closure):
+        if func.__code__.co_freevars:
+            for n, c in zip(func.__code__.co_freevars, func.__closure__):
                 try:
                     obj = _cell_deref(c)
                     symdict[n] = obj
                 except NameError:
                     raise NameError(n)
         self.symdict = symdict
 
         # now infer outputs to be reset
         s = inspect.getsource(func)
         s = _dedent(s)
         tree = ast.parse(s)
         # print ast.dump(tree)
-        v = _SigNameVisitor(symdict)
+        v = _AttrRefTransformer(self)
+        v.visit(tree)
+        v = _SigNameVisitor(self.symdict)
         v.visit(tree)
         sigregs = self.sigregs = []
         varregs = self.varregs = []
         for n in v.outputs:
             reg = self.symdict[n]
             if isinstance(reg, _Signal):
                 sigregs.append(reg)
             elif isinstance(reg, intbv):
                 varregs.append((n, reg, int(reg)))
             else:
                 assert _isListOfSigs(reg)
                 for e in reg:
                     sigregs.append(e)
-                    
+
 
     def reset_sigs(self):
         for s in self.sigregs:
             s.next = s._init
 
     def reset_vars(self):
         for v in self.varregs:
@@ -219,15 +223,15 @@
                 self.inputs.add(id)
             elif self.context == OUTPUT:
                 self.outputs.add(id)
             elif self.context == INOUT:
                 raise AlwaysSeqError(_error.SigAugAssign, id)
             else:
                 raise AssertionError("bug in always_seq")
-            
+
     def visit_Assign(self, node):
         self.context = OUTPUT
         for n in node.targets:
             self.visit(n)
         self.context = INPUT
         self.visit(node.value)
 
@@ -240,22 +244,22 @@
         self.visit(node.slice)
 
     def visit_AugAssign(self, node, access=INPUT):
         self.context = INOUT
         self.visit(node.target)
         self.context = INPUT
         self.visit(node.value)
-        
+
     def visit_ClassDef(self, node):
         pass # skip
 
     def visit_Exec(self, node):
         pass # skip
 
     def visit_Print(self, node):
         pass # skip
 
-         
 
 
 
- 
+
+
```

### Comparing `myhdl-0.8.1/myhdl/_concat.py` & `myhdl-0.9.0/myhdl/_concat.py`

 * *Files 8% similar despite different names*

```diff
@@ -16,24 +16,29 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ module with the concat function.
 
 """
+from __future__ import absolute_import
 
+from myhdl._compat import integer_types
 from myhdl._intbv import intbv
 from myhdl._Signal import _Signal
+from myhdl._compat import long
+
+
 
 def concat(base, *args):
 
     if isinstance(base, intbv):
         basewidth = base._nrbits
         val = base._val
-    elif isinstance(base, (int, long)):
+    elif isinstance(base, integer_types):
         if isinstance(base, bool):
             basewidth = 1
         else:
             basewidth = 0
         val = base
     elif isinstance(base, _Signal):
         basewidth = base._nrbits
@@ -65,16 +70,16 @@
         elif isinstance(arg, str):
             w = len(arg)
             v = long(arg, 2)
         else:
             raise TypeError("concat: inappropriate argument type: %s" \
                             % type(arg))
         if not w:
-            raise TypeError, "concat: arg on pos %d should have length" % (i+1)
+            raise TypeError("concat: arg on pos %d should have length" % (i+1))
         width += w
-        val = val << w | v & (1L << w)-1
+        val = val << w | v & (long(1) << w)-1
  
     if basewidth:
         return intbv(val, _nrbits=basewidth + width)
     else:
         return intbv(val)
```

### Comparing `myhdl-0.8.1/myhdl/_join.py` & `myhdl-0.9.0/myhdl/_join.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/myhdl/_enum.py` & `myhdl-0.9.0/myhdl/_enum.py`

 * *Files 6% similar despite different names*

```diff
@@ -16,20 +16,20 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module that implements enum.
 
 """
+from __future__ import absolute_import
 
 
-from types import StringType
-
 from myhdl._bin import bin
 from myhdl._Signal import _Signal
+from myhdl._compat import string_types
 
 class EnumType(object):
     def __init__(self):
         raise TypeError("class EnumType is only intended for type checking on subclasses")
 
 class EnumItemType(object):
     def __init__(self):
@@ -48,17 +48,17 @@
         nrbits = len(names)
     else: # binary as default
         nrbits = len(bin(len(names)-1))
     
     codedict = {}
     i = 0
     for name in names:
-        if not isinstance(name, StringType):
+        if not isinstance(name, string_types):
             raise TypeError()
-        if codedict.has_key(name):
+        if name in codedict:
             raise ValueError("enum literals should be unique")
         if encoding == "one_hot":
             code = bin(1<<i, nrbits)
         elif encoding == "one_cold":
             code = bin(~(1<<i), nrbits)
         else: # binary as default
             code = bin(i, nrbits)
@@ -73,14 +73,17 @@
             self._index = index
             self._name = name
             self._val = val
             self._nrbits = type._nrbits
             self._nritems = type._nritems
             self._type = type
 
+        def __hash__(self):
+            return hash((self._type, self._index))
+
         def __repr__(self):
             return self._name
 
         __str__ = __repr__
 
         def __hex__(self):
             return hex(int(self._val, 2))
```

### Comparing `myhdl-0.8.1/myhdl/_simulator.py` & `myhdl-0.9.0/myhdl/_simulator.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/myhdl/_always_comb.py` & `myhdl-0.9.0/myhdl/_always_comb.py`

 * *Files 2% similar despite different names*

```diff
@@ -14,60 +14,62 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module with the always_comb function. """
+from __future__ import absolute_import
 
 import sys
 import inspect
 from types import FunctionType
 import re
 import ast
 
 from myhdl import AlwaysCombError
 from myhdl._Signal import _Signal, _isListOfSigs
 from myhdl._util import _isGenFunc, _dedent
 from myhdl._cell_deref import _cell_deref
 from myhdl._Waiter import _Waiter, _SignalWaiter, _SignalTupleWaiter
 from myhdl._instance import _Instantiator
+from myhdl._resolverefs import _AttrRefTransformer
 
 class _error:
     pass
 _error.ArgType = "always_comb argument should be a classic function"
 _error.NrOfArgs = "always_comb argument should be a function without arguments"
 _error.Scope = "always_comb argument should be a local function"
 _error.SignalAsInout = "signal (%s) used as inout in always_comb function argument"
 _error.EmbeddedFunction = "embedded functions in always_comb function argument not supported"
 _error.EmptySensitivityList= "sensitivity list is empty"
-    
+
 def always_comb(func):
     if not isinstance( func, FunctionType):
         raise AlwaysCombError(_error.ArgType)
     if _isGenFunc(func):
         raise AlwaysCombError(_error.ArgType)
-    if func.func_code.co_argcount > 0:
+    if func.__code__.co_argcount > 0:
         raise AlwaysCombError(_error.NrOfArgs)
-    varnames = func.func_code.co_varnames
+    varnames = func.__code__.co_varnames
     symdict = {}
-    for n, v in func.func_globals.items():
+    for n, v in func.__globals__.items():
         if n not in varnames:
             symdict[n] = v
     # handle free variables
-    if func.func_code.co_freevars:
-        for n, c in zip(func.func_code.co_freevars, func.func_closure):
+    if func.__code__.co_freevars:
+        for n, c in zip(func.__code__.co_freevars, func.__closure__):
             try:
                 obj = _cell_deref(c)
                 symdict[n] = obj
             except NameError:
                 raise NameError(n)
     c = _AlwaysComb(func, symdict)
     return c
-   
+
 
 INPUT, OUTPUT, INOUT = range(3)
 
 
 
 class _SigNameVisitor(ast.NodeVisitor):
     def __init__(self, symdict):
@@ -111,15 +113,15 @@
                 self.inputs.add(id)
             elif self.context == OUTPUT:
                 self.outputs.add(id)
             elif self.context == INOUT:
                 raise AlwaysCombError(_error.SignalAsInout % id)
             else:
                 raise AssertionError("bug in always_comb")
-            
+
     def visit_Assign(self, node):
         self.context = OUTPUT
         for n in node.targets:
             self.visit(n)
         self.context = INPUT
         self.visit(node.value)
 
@@ -142,25 +144,25 @@
         self.visit(node.slice)
 
     def visit_AugAssign(self, node, access=INPUT):
         self.context = INOUT
         self.visit(node.target)
         self.context = INPUT
         self.visit(node.value)
-        
+
     def visit_ClassDef(self, node):
         pass # skip
 
     def visit_Exec(self, node):
         pass # skip
 
     def visit_Print(self, node):
         pass # skip
 
-         
+
 
 class _AlwaysComb(_Instantiator):
 
 #     def __init__(self, func, symdict):
 #         self.func = func
 #         self.symdict = symdict
 #         s = inspect.getsource(func)
@@ -192,15 +194,17 @@
     def __init__(self, func, symdict):
         self.func = func
         self.symdict = symdict
         s = inspect.getsource(func)
         s = _dedent(s)
         tree = ast.parse(s)
         # print ast.dump(tree)
-        v = _SigNameVisitor(symdict)
+        v = _AttrRefTransformer(self)
+        v.visit(tree)
+        v = _SigNameVisitor(self.symdict)
         v.visit(tree)
         self.inputs = v.inputs
         self.outputs = v.outputs
         senslist = []
         for n in self.inputs:
             s = self.symdict[n]
             if isinstance(s, _Signal):
@@ -223,11 +227,11 @@
         senslist = self.senslist
         if len(senslist) == 1:
             senslist = senslist[0]
         func = self.func
         while 1:
             func()
             yield senslist
- 
+
```

### Comparing `myhdl-0.8.1/myhdl/conversion/_analyze.py` & `myhdl-0.9.0/myhdl/conversion/_analyze.py`

 * *Files 3% similar despite different names*

```diff
@@ -16,108 +16,108 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ MyHDL conversion analysis module.
 
 """
+from __future__ import absolute_import, print_function
 
 import inspect
 # import compiler
 # from compiler import ast as astNode
 from types import FunctionType, MethodType
 import re
 import ast
-import __builtin__
+from itertools import chain
+from collections import defaultdict
 
 import myhdl
 from myhdl import *
 from myhdl import ConversionError
 from myhdl._cell_deref import _cell_deref
 from myhdl._always_comb import _AlwaysComb
 from myhdl._always_seq import _AlwaysSeq
 from myhdl._always import _Always
 from myhdl.conversion._misc import (_error, _access, _kind,
-                                    _ConversionMixin, _Label, _genUniqueSuffix)
+                                    _ConversionMixin, _Label, _genUniqueSuffix,
+                                    _get_argnames)
 from myhdl._extractHierarchy import _isMem, _getMemInfo, _UserCode
 from myhdl._Signal import _Signal, _WaiterList
-from myhdl._ShadowSignal import _ShadowSignal, _SliceSignal
-from myhdl._util import _isTupleOfInts, _dedent
+from myhdl._ShadowSignal import _ShadowSignal, _SliceSignal, _TristateDriver
+from myhdl._util import _isTupleOfInts, _dedent, _flatten, _makeAST
+from myhdl._resolverefs import _AttrRefTransformer
+from myhdl._compat import builtins, integer_types, PY2
 
 myhdlObjects = myhdl.__dict__.values()
-builtinObjects = __builtin__.__dict__.values()
+builtinObjects = builtins.__dict__.values()
 
 _enumTypeSet = set()
 _constDict = {}
 _extConstDict = {}
 
 
-def _makeName(n, prefixes):
+def _makeName(n, prefixes, namedict):
     # trim empty prefixes
     prefixes = [p for p in prefixes if p]
     if len(prefixes) > 1:
 #        name = '_' + '_'.join(prefixes[1:]) + '_' + n
         name = '_'.join(prefixes[1:]) + '_' + n
     else:
         name = n
     if '[' in name or ']' in name:
         name = "\\" + name + ' '
 ##     print prefixes
 ##     print name
     return name
 
-def _makeAST(f):
-    s = inspect.getsource(f)
-    s = _dedent(s)
-    tree = ast.parse(s)
-    tree.sourcefile = inspect.getsourcefile(f)
-    tree.lineoffset = inspect.getsourcelines(f)[1]-1
-    return tree
-                     
+
 def _analyzeSigs(hierarchy, hdl='Verilog'):
     curlevel = 0
     siglist = []
     memlist = []
     prefixes = []
+
     open, close = '[', ']'
     if hdl == 'VHDL':
         open, close = '(', ')'
-    
+
     for inst in hierarchy:
         level = inst.level
         name = inst.name
         sigdict = inst.sigdict
         memdict = inst.memdict
+        namedict = dict(chain(sigdict.items(),  memdict.items()))
         delta = curlevel - level
         curlevel = level
         assert(delta >= -1)
         if delta > -1: # same or higher level
-            prefixes = prefixes[:curlevel-1]   
-        # skip processing and prefixing in context without signals    
+            prefixes = prefixes[:curlevel-1]
+        # skip processing and prefixing in context without signals
         if not (sigdict or memdict):
             prefixes.append("")
             continue
         prefixes.append(name)
         for n, s in sigdict.items():
             if s._name is not None:
                 continue
             if isinstance(s, _SliceSignal):
                 continue
-            s._name = _makeName(n, prefixes)
+            s._name = _makeName(n, prefixes, namedict)
             if not s._nrbits:
                 raise ConversionError(_error.UndefinedBitWidth, s._name)
             # slice signals
             for sl in s._slicesigs:
                 sl._setName(hdl)
             siglist.append(s)
         # list of signals
         for n, m in memdict.items():
             if m.name is not None:
                 continue
-            m.name = _makeName(n, prefixes)
+            m.name = _makeName(n, prefixes, namedict)
             memlist.append(m)
 
     # handle the case where a named signal appears in a list also by giving
     # priority to the list and marking the signals as unused
     for m in memlist:
         if not m._used:
             continue
@@ -129,93 +129,80 @@
             s._inList = True
             if not s._nrbits:
                 raise ConversionError(_error.UndefinedBitWidth, s._name)
             if type(s.val) != type(m.elObj.val):
                 raise ConversionError(_error.InconsistentType, s._name)
             if s._nrbits != m.elObj._nrbits:
                 raise ConversionError(_error.InconsistentBitWidth, s._name)
-            
+
     return siglist, memlist
 
-        
+
 
 def _analyzeGens(top, absnames):
     genlist = []
     for g in top:
         if isinstance(g, _UserCode):
             tree = g
         elif isinstance(g, (_AlwaysComb, _AlwaysSeq, _Always)):
             f = g.func
-            s = inspect.getsource(f)
-            s = _dedent(s)
-            tree = ast.parse(s)
-            #print ast.dump(tree)
-            tree.sourcefile  = inspect.getsourcefile(f)
-            tree.lineoffset = inspect.getsourcelines(f)[1]-1
-            tree.symdict = f.func_globals.copy()
+            tree = _makeAST(f)
+            tree.symdict = f.__globals__.copy()
             tree.callstack = []
             # handle free variables
             tree.nonlocaldict = {}
-            if f.func_code.co_freevars:
-                for n, c in zip(f.func_code.co_freevars, f.func_closure):
+            if f.__code__.co_freevars:
+                for n, c in zip(f.__code__.co_freevars, f.__closure__):
                     obj = _cell_deref(c)
-                    if isinstance(g, _AlwaysComb):
-                        if not ( isinstance(obj, (int, long, EnumType,_Signal)) or \
-                                 _isMem(obj) or _isTupleOfInts(obj)
-                               ):
-                            info =  "File %s, line %s: " % (tree.sourcefile, tree.lineoffset)
-                            print type(obj)
-                            raise ConversionError(_error.UnsupportedType, n, info)
                     tree.symdict[n] = obj
                     # currently, only intbv as automatic nonlocals (until Python 3.0)
                     if isinstance(obj, intbv):
                         tree.nonlocaldict[n] = obj
             tree.name = absnames.get(id(g), str(_Label("BLOCK"))).upper()
+            v = _AttrRefTransformer(tree)
+            v.visit(tree)
             v = _FirstPassVisitor(tree)
             v.visit(tree)
             if isinstance(g, _AlwaysComb):
                 v = _AnalyzeAlwaysCombVisitor(tree, g.senslist)
             elif isinstance(g, _AlwaysSeq):
                 v = _AnalyzeAlwaysSeqVisitor(tree, g.senslist, g.reset, g.sigregs, g.varregs)
             else:
                 v = _AnalyzeAlwaysDecoVisitor(tree, g.senslist)
             v.visit(tree)
         else: # @instance
             f = g.gen.gi_frame
-            s = inspect.getsource(f)
-            s = _dedent(s)
-            tree = ast.parse(s)
-            # print ast.dump(tree)
-            tree.sourcefile = inspect.getsourcefile(f)
-            tree.lineoffset = inspect.getsourcelines(f)[1]-1
+            tree = _makeAST(f)
             tree.symdict = f.f_globals.copy()
             tree.symdict.update(f.f_locals)
             tree.nonlocaldict = {}
             tree.callstack = []
             tree.name = absnames.get(id(g), str(_Label("BLOCK"))).upper()
+            v = _AttrRefTransformer(tree)
+            v.visit(tree)
             v = _FirstPassVisitor(tree)
             v.visit(tree)
             v = _AnalyzeBlockVisitor(tree)
             v.visit(tree)
         genlist.append(tree)
     return genlist
 
 
 class _FirstPassVisitor(ast.NodeVisitor, _ConversionMixin):
 
     """First pass visitor.
-    
+
     Prune unsupported contructs, and add some useful attributes.
 
     """
-    
+
     def __init__(self, tree):
         self.tree = tree
         self.toplevel = True
-        
+
     def visit_Tuple(self, node):
         if isinstance(node.ctx, ast.Store):
             self.raiseError(node, _error.NotSupported, "tuple assignment")
 
     def visit_Repr(self, node):
         self.raiseError(node, _error.NotSupported, "backquote")
 
@@ -262,50 +249,50 @@
     def visitSliceObj(self, node):
         self.raiseError(node, _error.NotSupported, "slice object")
     def visit_TryExcept(self, node):
         self.raiseError(node, _error.NotSupported, "try-except statement")
     def visit_TryFinally(self, node):
         self.raiseError(node, _error.NotSupported, "try-finally statement")
 
-        
+
     def visit_Assign(self, node):
         if len(node.targets) > 1:
             self.raiseError(node, _error.NotSupported, "multiple assignments")
         self.visit(node.targets[0])
         self.visit(node.value)
-        
+
     def visit_Call(self, node):
         if node.starargs:
             self.raiseError(node, _error.NotSupported, "extra positional arguments")
         if node.kwargs:
             self.raiseError(node, _error.NotSupported, "extra named arguments")
         # f = eval(_unparse(node.node), self.tree.symdict)
         self.generic_visit(node)
-                
+
     def visit_Compare(self, node):
         if len(node.ops) != 1:
             self.raiseError(node, _error.NotSupported, "chained comparison")
         self.generic_visit(node)
-        
+
     def visit_FunctionDef(self, node):
         if node.args.vararg or node.args.kwarg:
             self.raiseError(node, _error.NotSupported, "extra positional or named arguments")
         if not self.toplevel:
             self.raiseError(node, _error.NotSupported, "embedded function definition")
         self.toplevel = False
-        node.argnames = [arg.id for arg in node.args.args]
+        node.argnames = _get_argnames(node)
         # don't visit decorator lists - they can support more than other calls
         # put official docstrings aside for separate processing
         node.doc = None
         if node.body and isinstance(node.body[0], ast.Expr) and \
             isinstance(node.body[0].value, ast.Str):
             node.doc = node.body[0].value.s
             node.body = node.body[1:]
         self.visitList(node.body)
-        
+
     def flattenIf(self, node, tests, else_, co):
         """ Flatten if-then-else as in compiler package."""
         if node:
             if len(node) == 1 and \
                 isinstance(node[0], ast.If) and \
                 node[0].body[0].col_offset == co: # ugly hack to detect separate else clause
                 elifnode = node[0]
@@ -319,29 +306,29 @@
         if not node.orelse:
             test = node.test
             if isinstance(test, ast.Name):
                 if test.id == '__debug__':
                     node.ignore = True
                     return # skip
         self.generic_visit(node)
-                
+
         # add fields that match old compiler package
         tests = [(node.test, node.body)]
         else_ = []
         self.flattenIf(node.orelse, tests, else_, node.body[0].col_offset)
         node.tests = tests
         node.else_ = else_
 
 
     def visit_Print(self, node):
         if node.dest is not None:
             self.raiseError(node, _error.NotSupported, "printing to a file with >> syntax")
         if not node.nl:
             self.raiseError(node, _error.NotSupported, "printing without newline")
-        
+
 
 
 
 
 def getNrBits(obj):
     if hasattr(obj, '_nrbits'):
         return obj._nrbits
@@ -400,19 +387,19 @@
     if isinstance(obj, _Signal):
         obj = obj._init
     if isinstance(obj, intbv):
         return obj._max - obj._min
     elif isinstance(obj, EnumItemType):
         return len(obj._type)
     else:
-        raise TypeError("Unexpected type")
-        
+        raise TypeError("Unexpected type, missing final \'else:\'?")
+
 
 class _AnalyzeVisitor(ast.NodeVisitor, _ConversionMixin):
-    
+
     def __init__(self, tree):
         tree.sigdict = {}
         tree.vardict = {}
         tree.inputs = set()
         tree.outputs = set()
         # hack for assigned mems
         tree.outmems = set()
@@ -437,15 +424,15 @@
     def visit_BoolOp(self, node):
         for n in node.values:
             self.visit(n)
         for n in node.values:
             if not hasType(n.obj, bool):
                 self.raiseError(node, _error.NotSupported, "non-boolean argument in logical operator")
         node.obj = bool()
-    
+
     def visit_UnaryOp(self, node):
         self.visit(node.operand)
         op = node.op
         node.obj = node.operand.obj
         if isinstance(op, ast.Not):
             node.obj = bool()
         elif isinstance(op, ast.UAdd):
@@ -461,15 +448,15 @@
         if node.attr == 'next':
             if isinstance(node.value, ast.Name):
                 n = node.value.id
                 obj = node.value.obj
                 if isinstance(obj, _Signal) and isinstance(obj._init, modbv):
                     if not obj._init._hasFullRange():
                         self.raiseError(node, _error.ModbvRange, n)
-         
+
     def setAttr(self, node):
         if node.attr != 'next':
             self.raiseError(node, _error.NotSupported, "attribute assignment")
         self.tree.kind = _kind.TASK
         # self.access = _access.OUTPUT
         self.visit(node.value)
         # self.access = _access.INPUT
@@ -501,15 +488,15 @@
             node.obj = getattr(obj, node.attr)
             if obj not in _enumTypeSet:
                 _enumTypeSet.add(obj)
                 suf = _genUniqueSuffix.next()
                 obj._setName(n+suf)
         if node.obj is None: # attribute lookup failed
             self.raiseError(node, _error.UnsupportedAttribute, node.attr)
-        
+
     def visit_Assign(self, node):
         target, value = node.targets[0], node.value
         self.access = _access.OUTPUT
         self.visit(target)
         self.access = _access.INPUT
         # set attribute to detect a top-level rhs
         value.isRhs = True
@@ -557,79 +544,78 @@
         self.access = _access.INOUT
         self.visit(node.target)
         self.access = _access.INPUT
         self.visit(node.value)
 
     def visit_Break(self, node):
         self.labelStack[-2].isActive = True
-        
+
     def visit_Call(self, node):
         self.visit(node.func)
+        f = self.getObj(node.func)
+        node.obj = None
+
+        if f is print:
+            self.visit_Print(node)
+            return
+
         self.access = _access.UNKNOWN
         for arg in node.args:
             self.visit(arg)
         for kw in node.keywords:
             self.visit(kw)
         self.access = _access.INPUT
         argsAreInputs = True
-        f = self.getObj(node.func)
-        node.obj = None
         if type(f) is type and issubclass(f, intbv):
             node.obj = self.getVal(node)
         elif f is concat:
             node.obj = self.getVal(node)
         elif f is len:
             self.access = _access.UNKNOWN
             node.obj = int(0) # XXX
         elif f is bool:
             node.obj = bool()
-        elif f in (int, long, ord):
+        elif f in _flatten(integer_types, ord):
             node.obj = int(-1)
 ##         elif f in (posedge , negedge):
 ##             node.obj = _EdgeDetector()
         elif f is delay:
             node.obj = delay(0)
         ### suprize: identity comparison on unbound methods doesn't work in python 2.5??
         elif f == intbv.signed:
             node.obj = int(-1)
         elif f in myhdlObjects:
             pass
         elif f in builtinObjects:
             pass
         elif type(f) is FunctionType:
             argsAreInputs = False
-            s = inspect.getsource(f)
-            s = _dedent(s)
-            tree = ast.parse(s)
-            # print ast.dump(tree)
-            # print tree
+            tree = _makeAST(f)
             fname = f.__name__
             tree.name = _Label(fname)
-            tree.sourcefile = inspect.getsourcefile(f)
-            tree.lineoffset = inspect.getsourcelines(f)[1]-1
-            tree.symdict = f.func_globals.copy()
+            tree.symdict = f.__globals__.copy()
             tree.nonlocaldict = {}
             if fname in self.tree.callstack:
                 self.raiseError(node, _error.NotSupported, "Recursive call")
             tree.callstack = self.tree.callstack[:]
             tree.callstack.append(fname)
             # handle free variables
-            if f.func_code.co_freevars:
-                for n, c in zip(f.func_code.co_freevars, f.func_closure):
+            if f.__code__.co_freevars:
+                for n, c in zip(f.__code__.co_freevars, f.__closure__):
                     obj = _cell_deref(c)
-                    if not  isinstance(obj, (int, long, _Signal)):
+                    if not  isinstance(obj, (integer_types, _Signal)):
                         self.raiseError(node, _error.FreeVarTypeError, n)
                     tree.symdict[n] = obj
             v = _FirstPassVisitor(tree)
             v.visit(tree)
             v = _AnalyzeFuncVisitor(tree, node.args, node.keywords)
             v.visit(tree)
             node.obj = tree.returnObj
             node.tree = tree
-            tree.argnames = argnames = [arg.id for arg in tree.body[0].args.args]
+            tree.argnames = argnames = _get_argnames(tree.body[0])
             # extend argument list with keyword arguments on the correct position
             node.args.extend([None]*len(node.keywords))
             for kw in node.keywords:
                 node.args[argnames.index(kw.arg)] = kw.value
             for n, arg in zip(argnames, node.args):
                 if n in tree.outputs:
                     self.access = _access.OUTPUT
@@ -655,16 +641,16 @@
 ##         arg.target = self.getObj(node.expr)
         # detect specialized case for the test
         if isinstance(op, ast.Eq) and isinstance(node.left, ast.Name):
             # check wether it can be a case
             val = arg.obj
             if isinstance(val, bool):
                 val = int(val) # cast bool to int first
-            if isinstance(val, (EnumItemType, int, long)):
-                node.case = (node.left, val)         
+            if isinstance(val, (EnumItemType, integer_types)):
+                node.case = (node.left, val)
             # check whether it can be part of an edge check
             n = node.left.id
             if n in self.tree.sigdict:
                 sig = self.tree.sigdict[n]
                 v = self.getValue(arg)
                 if v is not None:
                     if v == 0:
@@ -681,41 +667,41 @@
         elif isinstance(n, int):
             node.obj = n
         else:
             node.obj = None
 
     def visit_Str(self, node):
         node.obj = node.s
-           
+
     def visit_Continue(self, node):
         self.labelStack[-1].isActive = True
 
     def visit_For(self, node):
         node.breakLabel = _Label("BREAK")
         node.loopLabel = _Label("LOOP")
         self.labelStack.append(node.breakLabel)
         self.labelStack.append(node.loopLabel)
         self.refStack.push()
         self.visit(node.target)
         var = node.target.id
         self.tree.vardict[var] = int(-1)
-        
+
         cf = node.iter
         self.visit(cf)
         self.require(node, isinstance(cf, ast.Call), "Expected (down)range call")
         f = self.getObj(cf.func)
         self.require(node, f in (range, downrange), "Expected (down)range call")
-        
+
         for stmt in node.body:
             self.visit(stmt)
         self.refStack.pop()
         self.require(node, not node.orelse, "for-else not supported")
         self.labelStack.pop()
         self.labelStack.pop()
-        
+
     def visit_FunctionDef(self, node):
         raise AssertionError("subclass must implement this")
 
     def visit_If(self, node):
         if node.ignore:
             return
         for test, suite in node.tests:
@@ -747,23 +733,23 @@
                 return
             if item in choices:
                 return
             choices.add(item)
         node.isCase = True
         node.caseVar = var1
         node.caseItem = item1
-        if (len(choices) == _getNritems(var1.obj)) or node.else_:
+        if node.else_ or (len(choices) == _getNritems(var1.obj)) :
             node.isFullCase = True
 
     def visit_ListComp(self, node):
         mem = node.obj = _Ram()
         self.kind = _kind.DECLARATION
         try:
             self.visit(node.elt)
-        except ConversionError, e:
+        except ConversionError as e:
             if e.kind == _error.UnboundLocal:
                 pass
             else:
                 raise
         self.kind = _kind.NORMAL
         mem.elObj = self.getObj(node.elt)
         if not isinstance(mem.elObj, intbv) or not len(mem.elObj) > 0:
@@ -773,14 +759,17 @@
         if not isinstance(cf, ast.Call):
             self.raiseError(node, _error.UnsupportedListComp)
         f = self.getObj(cf.func)
         if f is not range or len(cf.args) != 1:
             self.raiseError(node, _error.UnsupportedListComp)
         mem.depth = cf.args[0].obj
 
+    def visit_NameConstant(self, node):
+        node.obj = node.value
+
     def visit_Name(self, node):
         if isinstance(node.ctx, ast.Store):
             self.setName(node)
         else:
             self.getName(node)
 
     def setName(self, node):
@@ -815,17 +804,20 @@
                 self.raiseError(node, _error.UnboundLocal, n)
             self.globalRefs.add(n)
         if n in self.tree.sigdict:
             node.obj = sig = self.tree.sigdict[n]
             # mark shadow signal as driven only when they are seen somewhere
             if isinstance(sig, _ShadowSignal):
                 sig._driven = 'wire'
+            # mark tristate signal as driven if its driver is seen somewhere
+            if isinstance(sig, _TristateDriver):
+                sig._sig._driven = 'wire'
             if not isinstance(sig, _Signal):
                 # print "not a signal: %s" % n
-                pass 
+                pass
             else:
                 if sig._type is bool:
                     node.edge = sig.posedge
                 ws = getattr(sig._val, 'lenStr', False)
                 ext = getattr(sig._val, 'external', False)
                 if ws and ws in self.tree.symdict:
                     _constDict[ws] = self.tree.symdict[ws]
@@ -836,15 +828,15 @@
             elif self.access == _access.OUTPUT:
                 self.tree.kind = _kind.TASK
                 if n in self.tree.outputs:
                     node.kind = _kind.REG
                 self.tree.outputs.add(n)
             elif self.access == _access.UNKNOWN:
                 pass
-            else: 
+            else:
                 self.raiseError(node, _error.NotSupported, "Augmented signal assignment")
         if n in self.tree.vardict:
             obj = self.tree.vardict[n]
             if self.access == _access.INOUT: # probably dead code
                 # upgrade bool to int for augmented assignments
                 if isinstance(obj, bool):
                     obj = int(-1)
@@ -884,28 +876,34 @@
                 # typedef string for nonlocal intbv's
                 ws = getattr(v, 'lenStr', False)
                 ext = getattr(v, 'external', False)
                 if ws and ws in self.tree.symdict:
                     _constDict[ws] = self.tree.symdict[ws]
                     if ext:
                         _extConstDict[ws] = self.tree.symdict[ws]
-        elif n in __builtin__.__dict__:
-            node.obj = __builtin__.__dict__[n]
+        elif n in builtins.__dict__:
+            node.obj = builtins.__dict__[n]
         else:
             self.raiseError(node, _error.UnboundLocal, n)
-        
+
     def visit_Return(self, node):
         self.raiseError(node, _error.NotSupported, "return statement")
 
     def visit_Print(self, node):
         self.tree.hasPrint = True
         f = []
         nr = 0
         a = []
-        for n in node.values:
+
+        if PY2 and isinstance(node, ast.Print):
+            node_args = node.values
+        else:
+            node_args = node.args
+
+        for n in node_args:
             if isinstance(n, ast.BinOp) and isinstance(n.op, ast.Mod) and \
                isinstance(n.left, ast.Str):
                 if isinstance(n.right, ast.Tuple):
                     a.extend(n.right.elts)
                 else:
                     a.append(n.right)
                 s = n.left.s
@@ -946,15 +944,15 @@
         node.format = f
         node.args = a
         if len(node.args) < nr:
             self.raiseError(node, _error.FormatString, "not enough arguments")
         if len(node.args) > nr:
             self.raiseError(node, _error.FormatString, "too many arguments")
         self.generic_visit(node)
-        
+
     def visit_Subscript(self, node):
         if isinstance(node.slice, ast.Slice):
             self.accessSlice(node)
         else:
             self.accessIndex(node)
 
     def accessSlice(self, node):
@@ -971,15 +969,15 @@
                 self.require(lower, "Expected leftmost index")
                 leftind = self.getVal(lower)
                 if upper:
                     rightind = self.getVal(upper)
                 else:
                     rightind = 0
                 node.obj = node.obj[leftind:rightind]
-    
+
     def accessIndex(self, node):
         self.visit(node.value)
         self.access = _access.INPUT
         self.visit(node.slice.value)
         if isinstance(node.value.obj, _Ram):
             if isinstance(node.ctx, ast.Store):
                 self.raiseError(node, _error.ListElementAssign)
@@ -1034,23 +1032,23 @@
             senslist = [n.obj]
         elif _isMem(n.obj):
             senslist = n.obj
         else:
             self.raiseError(node, _error.UnsupportedYield)
         node.senslist = senslist
 
-        
+
 class _AnalyzeBlockVisitor(_AnalyzeVisitor):
-    
+
     def __init__(self, tree):
         _AnalyzeVisitor.__init__(self, tree)
         for n, v in self.tree.symdict.items():
             if isinstance(v, _Signal):
                 self.tree.sigdict[n] = v
-        
+
 
     def visit_FunctionDef(self, node):
         self.refStack.push()
         for n in node.body:
             self.visit(n)
         self.tree.kind = _kind.ALWAYS
         for n in node.body[:-1]:
@@ -1059,41 +1057,41 @@
                 break
         if self.tree.kind == _kind.ALWAYS:
             w = node.body[-1]
             if not self.getKind(w) == _kind.ALWAYS:
                 self.tree.kind = _kind.INITIAL
         self.refStack.pop()
 
-                
+
     def visit_Module(self, node):
         self.generic_visit(node)
         for n in self.tree.outputs:
             s = self.tree.sigdict[n]
             if s._driven:
                 self.raiseError(node, _error.SigMultipleDriven, n)
             s._driven = "reg"
         for n in self.tree.inputs:
             s = self.tree.sigdict[n]
             s._markRead()
-            
-     
+
+
     def visit_Return(self, node):
         ### value should be None
         if node.value is None:
             pass
         elif isinstance(node.value, ast.Name) and node.value.id == "None":
             pass
         else:
             self.raiseError(node, _error.NotSupported, "return value other than None")
 
 
 
 
 class _AnalyzeAlwaysCombVisitor(_AnalyzeBlockVisitor):
-    
+
     def __init__(self, tree, senslist):
         _AnalyzeBlockVisitor.__init__(self, tree)
         self.tree.senslist = senslist
 
 
     def visit_FunctionDef(self, node):
         self.refStack.push()
@@ -1125,63 +1123,63 @@
         if self.tree.kind == _kind.SIMPLE_ALWAYS_COMB:
             for n in self.tree.outputs:
                 s = self.tree.sigdict[n]
                 s._driven = "wire"
             for n in self.tree.outmems:
                 m = _getMemInfo(self.tree.symdict[n])
                 m._driven = "wire"
-                
-                
+
+
 class _AnalyzeAlwaysSeqVisitor(_AnalyzeBlockVisitor):
-    
+
     def __init__(self, tree, senslist, reset, sigregs, varregs):
         _AnalyzeBlockVisitor.__init__(self, tree)
         self.tree.senslist = senslist
         self.tree.reset = reset
         self.tree.sigregs = sigregs
         self.tree.varregs = varregs
 
-         
+
     def visit_FunctionDef(self, node):
         self.refStack.push()
         for n in node.body:
             self.visit(n)
         self.tree.kind = _kind.ALWAYS_SEQ
         self.refStack.pop()
-     
+
 
 class _AnalyzeAlwaysDecoVisitor(_AnalyzeBlockVisitor):
-    
+
     def __init__(self, tree, senslist):
         _AnalyzeBlockVisitor.__init__(self, tree)
         self.tree.senslist = senslist
 
-         
+
     def visit_FunctionDef(self, node):
         self.refStack.push()
         for n in node.body:
             self.visit(n)
         self.tree.kind = _kind.ALWAYS_DECO
         self.refStack.pop()
 
-            
+
 
 class _AnalyzeFuncVisitor(_AnalyzeVisitor):
-    
+
     def __init__(self, tree, args, keywords):
         _AnalyzeVisitor.__init__(self, tree)
         self.args = args
         self.keywords = keywords
         self.tree.hasReturn = False
         self.tree.returnObj = None
 
-        
+
     def visit_FunctionDef(self, node):
         self.refStack.push()
-        argnames = [arg.id for arg in node.args.args]
+        argnames = _get_argnames(node)
         for i, arg in enumerate(self.args):
             n = argnames[i]
             self.tree.symdict[n] = self.getObj(arg)
             self.tree.argnames.append(n)
         for kw in self.keywords:
             n = kw.arg
             self.tree.symdict[n] = self.getObj(kw.value)
@@ -1237,48 +1235,74 @@
 
 
 ismethod = inspect.ismethod
 # inspect doc is wrong: ismethod checks both bound and unbound methods
 def isboundmethod(m):
     return ismethod(m) and m.__self__ is not None
 
-def _analyzeTopFunc(func, *args, **kwargs):
+
+def _analyzeTopFunc(top_inst, func, *args, **kwargs):
     tree = _makeAST(func)
     v = _AnalyzeTopFuncVisitor(func, tree, *args, **kwargs)
     v.visit(tree)
+
+    objs = []
+    for name, obj in v.fullargdict.items():
+        if not isinstance(obj, _Signal):
+            objs.append((name, obj))
+
+    #create ports for any signal in the top instance if it was buried in an
+    #object passed as in argument
+    #TODO: This will not work for nested objects in the top level
+    for name, obj in objs:
+        if not hasattr(obj, '__dict__'):
+            continue
+        for attr, attrobj in vars(obj).items():
+            if isinstance(attrobj, _Signal):
+                signame = attrobj._name
+                if not signame:
+                    signame = name + '_' + attr
+                    attrobj._name = signame
+                v.argdict[signame] = attrobj
+                v.argnames.append(signame)
+
     return v
 
 class _AnalyzeTopFuncVisitor(_AnalyzeVisitor):
 
     def __init__(self, func, tree, *args, **kwargs):
         self.func = func
         self.tree = tree
         self.args = args
         self.kwargs = kwargs
         self.name = None
+        self.fullargdict = {}
         self.argdict = {}
+        self.argnames = []
 
     def visit_FunctionDef(self, node):
-        
+
         self.name = node.name
-        argnames = [arg.id for arg in node.args.args]
+        self.argnames = _get_argnames(node)
         if isboundmethod(self.func):
-            if not argnames[0] == 'self':
+            if not self.argnames[0] == 'self':
                 self.raiseError(node, _error.NotSupported,
                                 "first method argument name other than 'self'")
             # skip self
-            argnames = argnames[1:]  
+            self.argnames = self.argnames[1:]
         i=-1
         for i, arg in enumerate(self.args):
-            n = argnames[i]
+            n = self.argnames[i]
+            self.fullargdict[n] = arg
             if isinstance(arg, _Signal):
-                self.argdict[n] = arg  
+                self.argdict[n] = arg
             if _isMem(arg):
                 self.raiseError(node, _error.ListAsPort, n)
-        for n in argnames[i+1:]:
+        for n in self.argnames[i+1:]:
             if n in self.kwargs:
                 arg = self.kwargs[n]
+                self.fullargdict[n] = arg
                 if isinstance(arg, _Signal):
                     self.argdict[n] = arg
                 if _isMem(arg):
                     self.raiseError(node, _error.ListAsPort, n)
-        self.argnames = [n for n in argnames if n in self.argdict]
+        self.argnames = [n for n in self.argnames if n in self.argdict]
```

### Comparing `myhdl-0.8.1/myhdl/conversion/_misc.py` & `myhdl-0.9.0/myhdl/conversion/_misc.py`

 * *Files 3% similar despite different names*

```diff
@@ -16,26 +16,25 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ myhdl toVerilog package.
 
 """
+from __future__ import absolute_import
 
 
 import inspect
-import compiler
-from compiler import ast as astNode
 import ast
 
 import myhdl
 from myhdl import *
 from myhdl import ConversionError
 from myhdl._util import _flatten
-from myhdl._unparse import _unparse
+from myhdl._compat import PY2
 
 class _error(object):
     FirstArgType = "first argument should be a classic function"
     ArgType = "leaf cell type error"
     NotSupported = "Not supported"
     TopLevelName = "Result of toVerilog call should be assigned to a top level name"
     SigMultipleDriven = "Signal has multiple drivers"
@@ -170,15 +169,15 @@
         yield "MYHDL%s" % i
         i += 1
         
 _genLabel = _LabelGenerator()
 
 class _Label(object):
     def __init__(self, name):
-        self.name = _genLabel.next() + '_' + name
+        self.name = next(_genLabel) + '_' + name
         self.isActive = False
     def __str__(self):
         return str(self.name)
 
 # this can be made more sophisticated to deal with existing suffixes
 # also, may require reset facility
 class _UniqueSuffixGenerator(object):
@@ -207,7 +206,13 @@
 class _namesVisitor(ast.NodeVisitor):
     
     def __init__(self):
         self.names = []
 
     def visit_Name(self, node):
         self.names.append(node.id)
+
+def _get_argnames(node):
+    if PY2:
+        return [arg.id for arg in node.args.args]
+    else:
+        return [arg.arg for arg in node.args.args]
```

### Comparing `myhdl-0.8.1/myhdl/conversion/_toVerilog.py` & `myhdl-0.9.0/myhdl/conversion/_toVerilog.py`

 * *Files 4% similar despite different names*

```diff
@@ -16,48 +16,54 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ myhdl toVerilog conversion module.
 
 """
+from __future__ import absolute_import
+from __future__ import print_function
 
 
 import sys
 import math
+import os
+
 import inspect
 from datetime import datetime
 import ast
 import string
 
-from types import GeneratorType, ClassType, TypeType
-from cStringIO import StringIO
+from types import GeneratorType
+from myhdl._compat import StringIO
 import warnings
 
 import myhdl
 from myhdl import *
+from myhdl._compat import integer_types, class_types, PY2
 from myhdl import ToVerilogError, ToVerilogWarning
 from myhdl._extractHierarchy import (_HierExtr, _isMem, _getMemInfo,
                                      _UserVerilogCode, _userCodeMap)
 
 from myhdl._instance import _Instantiator
-from myhdl.conversion._misc import (_error, _kind, _context, 
+from myhdl.conversion._misc import (_error, _kind, _context,
                                     _ConversionMixin, _Label, _genUniqueSuffix, _isConstant)
-from myhdl.conversion._analyze import (_analyzeSigs, _analyzeGens, _analyzeTopFunc, 
+from myhdl.conversion._analyze import (_analyzeSigs, _analyzeGens, _analyzeTopFunc,
                                        _Ram, _Rom)
 from myhdl._Signal import _Signal
-            
+
+
 _converting = 0
 _profileFunc = None
 
 def _checkArgs(arglist):
     for arg in arglist:
         if not isinstance(arg, (GeneratorType, _Instantiator, _UserVerilogCode)):
             raise ToVerilogError(_error.ArgType, arg)
-        
+
 def _flatten(*args):
     arglist = []
     for arg in args:
         if id(arg) in _userCodeMap['verilog']:
             arglist.append(_userCodeMap['verilog'][id(arg)])
         elif isinstance(arg, (list, tuple, set)):
             for item in arg:
@@ -75,33 +81,38 @@
     doc = '// ' + doc
     doc = doc.replace('\n', pre)
     return doc
 
 
 class _ToVerilogConvertor(object):
 
-    __slots__ = ("name", 
-                 "timescale", 
+    __slots__ = ("name",
+                 "directory",
+                 "timescale",
                  "standard",
-                 "prefer_blocking_assignments", 
+                 "prefer_blocking_assignments",
                  "radix",
                  "header",
                  "no_myhdl_header",
-                 "no_testbench"
+                 "no_testbench",
+                 "portmap",
+                 "trace"
                  )
 
     def __init__(self):
         self.name = None
+        self.directory = None
         self.timescale = "1ns/10ps"
         self.standard = '2001'
         self.prefer_blocking_assignments = True
         self.radix = ''
         self.header = ''
         self.no_myhdl_header = False
         self.no_testbench = False
+        self.trace = False
 
     def __call__(self, func, *args, **kwargs):
         global _converting
         if _converting:
             return func(*args, **kwargs) # skip
         else:
             # clean start
@@ -110,116 +121,131 @@
         if _traceSignals._tracing:
             raise ToVerilogError("Cannot use toVerilog while tracing signals")
         if not callable(func):
             raise ToVerilogError(_error.FirstArgType, "got %s" % type(func))
 
         _converting = 1
         if self.name is None:
-            name = func.func_name
+            name = func.__name__
         else:
             name = str(self.name)
         try:
             h = _HierExtr(name, func, *args, **kwargs)
         finally:
             _converting = 0
 
-        vpath = name + ".v"
+        if self.directory is None:
+            directory = ''
+        else:
+            directory = self.directory
+
+        vfilename = name + ".v"
+        vpath = os.path.join(directory, vfilename)
         vfile = open(vpath, 'w')
-        
+
         ### initialize properly ###
         _genUniqueSuffix.reset()
 
-        siglist, memlist = _analyzeSigs(h.hierarchy)
         arglist = _flatten(h.top)
         # print h.top
         _checkArgs(arglist)
         genlist = _analyzeGens(arglist, h.absnames)
+        siglist, memlist = _analyzeSigs(h.hierarchy)
         _annotateTypes(genlist)
-        intf = _analyzeTopFunc(func, *args, **kwargs)
+        top_inst = h.hierarchy[0]
+        intf = _analyzeTopFunc(top_inst, func, *args, **kwargs)
         intf.name = name
         doc = _makeDoc(inspect.getdoc(func))
-        
+
         self._convert_filter(h, intf, siglist, memlist, genlist)
 
         _writeFileHeader(vfile, vpath, self.timescale)
         _writeModuleHeader(vfile, intf, doc)
         _writeSigDecls(vfile, intf, siglist, memlist)
         _convertGens(genlist, vfile)
         _writeModuleFooter(vfile)
 
         vfile.close()
 
         # don't write testbench if module has no ports
         if len(intf.argnames) > 0 and not toVerilog.no_testbench:
-            tbpath = "tb_" + vpath
+            tbpath = os.path.join(directory, "tb_" + vfilename)
             tbfile = open(tbpath, 'w')
-            _writeTestBench(tbfile, intf)
+            _writeTestBench(tbfile, intf, self.trace)
             tbfile.close()
 
+        # build portmap for cosimulation
+        portmap = {}
+        for n, s in intf.argdict.items():
+            if hasattr(s, 'driver'): portmap[n] = s.driver()
+            else: portmap[n] = s
+        self.portmap = portmap
+
         ### clean-up properly ###
         self._cleanup(siglist)
-        
+
         return h.top
-        
+
     def _cleanup(self, siglist):
         # clean up signal names
         for sig in siglist:
             sig._clear()
 #             sig._name = None
 #             sig._driven = False
 #             sig._read = False
-            
+
         # clean up attributes
         self.name = None
         self.standard = '2001'
         self.prefer_blocking_assignments = True
         self.radix = ''
         self.header = ""
         self.no_myhdl_header = False
         self.no_testbench = False
-        
-        
+        self.trace = False
+
+
     def _convert_filter(self, h, intf, siglist, memlist, genlist):
-        # intended to be a entry point for other uses: 
+        # intended to be a entry point for other uses:
         #  code checking, optimizations, etc
         pass
-    
+
 
 toVerilog = _ToVerilogConvertor()
 
 myhdl_header = """\
 // File: $filename
 // Generated by MyHDL $version
 // Date: $date
 """
 
 def _writeFileHeader(f, fn, ts):
-    vars = dict(filename=fn, 
+    vars = dict(filename=fn,
                 version=myhdl.__version__,
                 date=datetime.today().ctime()
                 )
     if not toVerilog.no_myhdl_header:
-        print >> f, string.Template(myhdl_header).substitute(vars)
+        print(string.Template(myhdl_header).substitute(vars), file=f)
     if toVerilog.header:
-        print >> f, string.Template(toVerilog.header).substitute(vars)
-    print >> f
-    print >> f, "`timescale %s" % ts
-    print >> f
+        print(string.Template(toVerilog.header).substitute(vars), file=f)
+    print(file=f)
+    print("`timescale %s" % ts, file=f)
+    print(file=f)
 
 
 def _writeModuleHeader(f, intf, doc):
-    print >> f, "module %s (" % intf.name
+    print("module %s (" % intf.name, file=f)
     b = StringIO()
     for portname in intf.argnames:
-        print >> b, "    %s," % portname
-    print >> f, b.getvalue()[:-2]
+        print("    %s," % portname, file=b)
+    print(b.getvalue()[:-2], file=f)
     b.close()
-    print >> f, ");"
-    print >> f, doc
-    print >> f
+    print(");", file=f)
+    print(doc, file=f)
+    print(file=f)
     for portname in intf.argnames:
         s = intf.argdict[portname]
         if s._name is None:
             raise ToVerilogError(_error.ShadowingSignal, portname)
         if s._inList:
             raise ToVerilogError(_error.PortInList, portname)
         # make sure signal name is equal to its port name
@@ -227,26 +253,26 @@
         r = _getRangeString(s)
         p = _getSignString(s)
         if s._driven:
             if s._read:
                 warnings.warn("%s: %s" % (_error.OutputPortRead, portname),
                               category=ToVerilogWarning
                               )
-            print >> f, "output %s%s%s;" % (p, r, portname)
+            print("output %s%s%s;" % (p, r, portname), file=f)
             if s._driven == 'reg':
-                print >> f, "reg %s%s%s;" % (p, r, portname)
+                print("reg %s%s%s;" % (p, r, portname), file=f)
             else:
-                print >> f, "wire %s%s%s;" % (p, r, portname)
+                print("wire %s%s%s;" % (p, r, portname), file=f)
         else:
             if not s._read:
                 warnings.warn("%s: %s" % (_error.UnusedPort, portname),
                               category=ToVerilogWarning
                               )
-            print >> f, "input %s%s%s;" % (p, r, portname)
-    print >> f
+            print("input %s%s%s;" % (p, r, portname), file=f)
+    print(file=f)
 
 
 def _writeSigDecls(f, intf, siglist, memlist):
     constwires = []
     for s in siglist:
         if not s._used:
             continue
@@ -260,25 +286,25 @@
                               category=ToVerilogWarning
                               )
             k = 'wire'
             if s._driven == 'reg':
                 k = 'reg'
             # the following line implements initial value assignments
             # print >> f, "%s %s%s = %s;" % (k, r, s._name, int(s._val))
-            print >> f, "%s %s%s%s;" % (k, p, r, s._name)
+            print("%s %s%s%s;" % (k, p, r, s._name), file=f)
         elif s._read:
             # the original exception
             # raise ToVerilogError(_error.UndrivenSignal, s._name)
             # changed to a warning and a continuous assignment to a wire
             warnings.warn("%s: %s" % (_error.UndrivenSignal, s._name),
                           category=ToVerilogWarning
                           )
             constwires.append(s)
-            print >> f, "wire %s%s;" % (r, s._name)
-    print >> f
+            print("wire %s%s;" % (r, s._name), file=f)
+    print(file=f)
     for m in memlist:
         if not m._used:
             continue
         # infer attributes for the case of named signals in a list
         for i, s in enumerate(m.mem):
             if not m._driven and s._driven:
                 m._driven = s._driven
@@ -286,68 +312,71 @@
                 m._read = s._read
         if not m._driven and not m._read:
             continue
         r = _getRangeString(m.elObj)
         p = _getSignString(m.elObj)
         k = 'wire'
         if m._driven:
-            k = m._driven 
-        print >> f, "%s %s%s%s [0:%s-1];" % (k, p, r, m.name, m.depth)
-    print >> f
+            k = m._driven
+        print("%s %s%s%s [0:%s-1];" % (k, p, r, m.name, m.depth), file=f)
+    print(file=f)
     for s in constwires:
         if s._type in (bool, intbv):
             c = int(s.val)
         else:
             raise ToVerilogError("Unexpected type for constant signal", s._name)
-        print >> f, "assign %s = %s;" % (s._name, c)
-    print >> f
+        print("assign %s = %s;" % (s._name, c), file=f)
+    print(file=f)
     # shadow signal assignments
     for s in siglist:
-        if hasattr(s, 'toVerilog') and s._read:
-            print >> f, s.toVerilog()
-    print >> f
+        if hasattr(s, 'toVerilog') and s._driven:
+            print(s.toVerilog(), file=f)
+    print(file=f)
 
 
 def _writeModuleFooter(f):
-    print >> f, "endmodule"
-    
+    print("endmodule", file=f)
 
-def _writeTestBench(f, intf):
-    print >> f, "module tb_%s;" % intf.name
-    print >> f
+
+def _writeTestBench(f, intf, trace=False):
+    print("module tb_%s;" % intf.name, file=f)
+    print(file=f)
     fr = StringIO()
     to = StringIO()
     pm = StringIO()
     for portname in intf.argnames:
         s = intf.argdict[portname]
         r = _getRangeString(s)
         if s._driven:
-            print >> f, "wire %s%s;" % (r, portname)
-            print >> to, "        %s," % portname
+            print("wire %s%s;" % (r, portname), file=f)
+            print("        %s," % portname, file=to)
         else:
-            print >> f, "reg %s%s;" % (r, portname)
-            print >> fr, "        %s," % portname
-        print >> pm, "    %s," % portname
-    print >> f
-    print >> f, "initial begin"
+            print("reg %s%s;" % (r, portname), file=f)
+            print("        %s," % portname, file=fr)
+        print("    %s," % portname, file=pm)
+    print(file=f)
+    print("initial begin", file=f)
+    if trace:
+        print('    $dumpfile("%s.vcd");' % intf.name, file=f)
+        print('    $dumpvars(0, dut);', file=f)
     if fr.getvalue():
-        print >> f, "    $from_myhdl("
-        print >> f, fr.getvalue()[:-2]
-        print >> f, "    );"
+        print("    $from_myhdl(", file=f)
+        print(fr.getvalue()[:-2], file=f)
+        print("    );", file=f)
     if to.getvalue():
-        print >> f, "    $to_myhdl("
-        print >> f, to.getvalue()[:-2]
-        print >> f, "    );" 
-    print >> f, "end"
-    print >> f
-    print >> f, "%s dut(" % intf.name
-    print >> f, pm.getvalue()[:-2]
-    print >> f, ");"
-    print >> f
-    print >> f, "endmodule"
+        print("    $to_myhdl(", file=f)
+        print(to.getvalue()[:-2], file=f)
+        print("    );", file=f)
+    print("end", file=f)
+    print(file=f)
+    print("%s dut(" % intf.name, file=f)
+    print(pm.getvalue()[:-2], file=f)
+    print(");", file=f)
+    print(file=f)
+    print("endmodule", file=f)
 
 
 def _getRangeString(s):
     if s._type is bool:
         return ''
     elif s._nrbits is not None:
         nrbits = s._nrbits
@@ -374,15 +403,15 @@
         elif tree.kind == _kind.INITIAL:
             Visitor = _ConvertInitialVisitor
         elif tree.kind == _kind.SIMPLE_ALWAYS_COMB:
             Visitor = _ConvertSimpleAlwaysCombVisitor
         elif tree.kind == _kind.ALWAYS_DECO:
             Visitor = _ConvertAlwaysDecoVisitor
         elif tree.kind == _kind.ALWAYS_SEQ:
-            Visitor = _ConvertAlwaysSeqVisitor    
+            Visitor = _ConvertAlwaysSeqVisitor
         else: # ALWAYS_COMB
             Visitor = _ConvertAlwaysCombVisitor
         v = Visitor(tree, blockBuf, funcBuf)
         v.visit(tree)
     vfile.write(funcBuf.getvalue()); funcBuf.close()
     vfile.write(blockBuf.getvalue()); blockBuf.close()
 
@@ -410,18 +439,24 @@
     ast.Lt       : '<',
     ast.LtE      : '<=',
     ast.NotEq    : '!=',
     ast.And      : '&&',
     ast.Or       : '||',
 }
 
+nameconstant_map = {
+    True: "1'b1",
+    False: "1'b0",
+    None: "'bz"
+}
+
 
 
 class _ConvertVisitor(ast.NodeVisitor, _ConversionMixin):
-    
+
     def __init__(self, tree, buf):
         self.tree = tree
         self.buf = buf
         self.returnLabel = tree.name
         self.ind = ''
         self.isSigAss = False
         self.okSigAss = True
@@ -436,21 +471,21 @@
 
     def write(self, arg):
         self.buf.write("%s" % arg)
 
     def writeline(self, nr=1):
         for i in range(nr):
             self.buf.write("\n%s" % self.ind)
-            
+
     def writeDoc(self, node):
         assert hasattr(node, 'doc')
         doc = _makeDoc(node.doc, self.ind)
         self.write(doc)
         self.writeline()
-            
+
     def indent(self):
         self.ind += ' ' * 4
 
     def dedent(self):
         self.ind = self.ind[:-4]
 
     def IntRepr(self, n, radix=''):
@@ -498,15 +533,15 @@
             if isinstance(obj, EnumItemType):
                 inival = obj._toVerilog()
             else:
                 inival = int(obj)
             self.write(" = %s;" % inival)
         else:
             self.write(";")
-        
+
     def writeDeclarations(self):
         for name, obj in self.tree.vardict.items():
             self.writeline()
             self.writeDeclaration(obj, name, "reg")
 
     def writeAlwaysHeader(self):
         assert self.tree.senslist
@@ -562,15 +597,15 @@
     def visit_BoolOp(self, node):
         self.write("(")
         self.visit(node.values[0])
         for n in node.values[1:]:
             self.write(" %s " % opmap[type(node.op)])
             self.visit(n)
         self.write(")")
-        
+
     def visit_UnaryOp(self, node):
         self.write("(%s" % opmap[type(node.op)])
         self.visit(node.operand)
         self.write(")")
 
     def visit_Attribute(self, node):
         if isinstance(node.ctx, ast.Store):
@@ -580,14 +615,18 @@
 
     def setAttr(self, node):
         assert node.attr == 'next'
         self.isSigAss = self.okSigAss
         self.visit(node.value)
 
     def getAttr(self, node):
+        if isinstance(node.value, ast.Subscript):
+            self.setAttr(node)
+            return
+
         assert isinstance(node.value, ast.Name), node.value
         n = node.value.id
         if n in self.tree.symdict:
             obj = self.tree.symdict[n]
         elif n in self.tree.vardict:
             obj = self.tree.vardict[n]
         else:
@@ -679,37 +718,42 @@
         self.write("disable %s;" % self.labelStack[-2])
 
     def visit_Call(self, node):
         self.context = None
         fn = node.func
         # assert isinstance(fn, astNode.Name)
         f = self.getObj(fn)
+
+        if f is print:
+            self.visit_Print(node)
+            return
+
         opening, closing = '(', ')'
         if f is bool:
             self.write("(")
             self.visit(node.args[0])
             self.write(" != 0)")
             # self.write(" ? 1'b1 : 1'b0)")
             return
         elif f is len:
             val = self.getVal(node)
             self.require(node, val is not None, "cannot calculate len")
-            self.write(`val`)
+            self.write(repr(val))
             return
         elif f is now:
             self.write("$time")
             return
         elif f is ord:
             opening, closing = '', ''
             if isinstance(node.args[0], ast.Str):
                 if len(node.args[0].s) > 1:
                     self.raiseError(node, _error.UnsupportedType, "Strings with length > 1")
                 else:
                     node.args[0].s = str(ord(node.args[0].s))
-        elif f in (int, long):
+        elif f in integer_types:
             opening, closing = '', ''
             # convert number argument to integer
             if isinstance(node.args[0], ast.Num):
                 node.args[0].n = int(node.args[0].n)
         elif f in (intbv, modbv):
             self.visit(node.args[0])
             return
@@ -717,15 +761,15 @@
             # comes from a getattr
             opening, closing = '', ''
             if not fn.value.signed:
                 opening, closing = "$signed(", ")"
             self.write(opening)
             self.visit(fn.value)
             self.write(closing)
-        elif type(f) in (ClassType, TypeType) and issubclass(f, Exception):
+        elif (type(f) in class_types) and issubclass(f, Exception):
             self.write(f.__name__)
         elif f in (posedge, negedge):
             opening, closing = ' ', ''
             self.write(f.__name__)
         elif f is concat:
             opening, closing = '{', '}'
         elif f is delay:
@@ -789,15 +833,15 @@
         # skip extra semicolons
         if isinstance(expr, ast.Num):
             return
         self.visit(expr)
         # ugly hack to detect an orphan "task" call
         if isinstance(expr, ast.Call) and hasattr(expr, 'tree'):
             self.write(';')
-                       
+
     def visit_IfExp(self, node):
         self.visit(node.test)
         self.write(' ? ')
         self.visit(node.body)
         self.write(' : ')
         self.visit(node.orelse)
 
@@ -908,15 +952,15 @@
             self.visit_stmt(node.else_)
             self.dedent()
             self.writeline()
             self.write("end")
         self.dedent()
         self.writeline()
         self.write("endcase")
-        
+
     def mapToIf(self, node, *args):
         first = True
         for test, suite in node.tests:
             if first:
                 ifstring = "if ("
                 first = False
             else:
@@ -941,70 +985,71 @@
 
     def visitKeyword(self, node, *args):
         self.visit(node.expr)
 
     def visit_Module(self, node, *args):
         for stmt in node.body:
             self.visit(stmt)
-            
+
     def visit_ListComp(self, node):
         pass # do nothing
 
+    def visit_NameConstant(self, node):
+        self.write(nameconstant_map[node.obj])
+
     def visit_Name(self, node):
         if isinstance(node.ctx, ast.Store):
             self.setName(node)
         else:
             self.getName(node)
 
     def setName(self, node):
         self.write(node.id)
 
     def getName(self, node):
+        n = node.id
+        if PY2 and n in ('True', 'False', 'None'):
+            self.visit_NameConstant(node)
+            return
+
         addSignBit = False
         isMixedExpr = (not node.signed) and (self.context == _context.SIGNED)
-        n = node.id
-        if n == 'False':
-            s = "1'b0"
-        elif n == 'True':
-            s = "1'b1"
-        elif n == 'None':
-            s = "'bz"
-        elif n in self.tree.vardict:
+        if n in self.tree.vardict:
             addSignBit = isMixedExpr
             s = n
         elif n in self.tree.argnames:
             assert n in self.tree.symdict
             addSignBit = isMixedExpr
             s = n
         elif n in self.tree.symdict:
             obj = self.tree.symdict[n]
             if isinstance(obj, bool):
                 s = "%s" % int(obj)
-            elif isinstance(obj, (int, long)):
+            elif isinstance(obj, integer_types):
                 s = self.IntRepr(obj)
             elif isinstance(obj, _Signal):
                 addSignBit = isMixedExpr
                 s = str(obj)
             elif _isMem(obj):
                 m = _getMemInfo(obj)
                 assert m.name
                 s = m.name
             elif isinstance(obj, EnumItemType):
                 s = obj._toVerilog()
-            elif type(obj) in (ClassType, TypeType) and issubclass(obj, Exception):
+            elif (type(obj) in class_types) and issubclass(obj, Exception):
                 s = n
             else:
                 self.raiseError(node, _error.UnsupportedType, "%s, %s" % (n, type(obj)))
         else:
             raise AssertionError("name ref: %s" % n)
         if addSignBit:
             self.write("$signed({1'b0, ")
         self.write(s)
         if addSignBit:
-            self.write("})")       
+            self.write("})")
 
     def visit_Pass(self, node):
         self.write("// pass")
 
     def visit_Print(self, node):
         argnr = 0
         for s in node.format:
@@ -1050,15 +1095,15 @@
                     self.write(');')
                 self.context = _context.UNKNOWN
             self.writeline()
         self.write('$write("\\n");')
 
     def visit_Raise(self, node):
         self.write("$finish;")
-    
+
     def visit_Return(self, node):
         self.write("disable %s;" % self.returnLabel)
 
     def visit_Subscript(self, node):
         if isinstance(node.slice, ast.Slice):
             self.accessSlice(node)
         else:
@@ -1159,17 +1204,17 @@
             self.visit(node.value)
             self.context = _context.UNKNOWN
             self.write(";")
         else:
             self.writeSensitivityList(senslist)
             self.write(";")
 
-        
+
 class _ConvertAlwaysVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
         self.writeDoc(node)
         w = node.body[-1]
@@ -1186,34 +1231,34 @@
         self.dedent()
         self.writeline()
         self.write("end")
         self.writeline(2)
 
 
 class _ConvertInitialVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
         self.writeDoc(node)
-        self.write("initial begin: %s" % self.tree.name) 
+        self.write("initial begin: %s" % self.tree.name)
         self.indent()
         self.writeDeclarations()
         self.visit_stmt(node.body)
         self.dedent()
         self.writeline()
         self.write("end")
         self.writeline(2)
 
 
 
 class _ConvertAlwaysCombVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         if toVerilog.prefer_blocking_assignments:
             self.okSigAss = False
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
@@ -1223,17 +1268,17 @@
         self.visit_stmt(node.body)
         self.dedent()
         self.writeline()
         self.write("end")
         self.writeline(2)
 
 
-        
+
 class _ConvertSimpleAlwaysCombVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
     def visit_Attribute(self, node):
         if isinstance(node.ctx, ast.Store):
             self.write("assign ")
             self.visit(node.value)
@@ -1241,17 +1286,17 @@
             self.getAttr(node)
 
     def visit_FunctionDef(self, node):
         self.writeDoc(node)
         self.visit_stmt(node.body)
         self.writeline(2)
 
-     
+
 class _ConvertAlwaysDecoVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
         self.writeDoc(node)
         self.writeAlwaysHeader()
@@ -1273,18 +1318,18 @@
         v = '1' if init else '0'
     elif tipe is intbv:
         v = "%s" % init if init is not None else "'bz"
     else:
         assert isinstance(init, EnumItemType)
         v = init._toVerilog()
     return v
- 
+
 
 class _ConvertAlwaysSeqVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
         self.writeDoc(node)
         self.writeAlwaysHeader()
@@ -1315,32 +1360,32 @@
             self.writeline()
             self.write("end")
             self.dedent()
         self.writeline()
         self.write("end")
         self.writeline(2)
 
-    
+
 class _ConvertFunctionVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, funcBuf):
         _ConvertVisitor.__init__(self, tree, funcBuf)
         self.returnObj = tree.returnObj
         self.returnLabel = _Label("RETURN")
 
     def writeOutputDeclaration(self):
         obj = self.tree.returnObj
         self.writeDeclaration(obj, self.tree.name, dir='')
 
     def writeInputDeclarations(self):
         for name in self.tree.argnames:
             obj = self.tree.symdict[name]
             self.writeline()
             self.writeDeclaration(obj, name, "input")
-            
+
     def visit_FunctionDef(self, node):
         self.write("function ")
         self.writeOutputDeclaration()
         self.indent()
         self.writeInputDeclarations()
         self.writeDeclarations()
         self.dedent()
@@ -1360,31 +1405,31 @@
         self.visit(node.value)
         self.write(";")
         self.writeline()
         self.write("disable %s;" % self.returnLabel)
 
 
 
-    
+
 class _ConvertTaskVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, funcBuf):
         _ConvertVisitor.__init__(self, tree, funcBuf)
         self.returnLabel = _Label("RETURN")
 
     def writeInterfaceDeclarations(self):
         for name in self.tree.argnames:
             obj = self.tree.symdict[name]
             output = name in self.tree.outputs
             input = name in self.tree.inputs
             inout = input and output
             dir = (inout and "inout") or (output and "output") or "input"
             self.writeline()
             self.writeDeclaration(obj, name, dir)
-            
+
     def visit_FunctionDef(self, node):
         self.write("task %s;" % self.tree.name)
         self.indent()
         self.writeInterfaceDeclarations()
         self.writeDeclarations()
         self.dedent()
         self.writeline()
@@ -1398,82 +1443,82 @@
         self.write("endtask")
         self.writeline(2)
 
 
 def _maybeNegative(obj):
     if hasattr(obj, '_min') and (obj._min is not None) and (obj._min < 0):
         return True
-    if isinstance(obj, (int, long)) and obj < 0:
+    if isinstance(obj, integer_types) and obj < 0:
         return True
     return False
 
 class _AnnotateTypesVisitor(ast.NodeVisitor, _ConversionMixin):
 
     def __init__(self, tree):
         self.tree = tree
-        
+
     def visit_FunctionDef(self, node):
         # don't visit arguments and decorators
         for stmt in node.body:
-            self.visit(stmt)   
-        
+            self.visit(stmt)
+
     def visit_BinOp(self, node):
         self.visit(node.left)
         self.visit(node.right)
         node.signed = node.left.signed or node.right.signed
         # special treatement of subtraction unless in a top-level rhs
         if isinstance(node.op, ast.Sub) and not hasattr(node, 'isRhs'):
             node.signed = True
-      
+
     def visit_BoolOp(self, node):
         for n in node.values:
             self.visit(n)
         node.signed = False
 
     def visit_UnaryOp(self, node):
         self.visit(node.operand)
         node.signed = node.operand.signed
         if isinstance(node.op, ast.USub):
             node.obj = int(-1)
             if isinstance(node.operand, ast.Num):
                 node.signed = True
-    
+
     def visit_Attribute(self, node):
         if isinstance(node.ctx, ast.Store):
             self.setAttr(node)
         else:
             self.getAttr(node)
-         
+
     def setAttr(self, node):
         self.visit(node.value)
 
     def getAttr(self, node):
         node.signed = False
         self.visit(node.value)
-                  
+
     def visit_Call(self, node):
         self.generic_visit(node)
         f = self.getObj(node.func)
         node.signed = False
         ### suprize: identity comparison on unbound methods doesn't work in python 2.5??
         if f == intbv.signed:
             node.signed = True
         elif hasattr(node, 'tree'):
             v = _AnnotateTypesVisitor(node.tree)
             v.visit(node.tree)
-            node.signed = _maybeNegative(node.tree.returnObj)  
+            node.signed = _maybeNegative(node.tree.returnObj)
 
     def visit_Compare(self, node):
         node.signed = False
         #for n in ast.iter_child_nodes(node):
         for n in [node.left] + node.comparators:
             self.visit(n)
             if n.signed:
                 node.signed = True
-                
+
     def visit_If(self, node):
         if node.ignore:
             return
         self.generic_visit(node)
 
 
     def visit_Num(self, node):
@@ -1508,17 +1553,17 @@
         node.signed = _maybeNegative(node.obj)
         self.generic_visit(node)
 
     def visit_Tuple(self, node):
         node.signed = False
         self.generic_visit(node)
 
-        
+
 def _annotateTypes(genlist):
     for tree in genlist:
         if isinstance(tree, _UserVerilogCode):
             continue
         v = _AnnotateTypesVisitor(tree)
         v.visit(tree)
-        
+
```

### Comparing `myhdl-0.8.1/myhdl/conversion/_toVHDL.py` & `myhdl-0.9.0/myhdl/conversion/_toVHDL.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,11 +1,11 @@
-
+#  This file is part of the myhdl library, a Python package for using
 #  Python as a Hardware Description Language.
 #
-#  Copyright (C) 2003-2014 Jan Decaluwe
+#  Copyright (C) 2003-2015 Jan Decaluwe
 #
 #  The myhdl library is free software; you can redistribute it and/or
 #  modify it under the terms of the GNU Lesser General Public License as
 #  published by the Free Software Foundation; either version 2.1 of the
 #  License, or (at your option) any later version.
 #
 #  This library is distributed in the hope that it will be useful, but
@@ -16,26 +16,28 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ myhdl toVHDL conversion module.
 
 """
+from __future__ import absolute_import
+from __future__ import print_function
 
 
 import sys
 import math
+import os
 
 import inspect
 from datetime import datetime
 #import compiler
 #from compiler import ast as astNode
 import ast
-from types import GeneratorType, ClassType
-from cStringIO import StringIO
+from types import GeneratorType
 import warnings
 from copy import copy
 import string
 
 import myhdl
 from myhdl import *
 from myhdl import ToVHDLError, ToVHDLWarning
@@ -45,71 +47,76 @@
 from myhdl._instance import _Instantiator
 from myhdl.conversion._misc import (_error,_kind,_context,
                                     _ConversionMixin, _Label, _genUniqueSuffix, _isConstant)
 from myhdl.conversion._analyze import (_analyzeSigs, _analyzeGens, _analyzeTopFunc,
                                        _Ram, _Rom, _enumTypeSet, _constDict, _extConstDict)
 from myhdl._Signal import _Signal,_WaiterList
 from myhdl.conversion._toVHDLPackage import _package
+from myhdl._util import  _flatten
+from myhdl._compat import integer_types, class_types, StringIO
+
 
 _version = myhdl.__version__.replace('.','')
 _shortversion = _version.replace('dev','')
 _converting = 0
 _profileFunc = None
 _enumPortTypeSet = set()
 
 def _checkArgs(arglist):
     for arg in arglist:
         if not isinstance(arg, (GeneratorType, _Instantiator, _UserVhdlCode)):
             raise ToVHDLError(_error.ArgType, arg)
-        
+
 def _flatten(*args):
     arglist = []
     for arg in args:
         if id(arg) in _userCodeMap['vhdl']:
             arglist.append(_userCodeMap['vhdl'][id(arg)])
         elif isinstance(arg, (list, tuple, set)):
             for item in arg:
                 arglist.extend(_flatten(item))
         else:
             arglist.append(arg)
     return arglist
-        
+
 def _makeDoc(doc, indent=''):
     if doc is None:
         return ''
     doc = inspect.cleandoc(doc)
     pre = '\n' + indent + '-- '
     doc = '-- ' + doc
     doc = doc.replace('\n', pre)
     return doc
 
 
 class _ToVHDLConvertor(object):
 
     __slots__ = ("name",
+                 "directory",
                  "component_declarations",
                  "header",
                  "no_myhdl_header",
                  "no_myhdl_package",
                  "library",
                  "use_clauses",
                  "architecture",
-                 "numeric_ports",
+                 "std_logic_ports",
                  )
 
     def __init__(self):
         self.name = None
+        self.directory = None
         self.component_declarations = None
         self.header = ''
         self.no_myhdl_header = False
         self.no_myhdl_package = False
         self.library = "work"
-        self.architecture = "MyHDL"
-        self.numeric_ports = True
         self.use_clauses = None
+        self.architecture = "MyHDL"
+        self.std_logic_ports = False
 
     def __call__(self, func, *args, **kwargs):
         global _converting
         if _converting:
             return func(*args, **kwargs) # skip
         else:
             # clean start
@@ -118,28 +125,33 @@
         if _traceSignals._tracing:
             raise ToVHDLError("Cannot use toVHDL while tracing signals")
         if not callable(func):
             raise ToVHDLError(_error.FirstArgType, "got %s" % type(func))
 
         _converting = 1
         if self.name is None:
-            name = func.func_name
+            name = func.__name__
         else:
             name = str(self.name)
         try:
             h = _HierExtr(name, func, *args, **kwargs)
         finally:
             _converting = 0
 
+        if self.directory is None:
+            directory = ''
+        else:
+            directory = self.directory
+
         compDecls = self.component_declarations
         useClauses = self.use_clauses
 
-        vpath = name + ".vhd"
+        vpath = os.path.join(directory, name + ".vhd")
         vfile = open(vpath, 'w')
-        ppath = "pck_myhdl_%s.vhd" % _shortversion
+        ppath = os.path.join(directory, "pck_myhdl_%s.vhd" % _shortversion)
         pfile = None
 #        # write MyHDL package always during development, as it may change
 #        pfile = None
 #        if not os.path.isfile(ppath):
 #            pfile = open(ppath, 'w')
         if not self.no_myhdl_package:
             pfile = open(ppath, 'w')
@@ -147,23 +159,24 @@
         ### initialize properly ###
         _genUniqueSuffix.reset()
         _enumTypeSet.clear()
         _enumPortTypeSet.clear()
         _constDict.clear()
         _extConstDict.clear()
 
-        siglist, memlist = _analyzeSigs(h.hierarchy, hdl='VHDL')
         arglist = _flatten(h.top)
-        # print h.top
         _checkArgs(arglist)
         genlist = _analyzeGens(arglist, h.absnames)
+        siglist, memlist = _analyzeSigs(h.hierarchy, hdl='VHDL')
+        # print h.top
         _annotateTypes(genlist)
 
         ### infer interface
-        intf = _analyzeTopFunc(func, *args, **kwargs)
+        top_inst = h.hierarchy[0]
+        intf = _analyzeTopFunc(top_inst, func, *args, **kwargs)
         intf.name = name
         # sanity checks on interface
         for portname in intf.argnames:
             s = intf.argdict[portname]
             if s._name is None:
                 raise ToVHDLError(_error.ShadowingSignal, portname)
             if s._inList:
@@ -174,31 +187,31 @@
                 if obj in _enumTypeSet:
                     _enumTypeSet.remove(obj)
                     _enumPortTypeSet.add(obj)
                 else:
                     assert obj in _enumPortTypeSet
 
         doc = _makeDoc(inspect.getdoc(func))
-        
+
         needPck = len(_enumPortTypeSet) > 0
         lib = self.library
         arch = self.architecture
-        numeric = self.numeric_ports
-        
+        stdLogicPorts = self.std_logic_ports
+
         self._convert_filter(h, intf, siglist, memlist, genlist)
-        
+
         if pfile:
             _writeFileHeader(pfile, ppath)
-            print >> pfile, _package
+            print(_package, file=pfile)
             pfile.close()
 
         _writeFileHeader(vfile, vpath)
         if needPck:
             _writeCustomPackage(vfile, intf)
-        _writeModuleHeader(vfile, intf, needPck, lib, arch, useClauses, doc, numeric)
+        _writeModuleHeader(vfile, intf, needPck, lib, arch, useClauses, doc, stdLogicPorts)
         _writeFuncDecls(vfile)
         _writeConstants(vfile)
         _writeTypeDefs(vfile)
         _writeSigDecls(vfile, intf, siglist, memlist)
         _writeCompDecls(vfile, compDecls)
         _convertGens(genlist, siglist, memlist, vfile)
         _writeModuleFooter(vfile, arch)
@@ -206,126 +219,141 @@
         vfile.close()
         # tbfile.close()
 
         ### clean-up properly ###
         self._cleanup(siglist)
 
         return h.top
-        
+
     def _cleanup(self, siglist):
         # clean up signal names
         for sig in siglist:
             sig._clear()
 #             sig._name = None
 #             sig._driven = False
 #             sig._read = False
-            
+
         # clean up attributes
         self.name = None
         self.component_declarations = None
         self.header = ''
         self.no_myhdl_header = False
         self.no_myhdl_package = False
         self.architecture = "MyHDL"
-        self.numeric_ports = True
-        
-        
+        self.std_logic_ports = False
+
+
     def _convert_filter(self, h, intf, siglist, memlist, genlist):
-        # intended to be a entry point for other uses: 
+        # intended to be a entry point for other uses:
         #  code checking, optimizations, etc
         pass
-    
+
 
 toVHDL = _ToVHDLConvertor()
 
 myhdl_header = """\
 -- File: $filename
 -- Generated by MyHDL $version
 -- Date: $date
 """
 
 def _writeFileHeader(f, fn):
-    vars = dict(filename=fn, 
+    vars = dict(filename=fn,
                 version=myhdl.__version__,
                 date=datetime.today().ctime()
                 )
     if toVHDL.header:
-        print >> f, string.Template(toVHDL.header).substitute(vars)
+        print(string.Template(toVHDL.header).substitute(vars), file=f)
     if not toVHDL.no_myhdl_header:
-        print >> f, string.Template(myhdl_header).substitute(vars)
-    print >> f
+        print(string.Template(myhdl_header).substitute(vars), file=f)
+    print(file=f)
 
 
 def _writeCustomPackage(f, intf):
-    print >> f
-    print >> f, "package pck_%s is" % intf.name
-    print >> f
-    print >> f, "attribute enum_encoding: string;"
-    print >> f
+    print(file=f)
+    print("package pck_%s is" % intf.name, file=f)
+    print(file=f)
+    print("attribute enum_encoding: string;", file=f)
+    print(file=f)
     sortedList = list(_enumPortTypeSet)
-    sortedList.sort(cmp=lambda a, b: cmp(a._name, b._name))
+    sortedList.sort(key=lambda x: x._name)
     for t in sortedList:
-        print >> f, "    %s" % t._toVHDL()
-    print >> f
-    print >> f, "end package pck_%s;" % intf.name
-    print >> f
-
-
-def _writeModuleHeader(f, intf, needPck, lib, arch, useClauses, doc, numeric):
-    print >> f, "library IEEE;"
-    print >> f, "use IEEE.std_logic_1164.all;"
-    print >> f, "use IEEE.numeric_std.all;"
-    print >> f, "use std.textio.all;"
-    print >> f
+        print("    %s" % t._toVHDL(), file=f)
+    print(file=f)
+    print("end package pck_%s;" % intf.name, file=f)
+    print(file=f)
+
+portConversions = []
+
+def _writeModuleHeader(f, intf, needPck, lib, arch, useClauses, doc, stdLogicPorts):
+    print("library IEEE;", file=f)
+    print("use IEEE.std_logic_1164.all;", file=f)
+    print("use IEEE.numeric_std.all;", file=f)
+    print("use std.textio.all;", file=f)
+    print(file=f)
     if lib != "work":
-        print >> f, "library %s;" % lib
+        print("library %s;" % lib, file=f)
     if useClauses is not None:
         f.write(useClauses)
         f.write("\n")
     else:
-        print >> f, "use %s.pck_myhdl_%s.all;" % (lib, _shortversion)
-    print >> f
+        print("use %s.pck_myhdl_%s.all;" % (lib, _shortversion), file=f)
+    print(file=f)
     if needPck:
-        print >> f, "use %s.pck_%s.all;" % (lib, intf.name)
-        print >> f
-    print >> f, "entity %s is" % intf.name
+        print("use %s.pck_%s.all;" % (lib, intf.name), file=f)
+        print(file=f)
+    print("entity %s is" % intf.name, file=f)
+    del portConversions[:]
     if intf.argnames:
         f.write("    port (")
         c = ''
         for portname in intf.argnames:
             s = intf.argdict[portname]
             f.write("%s" % c)
             c = ';'
+            # change name to convert to std_logic, or
             # make sure signal name is equal to its port name
-            s._name = portname
-            # make it non-numeric optionally
-            if s._type is intbv:
-                s._numeric = numeric
+            convertPort = False
+            if stdLogicPorts and s._type is intbv:
+                s._name = portname + "_num"
+                convertPort = True
+                for sl in s._slicesigs:
+                    sl._setName( 'VHDL' )
+            else:
+                s._name = portname
             r = _getRangeString(s)
-            p = _getTypeString(s)
+            pt = st = _getTypeString(s)
+            if convertPort:
+                pt = "std_logic_vector"
             if s._driven:
                 if s._read:
                     warnings.warn("%s: %s" % (_error.OutputPortRead, portname),
                                   category=ToVHDLWarning
                                   )
-                    f.write("\n        %s: inout %s%s" % (portname, p, r))
+                    f.write("\n        %s: inout %s%s" % (portname, pt, r))
                 else:
-                    f.write("\n        %s: out %s%s" % (portname, p, r))
+                    f.write("\n        %s: out %s%s" % (portname, pt, r))
+                if convertPort:
+                    portConversions.append("%s <= %s(%s);" % (portname, pt, s._name))
+                    s._read = True
             else:
                 if not s._read:
                     warnings.warn("%s: %s" % (_error.UnusedPort, portname),
                                   category=ToVHDLWarning
                                   )
-                f.write("\n        %s: in %s%s" % (portname, p, r))
+                f.write("\n        %s: in %s%s" % (portname, pt, r))
+                if convertPort:
+                    portConversions.append("%s <= %s(%s);" % (s._name, st, portname))
+                    s._driven = True
         f.write("\n    );\n")
-    print >> f, "end entity %s;" % intf.name
-    print >> f, doc
-    print >> f
-    print >> f, "architecture %s of %s is" % (arch, intf.name)
-    print >> f
+    print("end entity %s;" % intf.name, file=f)
+    print(doc, file=f)
+    print(file=f)
+    print("architecture %s of %s is" % (arch, intf.name), file=f)
+    print(file=f)
 
 
 def _writeFuncDecls(f):
     return
     # print >> f, package
 
 def _writeConstants(f):
@@ -349,15 +377,15 @@
         v = _constDict[c]
         f.write("constant %s: integer := %s;\n" % (c, s))
     f.write("\n")
 
 def _writeTypeDefs(f):
     f.write("\n")
     sortedList = list(_enumTypeSet)
-    sortedList.sort(cmp=lambda a, b: cmp(a._name, b._name))
+    sortedList.sort(key=lambda x: x._name)
     for t in sortedList:
         f.write("%s\n" % t._toVHDL())
     f.write("\n")
 
 constwires = []
 
 def _writeSigDecls(f, intf, siglist, memlist):
@@ -372,71 +400,69 @@
         if s._driven:
             if not s._read:
                 warnings.warn("%s: %s" % (_error.UnreadSignal, s._name),
                               category=ToVHDLWarning
                               )
             # the following line implements initial value assignments
             # print >> f, "%s %s%s = %s;" % (s._driven, r, s._name, int(s._val))
-            print >> f, "signal %s: %s%s;" % (s._name, p, r)
+            print("signal %s: %s%s;" % (s._name, p, r), file=f)
         elif s._read:
             # the original exception
             # raise ToVHDLError(_error.UndrivenSignal, s._name)
             # changed to a warning and a continuous assignment to a wire
             warnings.warn("%s: %s" % (_error.UndrivenSignal, s._name),
                           category=ToVHDLWarning
                           )
             constwires.append(s)
-            print >> f, "signal %s: %s%s;" % (s._name, p, r)
+            print("signal %s: %s%s;" % (s._name, p, r), file=f)
     for m in memlist:
         if not m._used:
             continue
         # infer attributes for the case of named signals in a list
         for i, s in enumerate(m.mem):
             if not m._driven and s._driven:
                 m._driven = s._driven
             if not m._read and s._read:
                 m._read = s._read
         if not m._driven and not m._read:
             continue
         r = _getRangeString(m.elObj)
         p = _getTypeString(m.elObj)
         t = "t_array_%s" % m.name
-        print >> f, "type %s is array(0 to %s-1) of %s%s;" % (t, m.depth, p, r)
-        print >> f, "signal %s: %s;" % (m.name, t)
-    print >> f
+        print("type %s is array(0 to %s-1) of %s%s;" % (t, m.depth, p, r), file=f)
+        print("signal %s: %s;" % (m.name, t), file=f)
+    print(file=f)
 
 def _writeCompDecls(f,  compDecls):
     if compDecls is not None:
-        print >> f, compDecls
+        print(compDecls, file=f)
 
 def _writeModuleFooter(f, arch):
-    print >> f, "end architecture %s;" % arch   
-    
+    print("end architecture %s;" % arch, file=f)
+
 def _getRangeString(s):
     if isinstance(s._val, EnumItemType):
         return ''
     elif s._type is bool:
         return ''
     elif s._nrbits is not None:
         ls = getattr(s, 'lenStr', False)
         if ls:
             msb = ls + '-1'
         else:
-            msb = s._nrbits-1 
+            msb = s._nrbits-1
         return "(%s downto 0)" %  msb
     else:
         raise AssertionError
 
 def _getTypeString(s):
     if isinstance(s._val, EnumItemType):
         return s._val._type._name
     elif s._type is bool:
         return "std_logic"
-    if not s._numeric:
-        return "std_logic_vector"
     if s._min is not None and s._min < 0:
         return "signed "
     else:
         return 'unsigned'
 
 def _convertGens(genlist, siglist, memlist, vfile):
     blockBuf = StringIO()
@@ -456,43 +482,46 @@
         elif tree.kind == _kind.ALWAYS_SEQ:
             Visitor = _ConvertAlwaysSeqVisitor
         else: # ALWAYS_COMB
             Visitor = _ConvertAlwaysCombVisitor
         v = Visitor(tree, blockBuf, funcBuf)
         v.visit(tree)
     vfile.write(funcBuf.getvalue()); funcBuf.close()
-    print >> vfile, "begin"
-    print >> vfile
+    print("begin", file=vfile)
+    print(file=vfile)
+    for st in portConversions:
+        print(st, file=vfile)
+    print(file=vfile)
     for s in constwires:
         if s._type is bool:
             c = int(s._val)
             pre, suf = "'", "'"
         elif s._type is intbv:
             c = int(s._val)
             w = len(s)
             assert w != 0
             if s._min < 0:
                 pre, suf = "to_signed(", ", %s)" % w
             else:
                 pre, suf = "to_unsigned(", ", %s)" % w
         else:
             raise ToVHDLError("Unexpected type for constant signal", s._name)
-        print >> vfile, "%s <= %s%s%s;" % (s._name, pre, c, suf)
-    print >> vfile
+        print("%s <= %s%s%s;" % (s._name, pre, c, suf), file=vfile)
+    print(file=vfile)
     # shadow signal assignments
     for s in siglist:
         if hasattr(s, 'toVHDL') and s._read:
-            print >> vfile, s.toVHDL()
+            print(s.toVHDL(), file=vfile)
     # hack for slice signals in a list
     for m in memlist:
         if m._read:
             for s in m.mem:
                 if hasattr(s, 'toVHDL'):
-                    print >> vfile, s.toVHDL()
-    print >> vfile
+                    print(s.toVHDL(), file=vfile)
+    print(file=vfile)
     vfile.write(blockBuf.getvalue()); blockBuf.close()
 
 
 opmap = {
     ast.Add      : '+',
     ast.Sub      : '-',
     ast.Mult     : '*',
@@ -514,51 +543,51 @@
     ast.GtE      : '>=',
     ast.Lt       : '<',
     ast.LtE      : '<=',
     ast.NotEq    : '/=',
     ast.And      : 'and',
     ast.Or       : 'or',
 }
-    
+
 
 class _ConvertVisitor(ast.NodeVisitor, _ConversionMixin):
-    
+
     def __init__(self, tree, buf):
         self.tree = tree
         self.buf = buf
         self.returnLabel = tree.name
         self.ind = ''
         self.SigAss = False
         self.isLhs = False
         self.labelStack = []
         self.context = None
-         
+
     def write(self, arg):
         self.buf.write("%s" % arg)
 
     def writeline(self, nr=1):
         for i in range(nr):
             self.buf.write("\n%s" % self.ind)
-            
+
     def writeDoc(self, node):
         assert hasattr(node, 'doc')
         doc = _makeDoc(node.doc, self.ind)
         self.write(doc)
-        self.writeline() 
-            
-    def IntRepr(self, obj):     
+        self.writeline()
+
+    def IntRepr(self, obj):
         if obj >= 0:
             s = "%s" % int(obj)
         else:
             s = "(- %s)" % abs(int(obj))
         return s
-    
+
     def BitRepr(self, item, var):
         return '"%s"' % bin(item, len(var))
-        
+
     def inferCast(self, vhd, ori):
         pre, suf = "", ""
         if isinstance(vhd, vhd_int):
             if not isinstance(ori, vhd_int):
                 pre, suf = "to_integer(", ")"
         elif isinstance(vhd, vhd_unsigned):
             if isinstance(ori, vhd_unsigned):
@@ -585,21 +614,24 @@
             else:
                 pre, suf = "to_signed(", ", %s)" % vhd.size
         elif isinstance(vhd, vhd_boolean):
             if not isinstance(ori, vhd_boolean):
                 pre, suf = "bool(", ")"
         elif isinstance(vhd, vhd_std_logic):
             if not isinstance(ori, vhd_std_logic):
-                pre, suf = "stdl(", ")"     
+                if isinstance(ori, vhd_unsigned) :
+                    pre, suf = "", "(0)"
+                else:
+                    pre, suf = "stdl(", ")"
         elif isinstance(vhd, vhd_string):
             if isinstance(ori, vhd_enum):
                 pre, suf = "%s'image(" % ori._type._name, ")"
-                
+
         return pre, suf
-                    
+
     def writeIntSize(self, n):
         # write size for large integers (beyond 32 bits signed)
         # with some safety margin
         if n >= 2**30:
             size = int(math.ceil(math.log(n+1,2))) + 1  # sign bit!
             self.write("%s'sd" % size)
 
@@ -616,25 +648,25 @@
             if isinstance(vhd, vhd_enum):
                 tipe = obj._val._type._name
             else:
                 tipe = vhd.toStr(constr)
         if kind: kind += " "
         if dir: dir += " "
         self.write("%s%s: %s%s%s" % (kind, name, dir, tipe, endchar))
-         
+
     def writeDeclarations(self):
         if self.tree.hasPrint:
             self.writeline()
             self.write("variable L: line;")
         for name, obj in self.tree.vardict.items():
             if isinstance(obj, _loopInt):
                 continue # hack for loop vars
             self.writeline()
             self.writeDeclaration(obj, name, kind="variable")
-                
+
     def indent(self):
         self.ind += ' ' * 4
 
     def dedent(self):
         self.ind = self.ind[:-4]
 
     def visit_BinOp(self, node):
@@ -644,15 +676,15 @@
             self.BitOp(node)
         elif isinstance(node.op, ast.Mod) and (self.context == _context.PRINT):
             self.visit(node.left)
             self.write(", ")
             self.visit(node.right)
         else:
             self.BinOp(node)
-                
+
     def inferBinaryOpCast(self, node, left, right, op):
         ns, os = node.vhd.size, node.vhdOri.size
         ds = ns - os
         if ds > 0:
             if isinstance(left.vhd, vhd_vector) and isinstance(right.vhd, vhd_vector):
                 if isinstance(op, (ast.Add, ast.Sub)):
                     left.vhd.size = ns
@@ -672,89 +704,89 @@
                     node.vhdOri.size = ns
                 else:
                     raise AssertionError("unexpected op %s" % op)
             elif isinstance(left.vhd, vhd_vector) and isinstance(right.vhd, vhd_int):
                 if isinstance(op, (ast.Add, ast.Sub, ast.Mod, ast.FloorDiv)):
                     left.vhd.size = ns
                     node.vhdOri.size = ns
-                elif isinstance(op, ast.Mult): 
+                elif isinstance(op, ast.Mult):
                     left.vhd.size += ds
                     node.vhdOri.size = 2 * left.vhd.size
                 else:
                     raise AssertionError("unexpected op %s" % op)
             elif isinstance(left.vhd, vhd_int) and isinstance(right.vhd, vhd_vector):
                 if isinstance(op, (ast.Add, ast.Sub, ast.Mod, ast.FloorDiv)):
                     right.vhd.size = ns
                     node.vhdOri.size = ns
                 elif isinstance(op, ast.Mult):
-                    node.vhdOri.size = 2 * right.vhd.size                  
+                    node.vhdOri.size = 2 * right.vhd.size
                 else:
                     raise AssertionError("unexpected op %s" % op)
         pre, suf = self.inferCast(node.vhd, node.vhdOri)
         if pre == "":
             pre, suf = "(", ")"
         return pre, suf
-         
+
     def BinOp(self, node):
         pre, suf = self.inferBinaryOpCast(node, node.left, node.right, node.op)
         self.write(pre)
         self.visit(node.left)
         self.write(" %s " % opmap[type(node.op)])
         self.visit(node.right)
         self.write(suf)
-  
+
     def inferShiftOpCast(self, node, left, right, op):
         ns, os = node.vhd.size, node.vhdOri.size
         ds = ns - os
         if ds > 0:
             if isinstance(node.left.vhd, vhd_vector):
                 left.vhd.size = ns
                 node.vhdOri.size = ns
         pre, suf = self.inferCast(node.vhd, node.vhdOri)
         return pre, suf
-               
+
     def shiftOp(self, node):
         pre, suf = self.inferShiftOpCast(node, node.left, node.right, node.op)
         self.write(pre)
         self.write("%s(" % opmap[type(node.op)])
         self.visit(node.left)
         self.write(", ")
         self.visit(node.right)
         self.write(")")
         self.write(suf)
-        
+
     def BitOp(self, node):
         pre, suf = self.inferCast(node.vhd, node.vhdOri)
         self.write(pre)
         self.write("(")
         self.visit(node.left)
         self.write(" %s " % opmap[type(node.op)])
         self.visit(node.right)
         self.write(")")
         self.write(suf)
-                 
+
     def visit_BoolOp(self, node):
         if isinstance(node.vhd, vhd_std_logic):
             self.write("stdl")
         self.write("(")
         self.visit(node.values[0])
         for n in node.values[1:]:
             self.write(" %s " % opmap[type(node.op)])
             self.visit(n)
         self.write(")")
-        
+
     def visit_UnaryOp(self, node):
         pre, suf = self.inferCast(node.vhd, node.vhdOri)
         self.write(pre)
         self.write("(")
         self.write(opmap[type(node.op)])
         self.visit(node.operand)
         self.write(")")
         self.write(suf)
-        
+
     def visit_Attribute(self, node):
         if isinstance(node.ctx, ast.Store):
             self.setAttr(node)
         else:
             self.getAttr(node)
 
     def setAttr(self, node):
@@ -763,14 +795,18 @@
         if isinstance(node.value, ast.Name):
             sig = self.tree.symdict[node.value.id]
             self.SigAss = sig._name
         self.visit(node.value)
         node.obj = self.getObj(node.value)
 
     def getAttr(self, node):
+        if isinstance(node.value, ast.Subscript):
+            self.setAttr(node)
+            return
+
         assert isinstance(node.value, ast.Name), node.value
         n = node.value.id
         if n in self.tree.symdict:
             obj = self.tree.symdict[n]
         elif n in self.tree.vardict:
             obj = self.tree.vardict[n]
         else:
@@ -856,17 +892,14 @@
             rhs.vhd = lhs.vhd
         self.isLhs = True
         self.visit(lhs)
         self.isLhs = False
         if self.SigAss:
             if isinstance(lhs.value, ast.Name):
                 sig = self.tree.symdict[lhs.value.id]
-                if not sig._numeric:
-                    #if not isinstance(rhs, ast.Num):
-                    convOpen, convClose = "std_logic_vector(", ")"
             self.write(' <= ')
             self.SigAss = False
         else:
             self.write(' := ')
         self.write(convOpen)
         # node.expr.target = obj = self.getObj(node.nodes[0])
         self.visit(rhs)
@@ -894,49 +927,54 @@
         else:
             self.write(" %s " % opmap[type(op)])
         self.visit(right)
         if isFunc:
             self.write(")")
         self.write(suf)
         self.write(";")
-    
+
     def visit_Break(self, node):
         self.write("exit;")
 
     def visit_Call(self, node):
         fn = node.func
         # assert isinstance(fn, astNode.Name)
         f = self.getObj(fn)
+
+        if f is print:
+            self.visit_Print(node)
+            return
+
         fname = ''
         pre, suf = '', ''
         opening, closing = '(', ')'
         sep = ", "
         if f is bool:
             opening, closing = '', ''
             arg = node.args[0]
             arg.vhd = node.vhd
         elif f is len:
             val = self.getVal(node)
             self.require(node, val is not None, "cannot calculate len")
-            self.write(`val`)
+            self.write(repr(val))
             return
         elif f is now:
             pre, suf = self.inferCast(node.vhd, node.vhdOri)
             self.write(pre)
             self.write("(now / 1 ns)")
             self.write(suf)
             return
         elif f is ord:
             opening, closing = '', ''
             if isinstance(node.args[0], ast.Str):
                 if len(node.args[0].s) > 1:
                     self.raiseError(node, _error.UnsupportedType, "Strings with length > 1" )
                 else:
                     node.args[0].s = ord(node.args[0].s)
-        elif f in (int, long):
+        elif f in integer_types:
             opening, closing = '', ''
             # convert number argument to integer
             if isinstance(node.args[0], ast.Num):
                 node.args[0].n = int(node.args[0].n)
         elif inspect.isclass(f) and issubclass(f, intbv):
             pre, post = "", ""
             arg = node.args[0]
@@ -957,22 +995,22 @@
                 opening, closing = "signed(", ")"
             self.write(pre)
             self.write(opening)
             self.visit(arg)
             self.write(closing)
             self.write(suf)
             return
-        elif type(f) is ClassType and issubclass(f, Exception):
+        elif (type(f) in class_types) and issubclass(f, Exception):
             self.write(f.__name__)
         elif f in (posedge, negedge):
             opening, closing = ' ', ''
             self.write(f.__name__)
         elif f is delay:
             self.visit(node.args[0])
-            self.write(" ns")
+            self.write(" * 1 ns")
             return
         elif f is concat:
             pre, suf = self.inferCast(node.vhd, node.vhdOri)
             opening, closing =  "unsigned'(", ")"
             sep = " & "
         elif hasattr(node, 'tree'):
             pre, suf = self.inferCast(node.vhd, node.tree.vhd)
@@ -1021,29 +1059,29 @@
             self.write("'%s'" % n)
         elif isinstance(node.vhd, vhd_boolean):
             self.write("%s" % bool(n))
         #elif isinstance(node.vhd, (vhd_unsigned, vhd_signed)):
         #    self.write('"%s"' % bin(n, node.vhd.size))
         elif isinstance(node.vhd, vhd_unsigned):
             if abs(n) < 2**31:
-                self.write("to_unsigned(%s, %s)" % (n, node.vhd.size)) 
+                self.write("to_unsigned(%s, %s)" % (n, node.vhd.size))
             else:
                 self.write('unsigned\'("%s")' % bin(n, node.vhd.size))
         elif isinstance(node.vhd, vhd_signed):
             if abs(n) < 2**31:
-                self.write("to_signed(%s, %s)" % (n, node.vhd.size)) 
+                self.write("to_signed(%s, %s)" % (n, node.vhd.size))
             else:
                 self.write('signed\'("%s")' % bin(n, node.vhd.size))
         else:
             if n < 0:
                 self.write("(")
             self.write(n)
             if n < 0:
                 self.write(")")
-            
+
     def visit_Str(self, node):
         typemark = 'string'
         if isinstance(node.vhd, vhd_unsigned):
             typemark = 'unsigned'
         self.write("%s'(\"%s\")" % (typemark, node.s))
 
     def visit_Continue(self, node, *args):
@@ -1059,27 +1097,23 @@
         # skip extra semicolons
         if isinstance(expr, ast.Num):
             return
         self.visit(expr)
         # ugly hack to detect an orphan "task" call
         if isinstance(expr, ast.Call) and hasattr(expr, 'tree'):
             self.write(';')
-            
+
     def visit_IfExp(self, node):
-        pre, suf = self.inferCast(node.vhd, node.body.vhdOri)
-        self.write(pre)
+        # propagate the node's vhd attribute  
+        node.body.vhd = node.orelse.vhd = node.vhd
         self.visit(node.body)
-        self.write(suf)
         self.write(' when ')
         self.visit(node.test)
         self.write(' else ')
-        pre, suf = self.inferCast(node.vhd, node.orelse.vhdOri)
-        self.write(pre)
         self.visit(node.orelse)
-        self.write(suf)
 
     def visit_For(self, node):
         self.labelStack.append(node.breakLabel)
         self.labelStack.append(node.loopLabel)
         var = node.target.id
         cf = node.iter
         f = self.getObj(cf.func)
@@ -1132,15 +1166,15 @@
         self.writeline()
         self.write("end loop;")
 ##         if node.breakLabel.isActive:
 ##             self.writeline()
 ##             self.write("end")
         self.labelStack.pop()
         self.labelStack.pop()
-        
+
     def visit_FunctionDef(self, node):
         raise AssertionError("To be implemented in subclass")
 
     def visit_If(self, node):
         if node.ignore:
             return
         # only map to VHDL case if it's a full case
@@ -1157,22 +1191,24 @@
         self.write(" is")
         self.indent()
         for i, (test, suite) in enumerate(node.tests):
             self.writeline()
             item = test.case[1]
             if isinstance(item, EnumItemType):
                 itemRepr = item._toVHDL()
-            else:
+            elif hasattr(obj, '_nrbits'):
                 itemRepr = self.BitRepr(item, obj)
+            else:
+                itemRepr = i
             comment = ""
             # potentially use default clause for last test
             if (i == len(node.tests)-1) and not node.else_:
                 self.write("when others")
                 comment = " -- %s" % itemRepr
-            else:       
+            else:
                 self.write("when ")
                 self.write(itemRepr)
             self.write(" =>%s" % comment)
             self.indent()
             self.visit_stmt(suite)
             self.dedent()
         if node.else_:
@@ -1211,21 +1247,25 @@
             else:
                 self.write("else")
             self.indent()
             self.visit_stmt(node.else_)
             self.dedent()
         self.writeline()
         self.write("end if;")
-                
+
     def visit_ListComp(self, node):
         pass # do nothing
 
     def visit_Module(self, node):
         for stmt in node.body:
-            self.visit(stmt)       
+            self.visit(stmt)
+
+    def visit_NameConstant(self, node):
+        node.id = str(node.value)
+        self.getName(node)
 
     def visit_Name(self, node):
         if isinstance(node.ctx, ast.Store):
             self.setName(node)
         else:
             self.getName(node)
 
@@ -1241,22 +1281,25 @@
                 s = "False"
         elif n == 'True':
             if isinstance(node.vhd, vhd_std_logic):
                 s = "'1'"
             else:
                 s = "True"
         elif n == 'None':
-            s = "(others => 'Z')"
+            if isinstance(node.vhd, vhd_std_logic):
+                s = "'Z'"
+            else:
+            	s = "(others => 'Z')"
         elif n in self.tree.vardict:
             s = n
             obj = self.tree.vardict[n]
             ori = inferVhdlObj(obj)
             pre, suf = self.inferCast(node.vhd, ori)
             s = "%s%s%s" % (pre, s, suf)
-                       
+
         elif n in self.tree.argnames:
             assert n in self.tree.symdict
             obj = self.tree.symdict[n]
             vhd = inferVhdlObj(obj)
             if isinstance(vhd, vhd_std_logic) and isinstance(node.vhd, vhd_boolean):
                 s = "(%s = '1')" %  n
             else:
@@ -1266,72 +1309,65 @@
             s = n
             if isinstance(obj, bool):
                 s = "'%s'" % int(obj)
                 # print the symbol for a boolean in the global constant dict
                 if n in _constDict and obj == _constDict[n]:
                     if isinstance(node.vhd, vhd_boolean):
                         s = "bool(%s)" % n
-            elif isinstance(obj, (int, long)):
+            elif isinstance(obj, integer_types):
                 # print the symbol for an integer in the global constant dict
                 if n in _constDict and obj == _constDict[n]:
                     assert abs(obj) < 2**31
                     if isinstance(node.vhd, vhd_int):
                         s = n
                     elif isinstance(node.vhd, vhd_boolean):
                         s = "bool(%s)" % n
                     elif isinstance(node.vhd, vhd_std_logic):
                         s = "stdl(%s)" % n
                     elif isinstance(node.vhd, vhd_unsigned):
-                        s = "to_unsigned(%s, %s)" % (n, node.vhd.size) 
+                        s = "to_unsigned(%s, %s)" % (n, node.vhd.size)
                     elif isinstance(node.vhd, vhd_signed):
-                        s = "to_signed(%s, %s)" % (n, node.vhd.size) 
+                        s = "to_signed(%s, %s)" % (n, node.vhd.size)
                 else:
                     if isinstance(node.vhd, vhd_int):
                         s = self.IntRepr(obj)
                     elif isinstance(node.vhd, vhd_std_logic):
                         s = "'%s'" % int(obj)
                     elif isinstance(node.vhd, vhd_unsigned):
                         if abs(obj) < 2** 31:
-                            s = "to_unsigned(%s, %s)" % (n, node.vhd.size) 
+                            s = "to_unsigned(%s, %s)" % (n, node.vhd.size)
                         else:
                             s = 'unsigned\'("%s")' % bin(obj, node.vhd.size)
                     elif isinstance(node.vhd, vhd_signed):
                         if abs(obj) < 2** 31:
-                            s = "to_signed(%s, %s)" % (n, node.vhd.size) 
+                            s = "to_signed(%s, %s)" % (n, node.vhd.size)
                         else:
                             s = 'signed\'("%s")' % bin(obj, node.vhd.size)
             elif isinstance(obj, _Signal):
                 s = str(obj)
                 ori = inferVhdlObj(obj)
-                # print 'name', n
-                # support for non-numeric signals
-                if self.SigAss is not obj._name and not obj._numeric:
-                    if obj._min < 0:
-                        s = "signed(%s)" %s
-                    else:
-                        s = "unsigned(%s)" %s
                 pre, suf = self.inferCast(node.vhd, ori)
                 s = "%s%s%s" % (pre, s, suf)
             elif _isMem(obj):
                 m = _getMemInfo(obj)
                 assert m.name
                 s = m.name
             elif isinstance(obj, EnumItemType):
                 s = obj._toVHDL()
-            elif type(obj) is ClassType and issubclass(obj, Exception):
+            elif (type(obj) in class_types) and issubclass(obj, Exception):
                 s = n
             else:
                 self.raiseError(node, _error.UnsupportedType, "%s, %s" % (n, type(obj)))
         else:
             raise AssertionError("name ref: %s" % n)
         self.write(s)
 
     def visit_Pass(self, node):
         self.write("null;")
-    
+
     def visit_Print(self, node):
         argnr = 0
         for s in node.format:
             if isinstance(s, str):
                 self.write('write(L, string\'("%s"));' % s)
             else:
                 a = node.args[argnr]
@@ -1356,15 +1392,15 @@
                 self.write(")")
                 self.write(';')
             self.writeline()
         self.write("writeline(output, L);")
 
     def visit_Raise(self, node):
         self.write('assert False report "End of Simulation" severity Failure;')
-        
+
     def visit_Return(self, node):
         pass
 
     def visit_Subscript(self, node):
         if isinstance(node.slice, ast.Slice):
             self.accessSlice(node)
         else:
@@ -1504,17 +1540,17 @@
                         break
                 else:
                     edges.append(s)
             ifnode.edge = edges
             senslist = [s.sig for s in senslist]
         return senslist
 
-            
+
 class _ConvertAlwaysVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
         self.writeDoc(node)
         w = node.body[-1]
@@ -1553,17 +1589,17 @@
             self.writeline()
             self.write("end if;")
             self.dedent()
         self.writeline()
         self.write("end process %s;" % self.tree.name)
         self.writeline(2)
 
-            
+
 class _ConvertInitialVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
         self.writeDoc(node)
         self.write("%s: process is" % self.tree.name)
@@ -1579,22 +1615,32 @@
         self.dedent()
         self.writeline()
         self.write("end process %s;" % self.tree.name)
         self.writeline(2)
 
 
 class _ConvertAlwaysCombVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node):
+        # a local function works nicely too
+        def compressSensitivityList(senslist):
+            ''' reduce spelled out list items like [*name*(0), *name*(1), ..., *name*(n)] to just *name*'''
+            r = []
+            for item in senslist:
+                name = item._name.split('(',1)[0]
+                if not name in r:
+                    r.append( name ) # note that the list now contains names and not Signals, but we are interested in the strings anyway ...
+            return r
+
         self.writeDoc(node)
-        senslist = self.tree.senslist
+        senslist = compressSensitivityList(self.tree.senslist)
         self.write("%s: process (" % self.tree.name)
         for e in senslist[:-1]:
             self.write(e)
             self.write(', ')
         self.write(senslist[-1])
         self.write(") is")
         self.indent()
@@ -1605,17 +1651,17 @@
         self.indent()
         self.visit_stmt(node.body)
         self.dedent()
         self.writeline()
         self.write("end process %s;" % self.tree.name)
         self.writeline(2)
 
-        
+
 class _ConvertSimpleAlwaysCombVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_Attribute(self, node):
         if isinstance(node.ctx, ast.Store):
             self.SigAss = True
@@ -1629,15 +1675,15 @@
     def visit_FunctionDef(self, node, *args):
         self.writeDoc(node)
         self.visit_stmt(node.body)
         self.writeline(2)
 
 
 class _ConvertAlwaysDecoVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node, *args):
         self.writeDoc(node)
         assert self.tree.senslist
@@ -1668,22 +1714,20 @@
         if singleEdge:
             self.writeline()
             self.write("end if;")
             self.dedent()
         self.writeline()
         self.write("end process %s;" % self.tree.name)
         self.writeline(2)
-        
-        
+
+
 def _convertInitVal(reg, init):
     pre, suf = '', ''
     if isinstance(reg, _Signal):
         tipe = reg._type
-        if not reg._numeric:
-            pre, suf = 'std_logic_vector(', ')'
     else:
         assert isinstance(reg, intbv)
         tipe = intbv
     if tipe is bool:
         v = "'1'" if init else "'0'"
     elif tipe is intbv:
         vhd_tipe = 'unsigned'
@@ -1693,18 +1737,18 @@
             v = '%sto_%s(%s, %s)%s' % (pre, vhd_tipe, init, len(reg), suf)
         else:
             v = '%s%s\'"%s"%s' % (pre, vhd_tipe, bin(init, len(reg)), suf)
     else:
         assert isinstance(init, EnumItemType)
         v = init._toVHDL()
     return v
-            
-            
+
+
 class _ConvertAlwaysSeqVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, blockBuf, funcBuf):
         _ConvertVisitor.__init__(self, tree, blockBuf)
         self.funcBuf = funcBuf
 
     def visit_FunctionDef(self, node, *args):
         self.writeDoc(node)
         assert self.tree.senslist
@@ -1758,17 +1802,17 @@
             self.writeline()
             self.write("end if;")
             self.dedent()
         self.writeline()
         self.write("end process %s;" % self.tree.name)
         self.writeline(2)
 
-      
+
 class _ConvertFunctionVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, funcBuf):
         _ConvertVisitor.__init__(self, tree, funcBuf)
         self.returnObj = tree.returnObj
         self.returnLabel = _Label("RETURN")
 
     def writeOutputDeclaration(self):
         self.write(self.tree.vhd.toStr(constr=False))
@@ -1777,15 +1821,15 @@
         endchar = ""
         for name in self.tree.argnames:
             self.write(endchar)
             endchar = ";"
             obj = self.tree.symdict[name]
             self.writeline()
             self.writeDeclaration(obj, name, dir="in", constr=False, endchar="")
-            
+
     def visit_FunctionDef(self, node):
         self.write("function %s(" % self.tree.name)
         self.indent()
         self.writeInputDeclarations()
         self.writeline()
         self.write(") return ")
         self.writeOutputDeclaration()
@@ -1803,17 +1847,17 @@
 
     def visit_Return(self, node):
         self.write("return ")
         node.value.vhd = self.tree.vhd
         self.visit(node.value)
         self.write(";")
 
-    
+
 class _ConvertTaskVisitor(_ConvertVisitor):
-    
+
     def __init__(self, tree, funcBuf):
         _ConvertVisitor.__init__(self, tree, funcBuf)
         self.returnLabel = _Label("RETURN")
 
     def writeInterfaceDeclarations(self):
         endchar = ""
         for name in self.tree.argnames:
@@ -1822,15 +1866,15 @@
             obj = self.tree.symdict[name]
             output = name in self.tree.outputs
             input = name in self.tree.inputs
             inout = input and output
             dir = (inout and "inout") or (output and "out") or "in"
             self.writeline()
             self.writeDeclaration(obj, name, dir=dir, constr=False, endchar="")
-            
+
     def visit_FunctionDef(self, node):
         self.write("procedure %s" % self.tree.name)
         if self.tree.argnames:
             self.write("(")
             self.indent()
             self.writeInterfaceDeclarations()
             self.write(")")
@@ -1860,64 +1904,68 @@
 
 class vhd_string(vhd_type):
     pass
 
 class vhd_enum(vhd_type):
     def __init__(self, tipe):
         self._type = tipe
-        
+
+    def toStr(self, constr = True):
+        return self._type.__dict__['_name']
+
+
 class vhd_std_logic(vhd_type):
     def __init__(self, size=0):
         vhd_type.__init__(self)
         self.size = 1
     def toStr(self, constr=True):
         return 'std_logic'
-        
+
 class vhd_boolean(vhd_type):
     def __init__(self, size=0):
         vhd_type.__init__(self)
         self.size = 1
     def toStr(self, constr=True):
         return 'boolean'
 
 class vhd_vector(vhd_type):
     def __init__(self, size=0, lenStr=False):
         vhd_type.__init__(self, size)
         self.lenStr = lenStr
-    
+
 class vhd_unsigned(vhd_vector):
     def toStr(self, constr=True):
         if constr:
             ls = self.lenStr
             if ls:
                 return "unsigned(%s-1 downto 0)" % ls
             else:
                 return "unsigned(%s downto 0)" % (self.size-1)
         else:
             return "unsigned"
-    
+
 class vhd_signed(vhd_vector):
     def toStr(self, constr=True):
         if constr:
             ls = self.lenStr
             if ls:
                 return "signed(%s-1 downto 0)" % ls
             else:
                 return "signed(%s downto 0)" % (self.size-1)
         else:
             return "signed"
-    
+
 class vhd_int(vhd_type):
     def toStr(self, constr=True):
         return "integer"
 
 class vhd_nat(vhd_int):
     def toStr(self, constr=True):
         return "natural"
-    
+
 
 class _loopInt(int):
     pass
 
 def maxType(o1, o2):
     s1 = s2 = 0
     if isinstance(o1, vhd_type):
@@ -1931,49 +1979,49 @@
         return vhd_unsigned(s)
     elif isinstance(o1, vhd_std_logic) or isinstance(o2, vhd_std_logic):
         return vhd_std_logic()
     elif isinstance(o1, vhd_int) or isinstance(o2, vhd_int):
         return vhd_int()
     else:
         return None
-    
+
 def inferVhdlObj(obj):
     vhd = None
     if (isinstance(obj, _Signal) and obj._type is intbv) or \
        isinstance(obj, intbv):
         ls = getattr(obj, 'lenStr', False)
-        if obj.min < 0:
+        if obj.min is None or obj.min < 0:
             vhd = vhd_signed(size=len(obj), lenStr=ls)
         else:
             vhd = vhd_unsigned(size=len(obj), lenStr=ls)
     elif (isinstance(obj, _Signal) and obj._type is bool) or \
          isinstance(obj, bool):
         vhd = vhd_std_logic()
     elif (isinstance(obj, _Signal) and isinstance(obj._val, EnumItemType)) or\
          isinstance(obj, EnumItemType):
         if isinstance(obj, _Signal):
             tipe = obj._val._type
         else:
             tipe = obj._type
-        vhd = vhd_enum(tipe)   
-    elif isinstance(obj, (int, long)):
+        vhd = vhd_enum(tipe)
+    elif isinstance(obj, integer_types):
         if obj >= 0:
             vhd = vhd_nat()
         else:
             vhd = vhd_int()
         # vhd = vhd_int()
     return vhd
 
 def maybeNegative(vhd):
     if isinstance(vhd, vhd_signed):
         return True
     if isinstance(vhd, vhd_int) and not isinstance(vhd, vhd_nat):
         return True
     return False
-       
+
 class _AnnotateTypesVisitor(ast.NodeVisitor, _ConversionMixin):
 
     def __init__(self, tree):
         self.tree = tree
 
     def visit_FunctionDef(self, node):
         # don't visit arguments and decorators
@@ -1992,15 +2040,15 @@
     def visit_AugAssign(self, node):
         self.visit(node.target)
         self.visit(node.value)
         if isinstance(node.op, (ast.BitOr, ast.BitAnd, ast.BitXor)):
             node.value.vhd = copy(node.target.vhd)
             node.vhdOri = copy(node.target.vhd)
         elif isinstance(node.op, (ast.RShift, ast.LShift)):
-            node.value.vhd = vhd_int()           
+            node.value.vhd = vhd_int()
             node.vhdOri = copy(node.target.vhd)
         else:
             node.left, node.right = node.target, node.value
             self.inferBinOpType(node)
         node.vhd = copy(node.target.vhd)
 
     def visit_Call(self, node):
@@ -2011,20 +2059,20 @@
         self.generic_visit(node)
         if f is concat:
             s = 0
             for a in node.args:
                 if isinstance(a, ast.Str):
                     a.vhd = vhd_unsigned(a.vhd.size)
                 elif isinstance(a.vhd, vhd_signed):
-                    a.vhd = vhd_unsigned(a.vhd.size) 
+                    a.vhd = vhd_unsigned(a.vhd.size)
                 s += a.vhd.size
             node.vhd = vhd_unsigned(s)
         elif f is bool:
             node.vhd = vhd_boolean()
-        elif f in (int, long, ord):
+        elif f in _flatten(integer_types, ord):
             node.vhd = vhd_int()
             node.args[0].vhd = vhd_int()
         elif f in (intbv, modbv):
             node.vhd = vhd_int()
         elif f is len:
             node.vhd = vhd_int()
         elif f is now:
@@ -2062,15 +2110,19 @@
         node.vhdOri = copy(node.vhd)
 
     def visit_For(self, node):
         var = node.target.id
         # make it possible to detect loop variable
         self.tree.vardict[var] = _loopInt(-1)
         self.generic_visit(node)
-  
+
+    def visit_NameConstant(self, node):
+        node.vhd = inferVhdlObj(node.value)
+        node.vhdOri = copy(node.vhd)
+
     def visit_Name(self, node):
         if node.id in self.tree.vardict:
             node.obj = self.tree.vardict[node.id]
         node.vhd = inferVhdlObj(node.obj)
         node.vhdOri = copy(node.vhd)
 
     def visit_BinOp(self, node):
@@ -2098,22 +2150,22 @@
         left, op, right = node.left, node.op, node.right
         if isinstance(left.vhd, (vhd_boolean, vhd_std_logic)):
             left.vhd = vhd_unsigned(1)
         if isinstance(right.vhd, (vhd_boolean, vhd_std_logic)):
             right.vhd = vhd_unsigned(1)
         if isinstance(right.vhd, vhd_unsigned):
             if maybeNegative(left.vhd) or \
-               (isinstance(op, ast.Sub) and not hasattr(node, 'isRhs')): 
+               (isinstance(op, ast.Sub) and not hasattr(node, 'isRhs')):
                 right.vhd = vhd_signed(right.vhd.size + 1)
-        if isinstance(left.vhd, vhd_unsigned): 
+        if isinstance(left.vhd, vhd_unsigned):
             if maybeNegative(right.vhd) or \
                (isinstance(op, ast.Sub) and not hasattr(node, 'isRhs')):
                 left.vhd = vhd_signed(left.vhd.size + 1)
         l, r = left.vhd, right.vhd
-        ls, rs = l.size, r.size       
+        ls, rs = l.size, r.size
         if isinstance(r, vhd_vector) and isinstance(l, vhd_vector):
             if isinstance(op, (ast.Add, ast.Sub)):
                 s = max(ls, rs)
             elif isinstance(op, ast.Mod):
                 s = rs
             elif isinstance(op, ast.FloorDiv):
                 s = ls
@@ -2154,15 +2206,15 @@
 
     def visit_If(self, node):
         if node.ignore:
             return
         self.generic_visit(node)
         for test, suite in node.tests:
             test.vhd = vhd_boolean()
-            
+
     def visit_IfExp(self, node):
         self.generic_visit(node)
         node.test.vhd = vhd_boolean()
 
     def visit_ListComp(self, node):
         pass # do nothing
 
@@ -2218,26 +2270,26 @@
             node.vhd = node.operand.vhd = vhd_boolean()
         elif isinstance(node.op, ast.USub):
             if isinstance(node.vhd, vhd_unsigned):
                 node.vhd = vhd_signed(node.vhd.size+1)
             elif isinstance(node.vhd, vhd_nat):
                 node.vhd = vhd_int()
         node.vhdOri = copy(node.vhd)
-       
+
     def visit_While(self, node):
         self.generic_visit(node)
         node.test.vhd = vhd_boolean()
 
 
 def _annotateTypes(genlist):
     for tree in genlist:
         if isinstance(tree, _UserVhdlCode):
             continue
         v = _AnnotateTypesVisitor(tree)
         v.visit(tree)
 
 
 
-    
 
-    
- 
+
+
+
```

### Comparing `myhdl-0.8.1/myhdl/conversion/_toVHDLPackage.py` & `myhdl-0.9.0/myhdl/conversion/_toVHDLPackage.py`

 * *Files 2% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 #  This file is part of the myhdl library, a Python package for using
 #  Python as a Hardware Description Language.
 #
 #  Copyright (C) 2003-2008 Jan Decaluwe
 #
 #  The myhdl library is free software; you can redistribute it and/or
 #  modify it under the terms of the GNU Lesser General Public License as
```

### Comparing `myhdl-0.8.1/myhdl/conversion/_verify.py` & `myhdl-0.9.0/myhdl/conversion/_verify.py`

 * *Files 7% similar despite different names*

```diff
@@ -1,7 +1,9 @@
+from __future__ import absolute_import
+from __future__ import print_function
 import sys
 import os
 import tempfile
 import subprocess
 import difflib
 
 import myhdl
@@ -45,37 +47,37 @@
     _skipcharsMap[name] = skipchars
     _ignoreMap[name] = ignore
 
 registerSimulator(
     name="GHDL",
     hdl="VHDL",
     analyze="ghdl -a --workdir=work pck_myhdl_%(version)s.vhd %(topname)s.vhd",
-    elaborate="ghdl -e --workdir=work -o %(unitname)s_ghdl %(topname)s",
-    simulate="ghdl -r %(unitname)s_ghdl"
+    elaborate="ghdl -e --workdir=work -o %(unitname)s %(topname)s",
+    simulate="ghdl -r --workdir=work %(unitname)s"
     )
 
 
 registerSimulator(
     name="vlog",
     hdl="Verilog",
     analyze="vlog -work work_vlog %(topname)s.v",
     simulate='vsim work_vlog.%(topname)s -quiet -c -do "run -all; quit -f"',
     skiplines=6,
     skipchars=2,
-    ignore=("# **", )
+    ignore=("# **", "# run -all")
     )
 
 registerSimulator(
     name="vcom",
     hdl="VHDL",
     analyze="vcom -work work_vcom pck_myhdl_%(version)s.vhd %(topname)s.vhd",
     simulate='vsim work_vcom.%(topname)s -quiet -c -do "run -all; quit -f"',
     skiplines=6,
     skipchars=2,
-    ignore=("# **", "#    Time:")
+    ignore=("# **", "#    Time:", "# run -all")
     )
 
 
 registerSimulator(
     name="icarus",
     hdl="Verilog",
     analyze="iverilog -o %(topname)s.o %(topname)s.v",
@@ -99,16 +101,16 @@
         self.simulator = "GHDL"
         self._analyzeOnly = analyzeOnly
 
 
     def __call__(self, func, *args, **kwargs):
 
         vals = {}
-        vals['topname'] = func.func_name
-        vals['unitname'] = func.func_name.lower()
+        vals['topname'] = func.__name__
+        vals['unitname'] = func.__name__.lower()
         vals['version'] = _version
 
         hdlsim = self.simulator
         if not hdlsim:
             raise ValueError("No simulator specified")
         if  not hdlsim in _simulators:
             raise ValueError("Simulator %s is not registered" % hdlsim)
@@ -136,45 +138,48 @@
                     subprocess.call("vlib work_vlog", shell=True)
                     subprocess.call("vlib work_vcom", shell=True)
                     subprocess.call("vmap work_vlog work_vlog", shell=True)
                     subprocess.call("vmap work_vcom work_vcom", shell=True)
                 except:
                     pass
 
+        #print(analyze)
         ret = subprocess.call(analyze, shell=True)
         if ret != 0:
-            print >> sys.stderr, "Analysis failed"
+            print("Analysis failed", file=sys.stderr)
             return ret
 
         if self._analyzeOnly:
-            print >> sys.stderr, "Analysis succeeded"
+            print("Analysis succeeded", file=sys.stderr)
             return 0
 
-        f = tempfile.TemporaryFile()
+        f = tempfile.TemporaryFile(mode='w+t')
         sys.stdout = f
         sim = Simulation(inst)
         sim.run()
         sys.stdout = sys.__stdout__
         f.flush()
         f.seek(0)
 
         flines = f.readlines()
         f.close()
         if not flines:
-            print >> sys.stderr, "No MyHDL simulation output - nothing to verify"
+            print("No MyHDL simulation output - nothing to verify", file=sys.stderr)
             return 1
 
 
         if elaborate is not None:
+            #print(elaborate)
             ret = subprocess.call(elaborate, shell=True)
             if ret != 0:
-                print >> sys.stderr, "Elaboration failed"
+                print("Elaboration failed", file=sys.stderr)
                 return ret
             
-        g = tempfile.TemporaryFile()
+        g = tempfile.TemporaryFile(mode='w+t')
+        #print(simulate)
         ret = subprocess.call(simulate, stdout=g, shell=True)
     #    if ret != 0:
     #        print "Simulation run failed"
     #        return
         g.flush()
         g.seek(0)
 
@@ -207,17 +212,17 @@
         g.writelines(glines)
         d.write(s)
         f.close()
         g.close()
         d.close()
 
         if not s:
-            print >> sys.stderr, "Conversion verification succeeded"
+            print("Conversion verification succeeded", file=sys.stderr)
         else:
-            print >> sys.stderr, "Conversion verification failed"
+            print("Conversion verification failed", file=sys.stderr)
             # print >> sys.stderr, s ,
             return 1
 
         return 0
 
 
 verify = _VerificationClass(analyzeOnly=False)
```

### Comparing `myhdl-0.8.1/myhdl/_intbv.py` & `myhdl-0.9.0/myhdl/_intbv.py`

 * *Files 6% similar despite different names*

```diff
@@ -14,25 +14,22 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module with the intbv class """
+from __future__ import absolute_import, division
 
-
-
-import sys
-maxint = sys.maxint
-from types import StringType
 import operator
 
+from myhdl._compat import long, integer_types, string_types, builtins
 from myhdl._bin import bin
 
-from __builtin__ import max as maxfunc
+
 
 class intbv(object):
     #__slots__ = ('_val', '_min', '_max', '_nrbits', '_handleBounds')
     
     def __init__(self, val=0, min=None, max=None, _nrbits=0):
         if _nrbits:
             self._min = 0
@@ -43,38 +40,39 @@
             if max is not None and min is not None:
                 if min >= 0:
                     _nrbits = len(bin(max-1))
                 elif max <= 1:
                     _nrbits = len(bin(min))
                 else:
                     # make sure there is a leading zero bit in positive numbers
-                    _nrbits = maxfunc(len(bin(max-1))+1, len(bin(min)))
-        if isinstance(val, (int, long)):
+                    _nrbits = builtins.max(len(bin(max-1))+1, len(bin(min)))
+        if isinstance(val, integer_types):
             self._val = val
-        elif isinstance(val, StringType):
+        elif isinstance(val, string_types):
             mval = val.replace('_', '')
             self._val = long(mval, 2)
-            _nrbits = len(val)
+            _nrbits = len(mval)
         elif isinstance(val, intbv):
             self._val = val._val
             self._min = val._min
             self._max = val._max
             _nrbits = val._nrbits
         else:
             raise TypeError("intbv constructor arg should be int or string")
         self._nrbits = _nrbits
         self._handleBounds()
         
     # support for the 'min' and 'max' attribute
-    def _get_max(self):
+    @property
+    def max(self):
         return self._max
-    max = property(_get_max, None)
-    def _get_min(self):
+
+    @property
+    def min(self):
         return self._min
-    min = property(_get_min, None)
 
     def _handleBounds(self):
         if self._max is not None:
             if self._val >= self._max:
                 raise ValueError("intbv value %s >= maximum %s" %
                                  (self._val, self._max))
         if self._min is not None:
@@ -109,46 +107,45 @@
         c._max = self._max
         c._nrbits = self._nrbits
         return c
 
     # iterator method
     def __iter__(self):
         if not self._nrbits:
-            raise TypeError, "Cannot iterate over unsized intbv"
+            raise TypeError("Cannot iterate over unsized intbv")
         return iter([self[i] for i in range(self._nrbits-1, -1, -1)])
 
     # logical testing
-    def __nonzero__(self):
-        if self._val:
-            return 1
-        else:
-            return 0
+    def __bool__(self):
+        return bool(self._val)
+
+    __nonzero__ = __bool__
 
     # length
     def __len__(self):
         return self._nrbits
 
     # indexing and slicing methods
 
     def __getitem__(self, key):
         if isinstance(key, slice):
             i, j = key.start, key.stop
             if j is None: # default
                 j = 0
             j = int(j)
             if j < 0:
-                raise ValueError, "intbv[i:j] requires j >= 0\n" \
-                      "            j == %s" % j
+                raise ValueError("intbv[i:j] requires j >= 0\n" \
+                      "            j == %s" % j)
             if i is None: # default
                 return intbv(self._val >> j)
             i = int(i)
             if i <= j:
-                raise ValueError, "intbv[i:j] requires i > j\n" \
-                      "            i, j == %s, %s" % (i, j)
-            res = intbv((self._val & (1L << i)-1) >> j, _nrbits=i-j)
+                raise ValueError("intbv[i:j] requires i > j\n" \
+                      "            i, j == %s, %s" % (i, j))
+            res = intbv((self._val & (long(1) << i)-1) >> j, _nrbits=i-j)
             return res
         else:
             i = int(key)
             res = bool((self._val >> i) & 0x1)
             return res
 
 
@@ -158,42 +155,42 @@
         val = int(val)
         if isinstance(key, slice):
             i, j = key.start, key.stop
             if j is None: # default
                 j = 0
             j = int(j)
             if j < 0:
-                raise ValueError, "intbv[i:j] = v requires j >= 0\n" \
-                      "            j == %s" % j
+                raise ValueError("intbv[i:j] = v requires j >= 0\n" \
+                      "            j == %s" % j)
             if i is None: # default
-                q = self._val % (1L << j)
-                self._val = val * (1L << j) + q
+                q = self._val % (long(1) << j)
+                self._val = val * (long(1) << j) + q
                 self._handleBounds()
                 return
             i = int(i)
             if i <= j:
-                raise ValueError, "intbv[i:j] = v requires i > j\n" \
-                      "            i, j, v == %s, %s, %s" % (i, j, val)
-            lim = (1L << (i-j))
+                raise ValueError("intbv[i:j] = v requires i > j\n" \
+                      "            i, j, v == %s, %s, %s" % (i, j, val))
+            lim = (long(1) << (i-j))
             if val >= lim or val < -lim:
-                raise ValueError, "intbv[i:j] = v abs(v) too large\n" \
-                      "            i, j, v == %s, %s, %s" % (i, j, val)
+                raise ValueError("intbv[i:j] = v abs(v) too large\n" \
+                      "            i, j, v == %s, %s, %s" % (i, j, val))
             mask = (lim-1) << j
             self._val &= ~mask
             self._val |= (val << j)
             self._handleBounds()
         else:
             i = int(key)
             if val == 1:
-                self._val |= (1L << i)
+                self._val |= (long(1) << i)
             elif val == 0:
-                self._val &= ~(1L << i)
+                self._val &= ~(long(1) << i)
             else:
-                raise ValueError, "intbv[i] = v requires v in (0, 1)\n" \
-                      "            i == %s " % i
+                raise ValueError("intbv[i] = v requires v in (0, 1)\n" \
+                      "            i == %s " % i)
                
             self._handleBounds()
 
 
         
     # integer-like methods
     
@@ -217,29 +214,21 @@
         if isinstance(other, intbv):
             return self._val * other._val
         else:
             return self._val * other
     def __rmul__(self, other):
         return other * self._val
 
-    def __div__(self, other):
+    def __truediv__(self, other):
         if isinstance(other, intbv):
             return self._val / other._val
         else:
             return self._val / other
-    def __rdiv__(self, other):
-        return other / self._val
-    
-    def __truediv__(self, other):
-        if isinstance(other, intbv):
-            return operator.truediv(self._val, other._val)
-        else:
-            return operator.truediv(self._val, other)
     def __rtruediv__(self, other):
-        return operator.truediv(other, self._val)
+        return other / self._val
     
     def __floordiv__(self, other):
         if isinstance(other, intbv):
             return self._val // other._val
         else:
             return self._val // other
     def __rfloordiv__(self, other):
@@ -351,15 +340,15 @@
     def __ipow__(self, other, modulo=None):
         # XXX why 3rd param required?
         # unused but needed in 2.2, not in 2.3 
         if isinstance(other, intbv):
             self._val **= other._val
         else:
             self._val **= other
-        if not isinstance(self._val, (int, long)):
+        if not isinstance(self._val, integer_types):
             raise ValueError("intbv value should be integer")
         self._handleBounds()
         return self
         
     def __iand__(self, other):
         if isinstance(other, intbv):
             self._val &= other._val
@@ -408,15 +397,15 @@
         return self._val
 
     def __abs__(self):
         return abs(self._val)
 
     def __invert__(self):
         if self._nrbits and self._min >= 0:
-            return type(self)(~self._val & (1L << self._nrbits)-1)
+            return type(self)(~self._val & (long(1) << self._nrbits)-1)
         else:
             return type(self)(~self._val)
     
     def __int__(self):
         return int(self._val)
         
     def __long__(self):
@@ -510,15 +499,15 @@
       
       So the test will be if min >= 0 and _nrbits > 0. Then the instance
       is considered unsigned and the value is returned as 2's complement
       number.
       '''
 
       # value is considered unsigned
-      if self.min >= 0 and self._nrbits > 0:
+      if self.min is not None and self.min >= 0 and self._nrbits > 0:
 
         # get 2's complement value of bits
         msb = self._nrbits-1
 
         sign = ((self._val >> msb) & 0x1) > 0
         
         # mask off the bits msb-1:lsb, they are always positive
```

### Comparing `myhdl-0.8.1/myhdl/_Simulation.py` & `myhdl-0.9.0/myhdl/_Simulation.py`

 * *Files 4% similar despite different names*

```diff
@@ -14,18 +14,21 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module that provides the Simulation class """
+from __future__ import absolute_import
+from __future__ import print_function
 
 
 import sys
 import os
+from operator import itemgetter
 from warnings import warn
 from types import GeneratorType
 
 from myhdl import Cosimulation, StopSimulation, _SuspendSimulation
 from myhdl import _simulator, SimulationError
 from myhdl._simulator import _signals, _siglist, _futureEvents
 from myhdl._Waiter import _Waiter, _inferWaiter, _SignalWaiter,_SignalTupleWaiter
@@ -71,15 +74,15 @@
         
     def _finalize(self):
         cosim = self._cosim
         if cosim:
             _simulator._cosim = 0
             os.close(cosim._rt)
             os.close(cosim._wf)
-            os.waitpid(cosim._child_pid, 0)
+            cosim._child.wait()
         if _simulator._tracing:
             _simulator._tracing = 0
             _simulator._tf.close()
         # clean up for potential new run with same signals
         for s in _signals:
             s._clear()
         self._finished = True
@@ -151,18 +154,18 @@
                     raise exc[0]
 
                 # future events
                 if _futureEvents:
                     if t == maxTime:
                         raise _SuspendSimulation(
                             "Simulated %s timesteps" % duration)
-                    _futureEvents.sort()
+                    _futureEvents.sort(key=itemgetter(0))
                     t = _simulator._time = _futureEvents[0][0]
                     if tracing:
-                        print >> tracefile, "#%s" % t
+                        print("#%s" % t, file=tracefile)
                     if cosim:
                         cosim._put(t)
                     while _futureEvents:
                         newt, event = _futureEvents[0]
                         if newt == t:
                             if isinstance(event, _Waiter):
                                 _append(event)
@@ -184,15 +187,15 @@
             except StopSimulation:
                 if not quiet:
                     _printExcInfo()
                 self._finalize()
                 self._finished = True
                 return 0
 
-            except Exception, e:
+            except Exception as e:
                 if tracing:
                     tracefile.flush()
                 # if the exception came from a yield, make sure we can resume
                 if exc and e is exc[0]:
                     pass # don't finalize
                 else:
                     self._finalize()
```

### Comparing `myhdl-0.8.1/myhdl/spec/Signal_spec.txt` & `myhdl-0.9.0/myhdl/spec/Signal_spec.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/myhdl/spec/Simulation_spec.txt` & `myhdl-0.9.0/myhdl/spec/Simulation_spec.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/myhdl/spec/intbv_spec.txt` & `myhdl-0.9.0/myhdl/spec/intbv_spec.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/myhdl/_always.py` & `myhdl-0.9.0/myhdl/_always.py`

 * *Files 2% similar despite different names*

```diff
@@ -14,14 +14,15 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module with the always function. """
+from __future__ import absolute_import
 
 
 from types import FunctionType
 
 from myhdl import AlwaysError
 from myhdl._util import _isGenFunc
 from myhdl._delay import delay
@@ -49,15 +50,15 @@
         elif not isinstance(arg, delay):
             raise AlwaysError(_error.DecArgType)
     def _always_decorator(func):
         if not isinstance(func, FunctionType):
             raise AlwaysError(_error.ArgType)
         if _isGenFunc(func):
             raise AlwaysError(_error.ArgType)
-        if func.func_code.co_argcount > 0:
+        if func.__code__.co_argcount > 0:
             raise AlwaysError(_error.NrOfArgs)
         return _Always(func, args)
     return _always_decorator
         
 
 class _Always(_Instantiator):
```

### Comparing `myhdl-0.8.1/myhdl/_modbv.py` & `myhdl-0.9.0/myhdl/_modbv.py`

 * *Files 8% similar despite different names*

```diff
@@ -14,45 +14,50 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module with the modbv class """
+from __future__ import absolute_import
 
-from _intbv import intbv
+from ._intbv import intbv
+from ._compat import long
 
 class modbv(intbv):
     __slots__ = []
 
     def _handleBounds(self):
         lo, hi, val = self._min, self._max, self._val
         if lo is not None:
             if val < lo or val >= hi:
                 self._val = (val - lo) % (hi - lo) + lo
 
+    def __repr__(self):
+        return "modbv(" + repr(self._val) + ")"
+
 
     # indexing and slicing methods
     # dedicated for modbv to support "declaration by slicing"
 
     def __getitem__(self, key):
         if isinstance(key, slice):
             i, j = key.start, key.stop
             if j is None: # default
                 j = 0
             j = int(j)
             if j < 0:
-                raise ValueError, "modbv[i:j] requires j >= 0\n" \
-                      "            j == %s" % j
+                raise ValueError("modbv[i:j] requires j >= 0\n" \
+                      "            j == %s" % j)
             if i is None: # default
                 return modbv(self._val >> j)
             i = int(i)
             if i <= j:
-                raise ValueError, "modbv[i:j] requires i > j\n" \
-                      "            i, j == %s, %s" % (i, j)
-            res = modbv((self._val & (1L << i)-1) >> j, _nrbits=i-j)
+                raise ValueError("modbv[i:j] requires i > j\n" \
+                      "            i, j == %s, %s" % (i, j))
+            res = modbv((self._val & (long(1) << i)-1) >> j, _nrbits=i-j)
             return res
         else:
             i = int(key)
             res = bool((self._val >> i) & 0x1)
             return res
```

### Comparing `myhdl-0.8.1/myhdl/_tristate.py` & `myhdl-0.9.0/myhdl/_tristate.py`

 * *Files 16% similar despite different names*

```diff
@@ -1,7 +1,8 @@
+from __future__ import absolute_import
 import warnings
 
 from myhdl._Signal import _Signal, _DelayedSignal
 from myhdl._simulator import _siglist
 
 class BusContentionWarning(UserWarning):
     pass
@@ -49,23 +50,23 @@
 class _TristateDriver(_Signal):
     
     def __init__(self, bus):
         _Signal.__init__(self, bus._val)
         self._val = None
         self._bus = bus
 
-    def _set_next(self, val):
+    @_Signal.next.setter
+    def next(self, val):
          if isinstance(val, _Signal):
             val = val._val
          if val is None:
              self._next = None
          else:             
              self._setNextVal(val)
          _siglist.append(self._bus)   
-    next = property(_Signal._get_next, _set_next, None, "'next' access methods")
 
     
 class _DelayedTristate(_DelayedSignal, _Tristate):
 
     def __init__(self, val, delay=1):
         self._drivers = []
         super(_DelayedTristate, self).__init__(val, delay)
```

### Comparing `myhdl-0.8.1/myhdl/_instance.py` & `myhdl-0.9.0/myhdl/_instance.py`

 * *Files 25% similar despite different names*

```diff
@@ -14,14 +14,15 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module with the always function. """
+from __future__ import absolute_import
 
 
 from types import FunctionType
 
 from myhdl import InstanceError
 from myhdl._util import _isGenFunc
 from myhdl._Waiter import _inferWaiter
@@ -33,15 +34,15 @@
 
 
 def instance(genFunc):
     if not isinstance(genFunc, FunctionType):
         raise InstanceError(_error.ArgType)
     if not _isGenFunc(genFunc):
         raise InstanceError(_error.ArgType)
-    if genFunc.func_code.co_argcount > 0:
+    if genFunc.__code__.co_argcount > 0:
         raise InstanceError(_error.NrOfArgs)
     return _Instantiator(genFunc)
 
 class _Instantiator(object):
     
     def __init__(self, genFunc):
         self.genfunc = genFunc
```

### Comparing `myhdl-0.8.1/myhdl/_delay.py` & `myhdl-0.9.0/myhdl/_delay.py`

 * *Files 7% similar despite different names*

```diff
@@ -14,25 +14,27 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module that provides the delay class."""
+from __future__ import absolute_import
 
+from myhdl._compat import integer_types
 
 _errmsg = "arg of delay constructor should be a natural integeer"
 
 class delay(object):
 
     """ Class to model delay in yield statements. """
     
     def __init__(self, val):
         """ Return a delay instance.
 
         Required parameters:
         val -- a natural integer representing the desired delay
 
         """
-        if not isinstance(val, (int, long)) or val < 0:
-            raise TypeError, _errmsg
+        if not isinstance(val, integer_types) or val < 0:
+            raise TypeError(_errmsg)
         self._time = val
```

### Comparing `myhdl-0.8.1/myhdl/_Waiter.py` & `myhdl-0.9.0/myhdl/_Waiter.py`

 * *Files 2% similar despite different names*

```diff
@@ -14,14 +14,15 @@
 #  Lesser General Public License for more details.
 
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ Module that provides the _Waiter class """
+from __future__ import absolute_import
 
 
 from types import GeneratorType
 
 import ast
 import inspect
 import re
@@ -62,15 +63,15 @@
         if self.nrTriggers == 1:
             clone = self
         else:
             self.hasRun = 1
             clone = _Waiter(self.generator, self.caller)
             
         try:
-            clause = self.generator.next()
+            clause = next(self.generator)
         except StopIteration:
             if self.caller:
                 waiters.append(self.caller)
             raise # again
             
         if isinstance(clause, _WaiterList):
             clauses = (clause,)
@@ -121,43 +122,43 @@
     
     __slots__ = ('generator')
     
     def __init__(self, generator):
         self.generator = generator
     
     def next(self, waiters, actives, exc):
-        clause = self.generator.next()
+        clause = next(self.generator)
         schedule((_simulator._time + clause._time, self))
         
 
 class _EdgeWaiter(_Waiter):
     
     __slots__ = ('generator', 'hasRun')
      
     def __init__(self, generator):
         self.generator = generator
         self.hasRun = 0
     
     def next(self, waiters, actives, exc):
-        clause = self.generator.next()
+        clause = next(self.generator)
         clause.append(self)
         
     
 class _EdgeTupleWaiter(_Waiter):
     
     __slots__ = ('generator', 'hasRun')
     
     def __init__(self, generator):
         self.generator = generator
         self.hasRun = 0
 
     def next(self, waiters, actives, exc):
         if self.hasRun:
             raise StopIteration
-        clauses = self.generator.next()
+        clauses = next(self.generator)
         self.hasRun = 1
         clone = _EdgeTupleWaiter(self.generator)
         for clause in clauses:
             clause.append(clone)
             actives[id(clause)] = clause
             
             
@@ -166,30 +167,30 @@
     __slots__ = ('generator', 'hasRun')
      
     def __init__(self, generator):
         self.generator = generator
         self.hasRun = 0
     
     def next(self, waiters, actives, exc):
-        clause = self.generator.next()
+        clause = next(self.generator)
         clause._eventWaiters.append(self)
         
 
 class _SignalTupleWaiter(_Waiter):
     
     __slots__ = ('generator', 'hasRun')
     
     def __init__(self, generator):
         self.generator = generator
         self.hasRun = 0
 
     def next(self, waiters, actives, exc):
         if self.hasRun:
             raise StopIteration
-        clauses = self.generator.next()
+        clauses = next(self.generator)
         self.hasRun = 1
         clone = _SignalTupleWaiter(self.generator)
         for clause in clauses:
             wl = clause._eventWaiters
             wl.append(clone)
             actives[id(wl)] = wl
```

### Comparing `myhdl-0.8.1/myhdl/_bin.py` & `myhdl-0.9.0/myhdl/_bin.py`

 * *Files 13% similar despite different names*

```diff
@@ -16,15 +16,15 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ module with the bin function.
 
 """
-
+from myhdl._compat import long
 
 
 def _int2bitstring(num):
     if num == 0:
         return '0'
     if abs(num) == 1:
         return '1'
```

### Comparing `myhdl-0.8.1/myhdl/_extractHierarchy.py` & `myhdl-0.9.0/myhdl/_extractHierarchy.py`

 * *Files 10% similar despite different names*

```diff
@@ -16,50 +16,54 @@
 #  You should have received a copy of the GNU Lesser General Public
 #  License along with this library; if not, write to the Free Software
 #  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 
 """ myhdl _extractHierarchy module.
 
 """
+from __future__ import absolute_import
 
 
 import sys
 import inspect
 from inspect import currentframe, getframeinfo, getouterframes
 import re
 import string
 from types import GeneratorType
 import linecache
 
 from myhdl import ExtractHierarchyError, ToVerilogError, ToVHDLError
 from myhdl._Signal import _Signal, _isListOfSigs
-from myhdl._util import _isGenFunc
+from myhdl._util import _isGenFunc, _flatten, _genfunc
 from myhdl._misc import _isGenSeq
+from myhdl._resolverefs import _resolveRefs
 
 
 _profileFunc = None
-    
+
 class _error:
     pass
 _error.NoInstances = "No instances found"
 _error.InconsistentHierarchy = "Inconsistent hierarchy - are all instances returned ?"
 _error.InconsistentToplevel = "Inconsistent top level %s for %s - should be 1"
 
 
 class _Instance(object):
-    __slots__ = ['level', 'obj', 'subs', 'sigdict', 'memdict', 'name', 'func', 'argdict']
-    def __init__(self, level, obj, subs, sigdict, memdict, func, argdict):
+    __slots__ = ['level', 'obj', 'subs', 'sigdict', 'memdict', 'name', 'func', 'argdict', 'objdict']
+    def __init__(self, level, obj, subs, sigdict, memdict, func, argdict, objdict=None):
         self.level = level
         self.obj = obj
         self.subs = subs
         self.sigdict = sigdict
         self.memdict = memdict
         self.func = func
         self.argdict = argdict
-        
+        if objdict:
+            self.objdict = objdict
+
 
 _memInfoMap = {}
 
 class _MemInfo(object):
     __slots__ = ['mem', 'name', 'elObj', 'depth', '_used', '_driven', '_read']
     def __init__(self, mem):
         self.mem = mem
@@ -75,15 +79,15 @@
     return _memInfoMap[id(mem)]
 
 def _makeMemInfo(mem):
     key = id(mem)
     if key not in _memInfoMap:
         _memInfoMap[key] = _MemInfo(mem)
     return _memInfoMap[key]
-    
+
 def _isMem(mem):
     return id(mem) in _memInfoMap
 
 _userCodeMap = {'verilog' : {},
                 'vhdl' : {}
                }
 
@@ -104,37 +108,37 @@
             type, value, tb = sys.exc_info()
             info = "in file %s, function %s starting on line %s:\n    " % \
                    (self.sourcefile, self.funcname, self.sourceline)
             msg = "%s: %s" % (type, value)
             self.raiseError(msg, info)
         code = "\n%s\n" % code
         return code
-    
+
     def _interpolate(self):
         return string.Template(self.code).substitute(self.namespace)
-    
+
 class _UserCodeDepr(_UserCode):
     def _interpolate(self):
         return self.code % self.namespace
 
 class _UserVerilogCode(_UserCode):
     def raiseError(self, msg, info):
         raise ToVerilogError("Error in user defined Verilog code", msg, info)
-    
+
 class _UserVhdlCode(_UserCode):
     def raiseError(self, msg, info):
         raise ToVHDLError("Error in user defined VHDL code", msg, info)
-    
+
 class _UserVerilogCodeDepr(_UserVerilogCode, _UserCodeDepr):
     pass
 
 class _UserVhdlCodeDepr(_UserVhdlCode, _UserCodeDepr):
     pass
-     
-    
+
+
 class _UserVerilogInstance(_UserVerilogCode):
     def __str__(self):
         args = inspect.getargspec(self.func)[0]
         s = "%s %s(" % (self.funcname, self.code)
         sep = ''
         for arg in args:
             if arg in self.namespace and isinstance(self.namespace[arg], _Signal):
@@ -155,26 +159,26 @@
             if arg in self.namespace and isinstance(self.namespace[arg], _Signal):
                 signame = self.namespace[arg]._name
                 s += sep
                 sep = ','
                 s += "\n        %s=>%s" % (arg, signame)
         s += "\n    );\n\n"
         return s
-   
-    
+
+
 
 def _addUserCode(specs, arg, funcname, func, frame):
     classMap = {
                 '__verilog__' : _UserVerilogCodeDepr,
                 '__vhdl__' :_UserVhdlCodeDepr,
                 'verilog_code' : _UserVerilogCode,
                 'vhdl_code' :_UserVhdlCode,
                 'verilog_instance' : _UserVerilogInstance,
                 'vhdl_instance' :_UserVhdlInstance,
-               
+
                }
     namespace = frame.f_globals.copy()
     namespace.update(frame.f_locals)
     sourcefile = inspect.getsourcefile(frame)
     sourceline = inspect.getsourcelines(frame)[1]
     for hdl in _userCodeMap:
         oldspec = "__%s__" % hdl
@@ -188,36 +192,36 @@
             spec = codespec
         elif oldspec in specs:
             spec = oldspec
         if spec:
             assert id(arg) not in _userCodeMap[hdl]
             code = specs[spec]
             _userCodeMap[hdl][id(arg)] = classMap[spec](code, namespace, funcname, func, sourcefile, sourceline)
-         
+
 
 class _CallFuncVisitor(object):
 
     def __init__(self):
         self.linemap = {}
-    
+
     def visitAssign(self, node):
         if isinstance(node.expr, ast.CallFunc):
             self.lineno = None
             self.visit(node.expr)
             self.linemap[self.lineno] = node.lineno
 
     def visitName(self, node):
         self.lineno = node.lineno
-        
- 
+
+
 
 class _HierExtr(object):
-    
+
     def __init__(self, name, dut, *args, **kwargs):
-        
+
         global _profileFunc
         _memInfoMap.clear()
         for hdl in _userCodeMap:
             _userCodeMap[hdl].clear()
         self.skipNames = ('always_comb', 'instance', \
                           'always_seq', '_always_seq_decorator', \
                           'always', '_always_decorator', \
@@ -258,105 +262,111 @@
                 absnames[id(so)] = "%s_%s" % (tn, sn)
                 if isinstance(so, (tuple, list)):
                     for i, soi in enumerate(so):
                         sni =  "%s_%s" % (sn, i)
                         names[id(soi)] = sni
                         absnames[id(soi)] = "%s_%s_%s" % (tn, sn, i)
 
-                
+
     def extractor(self, frame, event, arg):
         if event == "call":
-            
+
             funcname = frame.f_code.co_name
             # skip certain functions
             if funcname in self.skipNames:
                 self.skip +=1
             if not self.skip:
                 self.level += 1
-                                
+
         elif event == "return":
-            
+
             funcname = frame.f_code.co_name
-            func = frame.f_globals.get(funcname)            
+            func = frame.f_globals.get(funcname)
             if func is None:
                 # Didn't find a func in the global space, try the local "self"
                 # argument and see if it has a method called *funcname*
                 obj = frame.f_locals.get('self')
                 if hasattr(obj, funcname):
-                    func = getattr(obj, funcname)                
-            
+                    func = getattr(obj, funcname)
+
             if not self.skip:
                 isGenSeq = _isGenSeq(arg)
                 if isGenSeq:
                     specs = {}
                     for hdl in _userCodeMap:
                         spec = "__%s__" % hdl
                         if spec in frame.f_locals and frame.f_locals[spec]:
                             specs[spec] = frame.f_locals[spec]
                         spec = "%s_code" % hdl
                         if func and hasattr(func, spec) and getattr(func, spec):
                             specs[spec] = getattr(func, spec)
                         spec = "%s_instance" % hdl
                         if func and hasattr(func, spec) and getattr(func, spec):
                             specs[spec] = getattr(func, spec)
-                    if specs: 
+                    if specs:
                         _addUserCode(specs, arg, funcname, func, frame)
                 # building hierarchy only makes sense if there are generators
                 if isGenSeq and arg:
                     sigdict = {}
                     memdict = {}
-                    argdict = {} 
+                    argdict = {}
                     if func:
-                        arglist = inspect.getargspec(func).args 
+                        arglist = inspect.getargspec(func).args
                     else:
                         arglist = []
-                    cellvars = frame.f_code.co_cellvars
-                    for dict in (frame.f_globals, frame.f_locals):
-                        for n, v in dict.items():
-                            # extract signals and memories
-                            # also keep track of whether they are used in generators
-                            # only include objects that are used in generators
+                    symdict = frame.f_globals.copy()
+                    symdict.update(frame.f_locals)
+                    cellvars = []
+                    cellvars.extend(frame.f_code.co_cellvars)
+
+                    #All nested functions will be in co_consts
+                    if func:
+                        local_gens = []
+                        consts = func.__code__.co_consts
+                        for item in _flatten(arg):
+                            genfunc = _genfunc(item)
+                            if genfunc.__code__ in consts:
+                                local_gens.append(item)
+                        if local_gens:
+                            objlist = _resolveRefs(symdict, local_gens)
+                            cellvars.extend(objlist)
+                    #for dict in (frame.f_globals, frame.f_locals):
+                    for n, v in symdict.items():
+                        # extract signals and memories
+                        # also keep track of whether they are used in generators
+                        # only include objects that are used in generators
 ##                             if not n in cellvars:
 ##                                 continue
-                            if isinstance(v, _Signal):
-                                sigdict[n] = v
-                                if n in cellvars:
-                                    v._markUsed()
-                            if _isListOfSigs(v):
-                                m = _makeMemInfo(v)
-                                memdict[n] = m
-                                if n in cellvars:
-                                    m._used = True
-                            # save any other variable in argdict
-                            if (n in arglist) and (n not in sigdict) and (n not in memdict):
-                                argdict[n] = v
-                                
+                        if isinstance(v, _Signal):
+                            sigdict[n] = v
+                            if n in cellvars:
+                                v._markUsed()
+                        if _isListOfSigs(v):
+                            m = _makeMemInfo(v)
+                            memdict[n] = m
+                            if n in cellvars:
+                                m._used = True
+                        # save any other variable in argdict
+                        if (n in arglist) and (n not in sigdict) and (n not in memdict):
+                            argdict[n] = v
+
                     subs = []
                     for n, sub in frame.f_locals.items():
                         for elt in _inferArgs(arg):
                             if elt is sub:
                                 subs.append((n, sub))
-                                
+
+
                     inst = _Instance(self.level, arg, subs, sigdict, memdict, func, argdict)
                     self.hierarchy.append(inst)
-                    
+
                 self.level -= 1
-                
+
             if funcname in self.skipNames:
                 self.skip -= 1
-                
+
 
 def _inferArgs(arg):
     c = [arg]
     if isinstance(arg, (tuple, list)):
         c += list(arg)
     return c
-   
-
-
-    
-    
-
-            
-        
-    
-
```

### Comparing `myhdl-0.8.1/cosimulation/test/test_inc.py` & `myhdl-0.9.0/cosimulation/test/test_inc.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/test/verilog/inc.v` & `myhdl-0.9.0/cosimulation/test/verilog/inc.v`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/test/test_all.py` & `myhdl-0.9.0/cosimulation/test/test_all.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/test/test_bin2gray.py` & `myhdl-0.9.0/cosimulation/test/test_bin2gray.py`

 * *Files 2% similar despite different names*

```diff
@@ -77,15 +77,15 @@
         def test(B, G, width):
             actual = []
             for i in range(2**width):
                 B.next = intbv(i)
                 yield delay(10)
                 actual.append(int(G))
             actual.sort()
-            expected = range(2**width)
+            expected = list(range(2**width))
             self.assertEqual(actual, expected)
        
         for width in range(1, MAX_WIDTH):
             B = Signal(intbv(1))
             G = Signal(intbv(0))
             dut = bin2gray(B, G, width)
             check = test(B, G, width)
```

### Comparing `myhdl-0.8.1/cosimulation/test/inc.py` & `myhdl-0.9.0/cosimulation/test/inc.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/test/test_dff.py` & `myhdl-0.9.0/cosimulation/test/test_dff.py`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/cver/myhdl_vpi.c` & `myhdl-0.9.0/cosimulation/cver/myhdl_vpi.c`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/cver/test/test_all.py` & `myhdl-0.9.0/cosimulation/modelsim/test/test_all.py`

 * *Files 1% similar despite different names*

```diff
@@ -22,15 +22,15 @@
 
 import sys
 
 sys.path.append("../../test")
 
 import test_bin2gray, test_inc, test_dff
 
-# modules = (test_inc,  )
+# modules = (test_dff,  )
 modules = (test_bin2gray, test_inc, test_dff )
 
 import unittest
 
 tl = unittest.defaultTestLoader
 def suite():
     alltests = unittest.TestSuite()
```

### Comparing `myhdl-0.8.1/cosimulation/cver/README.txt` & `myhdl-0.9.0/cosimulation/cver/README.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/cver/makefile.lnx` & `myhdl-0.9.0/cosimulation/modelsim/Makefile`

 * *Files 23% similar despite different names*

```diff
@@ -1,25 +1,35 @@
 # could add to CFLAGS to turn on warnings if you are using gcc
 WARNS=-Wall
 
 # change this path to point to the pli include files directory for cver
-INCS=-I$(HOME)/Tools/gplcver-2.12a.src/pli_incs
+INCS=-I $(shell dirname `which vsim`)/../include
 
 # maybe want -O<something> and/or -g
-# -fno-stack-protector apparently needed with newer gcc's
-CFLAGS= -fPIC -fno-stack-protector -Wall -g $(INCS)
-LFLAGS= -G -shared -export-dynamic
 
-# change to your compiler
-CC=gcc
+# 32bit for Altera ASE/PE on Ubuntu Natty Narwhal
+CFLAGS= -fPIC -Wall -g -m32 $(INCS) -fno-stack-protector
+LFLAGS= -G -shared -export-dynamic -melf_i386
+
+# 64bit for SE
+#CFLAGS= -fPIC -Wall -c -g $(INCS)
+#LFLAGS= -shared -E
+
+# change to your compiler 
+CC=gcc 
 
 all: myhdl_vpi.so
 
 myhdl_vpi.o:	myhdl_vpi.c 
 	$(CC) $(CFLAGS) -c myhdl_vpi.c
 
 # make rules for dynamic libaries
 myhdl_vpi.so:	myhdl_vpi.o
 	$(LD) $(LFLAGS) myhdl_vpi.o -o myhdl_vpi.so
 
 clean:
 	-rm *.o *.so
+ 
+.PHONY: test
+test: myhdl_vpi.so
+	rm -rf test/work
+	cd test && vlib work && python test_all.py
```

### Comparing `myhdl-0.8.1/cosimulation/modelsim/myhdl_vpi.c` & `myhdl-0.9.0/cosimulation/modelsim/myhdl_vpi.c`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/icarus/myhdl.c` & `myhdl-0.9.0/cosimulation/icarus/myhdl.c`

 * *Files 1% similar despite different names*

```diff
@@ -3,15 +3,15 @@
 #include <assert.h>
 #include <string.h>
 #include <stdio.h>
 #include "vpi_user.h"
 
 #define MAXLINE 4096
 #define MAXWIDTH 10
-#define MAXARGS 64
+#define MAXARGS 1024
 // #define DEBUG 1
 
 /* Sized variables */
 #ifndef PLI_TYPES
 #define PLI_TYPES
 typedef int             PLI_INT32;
 typedef unsigned int    PLI_UINT32;
```

### Comparing `myhdl-0.8.1/cosimulation/icarus/myhdl_20030518.c` & `myhdl-0.9.0/cosimulation/icarus/myhdl_20030518.c`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/cosimulation/icarus/test/test.py` & `myhdl-0.9.0/cosimulation/icarus/test/test.py`

 * *Files 14% similar despite different names*

```diff
@@ -1,8 +1,9 @@
 from __future__ import generators
+from __future__ import print_function
 
 from myhdl import Signal, Simulation, Cosimulation
 from myhdl import delay, intbv, now
 
 import os
 cmd = "iverilog -o tb_test.o ./tb_test.v "
 os.system(cmd)
@@ -19,15 +20,15 @@
         # print "Python a=%s b=%s" % (a, b)
         a.next = a + 1
         b.next = b + 2
 
 def response(c):
     while 1:
         yield c
-        print "Python: %s %s %s %s" % (now(), c, a, b)
+        print("Python: %s %s %s %s" % (now(), c, a, b))
 
 sim = Simulation(stimulus(a=a, b=b), response(c=c), cosim)
 sim.run()
```

### Comparing `myhdl-0.8.1/cosimulation/icarus/README.txt` & `myhdl-0.9.0/cosimulation/icarus/README.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/LICENSE.txt` & `myhdl-0.9.0/LICENSE.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/index.html` & `myhdl-0.9.0/doc/build/html/manual/index.html`

 * *Files 26% similar despite different names*

```diff
@@ -1,79 +1,68 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Welcome to the MyHDL documentation &mdash; MyHDL 0.8 documentation</title>
+    <title>The MyHDL manual &mdash; MyHDL 0.9.0 documentation</title>
     
-    <link rel="stylesheet" href="_static/myhdl.css" type="text/css" />
-    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
+    <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
+    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
-        URL_ROOT:    '',
-        VERSION:     '0.8',
+        URL_ROOT:    '../',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
-    <script type="text/javascript" src="_static/jquery.js"></script>
-    <script type="text/javascript" src="_static/underscore.js"></script>
-    <script type="text/javascript" src="_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="#" />
-    <link rel="next" title="The MyHDL manual" href="manual/index.html" /> 
+    <script type="text/javascript" src="../_static/jquery.js"></script>
+    <script type="text/javascript" src="../_static/underscore.js"></script>
+    <script type="text/javascript" src="../_static/doctools.js"></script>
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
+    <link rel="next" title="Overview" href="preface.html" />
+    <link rel="prev" title="Welcome to the MyHDL documentation" href="../index.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
-    <img src="_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
+    <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="manual/index.html" title="The MyHDL manual"
-             accesskey="N">next</a> |</li>
-        <li><a href="#">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
-        <div class="sphinxsidebarwrapper">
-  <h3><a href="#">Table Of Contents</a></h3>
-  <ul>
-<li><a class="reference internal" href="#">Welcome to the MyHDL documentation</a><ul>
-</ul>
-</li>
-<li><a class="reference internal" href="#index">Index</a></li>
-<li><a class="reference internal" href="#search">Search</a></li>
-</ul>
-
-  <h4>Next topic</h4>
-  <p class="topless"><a href="manual/index.html"
-                        title="next chapter">The MyHDL manual</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="_sources/index.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
+        <div class="sphinxsidebarwrapper"><div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+      <li>Previous: <a href="../index.html" title="previous chapter">Welcome to the MyHDL documentation</a></li>
+      <li>Next: <a href="preface.html" title="next chapter">Overview</a></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/index.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
-    <form class="search" action="search.html" method="get">
+    <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
     <p class="searchtip" style="font-size: 90%">
     Enter search terms or a module, class or function name.
@@ -82,99 +71,135 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
-  <p><a class="reference external" href="http://www.myhdl.org">Back to the main site »</a></p>
-<div class="section" id="welcome-to-the-myhdl-documentation">
-<h1>Welcome to the MyHDL documentation<a class="headerlink" href="#welcome-to-the-myhdl-documentation" title="Permalink to this headline">¶</a></h1>
+  <div class="section" id="the-myhdl-manual">
+<h1>The MyHDL manual<a class="headerlink" href="#the-myhdl-manual" title="Permalink to this headline">¶</a></h1>
 <div class="toctree-wrapper compound">
 <ul>
-<li class="toctree-l1"><a class="reference internal" href="manual/index.html">The MyHDL manual</a><ul>
-<li class="toctree-l2"><a class="reference internal" href="manual/preface.html">Overview</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/background.html">Background information</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/intro.html">Introduction to MyHDL</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/hwtypes.html">Hardware-oriented types</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/structure.html">Structural modeling</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/rtl.html">RTL modeling</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/highlevel.html">High level modeling</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/unittest.html">Unit testing</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/cosimulation.html">Co-simulation with Verilog</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/conversion.html">Conversion to Verilog and VHDL</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/conversion_examples.html">Conversion examples</a></li>
-<li class="toctree-l2"><a class="reference internal" href="manual/reference.html">Reference</a></li>
-</ul>
-</li>
-<li class="toctree-l1"><a class="reference internal" href="whatsnew/0.8.html">What&#8217;s new in MyHDL 0.8</a><ul>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.8.html#modular-bit-vector-types">Modular bit vector types</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.8.html#always-seq-decorator"><tt class="docutils literal"><span class="pre">always_seq</span></tt> decorator</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.8.html#other-improvements">Other improvements</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.8.html#acknowledgments">Acknowledgments</a></li>
-</ul>
-</li>
-<li class="toctree-l1"><a class="reference internal" href="whatsnew/0.7.html">What&#8217;s new in MyHDL 0.7</a><ul>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#conversion-to-vhdl-verilog-rewritten-with-the-ast-module">Conversion to VHDL/Verilog rewritten with the <tt class="docutils literal"><span class="pre">ast</span></tt> module</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#shadow-signals">Shadow signals</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#using-signal-and-intbv-objects-as-indices">Using <tt class="docutils literal"><span class="pre">Signal</span></tt> and <tt class="docutils literal"><span class="pre">intbv</span></tt> objects as indices</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#new-configuration-attributes-for-conversion-file-headers">New configuration attributes for conversion file headers</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#conversion-propagates-docstrings">Conversion propagates docstrings</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#new-method-to-specify-user-defined-code">New method to specify user-defined code</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#more-powerful-mapping-to-case-statements">More powerful mapping to case statements</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#small-changes">Small changes</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#python-version">Python version</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.7.html#acknowledgments">Acknowledgments</a></li>
-</ul>
-</li>
-<li class="toctree-l1"><a class="reference internal" href="whatsnew/0.6.html">What&#8217;s new in MyHDL 0.6</a><ul>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.6.html#conversion-to-vhdl">Conversion to VHDL</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.6.html#conversion-of-lists-of-signals">Conversion of lists of signals</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.6.html#conversion-of-test-benches">Conversion of test benches</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.6.html#conversion-output-verification">Conversion output verification</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.6.html#new-modeling-features">New modeling features</a></li>
-<li class="toctree-l2"><a class="reference internal" href="whatsnew/0.6.html#backwards-incompatible-changes">Backwards incompatible changes</a></li>
+<li class="toctree-l1"><a class="reference internal" href="preface.html">Overview</a></li>
+<li class="toctree-l1"><a class="reference internal" href="background.html">Background information</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="background.html#prerequisites">Prerequisites</a></li>
+<li class="toctree-l2"><a class="reference internal" href="background.html#a-small-tutorial-on-generators">A small tutorial on generators</a></li>
+<li class="toctree-l2"><a class="reference internal" href="background.html#about-decorators">About decorators</a></li>
 </ul>
 </li>
+<li class="toctree-l1"><a class="reference internal" href="intro.html">Introduction to MyHDL</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="intro.html#a-basic-myhdl-simulation">A basic MyHDL simulation</a></li>
+<li class="toctree-l2"><a class="reference internal" href="intro.html#signals-ports-and-concurrency">Signals, ports, and concurrency</a></li>
+<li class="toctree-l2"><a class="reference internal" href="intro.html#parameters-and-hierarchy">Parameters and hierarchy</a></li>
+<li class="toctree-l2"><a class="reference internal" href="intro.html#some-remarks-on-myhdl-and-python">Some remarks on MyHDL and Python</a></li>
+<li class="toctree-l2"><a class="reference internal" href="intro.html#summary-and-perspective">Summary and perspective</a></li>
 </ul>
-</div>
-</div>
-<div class="section" id="index">
-<h1>Index<a class="headerlink" href="#index" title="Permalink to this headline">¶</a></h1>
-<ul class="simple">
-<li><a class="reference internal" href="genindex.html"><em>Index</em></a></li>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="hwtypes.html">Hardware-oriented types</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="hwtypes.html#the-intbv-class">The <code class="docutils literal"><span class="pre">intbv</span></code> class</a></li>
+<li class="toctree-l2"><a class="reference internal" href="hwtypes.html#bit-indexing">Bit indexing</a></li>
+<li class="toctree-l2"><a class="reference internal" href="hwtypes.html#bit-slicing">Bit slicing</a></li>
+<li class="toctree-l2"><a class="reference internal" href="hwtypes.html#the-modbv-class">The <code class="docutils literal"><span class="pre">modbv</span></code> class</a></li>
+<li class="toctree-l2"><a class="reference internal" href="hwtypes.html#unsigned-and-signed-representation">Unsigned and signed representation</a></li>
 </ul>
-</div>
-<div class="section" id="search">
-<h1>Search<a class="headerlink" href="#search" title="Permalink to this headline">¶</a></h1>
-<ul class="simple">
-<li><a class="reference internal" href="search.html"><em>Search Page</em></a></li>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="structure.html">Structural modeling</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="structure.html#introduction">Introduction</a></li>
+<li class="toctree-l2"><a class="reference internal" href="structure.html#conditional-instantiation">Conditional instantiation</a></li>
+<li class="toctree-l2"><a class="reference internal" href="structure.html#converting-between-lists-of-signals-and-bit-vectors">Converting between lists of signals and bit vectors</a></li>
+<li class="toctree-l2"><a class="reference internal" href="structure.html#inferring-the-list-of-instances">Inferring the list of instances</a></li>
+</ul>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="rtl.html">RTL modeling</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="rtl.html#introduction">Introduction</a></li>
+<li class="toctree-l2"><a class="reference internal" href="rtl.html#combinatorial-logic">Combinatorial logic</a></li>
+<li class="toctree-l2"><a class="reference internal" href="rtl.html#sequential-logic">Sequential logic</a></li>
+<li class="toctree-l2"><a class="reference internal" href="rtl.html#finite-state-machine-modeling">Finite State Machine modeling</a></li>
+</ul>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="highlevel.html">High level modeling</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="highlevel.html#introduction">Introduction</a></li>
+<li class="toctree-l2"><a class="reference internal" href="highlevel.html#modeling-with-bus-functional-procedures">Modeling with bus-functional procedures</a></li>
+<li class="toctree-l2"><a class="reference internal" href="highlevel.html#modeling-memories-with-built-in-types">Modeling memories with built-in types</a></li>
+<li class="toctree-l2"><a class="reference internal" href="highlevel.html#modeling-errors-using-exceptions">Modeling errors using exceptions</a></li>
+<li class="toctree-l2"><a class="reference internal" href="highlevel.html#object-oriented-modeling">Object oriented modeling</a></li>
+</ul>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="unittest.html">Unit testing</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="unittest.html#introduction">Introduction</a></li>
+<li class="toctree-l2"><a class="reference internal" href="unittest.html#the-importance-of-unit-tests">The importance of unit tests</a></li>
+<li class="toctree-l2"><a class="reference internal" href="unittest.html#unit-test-development">Unit test development</a></li>
+</ul>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="cosimulation.html">Co-simulation with Verilog</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="cosimulation.html#introduction">Introduction</a></li>
+<li class="toctree-l2"><a class="reference internal" href="cosimulation.html#the-hdl-side">The HDL side</a></li>
+<li class="toctree-l2"><a class="reference internal" href="cosimulation.html#the-myhdl-side">The MyHDL side</a></li>
+<li class="toctree-l2"><a class="reference internal" href="cosimulation.html#restrictions">Restrictions</a></li>
+<li class="toctree-l2"><a class="reference internal" href="cosimulation.html#implementation-notes">Implementation notes</a></li>
+</ul>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="conversion.html">Conversion to Verilog and VHDL</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#introduction">Introduction</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#solution-description">Solution description</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#features">Features</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#the-convertible-subset">The convertible subset</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#conversion-of-lists-of-signals">Conversion of lists of signals</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#conversion-of-interfaces">Conversion of Interfaces</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#assignment-issues">Assignment issues</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#excluding-code-from-conversion">Excluding code from conversion</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#user-defined-code">User-defined code</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#template-transformation">Template transformation</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#conversion-output-verification-by-co-simulation">Conversion output verification by co-simulation</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#conversion-of-test-benches">Conversion of test benches</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#methodology-notes">Methodology notes</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion.html#known-issues">Known issues</a></li>
+</ul>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="conversion_examples.html">Conversion examples</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#introduction">Introduction</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#a-small-sequential-design">A small sequential design</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#a-small-combinatorial-design">A small combinatorial design</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#a-hierarchical-design">A hierarchical design</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#optimizations-for-finite-state-machines">Optimizations for finite state machines</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#ram-inference">RAM inference</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#rom-inference">ROM inference</a></li>
+<li class="toctree-l2"><a class="reference internal" href="conversion_examples.html#user-defined-code">User-defined code</a></li>
+</ul>
+</li>
+<li class="toctree-l1"><a class="reference internal" href="reference.html">Reference</a><ul>
+<li class="toctree-l2"><a class="reference internal" href="reference.html#simulation">Simulation</a></li>
+<li class="toctree-l2"><a class="reference internal" href="reference.html#modeling">Modeling</a></li>
+<li class="toctree-l2"><a class="reference internal" href="reference.html#co-simulation">Co-simulation</a></li>
+<li class="toctree-l2"><a class="reference internal" href="reference.html#conversion-to-verilog-and-vhdl">Conversion to Verilog and VHDL</a></li>
+<li class="toctree-l2"><a class="reference internal" href="reference.html#module-myhdl.conversion">Conversion output verification</a></li>
+</ul>
+</li>
 </ul>
 </div>
+</div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="manual/index.html" title="The MyHDL manual"
-             >next</a> |</li>
-        <li><a href="#">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/index.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,64 +1,85 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
-    * _W_e_l_c_o_m_e_ _t_o_ _t_h_e_ _M_y_H_D_L_ _d_o_c_u_m_e_n_t_a_t_i_o_n
-    * _I_n_d_e_x
-    * _S_e_a_r_c_h
-****** NNeexxtt ttooppiicc ******
-_T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o Previous: _W_e_l_c_o_m_e_ _t_o_ _t_h_e_ _M_y_H_D_L_ _d_o_c_u_m_e_n_t_a_t_i_o_n
+          o Next: _O_v_e_r_v_i_e_w
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
-_B_a_c_k_ _t_o_ _t_h_e_ _m_a_i_n_ _s_i_t_e_ _»
-************ WWeellccoommee ttoo tthhee MMyyHHDDLL ddooccuummeennttaattiioonn_?¶ ************
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
-          o _O_v_e_r_v_i_e_w
-          o _B_a_c_k_g_r_o_u_n_d_ _i_n_f_o_r_m_a_t_i_o_n
-          o _I_n_t_r_o_d_u_c_t_i_o_n_ _t_o_ _M_y_H_D_L
-          o _H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d_ _t_y_p_e_s
-          o _S_t_r_u_c_t_u_r_a_l_ _m_o_d_e_l_i_n_g
-          o _R_T_L_ _m_o_d_e_l_i_n_g
-          o _H_i_g_h_ _l_e_v_e_l_ _m_o_d_e_l_i_n_g
-          o _U_n_i_t_ _t_e_s_t_i_n_g
-          o _C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h_ _V_e_r_i_l_o_g
-          o _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
-          o _C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s
-          o _R_e_f_e_r_e_n_c_e
-    * _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._8
-          o _M_o_d_u_l_a_r_ _b_i_t_ _v_e_c_t_o_r_ _t_y_p_e_s
-          o _a_l_w_a_y_s___s_e_q_ _d_e_c_o_r_a_t_o_r
-          o _O_t_h_e_r_ _i_m_p_r_o_v_e_m_e_n_t_s
-          o _A_c_k_n_o_w_l_e_d_g_m_e_n_t_s
-    * _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._7
-          o _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_H_D_L_/_V_e_r_i_l_o_g_ _r_e_w_r_i_t_t_e_n_ _w_i_t_h_ _t_h_e_ _a_s_t_ _m_o_d_u_l_e
-          o _S_h_a_d_o_w_ _s_i_g_n_a_l_s
-          o _U_s_i_n_g_ _S_i_g_n_a_l_ _a_n_d_ _i_n_t_b_v_ _o_b_j_e_c_t_s_ _a_s_ _i_n_d_i_c_e_s
-          o _N_e_w_ _c_o_n_f_i_g_u_r_a_t_i_o_n_ _a_t_t_r_i_b_u_t_e_s_ _f_o_r_ _c_o_n_v_e_r_s_i_o_n_ _f_i_l_e_ _h_e_a_d_e_r_s
-          o _C_o_n_v_e_r_s_i_o_n_ _p_r_o_p_a_g_a_t_e_s_ _d_o_c_s_t_r_i_n_g_s
-          o _N_e_w_ _m_e_t_h_o_d_ _t_o_ _s_p_e_c_i_f_y_ _u_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e
-          o _M_o_r_e_ _p_o_w_e_r_f_u_l_ _m_a_p_p_i_n_g_ _t_o_ _c_a_s_e_ _s_t_a_t_e_m_e_n_t_s
-          o _S_m_a_l_l_ _c_h_a_n_g_e_s
-          o _P_y_t_h_o_n_ _v_e_r_s_i_o_n
-          o _A_c_k_n_o_w_l_e_d_g_m_e_n_t_s
-    * _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._6
-          o _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_H_D_L
+************ TThhee MMyyHHDDLL mmaannuuaall_?¶ ************
+    * _O_v_e_r_v_i_e_w
+    * _B_a_c_k_g_r_o_u_n_d_ _i_n_f_o_r_m_a_t_i_o_n
+          o _P_r_e_r_e_q_u_i_s_i_t_e_s
+          o _A_ _s_m_a_l_l_ _t_u_t_o_r_i_a_l_ _o_n_ _g_e_n_e_r_a_t_o_r_s
+          o _A_b_o_u_t_ _d_e_c_o_r_a_t_o_r_s
+    * _I_n_t_r_o_d_u_c_t_i_o_n_ _t_o_ _M_y_H_D_L
+          o _A_ _b_a_s_i_c_ _M_y_H_D_L_ _s_i_m_u_l_a_t_i_o_n
+          o _S_i_g_n_a_l_s_,_ _p_o_r_t_s_,_ _a_n_d_ _c_o_n_c_u_r_r_e_n_c_y
+          o _P_a_r_a_m_e_t_e_r_s_ _a_n_d_ _h_i_e_r_a_r_c_h_y
+          o _S_o_m_e_ _r_e_m_a_r_k_s_ _o_n_ _M_y_H_D_L_ _a_n_d_ _P_y_t_h_o_n
+          o _S_u_m_m_a_r_y_ _a_n_d_ _p_e_r_s_p_e_c_t_i_v_e
+    * _H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d_ _t_y_p_e_s
+          o _T_h_e_ _i_n_t_b_v_ _c_l_a_s_s
+          o _B_i_t_ _i_n_d_e_x_i_n_g
+          o _B_i_t_ _s_l_i_c_i_n_g
+          o _T_h_e_ _m_o_d_b_v_ _c_l_a_s_s
+          o _U_n_s_i_g_n_e_d_ _a_n_d_ _s_i_g_n_e_d_ _r_e_p_r_e_s_e_n_t_a_t_i_o_n
+    * _S_t_r_u_c_t_u_r_a_l_ _m_o_d_e_l_i_n_g
+          o _I_n_t_r_o_d_u_c_t_i_o_n
+          o _C_o_n_d_i_t_i_o_n_a_l_ _i_n_s_t_a_n_t_i_a_t_i_o_n
+          o _C_o_n_v_e_r_t_i_n_g_ _b_e_t_w_e_e_n_ _l_i_s_t_s_ _o_f_ _s_i_g_n_a_l_s_ _a_n_d_ _b_i_t_ _v_e_c_t_o_r_s
+          o _I_n_f_e_r_r_i_n_g_ _t_h_e_ _l_i_s_t_ _o_f_ _i_n_s_t_a_n_c_e_s
+    * _R_T_L_ _m_o_d_e_l_i_n_g
+          o _I_n_t_r_o_d_u_c_t_i_o_n
+          o _C_o_m_b_i_n_a_t_o_r_i_a_l_ _l_o_g_i_c
+          o _S_e_q_u_e_n_t_i_a_l_ _l_o_g_i_c
+          o _F_i_n_i_t_e_ _S_t_a_t_e_ _M_a_c_h_i_n_e_ _m_o_d_e_l_i_n_g
+    * _H_i_g_h_ _l_e_v_e_l_ _m_o_d_e_l_i_n_g
+          o _I_n_t_r_o_d_u_c_t_i_o_n
+          o _M_o_d_e_l_i_n_g_ _w_i_t_h_ _b_u_s_-_f_u_n_c_t_i_o_n_a_l_ _p_r_o_c_e_d_u_r_e_s
+          o _M_o_d_e_l_i_n_g_ _m_e_m_o_r_i_e_s_ _w_i_t_h_ _b_u_i_l_t_-_i_n_ _t_y_p_e_s
+          o _M_o_d_e_l_i_n_g_ _e_r_r_o_r_s_ _u_s_i_n_g_ _e_x_c_e_p_t_i_o_n_s
+          o _O_b_j_e_c_t_ _o_r_i_e_n_t_e_d_ _m_o_d_e_l_i_n_g
+    * _U_n_i_t_ _t_e_s_t_i_n_g
+          o _I_n_t_r_o_d_u_c_t_i_o_n
+          o _T_h_e_ _i_m_p_o_r_t_a_n_c_e_ _o_f_ _u_n_i_t_ _t_e_s_t_s
+          o _U_n_i_t_ _t_e_s_t_ _d_e_v_e_l_o_p_m_e_n_t
+    * _C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h_ _V_e_r_i_l_o_g
+          o _I_n_t_r_o_d_u_c_t_i_o_n
+          o _T_h_e_ _H_D_L_ _s_i_d_e
+          o _T_h_e_ _M_y_H_D_L_ _s_i_d_e
+          o _R_e_s_t_r_i_c_t_i_o_n_s
+          o _I_m_p_l_e_m_e_n_t_a_t_i_o_n_ _n_o_t_e_s
+    * _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
+          o _I_n_t_r_o_d_u_c_t_i_o_n
+          o _S_o_l_u_t_i_o_n_ _d_e_s_c_r_i_p_t_i_o_n
+          o _F_e_a_t_u_r_e_s
+          o _T_h_e_ _c_o_n_v_e_r_t_i_b_l_e_ _s_u_b_s_e_t
           o _C_o_n_v_e_r_s_i_o_n_ _o_f_ _l_i_s_t_s_ _o_f_ _s_i_g_n_a_l_s
+          o _C_o_n_v_e_r_s_i_o_n_ _o_f_ _I_n_t_e_r_f_a_c_e_s
+          o _A_s_s_i_g_n_m_e_n_t_ _i_s_s_u_e_s
+          o _E_x_c_l_u_d_i_n_g_ _c_o_d_e_ _f_r_o_m_ _c_o_n_v_e_r_s_i_o_n
+          o _U_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e
+          o _T_e_m_p_l_a_t_e_ _t_r_a_n_s_f_o_r_m_a_t_i_o_n
+          o _C_o_n_v_e_r_s_i_o_n_ _o_u_t_p_u_t_ _v_e_r_i_f_i_c_a_t_i_o_n_ _b_y_ _c_o_-_s_i_m_u_l_a_t_i_o_n
           o _C_o_n_v_e_r_s_i_o_n_ _o_f_ _t_e_s_t_ _b_e_n_c_h_e_s
+          o _M_e_t_h_o_d_o_l_o_g_y_ _n_o_t_e_s
+          o _K_n_o_w_n_ _i_s_s_u_e_s
+    * _C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s
+          o _I_n_t_r_o_d_u_c_t_i_o_n
+          o _A_ _s_m_a_l_l_ _s_e_q_u_e_n_t_i_a_l_ _d_e_s_i_g_n
+          o _A_ _s_m_a_l_l_ _c_o_m_b_i_n_a_t_o_r_i_a_l_ _d_e_s_i_g_n
+          o _A_ _h_i_e_r_a_r_c_h_i_c_a_l_ _d_e_s_i_g_n
+          o _O_p_t_i_m_i_z_a_t_i_o_n_s_ _f_o_r_ _f_i_n_i_t_e_ _s_t_a_t_e_ _m_a_c_h_i_n_e_s
+          o _R_A_M_ _i_n_f_e_r_e_n_c_e
+          o _R_O_M_ _i_n_f_e_r_e_n_c_e
+          o _U_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e
+    * _R_e_f_e_r_e_n_c_e
+          o _S_i_m_u_l_a_t_i_o_n
+          o _M_o_d_e_l_i_n_g
+          o _C_o_-_s_i_m_u_l_a_t_i_o_n
+          o _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
           o _C_o_n_v_e_r_s_i_o_n_ _o_u_t_p_u_t_ _v_e_r_i_f_i_c_a_t_i_o_n
-          o _N_e_w_ _m_o_d_e_l_i_n_g_ _f_e_a_t_u_r_e_s
-          o _B_a_c_k_w_a_r_d_s_ _i_n_c_o_m_p_a_t_i_b_l_e_ _c_h_a_n_g_e_s
-************ IInnddeexx_?¶ ************
-    * _II_nn_dd_ee_xx
-************ SSeeaarrcchh_?¶ ************
-    * _SS_ee_aa_rr_cc_hh_ _PP_aa_gg_ee
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/hwtypes.html` & `myhdl-0.9.0/doc/build/html/manual/hwtypes.html`

 * *Files 4% similar despite different names*

```diff
@@ -1,89 +1,81 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Hardware-oriented types &mdash; MyHDL 0.8 documentation</title>
+    <title>Hardware-oriented types &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Structural modeling" href="structure.html" />
-    <link rel="prev" title="Introduction to MyHDL" href="intro.html" /> 
+    <link rel="prev" title="Introduction to MyHDL" href="intro.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="structure.html" title="Structural modeling"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="intro.html" title="Introduction to MyHDL"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Hardware-oriented types</a><ul>
-<li><a class="reference internal" href="#the-intbv-class">The <tt class="docutils literal"><span class="pre">intbv</span></tt> class</a></li>
+<li><a class="reference internal" href="#the-intbv-class">The <code class="docutils literal"><span class="pre">intbv</span></code> class</a></li>
 <li><a class="reference internal" href="#bit-indexing">Bit indexing</a></li>
 <li><a class="reference internal" href="#bit-slicing">Bit slicing</a></li>
-<li><a class="reference internal" href="#the-modbv-class">The <tt class="docutils literal"><span class="pre">modbv</span></tt> class</a></li>
+<li><a class="reference internal" href="#the-modbv-class">The <code class="docutils literal"><span class="pre">modbv</span></code> class</a></li>
 <li><a class="reference internal" href="#unsigned-and-signed-representation">Unsigned and signed representation</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="intro.html"
-                        title="previous chapter">Introduction to MyHDL</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="structure.html"
-                        title="next chapter">Structural modeling</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/hwtypes.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="intro.html" title="previous chapter">Introduction to MyHDL</a></li>
+      <li>Next: <a href="structure.html" title="next chapter">Structural modeling</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/hwtypes.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -94,65 +86,66 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="hardware-oriented-types">
 <span id="hwtypes"></span><h1>Hardware-oriented types<a class="headerlink" href="#hardware-oriented-types" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="the-intbv-class">
-<span id="hwtypes-intbv"></span><h2>The <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> class<a class="headerlink" href="#the-intbv-class" title="Permalink to this headline">¶</a></h2>
+<span id="hwtypes-intbv"></span><h2>The <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> class<a class="headerlink" href="#the-intbv-class" title="Permalink to this headline">¶</a></h2>
 <p id="index-0">Hardware design involves dealing with bits and bit-oriented operations. The
-standard Python type <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> has most of the desired features, but lacks
+standard Python type <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> has most of the desired features, but lacks
 support for indexing and slicing. For this reason, MyHDL provides the
-<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> class. The name was chosen to suggest an integer with bit vector
+<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> class. The name was chosen to suggest an integer with bit vector
 flavor.</p>
-<p><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> works transparently with other integer-like types. Like
-class <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt>, it provides access to the underlying two&#8217;s complement
-representation for bitwise operations. However, unlike <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt>, it is
+<p><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> works transparently with other integer-like types. Like
+class <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a>, it provides access to the underlying two&#8217;s complement
+representation for bitwise operations. However, unlike <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a>, it is
 a mutable type. This means that its value can be changed after object
 creation, through methods and operators such as slice assignment.</p>
-<p><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> supports the same operators as <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> for arithmetic.
+<p><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> supports the same operators as <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> for arithmetic.
 In addition, it provides a number of features to make it
 suitable for hardware design. First, the range of allowed values can
 be constrained. This makes it possible to check the value at run time
 during simulation. Moreover, back end tools can determine the smallest
 possible bit width for representing the object.
 Secondly, it supports bit level operations by providing an indexing
 and slicing interface.</p>
-<p><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects are constructed in general as follows:</p>
-<div class="highlight-python"><pre>intbv([val=None] [, min=None]  [, max=None])</pre>
+<p><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects are constructed in general as follows:</p>
+<div class="highlight-python"><div class="highlight"><pre>intbv([val=None] [, min=None]  [, max=None])
+</pre></div>
 </div>
 <p><em>val</em> is the initial value. <em>min</em> and <em>max</em> can be used to constrain
 the value. Following the Python conventions, <em>min</em> is inclusive, and
 <em>max</em> is exclusive. Therefore, the allowed value range is <em>min</em> .. <em>max</em>-1.</p>
-<p>Let&#8217;s us look at some examples. First, an unconstrained <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>
+<p>Let&#8217;s us look at some examples. First, an unconstrained <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>
 object is created as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">a</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">24</span><span class="p">)</span>
 </pre></div>
 </div>
 <p id="index-1">After object creation, <em>min</em> and <em>max</em> are available as attributes for
-inspection. Also, the standard Python function <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">len()</span></tt></a> can be used
+inspection. Also, the standard Python function <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">len()</span></code></a> can be used
 to determine the bit width. If we inspect the previously created
 object, we get:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="k">print</span> <span class="n">a</span><span class="o">.</span><span class="n">min</span>
 <span class="go">None</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="k">print</span> <span class="n">a</span><span class="o">.</span><span class="n">max</span>
 <span class="go">None</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="k">print</span> <span class="nb">len</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
 <span class="go">0</span>
 </pre></div>
 </div>
 <p>As the instantiation was unconstrained, the <em>min</em> and <em>max</em> attributes
 are undefined. Likewise, the bit width is undefined, which is indicated
-by a return value <tt class="docutils literal"><span class="pre">0</span></tt>.</p>
-<p>A constrained <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object is created as follows:</p>
+by a return value <code class="docutils literal"><span class="pre">0</span></code>.</p>
+<p>A constrained <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object is created as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">a</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="nb">min</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="mi">25</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>Inspecting the object now gives:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">a</span><span class="o">.</span><span class="n">min</span>
 <span class="go">0</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">a</span><span class="o">.</span><span class="n">max</span>
@@ -165,31 +158,31 @@
 required to represent the object.</p>
 <p>Sometimes hardware engineers prefer to constrain an object by defining
 its bit width directly, instead of the range of allowed values.
 The following example shows how to do that:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">a</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">24</span><span class="p">)[</span><span class="mi">5</span><span class="p">:]</span>
 </pre></div>
 </div>
-<p>What actually happens here is that first an unconstrained <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>
-is created, which is then sliced. Slicing an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> returns a new
-<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> with the constraints set up appropriately.
+<p>What actually happens here is that first an unconstrained <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>
+is created, which is then sliced. Slicing an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> returns a new
+<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> with the constraints set up appropriately.
 Inspecting the object now shows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">a</span><span class="o">.</span><span class="n">min</span>
 <span class="go">0</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">a</span><span class="o">.</span><span class="n">max</span>
 <span class="go">32</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="nb">len</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
 <span class="go">5</span>
 </pre></div>
 </div>
 <p>Note that the <em>max</em> attribute is 32, as with 5 bits it is possible to represent
-the range 0 .. 31.  Creating an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> this way has the disadvantage
+the range 0 .. 31.  Creating an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> this way has the disadvantage
 that only positive value ranges can be specified. Slicing is described in more
-detail in <a class="reference internal" href="#hwtypes-slicing"><em>Bit slicing</em></a>.</p>
-<p>To summarize, there are two ways to constrain an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object: by
+detail in <a class="reference internal" href="#hwtypes-slicing"><span>Bit slicing</span></a>.</p>
+<p>To summarize, there are two ways to constrain an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object: by
 defining its bit width, or by defining its value range. The bit
 width method is more traditional in hardware design. However, there
 are two reasons to use the range method instead: to represent
 negative values as observed above, and for fine-grained control over the
 value range.</p>
 <p>Fine-grained control over the value range permits better error
 checking, as there is no need for the <em>min</em> and <em>max</em> bounds
@@ -229,22 +222,22 @@
 
     <span class="k">return</span> <span class="n">logic</span>
 </pre></div>
 </div>
 <p>This code introduces a few new concepts. The string in triple quotes at the
 start of the function is a <em class="dfn">doc string</em>. This is standard Python practice
 for structured documentation of code.</p>
-<p id="index-3">Furthermore, we introduce a third decorator: <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><tt class="xref py py-func docutils literal"><span class="pre">always_comb()</span></tt></a>.  It is used
+<p id="index-3">Furthermore, we introduce a third decorator: <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal"><span class="pre">always_comb()</span></code></a>.  It is used
 with a classic function and specifies that the  resulting generator should wait
 for a value change on any input signal. This is typically used to describe
-combinatorial logic. The <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><tt class="xref py py-func docutils literal"><span class="pre">always_comb()</span></tt></a> decorator automatically infers
+combinatorial logic. The <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal"><span class="pre">always_comb()</span></code></a> decorator automatically infers
 which signals are used as inputs.</p>
 <p>Finally, the code contains bit indexing operations and an exclusive-or operator
-as required for a Gray encoder. By convention, the lsb of an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>
-object has index <tt class="docutils literal"><span class="pre">0</span></tt>.</p>
+as required for a Gray encoder. By convention, the lsb of an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>
+object has index <code class="docutils literal"><span class="pre">0</span></code>.</p>
 <p>To verify the Gray encoder, we write a test bench that prints input and output
 for all possible input values:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">testBench</span><span class="p">(</span><span class="n">width</span><span class="p">):</span>
 
     <span class="n">B</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
     <span class="n">G</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
 
@@ -256,33 +249,34 @@
             <span class="n">B</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="n">i</span><span class="p">)</span>
             <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span>
             <span class="k">print</span> <span class="s">&quot;B: &quot;</span> <span class="o">+</span> <span class="nb">bin</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span> <span class="o">+</span> <span class="s">&quot;| G: &quot;</span> <span class="o">+</span> <span class="nb">bin</span><span class="p">(</span><span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span>
 
     <span class="k">return</span> <span class="n">dut</span><span class="p">,</span> <span class="n">stimulus</span>
 </pre></div>
 </div>
-<p>We use the conversion function <a class="reference internal" href="reference.html#myhdl.bin" title="myhdl.bin"><tt class="xref py py-func docutils literal"><span class="pre">bin()</span></tt></a> to get a binary string representation of
-the signal values. This function is exported by the <a class="reference internal" href="reference.html#module-myhdl" title="myhdl"><tt class="xref py py-mod docutils literal"><span class="pre">myhdl</span></tt></a> package and
-supplements the standard Python <a class="reference external" href="http://docs.python.org/library/functions.html#hex" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">hex()</span></tt></a> and <a class="reference external" href="http://docs.python.org/library/functions.html#oct" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">oct()</span></tt></a> conversion functions.</p>
+<p>We use the conversion function <a class="reference internal" href="reference.html#myhdl.bin" title="myhdl.bin"><code class="xref py py-func docutils literal"><span class="pre">bin()</span></code></a> to get a binary string representation of
+the signal values. This function is exported by the <a class="reference internal" href="reference.html#module-myhdl" title="myhdl"><code class="xref py py-mod docutils literal"><span class="pre">myhdl</span></code></a> package and
+supplements the standard Python <a class="reference external" href="http://docs.python.org/library/functions.html#hex" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">hex()</span></code></a> and <a class="reference external" href="http://docs.python.org/library/functions.html#oct" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">oct()</span></code></a> conversion functions.</p>
 <p>As a demonstration, we set up a simulation for a small width:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">testBench</span><span class="p">(</span><span class="n">width</span><span class="o">=</span><span class="mi">3</span><span class="p">))</span>
 <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">()</span>
 </pre></div>
 </div>
 <p>The simulation produces the following output:</p>
-<div class="highlight-python"><pre>% python bin2gray.py
+<div class="highlight-python"><div class="highlight"><pre>% python bin2gray.py
 B: 000 | G: 000
 B: 001 | G: 001
 B: 010 | G: 011
 B: 011 | G: 010
 B: 100 | G: 110
 B: 101 | G: 111
 B: 110 | G: 101
 B: 111 | G: 100
-StopSimulation: No more events</pre>
+StopSimulation: No more events
+</pre></div>
 </div>
 </div>
 <div class="section" id="bit-slicing">
 <span id="hwtypes-slicing"></span><h2>Bit slicing<a class="headerlink" href="#bit-slicing" title="Permalink to this headline">¶</a></h2>
 <p id="index-4">For a change, we will use a traditional function as an example to illustrate
 slicing.  The following function calculates the HEC byte of an ATM header.</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="n">intbv</span><span class="p">,</span> <span class="n">concat</span>
@@ -301,29 +295,29 @@
                          <span class="n">bit</span> <span class="o">^</span> <span class="n">hec</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">^</span> <span class="n">hec</span><span class="p">[</span><span class="mi">7</span><span class="p">],</span>
                          <span class="n">bit</span> <span class="o">^</span> <span class="n">hec</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
                         <span class="p">)</span>
     <span class="k">return</span> <span class="n">hec</span> <span class="o">^</span> <span class="n">COSET</span>
 </pre></div>
 </div>
 <p>The code shows how slicing access and assignment is supported on the
-<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> data type. In accordance with the most common hardware
+<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> data type. In accordance with the most common hardware
 convention, and unlike standard Python, slicing ranges are downward. The code
-also demonstrates concatenation of <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects.</p>
+also demonstrates concatenation of <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects.</p>
 <p>As in standard Python, the slicing range is half-open: the highest index bit is
 not included. Unlike standard Python however, this index corresponds to the
 <em>leftmost</em> item. Both indices can be omitted from the slice. If the leftmost
 index is omitted, the meaning is to access &#8220;all&#8221; higher order bits.  If the
-rightmost index is omitted, it is <tt class="docutils literal"><span class="pre">0</span></tt> by default.</p>
+rightmost index is omitted, it is <code class="docutils literal"><span class="pre">0</span></code> by default.</p>
 <p>The half-openness of a slice may seem awkward at first, but it helps to avoid
-one-off count issues in practice. For example, the slice <tt class="docutils literal"><span class="pre">hex[8:]</span></tt> has exactly
-<tt class="docutils literal"><span class="pre">8</span></tt> bits. Likewise, the slice <tt class="docutils literal"><span class="pre">hex[7:2]</span></tt> has <tt class="docutils literal"><span class="pre">7-2=5</span></tt> bits. You can think
-about it as follows: for a slice <tt class="docutils literal"><span class="pre">[i:j]</span></tt>, only bits below index <tt class="docutils literal"><span class="pre">i</span></tt> are
-included, and the bit with index <tt class="docutils literal"><span class="pre">j</span></tt> is the last bit included.</p>
-<p>When an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object is sliced, a new <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object is returned.
-This new <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object is always positive, and the value bounds are
+one-off count issues in practice. For example, the slice <code class="docutils literal"><span class="pre">hex[8:]</span></code> has exactly
+<code class="docutils literal"><span class="pre">8</span></code> bits. Likewise, the slice <code class="docutils literal"><span class="pre">hex[7:2]</span></code> has <code class="docutils literal"><span class="pre">7-2=5</span></code> bits. You can think
+about it as follows: for a slice <code class="docutils literal"><span class="pre">[i:j]</span></code>, only bits below index <code class="docutils literal"><span class="pre">i</span></code> are
+included, and the bit with index <code class="docutils literal"><span class="pre">j</span></code> is the last bit included.</p>
+<p>When an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object is sliced, a new <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object is returned.
+This new <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object is always positive, and the value bounds are
 set up in accordance with the bit width specified by the slice. For example:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">a</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="nb">min</span><span class="o">=-</span><span class="mi">3</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="mi">7</span><span class="p">)</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="nb">len</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
 <span class="go">4</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">b</span> <span class="o">=</span> <span class="n">a</span><span class="p">[</span><span class="mi">4</span><span class="p">:]</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">b</span>
 <span class="go">intbv(6L)</span>
@@ -351,95 +345,95 @@
 <span class="go">&#39;11101&#39;</span>
 </pre></div>
 </div>
 <p>The bit pattern of the two objects is identical within the bit width,
 but their values have opposite sign.</p>
 </div>
 <div class="section" id="the-modbv-class">
-<span id="hwtypes-modbv"></span><h2>The <a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> class<a class="headerlink" href="#the-modbv-class" title="Permalink to this headline">¶</a></h2>
+<span id="hwtypes-modbv"></span><h2>The <a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> class<a class="headerlink" href="#the-modbv-class" title="Permalink to this headline">¶</a></h2>
 <p>In hardware modeling, there is often a need for the elegant modeling of
-wrap-around behavior. <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> instances do not support this
+wrap-around behavior. <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> instances do not support this
 automatically, as they assert that any assigned value is within the bound
 constraints. However, wrap-around modeling can be straightforward.  For
 example, the wrap-around condition for a counter is often decoded explicitly,
 as it is needed for other purposes. Also, the modulo operator provides an
 elegant one-liner in many scenarios:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">count</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="n">count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="mi">2</span><span class="o">**</span><span class="mi">8</span>
 </pre></div>
 </div>
-<p>However, some interesting cases are not supported by the <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> type.
+<p>However, some interesting cases are not supported by the <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> type.
 For example, we would like to describe a free running counter using a variable
 and augmented assignment as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">count_var</span> <span class="o">+=</span> <span class="mi">1</span>
 </pre></div>
 </div>
-<p>This is not possible with the <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> type, as we cannot add the modulo
+<p>This is not possible with the <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> type, as we cannot add the modulo
 behavior to this description. A similar problem exist for an augmented left
 shift as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">shifter</span> <span class="o">&lt;&lt;=</span> <span class="mi">4</span>
 </pre></div>
 </div>
-<p>To support these operations directly, MyHDL provides the <a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a>
-type. <a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> is implemented as a subclass of  <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>.
+<p>To support these operations directly, MyHDL provides the <a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a>
+type. <a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> is implemented as a subclass of  <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>.
 The two classes have an identical interface and work together
 in a straightforward way for arithmetic operations.
 The only difference is how the bounds are handled: out-of-bound values
-result in an error with <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>, and in wrap-around with
-<a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a>. For example, the modulo counter as above can be
+result in an error with <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>, and in wrap-around with
+<a class="reference internal" href="reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a>. For example, the modulo counter above can be
 modeled as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">count</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">modbv</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="nb">min</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="mi">2</span><span class="o">**</span><span class="mi">8</span><span class="p">))</span>
 <span class="o">...</span>
 <span class="n">count</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">count</span> <span class="o">+</span> <span class="mi">1</span>
 </pre></div>
 </div>
 <p>The wrap-around behavior is defined in general as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">%</span> <span class="p">(</span><span class="nb">max</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">+</span> <span class="nb">min</span>
 </pre></div>
 </div>
-<p>In a typical case when <tt class="docutils literal"><span class="pre">min==0</span></tt>, this reduces to:</p>
+<p>In a typical case when <code class="docutils literal"><span class="pre">min==0</span></code>, this reduces to:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">val</span> <span class="o">=</span> <span class="n">val</span> <span class="o">%</span> <span class="nb">max</span>
 </pre></div>
 </div>
 </div>
 <div class="section" id="unsigned-and-signed-representation">
 <span id="hwtypes-signed"></span><h2>Unsigned and signed representation<a class="headerlink" href="#unsigned-and-signed-representation" title="Permalink to this headline">¶</a></h2>
-<p id="index-5"><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> is designed to be as high level as possible. The underlying
-value of an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object is a Python <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt>, which is
+<p id="index-5"><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> is designed to be as high level as possible. The underlying
+value of an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object is a Python <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a>, which is
 represented as a two&#8217;s complement number with &#8220;indefinite&#8221; bit
 width. The range bounds are only used for error checking, and to
 calculate the minimum required bit width for representation. As a
 result, arithmetic can be performed like with normal integers.</p>
 <p>In contrast, HDLs such as Verilog and VHDL typically require designers
 to deal with representational issues, especially for synthesizable code.
-They provide low-level types like <tt class="docutils literal"><span class="pre">signed</span></tt> and <tt class="docutils literal"><span class="pre">unsigned</span></tt> for
+They provide low-level types like <code class="docutils literal"><span class="pre">signed</span></code> and <code class="docutils literal"><span class="pre">unsigned</span></code> for
 arithmetic. The rules for arithmetic with such types are much more
 complicated than with plain integers.</p>
-<p>In some cases it can be useful to interpret <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects
+<p>In some cases it can be useful to interpret <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects
 in terms of &#8220;signed&#8221; and &#8220;unsigned&#8221;. Basically, it depends on attribute <em>min</em>.
 if <em>min</em> &lt; 0, then the object is &#8220;signed&#8221;, otherwise it is &#8220;unsigned&#8221;.
 In particular, the bit width of a &#8220;signed&#8221; object will account for
 a sign bit, but that of an &#8220;unsigned&#8221; will not, because that would
 be redundant. From earlier sections, we have learned that the
 return value from a slicing operation is always &#8220;unsigned&#8221;.</p>
 <p>In some applications, it is desirable to convert an &#8220;unsigned&#8221;
-<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> to  a &#8220;signed&#8221;, in other words, to interpret the msb bit
+<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> to  a &#8220;signed&#8221;, in other words, to interpret the msb bit
 as a sign bit.  The msb bit is the highest order bit within the object&#8217;s
-bit width.  For this purpose, <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> provides the
-<a class="reference internal" href="reference.html#myhdl.intbv.signed" title="myhdl.intbv.signed"><tt class="xref py py-meth docutils literal"><span class="pre">intbv.signed()</span></tt></a> method. For example:</p>
+bit width.  For this purpose, <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> provides the
+<a class="reference internal" href="reference.html#myhdl.intbv.signed" title="myhdl.intbv.signed"><code class="xref py py-meth docutils literal"><span class="pre">intbv.signed()</span></code></a> method. For example:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">a</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="nb">min</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="mi">16</span><span class="p">)</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="nb">bin</span><span class="p">(</span><span class="n">a</span><span class="p">)</span>
 <span class="go">&#39;1100&#39;</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">b</span> <span class="o">=</span> <span class="n">a</span><span class="o">.</span><span class="n">signed</span><span class="p">()</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">b</span>
 <span class="go">-4</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="nb">bin</span><span class="p">(</span><span class="n">b</span><span class="p">,</span> <span class="n">width</span><span class="o">=</span><span class="mi">4</span><span class="p">)</span>
 <span class="go">&#39;1100&#39;</span>
 </pre></div>
 </div>
-<p><a class="reference internal" href="reference.html#myhdl.intbv.signed" title="myhdl.intbv.signed"><tt class="xref py py-meth docutils literal"><span class="pre">intbv.signed()</span></tt></a> extends the msb bit into the higher-order bits of the
+<p><a class="reference internal" href="reference.html#myhdl.intbv.signed" title="myhdl.intbv.signed"><code class="xref py py-meth docutils literal"><span class="pre">intbv.signed()</span></code></a> extends the msb bit into the higher-order bits of the
 underlying object value, and returns the result as an integer.
 Naturally, for a &#8220;signed&#8221; the return value will always be identical
 to the original value, as it has the sign bit already.</p>
 <p>As an example let&#8217;s take a 8 bit wide data bus that would be modeled as
 follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">data_bus</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">8</span><span class="p">:]</span>
 </pre></div>
@@ -458,30 +452,24 @@
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="structure.html" title="Structural modeling"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="intro.html" title="Introduction to MyHDL"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/hwtypes.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,42 +1,37 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d_ _t_y_p_e_s
           o _T_h_e_ _i_n_t_b_v_ _c_l_a_s_s
           o _B_i_t_ _i_n_d_e_x_i_n_g
           o _B_i_t_ _s_l_i_c_i_n_g
           o _T_h_e_ _m_o_d_b_v_ _c_l_a_s_s
           o _U_n_s_i_g_n_e_d_ _a_n_d_ _s_i_g_n_e_d_ _r_e_p_r_e_s_e_n_t_a_t_i_o_n
-****** PPrreevviioouuss ttooppiicc ******
-_I_n_t_r_o_d_u_c_t_i_o_n_ _t_o_ _M_y_H_D_L
-****** NNeexxtt ttooppiicc ******
-_S_t_r_u_c_t_u_r_a_l_ _m_o_d_e_l_i_n_g
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _I_n_t_r_o_d_u_c_t_i_o_n_ _t_o_ _M_y_H_D_L
+                # Next: _S_t_r_u_c_t_u_r_a_l_ _m_o_d_e_l_i_n_g
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ HHaarrddwwaarree--oorriieenntteedd ttyyppeess_?¶ ************
 ********** TThhee _ii_nn_tt_bb_vv ccllaassss_?¶ **********
 Hardware design involves dealing with bits and bit-oriented operations. The
-standard Python type int has most of the desired features, but lacks support
+standard Python type _i_n_t has most of the desired features, but lacks support
 for indexing and slicing. For this reason, MyHDL provides the _i_n_t_b_v class. The
 name was chosen to suggest an integer with bit vector flavor.
-_i_n_t_b_v works transparently with other integer-like types. Like class int, it
+_i_n_t_b_v works transparently with other integer-like types. Like class _i_n_t, it
 provides access to the underlying two’s complement representation for bitwise
-operations. However, unlike int, it is a mutable type. This means that its
+operations. However, unlike _i_n_t, it is a mutable type. This means that its
 value can be changed after object creation, through methods and operators such
 as slice assignment.
-_i_n_t_b_v supports the same operators as int for arithmetic. In addition, it
+_i_n_t_b_v supports the same operators as _i_n_t for arithmetic. In addition, it
 provides a number of features to make it suitable for hardware design. First,
 the range of allowed values can be constrained. This makes it possible to check
 the value at run time during simulation. Moreover, back end tools can determine
 the smallest possible bit width for representing the object. Secondly, it
 supports bit level operations by providing an indexing and slicing interface.
 _i_n_t_b_v objects are constructed in general as follows:
 intbv([val=None] [, min=None]  [, max=None])
@@ -81,15 +76,15 @@
 >>> a.max
 32
 >>> len(a)
 5
 Note that the mmaaxx attribute is 32, as with 5 bits it is possible to represent
 the range 0 .. 31. Creating an _i_n_t_b_v this way has the disadvantage that only
 positive value ranges can be specified. Slicing is described in more detail in
-_BB_ii_tt_ _ss_ll_ii_cc_ii_nn_gg.
+_B_i_t_ _s_l_i_c_i_n_g.
 To summarize, there are two ways to constrain an _i_n_t_b_v object: by defining its
 bit width, or by defining its value range. The bit width method is more
 traditional in hardware design. However, there are two reasons to use the range
 method instead: to represent negative values as observed above, and for fine-
 grained control over the value range.
 Fine-grained control over the value range permits better error checking, as
 there is no need for the mmiinn and mmaaxx bounds to be symmetric or powers of 2. In
@@ -249,25 +244,25 @@
 follows:
 shifter <<= 4
 To support these operations directly, MyHDL provides the _m_o_d_b_v type. _m_o_d_b_v is
 implemented as a subclass of _i_n_t_b_v. The two classes have an identical interface
 and work together in a straightforward way for arithmetic operations. The only
 difference is how the bounds are handled: out-of-bound values result in an
 error with _i_n_t_b_v, and in wrap-around with _m_o_d_b_v. For example, the modulo
-counter as above can be modeled as follows:
+counter above can be modeled as follows:
 count = Signal(modbv(0, min=0, max=2**8))
 ...
 count.next = count + 1
 The wrap-around behavior is defined in general as follows:
 val = (val - min) % (max - min) + min
 In a typical case when min==0, this reduces to:
 val = val % max
 ********** UUnnssiiggnneedd aanndd ssiiggnneedd rreepprreesseennttaattiioonn_?¶ **********
 _i_n_t_b_v is designed to be as high level as possible. The underlying value of an
-_i_n_t_b_v object is a Python int, which is represented as a two’s complement number
+_i_n_t_b_v object is a Python _i_n_t, which is represented as a two’s complement number
 with “indefinite” bit width. The range bounds are only used for error checking,
 and to calculate the minimum required bit width for representation. As a
 result, arithmetic can be performed like with normal integers.
 In contrast, HDLs such as Verilog and VHDL typically require designers to deal
 with representational issues, especially for synthesizable code. They provide
 low-level types like signed and unsigned for arithmetic. The rules for
 arithmetic with such types are much more complicated than with plain integers.
@@ -299,15 +294,8 @@
 Now consider that a complex number is transferred over this data bus. The upper
 4 bits of the data bus are used for the real value and the lower 4 bits for the
 imaginary value. As real and imaginary values have a positive and negative
 value range, we can slice them off from the data bus and convert them as
 follows:
 real.next = data_bus[8:4].signed()
 imag.next = data_bus[4:].signed()
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/cosimulation.html` & `myhdl-0.9.0/doc/build/html/manual/cosimulation.html`

 * *Files 7% similar despite different names*

```diff
@@ -1,64 +1,50 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Co-simulation with Verilog &mdash; MyHDL 0.8 documentation</title>
+    <title>Co-simulation with Verilog &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Conversion to Verilog and VHDL" href="conversion.html" />
-    <link rel="prev" title="Unit testing" href="unittest.html" /> 
+    <link rel="prev" title="Unit testing" href="unittest.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="conversion.html" title="Conversion to Verilog and VHDL"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="unittest.html" title="Unit testing"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Co-simulation with Verilog</a><ul>
 <li><a class="reference internal" href="#introduction">Introduction</a></li>
 <li><a class="reference internal" href="#the-hdl-side">The HDL side</a></li>
 <li><a class="reference internal" href="#the-myhdl-side">The MyHDL side</a></li>
@@ -78,27 +64,33 @@
 <li><a class="reference internal" href="#interrupted-system-calls">Interrupted system calls</a></li>
 <li><a class="reference internal" href="#what-about-vhdl">What about VHDL?</a></li>
 </ul>
 </li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="unittest.html"
-                        title="previous chapter">Unit testing</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="conversion.html"
-                        title="next chapter">Conversion to Verilog and VHDL</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/cosimulation.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="unittest.html" title="previous chapter">Unit testing</a></li>
+      <li>Next: <a href="conversion.html" title="next chapter">Conversion to Verilog and VHDL</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/cosimulation.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -109,15 +101,15 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="co-simulation-with-verilog">
 <span id="cosim"></span><h1>Co-simulation with Verilog<a class="headerlink" href="#co-simulation-with-verilog" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="introduction">
 <span id="cosim-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
 <p>One of the most exciting possibilities of MyHDLis to use it as a hardware
 verification language (HVL). A HVL is a language used to write test benches and
@@ -157,121 +149,127 @@
 
     <span class="k">return</span> <span class="n">logic</span>
 </pre></div>
 </div>
 <p>To show the co-simulation flow, we don&#8217;t need the Verilog implementation yet,
 but only the interface.  Our Gray encoder in Verilog would have the following
 interface:</p>
-<div class="highlight-python"><pre>module bin2gray(B, G);
+<div class="highlight-python"><div class="highlight"><pre>module bin2gray(B, G);
 
    parameter width = 8;
    input [width-1:0]  B;
    output [width-1:0] G;
-   ....</pre>
+   ....
+</pre></div>
 </div>
 <p>To write a test bench, one creates a new module that instantiates the design
 under test (DUT).  The test bench declares nets and regs (or signals in VHDL)
 that are attached to the DUT, and to stimulus generators and response checkers.
 In an all-HDL flow, the generators and checkers are written in the HDL itself,
 but we will want to write them in MyHDL. To make the connection, we need to
 declare which regs &amp; nets are driven and read by the MyHDLsimulator. For our
 example, this is done as follows:</p>
-<div class="highlight-python"><pre>module dut_bin2gray;
+<div class="highlight-python"><div class="highlight"><pre>module dut_bin2gray;
 
    reg [`width-1:0] B;
    wire [`width-1:0] G;
 
    initial begin
       $from_myhdl(B);
       $to_myhdl(G);
    end
 
    bin2gray dut (.B(B), .G(G));
    defparam dut.width = `width;
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
-<p>The <tt class="docutils literal"><span class="pre">$from_myhdl</span></tt> task call declares which regs are driven by MyHDL, and the
-<tt class="docutils literal"><span class="pre">$to_myhdl</span></tt> task call which regs &amp; nets are read by it. These tasks take an
+<p>The <code class="docutils literal"><span class="pre">$from_myhdl</span></code> task call declares which regs are driven by MyHDL, and the
+<code class="docutils literal"><span class="pre">$to_myhdl</span></code> task call which regs &amp; nets are read by it. These tasks take an
 arbitrary number of arguments.  They are defined in a PLI module written in C
 and made available in a simulator-dependent manner.  In Icarus Verilog, the
-tasks are defined in a <tt class="docutils literal"><span class="pre">myhdl.vpi</span></tt> module that is compiled from C source code.</p>
+tasks are defined in a <code class="docutils literal"><span class="pre">myhdl.vpi</span></code> module that is compiled from C source code.</p>
 </div>
 <div class="section" id="the-myhdl-side">
 <span id="cosim-myhdl"></span><h2>The MyHDL side<a class="headerlink" href="#the-myhdl-side" title="Permalink to this headline">¶</a></h2>
-<p>MyHDL supports co-simulation by a <tt class="docutils literal"><span class="pre">Cosimulation</span></tt> object.  A <tt class="docutils literal"><span class="pre">Cosimulation</span></tt>
+<p>MyHDL supports co-simulation by a <code class="docutils literal"><span class="pre">Cosimulation</span></code> object.  A <code class="docutils literal"><span class="pre">Cosimulation</span></code>
 object must know how to run a HDL simulation. Therefore, the first argument to
 its constructor is a command string to execute a simulation.</p>
 <p>The way to generate and run an simulation executable is simulator dependent.
 For example, in Icarus Verilog, a simulation executable for our example can be
-obtained obtained by running the <tt class="docutils literal"><span class="pre">iverilog</span></tt> compiler as follows:</p>
-<div class="highlight-python"><pre>% iverilog -o bin2gray -Dwidth=4 bin2gray.v dut_bin2gray.v</pre>
+obtained obtained by running the <code class="docutils literal"><span class="pre">iverilog</span></code> compiler as follows:</p>
+<div class="highlight-python"><div class="highlight"><pre>% iverilog -o bin2gray -Dwidth=4 bin2gray.v dut_bin2gray.v
+</pre></div>
 </div>
-<p>This generates a <tt class="docutils literal"><span class="pre">bin2gray</span></tt> executable for a parameter <tt class="docutils literal"><span class="pre">width</span></tt> of 4, by
+<p>This generates a <code class="docutils literal"><span class="pre">bin2gray</span></code> executable for a parameter <code class="docutils literal"><span class="pre">width</span></code> of 4, by
 compiling the contributing Verilog files.</p>
-<p>The simulation itself is run by the <tt class="docutils literal"><span class="pre">vvp</span></tt> command:</p>
-<div class="highlight-python"><pre>% vvp -m ./myhdl.vpi bin2gray</pre>
+<p>The simulation itself is run by the <code class="docutils literal"><span class="pre">vvp</span></code> command:</p>
+<div class="highlight-python"><div class="highlight"><pre>% vvp -m ./myhdl.vpi bin2gray
+</pre></div>
 </div>
-<p>This runs the <tt class="docutils literal"><span class="pre">bin2gray</span></tt> simulation, and specifies to use the <tt class="docutils literal"><span class="pre">myhdl.vpi</span></tt>
+<p>This runs the <code class="docutils literal"><span class="pre">bin2gray</span></code> simulation, and specifies to use the <code class="docutils literal"><span class="pre">myhdl.vpi</span></code>
 PLI module present in the current directory. (This is  just a command line usage
-example; actually simulating with the <tt class="docutils literal"><span class="pre">myhdl.vpi</span></tt> module is only meaningful
-from a <tt class="docutils literal"><span class="pre">Cosimulation</span></tt> object.)</p>
-<p>We can use a <tt class="docutils literal"><span class="pre">Cosimulation</span></tt> object to provide a HDL version of a design to the
+example; actually simulating with the <code class="docutils literal"><span class="pre">myhdl.vpi</span></code> module is only meaningful
+from a <code class="docutils literal"><span class="pre">Cosimulation</span></code> object.)</p>
+<p>We can use a <code class="docutils literal"><span class="pre">Cosimulation</span></code> object to provide a HDL version of a design to the
 MyHDL simulator. Instead of a generator function, we write a function that
-returns a <tt class="docutils literal"><span class="pre">Cosimulation</span></tt> object. For our example and the Icarus Verilog
+returns a <code class="docutils literal"><span class="pre">Cosimulation</span></code> object. For our example and the Icarus Verilog
 simulator, this is done as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="kn">import</span> <span class="nn">os</span>
 
 <span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="n">Cosimulation</span>
 
 <span class="n">cmd</span> <span class="o">=</span> <span class="s">&quot;iverilog -o bin2gray -Dwidth=</span><span class="si">%s</span><span class="s"> bin2gray.v dut_bin2gray.v&quot;</span>
 
 <span class="k">def</span> <span class="nf">bin2gray</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">):</span>
     <span class="n">os</span><span class="o">.</span><span class="n">system</span><span class="p">(</span><span class="n">cmd</span> <span class="o">%</span> <span class="n">width</span><span class="p">)</span>
     <span class="k">return</span> <span class="n">Cosimulation</span><span class="p">(</span><span class="s">&quot;vvp -m ./myhdl.vpi bin2gray&quot;</span><span class="p">,</span> <span class="n">B</span><span class="o">=</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="o">=</span><span class="n">G</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>After the executable command argument, the <tt class="docutils literal"><span class="pre">Cosimulation</span></tt> constructor takes an
+<p>After the executable command argument, the <code class="docutils literal"><span class="pre">Cosimulation</span></code> constructor takes an
 arbitrary number of keyword arguments. Those arguments make the link between
 MyHDL Signals and HDL nets, regs, or signals, by named association. The keyword
-is the name of an argument in a <tt class="docutils literal"><span class="pre">$to_myhdl</span></tt> or <tt class="docutils literal"><span class="pre">$from_myhdl</span></tt> call; the
+is the name of an argument in a <code class="docutils literal"><span class="pre">$to_myhdl</span></code> or <code class="docutils literal"><span class="pre">$from_myhdl</span></code> call; the
 argument is a MyHDL Signal.</p>
 <p>With all this in place, we can now use the existing unit test to verify the
 Verilog implementation. Note that we kept the same name and parameters for the
-the <tt class="docutils literal"><span class="pre">bin2gray</span></tt> function: all we need to do is to provide this alternative
+the <code class="docutils literal"><span class="pre">bin2gray</span></code> function: all we need to do is to provide this alternative
 definition to the existing unit test.</p>
 <p>Let&#8217;s try it on the Verilog design:</p>
-<div class="highlight-python"><pre>module bin2gray(B, G);
+<div class="highlight-python"><div class="highlight"><pre>module bin2gray(B, G);
 
    parameter width = 8;
    input [width-1:0]  B;
    output [width-1:0] G;
    reg [width-1:0] G;
    integer i;
    wire [width:0] extB;
 
-   assign extB = {1'b0, B}; // zero-extend input
+   assign extB = {1&#39;b0, B}; // zero-extend input
 
    always @(extB) begin
       for (i=0; i &lt; width; i=i+1)
         G[i] &lt;= extB[i+1] ^ extB[i];
    end
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>When we run our unit test, we get:</p>
-<div class="highlight-python"><pre>% python test_bin2gray.py
+<div class="highlight-python"><div class="highlight"><pre>% python test_bin2gray.py
 Check that only one bit changes in successive codewords ... ok
 Check that all codewords occur exactly once ... ok
 Check that the code is an original Gray code ... ok
 
 ----------------------------------------------------------------------
 Ran 3 tests in 2.729s
 
-OK</pre>
+OK
+</pre></div>
 </div>
 </div>
 <div class="section" id="restrictions">
 <span id="cosim-restr"></span><h2>Restrictions<a class="headerlink" href="#restrictions" title="Permalink to this headline">¶</a></h2>
 <p>In the ideal case, it should be possible to simulate any HDL description
 seamlessly with MyHDL. Moreover the communicating signals at each side should
 act transparently as a single one, enabling fully race free operation.</p>
@@ -350,20 +348,20 @@
 <div class="section" id="icarus-verilog">
 <span id="cosim-icarus"></span><h3>Icarus Verilog<a class="headerlink" href="#icarus-verilog" title="Permalink to this headline">¶</a></h3>
 <div class="section" id="delta-cycle-implementation">
 <span id="cosim-icarus-delta"></span><h4>Delta cycle implementation<a class="headerlink" href="#delta-cycle-implementation" title="Permalink to this headline">¶</a></h4>
 <p>To make co-simulation work, a specific type of PLI callback is needed. The
 callback should be run when all pending events have been processed, while
 allowing the creation of new events in the current time step (e.g. by the MyHDL
-simulator).  In some Verilog simulators, the <tt class="docutils literal"><span class="pre">cbReadWriteSync</span></tt> callback does
+simulator).  In some Verilog simulators, the <code class="docutils literal"><span class="pre">cbReadWriteSync</span></code> callback does
 exactly that. However, in others, including Icarus, it does not. The callback&#8217;s
 behavior is not fully standardized; some simulators run the callback before non-
 blocking assignment events have been processed.</p>
 <p>Consequently, I had to look for a workaround. One half of the solution is to use
-the <tt class="docutils literal"><span class="pre">cbReadOnlySync</span></tt> callback.  This callback runs after all pending events
+the <code class="docutils literal"><span class="pre">cbReadOnlySync</span></code> callback.  This callback runs after all pending events
 have been processed.  However, it does not permit to create new events in the
 current time step.  The second half of the solution is to map MyHDL delta cycles
 onto real Verilog time steps.  Note that fortunately I had some freedom here
 because of the restriction that only passive HDL code can be co-simulated.</p>
 <p>I chose to make the time granularity in the Verilog simulator a 1000 times finer
 than in the MyHDL simulator. For each MyHDL time step, 1000 Verilog time steps
 are available for MyHDL delta cycles. In practice, only a few delta cycles per
@@ -373,15 +371,15 @@
 Verilog time.</p>
 </div>
 <div class="section" id="passive-verilog-check">
 <span id="cosim-icarus-pass"></span><h4>Passive Verilog check<a class="headerlink" href="#passive-verilog-check" title="Permalink to this headline">¶</a></h4>
 <p>As explained before, co-simulated Verilog should not contain delay statements.
 Ideally, there should be a run-time check to flag non-compliant code. However,
 there is currently no such check in the Icarus module.</p>
-<p>The check can be written using the <tt class="docutils literal"><span class="pre">cbNextSimTime</span></tt> VPI callback in Verilog.
+<p>The check can be written using the <code class="docutils literal"><span class="pre">cbNextSimTime</span></code> VPI callback in Verilog.
 However, Icarus 0.7 doesn&#8217;t support this callback. In the meantime, support for
 it has been added to the Icarus development branch.  When Icarus 0.8 is
 released, a check will be added.</p>
 <p>In the mean time, just don&#8217;t do this. It may appear to &#8220;work&#8221; but it really
 won&#8217;t as events will be missed over the co-simulation interface.</p>
 </div>
 </div>
@@ -394,31 +392,31 @@
 <div class="section" id="other-verilog-simulators">
 <span id="cosim-impl-verilog"></span><h3>Other Verilog simulators<a class="headerlink" href="#other-verilog-simulators" title="Permalink to this headline">¶</a></h3>
 <p>The Icarus module is written with VPI calls, which are provided by the most
 recent generation of the Verilog PLI. Some simulators may only support TF/ACC
 calls, requiring a complete redesign of the interface module.</p>
 <p>If the simulator supports VPI, the Icarus module should be reusable to a large
 extent. However, it may be possible to improve on it.  The workaround to support
-delta cycles described in Section <a class="reference internal" href="#cosim-icarus-delta"><em>Delta cycle implementation</em></a> may not be
-necessary. In some simulators, the <tt class="docutils literal"><span class="pre">cbReadWriteSync</span></tt> callback occurs after all
+delta cycles described in Section <a class="reference internal" href="#cosim-icarus-delta"><span>Delta cycle implementation</span></a> may not be
+necessary. In some simulators, the <code class="docutils literal"><span class="pre">cbReadWriteSync</span></code> callback occurs after all
 events (including non-blocking assignments) have been processed. In that case,
 the functionality can be supported without a finer time granularity in the
 Verilog simulator.</p>
 <p>There are also Verilog standardization efforts underway to resolve the ambiguity
-of the <tt class="docutils literal"><span class="pre">cbReadWriteSync</span></tt> callback. The solution will be to introduce new, well
+of the <code class="docutils literal"><span class="pre">cbReadWriteSync</span></code> callback. The solution will be to introduce new, well
 defined callbacks. From reading some proposals, I conclude that the
-<tt class="docutils literal"><span class="pre">cbEndOfSimTime</span></tt> callback would provide the required functionality.</p>
+<code class="docutils literal"><span class="pre">cbEndOfSimTime</span></code> callback would provide the required functionality.</p>
 <p>The MyHDL project currently has no access to commercial Verilog simulators, so
 progress in co-simulation support depends on external interest and
 participation. Users have reported that they are using MyHDL co-simulation with
 the simulators from Aldec and Modelsim.</p>
 </div>
 <div class="section" id="interrupted-system-calls">
 <span id="cosim-impl-syscalls"></span><h3>Interrupted system calls<a class="headerlink" href="#interrupted-system-calls" title="Permalink to this headline">¶</a></h3>
-<p>The PLI module uses <tt class="docutils literal"><span class="pre">read</span></tt> and <tt class="docutils literal"><span class="pre">write</span></tt> system calls to communicate between
+<p>The PLI module uses <code class="docutils literal"><span class="pre">read</span></code> and <code class="docutils literal"><span class="pre">write</span></code> system calls to communicate between
 the co-simulators. The implementation assumes that these calls are restarted
 automatically by the operating system when interrupted. This is apparently what
 happens on the Linux box on which MyHDL is developed.</p>
 <p>It is known how non-restarted interrupted system calls should be handled, but
 currently such code cannot be tested on the MyHDL development platform. Also, it
 is not clear whether this is still a relevant issue with modern operating
 systems. Therefore, this issue has not been addressed at this moment. However,
@@ -433,49 +431,43 @@
 <ul class="simple">
 <li>We need a procedural interface to the internals of the simulator.</li>
 <li>The procedural interface should be a widely used industry standard so that we
 can reuse the work in several simulators.</li>
 <li>MyHDL is an open-source project and therefore there should be also be an open-source
 simulator that implements the procedural interface.</li>
 </ul>
-<p><tt class="docutils literal"><span class="pre">vpi</span></tt> for Verilog matches these requirements. It is a widely used standard
+<p><code class="docutils literal"><span class="pre">vpi</span></code> for Verilog matches these requirements. It is a widely used standard
 and is supported by the open-source Verilog simulators Icarus and cver.</p>
 <p>However, for VHDL the situation is different. While there exists a standard
-called <tt class="docutils literal"><span class="pre">vhpi</span></tt>, it  much less popular than <tt class="docutils literal"><span class="pre">vpi</span></tt>. Also, to our knowledge
+called <code class="docutils literal"><span class="pre">vhpi</span></code>, it  much less popular than <code class="docutils literal"><span class="pre">vpi</span></code>. Also, to our knowledge
 there is only one credible open source VHDL simulator (GHDL) and it is unclear
-whether it has <tt class="docutils literal"><span class="pre">vhpi</span></tt> capabilities that are powerful
+whether it has <code class="docutils literal"><span class="pre">vhpi</span></code> capabilities that are powerful
 enough for MyHDL&#8217;s purposes.</p>
 <p>Consequently, the development of co-simulation for VHDL is currently on
-hold. For some applications, there is an alternative: see <a class="reference internal" href="conversion.html#conv-testbench"><em>Conversion of test benches</em></a>.</p>
+hold. For some applications, there is an alternative: see <a class="reference internal" href="conversion.html#conv-testbench"><span>Conversion of test benches</span></a>.</p>
 </div>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="conversion.html" title="Conversion to Verilog and VHDL"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="unittest.html" title="Unit testing"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/cosimulation.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,14 +1,8 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h_ _V_e_r_i_l_o_g
           o _I_n_t_r_o_d_u_c_t_i_o_n
           o _T_h_e_ _H_D_L_ _s_i_d_e
           o _T_h_e_ _M_y_H_D_L_ _s_i_d_e
           o _R_e_s_t_r_i_c_t_i_o_n_s
                 # _O_n_l_y_ _p_a_s_s_i_v_e_ _H_D_L_ _c_a_n_ _b_e_ _c_o_-_s_i_m_u_l_a_t_e_d
@@ -17,18 +11,19 @@
                 # _I_c_a_r_u_s_ _V_e_r_i_l_o_g
                       # _D_e_l_t_a_ _c_y_c_l_e_ _i_m_p_l_e_m_e_n_t_a_t_i_o_n
                       # _P_a_s_s_i_v_e_ _V_e_r_i_l_o_g_ _c_h_e_c_k
                 # _C_v_e_r
                 # _O_t_h_e_r_ _V_e_r_i_l_o_g_ _s_i_m_u_l_a_t_o_r_s
                 # _I_n_t_e_r_r_u_p_t_e_d_ _s_y_s_t_e_m_ _c_a_l_l_s
                 # _W_h_a_t_ _a_b_o_u_t_ _V_H_D_L_?
-****** PPrreevviioouuss ttooppiicc ******
-_U_n_i_t_ _t_e_s_t_i_n_g
-****** NNeexxtt ttooppiicc ******
-_C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _U_n_i_t_ _t_e_s_t_i_n_g
+                # Next: _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ CCoo--ssiimmuullaattiioonn wwiitthh VVeerriilloogg_?¶ ************
 ********** IInnttrroodduuccttiioonn_?¶ **********
@@ -277,15 +272,15 @@
 functionality. Only some cosmetic modifications were required.
 ******** OOtthheerr VVeerriilloogg ssiimmuullaattoorrss_?¶ ********
 The Icarus module is written with VPI calls, which are provided by the most
 recent generation of the Verilog PLI. Some simulators may only support TF/ACC
 calls, requiring a complete redesign of the interface module.
 If the simulator supports VPI, the Icarus module should be reusable to a large
 extent. However, it may be possible to improve on it. The workaround to support
-delta cycles described in Section _DD_ee_ll_tt_aa_ _cc_yy_cc_ll_ee_ _ii_mm_pp_ll_ee_mm_ee_nn_tt_aa_tt_ii_oo_nn may not be
+delta cycles described in Section _D_e_l_t_a_ _c_y_c_l_e_ _i_m_p_l_e_m_e_n_t_a_t_i_o_n may not be
 necessary. In some simulators, the cbReadWriteSync callback occurs after all
 events (including non-blocking assignments) have been processed. In that case,
 the functionality can be supported without a finer time granularity in the
 Verilog simulator.
 There are also Verilog standardization efforts underway to resolve the
 ambiguity of the cbReadWriteSync callback. The solution will be to introduce
 new, well defined callbacks. From reading some proposals, I conclude that the
@@ -317,16 +312,9 @@
 vpi for Verilog matches these requirements. It is a widely used standard and is
 supported by the open-source Verilog simulators Icarus and cver.
 However, for VHDL the situation is different. While there exists a standard
 called vhpi, it much less popular than vpi. Also, to our knowledge there is
 only one credible open source VHDL simulator (GHDL) and it is unclear whether
 it has vhpi capabilities that are powerful enough for MyHDL’s purposes.
 Consequently, the development of co-simulation for VHDL is currently on hold.
-For some applications, there is an alternative: see _CC_oo_nn_vv_ee_rr_ss_ii_oo_nn_ _oo_ff_ _tt_ee_ss_tt_ _bb_ee_nn_cc_hh_ee_ss.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+For some applications, there is an alternative: see _C_o_n_v_e_r_s_i_o_n_ _o_f_ _t_e_s_t_ _b_e_n_c_h_e_s.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/reference.html` & `myhdl-0.9.0/doc/build/html/manual/reference.html`

 * *Files 10% similar despite different names*

```diff
@@ -1,94 +1,80 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Reference &mdash; MyHDL 0.8 documentation</title>
+    <title>Reference &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
-    <link rel="next" title="What’s new in MyHDL 0.8" href="../whatsnew/0.8.html" />
-    <link rel="prev" title="Conversion examples" href="conversion_examples.html" /> 
+    <link rel="next" title="What’s new in MyHDL 0.9" href="../whatsnew/0.9.html" />
+    <link rel="prev" title="Conversion examples" href="conversion_examples.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="../whatsnew/0.8.html" title="What’s new in MyHDL 0.8"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="conversion_examples.html" title="Conversion examples"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Reference</a><ul>
 <li><a class="reference internal" href="#simulation">Simulation</a><ul>
-<li><a class="reference internal" href="#the-simulation-class">The <tt class="docutils literal"><span class="pre">Simulation</span></tt> class</a></li>
+<li><a class="reference internal" href="#the-simulation-class">The <code class="docutils literal"><span class="pre">Simulation</span></code> class</a></li>
 <li><a class="reference internal" href="#simulation-support-functions">Simulation support functions</a></li>
 <li><a class="reference internal" href="#waveform-tracing">Waveform tracing</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#modeling">Modeling</a><ul>
 <li><a class="reference internal" href="#signals">Signals</a><ul>
-<li><a class="reference internal" href="#the-signaltype-type">The <tt class="docutils literal"><span class="pre">SignalType</span></tt> type</a></li>
+<li><a class="reference internal" href="#the-signaltype-type">The <code class="docutils literal"><span class="pre">SignalType</span></code> type</a></li>
 <li><a class="reference internal" href="#regular-signals">Regular signals</a></li>
 <li><a class="reference internal" href="#shadow-signals">Shadow signals</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#myhdl-generators-and-trigger-objects">MyHDL generators and trigger objects</a></li>
 <li><a class="reference internal" href="#decorator-functions">Decorator functions</a></li>
 <li><a class="reference internal" href="#myhdl-data-types">MyHDL data types</a><ul>
-<li><a class="reference internal" href="#the-intbv-class">The <tt class="docutils literal"><span class="pre">intbv</span></tt> class</a></li>
-<li><a class="reference internal" href="#the-modbv-class">The <tt class="docutils literal"><span class="pre">modbv</span></tt> class</a></li>
-<li><a class="reference internal" href="#the-enum-factory-function">The <tt class="docutils literal"><span class="pre">enum()</span></tt> factory function</a></li>
+<li><a class="reference internal" href="#the-intbv-class">The <code class="docutils literal"><span class="pre">intbv</span></code> class</a></li>
+<li><a class="reference internal" href="#the-modbv-class">The <code class="docutils literal"><span class="pre">modbv</span></code> class</a></li>
+<li><a class="reference internal" href="#the-enum-factory-function">The <code class="docutils literal"><span class="pre">enum()</span></code> factory function</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#modeling-support-functions">Modeling support functions</a><ul>
-<li><a class="reference internal" href="#bin"><tt class="docutils literal"><span class="pre">bin()</span></tt></a></li>
-<li><a class="reference internal" href="#concat"><tt class="docutils literal"><span class="pre">concat()</span></tt></a></li>
-<li><a class="reference internal" href="#downrange"><tt class="docutils literal"><span class="pre">downrange()</span></tt></a></li>
-<li><a class="reference internal" href="#instances"><tt class="docutils literal"><span class="pre">instances()</span></tt></a></li>
+<li><a class="reference internal" href="#bin"><code class="docutils literal"><span class="pre">bin()</span></code></a></li>
+<li><a class="reference internal" href="#concat"><code class="docutils literal"><span class="pre">concat()</span></code></a></li>
+<li><a class="reference internal" href="#downrange"><code class="docutils literal"><span class="pre">downrange()</span></code></a></li>
+<li><a class="reference internal" href="#instances"><code class="docutils literal"><span class="pre">instances()</span></code></a></li>
 </ul>
 </li>
 </ul>
 </li>
 <li><a class="reference internal" href="#co-simulation">Co-simulation</a><ul>
 <li><a class="reference internal" href="#myhdl">MyHDL</a></li>
 <li><a class="reference internal" href="#verilog">Verilog</a></li>
@@ -103,27 +89,33 @@
 <li><a class="reference internal" href="#verification-interface">Verification interface</a></li>
 <li><a class="reference internal" href="#hdl-simulator-registration">HDL simulator registration</a></li>
 </ul>
 </li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="conversion_examples.html"
-                        title="previous chapter">Conversion examples</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="../whatsnew/0.8.html"
-                        title="next chapter">What&#8217;s new in MyHDL 0.8</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/reference.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="conversion_examples.html" title="previous chapter">Conversion examples</a></li>
+      <li>Next: <a href="../whatsnew/0.9.html" title="next chapter">What&#8217;s new in MyHDL 0.9</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/reference.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -134,448 +126,456 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <span class="target" id="module-myhdl"></span><div class="section" id="reference">
 <span id="ref"></span><h1>Reference<a class="headerlink" href="#reference" title="Permalink to this headline">¶</a></h1>
-<p>MyHDL is implemented as a Python package called <a class="reference internal" href="#module-myhdl" title="myhdl"><tt class="xref py py-mod docutils literal"><span class="pre">myhdl</span></tt></a>. This chapter
+<p>MyHDL is implemented as a Python package called <a class="reference internal" href="#module-myhdl" title="myhdl"><code class="xref py py-mod docutils literal"><span class="pre">myhdl</span></code></a>. This chapter
 describes the objects that are exported by this package.</p>
 <div class="section" id="simulation">
 <span id="ref-sim"></span><h2>Simulation<a class="headerlink" href="#simulation" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="the-simulation-class">
-<span id="ref-simclass"></span><h3>The <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> class<a class="headerlink" href="#the-simulation-class" title="Permalink to this headline">¶</a></h3>
+<span id="ref-simclass"></span><h3>The <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> class<a class="headerlink" href="#the-simulation-class" title="Permalink to this headline">¶</a></h3>
 <dl class="class">
 <dt id="myhdl.Simulation">
-<em class="property">class </em><tt class="descname">Simulation</tt><big>(</big><em>arg</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.Simulation" title="Permalink to this definition">¶</a></dt>
+<em class="property">class </em><code class="descname">Simulation</code><span class="sig-paren">(</span><em>arg</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Simulation" title="Permalink to this definition">¶</a></dt>
 <dd><p>Class to construct a new simulation. Each argument should be a MyHDL instance.
 In MyHDL, an instance is recursively defined as being either a sequence of
 instances, or a MyHDL generator, or a Cosimulation object. See section
-<a class="reference internal" href="#ref-gen"><em>MyHDL generators and trigger objects</em></a> for the definition of MyHDL generators and their interaction with
-a <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> object.  See Section <a class="reference internal" href="#ref-cosim"><em>Co-simulation</em></a> for the
-<a class="reference internal" href="#myhdl.Cosimulation" title="myhdl.Cosimulation"><tt class="xref py py-class docutils literal"><span class="pre">Cosimulation</span></tt></a> object.  At most one <a class="reference internal" href="#myhdl.Cosimulation" title="myhdl.Cosimulation"><tt class="xref py py-class docutils literal"><span class="pre">Cosimulation</span></tt></a> object can be
-passed to a <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> constructor.</p>
+<a class="reference internal" href="#ref-gen"><span>MyHDL generators and trigger objects</span></a> for the definition of MyHDL generators and their interaction with
+a <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> object.  See Section <a class="reference internal" href="#ref-cosim"><span>Co-simulation</span></a> for the
+<a class="reference internal" href="#myhdl.Cosimulation" title="myhdl.Cosimulation"><code class="xref py py-class docutils literal"><span class="pre">Cosimulation</span></code></a> object.  At most one <a class="reference internal" href="#myhdl.Cosimulation" title="myhdl.Cosimulation"><code class="xref py py-class docutils literal"><span class="pre">Cosimulation</span></code></a> object can be
+passed to a <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> constructor.</p>
 </dd></dl>
 
-<p>A <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> object has the following method:</p>
+<p>A <a class="reference internal" href="#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> object has the following method:</p>
 <dl class="method">
 <dt id="myhdl.Simulation.run">
-<tt class="descclassname">Simulation.</tt><tt class="descname">run</tt><big>(</big><span class="optional">[</span><em>duration</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.Simulation.run" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">Simulation.</code><code class="descname">run</code><span class="sig-paren">(</span><span class="optional">[</span><em>duration</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Simulation.run" title="Permalink to this definition">¶</a></dt>
 <dd><p>Run the simulation forever (by default) or for a specified duration.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="simulation-support-functions">
 <span id="ref-simsupport"></span><h3>Simulation support functions<a class="headerlink" href="#simulation-support-functions" title="Permalink to this headline">¶</a></h3>
 <dl class="function">
 <dt id="myhdl.now">
-<tt class="descname">now</tt><big>(</big><big>)</big><a class="headerlink" href="#myhdl.now" title="Permalink to this definition">¶</a></dt>
+<code class="descname">now</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.now" title="Permalink to this definition">¶</a></dt>
 <dd><p>Returns the current simulation time.</p>
 </dd></dl>
 
 <dl class="exception">
 <dt id="myhdl.StopSimulation">
-<em class="property">exception </em><tt class="descname">StopSimulation</tt><a class="headerlink" href="#myhdl.StopSimulation" title="Permalink to this definition">¶</a></dt>
-<dd><p>Base exception that is caught by the <tt class="docutils literal"><span class="pre">Simulation.run()</span></tt> method to stop a
+<em class="property">exception </em><code class="descname">StopSimulation</code><a class="headerlink" href="#myhdl.StopSimulation" title="Permalink to this definition">¶</a></dt>
+<dd><p>Base exception that is caught by the <code class="docutils literal"><span class="pre">Simulation.run()</span></code> method to stop a
 simulation.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="waveform-tracing">
 <span id="ref-trace"></span><h3>Waveform tracing<a class="headerlink" href="#waveform-tracing" title="Permalink to this headline">¶</a></h3>
 <dl class="function">
 <dt id="myhdl.traceSignals">
-<tt class="descname">traceSignals</tt><big>(</big><em>func [, *args] [, **kwargs]</em><big>)</big><a class="headerlink" href="#myhdl.traceSignals" title="Permalink to this definition">¶</a></dt>
+<code class="descname">traceSignals</code><span class="sig-paren">(</span><em>func [, *args] [, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.traceSignals" title="Permalink to this definition">¶</a></dt>
 <dd><p>Enables signal tracing to a VCD file for waveform viewing. <em>func</em> is a function
-that returns an instance. <a class="reference internal" href="#myhdl.traceSignals" title="myhdl.traceSignals"><tt class="xref py py-func docutils literal"><span class="pre">traceSignals()</span></tt></a> calls <em>func</em> under its control
+that returns an instance. <a class="reference internal" href="#myhdl.traceSignals" title="myhdl.traceSignals"><code class="xref py py-func docutils literal"><span class="pre">traceSignals()</span></code></a> calls <em>func</em> under its control
 and passes <em>*args</em> and <em>**kwargs</em> to the call. In this way, it finds the
 hierarchy and the signals to be traced.</p>
-<p>The return value is the same as would be returned by the call <tt class="docutils literal"><span class="pre">func(*args,</span>
-<span class="pre">**kwargs)</span></tt>.  The top-level instance name and the basename of the VCD output
-filename is <tt class="docutils literal"><span class="pre">func.func_name</span></tt> by default. If the VCD file exists already, it
+<p>The return value is the same as would be returned by the call <code class="docutils literal"><span class="pre">func(*args,</span>
+<span class="pre">**kwargs)</span></code>.  The top-level instance name and the basename of the VCD output
+filename is <code class="docutils literal"><span class="pre">func.func_name</span></code> by default. If the VCD file exists already, it
 will be moved to a backup file by attaching a timestamp to it, before creating
 the new file.</p>
-<p>The <tt class="docutils literal"><span class="pre">traceSignals</span></tt> callable has the following attribute:</p>
+<p>The <code class="docutils literal"><span class="pre">traceSignals</span></code> callable has the following attribute:</p>
 <dl class="attribute">
 <dt id="myhdl.name">
-<tt class="descname">name</tt><a class="headerlink" href="#myhdl.name" title="Permalink to this definition">¶</a></dt>
+<code class="descname">name</code><a class="headerlink" href="#myhdl.name" title="Permalink to this definition">¶</a></dt>
 <dd><p>This attribute is used to overwrite the default top-level instance name and the
 basename of the VCD output filename.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.timescale">
-<tt class="descname">timescale</tt><a class="headerlink" href="#myhdl.timescale" title="Permalink to this definition">¶</a></dt>
+<code class="descname">timescale</code><a class="headerlink" href="#myhdl.timescale" title="Permalink to this definition">¶</a></dt>
 <dd><p>This attribute is used to set the timescale corresponding to unit steps,
 according to the VCD format. The assigned value should be a string.
 The default timescale is &#8220;1ns&#8221;.</p>
 </dd></dl>
 
 </dd></dl>
 
 </div>
 </div>
 <div class="section" id="modeling">
 <span id="ref-model"></span><h2>Modeling<a class="headerlink" href="#modeling" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="signals">
 <span id="ref-sig"></span><h3>Signals<a class="headerlink" href="#signals" title="Permalink to this headline">¶</a></h3>
 <div class="section" id="the-signaltype-type">
-<h4>The <a class="reference internal" href="#myhdl.SignalType" title="myhdl.SignalType"><tt class="xref py py-class docutils literal"><span class="pre">SignalType</span></tt></a> type<a class="headerlink" href="#the-signaltype-type" title="Permalink to this headline">¶</a></h4>
+<h4>The <a class="reference internal" href="#myhdl.SignalType" title="myhdl.SignalType"><code class="xref py py-class docutils literal"><span class="pre">SignalType</span></code></a> type<a class="headerlink" href="#the-signaltype-type" title="Permalink to this headline">¶</a></h4>
 <dl class="class">
 <dt id="myhdl.SignalType">
-<em class="property">class </em><tt class="descname">SignalType</tt><a class="headerlink" href="#myhdl.SignalType" title="Permalink to this definition">¶</a></dt>
+<em class="property">class </em><code class="descname">SignalType</code><a class="headerlink" href="#myhdl.SignalType" title="Permalink to this definition">¶</a></dt>
 <dd><p>This type is the abstract base type of all signals. It is not used to construct
 signals, but it can be used to check whether an object is a signal.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="regular-signals">
 <h4>Regular signals<a class="headerlink" href="#regular-signals" title="Permalink to this headline">¶</a></h4>
 <dl class="class">
 <dt id="myhdl.Signal">
-<em class="property">class </em><tt class="descname">Signal</tt><big>(</big><em>[val=None] [, delay=0]</em><big>)</big><a class="headerlink" href="#myhdl.Signal" title="Permalink to this definition">¶</a></dt>
+<em class="property">class </em><code class="descname">Signal</code><span class="sig-paren">(</span><em>[val=None] [, delay=0]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Signal" title="Permalink to this definition">¶</a></dt>
 <dd><p>This class is used to construct a new signal and to initialize its value to
 <em>val</em>. Optionally, a delay can be specified.</p>
-<p>A <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> object has the following attributes:</p>
+<p>A <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> object has the following attributes:</p>
 <blockquote>
 <div><dl class="attribute">
 <dt id="myhdl.Signal.posedge">
-<tt class="descname">posedge</tt><a class="headerlink" href="#myhdl.Signal.posedge" title="Permalink to this definition">¶</a></dt>
+<code class="descname">posedge</code><a class="headerlink" href="#myhdl.Signal.posedge" title="Permalink to this definition">¶</a></dt>
 <dd><p>Attribute that represents the positive edge of a signal, to be used in
 sensitivity lists.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.Signal.negedge">
-<tt class="descname">negedge</tt><a class="headerlink" href="#myhdl.Signal.negedge" title="Permalink to this definition">¶</a></dt>
+<code class="descname">negedge</code><a class="headerlink" href="#myhdl.Signal.negedge" title="Permalink to this definition">¶</a></dt>
 <dd><p>Attribute that represents the negative edge of a signal, to be used in
 sensitivity lists.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.Signal.next">
-<tt class="descname">next</tt><a class="headerlink" href="#myhdl.Signal.next" title="Permalink to this definition">¶</a></dt>
+<code class="descname">next</code><a class="headerlink" href="#myhdl.Signal.next" title="Permalink to this definition">¶</a></dt>
 <dd><p>Read-write attribute that represents the next value of the signal.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.Signal.val">
-<tt class="descname">val</tt><a class="headerlink" href="#myhdl.Signal.val" title="Permalink to this definition">¶</a></dt>
+<code class="descname">val</code><a class="headerlink" href="#myhdl.Signal.val" title="Permalink to this definition">¶</a></dt>
 <dd><p>Read-only attribute that represents the current value of the signal.</p>
 <p>This attribute is always available to access the current value; however in many
 practical case it will not be needed. Whenever there is no ambiguity, the Signal
 object&#8217;s current value is used implicitly. In particular, all Python&#8217;s standard
 numeric, bit-wise, logical and comparison operators are implemented on a Signal
 object by delegating to its current value. The exception is augmented
 assignment. These operators are not implemented as they would break the rule
 that the current value should be a read-only attribute. In addition, when a
-Signal object is assigned to the <tt class="docutils literal"><span class="pre">next</span></tt> attribute of another Signal object,
+Signal object is assigned to the <code class="docutils literal"><span class="pre">next</span></code> attribute of another Signal object,
 its current value is assigned instead.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.Signal.min">
-<tt class="descname">min</tt><a class="headerlink" href="#myhdl.Signal.min" title="Permalink to this definition">¶</a></dt>
+<code class="descname">min</code><a class="headerlink" href="#myhdl.Signal.min" title="Permalink to this definition">¶</a></dt>
 <dd><p>Read-only attribute that is the minimum value (inclusive) of a numeric signal,
-or <tt class="docutils literal"><span class="pre">None</span></tt> for no minimum.</p>
+or <code class="docutils literal"><span class="pre">None</span></code> for no minimum.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.Signal.max">
-<tt class="descname">max</tt><a class="headerlink" href="#myhdl.Signal.max" title="Permalink to this definition">¶</a></dt>
+<code class="descname">max</code><a class="headerlink" href="#myhdl.Signal.max" title="Permalink to this definition">¶</a></dt>
 <dd><p>Read-only attribute that is the maximum value (exclusive) of a numeric signal,
-or <tt class="docutils literal"><span class="pre">None</span></tt> for no  maximum.</p>
+or <code class="docutils literal"><span class="pre">None</span></code> for no  maximum.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.Signal.driven">
-<tt class="descname">driven</tt><a class="headerlink" href="#myhdl.Signal.driven" title="Permalink to this definition">¶</a></dt>
+<code class="descname">driven</code><a class="headerlink" href="#myhdl.Signal.driven" title="Permalink to this definition">¶</a></dt>
 <dd><p>Writable attribute that can be used to indicate that the signal is supposed to
 be driven from the MyHDL code, and possibly how it should be declared in Verilog after
-conversion. The allowed values are <tt class="docutils literal"><span class="pre">'reg'</span></tt>, <tt class="docutils literal"><span class="pre">'wire'</span></tt>, <tt class="docutils literal"><span class="pre">True</span></tt> and <tt class="docutils literal"><span class="pre">False</span></tt>.</p>
+conversion. The allowed values are <code class="docutils literal"><span class="pre">'reg'</span></code>, <code class="docutils literal"><span class="pre">'wire'</span></code>, <code class="docutils literal"><span class="pre">True</span></code> and <code class="docutils literal"><span class="pre">False</span></code>.</p>
 <p>This attribute is useful when the  converter cannot infer automatically
 whether and how a signal is driven. This occurs when the signal is driven from
-user-defined code. <tt class="docutils literal"><span class="pre">'reg'</span></tt> and <tt class="docutils literal"><span class="pre">'wire'</span></tt> are &#8220;true&#8221; values that
+user-defined code. <code class="docutils literal"><span class="pre">'reg'</span></code> and <code class="docutils literal"><span class="pre">'wire'</span></code> are &#8220;true&#8221; values that
 permit finer control for the Verilog case.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.Signal.read">
-<tt class="descname">read</tt><a class="headerlink" href="#myhdl.Signal.read" title="Permalink to this definition">¶</a></dt>
+<code class="descname">read</code><a class="headerlink" href="#myhdl.Signal.read" title="Permalink to this definition">¶</a></dt>
 <dd><p>Writable boolean attribute that can be used to indicate that the signal is read.</p>
 <p>This attribute is useful when the converter cannot infer automatically
 whether a signal is read. This occurs when the signal is read from
 user-defined code.</p>
 </dd></dl>
 
 </div></blockquote>
-<p>A <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> object also has a call interface:</p>
+<p>A <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> object also has a call interface:</p>
 <blockquote>
 <div><dl class="method">
 <dt id="myhdl.Signal.__call__">
-<tt class="descname">__call__</tt><big>(</big><em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.Signal.__call__" title="Permalink to this definition">¶</a></dt>
-<dd><p>This method returns a <a class="reference internal" href="#myhdl._SliceSignal" title="myhdl._SliceSignal"><tt class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></tt></a> shadow signal.</p>
+<code class="descname">__call__</code><span class="sig-paren">(</span><em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Signal.__call__" title="Permalink to this definition">¶</a></dt>
+<dd><p>This method returns a <a class="reference internal" href="#myhdl._SliceSignal" title="myhdl._SliceSignal"><code class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></code></a> shadow signal.</p>
 </dd></dl>
 
 </div></blockquote>
 </dd></dl>
 
 <dl class="class">
 <dt id="myhdl.ResetSignal">
-<em class="property">class </em><tt class="descname">ResetSignal</tt><big>(</big><em>val</em>, <em>active</em>, <em>async</em><big>)</big><a class="headerlink" href="#myhdl.ResetSignal" title="Permalink to this definition">¶</a></dt>
+<em class="property">class </em><code class="descname">ResetSignal</code><span class="sig-paren">(</span><em>val</em>, <em>active</em>, <em>async</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.ResetSignal" title="Permalink to this definition">¶</a></dt>
 <dd><p>This Signal subclass defines reset signals. <em>val</em>, <em>active</em>, and <em>async</em>
 are mandatory arguments.
 <em>val</em> is a boolean value that specifies the intial value,
 <em>active</em> is a boolean value that specifies the active level.
 <em>async</em> is a boolean value that specifies the reset style:
-asynchronous (<tt class="docutils literal"><span class="pre">True</span></tt>) or asynchronous (<tt class="docutils literal"><span class="pre">False</span></tt>).</p>
-<p>This class should be used in conjunction with the <a class="reference internal" href="#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a>
+asynchronous (<code class="docutils literal"><span class="pre">True</span></code>) or synchronous (<code class="docutils literal"><span class="pre">False</span></code>).</p>
+<p>This class should be used in conjunction with the <a class="reference internal" href="#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a>
 decorator.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="shadow-signals">
 <h4>Shadow signals<a class="headerlink" href="#shadow-signals" title="Permalink to this headline">¶</a></h4>
 <dl class="class">
 <dt id="myhdl._SliceSignal">
-<em class="property">class </em><tt class="descname">_SliceSignal</tt><big>(</big><em>sig</em>, <em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl._SliceSignal" title="Permalink to this definition">¶</a></dt>
+<em class="property">class </em><code class="descname">_SliceSignal</code><span class="sig-paren">(</span><em>sig</em>, <em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl._SliceSignal" title="Permalink to this definition">¶</a></dt>
 <dd><p>This class implements read-only structural slicing and indexing. It creates a new
-signal that shadows the slice or index of the parent signal <em>sig</em>. If the
+shadow signal of the slice or index of the parent signal <em>sig</em>. If the
 <em>right</em> parameter is omitted, you get indexing instead of slicing.
 Parameters <em>left</em>  and <em>right</em> have the usual meaning for slice
 indices: in particular, <em>left</em> is non-inclusive but <em>right</em>
 is inclusive. <em>sig</em> should be appropriate for slicing and indexing, which
-means it should be based on <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> in practice.</p>
+means it should be based on <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> in practice.</p>
 <p>The class constructor is not intended to be used explicitly. Instead,
 use the call interface of a regular signal.The following calls are equivalent:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">sl</span> <span class="o">=</span> <span class="n">_SliceSignal</span><span class="p">(</span><span class="n">sig</span><span class="p">,</span> <span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">)</span>
 
 <span class="n">sl</span> <span class="o">=</span> <span class="n">sig</span><span class="p">(</span><span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">)</span>
 </pre></div>
 </div>
 </dd></dl>
 
 <dl class="class">
 <dt id="myhdl.ConcatSignal">
-<em class="property">class </em><tt class="descname">ConcatSignal</tt><big>(</big><em>*args</em><big>)</big><a class="headerlink" href="#myhdl.ConcatSignal" title="Permalink to this definition">¶</a></dt>
-<dd><p>This class creates a new signal that shadows the concatenation
-of its parent signal values. You can pass an arbitrary number
-of signals to the constructor. The signal arguments should be bit-oriented
-with a defined number of bits.</p>
+<em class="property">class </em><code class="descname">ConcatSignal</code><span class="sig-paren">(</span><em>*args</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.ConcatSignal" title="Permalink to this definition">¶</a></dt>
+<dd><p>This class creates a new shadow signal of the concatenation of its arguments.</p>
+<p>You can pass an arbitrary number of arguments to the constructor.  The
+arguments should be bit-oriented with a defined number of bits.  The following
+argument types are supported: <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects with a defined bit width,
+<a class="reference external" href="http://docs.python.org/library/functions.html#bool" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">bool</span></code></a> objects, signals of the previous objects, and bit strings.</p>
+<p>The new signal follows the value changes of the signal arguments. The non-signal
+arguments are used to define constant values in the concatenation.</p>
 </dd></dl>
 
 <dl class="class">
 <dt id="myhdl.TristateSignal">
-<em class="property">class </em><tt class="descname">TristateSignal</tt><big>(</big><em>val</em><big>)</big><a class="headerlink" href="#myhdl.TristateSignal" title="Permalink to this definition">¶</a></dt>
+<em class="property">class </em><code class="descname">TristateSignal</code><span class="sig-paren">(</span><em>val</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.TristateSignal" title="Permalink to this definition">¶</a></dt>
 <dd><p>This class is used to construct a new tristate signal. The
 underlying type is specified by the <em>val</em>
 parameter.
 It is a Signal subclass and has the usual attributes, with
-one exception: it doesn&#8217;t support the <tt class="docutils literal"><span class="pre">next</span></tt>
+one exception: it doesn&#8217;t support the <code class="docutils literal"><span class="pre">next</span></code>
 attribute. Consequently, direct signal assignment to a tristate
 signal is not supported.
-The initial value is the tristate value <tt class="docutils literal"><span class="pre">None</span></tt>.
+The initial value is the tristate value <code class="docutils literal"><span class="pre">None</span></code>.
 The current value of a tristate is determined by resolving the
 values from its drivers. When exactly one driver value is
-different from <tt class="docutils literal"><span class="pre">None</span></tt>, that is the resolved value; otherwise
-it is <tt class="docutils literal"><span class="pre">None</span></tt>. When more than one driver value is different
-from <tt class="docutils literal"><span class="pre">None</span></tt>, a contention warning is issued.</p>
+different from <code class="docutils literal"><span class="pre">None</span></code>, that is the resolved value; otherwise
+it is <code class="docutils literal"><span class="pre">None</span></code>. When more than one driver value is different
+from <code class="docutils literal"><span class="pre">None</span></code>, a contention warning is issued.</p>
 <p>This class has the following method:</p>
 <dl class="method">
 <dt id="myhdl.TristateSignal.driver">
-<tt class="descname">driver</tt><big>(</big><big>)</big><a class="headerlink" href="#myhdl.TristateSignal.driver" title="Permalink to this definition">¶</a></dt>
+<code class="descname">driver</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.TristateSignal.driver" title="Permalink to this definition">¶</a></dt>
 <dd><p>Returns a new driver to the tristate signal. It is initialized to
-<tt class="docutils literal"><span class="pre">None</span></tt>.  A driver object is an instance of a special
-<a class="reference internal" href="#myhdl.SignalType" title="myhdl.SignalType"><tt class="xref py py-class docutils literal"><span class="pre">SignalType</span></tt></a> subclass. In particular, its <tt class="docutils literal"><span class="pre">next</span></tt>
+<code class="docutils literal"><span class="pre">None</span></code>.  A driver object is an instance of a special
+<a class="reference internal" href="#myhdl.SignalType" title="myhdl.SignalType"><code class="xref py py-class docutils literal"><span class="pre">SignalType</span></code></a> subclass. In particular, its <code class="docutils literal"><span class="pre">next</span></code>
 attribute can be used to assign a new value to it.</p>
 </dd></dl>
 
 </dd></dl>
 
 </div>
 </div>
 <div class="section" id="myhdl-generators-and-trigger-objects">
 <span id="ref-gen"></span><h3>MyHDL generators and trigger objects<a class="headerlink" href="#myhdl-generators-and-trigger-objects" title="Permalink to this headline">¶</a></h3>
 <p id="index-0">MyHDL generators are standard Python generators with specialized
-<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> statements. In hardware description languages, the equivalent
+<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> statements. In hardware description languages, the equivalent
 statements are called  <em>sensitivity lists</em>. The general format of
-<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> statements in in MyHDL generators is:</p>
-<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> clause [, clause ...]</p>
-<p>When a generator executes a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> statement, its execution is
+<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> statements in in MyHDL generators is:</p>
+<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> clause [, clause ...]</p>
+<p>When a generator executes a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> statement, its execution is
 suspended at that point. At the same time, each <em>clause</em> is a <em>trigger object</em>
 which defines the condition upon which the generator should be resumed. However,
-per invocation of a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> statement, the generator resumes exactly
+per invocation of a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> statement, the generator resumes exactly
 once, regardless of the number of clauses. This happens on the first trigger
 that occurs.</p>
 <p>In this section, the trigger objects and their functionality will be described.</p>
 <p>Some MyHDL objects that are described elsewhere can directly be used as trigger
-objects. In particular, a <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> can be used as a trigger object. Whenever a
+objects. In particular, a <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> can be used as a trigger object. Whenever a
 signal changes value, the generator resumes. Likewise, the objects referred to
-by the signal attributes <tt class="docutils literal"><span class="pre">posedge</span></tt> and <tt class="docutils literal"><span class="pre">negedge</span></tt> are trigger objects. The
+by the signal attributes <code class="docutils literal"><span class="pre">posedge</span></code> and <code class="docutils literal"><span class="pre">negedge</span></code> are trigger objects. The
 generator resumes on the occurrence of a positive or a negative edge on the
 signal, respectively. An edge occurs when there is a change from false to true
 (positive) or vice versa (negative). For the full description of the
-<a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> class and its attributes, see section <a class="reference internal" href="#ref-sig"><em>Signals</em></a>.</p>
-<p>Furthermore, MyHDL generators can be used as clauses in <tt class="docutils literal"><span class="pre">yield</span></tt> statements.
+<a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> class and its attributes, see section <a class="reference internal" href="#ref-sig"><span>Signals</span></a>.</p>
+<p>Furthermore, MyHDL generators can be used as clauses in <code class="docutils literal"><span class="pre">yield</span></code> statements.
 Such a generator is forked, and starts operating immediately, while the original
 generator waits for it to complete. The original generator resumes when the
 forked generator returns.</p>
 <p>In addition, the following functions return trigger objects:</p>
 <dl class="function">
 <dt id="myhdl.delay">
-<tt class="descname">delay</tt><big>(</big><em>t</em><big>)</big><a class="headerlink" href="#myhdl.delay" title="Permalink to this definition">¶</a></dt>
+<code class="descname">delay</code><span class="sig-paren">(</span><em>t</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.delay" title="Permalink to this definition">¶</a></dt>
 <dd><p>Return a trigger object that specifies that the generator should resume after a
 delay <em>t</em>.</p>
 </dd></dl>
 
 <dl class="function">
 <dt id="myhdl.join">
-<tt class="descname">join</tt><big>(</big><em>arg</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.join" title="Permalink to this definition">¶</a></dt>
+<code class="descname">join</code><span class="sig-paren">(</span><em>arg</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.join" title="Permalink to this definition">¶</a></dt>
 <dd><p>Join a number of trigger objects together and return a joined trigger object.
 The effect is that the joined trigger object will trigger when <em>all</em> of its
 arguments have triggered.</p>
 </dd></dl>
 
-<p>Finally, as a special case, the Python <tt class="docutils literal"><span class="pre">None</span></tt> object can be present in a
-<tt class="docutils literal"><span class="pre">yield</span></tt> statement. It is the do-nothing trigger object. The generator
-immediately resumes, as if no <tt class="docutils literal"><span class="pre">yield</span></tt> statement were present. This can be
-useful if the <tt class="docutils literal"><span class="pre">yield</span></tt> statement also has generator clauses: those generators
+<p>Finally, as a special case, the Python <code class="docutils literal"><span class="pre">None</span></code> object can be present in a
+<code class="docutils literal"><span class="pre">yield</span></code> statement. It is the do-nothing trigger object. The generator
+immediately resumes, as if no <code class="docutils literal"><span class="pre">yield</span></code> statement were present. This can be
+useful if the <code class="docutils literal"><span class="pre">yield</span></code> statement also has generator clauses: those generators
 are forked, while the original generator resumes immediately.</p>
 </div>
 <div class="section" id="decorator-functions">
 <span id="ref-deco"></span><h3>Decorator functions<a class="headerlink" href="#decorator-functions" title="Permalink to this headline">¶</a></h3>
 <p>MyHDL defines a number of decorator functions, that make it easier to create
 generators from local generator functions.</p>
 <dl class="function">
 <dt id="myhdl.instance">
-<tt class="descname">instance</tt><big>(</big><big>)</big><a class="headerlink" href="#myhdl.instance" title="Permalink to this definition">¶</a></dt>
-<dd><p>The <a class="reference internal" href="#myhdl.instance" title="myhdl.instance"><tt class="xref py py-func docutils literal"><span class="pre">instance()</span></tt></a> decorator is the most general decorator.  It automatically
+<code class="descname">instance</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.instance" title="Permalink to this definition">¶</a></dt>
+<dd><p>The <a class="reference internal" href="#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal"><span class="pre">instance()</span></code></a> decorator is the most general decorator.  It automatically
 creates a generator by calling the decorated generator function.</p>
 <p>It is used as follows:</p>
-<div class="highlight-python"><pre>def top(...):
+<div class="highlight-python"><div class="highlight"><pre>def top(...):
     ...
     @instance
     def inst():
         &lt;generator body&gt;
     ...
-    return inst, ...</pre>
+    return inst, ...
+</pre></div>
 </div>
 <p>This is equivalent to:</p>
-<div class="highlight-python"><pre>def top(...):
+<div class="highlight-python"><div class="highlight"><pre>def top(...):
     ...
     def _gen_func():
         &lt;generator body&gt;
     ...
     inst = _gen_func()
     ...
-    return inst, ...</pre>
+    return inst, ...
+</pre></div>
 </div>
 </dd></dl>
 
 <dl class="function">
 <dt id="myhdl.always">
-<tt class="descname">always</tt><big>(</big><em>arg</em><span class="optional">[</span>, <em>*args</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.always" title="Permalink to this definition">¶</a></dt>
-<dd><p>The <a class="reference internal" href="#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a> decorator is a specialized decorator that targets a widely
+<code class="descname">always</code><span class="sig-paren">(</span><em>arg</em><span class="optional">[</span>, <em>*args</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.always" title="Permalink to this definition">¶</a></dt>
+<dd><p>The <a class="reference internal" href="#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a> decorator is a specialized decorator that targets a widely
 used coding pattern. It is used as follows:</p>
-<div class="highlight-python"><pre>def top(...):
+<div class="highlight-python"><div class="highlight"><pre>def top(...):
     ...
     @always(event1, event2, ...)
     def inst()
         &lt;body&gt;
     ...
-    return inst, ...</pre>
+    return inst, ...
+</pre></div>
 </div>
 <p>This is equivalent to the following:</p>
-<div class="highlight-python"><pre>def top(...):
+<div class="highlight-python"><div class="highlight"><pre>def top(...):
     ...
     def _func():
         &lt;body&gt;
 
     def _gen_func()
         while True:
             yield event1, event2, ...
             _func()
     ...
     inst = _gen_func()
     ...
-    return inst, ...</pre>
+    return inst, ...
+</pre></div>
 </div>
 <p>The argument list of the decorator corresponds to the sensitivity list. Only
 signals, edge specifiers, or delay objects are allowed. The decorated function
 should be a classic function.</p>
 </dd></dl>
 
 <dl class="function">
 <dt id="myhdl.always_comb">
-<tt class="descname">always_comb</tt><big>(</big><big>)</big><a class="headerlink" href="#myhdl.always_comb" title="Permalink to this definition">¶</a></dt>
-<dd><p>The <a class="reference internal" href="#myhdl.always_comb" title="myhdl.always_comb"><tt class="xref py py-func docutils literal"><span class="pre">always_comb()</span></tt></a> decorator is used to describe combinatorial logic.</p>
-<div class="highlight-python"><pre>def top(...):
+<code class="descname">always_comb</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.always_comb" title="Permalink to this definition">¶</a></dt>
+<dd><p>The <a class="reference internal" href="#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal"><span class="pre">always_comb()</span></code></a> decorator is used to describe combinatorial logic.</p>
+<div class="highlight-python"><div class="highlight"><pre>def top(...):
     ...
     @always_comb
     def comb_inst():
         &lt;combinatorial body&gt;
     ...
-    return comb_inst, ...</pre>
+    return comb_inst, ...
+</pre></div>
 </div>
-<p>The <a class="reference internal" href="#myhdl.always_comb" title="myhdl.always_comb"><tt class="xref py py-func docutils literal"><span class="pre">always_comb()</span></tt></a> decorator infers the inputs of the combinatorial logic
+<p>The <a class="reference internal" href="#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal"><span class="pre">always_comb()</span></code></a> decorator infers the inputs of the combinatorial logic
 and the corresponding sensitivity list automatically. The decorated function
 should be a classic function.</p>
 </dd></dl>
 
 <dl class="function">
 <dt id="myhdl.always_seq">
-<tt class="descname">always_seq</tt><big>(</big><em>edge</em>, <em>reset</em><big>)</big><a class="headerlink" href="#myhdl.always_seq" title="Permalink to this definition">¶</a></dt>
-<dd><p>The <a class="reference internal" href="#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a> decorator is used to describe sequential (clocked) logic.</p>
-<p>The <em>edge</em> parameter should be a clock edge (<tt class="docutils literal"><span class="pre">clock.posedge</span></tt> or <tt class="docutils literal"><span class="pre">clock.negedge</span></tt>).
-The <em>reset</em> parameter should a <a class="reference internal" href="#myhdl.ResetSignal" title="myhdl.ResetSignal"><tt class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></tt></a> object.</p>
+<code class="descname">always_seq</code><span class="sig-paren">(</span><em>edge</em>, <em>reset</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.always_seq" title="Permalink to this definition">¶</a></dt>
+<dd><p>The <a class="reference internal" href="#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a> decorator is used to describe sequential (clocked) logic.</p>
+<p>The <em>edge</em> parameter should be a clock edge (<code class="docutils literal"><span class="pre">clock.posedge</span></code> or <code class="docutils literal"><span class="pre">clock.negedge</span></code>).
+The <em>reset</em> parameter should a <a class="reference internal" href="#myhdl.ResetSignal" title="myhdl.ResetSignal"><code class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></code></a> object.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="myhdl-data-types">
 <h3>MyHDL data types<a class="headerlink" href="#myhdl-data-types" title="Permalink to this headline">¶</a></h3>
 <p>MyHDL defines a number of data types that are useful for hardware description.</p>
 <div class="section" id="the-intbv-class">
-<span id="ref-intbv"></span><h4>The <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> class<a class="headerlink" href="#the-intbv-class" title="Permalink to this headline">¶</a></h4>
+<span id="ref-intbv"></span><h4>The <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> class<a class="headerlink" href="#the-intbv-class" title="Permalink to this headline">¶</a></h4>
 <dl class="class">
 <dt id="myhdl.intbv">
-<em class="property">class </em><tt class="descname">intbv</tt><big>(</big><em>[val=0] [, min=None]  [, max=None]</em><big>)</big><a class="headerlink" href="#myhdl.intbv" title="Permalink to this definition">¶</a></dt>
-<dd><p>This class represents <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt>-like objects with some
+<em class="property">class </em><code class="descname">intbv</code><span class="sig-paren">(</span><em>[val=0] [, min=None]  [, max=None]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.intbv" title="Permalink to this definition">¶</a></dt>
+<dd><p>This class represents <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a>-like objects with some
 additional features that make it suitable for hardware
 design.</p>
-<p>The <em>val</em> argument can be an <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt>, a
-<tt class="xref py py-class docutils literal"><span class="pre">long</span></tt>, an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> or a bit string (a string with
+<p>The <em>val</em> argument can be an <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a>, a
+<a class="reference external" href="http://docs.python.org/library/functions.html#long" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">long</span></code></a>, an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> or a bit string (a string with
 only &#8216;0&#8217;s or &#8216;1&#8217;s). For a bit string argument, the value is
-calculated as in <tt class="docutils literal"><span class="pre">int(bitstring,</span> <span class="pre">2)</span></tt>.  The optional <em>min</em> and
+calculated as in <code class="docutils literal"><span class="pre">int(bitstring,</span> <span class="pre">2)</span></code>.  The optional <em>min</em> and
 <em>max</em> arguments can be used to specify the minimum and maximum
-value of the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object. As in standard Python
+value of the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object. As in standard Python
 practice for ranges, the minimum value is inclusive and the
 maximum value is exclusive.</p>
-<p>The minimum and maximum values of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object are
+<p>The minimum and maximum values of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object are
 available as attributes:</p>
 <dl class="attribute">
 <dt id="myhdl.intbv.min">
-<tt class="descname">min</tt><a class="headerlink" href="#myhdl.intbv.min" title="Permalink to this definition">¶</a></dt>
-<dd><p>Read-only attribute that is the minimum value (inclusive) of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>,
+<code class="descname">min</code><a class="headerlink" href="#myhdl.intbv.min" title="Permalink to this definition">¶</a></dt>
+<dd><p>Read-only attribute that is the minimum value (inclusive) of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>,
 or <em>None</em> for no minimum.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.intbv.max">
-<tt class="descname">max</tt><a class="headerlink" href="#myhdl.intbv.max" title="Permalink to this definition">¶</a></dt>
-<dd><p>Read-only attribute that is the maximum value (exclusive) of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>,
+<code class="descname">max</code><a class="headerlink" href="#myhdl.intbv.max" title="Permalink to this definition">¶</a></dt>
+<dd><p>Read-only attribute that is the maximum value (exclusive) of an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>,
 or <em>None</em> for no  maximum.</p>
 </dd></dl>
 
 <dl class="method">
 <dt id="myhdl.intbv.signed">
-<tt class="descname">signed</tt><big>(</big><big>)</big><a class="headerlink" href="#myhdl.intbv.signed" title="Permalink to this definition">¶</a></dt>
+<code class="descname">signed</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.intbv.signed" title="Permalink to this definition">¶</a></dt>
 <dd><p>Interpretes the msb bit as as sign bit and extends it into the higher-order
 bits of the underlying object value. The msb bit is the highest-order bit
 within the object&#8217;s bit width.</p>
 </dd></dl>
 
 <table class="docutils field-list" frame="void" rules="none">
 <col class="field-name" />
@@ -583,345 +583,372 @@
 <tbody valign="top">
 <tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body">integer</td>
 </tr>
 </tbody>
 </table>
 </dd></dl>
 
-<p>Unlike <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> objects, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects are mutable; this is also
+<p>Unlike <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> objects, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects are mutable; this is also
 the reason for their existence. Mutability is needed to support assignment to
 indexes and slices, as is common in hardware design. For the same reason,
-<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> is not a subclass from <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt>, even though <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt>
+<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> is not a subclass from <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a>, even though <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a>
 provides most of the desired functionality. (It is not possible to derive a
 mutable subtype from an immutable base type.)</p>
-<p>An <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object supports the same comparison, numeric, bitwise,
-logical, and conversion operations as <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> objects. See
+<p>An <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object supports the same comparison, numeric, bitwise,
+logical, and conversion operations as <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> objects. See
 <a class="reference external" href="http://www.python.org/doc/current/lib/typesnumeric.html">http://www.python.org/doc/current/lib/typesnumeric.html</a> for more information on
-such operations. In all binary operations, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects can work
-together with <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> objects. For mixed-type numeric operations, the
-result type is an <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> or a <tt class="xref py py-class docutils literal"><span class="pre">long</span></tt>. For mixed-type bitwise
-operations, the result type is an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>.</p>
-<p>In addition, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> supports a number of sequence operators.
-In particular, the <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">len()</span></tt></a> function returns the object&#8217;s bit width. Furthermore,
-<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects support indexing and slicing operations:</p>
+such operations. In all binary operations, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects can work
+together with <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> objects. For mixed-type numeric operations, the
+result type is an <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> or a <a class="reference external" href="http://docs.python.org/library/functions.html#long" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">long</span></code></a>. For mixed-type bitwise
+operations, the result type is an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>.</p>
+<p>In addition, <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> supports a number of sequence operators.
+In particular, the <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">len()</span></code></a> function returns the object&#8217;s bit width. Furthermore,
+<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects support indexing and slicing operations:</p>
 <table border="1" class="docutils">
 <colgroup>
 <col width="29%" />
 <col width="57%" />
 <col width="14%" />
 </colgroup>
 <thead valign="bottom">
 <tr class="row-odd"><th class="head">Operation</th>
 <th class="head">Result</th>
 <th class="head">Notes</th>
 </tr>
 </thead>
 <tbody valign="top">
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">bv[i]</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">bv[i]</span></code></td>
 <td>item <em>i</em> of <em>bv</em></td>
 <td>(1)</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">bv[i]</span> <span class="pre">=</span> <span class="pre">x</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">bv[i]</span> <span class="pre">=</span> <span class="pre">x</span></code></td>
 <td>item <em>i</em> of <em>bv</em> is replaced by
 <em>x</em></td>
 <td>(1)</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">bv[i:j]</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">bv[i:j]</span></code></td>
 <td>slice of <em>bv</em> from <em>i</em> downto
 <em>j</em></td>
 <td>(2)(3)</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">bv[i:j]</span> <span class="pre">=</span> <span class="pre">t</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">bv[i:j]</span> <span class="pre">=</span> <span class="pre">t</span></code></td>
 <td>slice of <em>bv</em> from <em>i</em> downto
 <em>j</em> is replaced by <em>t</em></td>
 <td>(2)(4)</td>
 </tr>
 </tbody>
 </table>
 <ol class="arabic simple">
 <li>Indexing follows the most common hardware design conventions: the lsb bit is the
 rightmost bit, and it has index 0. This has the following desirable property: if
-the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> value is decomposed as a sum of powers of 2, the bit with
-index <em>i</em> corresponds to the term <tt class="docutils literal"><span class="pre">2**i</span></tt>.</li>
+the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> value is decomposed as a sum of powers of 2, the bit with
+index <em>i</em> corresponds to the term <code class="docutils literal"><span class="pre">2**i</span></code>.</li>
 <li>In contrast to standard Python sequencing conventions, slicing range are
 downward. This is a consequence of the indexing convention, combined with the
 common convention that the most significant digits of a number are the leftmost
 ones. The Python convention of half-open ranges is followed: the bit with the
 highest index is not included. However, it is the <em>leftmost</em> bit in this case.
 As in standard Python, this takes care of one-off issues in many practical
-cases: in particular, <tt class="docutils literal"><span class="pre">bv[i:]</span></tt> returns <em>i</em> bits; <tt class="docutils literal"><span class="pre">bv[i:j]</span></tt> has <tt class="docutils literal"><span class="pre">i-j</span></tt> bits.
-When the low index <em>j</em> is omitted, it defaults to <tt class="docutils literal"><span class="pre">0</span></tt>. When the high index <em>i</em>
+cases: in particular, <code class="docutils literal"><span class="pre">bv[i:]</span></code> returns <em>i</em> bits; <code class="docutils literal"><span class="pre">bv[i:j]</span></code> has <code class="docutils literal"><span class="pre">i-j</span></code> bits.
+When the low index <em>j</em> is omitted, it defaults to <code class="docutils literal"><span class="pre">0</span></code>. When the high index <em>i</em>
 is omitted, it means &#8220;all&#8221; higher order bits.</li>
 <li>The object returned from a slicing access operation is always a positive
-<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>; higher order bits are implicitly assumed to be zero. The bit
+<a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>; higher order bits are implicitly assumed to be zero. The bit
 width is implicitly stored in the return object, so that it can be used in
 concatenations and as an iterator. In addition, for a bit width w, the <em>min</em> and
-<em>max</em> attributes are implicitly set to <tt class="docutils literal"><span class="pre">0</span></tt> and <tt class="docutils literal"><span class="pre">2**w</span></tt>, respectively.</li>
+<em>max</em> attributes are implicitly set to <code class="docutils literal"><span class="pre">0</span></code> and <code class="docutils literal"><span class="pre">2**w</span></code>, respectively.</li>
 <li>When setting a slice to a value, it is checked whether the slice is wide enough.</li>
 </ol>
-<p>In addition, an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object supports the iterator protocol. This makes
+<p>In addition, an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object supports the iterator protocol. This makes
 it possible to iterate over all its bits, from the high index to index 0. This
-is only possible for <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects with a defined bit width.</p>
+is only possible for <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects with a defined bit width.</p>
 </div>
 <div class="section" id="the-modbv-class">
-<span id="ref-modvb"></span><h4>The <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> class<a class="headerlink" href="#the-modbv-class" title="Permalink to this headline">¶</a></h4>
+<span id="ref-modvb"></span><h4>The <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> class<a class="headerlink" href="#the-modbv-class" title="Permalink to this headline">¶</a></h4>
 <dl class="class">
 <dt id="myhdl.modbv">
-<em class="property">class </em><tt class="descname">modbv</tt><big>(</big><em>[val=0] [, min=None]  [, max=None]</em><big>)</big><a class="headerlink" href="#myhdl.modbv" title="Permalink to this definition">¶</a></dt>
-<dd><p>The <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> class implements modular bit vector types.</p>
-<p>It is implemented as a subclass of <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>
+<em class="property">class </em><code class="descname">modbv</code><span class="sig-paren">(</span><em>[val=0] [, min=None]  [, max=None]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.modbv" title="Permalink to this definition">¶</a></dt>
+<dd><p>The <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> class implements modular bit vector types.</p>
+<p>It is implemented as a subclass of <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>
 and supports the same parameters and operators.
 The difference is in the handling of the <em>min</em> and <em>max</em> boundaries.
 Instead of throwing an exception when those constraints are exceeded,
-the value of <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> objects wraps around according to the
+the value of <a class="reference internal" href="#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> objects wraps around according to the
 following formula:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">%</span> <span class="p">(</span><span class="nb">max</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">+</span> <span class="nb">min</span>
 </pre></div>
 </div>
 <p>This formula is a generalization of modulo wrap-around behavior that
 is often useful when describing hardware system behavior.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="the-enum-factory-function">
-<h4>The <a class="reference internal" href="#myhdl.enum" title="myhdl.enum"><tt class="xref py py-func docutils literal"><span class="pre">enum()</span></tt></a> factory function<a class="headerlink" href="#the-enum-factory-function" title="Permalink to this headline">¶</a></h4>
+<h4>The <a class="reference internal" href="#myhdl.enum" title="myhdl.enum"><code class="xref py py-func docutils literal"><span class="pre">enum()</span></code></a> factory function<a class="headerlink" href="#the-enum-factory-function" title="Permalink to this headline">¶</a></h4>
 <dl class="function">
 <dt id="myhdl.enum">
-<tt class="descname">enum</tt><big>(</big><em>arg [, arg ...] [, encoding='binary']</em><big>)</big><a class="headerlink" href="#myhdl.enum" title="Permalink to this definition">¶</a></dt>
+<code class="descname">enum</code><span class="sig-paren">(</span><em>arg [, arg ...] [, encoding='binary']</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.enum" title="Permalink to this definition">¶</a></dt>
 <dd><p>Returns an enumeration type.</p>
 <p>The arguments should be string literals that represent the desired names of the
 enumeration type attributes.  The returned type should be assigned to a type
 name.  For example:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">t_EnumType</span> <span class="o">=</span> <span class="n">enum</span><span class="p">(</span><span class="s">&#39;ATTR_NAME_1&#39;</span><span class="p">,</span> <span class="s">&#39;ATTR_NAME_2&#39;</span><span class="p">,</span> <span class="o">...</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>The enumeration type identifiers are available as attributes of the type name,
-for example: <tt class="docutils literal"><span class="pre">t_EnumType.ATTR_NAME_1</span></tt></p>
+for example: <code class="docutils literal"><span class="pre">t_EnumType.ATTR_NAME_1</span></code></p>
 <p>The optional keyword argument <em>encoding</em> specifies the encoding scheme used in
-Verilog output. The available encodings are <tt class="docutils literal"><span class="pre">'binary'</span></tt>, <tt class="docutils literal"><span class="pre">'one_hot'</span></tt>, and
-<tt class="docutils literal"><span class="pre">'one_cold'</span></tt>.</p>
+Verilog output. The available encodings are <code class="docutils literal"><span class="pre">'binary'</span></code>, <code class="docutils literal"><span class="pre">'one_hot'</span></code>, and
+<code class="docutils literal"><span class="pre">'one_cold'</span></code>.</p>
 </dd></dl>
 
 </div>
 </div>
 <div class="section" id="modeling-support-functions">
 <span id="ref-model-misc"></span><h3>Modeling support functions<a class="headerlink" href="#modeling-support-functions" title="Permalink to this headline">¶</a></h3>
 <p>MyHDL defines a number of additional support functions that are
 useful for hardware description.</p>
 <div class="section" id="bin">
-<h4><a class="reference internal" href="#myhdl.bin" title="myhdl.bin"><tt class="xref py py-func docutils literal"><span class="pre">bin()</span></tt></a><a class="headerlink" href="#bin" title="Permalink to this headline">¶</a></h4>
+<h4><a class="reference internal" href="#myhdl.bin" title="myhdl.bin"><code class="xref py py-func docutils literal"><span class="pre">bin()</span></code></a><a class="headerlink" href="#bin" title="Permalink to this headline">¶</a></h4>
 <dl class="function">
 <dt id="myhdl.bin">
-<tt class="descname">bin</tt><big>(</big><em>num</em><span class="optional">[</span>, <em>width</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.bin" title="Permalink to this definition">¶</a></dt>
+<code class="descname">bin</code><span class="sig-paren">(</span><em>num</em><span class="optional">[</span>, <em>width</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.bin" title="Permalink to this definition">¶</a></dt>
 <dd><p>Returns a bit string representation. If the optional <em>width</em> is provided, and if
 it is larger than the width of the default representation, the bit string is
 padded with the sign bit.</p>
-<p>This function complements the standard Python conversion functions <tt class="docutils literal"><span class="pre">hex</span></tt> and
-<tt class="docutils literal"><span class="pre">oct</span></tt>. A binary string representation is often useful in hardware design.</p>
+<p>This function complements the standard Python conversion functions <code class="docutils literal"><span class="pre">hex</span></code> and
+<code class="docutils literal"><span class="pre">oct</span></code>. A binary string representation is often useful in hardware design.</p>
 <table class="docutils field-list" frame="void" rules="none">
 <col class="field-name" />
 <col class="field-body" />
 <tbody valign="top">
-<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body">string</td>
+<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body"><a class="reference external" href="http://docs.python.org/library/string.html#module-string" title="(in Python v2.7)">string</a></td>
 </tr>
 </tbody>
 </table>
 </dd></dl>
 
 </div>
 <div class="section" id="concat">
-<h4><a class="reference internal" href="#myhdl.concat" title="myhdl.concat"><tt class="xref py py-func docutils literal"><span class="pre">concat()</span></tt></a><a class="headerlink" href="#concat" title="Permalink to this headline">¶</a></h4>
+<h4><a class="reference internal" href="#myhdl.concat" title="myhdl.concat"><code class="xref py py-func docutils literal"><span class="pre">concat()</span></code></a><a class="headerlink" href="#concat" title="Permalink to this headline">¶</a></h4>
 <dl class="function">
 <dt id="myhdl.concat">
-<tt class="descname">concat</tt><big>(</big><em>base</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.concat" title="Permalink to this definition">¶</a></dt>
-<dd><p>Returns an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object formed by concatenating the arguments.</p>
-<p>The following argument types are supported: <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects with a
-defined bit width, <tt class="xref py py-class docutils literal"><span class="pre">bool</span></tt> objects, signals of the previous objects, and
-bit strings. All these objects have a defined bit width. The first argument
-<em>base</em> is special as it doesn&#8217;t need to have a defined bit width. In addition to
-the previously mentioned objects, unsized <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>, <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> and
-<tt class="xref py py-class docutils literal"><span class="pre">long</span></tt> objects are supported, as well as signals of such objects.</p>
+<code class="descname">concat</code><span class="sig-paren">(</span><em>base</em><span class="optional">[</span>, <em>arg ...</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.concat" title="Permalink to this definition">¶</a></dt>
+<dd><p>Returns an <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object formed by concatenating the arguments.</p>
+<p>The following argument types are supported: <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects with a
+defined bit width, <a class="reference external" href="http://docs.python.org/library/functions.html#bool" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">bool</span></code></a> objects, signals of the previous objects, and
+bit strings. All these objects have a defined bit width.</p>
+<p>The first argument <em>base</em> is special as it does not need to have a
+defined bit width. In addition to
+the previously mentioned objects, unsized <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>, <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> and
+<a class="reference external" href="http://docs.python.org/library/functions.html#long" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">long</span></code></a> objects are supported, as well as signals of such objects.</p>
 <table class="docutils field-list" frame="void" rules="none">
 <col class="field-name" />
 <col class="field-body" />
 <tbody valign="top">
-<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body"><a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a></td>
+<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body"><a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a></td>
 </tr>
 </tbody>
 </table>
 </dd></dl>
 
 </div>
 <div class="section" id="downrange">
-<h4><a class="reference internal" href="#myhdl.downrange" title="myhdl.downrange"><tt class="xref py py-func docutils literal"><span class="pre">downrange()</span></tt></a><a class="headerlink" href="#downrange" title="Permalink to this headline">¶</a></h4>
+<h4><a class="reference internal" href="#myhdl.downrange" title="myhdl.downrange"><code class="xref py py-func docutils literal"><span class="pre">downrange()</span></code></a><a class="headerlink" href="#downrange" title="Permalink to this headline">¶</a></h4>
 <dl class="function">
 <dt id="myhdl.downrange">
-<tt class="descname">downrange</tt><big>(</big><em>high</em><span class="optional">[</span>, <em>low=0</em><span class="optional">]</span><big>)</big><a class="headerlink" href="#myhdl.downrange" title="Permalink to this definition">¶</a></dt>
+<code class="descname">downrange</code><span class="sig-paren">(</span><em>high</em><span class="optional">[</span>, <em>low=0</em><span class="optional">]</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.downrange" title="Permalink to this definition">¶</a></dt>
 <dd><p>Generates a downward range list of integers.</p>
-<p>This function is modeled after the standard <tt class="docutils literal"><span class="pre">range</span></tt> function, but works in the
+<p>This function is modeled after the standard <code class="docutils literal"><span class="pre">range</span></code> function, but works in the
 downward direction. The returned interval is half-open, with the <em>high</em> index
 not included. <em>low</em> is optional and defaults to zero.  This function is
-especially useful in conjunction with the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> class, that also works
+especially useful in conjunction with the <a class="reference internal" href="#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> class, that also works
 with downward indexing.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="instances">
-<h4><a class="reference internal" href="#myhdl.instances" title="myhdl.instances"><tt class="xref py py-func docutils literal"><span class="pre">instances()</span></tt></a><a class="headerlink" href="#instances" title="Permalink to this headline">¶</a></h4>
+<h4><a class="reference internal" href="#myhdl.instances" title="myhdl.instances"><code class="xref py py-func docutils literal"><span class="pre">instances()</span></code></a><a class="headerlink" href="#instances" title="Permalink to this headline">¶</a></h4>
 <dl class="function">
 <dt id="myhdl.instances">
-<tt class="descname">instances</tt><big>(</big><big>)</big><a class="headerlink" href="#myhdl.instances" title="Permalink to this definition">¶</a></dt>
+<code class="descname">instances</code><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.instances" title="Permalink to this definition">¶</a></dt>
 <dd><p>Looks up all MyHDL instances in the local name space and returns them in a list.</p>
 <table class="docutils field-list" frame="void" rules="none">
 <col class="field-name" />
 <col class="field-body" />
 <tbody valign="top">
-<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body">list</td>
+<tr class="field-odd field"><th class="field-name">Return type:</th><td class="field-body"><a class="reference external" href="http://docs.python.org/library/functions.html#list" title="(in Python v2.7)">list</a></td>
 </tr>
 </tbody>
 </table>
 </dd></dl>
 
 </div>
 </div>
 </div>
 <div class="section" id="co-simulation">
 <span id="ref-cosim"></span><h2>Co-simulation<a class="headerlink" href="#co-simulation" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="myhdl">
 <span id="ref-cosim-myhdl"></span><h3>MyHDL<a class="headerlink" href="#myhdl" title="Permalink to this headline">¶</a></h3>
 <dl class="class">
 <dt id="myhdl.Cosimulation">
-<em class="property">class </em><tt class="descname">Cosimulation</tt><big>(</big><em>exe</em>, <em>**kwargs</em><big>)</big><a class="headerlink" href="#myhdl.Cosimulation" title="Permalink to this definition">¶</a></dt>
+<em class="property">class </em><code class="descname">Cosimulation</code><span class="sig-paren">(</span><em>exe</em>, <em>**kwargs</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.Cosimulation" title="Permalink to this definition">¶</a></dt>
 <dd><p>Class to construct a new Cosimulation object.</p>
-<p>The <em>exe</em> argument is a command string to execute an HDL simulation. The
-<em>kwargs</em> keyword arguments provide a named association between signals (regs &amp;
+<p>The <em>exe</em> argument is the command to execute an HDL simulation, which can be
+either a string of the entire command line or a list of strings.
+In the latter case, the first element is the executable, and subsequent elements
+are program arguments. Providing a list of arguments allows Python to correctly
+handle spaces or other characters in program arguments.</p>
+<p>The <em>kwargs</em> keyword arguments provide a named association between signals (regs &amp;
 nets) in the HDL simulator and signals in the MyHDL simulator. Each keyword
-should be a name listed in a <tt class="docutils literal"><span class="pre">$to_myhdl</span></tt> or <tt class="docutils literal"><span class="pre">$from_myhdl</span></tt> call in the HDL
-code. Each argument should be a <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> declared in the MyHDL code.</p>
+should be a name listed in a <code class="docutils literal"><span class="pre">$to_myhdl</span></code> or <code class="docutils literal"><span class="pre">$from_myhdl</span></code> call in the HDL
+code. Each argument should be a <a class="reference internal" href="#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> declared in the MyHDL code.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="verilog">
 <span id="ref-cosim-verilog"></span><h3>Verilog<a class="headerlink" href="#verilog" title="Permalink to this headline">¶</a></h3>
 <dl class="function">
 <dt>
-<tt class="descname">$to_myhdl(arg, [, arg ...])</tt></dt>
+<code class="descname">$to_myhdl(arg, [, arg ...])</code></dt>
 <dd><p>Task that defines which signals (regs &amp; nets) should be read by the MyHDL
 simulator. This task should be called at the start of the simulation.</p>
 </dd></dl>
 
 <dl class="function">
 <dt>
-<tt class="descname">$from_myhdl(arg, [, arg ...])</tt></dt>
+<code class="descname">$from_myhdl(arg, [, arg ...])</code></dt>
 <dd><p>Task that defines which signals should be driven by the MyHDL simulator. In
 Verilog, only regs can be specified. This task should be called at the start of
 the simulation.</p>
 </dd></dl>
 
 </div>
 </div>
 <div class="section" id="conversion-to-verilog-and-vhdl">
 <span id="ref-conv"></span><h2>Conversion to Verilog and VHDL<a class="headerlink" href="#conversion-to-verilog-and-vhdl" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="conversion">
 <span id="ref-conv-conv"></span><h3>Conversion<a class="headerlink" href="#conversion" title="Permalink to this headline">¶</a></h3>
 <dl class="function">
 <dt id="myhdl.toVerilog">
-<tt class="descname">toVerilog</tt><big>(</big><em>func [, *args] [, **kwargs]</em><big>)</big><a class="headerlink" href="#myhdl.toVerilog" title="Permalink to this definition">¶</a></dt>
+<code class="descname">toVerilog</code><span class="sig-paren">(</span><em>func [, *args] [, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.toVerilog" title="Permalink to this definition">¶</a></dt>
 <dd><blockquote>
 <div><p>Converts a MyHDL design instance to equivalent Verilog code, and also generates
 a test bench to verify it. <em>func</em> is a function that returns an instance.
-<a class="reference internal" href="#myhdl.toVerilog" title="myhdl.toVerilog"><tt class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></tt></a> calls <em>func</em> under its control and passes <em>*args</em> and
+<a class="reference internal" href="#myhdl.toVerilog" title="myhdl.toVerilog"><code class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></code></a> calls <em>func</em> under its control and passes <em>*args</em> and
 <em>**kwargs</em> to the call.</p>
-<p>The return value is the same as would be returned by the call <tt class="docutils literal"><span class="pre">func(*args,</span>
-<span class="pre">**kwargs)</span></tt>. It should be assigned to an instance name.</p>
+<p>The return value is the same as would be returned by the call <code class="docutils literal"><span class="pre">func(*args,</span>
+<span class="pre">**kwargs)</span></code>. It should be assigned to an instance name.</p>
 <p>The top-level instance name and the basename of the Verilog output filename is
-<tt class="docutils literal"><span class="pre">func.func_name</span></tt> by default.</p>
+<code class="docutils literal"><span class="pre">func.func_name</span></code> by default.</p>
 <p>For more information about the restrictions on convertible MyHDL code, see
-section <a class="reference internal" href="conversion.html#conv-subset"><em>The convertible subset</em></a> in Chapter <a class="reference internal" href="conversion.html#conv"><em>Conversion to Verilog and VHDL</em></a>.</p>
+section <a class="reference internal" href="conversion.html#conv-subset"><span>The convertible subset</span></a> in Chapter <a class="reference internal" href="conversion.html#conv"><span>Conversion to Verilog and VHDL</span></a>.</p>
 </div></blockquote>
-<p><a class="reference internal" href="#myhdl.toVerilog" title="myhdl.toVerilog"><tt class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></tt></a> has the following attribute:</p>
+<p><a class="reference internal" href="#myhdl.toVerilog" title="myhdl.toVerilog"><code class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></code></a> has the following attribute:</p>
 <dl class="attribute">
 <dt>
-<tt class="descname">name</tt></dt>
+<code class="descname">name</code></dt>
 <dd><p>This attribute is used to overwrite the default top-level instance name and the
 basename of the Verilog output filename.</p>
 </dd></dl>
 
 <dl class="attribute">
+<dt id="myhdl.directory">
+<code class="descname">directory</code><a class="headerlink" href="#myhdl.directory" title="Permalink to this definition">¶</a></dt>
+<dd><p>This attribute is used to set the directory to which converted verilog
+files are written. By default, the current working directory is used.</p>
+</dd></dl>
+
+<dl class="attribute">
 <dt>
-<tt class="descname">timescale</tt></dt>
+<code class="descname">timescale</code></dt>
 <dd><p>This attribute is used to set the timescale in Verilog format. The assigned value
 should be a string. The default timescale is &#8220;1ns/10ps&#8221;.</p>
 </dd></dl>
 
 </dd></dl>
 
 <dl class="function">
 <dt id="myhdl.toVHDL">
-<tt class="descname">toVHDL</tt><big>(</big><em>func[, *args][, **kwargs]</em><big>)</big><a class="headerlink" href="#myhdl.toVHDL" title="Permalink to this definition">¶</a></dt>
+<code class="descname">toVHDL</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.toVHDL" title="Permalink to this definition">¶</a></dt>
 <dd><p>Converts a MyHDL design instance to equivalent VHDL
-code. <em>func</em> is a function that returns an instance. <a class="reference internal" href="#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a>
+code. <em>func</em> is a function that returns an instance. <a class="reference internal" href="#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a>
 calls <em>func</em> under its control and passes <em>*args</em> and
 <em>**kwargs</em> to the call.</p>
 <p>The return value is the same as would be returned by the call
-<tt class="docutils literal"><span class="pre">func(*args,</span> <span class="pre">**kwargs)</span></tt>. It can be assigned to an instance name.
+<code class="docutils literal"><span class="pre">func(*args,</span> <span class="pre">**kwargs)</span></code>. It can be assigned to an instance name.
 The top-level instance name and the basename of the Verilog
-output filename is <tt class="docutils literal"><span class="pre">func.func_name</span></tt> by default.</p>
-<p><a class="reference internal" href="#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a> has the following attributes:</p>
+output filename is <code class="docutils literal"><span class="pre">func.func_name</span></code> by default.</p>
+<p><a class="reference internal" href="#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a> has the following attributes:</p>
 <dl class="attribute">
 <dt>
-<tt class="descname">name</tt></dt>
+<code class="descname">name</code></dt>
 <dd><p>This attribute is used to overwrite the default top-level
 instance name and the basename of the VHDL output.</p>
 </dd></dl>
 
 <dl class="attribute">
+<dt>
+<code class="descname">directory</code></dt>
+<dd><p>This attribute is used to set the directory to which converted VHDL
+files are written. By default, the current working directory is used.</p>
+</dd></dl>
+
+<dl class="attribute">
 <dt id="myhdl.component_declarations">
-<tt class="descname">component_declarations</tt><a class="headerlink" href="#myhdl.component_declarations" title="Permalink to this definition">¶</a></dt>
+<code class="descname">component_declarations</code><a class="headerlink" href="#myhdl.component_declarations" title="Permalink to this definition">¶</a></dt>
 <dd><p>This attribute can be used to add component declarations to the
 VHDL output. When a string is assigned to it, it will be copied
 to the appropriate place in the output file.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.library">
-<tt class="descname">library</tt><a class="headerlink" href="#myhdl.library" title="Permalink to this definition">¶</a></dt>
+<code class="descname">library</code><a class="headerlink" href="#myhdl.library" title="Permalink to this definition">¶</a></dt>
 <dd><p>This attribute can be used to set the library in the VHDL output
 file. The assigned value should be a string. The default
-library is <tt class="docutils literal"><span class="pre">work</span></tt>.</p>
+library is <code class="docutils literal"><span class="pre">work</span></code>.</p>
+</dd></dl>
+
+<dl class="attribute">
+<dt id="myhdl.std_logic_ports">
+<code class="descname">std_logic_ports</code><a class="headerlink" href="#myhdl.std_logic_ports" title="Permalink to this definition">¶</a></dt>
+<dd><p>This boolean attribute can be used to have only <code class="docutils literal"><span class="pre">std_logic</span></code> type
+ports on the top-level interface (when <code class="docutils literal"><span class="pre">True</span></code>) instead of the
+default <code class="docutils literal"><span class="pre">signed/unsigned</span></code> types (when <code class="docutils literal"><span class="pre">False</span></code>, the default).</p>
 </dd></dl>
 
 </dd></dl>
 
 </div>
 <div class="section" id="user-defined-verilog-and-vhdl-code">
 <span id="ref-conv-user"></span><h3>User-defined Verilog and VHDL code<a class="headerlink" href="#user-defined-verilog-and-vhdl-code" title="Permalink to this headline">¶</a></h3>
 <p>User-defined code can be inserted in the Verilog or VHDL output through
-the use of function attributes. Suppose a function <tt class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></tt> defines
+the use of function attributes. Suppose a function <code class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></code> defines
 a hardware module. User-defined code can be specified for the function
 with the following function attributes:</p>
 <dl class="attribute">
 <dt>
-<tt class="descname">&lt;func&gt;.vhdl_code</tt></dt>
+<code class="descname">&lt;func&gt;.vhdl_code</code></dt>
 <dd><p>A template string for user-defined code in the VHDL output.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt>
-<tt class="descname">&lt;func&gt;.verilog_code</tt></dt>
+<code class="descname">&lt;func&gt;.verilog_code</code></dt>
 <dd><p>A template string for user-defined code in the Verilog output.</p>
 </dd></dl>
 
 <p>When such a function attribute is defined, the normal conversion
 process is bypassed and the user-defined code is inserted instead.
 The template strings should be suitable for the standard
-<a class="reference external" href="http://docs.python.org/library/string.html#string.Template" title="(in Python v2.7)"><tt class="xref py py-class docutils literal"><span class="pre">string.Template</span></tt></a> constructor. They can contain interpolation
-variables (indicated by a <tt class="docutils literal"><span class="pre">$</span></tt> prefix) for all signals in the
+<a class="reference external" href="http://docs.python.org/library/string.html#string.Template" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">string.Template</span></code></a> constructor. They can contain interpolation
+variables (indicated by a <code class="docutils literal"><span class="pre">$</span></code> prefix) for all signals in the
 context. Note that the function attribute can be defined anywhere where
-<tt class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></tt> is visible, either outside or inside the function
+<code class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></code> is visible, either outside or inside the function
 itself.</p>
 <p>These function attributes cannot be used with generator functions or
 decorated local functions, as these are not elaborated before
 simulation or conversion.  In other words, they can only be used with
 functions that define structure.</p>
 </div>
 </div>
@@ -930,42 +957,42 @@
 <p>MyHDL provides an interface to verify converted designs.
 This is used extensively in the package itself to verify the conversion
 functionality. This capability is exported by the package so that users
 can use it also.</p>
 <div class="section" id="verification-interface">
 <h3>Verification interface<a class="headerlink" href="#verification-interface" title="Permalink to this headline">¶</a></h3>
 <p>All functions related to conversion verification are implemented in
-the <a class="reference internal" href="#module-myhdl.conversion" title="myhdl.conversion"><tt class="xref py py-mod docutils literal"><span class="pre">myhdl.conversion</span></tt></a> package.</p>
+the <a class="reference internal" href="#module-myhdl.conversion" title="myhdl.conversion"><code class="xref py py-mod docutils literal"><span class="pre">myhdl.conversion</span></code></a> package.</p>
 <dl class="function">
 <dt id="myhdl.conversion.verify">
-<tt class="descname">verify</tt><big>(</big><em>func[, *args][, **kwargs]</em><big>)</big><a class="headerlink" href="#myhdl.conversion.verify" title="Permalink to this definition">¶</a></dt>
-<dd><p>Used like <tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt> and  <tt class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></tt>. It converts MyHDL code,
+<code class="descname">verify</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.conversion.verify" title="Permalink to this definition">¶</a></dt>
+<dd><p>Used like <code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code> and  <code class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></code>. It converts MyHDL code,
 simulates both the MyHDL code and the HDL code and reports any
 differences. The default HDL simulator is GHDL.</p>
 <p>This function has the following attribute:</p>
 <dl class="attribute">
 <dt id="myhdl.conversion.simulator">
-<tt class="descname">simulator</tt><a class="headerlink" href="#myhdl.conversion.simulator" title="Permalink to this definition">¶</a></dt>
-<dd><p>Used to set the name of the HDL simulator. <tt class="docutils literal"><span class="pre">&quot;GHDL&quot;</span></tt>
+<code class="descname">simulator</code><a class="headerlink" href="#myhdl.conversion.simulator" title="Permalink to this definition">¶</a></dt>
+<dd><p>Used to set the name of the HDL simulator. <code class="docutils literal"><span class="pre">&quot;GHDL&quot;</span></code>
 is the default.</p>
 </dd></dl>
 
 </dd></dl>
 
 <dl class="function">
 <dt id="myhdl.conversion.analyze">
-<tt class="descname">analyze</tt><big>(</big><em>func[, *args][, **kwargs]</em><big>)</big><a class="headerlink" href="#myhdl.conversion.analyze" title="Permalink to this definition">¶</a></dt>
-<dd><p>Used like <tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt> and <tt class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></tt>. It converts MyHDL code, and analyzes the
+<code class="descname">analyze</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.conversion.analyze" title="Permalink to this definition">¶</a></dt>
+<dd><p>Used like <code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code> and <code class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></code>. It converts MyHDL code, and analyzes the
 resulting HDL.
 Used to verify whether the HDL output is syntactically correct.</p>
 <p>This function has the following attribute:</p>
 <dl class="attribute">
 <dt>
-<tt class="descname">simulator</tt></dt>
-<dd><p>Used to set the name of the HDL simulator used to analyze the code. <tt class="docutils literal"><span class="pre">&quot;GHDL&quot;</span></tt>
+<code class="descname">simulator</code></dt>
+<dd><p>Used to set the name of the HDL simulator used to analyze the code. <code class="docutils literal"><span class="pre">&quot;GHDL&quot;</span></code>
 is the default.</p>
 </dd></dl>
 
 </dd></dl>
 
 </div>
 <div class="section" id="hdl-simulator-registration">
@@ -981,71 +1008,65 @@
 </colgroup>
 <thead valign="bottom">
 <tr class="row-odd"><th class="head">Identifier</th>
 <th class="head">Simulator</th>
 </tr>
 </thead>
 <tbody valign="top">
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">&quot;GHDL&quot;</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">&quot;GHDL&quot;</span></code></td>
 <td>The GHDL VHDL simulator</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">&quot;vsim&quot;</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">&quot;vsim&quot;</span></code></td>
 <td>The ModelSim VHDL simulator</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">&quot;icarus&quot;</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">&quot;icarus&quot;</span></code></td>
 <td>The Icarus Verilog simulator</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">&quot;cver&quot;</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">&quot;cver&quot;</span></code></td>
 <td>The cver Verilog simulator</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">&quot;vlog&quot;</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">&quot;vlog&quot;</span></code></td>
 <td>The Modelsim VHDL simulator</td>
 </tr>
 </tbody>
 </table>
 <p>Of course, a simulator has to be installed before it can be used.</p>
 <p>If another simulator is required, it has to be registered by the user.
-This is done with the function <tt class="xref py py-func docutils literal"><span class="pre">registerSimulation()</span></tt> that lives
-in the module <tt class="xref py py-mod docutils literal"><span class="pre">myhdl.conversion._verify</span></tt>. The same module also has the
+This is done with the function <code class="xref py py-func docutils literal"><span class="pre">registerSimulation()</span></code> that lives
+in the module <code class="xref py py-mod docutils literal"><span class="pre">myhdl.conversion._verify</span></code>. The same module also has the
 registrations for the predefined simulators.</p>
 <p>The verification functions work by comparing the HDL simulator
 output with the MyHDL simulator output. Therefore, they have
 to deal with the specific details of each HDL simulator output,
 which may be somewhat tricky. This is reflected in the interface
-of the <tt class="xref py py-func docutils literal"><span class="pre">registerSimulation()</span></tt> function. As registration
+of the <code class="xref py py-func docutils literal"><span class="pre">registerSimulation()</span></code> function. As registration
 is rarely needed, this interface is not further described here.</p>
-<p>Please refer to the source code in <tt class="xref py py-mod docutils literal"><span class="pre">myhdl.conversion._verify</span></tt>
+<p>Please refer to the source code in <code class="xref py py-mod docutils literal"><span class="pre">myhdl.conversion._verify</span></code>
 to learn how registration works. If you need help, please
 contact the MyHDL community.</p>
 </div>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="../whatsnew/0.8.html" title="What’s new in MyHDL 0.8"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="conversion_examples.html" title="Conversion examples"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/reference.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,14 +1,8 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _R_e_f_e_r_e_n_c_e
           o _S_i_m_u_l_a_t_i_o_n
                 # _T_h_e_ _S_i_m_u_l_a_t_i_o_n_ _c_l_a_s_s
                 # _S_i_m_u_l_a_t_i_o_n_ _s_u_p_p_o_r_t_ _f_u_n_c_t_i_o_n_s
                 # _W_a_v_e_f_o_r_m_ _t_r_a_c_i_n_g
           o _M_o_d_e_l_i_n_g
@@ -32,35 +26,36 @@
                 # _V_e_r_i_l_o_g
           o _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
                 # _C_o_n_v_e_r_s_i_o_n
                 # _U_s_e_r_-_d_e_f_i_n_e_d_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L_ _c_o_d_e
           o _C_o_n_v_e_r_s_i_o_n_ _o_u_t_p_u_t_ _v_e_r_i_f_i_c_a_t_i_o_n
                 # _V_e_r_i_f_i_c_a_t_i_o_n_ _i_n_t_e_r_f_a_c_e
                 # _H_D_L_ _s_i_m_u_l_a_t_o_r_ _r_e_g_i_s_t_r_a_t_i_o_n
-****** PPrreevviioouuss ttooppiicc ******
-_C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s
-****** NNeexxtt ttooppiicc ******
-_W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._8
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s
+                # Next: _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._9
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ RReeffeerreennccee_?¶ ************
 MyHDL is implemented as a Python package called _m_y_h_d_l. This chapter describes
 the objects that are exported by this package.
 ********** SSiimmuullaattiioonn_?¶ **********
 ******** TThhee _SS_ii_mm_uu_ll_aa_tt_ii_oo_nn ccllaassss_?¶ ********
   ccllaassss Simulation(aarrgg[, aarrgg ......])_¶
       Class to construct a new simulation. Each argument should be a MyHDL
       instance. In MyHDL, an instance is recursively defined as being either a
       sequence of instances, or a MyHDL generator, or a Cosimulation object.
-      See section _MM_yy_HH_DD_LL_ _gg_ee_nn_ee_rr_aa_tt_oo_rr_ss_ _aa_nn_dd_ _tt_rr_ii_gg_gg_ee_rr_ _oo_bb_jj_ee_cc_tt_ss for the definition of
+      See section _M_y_H_D_L_ _g_e_n_e_r_a_t_o_r_s_ _a_n_d_ _t_r_i_g_g_e_r_ _o_b_j_e_c_t_s for the definition of
       MyHDL generators and their interaction with a _S_i_m_u_l_a_t_i_o_n object. See
-      Section _CC_oo_--_ss_ii_mm_uu_ll_aa_tt_ii_oo_nn for the _C_o_s_i_m_u_l_a_t_i_o_n object. At most one
+      Section _C_o_-_s_i_m_u_l_a_t_i_o_n for the _C_o_s_i_m_u_l_a_t_i_o_n object. At most one
       _C_o_s_i_m_u_l_a_t_i_o_n object can be passed to a _S_i_m_u_l_a_t_i_o_n constructor.
 A _S_i_m_u_l_a_t_i_o_n object has the following method:
   Simulation.run([dduurraattiioonn])_¶
       Run the simulation forever (by default) or for a specified duration.
 ******** SSiimmuullaattiioonn ssuuppppoorrtt ffuunnccttiioonnss_?¶ ********
   now()_¶
       Returns the current simulation time.
@@ -150,36 +145,41 @@
              __call__(lleefftt[, rriigghhtt==NNoonnee])_¶
                  This method returns a ___S_l_i_c_e_S_i_g_n_a_l shadow signal.
   ccllaassss ResetSignal(vvaall, aaccttiivvee, aassyynncc)_¶
       This Signal subclass defines reset signals. vvaall, aaccttiivvee, and aassyynncc are
       mandatory arguments. vvaall is a boolean value that specifies the intial
       value, aaccttiivvee is a boolean value that specifies the active level. aassyynncc
       is a boolean value that specifies the reset style: asynchronous (True) or
-      asynchronous (False).
+      synchronous (False).
       This class should be used in conjunction with the _a_l_w_a_y_s___s_e_q_(_) decorator.
 ****** SShhaaddooww ssiiggnnaallss_?¶ ******
   ccllaassss _SliceSignal(ssiigg, lleefftt[, rriigghhtt==NNoonnee])_¶
       This class implements read-only structural slicing and indexing. It
-      creates a new signal that shadows the slice or index of the parent signal
+      creates a new shadow signal of the slice or index of the parent signal
       ssiigg. If the rriigghhtt parameter is omitted, you get indexing instead of
       slicing. Parameters lleefftt and rriigghhtt have the usual meaning for slice
       indices: in particular, lleefftt is non-inclusive but rriigghhtt is inclusive. ssiigg
       should be appropriate for slicing and indexing, which means it should be
       based on _i_n_t_b_v in practice.
       The class constructor is not intended to be used explicitly. Instead, use
       the call interface of a regular signal.The following calls are
       equivalent:
       sl = _SliceSignal(sig, left, right)
 
       sl = sig(left, right)
   ccllaassss ConcatSignal(**aarrggss)_¶
-      This class creates a new signal that shadows the concatenation of its
-      parent signal values. You can pass an arbitrary number of signals to the
-      constructor. The signal arguments should be bit-oriented with a defined
-      number of bits.
+      This class creates a new shadow signal of the concatenation of its
+      arguments.
+      You can pass an arbitrary number of arguments to the constructor. The
+      arguments should be bit-oriented with a defined number of bits. The
+      following argument types are supported: _i_n_t_b_v objects with a defined bit
+      width, _b_o_o_l objects, signals of the previous objects, and bit strings.
+      The new signal follows the value changes of the signal arguments. The
+      non-signal arguments are used to define constant values in the
+      concatenation.
   ccllaassss TristateSignal(vvaall)_¶
       This class is used to construct a new tristate signal. The underlying
       type is specified by the vvaall parameter. It is a Signal subclass and has
       the usual attributes, with one exception: it doesn’t support the next
       attribute. Consequently, direct signal assignment to a tristate signal is
       not supported. The initial value is the tristate value None. The current
       value of a tristate is determined by resolving the values from its
@@ -207,15 +207,15 @@
 Some MyHDL objects that are described elsewhere can directly be used as trigger
 objects. In particular, a _S_i_g_n_a_l can be used as a trigger object. Whenever a
 signal changes value, the generator resumes. Likewise, the objects referred to
 by the signal attributes posedge and negedge are trigger objects. The generator
 resumes on the occurrence of a positive or a negative edge on the signal,
 respectively. An edge occurs when there is a change from false to true
 (positive) or vice versa (negative). For the full description of the _S_i_g_n_a_l
-class and its attributes, see section _SS_ii_gg_nn_aa_ll_ss.
+class and its attributes, see section _S_i_g_n_a_l_s.
 Furthermore, MyHDL generators can be used as clauses in yield statements. Such
 a generator is forked, and starts operating immediately, while the original
 generator waits for it to complete. The original generator resumes when the
 forked generator returns.
 In addition, the following functions return trigger objects:
   delay(tt)_¶
       Return a trigger object that specifies that the generator should resume
@@ -296,17 +296,17 @@
       logic.
       The eeddggee parameter should be a clock edge (clock.posedge or
       clock.negedge). The rreesseett parameter should a _R_e_s_e_t_S_i_g_n_a_l object.
 ******** MMyyHHDDLL ddaattaa ttyyppeess_?¶ ********
 MyHDL defines a number of data types that are useful for hardware description.
 ****** TThhee _ii_nn_tt_bb_vv ccllaassss_?¶ ******
   ccllaassss intbv([[vvaall==00]] [[,, mmiinn==NNoonnee]] [[,, mmaaxx==NNoonnee]])_¶
-      This class represents int-like objects with some additional features that
+      This class represents _i_n_t-like objects with some additional features that
       make it suitable for hardware design.
-      The vvaall argument can be an int, a long, an _i_n_t_b_v or a bit string (a
+      The vvaall argument can be an _i_n_t, a _l_o_n_g, an _i_n_t_b_v or a bit string (a
       string with only ‘0’s or ‘1’s). For a bit string argument, the value is
       calculated as in int(bitstring, 2). The optional mmiinn and mmaaxx arguments
       can be used to specify the minimum and maximum value of the _i_n_t_b_v object.
       As in standard Python practice for ranges, the minimum value is inclusive
       and the maximum value is exclusive.
       The minimum and maximum values of an _i_n_t_b_v object are available as
       attributes:
@@ -317,24 +317,24 @@
             Read-only attribute that is the maximum value (exclusive) of an
             _i_n_t_b_v, or NNoonnee for no maximum.
         signed()_¶
             Interpretes the msb bit as as sign bit and extends it into the
             higher-order bits of the underlying object value. The msb bit is
             the highest-order bit within the object’s bit width.
       RReettuurrnn ttyyppee:: integer
-Unlike int objects, _i_n_t_b_v objects are mutable; this is also the reason for
+Unlike _i_n_t objects, _i_n_t_b_v objects are mutable; this is also the reason for
 their existence. Mutability is needed to support assignment to indexes and
 slices, as is common in hardware design. For the same reason, _i_n_t_b_v is not a
-subclass from int, even though int provides most of the desired functionality.
+subclass from _i_n_t, even though _i_n_t provides most of the desired functionality.
 (It is not possible to derive a mutable subtype from an immutable base type.)
 An _i_n_t_b_v object supports the same comparison, numeric, bitwise, logical, and
-conversion operations as int objects. See _h_t_t_p_:_/_/_w_w_w_._p_y_t_h_o_n_._o_r_g_/_d_o_c_/_c_u_r_r_e_n_t_/
+conversion operations as _i_n_t objects. See _h_t_t_p_:_/_/_w_w_w_._p_y_t_h_o_n_._o_r_g_/_d_o_c_/_c_u_r_r_e_n_t_/
 _l_i_b_/_t_y_p_e_s_n_u_m_e_r_i_c_._h_t_m_l for more information on such operations. In all binary
-operations, _i_n_t_b_v objects can work together with int objects. For mixed-type
-numeric operations, the result type is an int or a long. For mixed-type bitwise
+operations, _i_n_t_b_v objects can work together with _i_n_t objects. For mixed-type
+numeric operations, the result type is an _i_n_t or a _l_o_n_g. For mixed-type bitwise
 operations, the result type is an _i_n_t_b_v.
 In addition, _i_n_t_b_v supports a number of sequence operators. In particular, the
 _l_e_n_(_) function returns the object’s bit width. Furthermore, _i_n_t_b_v objects
 support indexing and slicing operations:
  _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ 
 |_OO_pp_ee_rr_aa_tt_ii_oo_nn_ _ _|_RR_ee_ss_uu_ll_tt_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _|_NN_oo_tt_ee_ss_ |
 |_b_v_[_i_]_ _ _ _ _ _ _|_i_t_e_m_ _ii_ _o_f_ _bb_vv_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _|_(_1_)_ _ _ |
@@ -394,44 +394,50 @@
   bin(nnuumm[, wwiiddtthh])_¶
       Returns a bit string representation. If the optional wwiiddtthh is provided,
       and if it is larger than the width of the default representation, the bit
       string is padded with the sign bit.
       This function complements the standard Python conversion functions hex
       and oct. A binary string representation is often useful in hardware
       design.
-      RReettuurrnn ttyyppee:: string
+      RReettuurrnn ttyyppee:: _s_t_r_i_n_g
 ****** _cc_oo_nn_cc_aa_tt_((_))_?¶ ******
   concat(bbaassee[, aarrgg ......])_¶
       Returns an _i_n_t_b_v object formed by concatenating the arguments.
       The following argument types are supported: _i_n_t_b_v objects with a defined
-      bit width, bool objects, signals of the previous objects, and bit
-      strings. All these objects have a defined bit width. The first argument
-      bbaassee is special as it doesn’t need to have a defined bit width. In
-      addition to the previously mentioned objects, unsized _i_n_t_b_v, int and long
-      objects are supported, as well as signals of such objects.
+      bit width, _b_o_o_l objects, signals of the previous objects, and bit
+      strings. All these objects have a defined bit width.
+      The first argument bbaassee is special as it does not need to have a defined
+      bit width. In addition to the previously mentioned objects, unsized
+      _i_n_t_b_v, _i_n_t and _l_o_n_g objects are supported, as well as signals of such
+      objects.
       RReettuurrnn ttyyppee:: _i_n_t_b_v
 ****** _dd_oo_ww_nn_rr_aa_nn_gg_ee_((_))_?¶ ******
   downrange(hhiigghh[, llooww==00])_¶
       Generates a downward range list of integers.
       This function is modeled after the standard range function, but works in
       the downward direction. The returned interval is half-open, with the hhiigghh
       index not included. llooww is optional and defaults to zero. This function
       is especially useful in conjunction with the _i_n_t_b_v class, that also works
       with downward indexing.
 ****** _ii_nn_ss_tt_aa_nn_cc_ee_ss_((_))_?¶ ******
   instances()_¶
       Looks up all MyHDL instances in the local name space and returns them in
       a list.
-      RReettuurrnn ttyyppee:: list
+      RReettuurrnn ttyyppee:: _l_i_s_t
 ********** CCoo--ssiimmuullaattiioonn_?¶ **********
 ******** MMyyHHDDLL_?¶ ********
   ccllaassss Cosimulation(eexxee, ****kkwwaarrggss)_¶
       Class to construct a new Cosimulation object.
-      The eexxee argument is a command string to execute an HDL simulation. The
-      kkwwaarrggss keyword arguments provide a named association between signals
+      The eexxee argument is the command to execute an HDL simulation, which can
+      be either a string of the entire command line or a list of strings. In
+      the latter case, the first element is the executable, and subsequent
+      elements are program arguments. Providing a list of arguments allows
+      Python to correctly handle spaces or other characters in program
+      arguments.
+      The kkwwaarrggss keyword arguments provide a named association between signals
       (regs & nets) in the HDL simulator and signals in the MyHDL simulator.
       Each keyword should be a name listed in a $to_myhdl or $from_myhdl call
       in the HDL code. Each argument should be a _S_i_g_n_a_l declared in the MyHDL
       code.
 ******** VVeerriilloogg_?¶ ********
   $to_myhdl(arg, [, arg ...])
       Task that defines which signals (regs & nets) should be read by the MyHDL
@@ -449,20 +455,24 @@
            its control and passes **aarrggss and ****kkwwaarrggss to the call.
            The return value is the same as would be returned by the call
            func(*args, **kwargs). It should be assigned to an instance
            name.
            The top-level instance name and the basename of the Verilog
            output filename is func.func_name by default.
            For more information about the restrictions on convertible
-           MyHDL code, see section _TT_hh_ee_ _cc_oo_nn_vv_ee_rr_tt_ii_bb_ll_ee_ _ss_uu_bb_ss_ee_tt in Chapter
-           _CC_oo_nn_vv_ee_rr_ss_ii_oo_nn_ _tt_oo_ _VV_ee_rr_ii_ll_oo_gg_ _aa_nn_dd_ _VV_HH_DD_LL.
+           MyHDL code, see section _T_h_e_ _c_o_n_v_e_r_t_i_b_l_e_ _s_u_b_s_e_t in Chapter
+           _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L.
       _t_o_V_e_r_i_l_o_g_(_) has the following attribute:
         name
             This attribute is used to overwrite the default top-level instance
             name and the basename of the Verilog output filename.
+        directory_¶
+            This attribute is used to set the directory to which converted
+            verilog files are written. By default, the current working
+            directory is used.
         timescale
             This attribute is used to set the timescale in Verilog format. The
             assigned value should be a string. The default timescale is “1ns/
             10ps”.
   toVHDL(ffuunncc[[,, **aarrggss]][[,, ****kkwwaarrggss]])_¶
       Converts a MyHDL design instance to equivalent VHDL code. ffuunncc is a
       function that returns an instance. _t_o_V_H_D_L_(_) calls ffuunncc under its control
@@ -471,22 +481,30 @@
       **kwargs). It can be assigned to an instance name. The top-level instance
       name and the basename of the Verilog output filename is func.func_name by
       default.
       _t_o_V_H_D_L_(_) has the following attributes:
         name
             This attribute is used to overwrite the default top-level instance
             name and the basename of the VHDL output.
+        directory
+            This attribute is used to set the directory to which converted VHDL
+            files are written. By default, the current working directory is
+            used.
         component_declarations_¶
             This attribute can be used to add component declarations to the
             VHDL output. When a string is assigned to it, it will be copied to
             the appropriate place in the output file.
         library_¶
             This attribute can be used to set the library in the VHDL output
             file. The assigned value should be a string. The default library is
             work.
+        std_logic_ports_¶
+            This boolean attribute can be used to have only std_logic type
+            ports on the top-level interface (when True) instead of the default
+            signed/unsigned types (when False, the default).
 ******** UUsseerr--ddeeffiinneedd VVeerriilloogg aanndd VVHHDDLL ccooddee_?¶ ********
 User-defined code can be inserted in the Verilog or VHDL output through the use
 of function attributes. Suppose a function <func>() defines a hardware module.
 User-defined code can be specified for the function with the following function
 attributes:
   <func>.vhdl_code
       A template string for user-defined code in the VHDL output.
@@ -543,15 +561,8 @@
 The verification functions work by comparing the HDL simulator output with the
 MyHDL simulator output. Therefore, they have to deal with the specific details
 of each HDL simulator output, which may be somewhat tricky. This is reflected
 in the interface of the registerSimulation() function. As registration is
 rarely needed, this interface is not further described here.
 Please refer to the source code in myhdl.conversion._verify to learn how
 registration works. If you need help, please contact the MyHDL community.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/highlevel.html` & `myhdl-0.9.0/doc/build/html/manual/highlevel.html`

 * *Files 3% similar despite different names*

```diff
@@ -1,89 +1,81 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>High level modeling &mdash; MyHDL 0.8 documentation</title>
+    <title>High level modeling &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Unit testing" href="unittest.html" />
-    <link rel="prev" title="RTL modeling" href="rtl.html" /> 
+    <link rel="prev" title="RTL modeling" href="rtl.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="unittest.html" title="Unit testing"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="rtl.html" title="RTL modeling"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">High level modeling</a><ul>
 <li><a class="reference internal" href="#introduction">Introduction</a></li>
 <li><a class="reference internal" href="#modeling-with-bus-functional-procedures">Modeling with bus-functional procedures</a></li>
 <li><a class="reference internal" href="#modeling-memories-with-built-in-types">Modeling memories with built-in types</a></li>
 <li><a class="reference internal" href="#modeling-errors-using-exceptions">Modeling errors using exceptions</a></li>
 <li><a class="reference internal" href="#object-oriented-modeling">Object oriented modeling</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="rtl.html"
-                        title="previous chapter">RTL modeling</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="unittest.html"
-                        title="next chapter">Unit testing</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/highlevel.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="rtl.html" title="previous chapter">RTL modeling</a></li>
+      <li>Next: <a href="unittest.html" title="next chapter">Unit testing</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/highlevel.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -94,22 +86,22 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="high-level-modeling">
 <span id="model-hl"></span><h1>High level modeling<a class="headerlink" href="#high-level-modeling" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="introduction">
 <h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
 <p id="index-0">To write synthesizable models in MyHDL, you should stick to
-the RTL templates shown in <a class="reference internal" href="rtl.html#model-rtl"><em>RTL modeling</em></a>. However,
+the RTL templates shown in <a class="reference internal" href="rtl.html#model-rtl"><span>RTL modeling</span></a>. However,
 modeling in MyHDL is much more powerful than that.
 Conceptually, MyHDL is a library for general event-driven
 modeling and simulation of hardware systems.</p>
 <p>There are many reasons why it can be useful to model at a
 higher abstraction level than RTL. For example, you can
 use MyHDL to verify architectural features, such as system
 throughput, latency and buffer sizes. You can also write
@@ -168,22 +160,22 @@
 <span class="k">def</span> <span class="nf">stimulus</span><span class="p">():</span>
     <span class="n">tx</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
     <span class="k">for</span> <span class="n">val</span> <span class="ow">in</span> <span class="n">testvals</span><span class="p">:</span>
         <span class="n">txData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="n">val</span><span class="p">)</span>
         <span class="k">yield</span> <span class="n">rs232_tx</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="n">txData</span><span class="p">)</span>
 </pre></div>
 </div>
-<p id="index-2">We use the bus-functional procedure call as a clause in a <tt class="docutils literal"><span class="pre">yield</span></tt> statement.
-This introduces a fourth form of the <tt class="docutils literal"><span class="pre">yield</span></tt> statement: using a generator as a
+<p id="index-2">We use the bus-functional procedure call as a clause in a <code class="docutils literal"><span class="pre">yield</span></code> statement.
+This introduces a fourth form of the <code class="docutils literal"><span class="pre">yield</span></code> statement: using a generator as a
 clause. Although this is a more dynamic usage than in the previous cases, the
 meaning is actually very similar: at that point, the original generator should
 wait for the completion of a generator.  In this case, the original generator
-resumes when the <tt class="docutils literal"><span class="pre">rs232_tx(tx,</span> <span class="pre">txData)</span></tt> generator returns.</p>
+resumes when the <code class="docutils literal"><span class="pre">rs232_tx(tx,</span> <span class="pre">txData)</span></code> generator returns.</p>
 <p>When simulating this, we get:</p>
-<div class="highlight-python"><pre>-- Transmitting 0xc5 --
+<div class="highlight-python"><div class="highlight"><pre>-- Transmitting 0xc5 --
 TX: start bit
 TX: 1
 TX: 0
 TX: 1
 TX: 0
 TX: 0
 TX: 0
@@ -192,20 +184,21 @@
 TX: stop bit
 -- Transmitting 0x3a --
 TX: start bit
 TX: 0
 TX: 1
 TX: 0
 TX: 1
-...</pre>
+...
+</pre></div>
 </div>
 <p>We will continue with this example by designing the corresponding UART receiver
 bus-functional procedure. This will allow us to introduce further capabilities
-of MyHDL and its use of the <tt class="docutils literal"><span class="pre">yield</span></tt> statement.</p>
-<p id="index-3">Until now, the <tt class="docutils literal"><span class="pre">yield</span></tt> statements had a single clause. However, they can have
+of MyHDL and its use of the <code class="docutils literal"><span class="pre">yield</span></code> statement.</p>
+<p id="index-3">Until now, the <code class="docutils literal"><span class="pre">yield</span></code> statements had a single clause. However, they can have
 multiple clauses as well. In that case, the generator resumes as soon as the
 wait condition specified by one of the clauses is satisfied. This corresponds to
 the functionality of sensitivity lists in Verilog and VHDL.</p>
 <p>For example, suppose we want to design an UART receive procedure with a timeout.
 We can specify the timeout condition while waiting for the start bit, as in the
 following generator function:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">rs232_rx</span><span class="p">(</span><span class="n">rx</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">duration</span><span class="o">=</span><span class="n">T_9600</span><span class="p">,</span> <span class="n">timeout</span><span class="o">=</span><span class="n">MAX_TIMEOUT</span><span class="p">):</span>
@@ -233,20 +226,20 @@
         <span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rx</span>
 
     <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="n">duration</span><span class="p">)</span>
     <span class="k">print</span> <span class="s">&quot;RX: stop bit&quot;</span>
     <span class="k">print</span> <span class="s">&quot;-- Received </span><span class="si">%s</span><span class="s"> --&quot;</span> <span class="o">%</span> <span class="nb">hex</span><span class="p">(</span><span class="n">data</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>If the timeout condition is triggered, the receive bit <tt class="docutils literal"><span class="pre">rx</span></tt> will still be
-<tt class="docutils literal"><span class="pre">1</span></tt>. In that case, we raise an exception to stop the simulation. The
-<tt class="docutils literal"><span class="pre">StopSimulation</span></tt> exception is predefined in MyHDL for such purposes. In the
+<p>If the timeout condition is triggered, the receive bit <code class="docutils literal"><span class="pre">rx</span></code> will still be
+<code class="docutils literal"><span class="pre">1</span></code>. In that case, we raise an exception to stop the simulation. The
+<code class="docutils literal"><span class="pre">StopSimulation</span></code> exception is predefined in MyHDL for such purposes. In the
 other case, we proceed by positioning the sample point in the middle of the bit
 duration, and sampling the received data bits.</p>
-<p>When a <tt class="docutils literal"><span class="pre">yield</span></tt> statement has multiple clauses, they can be of any type that is
+<p>When a <code class="docutils literal"><span class="pre">yield</span></code> statement has multiple clauses, they can be of any type that is
 supported as a single clause, including generators. For example, we can verify
 the transmitter and receiver generator against each other by yielding them
 together, as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">test</span><span class="p">():</span>
     <span class="n">tx</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
     <span class="n">rx</span> <span class="o">=</span> <span class="n">tx</span>
     <span class="n">rxData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
@@ -254,15 +247,15 @@
         <span class="n">txData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="n">val</span><span class="p">)</span>
         <span class="k">yield</span> <span class="n">rs232_rx</span><span class="p">(</span><span class="n">rx</span><span class="p">,</span> <span class="n">rxData</span><span class="p">),</span> <span class="n">rs232_tx</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="n">txData</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>Both forked generators will run concurrently, and the original generator will
 resume as soon as one of them finishes (which will be the transmitter in this
 case).  The simulation output shows how the UART procedures run in lockstep:</p>
-<div class="highlight-python"><pre>-- Transmitting 0xc5 --
+<div class="highlight-python"><div class="highlight"><pre>-- Transmitting 0xc5 --
 TX: start bit
 RX: start bit
 TX: 1
 RX: 1
 TX: 0
 RX: 0
 TX: 1
@@ -281,35 +274,37 @@
 RX: stop bit
 -- Received 0xc5 --
 -- Transmitting 0x3a --
 TX: start bit
 RX: start bit
 TX: 0
 RX: 0
-...</pre>
+...
+</pre></div>
 </div>
 <p>For completeness, we will verify the timeout behavior with a test bench that
-disconnects the <tt class="docutils literal"><span class="pre">rx</span></tt> from the <tt class="docutils literal"><span class="pre">tx</span></tt> signal, and we specify a small timeout
+disconnects the <code class="docutils literal"><span class="pre">rx</span></code> from the <code class="docutils literal"><span class="pre">tx</span></code> signal, and we specify a small timeout
 for the receive procedure:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">testTimeout</span><span class="p">():</span>
     <span class="n">tx</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
     <span class="n">rx</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
     <span class="n">rxData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
     <span class="k">for</span> <span class="n">val</span> <span class="ow">in</span> <span class="n">testvals</span><span class="p">:</span>
         <span class="n">txData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="n">val</span><span class="p">)</span>
         <span class="k">yield</span> <span class="n">rs232_rx</span><span class="p">(</span><span class="n">rx</span><span class="p">,</span> <span class="n">rxData</span><span class="p">,</span> <span class="n">timeout</span><span class="o">=</span><span class="mi">4</span><span class="o">*</span><span class="n">T_9600</span><span class="o">-</span><span class="mi">1</span><span class="p">),</span> <span class="n">rs232_tx</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="n">txData</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>The simulation now stops with a timeout exception after a few transmit cycles:</p>
-<div class="highlight-python"><pre>-- Transmitting 0xc5 --
+<div class="highlight-python"><div class="highlight"><pre>-- Transmitting 0xc5 --
 TX: start bit
 TX: 1
 TX: 0
 TX: 1
-StopSimulation: RX time out error</pre>
+StopSimulation: RX time out error
+</pre></div>
 </div>
 <p>Recall that the original generator resumes as soon as one of the forked
 generators returns. In the previous cases, this is just fine, as the transmitter
 and receiver generators run in lockstep. However, it may be desirable to resume
 the caller only when <em>all</em> of the forked generators have finished. For example,
 suppose that we want to characterize the robustness of the transmitter and
 receiver design to bit duration differences. We can adapt our test bench as
@@ -323,62 +318,64 @@
     <span class="k">for</span> <span class="n">val</span> <span class="ow">in</span> <span class="n">testvals</span><span class="p">:</span>
         <span class="n">txData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="n">val</span><span class="p">)</span>
         <span class="k">yield</span> <span class="n">rs232_rx</span><span class="p">(</span><span class="n">rx</span><span class="p">,</span> <span class="n">rxData</span><span class="p">),</span> <span class="n">rs232_tx</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="n">txData</span><span class="p">,</span> <span class="n">duration</span><span class="o">=</span><span class="n">T_10200</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>Simulating this shows how the transmission of the new byte starts before the
 previous one is received, potentially creating additional transmission errors:</p>
-<div class="highlight-python"><pre>-- Transmitting 0xc5 --
+<div class="highlight-python"><div class="highlight"><pre>-- Transmitting 0xc5 --
 TX: start bit
 RX: start bit
 ...
 TX: 1
 RX: 1
 TX: 1
 TX: stop bit
 RX: 1
 -- Transmitting 0x3a --
 TX: start bit
 RX: stop bit
 -- Received 0xc5 --
 RX: start bit
-TX: 0</pre>
+TX: 0
+</pre></div>
 </div>
 <p>It is more likely that we want to characterize the design on a byte by byte
 basis, and align the two generators before transmitting each byte. In MyHDL,
-this is done with the <a class="reference internal" href="reference.html#myhdl.join" title="myhdl.join"><tt class="xref py py-func docutils literal"><span class="pre">join()</span></tt></a> function. By joining clauses together in a
-<tt class="docutils literal"><span class="pre">yield</span></tt> statement, we create a new clause that triggers only when all of its
+this is done with the <a class="reference internal" href="reference.html#myhdl.join" title="myhdl.join"><code class="xref py py-func docutils literal"><span class="pre">join()</span></code></a> function. By joining clauses together in a
+<code class="docutils literal"><span class="pre">yield</span></code> statement, we create a new clause that triggers only when all of its
 clause arguments have triggered. For example, we can adapt the test bench as
 follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">testJoin</span><span class="p">():</span>
     <span class="n">tx</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
     <span class="n">rx</span> <span class="o">=</span> <span class="n">tx</span>
     <span class="n">rxData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
     <span class="k">for</span> <span class="n">val</span> <span class="ow">in</span> <span class="n">testvals</span><span class="p">:</span>
         <span class="n">txData</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="n">val</span><span class="p">)</span>
         <span class="k">yield</span> <span class="n">join</span><span class="p">(</span><span class="n">rs232_rx</span><span class="p">(</span><span class="n">rx</span><span class="p">,</span> <span class="n">rxData</span><span class="p">),</span> <span class="n">rs232_tx</span><span class="p">(</span><span class="n">tx</span><span class="p">,</span> <span class="n">txData</span><span class="p">,</span> <span class="n">duration</span><span class="o">=</span><span class="n">T_10200</span><span class="p">))</span>
 </pre></div>
 </div>
 <p>Now, transmission of a new byte only starts when the previous one is received:</p>
-<div class="highlight-python"><pre>-- Transmitting 0xc5 --
+<div class="highlight-python"><div class="highlight"><pre>-- Transmitting 0xc5 --
 TX: start bit
 RX: start bit
 ...
 TX: 1
 RX: 1
 TX: 1
 TX: stop bit
 RX: 1
 RX: stop bit
 -- Received 0xc5 --
 -- Transmitting 0x3a --
 TX: start bit
 RX: start bit
 TX: 0
-RX: 0</pre>
+RX: 0
+</pre></div>
 </div>
 </div>
 <div class="section" id="modeling-memories-with-built-in-types">
 <span id="model-mem"></span><h2>Modeling memories with built-in types<a class="headerlink" href="#modeling-memories-with-built-in-types" title="Permalink to this headline">¶</a></h2>
 <p id="index-4">Python has powerful built-in data types that can be useful to model hardware
 memories. This can be merely a matter of putting an interface around some data
 type operations.</p>
@@ -412,25 +409,25 @@
                 <span class="n">memory</span><span class="p">[</span><span class="n">addr</span><span class="o">.</span><span class="n">val</span><span class="p">]</span> <span class="o">=</span> <span class="n">din</span><span class="o">.</span><span class="n">val</span>
             <span class="k">else</span><span class="p">:</span>
                 <span class="n">dout</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">memory</span><span class="p">[</span><span class="n">addr</span><span class="o">.</span><span class="n">val</span><span class="p">]</span>
 
     <span class="k">return</span> <span class="n">access</span>
 </pre></div>
 </div>
-<p>Note how we use the <tt class="docutils literal"><span class="pre">val</span></tt> attribute of the <tt class="docutils literal"><span class="pre">din</span></tt> signal, as we don&#8217;t want to
+<p>Note how we use the <code class="docutils literal"><span class="pre">val</span></code> attribute of the <code class="docutils literal"><span class="pre">din</span></code> signal, as we don&#8217;t want to
 store the signal object itself, but its current value. Similarly, we use the
-<tt class="docutils literal"><span class="pre">val</span></tt> attribute of the <tt class="docutils literal"><span class="pre">addr</span></tt> signal as the dictionary key.</p>
+<code class="docutils literal"><span class="pre">val</span></code> attribute of the <code class="docutils literal"><span class="pre">addr</span></code> signal as the dictionary key.</p>
 <p>In many cases, MyHDL code uses a signal&#8217;s current value automatically when there
 is no ambiguity: for example, when a signal is used in an expression. However,
 in other cases, such as in this example, you have to refer to the value
 explicitly: for example, when the Signal is used as a dictionary key, or when it is not
-used in an expression.  One option is to use the <tt class="docutils literal"><span class="pre">val</span></tt> attribute, as in this
-example.  Another possibility is to use the <tt class="docutils literal"><span class="pre">int()</span></tt> or <tt class="docutils literal"><span class="pre">bool()</span></tt> functions to
+used in an expression.  One option is to use the <code class="docutils literal"><span class="pre">val</span></code> attribute, as in this
+example.  Another possibility is to use the <code class="docutils literal"><span class="pre">int()</span></code> or <code class="docutils literal"><span class="pre">bool()</span></code> functions to
 typecast the Signal to an integer or a boolean value. These functions are also
-useful with <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects.</p>
+useful with <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects.</p>
 <p>As a second example, we will demonstrate how to use a list to model a
 synchronous fifo:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">fifo</span><span class="p">(</span><span class="n">dout</span><span class="p">,</span> <span class="n">din</span><span class="p">,</span> <span class="n">re</span><span class="p">,</span> <span class="n">we</span><span class="p">,</span> <span class="n">empty</span><span class="p">,</span> <span class="n">full</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">maxFilling</span><span class="o">=</span><span class="n">sys</span><span class="o">.</span><span class="n">maxint</span><span class="p">):</span>
 
     <span class="sd">&quot;&quot;&quot; Synchronous fifo model based on a list.</span>
 
 <span class="sd">    Ports:</span>
@@ -459,42 +456,44 @@
         <span class="n">empty</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="n">filling</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
         <span class="n">full</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="p">(</span><span class="n">filling</span> <span class="o">==</span> <span class="n">maxFilling</span><span class="p">)</span>
 
     <span class="k">return</span> <span class="n">access</span>
 </pre></div>
 </div>
 <p>Again, the model is merely a MyHDL interface around some operations on a list:
-<tt class="xref py py-func docutils literal"><span class="pre">insert()</span></tt> to insert entries, <tt class="xref py py-func docutils literal"><span class="pre">pop()</span></tt> to retrieve them, and <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">len()</span></tt></a>
+<code class="xref py py-func docutils literal"><span class="pre">insert()</span></code> to insert entries, <code class="xref py py-func docutils literal"><span class="pre">pop()</span></code> to retrieve them, and <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">len()</span></code></a>
 to get the size of a Python object.</p>
 </div>
 <div class="section" id="modeling-errors-using-exceptions">
 <span id="model-err"></span><h2>Modeling errors using exceptions<a class="headerlink" href="#modeling-errors-using-exceptions" title="Permalink to this headline">¶</a></h2>
 <p>In the previous section, we used Python data types for modeling. If such a type
 is used inappropriately, Python&#8217;s run time error system will come into play. For
-example, if we access an address in the <tt class="xref py py-func docutils literal"><span class="pre">sparseMemory()</span></tt> model that was not
+example, if we access an address in the <code class="xref py py-func docutils literal"><span class="pre">sparseMemory()</span></code> model that was not
 initialized before, we will get a traceback similar to the following (some lines
 omitted for clarity):</p>
-<div class="highlight-python"><pre>Traceback (most recent call last):
+<div class="highlight-python"><div class="highlight"><pre>Traceback (most recent call last):
 ...
-  File "sparseMemory.py", line 31, in access
+  File &quot;sparseMemory.py&quot;, line 31, in access
     dout.next = memory[addr.val]
-KeyError: Signal(51)</pre>
+KeyError: Signal(51)
+</pre></div>
 </div>
-<p>Similarly, if the <tt class="docutils literal"><span class="pre">fifo</span></tt> is empty, and we attempt to read from it, we get:</p>
-<div class="highlight-python"><pre>Traceback (most recent call last):
+<p>Similarly, if the <code class="docutils literal"><span class="pre">fifo</span></code> is empty, and we attempt to read from it, we get:</p>
+<div class="highlight-python"><div class="highlight"><pre>Traceback (most recent call last):
 ...
-  File "fifo.py", line 34, in fifo
+  File &quot;fifo.py&quot;, line 34, in fifo
     dout.next = memory.pop()
-IndexError: pop from empty list</pre>
+IndexError: pop from empty list
+</pre></div>
 </div>
 <p>Instead of these low level errors, it may be preferable to define errors at the
 functional level. In Python, this is typically done by defining a custom
-<tt class="docutils literal"><span class="pre">Error</span></tt> exception, by subclassing the standard <tt class="docutils literal"><span class="pre">Exception</span></tt> class. This
+<code class="docutils literal"><span class="pre">Error</span></code> exception, by subclassing the standard <code class="docutils literal"><span class="pre">Exception</span></code> class. This
 exception is then raised explicitly when an error condition occurs.</p>
-<p>For example, we can change the <tt class="xref py py-func docutils literal"><span class="pre">sparseMemory()</span></tt> function as follows (with
+<p>For example, we can change the <code class="xref py py-func docutils literal"><span class="pre">sparseMemory()</span></code> function as follows (with
 the doc string is omitted for brevity):</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">class</span> <span class="nc">Error</span><span class="p">(</span><span class="ne">Exception</span><span class="p">):</span>
     <span class="k">pass</span>
 
 <span class="k">def</span> <span class="nf">sparseMemory2</span><span class="p">(</span><span class="n">dout</span><span class="p">,</span> <span class="n">din</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">we</span><span class="p">,</span> <span class="n">en</span><span class="p">,</span> <span class="n">clk</span><span class="p">):</span>
 
     <span class="n">memory</span> <span class="o">=</span> <span class="p">{}</span>
@@ -511,23 +510,24 @@
                     <span class="k">raise</span> <span class="n">Error</span><span class="p">,</span> <span class="s">&quot;Uninitialized address </span><span class="si">%s</span><span class="s">&quot;</span> <span class="o">%</span> <span class="nb">hex</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span>
 
     <span class="k">return</span> <span class="n">access</span>
 </pre></div>
 </div>
 <p>This works by catching the low level data type exception, and raising the custom
 exception with an appropriate error message instead.  If the
-<tt class="xref py py-func docutils literal"><span class="pre">sparseMemory()</span></tt> function is defined in a module with the same name, an
+<code class="xref py py-func docutils literal"><span class="pre">sparseMemory()</span></code> function is defined in a module with the same name, an
 access error is now reported as follows:</p>
-<div class="highlight-python"><pre>Traceback (most recent call last):
+<div class="highlight-python"><div class="highlight"><pre>Traceback (most recent call last):
 ...
-  File "sparseMemory.py", line 61, in access
-    raise Error, "Uninitialized address %s" % hex(addr)
-Error: Uninitialized address 0x33</pre>
+  File &quot;sparseMemory.py&quot;, line 61, in access
+    raise Error, &quot;Uninitialized address %s&quot; % hex(addr)
+Error: Uninitialized address 0x33
+</pre></div>
 </div>
-<p>Likewise, the <tt class="xref py py-func docutils literal"><span class="pre">fifo()</span></tt> function can be adapted as follows, to report
+<p>Likewise, the <code class="xref py py-func docutils literal"><span class="pre">fifo()</span></code> function can be adapted as follows, to report
 underflow and overflow errors:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">class</span> <span class="nc">Error</span><span class="p">(</span><span class="ne">Exception</span><span class="p">):</span>
     <span class="k">pass</span>
 
 
 <span class="k">def</span> <span class="nf">fifo2</span><span class="p">(</span><span class="n">dout</span><span class="p">,</span> <span class="n">din</span><span class="p">,</span> <span class="n">re</span><span class="p">,</span> <span class="n">we</span><span class="p">,</span> <span class="n">empty</span><span class="p">,</span> <span class="n">full</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">maxFilling</span><span class="o">=</span><span class="n">sys</span><span class="o">.</span><span class="n">maxint</span><span class="p">):</span>
 
@@ -565,15 +565,15 @@
 with objects is done through method calls. A method encapsulates all details of
 a certain task performed by the object. As an object has a method interface
 instead of an RTL-style hardware interface, this is a much  higher level
 approach.</p>
 <p>As an example, we will design a synchronized queue object.  Such an object can
 be filled by producer, and independently read by a consumer. When the queue is
 empty, the consumer should wait until an item is available. The queue can be
-modeled as an object with a <tt class="xref py py-meth docutils literal"><span class="pre">put(item)()</span></tt> and a <tt class="xref py py-meth docutils literal"><span class="pre">get()</span></tt> method, as
+modeled as an object with a <code class="xref py py-meth docutils literal"><span class="pre">put(item)()</span></code> and a <code class="xref py py-meth docutils literal"><span class="pre">get()</span></code> method, as
 follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="o">*</span>
 
 <span class="k">def</span> <span class="nf">trigger</span><span class="p">(</span><span class="n">event</span><span class="p">):</span>
     <span class="n">event</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="ow">not</span> <span class="n">event</span>
 
 <span class="k">class</span> <span class="nc">queue</span><span class="p">:</span>
@@ -588,20 +588,20 @@
     <span class="k">def</span> <span class="nf">get</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="c"># time-consuming method</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">l</span><span class="p">:</span>
           <span class="k">yield</span> <span class="bp">self</span><span class="o">.</span><span class="n">sync</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">item</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">l</span><span class="o">.</span><span class="n">pop</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>The <tt class="xref py py-class docutils literal"><span class="pre">queue</span></tt> object constructor initializes an internal list to hold
+<p>The <code class="xref py py-class docutils literal"><span class="pre">queue</span></code> object constructor initializes an internal list to hold
 items, and a <em>sync</em> signal to synchronize the operation between the methods.
-Whenever <tt class="xref py py-meth docutils literal"><span class="pre">put()</span></tt> puts an item in the queue, the signal is triggered.  When
-the <tt class="xref py py-meth docutils literal"><span class="pre">get()</span></tt> method sees that the list is empty, it waits on the trigger
-first. <tt class="xref py py-meth docutils literal"><span class="pre">get()</span></tt> is a generator method because  it may consume time. As the
-<tt class="docutils literal"><span class="pre">yield</span></tt> statement is used in MyHDL for timing control, the method cannot
+Whenever <code class="xref py py-meth docutils literal"><span class="pre">put()</span></code> puts an item in the queue, the signal is triggered.  When
+the <code class="xref py py-meth docutils literal"><span class="pre">get()</span></code> method sees that the list is empty, it waits on the trigger
+first. <code class="xref py py-meth docutils literal"><span class="pre">get()</span></code> is a generator method because  it may consume time. As the
+<code class="docutils literal"><span class="pre">yield</span></code> statement is used in MyHDL for timing control, the method cannot
 &#8220;yield&#8221; the item. Instead, it makes it available in the <em>item</em> instance
 variable.</p>
 <p>To test the queue operation, we will model a producer and a consumer in the test
 bench.  As a waiting consumer should not block a whole system, it should run in
 a concurrent &#8220;thread&#8221;. As always in MyHDL, concurrency is modeled by Python
 generators. Producer and consumer will thus run independently, and we will
 monitor their operation through some print statements:</p>
@@ -627,19 +627,19 @@
     <span class="n">C</span> <span class="o">=</span> <span class="n">Consumer</span><span class="p">(</span><span class="n">q</span><span class="p">)</span>
     <span class="k">return</span> <span class="n">P</span><span class="p">,</span> <span class="n">C</span>
 
 <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">main</span><span class="p">())</span>
 <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">()</span>
 </pre></div>
 </div>
-<p>Note that the generator method <tt class="xref py py-meth docutils literal"><span class="pre">get()</span></tt> is called in a <tt class="docutils literal"><span class="pre">yield</span></tt> statement in
-the <tt class="xref py py-func docutils literal"><span class="pre">Consumer()</span></tt> function. The new generator will take over from
-<tt class="xref py py-func docutils literal"><span class="pre">Consumer()</span></tt>, until it is done. Running this test bench produces the
+<p>Note that the generator method <code class="xref py py-meth docutils literal"><span class="pre">get()</span></code> is called in a <code class="docutils literal"><span class="pre">yield</span></code> statement in
+the <code class="xref py py-func docutils literal"><span class="pre">Consumer()</span></code> function. The new generator will take over from
+<code class="xref py py-func docutils literal"><span class="pre">Consumer()</span></code>, until it is done. Running this test bench produces the
 following output:</p>
-<div class="highlight-python"><pre>% python queue.py
+<div class="highlight-python"><div class="highlight"><pre>% python queue.py
 100: TRY to get item
 120: PUT item 0
 120: GOT item 0
 150: TRY to get item
 165: PUT item 1
 165: GOT item 1
 195: TRY to get item
@@ -648,56 +648,51 @@
 225: PUT item 3
 230: TRY to get item
 230: GOT item 3
 240: PUT item 4
 260: TRY to get item
 260: GOT item 4
 290: TRY to get item
-StopSimulation: No more events</pre>
+StopSimulation: No more events
+</pre></div>
 </div>
 <p class="rubric">Footnotes</p>
 <table class="docutils footnote" frame="void" id="id1" rules="none">
 <colgroup><col class="label" /><col /></colgroup>
 <tbody valign="top">
-<tr><td class="label">[1]</td><td>The name <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><tt class="xref py py-func docutils literal"><span class="pre">always_comb()</span></tt></a> refers to a construct with similar semantics in
+<tr><td class="label">[1]</td><td>The name <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal"><span class="pre">always_comb()</span></code></a> refers to a construct with similar semantics in
 SystemVerilog.</td></tr>
 </tbody>
 </table>
 <table class="docutils footnote" frame="void" id="id2" rules="none">
 <colgroup><col class="label" /><col /></colgroup>
 <tbody valign="top">
 <tr><td class="label">[2]</td><td>It also possible to have a reproducible random output, by explicitly providing a
-seed value. See the documentation of the <tt class="docutils literal"><span class="pre">random</span></tt> module.</td></tr>
+seed value. See the documentation of the <code class="docutils literal"><span class="pre">random</span></code> module.</td></tr>
 </tbody>
 </table>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="unittest.html" title="Unit testing"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="rtl.html" title="RTL modeling"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/highlevel.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,34 +1,29 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _H_i_g_h_ _l_e_v_e_l_ _m_o_d_e_l_i_n_g
           o _I_n_t_r_o_d_u_c_t_i_o_n
           o _M_o_d_e_l_i_n_g_ _w_i_t_h_ _b_u_s_-_f_u_n_c_t_i_o_n_a_l_ _p_r_o_c_e_d_u_r_e_s
           o _M_o_d_e_l_i_n_g_ _m_e_m_o_r_i_e_s_ _w_i_t_h_ _b_u_i_l_t_-_i_n_ _t_y_p_e_s
           o _M_o_d_e_l_i_n_g_ _e_r_r_o_r_s_ _u_s_i_n_g_ _e_x_c_e_p_t_i_o_n_s
           o _O_b_j_e_c_t_ _o_r_i_e_n_t_e_d_ _m_o_d_e_l_i_n_g
-****** PPrreevviioouuss ttooppiicc ******
-_R_T_L_ _m_o_d_e_l_i_n_g
-****** NNeexxtt ttooppiicc ******
-_U_n_i_t_ _t_e_s_t_i_n_g
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _R_T_L_ _m_o_d_e_l_i_n_g
+                # Next: _U_n_i_t_ _t_e_s_t_i_n_g
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ HHiigghh lleevveell mmooddeelliinngg_?¶ ************
 ********** IInnttrroodduuccttiioonn_?¶ **********
 To write synthesizable models in MyHDL, you should stick to the RTL templates
-shown in _RR_TT_LL_ _mm_oo_dd_ee_ll_ii_nn_gg. However, modeling in MyHDL is much more powerful than
+shown in _R_T_L_ _m_o_d_e_l_i_n_g. However, modeling in MyHDL is much more powerful than
 that. Conceptually, MyHDL is a library for general event-driven modeling and
 simulation of hardware systems.
 There are many reasons why it can be useful to model at a higher abstraction
 level than RTL. For example, you can use MyHDL to verify architectural
 features, such as system throughput, latency and buffer sizes. You can also
 write high level models for specialized technology-dependent cores that are not
 going through synthesis. Last but not least, you can use MyHDL to write test
@@ -524,15 +519,8 @@
 290: TRY to get item
 StopSimulation: No more events
 Footnotes
 [1] The name _a_l_w_a_y_s___c_o_m_b_(_) refers to a construct with similar semantics in
     SystemVerilog.
 [2] It also possible to have a reproducible random output, by explicitly
     providing a seed value. See the documentation of the random module.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/conversion.html` & `myhdl-0.9.0/doc/build/html/manual/conversion.html`

 * *Files 10% similar despite different names*

```diff
@@ -1,64 +1,50 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Conversion to Verilog and VHDL &mdash; MyHDL 0.8 documentation</title>
+    <title>Conversion to Verilog and VHDL &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Conversion examples" href="conversion_examples.html" />
-    <link rel="prev" title="Co-simulation with Verilog" href="cosimulation.html" /> 
+    <link rel="prev" title="Co-simulation with Verilog" href="cosimulation.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="conversion_examples.html" title="Conversion examples"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="cosimulation.html" title="Co-simulation with Verilog"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Conversion to Verilog and VHDL</a><ul>
 <li><a class="reference internal" href="#introduction">Introduction</a></li>
 <li><a class="reference internal" href="#solution-description">Solution description</a></li>
 <li><a class="reference internal" href="#features">Features</a></li>
@@ -68,18 +54,19 @@
 <li><a class="reference internal" href="#supported-types">Supported types</a></li>
 <li><a class="reference internal" href="#supported-statements">Supported statements</a></li>
 <li><a class="reference internal" href="#supported-built-in-functions">Supported built-in functions</a></li>
 <li><a class="reference internal" href="#docstrings">Docstrings</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#conversion-of-lists-of-signals">Conversion of lists of signals</a></li>
+<li><a class="reference internal" href="#conversion-of-interfaces">Conversion of Interfaces</a></li>
 <li><a class="reference internal" href="#assignment-issues">Assignment issues</a><ul>
 <li><a class="reference internal" href="#name-assignment-in-python">Name assignment in Python</a></li>
 <li><a class="reference internal" href="#signal-assignment">Signal assignment</a></li>
-<li><a class="reference internal" href="#intbv-objects"><tt class="docutils literal"><span class="pre">intbv</span></tt> objects</a></li>
+<li><a class="reference internal" href="#intbv-objects"><code class="docutils literal"><span class="pre">intbv</span></code> objects</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#excluding-code-from-conversion">Excluding code from conversion</a></li>
 <li><a class="reference internal" href="#user-defined-code">User-defined code</a></li>
 <li><a class="reference internal" href="#template-transformation">Template transformation</a></li>
 <li><a class="reference internal" href="#conversion-output-verification-by-co-simulation">Conversion output verification by co-simulation</a></li>
 <li><a class="reference internal" href="#conversion-of-test-benches">Conversion of test benches</a></li>
@@ -88,27 +75,33 @@
 <li><a class="reference internal" href="#handling-hierarchy">Handling hierarchy</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#known-issues">Known issues</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="cosimulation.html"
-                        title="previous chapter">Co-simulation with Verilog</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="conversion_examples.html"
-                        title="next chapter">Conversion examples</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/conversion.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="cosimulation.html" title="previous chapter">Co-simulation with Verilog</a></li>
+      <li>Next: <a href="conversion_examples.html" title="next chapter">Conversion examples</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/conversion.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -119,34 +112,34 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="conversion-to-verilog-and-vhdl">
 <span id="conv"></span><h1>Conversion to Verilog and VHDL<a class="headerlink" href="#conversion-to-verilog-and-vhdl" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="introduction">
 <span id="conv-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
 <p>Subject to some limitations,
 MyHDL supports the automatic conversion of MyHDL code to
 Verilog or VHDL code. This feature provides a path from MyHDL into a
 standard Verilog or VHDL based design environment.</p>
 <p>This chapter describes the concepts of conversion. Concrete
-examples can be found in the companion chapter <a class="reference internal" href="conversion_examples.html#conv-usage"><em>Conversion examples</em></a>.</p>
+examples can be found in the companion chapter <a class="reference internal" href="conversion_examples.html#conv-usage"><span>Conversion examples</span></a>.</p>
 </div>
 <div class="section" id="solution-description">
 <span id="conv-solution"></span><h2>Solution description<a class="headerlink" href="#solution-description" title="Permalink to this headline">¶</a></h2>
 <p>To be convertible, the hardware description should satisfy certain restrictions,
 defined as the <em class="dfn">convertible subset</em>. This is described
-in detail in <a class="reference internal" href="#conv-subset"><em>The convertible subset</em></a>.</p>
+in detail in <a class="reference internal" href="#conv-subset"><span>The convertible subset</span></a>.</p>
 <p>A convertible design can be converted to an equivalent model in Verilog
-or VHDL, using the function <a class="reference internal" href="reference.html#myhdl.toVerilog" title="myhdl.toVerilog"><tt class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></tt></a> or <a class="reference internal" href="reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a>  from the MyHDL
+or VHDL, using the function <a class="reference internal" href="reference.html#myhdl.toVerilog" title="myhdl.toVerilog"><code class="xref py py-func docutils literal"><span class="pre">toVerilog()</span></code></a> or <a class="reference internal" href="reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a>  from the MyHDL
 library.</p>
 <p>When the design is intended for implementation
 a third-party <em class="dfn">synthesis tool</em> is used to compile the Verilog or VHDL
 model into an implementation for an ASIC or FPGA. With this step, there is
 an automated path from a hardware description in Python to an FPGA or ASIC implementation.</p>
 <p>The conversion does not start from source files, but from an instantiated design
 that has been <em>elaborated</em> by the Python interpreter. The converter uses the
@@ -158,73 +151,76 @@
 <span id="conv-features"></span><h2>Features<a class="headerlink" href="#features" title="Permalink to this headline">¶</a></h2>
 <dl class="docutils">
 <dt>Conversion after elaboration</dt>
 <dd><em>Elaboration</em> refers to the initial processing of a hardware description to
 achieve a representation of a design instance that is ready for simulation or
 synthesis. In particular, structural parameters and constructs are processed in
 this step. In MyHDL, the Python interpreter itself is used for elaboration.  A
-<a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> object is constructed with elaborated design instances as
+<a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> object is constructed with elaborated design instances as
 arguments.  Likewise, conversion works on an elaborated design
 instance. The Python interpreter is thus used as much as possible.</dd>
 <dt>Arbitrarily complex structure</dt>
 <dd>As the conversion works on an elaborated design instance, any modeling
 constraints only apply to the leaf elements of the design structure, that is,
 the co-operating generators. In other words, there are no restrictions on the
 description of the design structure: Python&#8217;s full power can be used for that
 purpose. Also, the design hierarchy can be arbitrarily deep.</dd>
 <dt>Generator are mapped to Verilog or VHDL constructs</dt>
 <dd>The converter analyzes the code of each generator and maps it to equivalent
 constructs in the target HDL. For Verilog, it will map generators to
-<tt class="docutils literal"><span class="pre">always</span></tt> blocks, continuous assignments or <tt class="docutils literal"><span class="pre">initial</span></tt> blocks. For VHDL,
-it will map them to <tt class="docutils literal"><span class="pre">process</span></tt> statements or concurrent signal assignments.</dd>
-<dt>The module interface is inferred from signal usage</dt>
-<dd>In MyHDL, the input or output direction of interface signals is not explicitly
+<code class="docutils literal"><span class="pre">always</span></code> blocks, continuous assignments or <code class="docutils literal"><span class="pre">initial</span></code> blocks. For VHDL,
+it will map them to <code class="docutils literal"><span class="pre">process</span></code> statements or concurrent signal assignments.</dd>
+<dt>The module ports are inferred from signal usage</dt>
+<dd>In MyHDL, the input or output direction of ports is not explicitly
 declared. The converter investigates signal usage in the design hierarchy to
 infer whether a signal is used as input, output, or as an internal signal.</dd>
+<dt>Interfaces are convertible</dt>
+<dd>An <em>interface</em>: an object that has a number of <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> objects as its
+attributes. The convertor supports this by name expansion and mangling.</dd>
 <dt>Function calls are mapped to Verilog or VHDL subprograms</dt>
 <dd>The converter analyzes function calls and function code. Each function is
 mapped to an appropriate subprogram in the target HDL:  a function or task in  Verilog,
 and a function  or procedure in VHDL.
 In order to support the full power of Python functions,
 a unique subprogram is generated per Python function call.</dd>
 <dt>If-then-else structures may be mapped to case statements</dt>
 <dd>Python does not provide a case statement. However,  the converter recognizes if-then-else
 structures in which a variable is sequentially compared to items of an
 enumeration type, and maps such a structure to a Verilog or VHDL case statement with the
 appropriate synthesis attributes.</dd>
 <dt>Choice of encoding schemes for enumeration types</dt>
-<dd>The <a class="reference internal" href="reference.html#myhdl.enum" title="myhdl.enum"><tt class="xref py py-func docutils literal"><span class="pre">enum()</span></tt></a> function in MyHDL returns an enumeration type. This function
+<dd>The <a class="reference internal" href="reference.html#myhdl.enum" title="myhdl.enum"><code class="xref py py-func docutils literal"><span class="pre">enum()</span></code></a> function in MyHDL returns an enumeration type. This function
 takes an additional parameter <em>encoding</em> that specifies the desired encoding in
 the implementation: binary, one hot, or one cold. The converter
 generates the appropriate code for the specified encoding.</dd>
 <dt>RAM memory</dt>
 <dd>Certain synthesis tools can map Verilog memories or VHDL arrays to RAM structures. To support
 this interesting feature, the converter maps lists of signals to Verilog
 memories or VHDL arrays.</dd>
 <dt>ROM memory</dt>
 <dd>Some synthesis tools can infer a ROM from a case statement. The
 converter does the expansion into a case statement automatically, based on a
 higher level description. The ROM access is described in a single line, by
 indexing into a tuple of integers.</dd>
 <dt>Signed arithmetic</dt>
 <dd><p class="first">In MyHDL, working with negative numbers is trivial: one just uses an
-<tt class="docutils literal"><span class="pre">intbv</span></tt> object with an appropriate constraint on its values.  In
+<code class="docutils literal"><span class="pre">intbv</span></code> object with an appropriate constraint on its values.  In
 contrast, both Verilog and VHDL make a difference between an
 unsigned and a signed representation. To work with negative values,
 the user has to declare a signed variable explicitly. But when
 signed and unsigned operands are mixed in an expression, things may
 become tricky.</p>
 <p>In Verilog, when signed and unsigned operands are mixed, all
 operands are interpreted as <em>unsigned</em>. Obviously, this leads to
 unexpected results. The designer will have to add sign extensions
 and type casts to solve this.</p>
 <p>In VHDL, mixing signed and unsigned will generally not work. The
 designer will have to match the operands manually by adding
 resizings and type casts.</p>
-<p class="last">In MyHDL, these issues don&#8217;t exist because <tt class="docutils literal"><span class="pre">intbv</span></tt> objects simply
+<p class="last">In MyHDL, these issues don&#8217;t exist because <code class="docutils literal"><span class="pre">intbv</span></code> objects simply
 work as (constrained) integers. Moreover, the convertor automates
 the cumbersome tasks that are required in Verilog and
 VHDL. It uses signed or unsigned types based on the value
 constraints of the intbv objects, and automatically performs the
 required sign extensions, resizings, and type casts.</p>
 </dd>
 <dt>User-defined code</dt>
@@ -252,41 +248,41 @@
 <div class="section" id="coding-style">
 <span id="conv-subset-style"></span><h3>Coding style<a class="headerlink" href="#coding-style" title="Permalink to this headline">¶</a></h3>
 <p>A natural restriction on convertible code is that it should be written
 in MyHDL style: cooperating generators, communicating through signals,
 and with sensitivity specify resume conditions.</p>
 <p>For pure modeling, it doesn&#8217;t matter how generators are created.
 However, in convertible code they should be created using one of the
-MyHDL decorators: <a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><tt class="xref py py-func docutils literal"><span class="pre">instance()</span></tt></a>, <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a>,
-<a class="reference internal" href="reference.html#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a>, or <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><tt class="xref py py-func docutils literal"><span class="pre">always_comb()</span></tt></a>.</p>
+MyHDL decorators: <a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal"><span class="pre">instance()</span></code></a>, <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a>,
+<a class="reference internal" href="reference.html#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a>, or <a class="reference internal" href="reference.html#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal"><span class="pre">always_comb()</span></code></a>.</p>
 </div>
 <div class="section" id="supported-types">
 <span id="conv-subset-types"></span><h3>Supported types<a class="headerlink" href="#supported-types" title="Permalink to this headline">¶</a></h3>
 <p>The most important restriction regards object types.  Only a limited
-amount of types can be converted. Python <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> and
-<tt class="xref py py-class docutils literal"><span class="pre">long</span></tt> objects are mapped to Verilog or VHDL integers. All
+amount of types can be converted. Python <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> and
+<a class="reference external" href="http://docs.python.org/library/functions.html#long" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">long</span></code></a> objects are mapped to Verilog or VHDL integers. All
 other supported types need to have a defined bit width. The
-supported types are the Python <tt class="xref py py-class docutils literal"><span class="pre">bool</span></tt> type, the MyHDL
-<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> type, and MyHDL enumeration types returned by function
-<a class="reference internal" href="reference.html#myhdl.enum" title="myhdl.enum"><tt class="xref py py-func docutils literal"><span class="pre">enum()</span></tt></a>.</p>
-<p id="index-0"><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects must be constructed so that a bit width can be
+supported types are the Python <a class="reference external" href="http://docs.python.org/library/functions.html#bool" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">bool</span></code></a> type, the MyHDL
+<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> type, and MyHDL enumeration types returned by function
+<a class="reference internal" href="reference.html#myhdl.enum" title="myhdl.enum"><code class="xref py py-func docutils literal"><span class="pre">enum()</span></code></a>.</p>
+<p id="index-0"><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects must be constructed so that a bit width can be
 inferred.  This can be done by specifying minimum and maximum values,
 e.g. as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">index</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="nb">min</span><span class="o">=</span><span class="n">MIN</span><span class="p">,</span> <span class="nb">max</span><span class="o">=</span><span class="n">MAX</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>The Verilog converter supports <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects that can take
+<p>The Verilog converter supports <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects that can take
 negative values.</p>
-<p>Alternatively, a slice can be taken from an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object as
+<p>Alternatively, a slice can be taken from an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object as
 follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">index</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">N</span><span class="p">:]</span>
 </pre></div>
 </div>
-<p>Such as slice returns a new <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object, with minimum value
-<tt class="docutils literal"><span class="pre">0</span></tt> , and maximum value <tt class="docutils literal"><span class="pre">2**N</span></tt>.</p>
+<p>Such as slice returns a new <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object, with minimum value
+<code class="docutils literal"><span class="pre">0</span></code> , and maximum value <code class="docutils literal"><span class="pre">2**N</span></code>.</p>
 <p>In addition to the scalar types described above, the convertor also
 supports a number of tuple and list based types. The mapping from
 MyHDL types is summarized in the following table.</p>
 <table border="1" class="docutils">
 <colgroup>
 <col width="34%" />
 <col width="24%" />
@@ -299,174 +295,174 @@
 <th class="head">VHDL type</th>
 <th class="head">Notes</th>
 <th class="head">Verilog type</th>
 <th class="head">Notes</th>
 </tr>
 </thead>
 <tbody valign="top">
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">int</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">integer</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">int</span></code></td>
+<td><code class="docutils literal"><span class="pre">integer</span></code></td>
 <td>&nbsp;</td>
-<td><tt class="docutils literal"><span class="pre">integer</span></tt></td>
+<td><code class="docutils literal"><span class="pre">integer</span></code></td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">bool</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">std_logic</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">bool</span></code></td>
+<td><code class="docutils literal"><span class="pre">std_logic</span></code></td>
 <td>(1)</td>
-<td><tt class="docutils literal"><span class="pre">reg</span></tt></td>
+<td><code class="docutils literal"><span class="pre">reg</span></code></td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">intbv</span></tt> with <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">unsigned</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">intbv</span></code> with <code class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">unsigned</span></code></td>
 <td>(2)</td>
-<td><tt class="docutils literal"><span class="pre">reg</span></tt></td>
+<td><code class="docutils literal"><span class="pre">reg</span></code></td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">intbv</span></tt> with  <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">signed</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">intbv</span></code> with  <code class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">signed</span></code></td>
 <td>(2)</td>
-<td><tt class="docutils literal"><span class="pre">reg</span> <span class="pre">signed</span></tt></td>
+<td><code class="docutils literal"><span class="pre">reg</span> <span class="pre">signed</span></code></td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">enum</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">enum</span></code></td>
 <td>dedicated enumeration type</td>
 <td>&nbsp;</td>
-<td><tt class="docutils literal"><span class="pre">reg</span></tt></td>
+<td><code class="docutils literal"><span class="pre">reg</span></code></td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">tuple</span></tt> of <tt class="docutils literal"><span class="pre">int</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">tuple</span></code> of <code class="docutils literal"><span class="pre">int</span></code></td>
 <td>mapped to case statement</td>
 <td>(3)</td>
 <td>mapped to case statement</td>
 <td>(3)</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">list</span></tt> of <tt class="docutils literal"><span class="pre">bool</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">std_logic</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">list</span></code> of <code class="docutils literal"><span class="pre">bool</span></code></td>
+<td><code class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">std_logic</span></code></td>
 <td>&nbsp;</td>
-<td><tt class="docutils literal"><span class="pre">reg</span></tt></td>
+<td><code class="docutils literal"><span class="pre">reg</span></code></td>
 <td>(5)</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">list</span></tt> of <tt class="docutils literal"><span class="pre">intbv</span></tt> with <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">unsigned</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">list</span></code> of <code class="docutils literal"><span class="pre">intbv</span></code> with <code class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">unsigned</span></code></td>
 <td>(4)</td>
-<td><tt class="docutils literal"><span class="pre">reg</span></tt></td>
+<td><code class="docutils literal"><span class="pre">reg</span></code></td>
 <td>(4)(5)</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">list</span></tt> of <tt class="docutils literal"><span class="pre">intbv</span></tt> with <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">signed</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">list</span></code> of <code class="docutils literal"><span class="pre">intbv</span></code> with <code class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">signed</span></code></td>
 <td>(4)</td>
-<td><tt class="docutils literal"><span class="pre">reg</span> <span class="pre">signed</span></tt></td>
+<td><code class="docutils literal"><span class="pre">reg</span> <span class="pre">signed</span></code></td>
 <td>(4)(5)</td>
 </tr>
 </tbody>
 </table>
 <p>Notes:</p>
 <ol class="arabic simple">
-<li>The VHDL <tt class="docutils literal"><span class="pre">std_logic</span></tt> type is defined in the standard VHDL package
-<tt class="docutils literal"><span class="pre">IEEE.std_logic_1164</span></tt>.</li>
-<li>The VHDL <tt class="docutils literal"><span class="pre">unsigned</span></tt> and <tt class="docutils literal"><span class="pre">signed</span></tt> types used are those from the
-standard VHDL packages <tt class="docutils literal"><span class="pre">IEEE.numeric_std</span></tt>.</li>
-<li>A MyHDL <tt class="docutils literal"><span class="pre">tuple</span></tt> of <tt class="docutils literal"><span class="pre">int</span></tt> is used for ROM inference, and can only be
+<li>The VHDL <code class="docutils literal"><span class="pre">std_logic</span></code> type is defined in the standard VHDL package
+<code class="docutils literal"><span class="pre">IEEE.std_logic_1164</span></code>.</li>
+<li>The VHDL <code class="docutils literal"><span class="pre">unsigned</span></code> and <code class="docutils literal"><span class="pre">signed</span></code> types used are those from the
+standard VHDL packages <code class="docutils literal"><span class="pre">IEEE.numeric_std</span></code>.</li>
+<li>A MyHDL <code class="docutils literal"><span class="pre">tuple</span></code> of <code class="docutils literal"><span class="pre">int</span></code> is used for ROM inference, and can only be
 used in a very specific way: an indexing operation into the tuple
 should be the rhs of an assignment.</li>
 <li>All list members should have identical value constraints.</li>
 <li>Lists are mapped to Verilog memories.</li>
 </ol>
 <p>The table as presented applies to MyHDL variables. The convertor also
-supports MyHDL signals that use <tt class="docutils literal"><span class="pre">bool</span></tt>, <tt class="docutils literal"><span class="pre">intbv</span></tt> or <tt class="docutils literal"><span class="pre">enum</span></tt>
+supports MyHDL signals that use <code class="docutils literal"><span class="pre">bool</span></code>, <code class="docutils literal"><span class="pre">intbv</span></code> or <code class="docutils literal"><span class="pre">enum</span></code>
 objects as their underlying type. For VHDL, these are mapped to VHDL signals
 with an underlying type as specified in the table above. Verilog doesn&#8217;t have
 the signal concept. For Verilog, a MyHDL signal is mapped to a Verilog
-<tt class="docutils literal"><span class="pre">reg</span></tt> as in the table above, or to a Verilog <tt class="docutils literal"><span class="pre">wire</span></tt>, depending
+<code class="docutils literal"><span class="pre">reg</span></code> as in the table above, or to a Verilog <code class="docutils literal"><span class="pre">wire</span></code>, depending
 on the signal usage.</p>
 <p>The convertor supports MyHDL list of signals provided the underlying
-signal type is either <tt class="docutils literal"><span class="pre">bool</span></tt> or <tt class="docutils literal"><span class="pre">intbv</span></tt>. They may be mapped to a
+signal type is either <code class="docutils literal"><span class="pre">bool</span></code> or <code class="docutils literal"><span class="pre">intbv</span></code>. They may be mapped to a
 VHDL signal with a VHDL type as specified in the table, or to a
 Verilog memory.  However, list of signals are not always mapped to a
-corresponding VHDL or Verilog object.  See <a class="reference internal" href="#conv-listofsigs"><em>Conversion of lists of signals</em></a> for
+corresponding VHDL or Verilog object.  See <a class="reference internal" href="#conv-listofsigs"><span>Conversion of lists of signals</span></a> for
 more info.</p>
 </div>
 <div class="section" id="supported-statements">
 <span id="conv-subset-statements"></span><h3>Supported statements<a class="headerlink" href="#supported-statements" title="Permalink to this headline">¶</a></h3>
 <p>The following is a list of the statements that are supported by the Verilog
 converter, possibly qualified with restrictions or usage notes.</p>
 <dl class="docutils">
-<dt><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a></dt>
-<dd><p class="first">An <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a> statement in Python looks as follow:</p>
+<dt><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a></dt>
+<dd><p class="first">An <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a> statement in Python looks as follow:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">assert</span> <span class="n">test_expression</span>
 </pre></div>
 </div>
-<p class="last">It can be converted provided <tt class="docutils literal"><span class="pre">test_expression</span></tt> is convertible.</p>
+<p class="last">It can be converted provided <code class="docutils literal"><span class="pre">test_expression</span></code> is convertible.</p>
 </dd>
 </dl>
-<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#break" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">break</span></tt></a></p>
-<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#continue" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">continue</span></tt></a></p>
-<p><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#def" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">def</span></tt></a></p>
+<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#break" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">break</span></code></a></p>
+<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#continue" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">continue</span></code></a></p>
+<p><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#def" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">def</span></code></a></p>
 <dl class="docutils">
-<dt><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#for" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">for</span></tt></a></dt>
+<dt><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#for" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">for</span></code></a></dt>
 <dd>The only supported iteration scheme is iterating through sequences of integers
-returned by built-in function <a class="reference external" href="http://docs.python.org/library/functions.html#range" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">range()</span></tt></a> or MyHDL function
-<a class="reference internal" href="reference.html#myhdl.downrange" title="myhdl.downrange"><tt class="xref py py-func docutils literal"><span class="pre">downrange()</span></tt></a>.  The optional <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#else" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">else</span></tt></a> clause is not supported.</dd>
-<dt><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#if" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">if</span></tt></a></dt>
-<dd><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#if" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">if</span></tt></a>, <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#elif" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">elif</span></tt></a>, and <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#else" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">else</span></tt></a> clauses are fully supported.</dd>
+returned by built-in function <a class="reference external" href="http://docs.python.org/library/functions.html#range" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">range()</span></code></a> or MyHDL function
+<a class="reference internal" href="reference.html#myhdl.downrange" title="myhdl.downrange"><code class="xref py py-func docutils literal"><span class="pre">downrange()</span></code></a>.  The optional <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#else" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">else</span></code></a> clause is not supported.</dd>
+<dt><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#if" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">if</span></code></a></dt>
+<dd><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#if" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">if</span></code></a>, <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#elif" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">elif</span></code></a>, and <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#else" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">else</span></code></a> clauses are fully supported.</dd>
 </dl>
-<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#pass" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">pass</span></tt></a></p>
-<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a></p>
+<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#pass" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">pass</span></code></a></p>
+<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a></p>
 <blockquote>
-<div><p>A <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> statement with multiple arguments:</p>
+<div><p>A <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> statement with multiple arguments:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">print</span> <span class="n">arg1</span><span class="p">,</span> <span class="n">arg2</span><span class="p">,</span> <span class="o">...</span>
 </pre></div>
 </div>
 <p>is supported. However, there are restrictions on the arguments.
 First, they should be of one of the following forms:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">arg</span>
 <span class="n">formatstring</span> <span class="o">%</span> <span class="n">arg</span>
 <span class="n">formatstring</span> <span class="o">%</span> <span class="p">(</span><span class="n">arg1</span><span class="p">,</span> <span class="n">arg2</span><span class="p">,</span> <span class="o">...</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>where <tt class="docutils literal"><span class="pre">arg</span></tt> is a <tt class="docutils literal"><span class="pre">bool</span></tt>, <tt class="docutils literal"><span class="pre">int</span></tt>, <tt class="docutils literal"><span class="pre">intbv</span></tt>, <tt class="docutils literal"><span class="pre">enum</span></tt>, or a
-<tt class="docutils literal"><span class="pre">Signal</span></tt> of these types.</p>
-<p>The <tt class="docutils literal"><span class="pre">formatstring</span></tt> contains ordinary characters and conversion
+<p>where <code class="docutils literal"><span class="pre">arg</span></code> is a <code class="docutils literal"><span class="pre">bool</span></code>, <code class="docutils literal"><span class="pre">int</span></code>, <code class="docutils literal"><span class="pre">intbv</span></code>, <code class="docutils literal"><span class="pre">enum</span></code>, or a
+<code class="docutils literal"><span class="pre">Signal</span></code> of these types.</p>
+<p>The <code class="docutils literal"><span class="pre">formatstring</span></code> contains ordinary characters and conversion
 specifiers as in Python. However, the only supported conversion specifiers
-are <tt class="docutils literal"><span class="pre">%s</span></tt> and <tt class="docutils literal"><span class="pre">%d</span></tt>.
+are <code class="docutils literal"><span class="pre">%s</span></code> and <code class="docutils literal"><span class="pre">%d</span></code>.
 Justification and width specification are thus not supported.</p>
 <p>Printing without a newline:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">print</span> <span class="n">arg1</span> <span class="p">,</span>
 </pre></div>
 </div>
 <p>is not supported.</p>
 </div></blockquote>
 <dl class="docutils">
-<dt><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">raise</span></tt></a></dt>
+<dt><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">raise</span></code></a></dt>
 <dd>This statement is mapped to statements that end the simulation with an
 error message.</dd>
 </dl>
-<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#return" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">return</span></tt></a></p>
+<p><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#return" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">return</span></code></a></p>
 <dl class="docutils">
-<dt><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a></dt>
+<dt><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a></dt>
 <dd>A <cite>yield</cite> expression is used to specify a sensitivity list.
-The yielded expression can be a <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a>, a signal edge as specified by MyHDL
-functions <a class="reference internal" href="reference.html#myhdl.Signal.posedge" title="myhdl.Signal.posedge"><tt class="xref py py-attr docutils literal"><span class="pre">Signal.posedge</span></tt></a> or <a class="reference internal" href="reference.html#myhdl.Signal.negedge" title="myhdl.Signal.negedge"><tt class="xref py py-attr docutils literal"><span class="pre">Signal.negedge</span></tt></a>, or a tuple of signals and edge
-specifications. It can also be a <a class="reference internal" href="reference.html#myhdl.delay" title="myhdl.delay"><tt class="xref py py-func docutils literal"><span class="pre">delay()</span></tt></a> object.</dd>
-<dt><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">while</span></tt></a></dt>
-<dd>The optional <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#else" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">else</span></tt></a> clause is not supported.</dd>
+The yielded expression can be a <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a>, a signal edge as specified by MyHDL
+functions <a class="reference internal" href="reference.html#myhdl.Signal.posedge" title="myhdl.Signal.posedge"><code class="xref py py-attr docutils literal"><span class="pre">Signal.posedge</span></code></a> or <a class="reference internal" href="reference.html#myhdl.Signal.negedge" title="myhdl.Signal.negedge"><code class="xref py py-attr docutils literal"><span class="pre">Signal.negedge</span></code></a>, or a tuple of signals and edge
+specifications. It can also be a <a class="reference internal" href="reference.html#myhdl.delay" title="myhdl.delay"><code class="xref py py-func docutils literal"><span class="pre">delay()</span></code></a> object.</dd>
+<dt><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">while</span></code></a></dt>
+<dd>The optional <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#else" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">else</span></code></a> clause is not supported.</dd>
 </dl>
 </div>
 <div class="section" id="supported-built-in-functions">
 <span id="conv-subset-builtin"></span><h3>Supported built-in functions<a class="headerlink" href="#supported-built-in-functions" title="Permalink to this headline">¶</a></h3>
 <p>The following is a list of the built-in functions that are supported by the
 converter.</p>
 <dl class="docutils">
-<dt><a class="reference external" href="http://docs.python.org/library/functions.html#bool" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">bool()</span></tt></a></dt>
+<dt><code class="xref py py-func docutils literal"><span class="pre">bool()</span></code></dt>
 <dd>This function can be used to typecast an object explicitly to its boolean
 interpretation.</dd>
-<dt><a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">len()</span></tt></a></dt>
-<dd>For <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> and <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects, function <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">len()</span></tt></a> returns the
+<dt><a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">len()</span></code></a></dt>
+<dd>For <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> and <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects, function <a class="reference external" href="http://docs.python.org/library/functions.html#len" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">len()</span></code></a> returns the
 bit width.</dd>
-<dt><a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">int()</span></tt></a></dt>
+<dt><code class="xref py py-func docutils literal"><span class="pre">int()</span></code></dt>
 <dd>This function can be used to typecast an object explicitly to its integer
 interpretation.</dd>
 </dl>
 </div>
 <div class="section" id="docstrings">
 <h3>Docstrings<a class="headerlink" href="#docstrings" title="Permalink to this headline">¶</a></h3>
 <p>The convertor propagates comments under the form of Python
@@ -501,26 +497,37 @@
 This is possible if the list syntax is strictly used outside generator
 code, for example when lists of signals are used to describe
 structure.</p>
 <p>Conversely, when list syntax is used in some generator, then a Verilog
 memory or VHDL array will be declared. The typical example is the
 description of RAM memories.</p>
 </div>
+<div class="section" id="conversion-of-interfaces">
+<span id="conv-interfaces"></span><h2>Conversion of Interfaces<a class="headerlink" href="#conversion-of-interfaces" title="Permalink to this headline">¶</a></h2>
+<p>Complex designs often have many signals that are passed to different levels of
+hierarchy.  Typically, many signals logically belong together. This can be
+modelled by an <em>interface</em>: an object that has a number of <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a>
+objects as its attributes.  Grouping signals into an interface simplifies the
+code, improves efficiency, and reduces errors.</p>
+<p>The convertor supports interface using hierarchical name expansion and name
+mangling.</p>
+</div>
 <div class="section" id="assignment-issues">
 <span id="conv-meth-assign"></span><h2>Assignment issues<a class="headerlink" href="#assignment-issues" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="name-assignment-in-python">
 <span id="conv-meth-assign-python"></span><h3>Name assignment in Python<a class="headerlink" href="#name-assignment-in-python" title="Permalink to this headline">¶</a></h3>
 <p>Name assignment in Python is a different concept than in many other languages.
 This point is very important for effective modeling in Python, and even more so
 for synthesizable MyHDL code. Therefore, the issues are discussed here
 explicitly.</p>
 <p>Consider the following name assignments:</p>
-<div class="highlight-python"><pre>a = 4
-a = ``a string''
-a = False</pre>
+<div class="highlight-python"><div class="highlight"><pre>a = 4
+a = ``a string&#39;&#39;
+a = False
+</pre></div>
 </div>
 <p>In many languages, the meaning would be that an existing variable <em>a</em> gets a
 number of different values. In Python, such a concept of a variable doesn&#8217;t
 exist. Instead, assignment merely creates a new binding of a name to a certain
 object, that replaces any previous binding. So in the example, the name <em>a</em> is
 bound a  number of different objects in sequence.</p>
 <p>The converter has to investigate name assignment and usage in MyHDL
@@ -529,135 +536,136 @@
 name.</p>
 <p>Multiple assignments to the same name can be supported if it can be determined
 that a consistent type and bit width is being used in the assignments. This can
 be done for boolean expressions, numeric expressions, and enumeration type
 literals.</p>
 <p>In other cases, a single assignment should be used when an object is created.
 Subsequent value changes are then achieved by modification of an existing
-object.  This technique should be used for <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> and <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>
+object.  This technique should be used for <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> and <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>
 objects.</p>
 </div>
 <div class="section" id="signal-assignment">
 <span id="conv-meth-assign-signal"></span><h3>Signal assignment<a class="headerlink" href="#signal-assignment" title="Permalink to this headline">¶</a></h3>
 <p>Signal assignment in MyHDL is implemented using attribute assignment to
-attribute <tt class="docutils literal"><span class="pre">next</span></tt>.  Value changes are thus modeled by modification of the
-existing object. The converter investigates the <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> object to infer
+attribute <code class="docutils literal"><span class="pre">next</span></code>.  Value changes are thus modeled by modification of the
+existing object. The converter investigates the <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> object to infer
 the type and bit width of the corresponding Verilog or VHDL object.</p>
 </div>
 <div class="section" id="intbv-objects">
-<span id="conv-meth-assign-intbv"></span><h3><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects<a class="headerlink" href="#intbv-objects" title="Permalink to this headline">¶</a></h3>
-<p id="index-1">Type <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> is likely to be the workhorse for synthesizable
-modeling in MyHDL. An <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> instance behaves like a (mutable)
+<span id="conv-meth-assign-intbv"></span><h3><a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects<a class="headerlink" href="#intbv-objects" title="Permalink to this headline">¶</a></h3>
+<p id="index-1">Type <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> is likely to be the workhorse for synthesizable
+modeling in MyHDL. An <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> instance behaves like a (mutable)
 integer whose individual bits can be accessed and modified. Also, it
 is possible to constrain its set of values. In addition to error
 checking, this makes it possible to infer a bit width, which is
 required for implementation.</p>
 <p>As noted before, it is not possible to modify value of an
-<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object using name assignment. In the following, we will
+<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object using name assignment. In the following, we will
 show how it can be done instead.  Consider:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">a</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">8</span><span class="p">:]</span>
 </pre></div>
 </div>
-<p>This is an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object with initial value <tt class="docutils literal"><span class="pre">0</span></tt> and bit
-width 8. To change its value to <tt class="docutils literal"><span class="pre">5</span></tt>, we can use slice assignment:</p>
+<p>This is an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object with initial value <code class="docutils literal"><span class="pre">0</span></code> and bit
+width 8. To change its value to <code class="docutils literal"><span class="pre">5</span></code>, we can use slice assignment:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">a</span><span class="p">[</span><span class="mi">8</span><span class="p">:]</span> <span class="o">=</span> <span class="mi">5</span>
 </pre></div>
 </div>
 <p>The same can be achieved by leaving the bit width unspecified, which
 has the meaning to change &#8220;all&#8221; bits:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">a</span><span class="p">[:]</span> <span class="o">=</span> <span class="mi">5</span>
 </pre></div>
 </div>
 <p>Often the new value will depend on the old one. For example, to
-increment an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> with the technique above:</p>
+increment an <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> with the technique above:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">a</span><span class="p">[:]</span> <span class="o">=</span> <span class="n">a</span> <span class="o">+</span> <span class="mi">1</span>
 </pre></div>
 </div>
 <p>Python also provides <em>augmented</em> assignment operators, which can be
 used to implement in-place operations. These are supported on
-<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects and by the converter, so that the increment can
+<a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects and by the converter, so that the increment can
 also be done as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">a</span> <span class="o">+=</span> <span class="mi">1</span>
 </pre></div>
 </div>
 </div>
 </div>
 <div class="section" id="excluding-code-from-conversion">
 <span id="conv-subset-exclude"></span><h2>Excluding code from conversion<a class="headerlink" href="#excluding-code-from-conversion" title="Permalink to this headline">¶</a></h2>
 <p>For some tasks, such as debugging, it may be useful to insert arbitrary Python
 code that should not be converted.</p>
 <p>The convertor supports this by ignoring all code that is embedded in a
-<tt class="docutils literal"><span class="pre">if</span> <span class="pre">__debug__</span></tt> test. The value of the <tt class="docutils literal"><span class="pre">__debug__</span></tt> variable is not taken into
+<code class="docutils literal"><span class="pre">if</span> <span class="pre">__debug__</span></code> test. The value of the <code class="docutils literal"><span class="pre">__debug__</span></code> variable is not taken into
 account.</p>
 </div>
 <div class="section" id="user-defined-code">
 <span id="conv-custom"></span><span id="index-2"></span><h2>User-defined code<a class="headerlink" href="#user-defined-code" title="Permalink to this headline">¶</a></h2>
 <p>MyHDL provides a way to include user-defined code during the
 conversion process. There are special function attributes that are understood by the
-converter but ignored by the simulator. The attributes are <tt class="xref py py-attr docutils literal"><span class="pre">verilog_code</span></tt>
-for Verilog and <tt class="xref py py-attr docutils literal"><span class="pre">vhdl_code</span></tt> for VHDL.  They operate like a special
+converter but ignored by the simulator. The attributes are <code class="xref py py-attr docutils literal"><span class="pre">verilog_code</span></code>
+for Verilog and <code class="xref py py-attr docutils literal"><span class="pre">vhdl_code</span></code> for VHDL.  They operate like a special
 return value. When defined in a MyHDL function, the convertor will use
 their value instead of the regular return value. Effectively, it will
 stop converting at that point.</p>
-<p>The value of <tt class="xref py py-attr docutils literal"><span class="pre">verilog_code</span></tt> or <tt class="xref py py-attr docutils literal"><span class="pre">vhdl_code</span></tt> should be a Python
-template string. A template string supports <tt class="docutils literal"><span class="pre">$</span></tt>-based substitutions.
-The <tt class="docutils literal"><span class="pre">$name</span></tt> notation can be used to refer to the
+<p>The value of <code class="xref py py-attr docutils literal"><span class="pre">verilog_code</span></code> or <code class="xref py py-attr docutils literal"><span class="pre">vhdl_code</span></code> should be a Python
+template string. A template string supports <code class="docutils literal"><span class="pre">$</span></code>-based substitutions.
+The <code class="docutils literal"><span class="pre">$name</span></code> notation can be used to refer to the
 variable names in the context of the string. The convertor will
 substitute the appropriate values in the string and then insert it
 instead of the regular converted output.</p>
 <p>There is one more issue with user-defined code.
 Normally, the converter infers inputs, internal signals,
 and outputs. It also detects undriven and multiple driven signals. To
 do this, it assumes that signals are not driven by default. It then
 processes the code to find out which signals are driven from
 where.</p>
 <p>Proper signal usage inference cannot be done with user-defined code. Without
 user help, this will result in warnings or errors during the
 inference process, or in compilation errors from invalid
-code. The user can solve this by setting the <tt class="xref py py-attr docutils literal"><span class="pre">driven</span></tt> or
-<tt class="xref py py-attr docutils literal"><span class="pre">read</span></tt> attribute
+code. The user can solve this by setting the <code class="xref py py-attr docutils literal"><span class="pre">driven</span></code> or
+<code class="xref py py-attr docutils literal"><span class="pre">read</span></code> attribute
 for signals that are driven or read from the user-defined code.
-These attributes are <tt class="docutils literal"><span class="pre">False</span></tt> by default.
-The allowed &#8220;true&#8221; values of the <tt class="xref py py-attr docutils literal"><span class="pre">driven</span></tt> attribute are
-<tt class="docutils literal"><span class="pre">True</span></tt>, <tt class="docutils literal"><span class="pre">'wire'</span></tt> and <tt class="docutils literal"><span class="pre">'reg'</span></tt>. The
+These attributes are <code class="docutils literal"><span class="pre">False</span></code> by default.
+The allowed &#8220;true&#8221; values of the <code class="xref py py-attr docutils literal"><span class="pre">driven</span></code> attribute are
+<code class="docutils literal"><span class="pre">True</span></code>, <code class="docutils literal"><span class="pre">'wire'</span></code> and <code class="docutils literal"><span class="pre">'reg'</span></code>. The
 latter two values specifies how the user-defined Verilog code drives the signal in
 Verilog. To decide which value to use, consider how the signal should
 be declared in Verilog after the user-defined code is inserted.</p>
-<p>For an example of user-defined code, see <a class="reference internal" href="conversion_examples.html#conv-usage-custom"><em>User-defined code</em></a>.</p>
+<p>For an example of user-defined code, see <a class="reference internal" href="conversion_examples.html#conv-usage-custom"><span>User-defined code</span></a>.</p>
 </div>
 <div class="section" id="template-transformation">
 <h2>Template transformation<a class="headerlink" href="#template-transformation" title="Permalink to this headline">¶</a></h2>
 <div class="admonition note">
 <p class="first admonition-title">Note</p>
 <p class="last">This section is only relevant for VHDL.</p>
 </div>
 <p>There is a difference between VHDL and Verilog in the way in which
 sensitivity to signal edges is specified. In Verilog, edge specifiers
 can be used directly in the sensitivity list. In VHDL, this is not
 possible: only signals can be used in the sensitivity list. To check
-for an edge, one uses the <tt class="docutils literal"><span class="pre">rising_edge()</span></tt> or <tt class="docutils literal"><span class="pre">falling_edge()</span></tt>
+for an edge, one uses the <code class="docutils literal"><span class="pre">rising_edge()</span></code> or <code class="docutils literal"><span class="pre">falling_edge()</span></code>
 functions in the code.</p>
 <p>MyHDL follows the Verilog scheme to specify edges in the sensitivity
 list. Consequently, when mapping such code to VHDL, it needs to be
 transformed to equivalent VHDL. This is an important issue because it
 affects all synthesizable templates that infer sequential logic.</p>
 <p>We will illustrate this feature with some examples. This is the MyHDL
 code for a D flip-flop:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
 <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
     <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">d</span>
 </pre></div>
 </div>
 <p>It is converted to VHDL as follows:</p>
-<div class="highlight-python"><pre>DFF_LOGIC: process (clk) is
+<div class="highlight-python"><div class="highlight"><pre>DFF_LOGIC: process (clk) is
 begin
     if rising_edge(clk) then
         q &lt;= d;
     end if;
-end process DFF_LOGIC;</pre>
+end process DFF_LOGIC;
+</pre></div>
 </div>
 <p>The convertor can handle the more general case. For example, this is
 MyHDL code for a D flip-flop with asynchronous set, asynchronous
 reset, and preference of set over reset:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">,</span> <span class="nb">set</span><span class="o">.</span><span class="n">negedge</span><span class="p">,</span> <span class="n">rst</span><span class="o">.</span><span class="n">negedge</span><span class="p">)</span>
 <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
     <span class="k">if</span> <span class="nb">set</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
@@ -665,24 +673,25 @@
     <span class="k">elif</span> <span class="n">rst</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
         <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
     <span class="k">else</span><span class="p">:</span>
         <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">d</span>
 </pre></div>
 </div>
 <p>This is converted to VHDL as follows:</p>
-<div class="highlight-python"><pre>DFFSR_LOGIC: process (clk, set, rst) is
+<div class="highlight-python"><div class="highlight"><pre>DFFSR_LOGIC: process (clk, set, rst) is
 begin
-    if (set = '0') then
-        q &lt;= '1';
-    elsif (rst = '0') then
-        q &lt;= '0';
+    if (set = &#39;0&#39;) then
+        q &lt;= &#39;1&#39;;
+    elsif (rst = &#39;0&#39;) then
+        q &lt;= &#39;0&#39;;
     elsif rising_edge(clk) then
         q &lt;= d;
     end if;
-end process DFFSR_LOGIC;</pre>
+end process DFFSR_LOGIC;
+</pre></div>
 </div>
 <p>All cases with practical utility can be handled in this way. However,
 there are other cases that cannot be transformed to equivalent
 VHDL. The convertor will detect those cases and give an error.</p>
 </div>
 <div class="section" id="conversion-output-verification-by-co-simulation">
 <span id="conv-meth-conv"></span><h2>Conversion output verification by co-simulation<a class="headerlink" href="#conversion-output-verification-by-co-simulation" title="Permalink to this headline">¶</a></h2>
@@ -710,28 +719,28 @@
 sufficiently complex test benches. In this section, we present some
 insights about this.</p>
 <p>The most important restrictions regard the types that can be used, as
 discussed earlier in this chapter. However, the &#8220;convertible subset&#8221; is
 wider than the &#8220;synthesis subset&#8221;. We will present a number of
 non-synthesizable feature that are of interest for test benches.</p>
 <dl class="docutils">
-<dt>the <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">while</span></tt></a> loop</dt>
-<dd><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">while</span></tt></a> loops can be used for high-level control structures.</dd>
-<dt>the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">raise</span></tt></a> statement</dt>
-<dd>A <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">raise</span></tt></a> statement can stop the simulation on an error condition.</dd>
-<dt><a class="reference internal" href="reference.html#myhdl.delay" title="myhdl.delay"><tt class="xref py py-func docutils literal"><span class="pre">delay()</span></tt></a> objects</dt>
+<dt>the <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">while</span></code></a> loop</dt>
+<dd><a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">while</span></code></a> loops can be used for high-level control structures.</dd>
+<dt>the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">raise</span></code></a> statement</dt>
+<dd>A <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">raise</span></code></a> statement can stop the simulation on an error condition.</dd>
+<dt><a class="reference internal" href="reference.html#myhdl.delay" title="myhdl.delay"><code class="xref py py-func docutils literal"><span class="pre">delay()</span></code></a> objects</dt>
 <dd>Delay modeling is essential for test benches.</dd>
-<dt>the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> statement</dt>
-<dd><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> statements can be used for simple debugging.</dd>
-<dt>the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a> statement.</dt>
-<dd>Originally, <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a> statements were only intended to insert debugging
+<dt>the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> statement</dt>
+<dd><a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> statements can be used for simple debugging.</dd>
+<dt>the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a> statement.</dt>
+<dd>Originally, <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a> statements were only intended to insert debugging
 assertions in code. Recently, there is a tendency to use them to write
 self-checking unit tests, controlled by unit test frameworks such as
-<tt class="docutils literal"><span class="pre">py.test</span></tt>. In particular, they are a powerful way to write
-self-checking test benches for MyHDL designs. As <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a>
+<code class="docutils literal"><span class="pre">py.test</span></code>. In particular, they are a powerful way to write
+self-checking test benches for MyHDL designs. As <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a>
 statements are convertible, a whole unit test suite in MyHDL can be
 converted to an equivalent test suite in Verilog and VHDL.</dd>
 </dl>
 <p>Additionally, the same techniques as for synthesizable code can be used
 to master complexity. In particular, any code outside generators
 is executed during elaboration, and therefore not considered in
 the conversion process. This feature can for example be used for
@@ -762,70 +771,64 @@
 is quite relevant to humans, but much less so to tools.</p>
 <p>However, in some cases hierarchy is desirable. For example, if you convert
 a test bench you may prefer to keep its code separate from the design
 under test. In other words, conversion should stop at the design under test
 instance, and insert an instantiation instead.</p>
 <p>There is a workaround to accomplish this with a small amount of additional
 work. The workaround is to define user-defined code consisting of an
-instantiation of the design under test. As discussed in <a class="reference internal" href="#conv-custom"><em>User-defined code</em></a>,
+instantiation of the design under test. As discussed in <a class="reference internal" href="#conv-custom"><span>User-defined code</span></a>,
 when the convertor sees the hook it will stop converting and insert the
 instantiation instead. Of course, you will want to convert the design
 under test itself also. Therefore, you should use a flag that controls
 whether the hook is defined or not and set it according to the
 desired conversion.</p>
 </div>
 </div>
 <div class="section" id="known-issues">
 <span id="conv-issues"></span><h2>Known issues<a class="headerlink" href="#known-issues" title="Permalink to this headline">¶</a></h2>
 <dl class="docutils">
 <dt>Verilog and VHDL integers are 32 bit wide</dt>
 <dd>Usually, Verilog and VHDL integers are 32 bit wide. In contrast,
 Python is moving toward integers with undefined width. Python
-<tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> and <tt class="xref py py-class docutils literal"><span class="pre">long</span></tt> variables are mapped to Verilog
+<a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> and <a class="reference external" href="http://docs.python.org/library/functions.html#long" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">long</span></code></a> variables are mapped to Verilog
 integers; so for values wider than 32 bit this mapping is
 incorrect.</dd>
 <dt>Synthesis pragmas are specified as Verilog comments.</dt>
 <dd>The recommended way to specify synthesis pragmas in Verilog is
 through attribute lists. However, the Icarus simulator doesn&#8217;t
-support them for <tt class="docutils literal"><span class="pre">case</span></tt> statements (to specify <tt class="docutils literal"><span class="pre">parallel_case</span></tt>
-and <tt class="docutils literal"><span class="pre">full_case</span></tt> pragmas). Therefore, the old but deprecated
+support them for <code class="docutils literal"><span class="pre">case</span></code> statements (to specify <code class="docutils literal"><span class="pre">parallel_case</span></code>
+and <code class="docutils literal"><span class="pre">full_case</span></code> pragmas). Therefore, the old but deprecated
 method of synthesis pragmas in Verilog comments is still used.</dd>
-<dt>Inconsistent place of the sensitivity list inferred from <tt class="docutils literal"><span class="pre">always_comb</span></tt>.</dt>
-<dd>The semantics of <tt class="docutils literal"><span class="pre">always_comb</span></tt>, both in Verilog and MyHDL, is to
+<dt>Inconsistent place of the sensitivity list inferred from <code class="docutils literal"><span class="pre">always_comb</span></code>.</dt>
+<dd>The semantics of <code class="docutils literal"><span class="pre">always_comb</span></code>, both in Verilog and MyHDL, is to
 have an implicit sensitivity list at the end of the code. However,
 this may not be synthesizable. Therefore, the inferred sensitivity
-list is put at the top of the corresponding <tt class="docutils literal"><span class="pre">always</span></tt> block or
-<tt class="docutils literal"><span class="pre">process</span></tt>. This may cause inconsistent behavior at the start of
+list is put at the top of the corresponding <code class="docutils literal"><span class="pre">always</span></code> block or
+<code class="docutils literal"><span class="pre">process</span></code>. This may cause inconsistent behavior at the start of
 the simulation. The workaround is to create events at time 0.</dd>
 </dl>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="conversion_examples.html" title="Conversion examples"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="cosimulation.html" title="Co-simulation with Verilog"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/conversion.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,60 +1,56 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
           o _I_n_t_r_o_d_u_c_t_i_o_n
           o _S_o_l_u_t_i_o_n_ _d_e_s_c_r_i_p_t_i_o_n
           o _F_e_a_t_u_r_e_s
           o _T_h_e_ _c_o_n_v_e_r_t_i_b_l_e_ _s_u_b_s_e_t
                 # _I_n_t_r_o_d_u_c_t_i_o_n
                 # _C_o_d_i_n_g_ _s_t_y_l_e
                 # _S_u_p_p_o_r_t_e_d_ _t_y_p_e_s
                 # _S_u_p_p_o_r_t_e_d_ _s_t_a_t_e_m_e_n_t_s
                 # _S_u_p_p_o_r_t_e_d_ _b_u_i_l_t_-_i_n_ _f_u_n_c_t_i_o_n_s
                 # _D_o_c_s_t_r_i_n_g_s
           o _C_o_n_v_e_r_s_i_o_n_ _o_f_ _l_i_s_t_s_ _o_f_ _s_i_g_n_a_l_s
+          o _C_o_n_v_e_r_s_i_o_n_ _o_f_ _I_n_t_e_r_f_a_c_e_s
           o _A_s_s_i_g_n_m_e_n_t_ _i_s_s_u_e_s
                 # _N_a_m_e_ _a_s_s_i_g_n_m_e_n_t_ _i_n_ _P_y_t_h_o_n
                 # _S_i_g_n_a_l_ _a_s_s_i_g_n_m_e_n_t
                 # _i_n_t_b_v_ _o_b_j_e_c_t_s
           o _E_x_c_l_u_d_i_n_g_ _c_o_d_e_ _f_r_o_m_ _c_o_n_v_e_r_s_i_o_n
           o _U_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e
           o _T_e_m_p_l_a_t_e_ _t_r_a_n_s_f_o_r_m_a_t_i_o_n
           o _C_o_n_v_e_r_s_i_o_n_ _o_u_t_p_u_t_ _v_e_r_i_f_i_c_a_t_i_o_n_ _b_y_ _c_o_-_s_i_m_u_l_a_t_i_o_n
           o _C_o_n_v_e_r_s_i_o_n_ _o_f_ _t_e_s_t_ _b_e_n_c_h_e_s
           o _M_e_t_h_o_d_o_l_o_g_y_ _n_o_t_e_s
                 # _S_i_m_u_l_a_t_e_ _f_i_r_s_t
                 # _H_a_n_d_l_i_n_g_ _h_i_e_r_a_r_c_h_y
           o _K_n_o_w_n_ _i_s_s_u_e_s
-****** PPrreevviioouuss ttooppiicc ******
-_C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h_ _V_e_r_i_l_o_g
-****** NNeexxtt ttooppiicc ******
-_C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h_ _V_e_r_i_l_o_g
+                # Next: _C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ CCoonnvveerrssiioonn ttoo VVeerriilloogg aanndd VVHHDDLL_?¶ ************
 ********** IInnttrroodduuccttiioonn_?¶ **********
 Subject to some limitations, MyHDL supports the automatic conversion of MyHDL
 code to Verilog or VHDL code. This feature provides a path from MyHDL into a
 standard Verilog or VHDL based design environment.
 This chapter describes the concepts of conversion. Concrete examples can be
-found in the companion chapter _CC_oo_nn_vv_ee_rr_ss_ii_oo_nn_ _ee_xx_aa_mm_pp_ll_ee_ss.
+found in the companion chapter _C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s.
 ********** SSoolluuttiioonn ddeessccrriippttiioonn_?¶ **********
 To be convertible, the hardware description should satisfy certain
 restrictions, defined as the ccoonnvveerrttiibbllee ssuubbsseett. This is described in detail in
-_TT_hh_ee_ _cc_oo_nn_vv_ee_rr_tt_ii_bb_ll_ee_ _ss_uu_bb_ss_ee_tt.
+_T_h_e_ _c_o_n_v_e_r_t_i_b_l_e_ _s_u_b_s_e_t.
 A convertible design can be converted to an equivalent model in Verilog or
 VHDL, using the function _t_o_V_e_r_i_l_o_g_(_) or _t_o_V_H_D_L_(_) from the MyHDL library.
 When the design is intended for implementation a third-party ssyynntthheessiiss ttooooll is
 used to compile the Verilog or VHDL model into an implementation for an ASIC or
 FPGA. With this step, there is an automated path from a hardware description in
 Python to an FPGA or ASIC implementation.
 The conversion does not start from source files, but from an instantiated
@@ -81,19 +77,22 @@
       arbitrarily deep.
   Generator are mapped to Verilog or VHDL constructs
       The converter analyzes the code of each generator and maps it to
       equivalent constructs in the target HDL. For Verilog, it will map
       generators to always blocks, continuous assignments or initial blocks.
       For VHDL, it will map them to process statements or concurrent signal
       assignments.
-  The module interface is inferred from signal usage
-      In MyHDL, the input or output direction of interface signals is not
-      explicitly declared. The converter investigates signal usage in the
-      design hierarchy to infer whether a signal is used as input, output, or
-      as an internal signal.
+  The module ports are inferred from signal usage
+      In MyHDL, the input or output direction of ports is not explicitly
+      declared. The converter investigates signal usage in the design hierarchy
+      to infer whether a signal is used as input, output, or as an internal
+      signal.
+  Interfaces are convertible
+      An iinntteerrffaaccee: an object that has a number of _S_i_g_n_a_l objects as its
+      attributes. The convertor supports this by name expansion and mangling.
   Function calls are mapped to Verilog or VHDL subprograms
       The converter analyzes function calls and function code. Each function is
       mapped to an appropriate subprogram in the target HDL: a function or task
       in Verilog, and a function or procedure in VHDL. In order to support the
       full power of Python functions, a unique subprogram is generated per
       Python function call.
   If-then-else structures may be mapped to case statements
@@ -155,17 +154,17 @@
 style: cooperating generators, communicating through signals, and with
 sensitivity specify resume conditions.
 For pure modeling, it doesn’t matter how generators are created. However, in
 convertible code they should be created using one of the MyHDL decorators:
 _i_n_s_t_a_n_c_e_(_), _a_l_w_a_y_s_(_), _a_l_w_a_y_s___s_e_q_(_), or _a_l_w_a_y_s___c_o_m_b_(_).
 ******** SSuuppppoorrtteedd ttyyppeess_?¶ ********
 The most important restriction regards object types. Only a limited amount of
-types can be converted. Python int and long objects are mapped to Verilog or
+types can be converted. Python _i_n_t and _l_o_n_g objects are mapped to Verilog or
 VHDL integers. All other supported types need to have a defined bit width. The
-supported types are the Python bool type, the MyHDL _i_n_t_b_v type, and MyHDL
+supported types are the Python _b_o_o_l type, the MyHDL _i_n_t_b_v type, and MyHDL
 enumeration types returned by function _e_n_u_m_(_).
 _i_n_t_b_v objects must be constructed so that a bit width can be inferred. This can
 be done by specifying minimum and maximum values, e.g. as follows:
 index = intbv(0, min=MIN, max=MAX)
 The Verilog converter supports _i_n_t_b_v objects that can take negative values.
 Alternatively, a slice can be taken from an _i_n_t_b_v object as follows:
 index = intbv(0)[N:]
@@ -205,15 +204,15 @@
 in the table above. Verilog doesn’t have the signal concept. For Verilog, a
 MyHDL signal is mapped to a Verilog reg as in the table above, or to a Verilog
 wire, depending on the signal usage.
 The convertor supports MyHDL list of signals provided the underlying signal
 type is either bool or intbv. They may be mapped to a VHDL signal with a VHDL
 type as specified in the table, or to a Verilog memory. However, list of
 signals are not always mapped to a corresponding VHDL or Verilog object. See
-_CC_oo_nn_vv_ee_rr_ss_ii_oo_nn_ _oo_ff_ _ll_ii_ss_tt_ss_ _oo_ff_ _ss_ii_gg_nn_aa_ll_ss for more info.
+_C_o_n_v_e_r_s_i_o_n_ _o_f_ _l_i_s_t_s_ _o_f_ _s_i_g_n_a_l_s for more info.
 ******** SSuuppppoorrtteedd ssttaatteemmeennttss_?¶ ********
 The following is a list of the statements that are supported by the Verilog
 converter, possibly qualified with restrictions or usage notes.
   _a_s_s_e_r_t
       An _a_s_s_e_r_t statement in Python looks as follow:
       assert test_expression
       It can be converted provided test_expression is convertible.
@@ -253,20 +252,20 @@
       _S_i_g_n_a_l_._p_o_s_e_d_g_e or _S_i_g_n_a_l_._n_e_g_e_d_g_e, or a tuple of signals and edge
       specifications. It can also be a _d_e_l_a_y_(_) object.
   _w_h_i_l_e
       The optional _e_l_s_e clause is not supported.
 ******** SSuuppppoorrtteedd bbuuiilltt--iinn ffuunnccttiioonnss_?¶ ********
 The following is a list of the built-in functions that are supported by the
 converter.
-  _b_o_o_l_(_)
+  bool()
       This function can be used to typecast an object explicitly to its boolean
       interpretation.
   _l_e_n_(_)
       For _S_i_g_n_a_l and _i_n_t_b_v objects, function _l_e_n_(_) returns the bit width.
-  _i_n_t_(_)
+  int()
       This function can be used to typecast an object explicitly to its integer
       interpretation.
 ******** DDooccssttrriinnggss_?¶ ********
 The convertor propagates comments under the form of Python docstrings.
 Docstrings are typically used in Python to document certain objects in a
 standard way. Such “official” docstrings are put into the converted output at
 appropriate locations. The convertor supports official docstrings for the top
@@ -291,14 +290,22 @@
 If possible, plain signal declarations are preferred, because Verilog memories
 and arrays have some restrictions in usage and tool support. This is possible
 if the list syntax is strictly used outside generator code, for example when
 lists of signals are used to describe structure.
 Conversely, when list syntax is used in some generator, then a Verilog memory
 or VHDL array will be declared. The typical example is the description of RAM
 memories.
+********** CCoonnvveerrssiioonn ooff IInntteerrffaacceess_?¶ **********
+Complex designs often have many signals that are passed to different levels of
+hierarchy. Typically, many signals logically belong together. This can be
+modelled by an iinntteerrffaaccee: an object that has a number of _S_i_g_n_a_l objects as its
+attributes. Grouping signals into an interface simplifies the code, improves
+efficiency, and reduces errors.
+The convertor supports interface using hierarchical name expansion and name
+mangling.
 ********** AAssssiiggnnmmeenntt iissssuueess_?¶ **********
 ******** NNaammee aassssiiggnnmmeenntt iinn PPyytthhoonn_?¶ ********
 Name assignment in Python is a different concept than in many other languages.
 This point is very important for effective modeling in Python, and even more so
 for synthesizable MyHDL code. Therefore, the issues are discussed here
 explicitly.
 Consider the following name assignments:
@@ -374,15 +381,15 @@
 or in compilation errors from invalid code. The user can solve this by setting
 the driven or read attribute for signals that are driven or read from the user-
 defined code. These attributes are False by default. The allowed “true” values
 of the driven attribute are True, 'wire' and 'reg'. The latter two values
 specifies how the user-defined Verilog code drives the signal in Verilog. To
 decide which value to use, consider how the signal should be declared in
 Verilog after the user-defined code is inserted.
-For an example of user-defined code, see _UU_ss_ee_rr_--_dd_ee_ff_ii_nn_ee_dd_ _cc_oo_dd_ee.
+For an example of user-defined code, see _U_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e.
 ********** TTeemmppllaattee ttrraannssffoorrmmaattiioonn_?¶ **********
 Note
 This section is only relevant for VHDL.
 There is a difference between VHDL and Verilog in the way in which sensitivity
 to signal edges is specified. In Verilog, edge specifiers can be used directly
 in the sensitivity list. In VHDL, this is not possible: only signals can be
 used in the sensitivity list. To check for an edge, one uses the rising_edge()
@@ -491,23 +498,23 @@
 humans, but much less so to tools.
 However, in some cases hierarchy is desirable. For example, if you convert a
 test bench you may prefer to keep its code separate from the design under test.
 In other words, conversion should stop at the design under test instance, and
 insert an instantiation instead.
 There is a workaround to accomplish this with a small amount of additional
 work. The workaround is to define user-defined code consisting of an
-instantiation of the design under test. As discussed in _UU_ss_ee_rr_--_dd_ee_ff_ii_nn_ee_dd_ _cc_oo_dd_ee, when
+instantiation of the design under test. As discussed in _U_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e, when
 the convertor sees the hook it will stop converting and insert the
 instantiation instead. Of course, you will want to convert the design under
 test itself also. Therefore, you should use a flag that controls whether the
 hook is defined or not and set it according to the desired conversion.
 ********** KKnnoowwnn iissssuueess_?¶ **********
   Verilog and VHDL integers are 32 bit wide
       Usually, Verilog and VHDL integers are 32 bit wide. In contrast, Python
-      is moving toward integers with undefined width. Python int and long
+      is moving toward integers with undefined width. Python _i_n_t and _l_o_n_g
       variables are mapped to Verilog integers; so for values wider than 32 bit
       this mapping is incorrect.
   Synthesis pragmas are specified as Verilog comments.
       The recommended way to specify synthesis pragmas in Verilog is through
       attribute lists. However, the Icarus simulator doesn’t support them for
       case statements (to specify parallel_case and full_case pragmas).
       Therefore, the old but deprecated method of synthesis pragmas in Verilog
@@ -515,15 +522,8 @@
   Inconsistent place of the sensitivity list inferred from always_comb.
       The semantics of always_comb, both in Verilog and MyHDL, is to have an
       implicit sensitivity list at the end of the code. However, this may not
       be synthesizable. Therefore, the inferred sensitivity list is put at the
       top of the corresponding always block or process. This may cause
       inconsistent behavior at the start of the simulation. The workaround is
       to create events at time 0.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/preface.html` & `myhdl-0.9.0/doc/build/html/manual/preface.html`

 * *Files 13% similar despite different names*

```diff
@@ -1,77 +1,69 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Overview &mdash; MyHDL 0.8 documentation</title>
+    <title>Overview &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Background information" href="background.html" />
-    <link rel="prev" title="The MyHDL manual" href="index.html" /> 
+    <link rel="prev" title="The MyHDL manual" href="index.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="background.html" title="Background information"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="index.html" title="The MyHDL manual"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
-        <div class="sphinxsidebarwrapper">
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="index.html"
-                        title="previous chapter">The MyHDL manual</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="background.html"
-                        title="next chapter">Background information</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/preface.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
+        <div class="sphinxsidebarwrapper"><div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="index.html" title="previous chapter">The MyHDL manual</a></li>
+      <li>Next: <a href="background.html" title="next chapter">Background information</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/preface.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -82,15 +74,15 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="overview">
 <h1>Overview<a class="headerlink" href="#overview" title="Permalink to this headline">¶</a></h1>
 <p>The goal of the MyHDL project is to empower hardware designers with
 the elegance and simplicity of the Python language.</p>
 <p>MyHDL is a free, open-source package for using Python as a
 hardware description and verification language. Python is a very high
@@ -140,30 +132,24 @@
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="background.html" title="Background information"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="index.html" title="The MyHDL manual"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/preface.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,18 +1,13 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-****** PPrreevviioouuss ttooppiicc ******
-_T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
-****** NNeexxtt ttooppiicc ******
-_B_a_c_k_g_r_o_u_n_d_ _i_n_f_o_r_m_a_t_i_o_n
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Next: _B_a_c_k_g_r_o_u_n_d_ _i_n_f_o_r_m_a_t_i_o_n
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ OOvveerrvviieeww_?¶ ************
 The goal of the MyHDL project is to empower hardware designers with the
@@ -55,15 +50,8 @@
 Consequently, the original design structure can be arbitrarily complex.
 Moreover, the conversion limitations apply only to code inside generators.
 Outside generators, Python’s full power can be used without compromising
 convertibility.
 Finally, the converter automates a number of tasks that are hard in Verilog or
 VHDL directly. A notable feature is the automated handling of signed arithmetic
 issues.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/structure.html` & `myhdl-0.9.0/doc/build/html/manual/structure.html`

 * *Files 6% similar despite different names*

```diff
@@ -1,91 +1,83 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Structural modeling &mdash; MyHDL 0.8 documentation</title>
+    <title>Structural modeling &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="RTL modeling" href="rtl.html" />
-    <link rel="prev" title="Hardware-oriented types" href="hwtypes.html" /> 
+    <link rel="prev" title="Hardware-oriented types" href="hwtypes.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="rtl.html" title="RTL modeling"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="hwtypes.html" title="Hardware-oriented types"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Structural modeling</a><ul>
 <li><a class="reference internal" href="#introduction">Introduction</a></li>
 <li><a class="reference internal" href="#conditional-instantiation">Conditional instantiation</a><ul>
 <li><a class="reference internal" href="#lists-of-instances-and-signals">Lists of instances and signals</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#converting-between-lists-of-signals-and-bit-vectors">Converting between lists of signals and bit vectors</a></li>
 <li><a class="reference internal" href="#inferring-the-list-of-instances">Inferring the list of instances</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="hwtypes.html"
-                        title="previous chapter">Hardware-oriented types</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="rtl.html"
-                        title="next chapter">RTL modeling</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/structure.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="hwtypes.html" title="previous chapter">Hardware-oriented types</a></li>
+      <li>Next: <a href="rtl.html" title="next chapter">RTL modeling</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/structure.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -96,15 +88,15 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="structural-modeling">
 <span id="model-structure"></span><h1>Structural modeling<a class="headerlink" href="#structural-modeling" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="introduction">
 <span id="index-0"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
 <p>Hardware descriptions need to support the concepts of module instantiation and
 hierarchy.  In MyHDL, an instance is recursively defined as being either a
@@ -144,15 +136,15 @@
     <span class="k">else</span><span class="p">:</span>
         <span class="k">raise</span> <span class="ne">NotImplementedError</span>
 </pre></div>
 </div>
 <div class="section" id="lists-of-instances-and-signals">
 <span id="model-instarray"></span><h3>Lists of instances and signals<a class="headerlink" href="#lists-of-instances-and-signals" title="Permalink to this headline">¶</a></h3>
 <p id="index-2">Python lists are easy to create. We can use them to model lists of instances.</p>
-<p>Suppose we have a top module that instantiates a single <tt class="docutils literal"><span class="pre">channel</span></tt> submodule,
+<p>Suppose we have a top module that instantiates a single <code class="docutils literal"><span class="pre">channel</span></code> submodule,
 as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">top</span><span class="p">(</span><span class="o">...</span><span class="p">):</span>
 
     <span class="n">din</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
     <span class="n">dout</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
     <span class="n">clk</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
     <span class="n">reset</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
@@ -160,136 +152,132 @@
     <span class="n">channel_inst</span> <span class="o">=</span> <span class="n">channel</span><span class="p">(</span><span class="n">dout</span><span class="p">,</span> <span class="n">din</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset</span><span class="p">)</span>
 
     <span class="k">return</span> <span class="n">channel_inst</span>
 </pre></div>
 </div>
 <p>If we wanted to support an arbitrary number of channels, we can use lists of
 signals and a list of instances, as follows:</p>
-<div class="highlight-python"><pre>def top(..., n=8):
+<div class="highlight-python"><div class="highlight"><pre>def top(..., n=8):
 
     din = [Signal(0) for i in range(n)]
     dout = [Signal(0) for in range(n)]
     clk = Signal(bool(0))
     reset = Signal(bool(0))
     channel_inst = [None for i in range(n)]
 
     for i in range(n):
         channel_inst[i] = channel(dout[i], din[i], clk, reset)
 
-    return channel_inst</pre>
+    return channel_inst
+</pre></div>
 </div>
 </div>
 </div>
 <div class="section" id="converting-between-lists-of-signals-and-bit-vectors">
 <span id="model-shadow-signals"></span><h2>Converting between lists of signals and bit vectors<a class="headerlink" href="#converting-between-lists-of-signals-and-bit-vectors" title="Permalink to this headline">¶</a></h2>
 <p>Compared to HDLs such as VHDL and Verilog, MyHDL signals are less
 flexible for structural modeling. For example, slicing a signal
 returns a slice of the current value. For behavioral code, this is
 just fine. However, it implies that you cannot use such as slice in
 structural descriptions. In other words, a signal slice cannot be used
 as a signal.</p>
 <p>In MyHDL, you can address such cases by a concept called
 shadow signals. A shadow signal is constructed out of
 other signals and follows their value changes automatically.
-For example, a <a class="reference internal" href="reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><tt class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></tt></a> follows the value of
+For example, a <a class="reference internal" href="reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><code class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></code></a> follows the value of
 an index or a slice from another signal.  Likewise,
-A <a class="reference internal" href="reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><tt class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></tt></a> follows the
+A <a class="reference internal" href="reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><code class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></code></a> follows the
 values of a number of signals as a concatenation.</p>
 <p>As an example, suppose we have a system with N requesters that
-need arbitration. Each requester has a <tt class="docutils literal"><span class="pre">request</span></tt> output
-and a <tt class="docutils literal"><span class="pre">grant</span></tt> input. To connect them in the system, we can
+need arbitration. Each requester has a <code class="docutils literal"><span class="pre">request</span></code> output
+and a <code class="docutils literal"><span class="pre">grant</span></code> input. To connect them in the system, we can
 use list of signals. For example, a list of request signals
 can be constructed as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">request_list</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">())</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">M</span><span class="p">)]</span>
 </pre></div>
 </div>
 <p>Suppose that an arbiter module is available that is
 instantiated as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">arb</span> <span class="o">=</span> <span class="n">arbiter</span><span class="p">(</span><span class="n">grant_vector</span><span class="p">,</span> <span class="n">request_vector</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>The <tt class="docutils literal"><span class="pre">request_vector</span></tt> input is a bit vector that can have
-any of its bits asserted. The <tt class="docutils literal"><span class="pre">grant_vector</span></tt> is an output
+<p>The <code class="docutils literal"><span class="pre">request_vector</span></code> input is a bit vector that can have
+any of its bits asserted. The <code class="docutils literal"><span class="pre">grant_vector</span></code> is an output
 bit vector with just a single bit asserted, or none.
 Such a module is typically based on bit vectors because
 they are easy to process in RTL code. In MyHDL, a bit vector
-is modeled using the <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> type.</p>
+is modeled using the <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> type.</p>
 <p>We need a way to &#8220;connect&#8221; the list of signals to the
 bit vector and vice versa. Of course, we can do this with explicit
 code, but shadow signals can do this automatically. For
-example, we can construct a <tt class="docutils literal"><span class="pre">request_vector</span></tt> as a
-<a class="reference internal" href="reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><tt class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></tt></a> object:</p>
-<div class="highlight-python"><pre>request_vector = ConcatSignal(*reversed(request_list)</pre>
+example, we can construct a <code class="docutils literal"><span class="pre">request_vector</span></code> as a
+<a class="reference internal" href="reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><code class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></code></a> object:</p>
+<div class="highlight-python"><div class="highlight"><pre>request_vector = ConcatSignal(*reversed(request_list)
+</pre></div>
 </div>
 <p>Note that we reverse the list first. This is done because the index range
-of lists is the inverse of the range of <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> bit vectors.
+of lists is the inverse of the range of <a class="reference internal" href="reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> bit vectors.
 By reversing, the indices correspond to the same bit.</p>
-<p>The inverse problem exist for the <tt class="docutils literal"><span class="pre">grant_vector</span></tt>. It would be defined as follows:</p>
+<p>The inverse problem exist for the <code class="docutils literal"><span class="pre">grant_vector</span></code>. It would be defined as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">grant_vector</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">M</span><span class="p">:])</span>
 </pre></div>
 </div>
 <p>To construct a list of signals that are connected automatically to the
-bit vector, we can use the <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> call interface to construct
-<a class="reference internal" href="reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><tt class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></tt></a> objects:</p>
+bit vector, we can use the <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> call interface to construct
+<a class="reference internal" href="reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><code class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></code></a> objects:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">grant_list</span> <span class="o">=</span> <span class="p">[</span><span class="n">grant_vector</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">M</span><span class="p">)]</span>
 </pre></div>
 </div>
 <p>Note the round brackets used for this type of slicing. Also, it may not be
 necessary to construct this list explicitly. You can simply use
-<tt class="docutils literal"><span class="pre">grant_vector(i)</span></tt> in an instantiation.</p>
+<code class="docutils literal"><span class="pre">grant_vector(i)</span></code> in an instantiation.</p>
 <p>To decide when to use normal or shadow signals, consider the data
 flow. Use normal signals to connect to <em>outputs</em>. Use shadow signals to
 transform these signals so that they can be used as <em>inputs</em>.</p>
 </div>
 <div class="section" id="inferring-the-list-of-instances">
 <span id="model-infer-instlist"></span><h2>Inferring the list of instances<a class="headerlink" href="#inferring-the-list-of-instances" title="Permalink to this headline">¶</a></h2>
 <p>In MyHDL, instances have to be returned explicitly by a top level function. It
 may be convenient to assemble  the list of instances automatically. For this
-purpose, MyHDL  provides the function <a class="reference internal" href="reference.html#myhdl.instances" title="myhdl.instances"><tt class="xref py py-func docutils literal"><span class="pre">instances()</span></tt></a>. Using the first example
+purpose, MyHDL  provides the function <a class="reference internal" href="reference.html#myhdl.instances" title="myhdl.instances"><code class="xref py py-func docutils literal"><span class="pre">instances()</span></code></a>. Using the first example
 in this section, it is used as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="n">instances</span>
 
 <span class="k">def</span> <span class="nf">top</span><span class="p">(</span><span class="o">...</span><span class="p">):</span>
     <span class="o">...</span>
     <span class="n">instance_1</span> <span class="o">=</span> <span class="n">module_1</span><span class="p">(</span><span class="o">...</span><span class="p">)</span>
     <span class="n">instance_2</span> <span class="o">=</span> <span class="n">module_2</span><span class="p">(</span><span class="o">...</span><span class="p">)</span>
     <span class="o">...</span>
     <span class="n">instance_n</span> <span class="o">=</span> <span class="n">module_n</span><span class="p">(</span><span class="o">...</span><span class="p">)</span>
     <span class="o">...</span>
     <span class="k">return</span> <span class="n">instances</span><span class="p">()</span>
 </pre></div>
 </div>
-<p>Function <a class="reference internal" href="reference.html#myhdl.instances" title="myhdl.instances"><tt class="xref py py-func docutils literal"><span class="pre">instances()</span></tt></a> uses introspection to inspect the type of the local
+<p>Function <a class="reference internal" href="reference.html#myhdl.instances" title="myhdl.instances"><code class="xref py py-func docutils literal"><span class="pre">instances()</span></code></a> uses introspection to inspect the type of the local
 variables defined by the calling function. All variables that comply with the
 definition of an instance are assembled in a list, and that list is returned.</p>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="rtl.html" title="RTL modeling"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="hwtypes.html" title="Hardware-oriented types"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/structure.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,25 +1,20 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _S_t_r_u_c_t_u_r_a_l_ _m_o_d_e_l_i_n_g
           o _I_n_t_r_o_d_u_c_t_i_o_n
           o _C_o_n_d_i_t_i_o_n_a_l_ _i_n_s_t_a_n_t_i_a_t_i_o_n
                 # _L_i_s_t_s_ _o_f_ _i_n_s_t_a_n_c_e_s_ _a_n_d_ _s_i_g_n_a_l_s
           o _C_o_n_v_e_r_t_i_n_g_ _b_e_t_w_e_e_n_ _l_i_s_t_s_ _o_f_ _s_i_g_n_a_l_s_ _a_n_d_ _b_i_t_ _v_e_c_t_o_r_s
           o _I_n_f_e_r_r_i_n_g_ _t_h_e_ _l_i_s_t_ _o_f_ _i_n_s_t_a_n_c_e_s
-****** PPrreevviioouuss ttooppiicc ******
-_H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d_ _t_y_p_e_s
-****** NNeexxtt ttooppiicc ******
-_R_T_L_ _m_o_d_e_l_i_n_g
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d_ _t_y_p_e_s
+                # Next: _R_T_L_ _m_o_d_e_l_i_n_g
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ SSttrruuccttuurraall mmooddeelliinngg_?¶ ************
 ********** IInnttrroodduuccttiioonn_?¶ **********
@@ -140,15 +135,8 @@
     ...
     instance_n = module_n(...)
     ...
     return instances()
 Function _i_n_s_t_a_n_c_e_s_(_) uses introspection to inspect the type of the local
 variables defined by the calling function. All variables that comply with the
 definition of an instance are assembled in a list, and that list is returned.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/conversion_examples.html` & `myhdl-0.9.0/doc/build/html/manual/conversion_examples.html`

 * *Files 2% similar despite different names*

```diff
@@ -1,64 +1,50 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Conversion examples &mdash; MyHDL 0.8 documentation</title>
+    <title>Conversion examples &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Reference" href="reference.html" />
-    <link rel="prev" title="Conversion to Verilog and VHDL" href="conversion.html" /> 
+    <link rel="prev" title="Conversion to Verilog and VHDL" href="conversion.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="reference.html" title="Reference"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="conversion.html" title="Conversion to Verilog and VHDL"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Conversion examples</a><ul>
 <li><a class="reference internal" href="#introduction">Introduction</a></li>
 <li><a class="reference internal" href="#a-small-sequential-design">A small sequential design</a></li>
 <li><a class="reference internal" href="#a-small-combinatorial-design">A small combinatorial design</a></li>
@@ -66,27 +52,33 @@
 <li><a class="reference internal" href="#optimizations-for-finite-state-machines">Optimizations for finite state machines</a></li>
 <li><a class="reference internal" href="#ram-inference">RAM inference</a></li>
 <li><a class="reference internal" href="#rom-inference">ROM inference</a></li>
 <li><a class="reference internal" href="#user-defined-code">User-defined code</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="conversion.html"
-                        title="previous chapter">Conversion to Verilog and VHDL</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="reference.html"
-                        title="next chapter">Reference</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/conversion_examples.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="conversion.html" title="previous chapter">Conversion to Verilog and VHDL</a></li>
+      <li>Next: <a href="reference.html" title="next chapter">Reference</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/conversion_examples.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -97,38 +89,35 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="conversion-examples">
 <span id="conv-usage"></span><h1>Conversion examples<a class="headerlink" href="#conversion-examples" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="introduction">
 <span id="conv-usage-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
 <p>In this chapter, we will demonstrate the conversion process with a
 number of examples. For the concepts of MyHDL conversion,
-read the companion chapter <a class="reference internal" href="conversion.html#conv"><em>Conversion to Verilog and VHDL</em></a>.</p>
+read the companion chapter <a class="reference internal" href="conversion.html#conv"><span>Conversion to Verilog and VHDL</span></a>.</p>
 </div>
 <div class="section" id="a-small-sequential-design">
 <span id="conv-usage-seq"></span><h2>A small sequential design<a class="headerlink" href="#a-small-sequential-design" title="Permalink to this headline">¶</a></h2>
 <p>Consider the following MyHDL code for an incrementer module:</p>
-<div class="highlight-python"><div class="highlight"><pre><span class="n">ACTIVE_LOW</span><span class="p">,</span> <span class="n">INACTIVE_HIGH</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span>
-
-<span class="k">def</span> <span class="nf">Inc</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">):</span>
+<div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">Inc</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">):</span>
 
     <span class="sd">&quot;&quot;&quot; Incrementer with enable.</span>
 
 <span class="sd">    count -- output</span>
 <span class="sd">    enable -- control input, increment when 1</span>
 <span class="sd">    clock -- clock input</span>
 <span class="sd">    reset -- asynchronous reset input</span>
-<span class="sd">    n -- counter max value</span>
 
 <span class="sd">    &quot;&quot;&quot;</span>
 
     <span class="nd">@always_seq</span><span class="p">(</span><span class="n">clock</span><span class="o">.</span><span class="n">posedge</span><span class="p">,</span> <span class="n">reset</span><span class="o">=</span><span class="n">reset</span><span class="p">)</span>
     <span class="k">def</span> <span class="nf">incLogic</span><span class="p">():</span>
         <span class="k">if</span> <span class="n">enable</span><span class="p">:</span>
             <span class="n">count</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">count</span> <span class="o">+</span> <span class="mi">1</span>
@@ -143,23 +132,23 @@
 <span class="n">enable</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
 <span class="n">clock</span>  <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
 <span class="n">reset</span> <span class="o">=</span> <span class="n">ResetSignal</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">active</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">async</span><span class="o">=</span><span class="bp">True</span><span class="p">)</span>
 
 <span class="n">inc_inst</span> <span class="o">=</span> <span class="n">Inc</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">)</span>
 </pre></div>
 </div>
-<p><tt class="docutils literal"><span class="pre">inc_inst</span></tt> is an elaborated design instance that can be simulated. To convert
+<p><code class="docutils literal"><span class="pre">inc_inst</span></code> is an elaborated design instance that can be simulated. To convert
 it to Verilog, we change the last line as follows:</p>
-<div class="highlight-python"><div class="highlight"><pre><span class="n">inc_inst</span> <span class="o">=</span> <span class="n">toVerilog</span><span class="p">(</span><span class="n">Inc</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">n</span><span class="o">=</span><span class="n">n</span><span class="p">)</span>
+<div class="highlight-python"><div class="highlight"><pre><span class="n">inc_inst</span> <span class="o">=</span> <span class="n">toVerilog</span><span class="p">(</span><span class="n">Inc</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>Again, this creates an instance that can be simulated, but as a side effect, it
-also generates an equivalent Verilog module in file <tt class="file docutils literal"><span class="pre">Inc.v</span></tt>. The Verilog
+also generates an equivalent Verilog module in file <code class="file docutils literal"><span class="pre">Inc.v</span></code>. The Verilog
 code looks as follows:</p>
-<div class="highlight-python"><pre>module Inc (
+<div class="highlight-python"><div class="highlight"><pre>module Inc (
     count,
     enable,
     clock,
     reset
 );
 
 output [7:0] count;
@@ -175,24 +164,25 @@
     else begin
         if (enable) begin
             count &lt;= (count + 1);
         end
     end
 end
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>The convertor infers a proper Verilog module interface and maps
 the MyHDL generator to a Verilog always block.</p>
 <p>Similarly, we can convert to VHDL as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">inc_inst</span> <span class="o">=</span> <span class="n">toVHDL</span><span class="p">(</span><span class="n">Inc</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">n</span><span class="o">=</span><span class="n">n</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>This creates an equivalent VHDL module in file <tt class="file docutils literal"><span class="pre">Inc.vhd</span></tt>:</p>
-<div class="highlight-python"><pre>library IEEE;
+<p>This creates an equivalent VHDL module in file <code class="file docutils literal"><span class="pre">Inc.vhd</span></code>:</p>
+<div class="highlight-python"><div class="highlight"><pre>library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
 use work.pck_myhdl_08.all;
 
 entity Inc is
@@ -206,30 +196,31 @@
 
 architecture MyHDL of Inc is
 
 begin
 
 INC_INCLOGIC: process (clock, reset) is
 begin
-    if (reset = '0') then
-        count &lt;= (others =&gt; '0');
+    if (reset = &#39;0&#39;) then
+        count &lt;= (others =&gt; &#39;0&#39;);
     elsif rising_edge(clock) then
         if bool(enable) then
             count &lt;= (count + 1);
         end if;
     end if;
 end process INC_INCLOGIC;
 
-end architecture MyHDL;</pre>
+end architecture MyHDL;
+</pre></div>
 </div>
 <p>The MyHDL generator is mapped to a VHDL process in this case.</p>
 <p>Note that the VHDL file refers to a VHDL package called
-<tt class="docutils literal"><span class="pre">pck_myhdl_08</span></tt>.  This package contains a number of convenience
+<code class="docutils literal"><span class="pre">pck_myhdl_08</span></code>.  This package contains a number of convenience
 functions that make the conversion easier.</p>
-<p>Note also the use of an <tt class="docutils literal"><span class="pre">inout</span></tt> in the interface.  This is not
+<p>Note also the use of an <code class="docutils literal"><span class="pre">inout</span></code> in the interface.  This is not
 recommended VHDL design practice, but it is required here to have a
 valid VHDL design that matches the behavior of the MyHDL design. As
 this is only an issue for ports and as the convertor output is
 non-hierarchical, the issue is not very common and has an easy
 workaround.</p>
 </div>
 <div class="section" id="a-small-combinatorial-design">
@@ -263,38 +254,39 @@
 <span class="n">G</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">width</span><span class="p">:])</span>
 
 <span class="n">bin2gray_inst</span> <span class="o">=</span> <span class="n">toVerilog</span><span class="p">(</span><span class="n">bin2gray</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span>
 <span class="n">bin2gray_inst</span> <span class="o">=</span> <span class="n">toVHDL</span><span class="p">(</span><span class="n">bin2gray</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>The generated Verilog code looks as follows:</p>
-<div class="highlight-python"><pre>module bin2gray (
+<div class="highlight-python"><div class="highlight"><pre>module bin2gray (
     B,
     G
 );
 
 input [7:0] B;
 output [7:0] G;
 reg [7:0] G;
 
 
 always @(B) begin: BIN2GRAY_LOGIC
     integer i;
     reg [9-1:0] Bext;
-    Bext = 9'h0;
+    Bext = 9&#39;h0;
     Bext = B;
     for (i=0; i&lt;8; i=i+1) begin
       G[i] &lt;= (Bext[(i + 1)] ^ Bext[i]);
     end
 end
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>The generated VHDL code looks as follows:</p>
-<div class="highlight-python"><pre>library IEEE;
+<div class="highlight-python"><div class="highlight"><pre>library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 
 use work.pck_myhdl_08.all;
 
 entity bin2gray is
     port (
@@ -313,15 +305,16 @@
     Bext := to_unsigned(0, 9);
     Bext := resize(B, 9);
     for i in 0 to 8-1 loop
       G(i) &lt;= (Bext((i + 1)) xor Bext(i));
     end loop;
 end process BIN2GRAY_LOGIC;
 
-end architecture MyHDL;</pre>
+end architecture MyHDL;
+</pre></div>
 </div>
 </div>
 <div class="section" id="a-hierarchical-design">
 <span id="conv-usage-hier"></span><h2>A hierarchical design<a class="headerlink" href="#a-hierarchical-design" title="Permalink to this headline">¶</a></h2>
 <p>The converter can handle designs with an arbitrarily deep hierarchy.</p>
 <p>For example, suppose we want to design an incrementer with Gray code output.
 Using the designs from previous sections, we can proceed as follows:</p>
@@ -332,15 +325,15 @@
     <span class="n">inc_1</span> <span class="o">=</span> <span class="n">inc</span><span class="p">(</span><span class="n">bincnt</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">n</span><span class="o">=</span><span class="mi">2</span><span class="o">**</span><span class="n">width</span><span class="p">)</span>
     <span class="n">bin2gray_1</span> <span class="o">=</span> <span class="n">bin2gray</span><span class="p">(</span><span class="n">B</span><span class="o">=</span><span class="n">bincnt</span><span class="p">,</span> <span class="n">G</span><span class="o">=</span><span class="n">graycnt</span><span class="p">,</span> <span class="n">width</span><span class="o">=</span><span class="n">width</span><span class="p">)</span>
 
     <span class="k">return</span> <span class="n">inc_1</span><span class="p">,</span> <span class="n">bin2gray_1</span>
 </pre></div>
 </div>
 <p>According to Gray code properties, only a single bit will change in consecutive
-values. However, as the <tt class="docutils literal"><span class="pre">bin2gray</span></tt> module is combinatorial, the output bits
+values. However, as the <code class="docutils literal"><span class="pre">bin2gray</span></code> module is combinatorial, the output bits
 may have transient glitches, which may not be desirable. To solve this, let&#8217;s
 create an additional level of hierarchy and add an output register to the
 design. (This will create an additional latency of a clock cycle, which may not
 be acceptable, but we will ignore that here.)</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">GrayIncReg</span><span class="p">(</span><span class="n">graycnt</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">width</span><span class="p">):</span>
 
     <span class="n">graycnt_comb</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">width</span><span class="p">:])</span>
@@ -361,15 +354,15 @@
 <span class="n">reset</span> <span class="o">=</span> <span class="n">ResetSignal</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">active</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">async</span><span class="o">=</span><span class="bp">True</span><span class="p">)</span>
 
 <span class="n">toVerilog</span><span class="p">(</span><span class="n">GrayIncReg</span><span class="p">,</span> <span class="n">graycnt</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span>
 <span class="n">toVHDL</span><span class="p">(</span><span class="n">GrayIncReg</span><span class="p">,</span> <span class="n">graycnt</span><span class="p">,</span> <span class="n">enable</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>The Verilog output code looks as follows:</p>
-<div class="highlight-python"><pre>module GrayIncReg (
+<div class="highlight-python"><div class="highlight"><pre>module GrayIncReg (
     graycnt,
     enable,
     clock,
     reset
 );
 
 output [7:0] graycnt;
@@ -391,29 +384,30 @@
         end
     end
 end
 
 always @(gray_inc_1_bincnt) begin: GRAYINCREG_GRAY_INC_1_BIN2GRAY_1_LOGIC
     integer i;
     reg [9-1:0] Bext;
-    Bext = 9'h0;
+    Bext = 9&#39;h0;
     Bext = gray_inc_1_bincnt;
     for (i=0; i&lt;8; i=i+1) begin
         graycnt_comb[i] = (Bext[(i + 1)] ^ Bext[i]);
     end
 end
 
 always @(posedge clock) begin: GRAYINCREG_REG_1
     graycnt &lt;= graycnt_comb;
 end
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>The VHDL output code looks as follows:</p>
-<div class="highlight-python"><pre>library IEEE;
+<div class="highlight-python"><div class="highlight"><pre>library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use work.pck_myhdl_08.all;
 
 entity GrayIncReg is
     port (
         graycnt: out unsigned(7 downto 0);
@@ -429,16 +423,16 @@
 signal graycnt_comb: unsigned(7 downto 0);
 signal gray_inc_1_bincnt: unsigned(7 downto 0);
 
 begin
 
 GRAYINCREG_GRAY_INC_1_INC_1_INCLOGIC: process (clock, reset) is
 begin
-    if (reset = '0') then
-        gray_inc_1_bincnt &lt;= (others =&gt; '0');
+    if (reset = &#39;0&#39;) then
+        gray_inc_1_bincnt &lt;= (others =&gt; &#39;0&#39;);
     elsif rising_edge(clock) then
         if bool(enable) then
             gray_inc_1_bincnt &lt;= (gray_inc_1_bincnt + 1);
         end if;
     end if;
 end process GRAYINCREG_GRAY_INC_1_INC_1_INCLOGIC;
 
@@ -457,37 +451,38 @@
 GRAYINCREG_REG_1: process (clock) is
 begin
     if rising_edge(clock) then
         graycnt &lt;= graycnt_comb;
     end if;
 end process GRAYINCREG_REG_1;
 
-end architecture MyHDL;</pre>
+end architecture MyHDL;
+</pre></div>
 </div>
 <p>Note that the output is a flat &#8220;net list of blocks&#8221;, and that hierarchical
 signal names are generated as necessary.</p>
 </div>
 <div class="section" id="optimizations-for-finite-state-machines">
 <span id="conv-usage-fsm"></span><h2>Optimizations for finite state machines<a class="headerlink" href="#optimizations-for-finite-state-machines" title="Permalink to this headline">¶</a></h2>
 <p>As often in hardware design, finite state machines deserve special attention.</p>
 <p>In Verilog and VHDL, finite state machines are typically described using case
 statements.  Python doesn&#8217;t have a case statement, but the converter recognizes
 particular if-then-else structures and maps them to case statements. This
 optimization occurs when a variable whose type is an enumerated type is
 sequentially tested against enumeration items in an if-then-else structure.
 Also, the appropriate synthesis pragmas for efficient synthesis are generated in
 the Verilog code.</p>
-<p>As a further optimization, function <a class="reference internal" href="reference.html#myhdl.enum" title="myhdl.enum"><tt class="xref py py-func docutils literal"><span class="pre">enum()</span></tt></a> was enhanced to support
+<p>As a further optimization, function <a class="reference internal" href="reference.html#myhdl.enum" title="myhdl.enum"><code class="xref py py-func docutils literal"><span class="pre">enum()</span></code></a> was enhanced to support
 alternative encoding schemes elegantly, using an additional parameter
 <em>encoding</em>. For example:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">t_State</span> <span class="o">=</span> <span class="n">enum</span><span class="p">(</span><span class="s">&#39;SEARCH&#39;</span><span class="p">,</span> <span class="s">&#39;CONFIRM&#39;</span><span class="p">,</span> <span class="s">&#39;SYNC&#39;</span><span class="p">,</span> <span class="n">encoding</span><span class="o">=</span><span class="s">&#39;one_hot&#39;</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>The default encoding is <tt class="docutils literal"><span class="pre">'binary'</span></tt>; the other possibilities are <tt class="docutils literal"><span class="pre">'one_hot'</span></tt>
-and <tt class="docutils literal"><span class="pre">'one_cold'</span></tt>. This parameter only affects the conversion output, not the
+<p>The default encoding is <code class="docutils literal"><span class="pre">'binary'</span></code>; the other possibilities are <code class="docutils literal"><span class="pre">'one_hot'</span></code>
+and <code class="docutils literal"><span class="pre">'one_cold'</span></code>. This parameter only affects the conversion output, not the
 behavior of the type.  The generated Verilog code for case statements is
 optimized for an efficient implementation according to the encoding. Note that
 in contrast, a Verilog designer has to make nontrivial code changes to implement
 a different encoding scheme.</p>
 <p>As an example, consider the following finite state machine, whose state variable
 uses the enumeration type defined above:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">ACTIVE_LOW</span> <span class="o">=</span> <span class="nb">bool</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
@@ -545,15 +540,15 @@
 <span class="n">reset_n</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
 <span class="n">state</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">t_State</span><span class="o">.</span><span class="n">SEARCH</span><span class="p">)</span>
 <span class="n">toVerilog</span><span class="p">(</span><span class="n">FramerCtrl</span><span class="p">,</span> <span class="n">SOF</span><span class="p">,</span> <span class="n">state</span><span class="p">,</span> <span class="n">syncFlag</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset_n</span><span class="p">)</span>
 <span class="n">toVHDL</span><span class="p">(</span><span class="n">FramerCtrl</span><span class="p">,</span> <span class="n">SOF</span><span class="p">,</span> <span class="n">state</span><span class="p">,</span> <span class="n">syncFlag</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">reset_n</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>The Verilog output looks as follows:</p>
-<div class="highlight-python"><pre>module FramerCtrl (
+<div class="highlight-python"><div class="highlight"><pre>module FramerCtrl (
     SOF,
     state,
     syncFlag,
     clk,
     reset_n
 );
 
@@ -569,63 +564,64 @@
 
 
 
 always @(posedge clk, negedge reset_n) begin: FRAMERCTRL_FSM
     if ((reset_n == 0)) begin
         SOF &lt;= 0;
         index &lt;= 0;
-        state &lt;= 3'b001;
+        state &lt;= 3&#39;b001;
     end
     else begin
         index &lt;= ((index + 1) % 8);
         SOF &lt;= 0;
         // synthesis parallel_case full_case
         casez (state)
-            3'b??1: begin
+            3&#39;b??1: begin
                 index &lt;= 1;
                 if (syncFlag) begin
-                    state &lt;= 3'b010;
+                    state &lt;= 3&#39;b010;
                 end
             end
-            3'b?1?: begin
+            3&#39;b?1?: begin
                 if ((index == 0)) begin
                     if (syncFlag) begin
-                        state &lt;= 3'b100;
+                        state &lt;= 3&#39;b100;
                     end
                     else begin
-                        state &lt;= 3'b001;
+                        state &lt;= 3&#39;b001;
                     end
                 end
             end
-            3'b1??: begin
+            3&#39;b1??: begin
                 if ((index == 0)) begin
                     if ((!syncFlag)) begin
-                        state &lt;= 3'b001;
+                        state &lt;= 3&#39;b001;
                     end
                 end
                 SOF &lt;= (index == (8 - 1));
             end
             default: begin
                 $finish;
             end
         endcase
     end
 end
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>The VHDL output looks as follows:</p>
-<div class="highlight-python"><pre>package pck_FramerCtrl is
+<div class="highlight-python"><div class="highlight"><pre>package pck_FramerCtrl is
 
     type t_enum_t_State_1 is (
     SEARCH,
     CONFIRM,
     SYNC
 );
-attribute enum_encoding of t_enum_t_State_1: type is "001 010 100";
+attribute enum_encoding of t_enum_t_State_1: type is &quot;001 010 100&quot;;
 
 end package pck_FramerCtrl;
 
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
@@ -649,24 +645,24 @@
 signal index: unsigned(7 downto 0);
 
 begin
 
 
 FRAMERCTRL_FSM: process (clk, reset_n) is
 begin
-    if (reset_n = '0') then
-        SOF &lt;= '0';
-        index &lt;= "00000000";
+    if (reset_n = &#39;0&#39;) then
+        SOF &lt;= &#39;0&#39;;
+        index &lt;= &quot;00000000&quot;;
         state &lt;= SEARCH;
     elsif rising_edge(clk) then
         index &lt;= ((index + 1) mod 8);
-        SOF &lt;= '0';
+        SOF &lt;= &#39;0&#39;;
         case state is
             when SEARCH =&gt;
-                index &lt;= "00000001";
+                index &lt;= &quot;00000001&quot;;
                 if to_boolean(syncFlag) then
                     state &lt;= CONFIRM;
                 end if;
             when CONFIRM =&gt;
                 if (index = 0) then
                     if to_boolean(syncFlag) then
                         state &lt;= SYNC;
@@ -678,20 +674,21 @@
                 if (index = 0) then
                     if (not to_boolean(syncFlag)) then
                         state &lt;= SEARCH;
                     end if;
                 end if;
                 SOF &lt;= to_std_logic(signed(resize(index, 9)) = (8 - 1));
             when others =&gt;
-                assert False report "End of Simulation" severity Failure;
+                assert False report &quot;End of Simulation&quot; severity Failure;
         end case;
     end if;
 end process FRAMERCTRL_FSM;
 
-end architecture MyHDL;</pre>
+end architecture MyHDL;
+</pre></div>
 </div>
 </div>
 <div class="section" id="ram-inference">
 <span id="conv-usage-ram"></span><h2>RAM inference<a class="headerlink" href="#ram-inference" title="Permalink to this headline">¶</a></h2>
 <p>Certain synthesis tools can infer RAM structures. To support
 this feature, the converter maps lists of signals in MyHDL
 to Verilog memories and VHDL arrays.</p>
@@ -711,17 +708,17 @@
     <span class="k">def</span> <span class="nf">read</span><span class="p">():</span>
         <span class="n">dout</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">mem</span><span class="p">[</span><span class="n">addr</span><span class="p">]</span>
 
     <span class="k">return</span> <span class="n">write</span><span class="p">,</span> <span class="n">read</span>
 </pre></div>
 </div>
 <p>With the appropriate signal definitions for the interface ports, it is converted
-to the following Verilog code. Note how the list of signals <tt class="docutils literal"><span class="pre">mem</span></tt> is mapped to
+to the following Verilog code. Note how the list of signals <code class="docutils literal"><span class="pre">mem</span></code> is mapped to
 a Verilog memory.</p>
-<div class="highlight-python"><pre>module ram (
+<div class="highlight-python"><div class="highlight"><pre>module ram (
     dout,
     din,
     addr,
     we,
     clk
 );
 
@@ -741,18 +738,19 @@
         mem[addr] &lt;= din;
     end
 end
 
 
 assign dout = mem[addr];
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>In VHDL, the list of MyHDL signals is modeled as a VHDL array signal:</p>
-<div class="highlight-python"><pre>library IEEE;
+<div class="highlight-python"><div class="highlight"><pre>library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 
 use work.pck_myhdl_06.all;
 
 entity ram is
     port (
@@ -779,15 +777,16 @@
         end if;
     end if;
 end process RAM_WRITE;
 
 
 dout &lt;= mem(to_integer(addr));
 
-end architecture MyHDL;</pre>
+end architecture MyHDL;
+</pre></div>
 </div>
 </div>
 <div class="section" id="rom-inference">
 <span id="conv-usage-rom"></span><h2>ROM inference<a class="headerlink" href="#rom-inference" title="Permalink to this headline">¶</a></h2>
 <p>Some synthesis tools can infer a ROM memory from a case statement. The Verilog
 converter can perform the expansion into a case statement automatically, based
 on a higher level description. The ROM access is described in a single line, by
@@ -812,15 +811,15 @@
 <span class="n">addr</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="mi">4</span><span class="p">:])</span>
 
 <span class="n">toVerilog</span><span class="p">(</span><span class="n">rom</span><span class="p">,</span> <span class="n">dout</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">CONTENT</span><span class="p">)</span>
 <span class="n">toVHDL</span><span class="p">(</span><span class="n">rom</span><span class="p">,</span> <span class="n">dout</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">CONTENT</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>The Verilog output code is as follows:</p>
-<div class="highlight-python"><pre>module rom (
+<div class="highlight-python"><div class="highlight"><pre>module rom (
     dout,
     addr
 );
 
 output [7:0] dout;
 reg [7:0] dout;
 input [3:0] addr;
@@ -831,18 +830,19 @@
         0: dout &lt;= 17;
         1: dout &lt;= 134;
         2: dout &lt;= 52;
         default: dout &lt;= 9;
     endcase
 end
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>The VHDL output code is as follows:</p>
-<div class="highlight-python"><pre>library IEEE;
+<div class="highlight-python"><div class="highlight"><pre>library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 use std.textio.all;
 
 use work.pck_myhdl_06.all;
 
 entity rom is
@@ -856,29 +856,30 @@
 
 
 begin
 
 ROM_READ: process (addr) is
 begin
     case to_integer(addr) is
-        when 0 =&gt; dout &lt;= "00010001";
-        when 1 =&gt; dout &lt;= "10000110";
-        when 2 =&gt; dout &lt;= "00110100";
-        when others =&gt; dout &lt;= "00001001";
+        when 0 =&gt; dout &lt;= &quot;00010001&quot;;
+        when 1 =&gt; dout &lt;= &quot;10000110&quot;;
+        when 2 =&gt; dout &lt;= &quot;00110100&quot;;
+        when others =&gt; dout &lt;= &quot;00001001&quot;;
     end case;
 end process ROM_READ;
 
-end architecture MyHDL;</pre>
+end architecture MyHDL;
+</pre></div>
 </div>
 </div>
 <div class="section" id="user-defined-code">
 <span id="conv-usage-custom"></span><span id="index-0"></span><h2>User-defined code<a class="headerlink" href="#user-defined-code" title="Permalink to this headline">¶</a></h2>
 <p>MyHDL provides a way to include user-defined code during the
 conversion process, using the special function attributes
-<tt class="xref py py-attr docutils literal"><span class="pre">vhdl_code</span></tt> and <tt class="xref py py-attr docutils literal"><span class="pre">verilog_code</span></tt>.</p>
+<code class="xref py py-attr docutils literal"><span class="pre">vhdl_code</span></code> and <code class="xref py py-attr docutils literal"><span class="pre">verilog_code</span></code>.</p>
 <p>For example:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">inc_comb</span><span class="p">(</span><span class="n">nextCount</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">n</span><span class="p">):</span>
 
     <span class="nd">@always</span><span class="p">(</span><span class="n">count</span><span class="p">)</span>
     <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
         <span class="c"># do nothing here</span>
         <span class="k">pass</span>
@@ -895,29 +896,30 @@
 <span class="n">inc_comb</span><span class="o">.</span><span class="n">vhdl_code</span> <span class="o">=</span>\
 <span class="sd">&quot;&quot;&quot;</span>
 <span class="sd">$nextCount &lt;= ($count + 1) mod $n;</span>
 <span class="sd">&quot;&quot;&quot;</span>
 </pre></div>
 </div>
 <p>The converted code looks as follows in Verilog:</p>
-<div class="highlight-python"><pre>module inc_comb (
+<div class="highlight-python"><div class="highlight"><pre>module inc_comb (
     nextCount,
     count
 );
 
 output [7:0] nextCount;
 wire [7:0] nextCount;
 input [7:0] count;
 
 assign nextCount = (count + 1) % 256;
 
-endmodule</pre>
+endmodule
+</pre></div>
 </div>
 <p>and as follows in VHDL:</p>
-<div class="highlight-python"><pre>library IEEE;
+<div class="highlight-python"><div class="highlight"><pre>library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
 
 use work.pck_myhdl_06.all;
 
 entity inc_comb is
     port (
@@ -928,55 +930,50 @@
 
 architecture MyHDL of inc_comb is
 
 begin
 
 nextCount &lt;= (count + 1) mod 256;
 
-end architecture MyHDL;</pre>
+end architecture MyHDL;
+</pre></div>
 </div>
-<p>In this example, conversion of the <tt class="xref py py-func docutils literal"><span class="pre">inc_comb()</span></tt> function is
+<p>In this example, conversion of the <code class="xref py py-func docutils literal"><span class="pre">inc_comb()</span></code> function is
 bypassed and the user-defined code is inserted instead. The
 user-defined code is a Python template string that
 can refer to signals and parameters in the MyHDL
-context through <tt class="docutils literal"><span class="pre">$</span></tt>-based substitutions.
+context through <code class="docutils literal"><span class="pre">$</span></code>-based substitutions.
 During conversion, the appropriate
 hierarchical names and parameter values will be substituted.</p>
 <p>The MyHDL code contains the following assignment:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">nextCount</span><span class="o">.</span><span class="n">driven</span> <span class="o">=</span> <span class="s">&quot;wire&quot;</span>
 </pre></div>
 </div>
 <p>This specifies that the nextCount signal is driven as a Verilog wire from this
 module.</p>
-<p>For more info about user-defined code, see <a class="reference internal" href="conversion.html#conv-custom"><em>User-defined code</em></a>.</p>
+<p>For more info about user-defined code, see <a class="reference internal" href="conversion.html#conv-custom"><span>User-defined code</span></a>.</p>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="reference.html" title="Reference"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="conversion.html" title="Conversion to Verilog and VHDL"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/conversion_examples.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,51 +1,43 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _C_o_n_v_e_r_s_i_o_n_ _e_x_a_m_p_l_e_s
           o _I_n_t_r_o_d_u_c_t_i_o_n
           o _A_ _s_m_a_l_l_ _s_e_q_u_e_n_t_i_a_l_ _d_e_s_i_g_n
           o _A_ _s_m_a_l_l_ _c_o_m_b_i_n_a_t_o_r_i_a_l_ _d_e_s_i_g_n
           o _A_ _h_i_e_r_a_r_c_h_i_c_a_l_ _d_e_s_i_g_n
           o _O_p_t_i_m_i_z_a_t_i_o_n_s_ _f_o_r_ _f_i_n_i_t_e_ _s_t_a_t_e_ _m_a_c_h_i_n_e_s
           o _R_A_M_ _i_n_f_e_r_e_n_c_e
           o _R_O_M_ _i_n_f_e_r_e_n_c_e
           o _U_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e
-****** PPrreevviioouuss ttooppiicc ******
-_C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
-****** NNeexxtt ttooppiicc ******
-_R_e_f_e_r_e_n_c_e
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L
+                # Next: _R_e_f_e_r_e_n_c_e
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ CCoonnvveerrssiioonn eexxaammpplleess_?¶ ************
 ********** IInnttrroodduuccttiioonn_?¶ **********
 In this chapter, we will demonstrate the conversion process with a number of
 examples. For the concepts of MyHDL conversion, read the companion chapter
-_CC_oo_nn_vv_ee_rr_ss_ii_oo_nn_ _tt_oo_ _VV_ee_rr_ii_ll_oo_gg_ _aa_nn_dd_ _VV_HH_DD_LL.
+_C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L.
 ********** AA ssmmaallll sseeqquueennttiiaall ddeessiiggnn_?¶ **********
 Consider the following MyHDL code for an incrementer module:
-ACTIVE_LOW, INACTIVE_HIGH = 0, 1
-
 def Inc(count, enable, clock, reset):
 
     """ Incrementer with enable.
 
     count -- output
     enable -- control input, increment when 1
     clock -- clock input
     reset -- asynchronous reset input
-    n -- counter max value
 
     """
 
     @always_seq(clock.posedge, reset=reset)
     def incLogic():
         if enable:
             count.next = count + 1
@@ -58,15 +50,15 @@
 enable = Signal(bool(0))
 clock  = Signal(bool(0))
 reset = ResetSignal(0, active=0, async=True)
 
 inc_inst = Inc(count, enable, clock, reset)
 inc_inst is an elaborated design instance that can be simulated. To convert it
 to Verilog, we change the last line as follows:
-inc_inst = toVerilog(Inc, count, enable, clock, reset, n=n)
+inc_inst = toVerilog(Inc, count, enable, clock, reset)
 Again, this creates an instance that can be simulated, but as a side effect, it
 also generates an equivalent Verilog module in file Inc.v. The Verilog code
 looks as follows:
 module Inc (
     count,
     enable,
     clock,
@@ -797,16 +789,9 @@
 template string that can refer to signals and parameters in the MyHDL context
 through $-based substitutions. During conversion, the appropriate hierarchical
 names and parameter values will be substituted.
 The MyHDL code contains the following assignment:
 nextCount.driven = "wire"
 This specifies that the nextCount signal is driven as a Verilog wire from this
 module.
-For more info about user-defined code, see _UU_ss_ee_rr_--_dd_ee_ff_ii_nn_ee_dd_ _cc_oo_dd_ee.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+For more info about user-defined code, see _U_s_e_r_-_d_e_f_i_n_e_d_ _c_o_d_e.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/unittest.html` & `myhdl-0.9.0/doc/build/html/manual/unittest.html`

 * *Files 2% similar despite different names*

```diff
@@ -1,64 +1,50 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Unit testing &mdash; MyHDL 0.8 documentation</title>
+    <title>Unit testing &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Co-simulation with Verilog" href="cosimulation.html" />
-    <link rel="prev" title="High level modeling" href="highlevel.html" /> 
+    <link rel="prev" title="High level modeling" href="highlevel.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="cosimulation.html" title="Co-simulation with Verilog"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="highlevel.html" title="High level modeling"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Unit testing</a><ul>
 <li><a class="reference internal" href="#introduction">Introduction</a></li>
 <li><a class="reference internal" href="#the-importance-of-unit-tests">The importance of unit tests</a></li>
 <li><a class="reference internal" href="#unit-test-development">Unit test development</a><ul>
@@ -67,27 +53,33 @@
 <li><a class="reference internal" href="#test-driven-implementation">Test-driven implementation</a></li>
 <li><a class="reference internal" href="#changing-requirements">Changing requirements</a></li>
 </ul>
 </li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="highlevel.html"
-                        title="previous chapter">High level modeling</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="cosimulation.html"
-                        title="next chapter">Co-simulation with Verilog</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/unittest.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="highlevel.html" title="previous chapter">High level modeling</a></li>
+      <li>Next: <a href="cosimulation.html" title="next chapter">Co-simulation with Verilog</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/unittest.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -98,15 +90,15 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="unit-testing">
 <span id="unittest"></span><h1>Unit testing<a class="headerlink" href="#unit-testing" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="introduction">
 <span id="unittest-intro"></span><h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h2>
 <p>Many aspects in the design flow of modern digital hardware design can be viewed
 as a special kind of software development. From that viewpoint, it is a natural
@@ -135,28 +127,28 @@
 that runs very slowly on infrequent events may be impossible to verify at the
 system level, even on the fastest simulator. On the other hand, it may be easy
 to verify it exhaustively in a unit test, even on the slowest simulator.</p>
 <p>It is clear that unit tests have compelling advantages. On the other hand, if we
 need to test everything, we have to write lots of unit tests. So it should be
 easy and pleasant to create, manage and run them. Therefore, XP emphasizes the
 need for a unit test framework that supports these tasks. In this chapter, we
-will explore the use of the <tt class="docutils literal"><span class="pre">unittest</span></tt> module from the standard Python library
+will explore the use of the <code class="docutils literal"><span class="pre">unittest</span></code> module from the standard Python library
 for creating unit tests for hardware designs.</p>
 </div>
 <div class="section" id="unit-test-development">
 <span id="unittest-dev"></span><h2>Unit test development<a class="headerlink" href="#unit-test-development" title="Permalink to this headline">¶</a></h2>
 <p>In this section, we will informally explore the application of unit test
 techniques to hardware design. We will do so by a (small) example: testing a
-binary to Gray encoder as introduced in section <a class="reference internal" href="hwtypes.html#hwtypes-indexing"><em>Bit indexing</em></a>.</p>
+binary to Gray encoder as introduced in section <a class="reference internal" href="hwtypes.html#hwtypes-indexing"><span>Bit indexing</span></a>.</p>
 <div class="section" id="defining-the-requirements">
 <span id="unittest-req"></span><h3>Defining the requirements<a class="headerlink" href="#defining-the-requirements" title="Permalink to this headline">¶</a></h3>
 <p>We start by defining the requirements. For a Gray encoder, we want to the output
 to comply with Gray code characteristics. Let&#8217;s define a <em class="dfn">code</em> as a list
-of <em class="dfn">codewords</em>, where a codeword is a bit string. A code of order <tt class="docutils literal"><span class="pre">n</span></tt> has
-<tt class="docutils literal"><span class="pre">2**n</span></tt> codewords.</p>
+of <em class="dfn">codewords</em>, where a codeword is a bit string. A code of order <code class="docutils literal"><span class="pre">n</span></code> has
+<code class="docutils literal"><span class="pre">2**n</span></code> codewords.</p>
 <p>A well-known characteristic is the one that Gray codes are all about:</p>
 <p>Consecutive codewords in a Gray code should differ in a single bit.</p>
 <p>Is this sufficient? Not quite: suppose for example that an implementation
 returns the lsb of each binary input. This would comply with the requirement,
 but is obviously not what we want. Also, we don&#8217;t want the bit width of Gray
 codewords to exceed the bit width of the binary codewords.</p>
 <p>Each codeword in a Gray code of order n must occur exactly once in the binary
@@ -173,18 +165,18 @@
 <p>But if you think about it, it makes a lot of sense to deal with verification
 first. Verification is about the requirements only &#8212; so your thoughts are not
 yet cluttered with implementation details. The unit tests are an executable
 description of the requirements, so they will be better understood and it will
 be very clear what needs to be done. Consequently, the implementation should go
 smoother. Perhaps most importantly, the test is available when you are done
 implementing, and can be run anytime by anybody to verify changes.</p>
-<p>Python has a standard <tt class="docutils literal"><span class="pre">unittest</span></tt> module that facilitates writing, managing and
-running unit tests. With <tt class="docutils literal"><span class="pre">unittest</span></tt>, a test case is  written by creating a
-class that inherits from <tt class="docutils literal"><span class="pre">unittest.TestCase</span></tt>. Individual tests are created by
-methods of that class: all method names that start with <tt class="docutils literal"><span class="pre">test</span></tt> are considered
+<p>Python has a standard <code class="docutils literal"><span class="pre">unittest</span></code> module that facilitates writing, managing and
+running unit tests. With <code class="docutils literal"><span class="pre">unittest</span></code>, a test case is  written by creating a
+class that inherits from <code class="docutils literal"><span class="pre">unittest.TestCase</span></code>. Individual tests are created by
+methods of that class: all method names that start with <code class="docutils literal"><span class="pre">test</span></code> are considered
 to be tests of the test case.</p>
 <p>We will define a test case for the Gray code properties, and then write a test
 for each of the requirements. The outline of the test case class is as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="kn">from</span> <span class="nn">unittest</span> <span class="kn">import</span> <span class="n">TestCase</span>
 
 <span class="k">class</span> <span class="nc">TestGrayCodeProperties</span><span class="p">(</span><span class="n">TestCase</span><span class="p">):</span>
 
@@ -206,15 +198,15 @@
     <span class="c">### NOT IMPLEMENTED YET! ###</span>
     <span class="k">yield</span> <span class="bp">None</span>
 </pre></div>
 </div>
 <p>For the first requirement, we will write a test bench that applies all
 consecutive input numbers, and compares the current output with the previous one
 for each input. Then we check that the difference is a single bit. We will test
-all Gray codes up to a certain order <tt class="docutils literal"><span class="pre">MAX_WIDTH</span></tt>.</p>
+all Gray codes up to a certain order <code class="docutils literal"><span class="pre">MAX_WIDTH</span></code>.</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">testSingleBitChange</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
     <span class="sd">&quot;&quot;&quot; Check that only one bit changes in successive codewords &quot;&quot;&quot;</span>
 
     <span class="k">def</span> <span class="nf">test</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">):</span>
         <span class="n">B</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
         <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span>
         <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="o">**</span><span class="n">width</span><span class="p">):</span>
@@ -230,16 +222,16 @@
         <span class="n">G_Z</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span>
         <span class="n">dut</span> <span class="o">=</span> <span class="n">bin2gray</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span>
         <span class="n">check</span> <span class="o">=</span> <span class="n">test</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">)</span>
         <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">dut</span><span class="p">,</span> <span class="n">check</span><span class="p">)</span>
         <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="n">quiet</span><span class="o">=</span><span class="mi">1</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>Note how the actual check is performed by a <tt class="docutils literal"><span class="pre">self.assertEqual</span></tt> method, defined
-by the <tt class="docutils literal"><span class="pre">unittest.TestCase</span></tt> class.</p>
+<p>Note how the actual check is performed by a <code class="docutils literal"><span class="pre">self.assertEqual</span></code> method, defined
+by the <code class="docutils literal"><span class="pre">unittest.TestCase</span></code> class.</p>
 <p>Similarly, we write a test bench for the second requirement. Again, we simulate
 all numbers, and put the result in a list. The requirement implies that if we
 sort the result list, we should get a range of numbers:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">testUniqueCodeWords</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
     <span class="sd">&quot;&quot;&quot; Check that all codewords occur exactly once &quot;&quot;&quot;</span>
 
     <span class="k">def</span> <span class="nf">test</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">):</span>
@@ -263,89 +255,93 @@
 </div>
 </div>
 <div class="section" id="test-driven-implementation">
 <span id="unittest-impl"></span><h3>Test-driven implementation<a class="headerlink" href="#test-driven-implementation" title="Permalink to this headline">¶</a></h3>
 <p>With the test written, we begin with the implementation. For illustration
 purposes, we will intentionally write some incorrect implementations to see how
 the test behaves.</p>
-<p>The easiest way to run tests defined with the <tt class="docutils literal"><span class="pre">unittest</span></tt> framework, is to put
-a call to its <tt class="docutils literal"><span class="pre">main</span></tt> method at the end of the test module:</p>
+<p>The easiest way to run tests defined with the <code class="docutils literal"><span class="pre">unittest</span></code> framework, is to put
+a call to its <code class="docutils literal"><span class="pre">main</span></code> method at the end of the test module:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">unittest</span><span class="o">.</span><span class="n">main</span><span class="p">()</span>
 </pre></div>
 </div>
 <p>Let&#8217;s run the test using the dummy Gray encoder shown earlier:</p>
-<div class="highlight-python"><pre>% python test_gray.py -v
+<div class="highlight-python"><div class="highlight"><pre>% python test_gray.py -v
 Check that only one bit changes in successive codewords ... FAIL
 Check that all codewords occur exactly once ... FAIL
-&lt;trace backs not shown&gt;</pre>
+&lt;trace backs not shown&gt;
+</pre></div>
 </div>
 <p>As expected, this fails completely. Let us try an incorrect implementation, that
 puts the lsb of in the input on the output:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">bin2gray</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">width</span><span class="p">):</span>
     <span class="c">### INCORRECT - DEMO PURPOSE ONLY! ###</span>
 
     <span class="nd">@always_comb</span>
     <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
         <span class="n">G</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">B</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span>
 
     <span class="k">return</span> <span class="n">logic</span>
 </pre></div>
 </div>
 <p>Running the test produces:</p>
-<div class="highlight-python"><pre>% python test_gray.py -v
+<div class="highlight-python"><div class="highlight"><pre>% python test_gray.py -v
 Check that only one bit changes in successive codewords ... ok
 Check that all codewords occur exactly once ... FAIL
 
 ======================================================================
 FAIL: Check that all codewords occur exactly once
 ----------------------------------------------------------------------
 Traceback (most recent call last):
-  File "test_gray.py", line 109, in testUniqueCodeWords
+  File &quot;test_gray.py&quot;, line 109, in testUniqueCodeWords
     sim.run(quiet=1)
 ...
-  File "test_gray.py", line 104, in test
+  File &quot;test_gray.py&quot;, line 104, in test
     self.assertEqual(actual, expected)
-  File "/usr/local/lib/python2.2/unittest.py", line 286, in failUnlessEqual
+  File &quot;/usr/local/lib/python2.2/unittest.py&quot;, line 286, in failUnlessEqual
     raise self.failureException, \
 AssertionError: [0, 0, 1, 1] != [0, 1, 2, 3]
 
 ----------------------------------------------------------------------
-Ran 2 tests in 0.785s</pre>
+Ran 2 tests in 0.785s
+</pre></div>
 </div>
 <p>Now the test passes the first requirement, as expected, but fails the second
 one. After the test feedback, a full traceback is shown that can help to debug
 the test output.</p>
 <p>Finally, if we use the correct implementation as in section
-<a class="reference internal" href="hwtypes.html#hwtypes-indexing"><em>Bit indexing</em></a>, the output is:</p>
-<div class="highlight-python"><pre>% python test_gray.py -v
+<a class="reference internal" href="hwtypes.html#hwtypes-indexing"><span>Bit indexing</span></a>, the output is:</p>
+<div class="highlight-python"><div class="highlight"><pre>% python test_gray.py -v
 Check that only one bit changes in successive codewords ... ok
 Check that all codewords occur exactly once ... ok
 
 ----------------------------------------------------------------------
 Ran 2 tests in 6.364s
 
-OK</pre>
+OK
+</pre></div>
 </div>
 </div>
 <div class="section" id="changing-requirements">
 <span id="unittest-change"></span><h3>Changing requirements<a class="headerlink" href="#changing-requirements" title="Permalink to this headline">¶</a></h3>
 <p>In the previous section, we concentrated on the general requirements of a Gray
 code. It is possible to specify these without specifying the actual code. It is
 easy to see that there are several codes that satisfy these requirements. In
 good XP style, we only tested the requirements and nothing more.</p>
 <p>It may be that more control is needed. For example, the requirement may be for a
 particular code, instead of compliance with general properties. As an
 illustration, we will show how to test for <em>the</em> original Gray code, which is
 one specific instance that satisfies the requirements of the previous section.
 In this particular case, this test will actually be easier than the previous
 one.</p>
-<p>We denote the original Gray code of order <tt class="docutils literal"><span class="pre">n</span></tt> as <tt class="docutils literal"><span class="pre">Ln</span></tt>. Some examples:</p>
-<div class="highlight-python"><pre>L1 = ['0', '1']
-L2 = ['00', '01', '11', '10']
-L3 = ['000', '001', '011', '010', '110', '111', '101', 100']</pre>
+<p>We denote the original Gray code of order <code class="docutils literal"><span class="pre">n</span></code> as <code class="docutils literal"><span class="pre">Ln</span></code>. Some examples:</p>
+<div class="highlight-python"><div class="highlight"><pre>L1 = [&#39;0&#39;, &#39;1&#39;]
+L2 = [&#39;00&#39;, &#39;01&#39;, &#39;11&#39;, &#39;10&#39;]
+L3 = [&#39;000&#39;, &#39;001&#39;, &#39;011&#39;, &#39;010&#39;, &#39;110&#39;, &#39;111&#39;, &#39;101&#39;, 100&#39;]
+</pre></div>
 </div>
 <p>It is possible to specify these codes by a recursive algorithm, as follows:</p>
 <ol class="arabic simple">
 <li>L1 = [&#8216;0&#8217;, &#8216;1&#8217;]</li>
 <li>Ln+1 can be obtained from Ln as follows. Create a new code Ln0 by prefixing
 all codewords of Ln with &#8216;0&#8217;. Create another new code Ln1 by prefixing all
 codewords of Ln with &#8216;1&#8217;, and reversing their order. Ln+1 is the concatenation
@@ -357,18 +353,18 @@
     <span class="sd">&quot;&quot;&quot; Return Gray code Ln+1, given Ln. &quot;&quot;&quot;</span>
     <span class="n">Ln0</span> <span class="o">=</span> <span class="p">[</span><span class="s">&#39;0&#39;</span> <span class="o">+</span> <span class="n">codeword</span> <span class="k">for</span> <span class="n">codeword</span> <span class="ow">in</span> <span class="n">Ln</span><span class="p">]</span>
     <span class="n">Ln1</span> <span class="o">=</span> <span class="p">[</span><span class="s">&#39;1&#39;</span> <span class="o">+</span> <span class="n">codeword</span> <span class="k">for</span> <span class="n">codeword</span> <span class="ow">in</span> <span class="n">Ln</span><span class="p">]</span>
     <span class="n">Ln1</span><span class="o">.</span><span class="n">reverse</span><span class="p">()</span>
     <span class="k">return</span> <span class="n">Ln0</span> <span class="o">+</span> <span class="n">Ln1</span>
 </pre></div>
 </div>
-<p>The code <tt class="docutils literal"><span class="pre">['0'</span> <span class="pre">+</span> <span class="pre">codeword</span> <span class="pre">for</span> <span class="pre">...]</span></tt> is called a <em class="dfn">list comprehension</em>. It
+<p>The code <code class="docutils literal"><span class="pre">['0'</span> <span class="pre">+</span> <span class="pre">codeword</span> <span class="pre">for</span> <span class="pre">...]</span></code> is called a <em class="dfn">list comprehension</em>. It
 is a concise way to describe lists built by short computations in a for loop.</p>
 <p>The requirement is now that the output code matches the expected code Ln. We use
-the <tt class="docutils literal"><span class="pre">nextLn</span></tt> function to compute the expected result. The new test case code
+the <code class="docutils literal"><span class="pre">nextLn</span></code> function to compute the expected result. The new test case code
 is as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">class</span> <span class="nc">TestOriginalGrayCode</span><span class="p">(</span><span class="n">TestCase</span><span class="p">):</span>
 
     <span class="k">def</span> <span class="nf">testOriginalGrayCode</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
         <span class="sd">&quot;&quot;&quot; Check that the code is an original Gray code &quot;&quot;&quot;</span>
 
         <span class="n">Rn</span> <span class="o">=</span> <span class="p">[]</span>
@@ -389,48 +385,43 @@
             <span class="n">stim</span> <span class="o">=</span> <span class="n">stimulus</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">G</span><span class="p">,</span> <span class="n">n</span><span class="p">)</span>
             <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">dut</span><span class="p">,</span> <span class="n">stim</span><span class="p">)</span>
             <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="n">quiet</span><span class="o">=</span><span class="mi">1</span><span class="p">)</span>
             <span class="bp">self</span><span class="o">.</span><span class="n">assertEqual</span><span class="p">(</span><span class="n">Ln</span><span class="p">,</span> <span class="n">Rn</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>As it happens, our implementation is apparently an original Gray code:</p>
-<div class="highlight-python"><pre>% python test_gray.py -v TestOriginalGrayCode
+<div class="highlight-python"><div class="highlight"><pre>% python test_gray.py -v TestOriginalGrayCode
 Check that the code is an original Gray code ... ok
 
 ----------------------------------------------------------------------
 Ran 1 tests in 3.091s
 
-OK</pre>
+OK
+</pre></div>
 </div>
 </div>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="cosimulation.html" title="Co-simulation with Verilog"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="highlevel.html" title="High level modeling"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/unittest.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,27 +1,22 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _U_n_i_t_ _t_e_s_t_i_n_g
           o _I_n_t_r_o_d_u_c_t_i_o_n
           o _T_h_e_ _i_m_p_o_r_t_a_n_c_e_ _o_f_ _u_n_i_t_ _t_e_s_t_s
           o _U_n_i_t_ _t_e_s_t_ _d_e_v_e_l_o_p_m_e_n_t
                 # _D_e_f_i_n_i_n_g_ _t_h_e_ _r_e_q_u_i_r_e_m_e_n_t_s
                 # _W_r_i_t_i_n_g_ _t_h_e_ _t_e_s_t_ _f_i_r_s_t
                 # _T_e_s_t_-_d_r_i_v_e_n_ _i_m_p_l_e_m_e_n_t_a_t_i_o_n
                 # _C_h_a_n_g_i_n_g_ _r_e_q_u_i_r_e_m_e_n_t_s
-****** PPrreevviioouuss ttooppiicc ******
-_H_i_g_h_ _l_e_v_e_l_ _m_o_d_e_l_i_n_g
-****** NNeexxtt ttooppiicc ******
-_C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h_ _V_e_r_i_l_o_g
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _H_i_g_h_ _l_e_v_e_l_ _m_o_d_e_l_i_n_g
+                # Next: _C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h_ _V_e_r_i_l_o_g
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ UUnniitt tteessttiinngg_?¶ ************
 ********** IInnttrroodduuccttiioonn_?¶ **********
@@ -55,15 +50,15 @@
 be easy and pleasant to create, manage and run them. Therefore, XP emphasizes
 the need for a unit test framework that supports these tasks. In this chapter,
 we will explore the use of the unittest module from the standard Python library
 for creating unit tests for hardware designs.
 ********** UUnniitt tteesstt ddeevveellooppmmeenntt_?¶ **********
 In this section, we will informally explore the application of unit test
 techniques to hardware design. We will do so by a (small) example: testing a
-binary to Gray encoder as introduced in section _BB_ii_tt_ _ii_nn_dd_ee_xx_ii_nn_gg.
+binary to Gray encoder as introduced in section _B_i_t_ _i_n_d_e_x_i_n_g.
 ******** DDeeffiinniinngg tthhee rreeqquuiirreemmeennttss_?¶ ********
 We start by defining the requirements. For a Gray encoder, we want to the
 output to comply with Gray code characteristics. Let’s define a ccooddee as a list
 of ccooddeewwoorrddss, where a codeword is a bit string. A code of order n has 2**n
 codewords.
 A well-known characteristic is the one that Gray codes are all about:
 Consecutive codewords in a Gray code should differ in a single bit.
@@ -204,15 +199,15 @@
 AssertionError: [0, 0, 1, 1] != [0, 1, 2, 3]
 
 ----------------------------------------------------------------------
 Ran 2 tests in 0.785s
 Now the test passes the first requirement, as expected, but fails the second
 one. After the test feedback, a full traceback is shown that can help to debug
 the test output.
-Finally, if we use the correct implementation as in section _BB_ii_tt_ _ii_nn_dd_ee_xx_ii_nn_gg, the
+Finally, if we use the correct implementation as in section _B_i_t_ _i_n_d_e_x_i_n_g, the
 output is:
 % python test_gray.py -v
 Check that only one bit changes in successive codewords ... ok
 Check that all codewords occur exactly once ... ok
 
 ----------------------------------------------------------------------
 Ran 2 tests in 6.364s
@@ -279,15 +274,8 @@
 % python test_gray.py -v TestOriginalGrayCode
 Check that the code is an original Gray code ... ok
 
 ----------------------------------------------------------------------
 Ran 1 tests in 3.091s
 
 OK
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/rtl.html` & `myhdl-0.9.0/doc/build/html/manual/rtl.html`

 * *Files 3% similar despite different names*

```diff
@@ -1,26 +1,26 @@
-00000000: 0a0a 3c21 444f 4354 5950 4520 6874 6d6c  ..<!DOCTYPE html
-00000010: 2050 5542 4c49 4320 222d 2f2f 5733 432f   PUBLIC "-//W3C/
-00000020: 2f44 5444 2058 4854 4d4c 2031 2e30 2054  /DTD XHTML 1.0 T
-00000030: 7261 6e73 6974 696f 6e61 6c2f 2f45 4e22  ransitional//EN"
-00000040: 0a20 2022 6874 7470 3a2f 2f77 7777 2e77  .  "http://www.w
-00000050: 332e 6f72 672f 5452 2f78 6874 6d6c 312f  3.org/TR/xhtml1/
-00000060: 4454 442f 7868 746d 6c31 2d74 7261 6e73  DTD/xhtml1-trans
-00000070: 6974 696f 6e61 6c2e 6474 6422 3e0a 0a0a  itional.dtd">...
-00000080: 3c68 746d 6c20 786d 6c6e 733d 2268 7474  <html xmlns="htt
-00000090: 703a 2f2f 7777 772e 7733 2e6f 7267 2f31  p://www.w3.org/1
-000000a0: 3939 392f 7868 746d 6c22 3e0a 2020 3c68  999/xhtml">.  <h
-000000b0: 6561 643e 0a20 2020 203c 6d65 7461 2068  ead>.    <meta h
-000000c0: 7474 702d 6571 7569 763d 2243 6f6e 7465  ttp-equiv="Conte
-000000d0: 6e74 2d54 7970 6522 2063 6f6e 7465 6e74  nt-Type" content
-000000e0: 3d22 7465 7874 2f68 746d 6c3b 2063 6861  ="text/html; cha
-000000f0: 7273 6574 3d75 7466 2d38 2220 2f3e 0a20  rset=utf-8" />. 
-00000100: 2020 200a 2020 2020 3c74 6974 6c65 3e52     .    <title>R
-00000110: 544c 206d 6f64 656c 696e 6720 266d 6461  TL modeling &mda
-00000120: 7368 3b20 4d79 4844 4c20 302e 3820 646f  sh; MyHDL 0.8 do
+00000000: 3c21 444f 4354 5950 4520 6874 6d6c 2050  <!DOCTYPE html P
+00000010: 5542 4c49 4320 222d 2f2f 5733 432f 2f44  UBLIC "-//W3C//D
+00000020: 5444 2058 4854 4d4c 2031 2e30 2054 7261  TD XHTML 1.0 Tra
+00000030: 6e73 6974 696f 6e61 6c2f 2f45 4e22 0a20  nsitional//EN". 
+00000040: 2022 6874 7470 3a2f 2f77 7777 2e77 332e   "http://www.w3.
+00000050: 6f72 672f 5452 2f78 6874 6d6c 312f 4454  org/TR/xhtml1/DT
+00000060: 442f 7868 746d 6c31 2d74 7261 6e73 6974  D/xhtml1-transit
+00000070: 696f 6e61 6c2e 6474 6422 3e0a 0a0a 3c68  ional.dtd">...<h
+00000080: 746d 6c20 786d 6c6e 733d 2268 7474 703a  tml xmlns="http:
+00000090: 2f2f 7777 772e 7733 2e6f 7267 2f31 3939  //www.w3.org/199
+000000a0: 392f 7868 746d 6c22 3e0a 2020 3c68 6561  9/xhtml">.  <hea
+000000b0: 643e 0a20 2020 203c 6d65 7461 2068 7474  d>.    <meta htt
+000000c0: 702d 6571 7569 763d 2243 6f6e 7465 6e74  p-equiv="Content
+000000d0: 2d54 7970 6522 2063 6f6e 7465 6e74 3d22  -Type" content="
+000000e0: 7465 7874 2f68 746d 6c3b 2063 6861 7273  text/html; chars
+000000f0: 6574 3d75 7466 2d38 2220 2f3e 0a20 2020  et=utf-8" />.   
+00000100: 200a 2020 2020 3c74 6974 6c65 3e52 544c   .    <title>RTL
+00000110: 206d 6f64 656c 696e 6720 266d 6461 7368   modeling &mdash
+00000120: 3b20 4d79 4844 4c20 302e 392e 3020 646f  ; MyHDL 0.9.0 do
 00000130: 6375 6d65 6e74 6174 696f 6e3c 2f74 6974  cumentation</tit
 00000140: 6c65 3e0a 2020 2020 0a20 2020 203c 6c69  le>.    .    <li
 00000150: 6e6b 2072 656c 3d22 7374 796c 6573 6865  nk rel="styleshe
 00000160: 6574 2220 6872 6566 3d22 2e2e 2f5f 7374  et" href="../_st
 00000170: 6174 6963 2f6d 7968 646c 2e63 7373 2220  atic/myhdl.css" 
 00000180: 7479 7065 3d22 7465 7874 2f63 7373 2220  type="text/css" 
 00000190: 2f3e 0a20 2020 203c 6c69 6e6b 2072 656c  />.    <link rel
@@ -32,2695 +32,2708 @@
 000001f0: 2074 7970 653d 2274 6578 742f 6a61 7661   type="text/java
 00000200: 7363 7269 7074 223e 0a20 2020 2020 2076  script">.      v
 00000210: 6172 2044 4f43 554d 454e 5441 5449 4f4e  ar DOCUMENTATION
 00000220: 5f4f 5054 494f 4e53 203d 207b 0a20 2020  _OPTIONS = {.   
 00000230: 2020 2020 2055 524c 5f52 4f4f 543a 2020       URL_ROOT:  
 00000240: 2020 272e 2e2f 272c 0a20 2020 2020 2020    '../',.       
 00000250: 2056 4552 5349 4f4e 3a20 2020 2020 2730   VERSION:     '0
-00000260: 2e38 272c 0a20 2020 2020 2020 2043 4f4c  .8',.        COL
-00000270: 4c41 5053 455f 494e 4445 583a 2066 616c  LAPSE_INDEX: fal
-00000280: 7365 2c0a 2020 2020 2020 2020 4649 4c45  se,.        FILE
-00000290: 5f53 5546 4649 583a 2027 2e68 746d 6c27  _SUFFIX: '.html'
-000002a0: 2c0a 2020 2020 2020 2020 4841 535f 534f  ,.        HAS_SO
-000002b0: 5552 4345 3a20 2074 7275 650a 2020 2020  URCE:  true.    
-000002c0: 2020 7d3b 0a20 2020 203c 2f73 6372 6970    };.    </scrip
-000002d0: 743e 0a20 2020 203c 7363 7269 7074 2074  t>.    <script t
-000002e0: 7970 653d 2274 6578 742f 6a61 7661 7363  ype="text/javasc
-000002f0: 7269 7074 2220 7372 633d 222e 2e2f 5f73  ript" src="../_s
-00000300: 7461 7469 632f 6a71 7565 7279 2e6a 7322  tatic/jquery.js"
-00000310: 3e3c 2f73 6372 6970 743e 0a20 2020 203c  ></script>.    <
-00000320: 7363 7269 7074 2074 7970 653d 2274 6578  script type="tex
-00000330: 742f 6a61 7661 7363 7269 7074 2220 7372  t/javascript" sr
-00000340: 633d 222e 2e2f 5f73 7461 7469 632f 756e  c="../_static/un
-00000350: 6465 7273 636f 7265 2e6a 7322 3e3c 2f73  derscore.js"></s
-00000360: 6372 6970 743e 0a20 2020 203c 7363 7269  cript>.    <scri
-00000370: 7074 2074 7970 653d 2274 6578 742f 6a61  pt type="text/ja
-00000380: 7661 7363 7269 7074 2220 7372 633d 222e  vascript" src=".
-00000390: 2e2f 5f73 7461 7469 632f 646f 6374 6f6f  ./_static/doctoo
-000003a0: 6c73 2e6a 7322 3e3c 2f73 6372 6970 743e  ls.js"></script>
-000003b0: 0a20 2020 203c 6c69 6e6b 2072 656c 3d22  .    <link rel="
-000003c0: 746f 7022 2074 6974 6c65 3d22 4d79 4844  top" title="MyHD
-000003d0: 4c20 302e 3820 646f 6375 6d65 6e74 6174  L 0.8 documentat
-000003e0: 696f 6e22 2068 7265 663d 222e 2e2f 696e  ion" href="../in
-000003f0: 6465 782e 6874 6d6c 2220 2f3e 0a20 2020  dex.html" />.   
-00000400: 203c 6c69 6e6b 2072 656c 3d22 7570 2220   <link rel="up" 
-00000410: 7469 746c 653d 2254 6865 204d 7948 444c  title="The MyHDL
-00000420: 206d 616e 7561 6c22 2068 7265 663d 2269   manual" href="i
-00000430: 6e64 6578 2e68 746d 6c22 202f 3e0a 2020  ndex.html" />.  
-00000440: 2020 3c6c 696e 6b20 7265 6c3d 226e 6578    <link rel="nex
-00000450: 7422 2074 6974 6c65 3d22 4869 6768 206c  t" title="High l
-00000460: 6576 656c 206d 6f64 656c 696e 6722 2068  evel modeling" h
-00000470: 7265 663d 2268 6967 686c 6576 656c 2e68  ref="highlevel.h
-00000480: 746d 6c22 202f 3e0a 2020 2020 3c6c 696e  tml" />.    <lin
-00000490: 6b20 7265 6c3d 2270 7265 7622 2074 6974  k rel="prev" tit
-000004a0: 6c65 3d22 5374 7275 6374 7572 616c 206d  le="Structural m
-000004b0: 6f64 656c 696e 6722 2068 7265 663d 2273  odeling" href="s
-000004c0: 7472 7563 7475 7265 2e68 746d 6c22 202f  tructure.html" /
-000004d0: 3e20 0a20 203c 2f68 6561 643e 0a20 203c  > .  </head>.  <
-000004e0: 626f 6479 3e0a 3c64 6976 2073 7479 6c65  body>.<div style
-000004f0: 3d22 6261 636b 6772 6f75 6e64 2d63 6f6c  ="background-col
-00000500: 6f72 3a20 7768 6974 653b 2074 6578 742d  or: white; text-
-00000510: 616c 6967 6e3a 206c 6566 743b 2070 6164  align: left; pad
-00000520: 6469 6e67 3a20 3570 7820 3570 7820 3270  ding: 5px 5px 2p
-00000530: 7820 3135 7078 223e 0a3c 6120 6872 6566  x 15px">.<a href
-00000540: 3d22 6874 7470 3a2f 2f77 7777 2e6d 7968  ="http://www.myh
-00000550: 646c 2e6f 7267 223e 0a20 2020 203c 696d  dl.org">.    <im
-00000560: 6720 7372 633d 222e 2e2f 5f73 7461 7469  g src="../_stati
-00000570: 632f 6d79 6864 6c5f 6c6f 676f 5f68 6561  c/myhdl_logo_hea
-00000580: 6465 722e 706e 6722 2062 6f72 6465 723d  der.png" border=
-00000590: 3020 616c 743d 224d 7948 444c 2220 2f3e  0 alt="MyHDL" />
-000005a0: 0a3c 2f61 3e0a 3c2f 6469 763e 0a0a 2020  .</a>.</div>..  
-000005b0: 2020 3c64 6976 2063 6c61 7373 3d22 7265    <div class="re
-000005c0: 6c61 7465 6422 3e0a 2020 2020 2020 3c68  lated">.      <h
-000005d0: 333e 4e61 7669 6761 7469 6f6e 3c2f 6833  3>Navigation</h3
-000005e0: 3e0a 2020 2020 2020 3c75 6c3e 0a20 2020  >.      <ul>.   
-000005f0: 2020 2020 203c 6c69 2063 6c61 7373 3d22       <li class="
-00000600: 7269 6768 7422 2073 7479 6c65 3d22 6d61  right" style="ma
-00000610: 7267 696e 2d72 6967 6874 3a20 3130 7078  rgin-right: 10px
-00000620: 223e 0a20 2020 2020 2020 2020 203c 6120  ">.          <a 
-00000630: 6872 6566 3d22 2e2e 2f67 656e 696e 6465  href="../geninde
-00000640: 782e 6874 6d6c 2220 7469 746c 653d 2247  x.html" title="G
-00000650: 656e 6572 616c 2049 6e64 6578 220a 2020  eneral Index".  
-00000660: 2020 2020 2020 2020 2020 2061 6363 6573             acces
-00000670: 736b 6579 3d22 4922 3e69 6e64 6578 3c2f  skey="I">index</
-00000680: 613e 3c2f 6c69 3e0a 2020 2020 2020 2020  a></li>.        
-00000690: 3c6c 6920 636c 6173 733d 2272 6967 6874  <li class="right
-000006a0: 2220 3e0a 2020 2020 2020 2020 2020 3c61  " >.          <a
-000006b0: 2068 7265 663d 2268 6967 686c 6576 656c   href="highlevel
-000006c0: 2e68 746d 6c22 2074 6974 6c65 3d22 4869  .html" title="Hi
-000006d0: 6768 206c 6576 656c 206d 6f64 656c 696e  gh level modelin
-000006e0: 6722 0a20 2020 2020 2020 2020 2020 2020  g".             
-000006f0: 6163 6365 7373 6b65 793d 224e 223e 6e65  accesskey="N">ne
-00000700: 7874 3c2f 613e 207c 3c2f 6c69 3e0a 2020  xt</a> |</li>.  
-00000710: 2020 2020 2020 3c6c 6920 636c 6173 733d        <li class=
-00000720: 2272 6967 6874 2220 3e0a 2020 2020 2020  "right" >.      
-00000730: 2020 2020 3c61 2068 7265 663d 2273 7472      <a href="str
-00000740: 7563 7475 7265 2e68 746d 6c22 2074 6974  ucture.html" tit
-00000750: 6c65 3d22 5374 7275 6374 7572 616c 206d  le="Structural m
-00000760: 6f64 656c 696e 6722 0a20 2020 2020 2020  odeling".       
-00000770: 2020 2020 2020 6163 6365 7373 6b65 793d        accesskey=
-00000780: 2250 223e 7072 6576 696f 7573 3c2f 613e  "P">previous</a>
-00000790: 207c 3c2f 6c69 3e0a 2020 2020 2020 2020   |</li>.        
-000007a0: 3c6c 693e 3c61 2068 7265 663d 222e 2e2f  <li><a href="../
-000007b0: 696e 6465 782e 6874 6d6c 223e 4d79 4844  index.html">MyHD
-000007c0: 4c20 302e 3820 646f 6375 6d65 6e74 6174  L 0.8 documentat
-000007d0: 696f 6e3c 2f61 3e20 2672 6171 756f 3b3c  ion</a> &raquo;<
-000007e0: 2f6c 693e 0a20 2020 2020 2020 2020 203c  /li>.          <
-000007f0: 6c69 3e3c 6120 6872 6566 3d22 696e 6465  li><a href="inde
-00000800: 782e 6874 6d6c 2220 6163 6365 7373 6b65  x.html" accesske
-00000810: 793d 2255 223e 5468 6520 4d79 4844 4c20  y="U">The MyHDL 
-00000820: 6d61 6e75 616c 3c2f 613e 2026 7261 7175  manual</a> &raqu
-00000830: 6f3b 3c2f 6c69 3e20 0a20 2020 2020 203c  o;</li> .      <
-00000840: 2f75 6c3e 0a20 2020 203c 2f64 6976 3e0a  /ul>.    </div>.
-00000850: 0a20 2020 2020 203c 6469 7620 636c 6173  .      <div clas
-00000860: 733d 2273 7068 696e 7873 6964 6562 6172  s="sphinxsidebar
-00000870: 223e 0a20 2020 2020 2020 203c 6469 7620  ">.        <div 
-00000880: 636c 6173 733d 2273 7068 696e 7873 6964  class="sphinxsid
-00000890: 6562 6172 7772 6170 7065 7222 3e0a 2020  ebarwrapper">.  
-000008a0: 3c68 333e 3c61 2068 7265 663d 222e 2e2f  <h3><a href="../
-000008b0: 696e 6465 782e 6874 6d6c 223e 5461 626c  index.html">Tabl
-000008c0: 6520 4f66 2043 6f6e 7465 6e74 733c 2f61  e Of Contents</a
-000008d0: 3e3c 2f68 333e 0a20 203c 756c 3e0a 3c6c  ></h3>.  <ul>.<l
-000008e0: 693e 3c61 2063 6c61 7373 3d22 7265 6665  i><a class="refe
-000008f0: 7265 6e63 6520 696e 7465 726e 616c 2220  rence internal" 
-00000900: 6872 6566 3d22 2322 3e52 544c 206d 6f64  href="#">RTL mod
-00000910: 656c 696e 673c 2f61 3e3c 756c 3e0a 3c6c  eling</a><ul>.<l
-00000920: 693e 3c61 2063 6c61 7373 3d22 7265 6665  i><a class="refe
-00000930: 7265 6e63 6520 696e 7465 726e 616c 2220  rence internal" 
-00000940: 6872 6566 3d22 2369 6e74 726f 6475 6374  href="#introduct
-00000950: 696f 6e22 3e49 6e74 726f 6475 6374 696f  ion">Introductio
-00000960: 6e3c 2f61 3e3c 2f6c 693e 0a3c 6c69 3e3c  n</a></li>.<li><
-00000970: 6120 636c 6173 733d 2272 6566 6572 656e  a class="referen
-00000980: 6365 2069 6e74 6572 6e61 6c22 2068 7265  ce internal" hre
-00000990: 663d 2223 636f 6d62 696e 6174 6f72 6961  f="#combinatoria
-000009a0: 6c2d 6c6f 6769 6322 3e43 6f6d 6269 6e61  l-logic">Combina
-000009b0: 746f 7269 616c 206c 6f67 6963 3c2f 613e  torial logic</a>
-000009c0: 3c75 6c3e 0a3c 6c69 3e3c 6120 636c 6173  <ul>.<li><a clas
-000009d0: 733d 2272 6566 6572 656e 6365 2069 6e74  s="reference int
-000009e0: 6572 6e61 6c22 2068 7265 663d 2223 7465  ernal" href="#te
-000009f0: 6d70 6c61 7465 223e 5465 6d70 6c61 7465  mplate">Template
-00000a00: 3c2f 613e 3c2f 6c69 3e0a 3c6c 693e 3c61  </a></li>.<li><a
-00000a10: 2063 6c61 7373 3d22 7265 6665 7265 6e63   class="referenc
-00000a20: 6520 696e 7465 726e 616c 2220 6872 6566  e internal" href
-00000a30: 3d22 2365 7861 6d70 6c65 223e 4578 616d  ="#example">Exam
-00000a40: 706c 653c 2f61 3e3c 2f6c 693e 0a3c 2f75  ple</a></li>.</u
-00000a50: 6c3e 0a3c 2f6c 693e 0a3c 6c69 3e3c 6120  l>.</li>.<li><a 
-00000a60: 636c 6173 733d 2272 6566 6572 656e 6365  class="reference
-00000a70: 2069 6e74 6572 6e61 6c22 2068 7265 663d   internal" href=
-00000a80: 2223 7365 7175 656e 7469 616c 2d6c 6f67  "#sequential-log
-00000a90: 6963 223e 5365 7175 656e 7469 616c 206c  ic">Sequential l
-00000aa0: 6f67 6963 3c2f 613e 3c75 6c3e 0a3c 6c69  ogic</a><ul>.<li
-00000ab0: 3e3c 6120 636c 6173 733d 2272 6566 6572  ><a class="refer
-00000ac0: 656e 6365 2069 6e74 6572 6e61 6c22 2068  ence internal" h
-00000ad0: 7265 663d 2223 6d6f 6465 6c2d 7365 712d  ref="#model-seq-
-00000ae0: 7465 6d70 6c22 3e54 656d 706c 6174 653c  templ">Template<
-00000af0: 2f61 3e3c 2f6c 693e 0a3c 6c69 3e3c 6120  /a></li>.<li><a 
-00000b00: 636c 6173 733d 2272 6566 6572 656e 6365  class="reference
-00000b10: 2069 6e74 6572 6e61 6c22 2068 7265 663d   internal" href=
-00000b20: 2223 6d6f 6465 6c2d 7365 712d 6578 223e  "#model-seq-ex">
-00000b30: 4578 616d 706c 653c 2f61 3e3c 2f6c 693e  Example</a></li>
-00000b40: 0a3c 6c69 3e3c 6120 636c 6173 733d 2272  .<li><a class="r
-00000b50: 6566 6572 656e 6365 2069 6e74 6572 6e61  eference interna
-00000b60: 6c22 2068 7265 663d 2223 616c 7465 726e  l" href="#altern
-00000b70: 6174 6976 652d 7465 6d70 6c61 7465 223e  ative-template">
-00000b80: 416c 7465 726e 6174 6976 6520 7465 6d70  Alternative temp
-00000b90: 6c61 7465 3c2f 613e 3c2f 6c69 3e0a 3c2f  late</a></li>.</
-00000ba0: 756c 3e0a 3c2f 6c69 3e0a 3c6c 693e 3c61  ul>.</li>.<li><a
-00000bb0: 2063 6c61 7373 3d22 7265 6665 7265 6e63   class="referenc
-00000bc0: 6520 696e 7465 726e 616c 2220 6872 6566  e internal" href
-00000bd0: 3d22 2366 696e 6974 652d 7374 6174 652d  ="#finite-state-
-00000be0: 6d61 6368 696e 652d 6d6f 6465 6c69 6e67  machine-modeling
-00000bf0: 223e 4669 6e69 7465 2053 7461 7465 204d  ">Finite State M
-00000c00: 6163 6869 6e65 206d 6f64 656c 696e 673c  achine modeling<
-00000c10: 2f61 3e3c 2f6c 693e 0a3c 2f75 6c3e 0a3c  /a></li>.</ul>.<
-00000c20: 2f6c 693e 0a3c 2f75 6c3e 0a0a 2020 3c68  /li>.</ul>..  <h
-00000c30: 343e 5072 6576 696f 7573 2074 6f70 6963  4>Previous topic
-00000c40: 3c2f 6834 3e0a 2020 3c70 2063 6c61 7373  </h4>.  <p class
-00000c50: 3d22 746f 706c 6573 7322 3e3c 6120 6872  ="topless"><a hr
-00000c60: 6566 3d22 7374 7275 6374 7572 652e 6874  ef="structure.ht
-00000c70: 6d6c 220a 2020 2020 2020 2020 2020 2020  ml".            
-00000c80: 2020 2020 2020 2020 2020 2020 7469 746c              titl
-00000c90: 653d 2270 7265 7669 6f75 7320 6368 6170  e="previous chap
-00000ca0: 7465 7222 3e53 7472 7563 7475 7261 6c20  ter">Structural 
-00000cb0: 6d6f 6465 6c69 6e67 3c2f 613e 3c2f 703e  modeling</a></p>
-00000cc0: 0a20 203c 6834 3e4e 6578 7420 746f 7069  .  <h4>Next topi
-00000cd0: 633c 2f68 343e 0a20 203c 7020 636c 6173  c</h4>.  <p clas
-00000ce0: 733d 2274 6f70 6c65 7373 223e 3c61 2068  s="topless"><a h
-00000cf0: 7265 663d 2268 6967 686c 6576 656c 2e68  ref="highlevel.h
-00000d00: 746d 6c22 0a20 2020 2020 2020 2020 2020  tml".           
-00000d10: 2020 2020 2020 2020 2020 2020 2074 6974               tit
-00000d20: 6c65 3d22 6e65 7874 2063 6861 7074 6572  le="next chapter
-00000d30: 223e 4869 6768 206c 6576 656c 206d 6f64  ">High level mod
-00000d40: 656c 696e 673c 2f61 3e3c 2f70 3e0a 2020  eling</a></p>.  
-00000d50: 3c68 333e 5468 6973 2050 6167 653c 2f68  <h3>This Page</h
-00000d60: 333e 0a20 203c 756c 2063 6c61 7373 3d22  3>.  <ul class="
-00000d70: 7468 6973 2d70 6167 652d 6d65 6e75 223e  this-page-menu">
-00000d80: 0a20 2020 203c 6c69 3e3c 6120 6872 6566  .    <li><a href
-00000d90: 3d22 2e2e 2f5f 736f 7572 6365 732f 6d61  ="../_sources/ma
-00000da0: 6e75 616c 2f72 746c 2e74 7874 220a 2020  nual/rtl.txt".  
-00000db0: 2020 2020 2020 2020 2072 656c 3d22 6e6f           rel="no
-00000dc0: 666f 6c6c 6f77 223e 5368 6f77 2053 6f75  follow">Show Sou
-00000dd0: 7263 653c 2f61 3e3c 2f6c 693e 0a20 203c  rce</a></li>.  <
-00000de0: 2f75 6c3e 0a3c 6469 7620 6964 3d22 7365  /ul>.<div id="se
-00000df0: 6172 6368 626f 7822 2073 7479 6c65 3d22  archbox" style="
-00000e00: 6469 7370 6c61 793a 206e 6f6e 6522 3e0a  display: none">.
-00000e10: 2020 3c68 333e 5175 6963 6b20 7365 6172    <h3>Quick sear
-00000e20: 6368 3c2f 6833 3e0a 2020 2020 3c66 6f72  ch</h3>.    <for
-00000e30: 6d20 636c 6173 733d 2273 6561 7263 6822  m class="search"
-00000e40: 2061 6374 696f 6e3d 222e 2e2f 7365 6172   action="../sear
-00000e50: 6368 2e68 746d 6c22 206d 6574 686f 643d  ch.html" method=
-00000e60: 2267 6574 223e 0a20 2020 2020 203c 696e  "get">.      <in
-00000e70: 7075 7420 7479 7065 3d22 7465 7874 2220  put type="text" 
-00000e80: 6e61 6d65 3d22 7122 202f 3e0a 2020 2020  name="q" />.    
-00000e90: 2020 3c69 6e70 7574 2074 7970 653d 2273    <input type="s
-00000ea0: 7562 6d69 7422 2076 616c 7565 3d22 476f  ubmit" value="Go
-00000eb0: 2220 2f3e 0a20 2020 2020 203c 696e 7075  " />.      <inpu
-00000ec0: 7420 7479 7065 3d22 6869 6464 656e 2220  t type="hidden" 
-00000ed0: 6e61 6d65 3d22 6368 6563 6b5f 6b65 7977  name="check_keyw
-00000ee0: 6f72 6473 2220 7661 6c75 653d 2279 6573  ords" value="yes
-00000ef0: 2220 2f3e 0a20 2020 2020 203c 696e 7075  " />.      <inpu
-00000f00: 7420 7479 7065 3d22 6869 6464 656e 2220  t type="hidden" 
-00000f10: 6e61 6d65 3d22 6172 6561 2220 7661 6c75  name="area" valu
-00000f20: 653d 2264 6566 6175 6c74 2220 2f3e 0a20  e="default" />. 
-00000f30: 2020 203c 2f66 6f72 6d3e 0a20 2020 203c     </form>.    <
-00000f40: 7020 636c 6173 733d 2273 6561 7263 6874  p class="searcht
-00000f50: 6970 2220 7374 796c 653d 2266 6f6e 742d  ip" style="font-
-00000f60: 7369 7a65 3a20 3930 2522 3e0a 2020 2020  size: 90%">.    
-00000f70: 456e 7465 7220 7365 6172 6368 2074 6572  Enter search ter
-00000f80: 6d73 206f 7220 6120 6d6f 6475 6c65 2c20  ms or a module, 
-00000f90: 636c 6173 7320 6f72 2066 756e 6374 696f  class or functio
-00000fa0: 6e20 6e61 6d65 2e0a 2020 2020 3c2f 703e  n name..    </p>
-00000fb0: 0a3c 2f64 6976 3e0a 3c73 6372 6970 7420  .</div>.<script 
-00000fc0: 7479 7065 3d22 7465 7874 2f6a 6176 6173  type="text/javas
-00000fd0: 6372 6970 7422 3e24 2827 2373 6561 7263  cript">$('#searc
-00000fe0: 6862 6f78 2729 2e73 686f 7728 3029 3b3c  hbox').show(0);<
-00000ff0: 2f73 6372 6970 743e 0a20 2020 2020 2020  /script>.       
-00001000: 203c 2f64 6976 3e0a 2020 2020 2020 3c2f   </div>.      </
-00001010: 6469 763e 0a0a 2020 2020 3c64 6976 2063  div>..    <div c
-00001020: 6c61 7373 3d22 646f 6375 6d65 6e74 223e  lass="document">
-00001030: 0a20 2020 2020 203c 6469 7620 636c 6173  .      <div clas
-00001040: 733d 2264 6f63 756d 656e 7477 7261 7070  s="documentwrapp
-00001050: 6572 223e 0a20 2020 2020 2020 203c 6469  er">.        <di
-00001060: 7620 636c 6173 733d 2262 6f64 7977 7261  v class="bodywra
-00001070: 7070 6572 223e 0a20 2020 2020 2020 2020  pper">.         
-00001080: 203c 6469 7620 636c 6173 733d 2262 6f64   <div class="bod
-00001090: 7922 3e0a 2020 2020 2020 2020 2020 2020  y">.            
-000010a0: 0a20 203c 6469 7620 636c 6173 733d 2273  .  <div class="s
-000010b0: 6563 7469 6f6e 2220 6964 3d22 7274 6c2d  ection" id="rtl-
-000010c0: 6d6f 6465 6c69 6e67 223e 0a3c 7370 616e  modeling">.<span
-000010d0: 2069 643d 226d 6f64 656c 2d72 746c 223e   id="model-rtl">
-000010e0: 3c2f 7370 616e 3e3c 6831 3e52 544c 206d  </span><h1>RTL m
-000010f0: 6f64 656c 696e 673c 6120 636c 6173 733d  odeling<a class=
-00001100: 2268 6561 6465 726c 696e 6b22 2068 7265  "headerlink" hre
-00001110: 663d 2223 7274 6c2d 6d6f 6465 6c69 6e67  f="#rtl-modeling
-00001120: 2220 7469 746c 653d 2250 6572 6d61 6c69  " title="Permali
-00001130: 6e6b 2074 6f20 7468 6973 2068 6561 646c  nk to this headl
-00001140: 696e 6522 3ec2 b63c 2f61 3e3c 2f68 313e  ine">..</a></h1>
-00001150: 0a3c 6469 7620 636c 6173 733d 2273 6563  .<div class="sec
-00001160: 7469 6f6e 2220 6964 3d22 696e 7472 6f64  tion" id="introd
-00001170: 7563 7469 6f6e 223e 0a3c 6832 3e49 6e74  uction">.<h2>Int
-00001180: 726f 6475 6374 696f 6e3c 6120 636c 6173  roduction<a clas
-00001190: 733d 2268 6561 6465 726c 696e 6b22 2068  s="headerlink" h
-000011a0: 7265 663d 2223 696e 7472 6f64 7563 7469  ref="#introducti
-000011b0: 6f6e 2220 7469 746c 653d 2250 6572 6d61  on" title="Perma
-000011c0: 6c69 6e6b 2074 6f20 7468 6973 2068 6561  link to this hea
-000011d0: 646c 696e 6522 3ec2 b63c 2f61 3e3c 2f68  dline">..</a></h
-000011e0: 323e 0a3c 7020 6964 3d22 696e 6465 782d  2>.<p id="index-
-000011f0: 3022 3e52 544c 2028 5265 6769 7374 6572  0">RTL (Register
-00001200: 2054 7261 6e73 6665 7220 4c65 7665 6c29   Transfer Level)
-00001210: 2069 7320 6120 6d6f 6465 6c69 6e67 2061   is a modeling a
-00001220: 6273 7472 6163 7469 6f6e 206c 6576 656c  bstraction level
-00001230: 2074 6861 740a 6973 2074 7970 6963 616c   that.is typical
-00001240: 6c79 2075 7365 6420 746f 2077 7269 7465  ly used to write
-00001250: 2073 796e 7468 6573 697a 6162 6c65 206d   synthesizable m
-00001260: 6f64 656c 732e 0a3c 656d 2063 6c61 7373  odels..<em class
-00001270: 3d22 6466 6e22 3e53 796e 7468 6573 6973  ="dfn">Synthesis
-00001280: 3c2f 656d 3e20 7265 6665 7273 2074 6f20  </em> refers to 
-00001290: 7468 6520 7072 6f63 6573 7320 6279 2077  the process by w
-000012a0: 6869 6368 2061 6e20 4844 4c20 6465 7363  hich an HDL desc
-000012b0: 7269 7074 696f 6e0a 6973 2061 7574 6f6d  ription.is autom
-000012c0: 6174 6963 616c 6c79 2063 6f6d 7069 6c65  atically compile
-000012d0: 6420 696e 746f 2061 6e20 696d 706c 656d  d into an implem
-000012e0: 656e 7461 7469 6f6e 2066 6f72 2061 6e20  entation for an 
-000012f0: 4153 4943 206f 7220 4650 4741 2e0a 5468  ASIC or FPGA..Th
-00001300: 6973 2063 6861 7074 6572 2064 6573 6372  is chapter descr
-00001310: 6962 6573 2068 6f77 204d 7948 444c 2073  ibes how MyHDL s
-00001320: 7570 706f 7274 7320 6974 2e3c 2f70 3e0a  upports it.</p>.
-00001330: 3c2f 6469 763e 0a3c 6469 7620 636c 6173  </div>.<div clas
-00001340: 733d 2273 6563 7469 6f6e 2220 6964 3d22  s="section" id="
-00001350: 636f 6d62 696e 6174 6f72 6961 6c2d 6c6f  combinatorial-lo
-00001360: 6769 6322 3e0a 3c73 7061 6e20 6964 3d22  gic">.<span id="
-00001370: 6d6f 6465 6c2d 636f 6d62 223e 3c2f 7370  model-comb"></sp
-00001380: 616e 3e3c 6832 3e43 6f6d 6269 6e61 746f  an><h2>Combinato
-00001390: 7269 616c 206c 6f67 6963 3c61 2063 6c61  rial logic<a cla
-000013a0: 7373 3d22 6865 6164 6572 6c69 6e6b 2220  ss="headerlink" 
-000013b0: 6872 6566 3d22 2363 6f6d 6269 6e61 746f  href="#combinato
-000013c0: 7269 616c 2d6c 6f67 6963 2220 7469 746c  rial-logic" titl
-000013d0: 653d 2250 6572 6d61 6c69 6e6b 2074 6f20  e="Permalink to 
-000013e0: 7468 6973 2068 6561 646c 696e 6522 3ec2  this headline">.
-000013f0: b63c 2f61 3e3c 2f68 323e 0a3c 6469 7620  .</a></h2>.<div 
-00001400: 636c 6173 733d 2273 6563 7469 6f6e 2220  class="section" 
-00001410: 6964 3d22 7465 6d70 6c61 7465 223e 0a3c  id="template">.<
-00001420: 7370 616e 2069 643d 226d 6f64 656c 2d63  span id="model-c
-00001430: 6f6d 622d 7465 6d70 6c22 3e3c 2f73 7061  omb-templ"></spa
-00001440: 6e3e 3c73 7061 6e20 6964 3d22 696e 6465  n><span id="inde
-00001450: 782d 3122 3e3c 2f73 7061 6e3e 3c68 333e  x-1"></span><h3>
-00001460: 5465 6d70 6c61 7465 3c61 2063 6c61 7373  Template<a class
-00001470: 3d22 6865 6164 6572 6c69 6e6b 2220 6872  ="headerlink" hr
-00001480: 6566 3d22 2374 656d 706c 6174 6522 2074  ef="#template" t
-00001490: 6974 6c65 3d22 5065 726d 616c 696e 6b20  itle="Permalink 
-000014a0: 746f 2074 6869 7320 6865 6164 6c69 6e65  to this headline
-000014b0: 223e c2b6 3c2f 613e 3c2f 6833 3e0a 3c70  ">..</a></h3>.<p
-000014c0: 3e43 6f6d 6269 6e61 746f 7269 616c 206c  >Combinatorial l
-000014d0: 6f67 6963 2069 7320 6465 7363 7269 6265  ogic is describe
-000014e0: 6420 7769 7468 2061 2063 6f64 6520 7061  d with a code pa
-000014f0: 7474 6572 6e20 6173 2066 6f6c 6c6f 7773  ttern as follows
-00001500: 3a3c 2f70 3e0a 3c64 6976 2063 6c61 7373  :</p>.<div class
-00001510: 3d22 6869 6768 6c69 6768 742d 7079 7468  ="highlight-pyth
-00001520: 6f6e 223e 3c70 7265 3e64 6566 2074 6f70  on"><pre>def top
-00001530: 2826 6c74 3b70 6172 616d 6574 6572 7326  (&lt;parameters&
-00001540: 6774 3b29 3a0a 2020 2020 2e2e 2e0a 2020  gt;):.    ....  
-00001550: 2020 4061 6c77 6179 735f 636f 6d62 0a20    @always_comb. 
-00001560: 2020 2064 6566 2063 6f6d 624c 6f67 6963     def combLogic
-00001570: 2829 3a0a 2020 2020 2020 2020 266c 743b  ():.        &lt;
-00001580: 6675 6e63 7469 6f6e 616c 2063 6f64 6526  functional code&
-00001590: 6774 3b0a 2020 2020 2e2e 2e0a 2020 2020  gt;.    ....    
-000015a0: 7265 7475 726e 2063 6f6d 624c 6f67 6963  return combLogic
-000015b0: 2c20 2e2e 2e3c 2f70 7265 3e0a 3c2f 6469  , ...</pre>.</di
-000015c0: 763e 0a3c 703e 5468 6520 3c61 2063 6c61  v>.<p>The <a cla
-000015d0: 7373 3d22 7265 6665 7265 6e63 6520 696e  ss="reference in
-000015e0: 7465 726e 616c 2220 6872 6566 3d22 7265  ternal" href="re
-000015f0: 6665 7265 6e63 652e 6874 6d6c 236d 7968  ference.html#myh
-00001600: 646c 2e61 6c77 6179 735f 636f 6d62 2220  dl.always_comb" 
-00001610: 7469 746c 653d 226d 7968 646c 2e61 6c77  title="myhdl.alw
-00001620: 6179 735f 636f 6d62 223e 3c74 7420 636c  ays_comb"><tt cl
-00001630: 6173 733d 2278 7265 6620 7079 2070 792d  ass="xref py py-
-00001640: 6675 6e63 2064 6f63 7574 696c 7320 6c69  func docutils li
-00001650: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
-00001660: 7373 3d22 7072 6522 3e61 6c77 6179 735f  ss="pre">always_
-00001670: 636f 6d62 2829 3c2f 7370 616e 3e3c 2f74  comb()</span></t
-00001680: 743e 3c2f 613e 2064 6563 6f72 6174 6f72  t></a> decorator
-00001690: 2064 6573 6372 6962 6573 2063 6f6d 6269   describes combi
-000016a0: 6e61 746f 7269 616c 206c 6f67 6963 2e20  natorial logic. 
-000016b0: 203c 6120 636c 6173 733d 2266 6f6f 746e   <a class="footn
-000016c0: 6f74 652d 7265 6665 7265 6e63 6522 2068  ote-reference" h
-000016d0: 7265 663d 2223 6964 3522 2069 643d 2269  ref="#id5" id="i
-000016e0: 6431 223e 5b31 5d3c 2f61 3e2e 2054 6865  d1">[1]</a>. The
-000016f0: 0a64 6563 6f72 6174 6564 2066 756e 6374  .decorated funct
-00001700: 696f 6e20 6973 2061 206c 6f63 616c 2066  ion is a local f
-00001710: 756e 6374 696f 6e20 7468 6174 2073 7065  unction that spe
-00001720: 6369 6669 6573 2077 6861 7420 6861 7070  cifies what happ
-00001730: 656e 7320 7768 656e 206f 6e65 206f 660a  ens when one of.
-00001740: 7468 6520 696e 7075 7420 7369 676e 616c  the input signal
-00001750: 7320 6f66 2074 6865 206c 6f67 6963 2063  s of the logic c
-00001760: 6861 6e67 6573 2e20 2054 6865 203c 6120  hanges.  The <a 
-00001770: 636c 6173 733d 2272 6566 6572 656e 6365  class="reference
-00001780: 2069 6e74 6572 6e61 6c22 2068 7265 663d   internal" href=
-00001790: 2272 6566 6572 656e 6365 2e68 746d 6c23  "reference.html#
-000017a0: 6d79 6864 6c2e 616c 7761 7973 5f63 6f6d  myhdl.always_com
-000017b0: 6222 2074 6974 6c65 3d22 6d79 6864 6c2e  b" title="myhdl.
-000017c0: 616c 7761 7973 5f63 6f6d 6222 3e3c 7474  always_comb"><tt
-000017d0: 2063 6c61 7373 3d22 7872 6566 2070 7920   class="xref py 
-000017e0: 7079 2d66 756e 6320 646f 6375 7469 6c73  py-func docutils
-000017f0: 206c 6974 6572 616c 223e 3c73 7061 6e20   literal"><span 
-00001800: 636c 6173 733d 2270 7265 223e 616c 7761  class="pre">alwa
-00001810: 7973 5f63 6f6d 6228 293c 2f73 7061 6e3e  ys_comb()</span>
-00001820: 3c2f 7474 3e3c 2f61 3e20 6465 636f 7261  </tt></a> decora
-00001830: 746f 720a 696e 6665 7273 2074 6865 2069  tor.infers the i
-00001840: 6e70 7574 2073 6967 6e61 6c73 2061 7574  nput signals aut
-00001850: 6f6d 6174 6963 616c 6c79 2e20 4974 2072  omatically. It r
-00001860: 6574 7572 6e73 2061 2067 656e 6572 6174  eturns a generat
-00001870: 6f72 2074 6861 7420 6973 2073 656e 7369  or that is sensi
-00001880: 7469 7665 0a74 6f20 616c 6c20 696e 7075  tive.to all inpu
-00001890: 7473 2c20 616e 6420 7468 6174 2065 7865  ts, and that exe
-000018a0: 6375 7465 7320 7468 6520 6675 6e63 7469  cutes the functi
-000018b0: 6f6e 2077 6865 6e65 7665 7220 616e 2069  on whenever an i
-000018c0: 6e70 7574 2063 6861 6e67 6573 2e3c 2f70  nput changes.</p
-000018d0: 3e0a 3c2f 6469 763e 0a3c 6469 7620 636c  >.</div>.<div cl
-000018e0: 6173 733d 2273 6563 7469 6f6e 2220 6964  ass="section" id
-000018f0: 3d22 6578 616d 706c 6522 3e0a 3c73 7061  ="example">.<spa
-00001900: 6e20 6964 3d22 6d6f 6465 6c2d 636f 6d62  n id="model-comb
-00001910: 2d65 7822 3e3c 2f73 7061 6e3e 3c68 333e  -ex"></span><h3>
-00001920: 4578 616d 706c 653c 6120 636c 6173 733d  Example<a class=
-00001930: 2268 6561 6465 726c 696e 6b22 2068 7265  "headerlink" hre
-00001940: 663d 2223 6578 616d 706c 6522 2074 6974  f="#example" tit
-00001950: 6c65 3d22 5065 726d 616c 696e 6b20 746f  le="Permalink to
-00001960: 2074 6869 7320 6865 6164 6c69 6e65 223e   this headline">
-00001970: c2b6 3c2f 613e 3c2f 6833 3e0a 3c70 3e54  ..</a></h3>.<p>T
-00001980: 6865 2066 6f6c 6c6f 7769 6e67 2069 7320  he following is 
-00001990: 616e 2065 7861 6d70 6c65 206f 6620 6120  an example of a 
-000019a0: 636f 6d62 696e 6174 6f72 6961 6c20 6d75  combinatorial mu
-000019b0: 6c74 6970 6c65 7865 723a 3c2f 703e 0a3c  ltiplexer:</p>.<
-000019c0: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
-000019d0: 6967 6874 2d70 7974 686f 6e22 3e3c 6469  ight-python"><di
-000019e0: 7620 636c 6173 733d 2268 6967 686c 6967  v class="highlig
-000019f0: 6874 223e 3c70 7265 3e3c 7370 616e 2063  ht"><pre><span c
-00001a00: 6c61 7373 3d22 6b6e 223e 6672 6f6d 3c2f  lass="kn">from</
-00001a10: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00001a20: 733d 226e 6e22 3e6d 7968 646c 3c2f 7370  s="nn">myhdl</sp
-00001a30: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00001a40: 226b 6e22 3e69 6d70 6f72 743c 2f73 7061  "kn">import</spa
-00001a50: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00001a60: 6e22 3e53 6967 6e61 6c3c 2f73 7061 6e3e  n">Signal</span>
-00001a70: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
-00001a80: 2c3c 2f73 7061 6e3e 203c 7370 616e 2063  ,</span> <span c
-00001a90: 6c61 7373 3d22 6e22 3e53 696d 756c 6174  lass="n">Simulat
-00001aa0: 696f 6e3c 2f73 7061 6e3e 3c73 7061 6e20  ion</span><span 
-00001ab0: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
-00001ac0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00001ad0: 6e22 3e64 656c 6179 3c2f 7370 616e 3e3c  n">delay</span><
-00001ae0: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
-00001af0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00001b00: 6173 733d 226e 223e 616c 7761 7973 5f63  ass="n">always_c
-00001b10: 6f6d 623c 2f73 7061 6e3e 0a0a 3c73 7061  omb</span>..<spa
-00001b20: 6e20 636c 6173 733d 226b 223e 6465 663c  n class="k">def<
-00001b30: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00001b40: 7373 3d22 6e66 223e 4d75 783c 2f73 7061  ss="nf">Mux</spa
-00001b50: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00001b60: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
-00001b70: 636c 6173 733d 226e 223e 7a3c 2f73 7061  class="n">z</spa
-00001b80: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00001b90: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-00001ba0: 2063 6c61 7373 3d22 6e22 3e61 3c2f 7370   class="n">a</sp
-00001bb0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00001bc0: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
-00001bd0: 6e20 636c 6173 733d 226e 223e 623c 2f73  n class="n">b</s
-00001be0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00001bf0: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
-00001c00: 616e 2063 6c61 7373 3d22 6e22 3e73 656c  an class="n">sel
-00001c10: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00001c20: 7373 3d22 7022 3e29 3a3c 2f73 7061 6e3e  ss="p">):</span>
-00001c30: 0a0a 2020 2020 3c73 7061 6e20 636c 6173  ..    <span clas
-00001c40: 733d 2273 6422 3e26 7175 6f74 3b26 7175  s="sd">&quot;&qu
-00001c50: 6f74 3b26 7175 6f74 3b20 4d75 6c74 6970  ot;&quot; Multip
-00001c60: 6c65 7865 722e 3c2f 7370 616e 3e0a 0a3c  lexer.</span>..<
-00001c70: 7370 616e 2063 6c61 7373 3d22 7364 223e  span class="sd">
-00001c80: 2020 2020 7a20 2d2d 206d 7578 206f 7574      z -- mux out
-00001c90: 7075 743c 2f73 7061 6e3e 0a3c 7370 616e  put</span>.<span
-00001ca0: 2063 6c61 7373 3d22 7364 223e 2020 2020   class="sd">    
-00001cb0: 612c 2062 202d 2d20 6461 7461 2069 6e70  a, b -- data inp
-00001cc0: 7574 733c 2f73 7061 6e3e 0a3c 7370 616e  uts</span>.<span
-00001cd0: 2063 6c61 7373 3d22 7364 223e 2020 2020   class="sd">    
-00001ce0: 7365 6c20 2d2d 2063 6f6e 7472 6f6c 2069  sel -- control i
-00001cf0: 6e70 7574 3a20 7365 6c65 6374 2061 2069  nput: select a i
-00001d00: 6620 6173 7365 7274 6564 2c20 6f74 6865  f asserted, othe
-00001d10: 7277 6973 6520 623c 2f73 7061 6e3e 0a0a  rwise b</span>..
-00001d20: 3c73 7061 6e20 636c 6173 733d 2273 6422  <span class="sd"
-00001d30: 3e20 2020 2026 7175 6f74 3b26 7175 6f74  >    &quot;&quot
-00001d40: 3b26 7175 6f74 3b3c 2f73 7061 6e3e 0a0a  ;&quot;</span>..
-00001d50: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-00001d60: 226e 6422 3e40 616c 7761 7973 5f63 6f6d  "nd">@always_com
-00001d70: 623c 2f73 7061 6e3e 0a20 2020 203c 7370  b</span>.    <sp
-00001d80: 616e 2063 6c61 7373 3d22 6b22 3e64 6566  an class="k">def
-00001d90: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00001da0: 6173 733d 226e 6622 3e6d 7578 4c6f 6769  ass="nf">muxLogi
-00001db0: 633c 2f73 7061 6e3e 3c73 7061 6e20 636c  c</span><span cl
-00001dc0: 6173 733d 2270 223e 2829 3a3c 2f73 7061  ass="p">():</spa
-00001dd0: 6e3e 0a20 2020 2020 2020 203c 7370 616e  n>.        <span
-00001de0: 2063 6c61 7373 3d22 6b22 3e69 663c 2f73   class="k">if</s
-00001df0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00001e00: 3d22 6e22 3e73 656c 3c2f 7370 616e 3e20  ="n">sel</span> 
-00001e10: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00001e20: 3d3d 3c2f 7370 616e 3e20 3c73 7061 6e20  ==</span> <span 
-00001e30: 636c 6173 733d 226d 6922 3e31 3c2f 7370  class="mi">1</sp
-00001e40: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00001e50: 7022 3e3a 3c2f 7370 616e 3e0a 2020 2020  p">:</span>.    
-00001e60: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
-00001e70: 6173 733d 226e 223e 7a3c 2f73 7061 6e3e  ass="n">z</span>
-00001e80: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00001e90: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
-00001ea0: 6173 733d 226e 223e 6e65 7874 3c2f 7370  ass="n">next</sp
-00001eb0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00001ec0: 226f 223e 3d3c 2f73 7061 6e3e 203c 7370  "o">=</span> <sp
-00001ed0: 616e 2063 6c61 7373 3d22 6e22 3e61 3c2f  an class="n">a</
-00001ee0: 7370 616e 3e0a 2020 2020 2020 2020 3c73  span>.        <s
-00001ef0: 7061 6e20 636c 6173 733d 226b 223e 656c  pan class="k">el
-00001f00: 7365 3c2f 7370 616e 3e3c 7370 616e 2063  se</span><span c
-00001f10: 6c61 7373 3d22 7022 3e3a 3c2f 7370 616e  lass="p">:</span
-00001f20: 3e0a 2020 2020 2020 2020 2020 2020 3c73  >.            <s
-00001f30: 7061 6e20 636c 6173 733d 226e 223e 7a3c  pan class="n">z<
-00001f40: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-00001f50: 733d 226f 223e 2e3c 2f73 7061 6e3e 3c73  s="o">.</span><s
-00001f60: 7061 6e20 636c 6173 733d 226e 223e 6e65  pan class="n">ne
-00001f70: 7874 3c2f 7370 616e 3e20 3c73 7061 6e20  xt</span> <span 
-00001f80: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
-00001f90: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00001fa0: 6e22 3e62 3c2f 7370 616e 3e0a 0a20 2020  n">b</span>..   
-00001fb0: 203c 7370 616e 2063 6c61 7373 3d22 6b22   <span class="k"
-00001fc0: 3e72 6574 7572 6e3c 2f73 7061 6e3e 203c  >return</span> <
-00001fd0: 7370 616e 2063 6c61 7373 3d22 6e22 3e6d  span class="n">m
-00001fe0: 7578 4c6f 6769 633c 2f73 7061 6e3e 0a3c  uxLogic</span>.<
-00001ff0: 2f70 7265 3e3c 2f64 6976 3e0a 3c2f 6469  /pre></div>.</di
-00002000: 763e 0a3c 703e 546f 2076 6572 6966 7920  v>.<p>To verify 
-00002010: 6974 2c20 7765 2077 696c 6c20 7369 6d75  it, we will simu
-00002020: 6c61 7465 2074 6865 206c 6f67 6963 2077  late the logic w
-00002030: 6974 6820 736f 6d65 2072 616e 646f 6d20  ith some random 
-00002040: 7061 7474 6572 6e73 2e20 5468 650a 3c74  patterns. The.<t
-00002050: 7420 636c 6173 733d 2264 6f63 7574 696c  t class="docutil
-00002060: 7320 6c69 7465 7261 6c22 3e3c 7370 616e  s literal"><span
-00002070: 2063 6c61 7373 3d22 7072 6522 3e72 616e   class="pre">ran
-00002080: 646f 6d3c 2f73 7061 6e3e 3c2f 7474 3e20  dom</span></tt> 
-00002090: 6d6f 6475 6c65 2069 6e20 5079 7468 6f6e  module in Python
-000020a0: 2623 3832 3137 3b73 2073 7461 6e64 6172  &#8217;s standar
-000020b0: 6420 6c69 6272 6172 7920 636f 6d65 7320  d library comes 
-000020c0: 696e 2068 616e 6479 2066 6f72 2073 7563  in handy for suc
-000020d0: 6820 7075 7270 6f73 6573 2e0a 5468 6520  h purposes..The 
-000020e0: 6675 6e63 7469 6f6e 203c 7474 2063 6c61  function <tt cla
-000020f0: 7373 3d22 646f 6375 7469 6c73 206c 6974  ss="docutils lit
-00002100: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
-00002110: 733d 2270 7265 223e 7261 6e64 7261 6e67  s="pre">randrang
-00002120: 6528 6e29 3c2f 7370 616e 3e3c 2f74 743e  e(n)</span></tt>
-00002130: 2072 6574 7572 6e73 2061 2072 616e 646f   returns a rando
-00002140: 6d20 6e61 7475 7261 6c20 696e 7465 6765  m natural intege
-00002150: 7220 736d 616c 6c65 7220 7468 616e 203c  r smaller than <
-00002160: 656d 3e6e 3c2f 656d 3e2e 0a49 7420 6973  em>n</em>..It is
-00002170: 2075 7365 6420 696e 2074 6865 2074 6573   used in the tes
-00002180: 7420 6265 6e63 6820 636f 6465 2074 6f20  t bench code to 
-00002190: 7072 6f64 7563 6520 7261 6e64 6f6d 2069  produce random i
-000021a0: 6e70 7574 2076 616c 7565 733a 3c2f 703e  nput values:</p>
-000021b0: 0a3c 6469 7620 636c 6173 733d 2268 6967  .<div class="hig
-000021c0: 686c 6967 6874 2d70 7974 686f 6e22 3e3c  hlight-python"><
-000021d0: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
-000021e0: 6967 6874 223e 3c70 7265 3e3c 7370 616e  ight"><pre><span
-000021f0: 2063 6c61 7373 3d22 6b6e 223e 6672 6f6d   class="kn">from
-00002200: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00002210: 6173 733d 226e 6e22 3e72 616e 646f 6d3c  ass="nn">random<
-00002220: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00002230: 7373 3d22 6b6e 223e 696d 706f 7274 3c2f  ss="kn">import</
-00002240: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00002250: 733d 226e 223e 7261 6e64 7261 6e67 653c  s="n">randrange<
-00002260: 2f73 7061 6e3e 0a0a 3c73 7061 6e20 636c  /span>..<span cl
-00002270: 6173 733d 226e 223e 7a3c 2f73 7061 6e3e  ass="n">z</span>
-00002280: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
-00002290: 2c3c 2f73 7061 6e3e 203c 7370 616e 2063  ,</span> <span c
-000022a0: 6c61 7373 3d22 6e22 3e61 3c2f 7370 616e  lass="n">a</span
-000022b0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-000022c0: 3e2c 3c2f 7370 616e 3e20 3c73 7061 6e20  >,</span> <span 
-000022d0: 636c 6173 733d 226e 223e 623c 2f73 7061  class="n">b</spa
-000022e0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-000022f0: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-00002300: 2063 6c61 7373 3d22 6e22 3e73 656c 3c2f   class="n">sel</
-00002310: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00002320: 733d 226f 223e 3d3c 2f73 7061 6e3e 203c  s="o">=</span> <
-00002330: 7370 616e 2063 6c61 7373 3d22 7022 3e5b  span class="p">[
-00002340: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00002350: 7373 3d22 6e22 3e53 6967 6e61 6c3c 2f73  ss="n">Signal</s
-00002360: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00002370: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
-00002380: 6e20 636c 6173 733d 226d 6922 3e30 3c2f  n class="mi">0</
-00002390: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-000023a0: 3d22 7022 3e29 3c2f 7370 616e 3e20 3c73  ="p">)</span> <s
-000023b0: 7061 6e20 636c 6173 733d 226b 223e 666f  pan class="k">fo
-000023c0: 723c 2f73 7061 6e3e 203c 7370 616e 2063  r</span> <span c
-000023d0: 6c61 7373 3d22 6e22 3e69 3c2f 7370 616e  lass="n">i</span
-000023e0: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
-000023f0: 7722 3e69 6e3c 2f73 7061 6e3e 203c 7370  w">in</span> <sp
-00002400: 616e 2063 6c61 7373 3d22 6e62 223e 7261  an class="nb">ra
-00002410: 6e67 653c 2f73 7061 6e3e 3c73 7061 6e20  nge</span><span 
-00002420: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
-00002430: 6e3e 3c73 7061 6e20 636c 6173 733d 226d  n><span class="m
-00002440: 6922 3e34 3c2f 7370 616e 3e3c 7370 616e  i">4</span><span
-00002450: 2063 6c61 7373 3d22 7022 3e29 5d3c 2f73   class="p">)]</s
-00002460: 7061 6e3e 0a0a 3c73 7061 6e20 636c 6173  pan>..<span clas
-00002470: 733d 226e 223e 6d75 785f 313c 2f73 7061  s="n">mux_1</spa
-00002480: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00002490: 6f22 3e3d 3c2f 7370 616e 3e20 3c73 7061  o">=</span> <spa
-000024a0: 6e20 636c 6173 733d 226e 223e 4d75 783c  n class="n">Mux<
-000024b0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-000024c0: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
-000024d0: 7061 6e20 636c 6173 733d 226e 223e 7a3c  pan class="n">z<
-000024e0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-000024f0: 733d 2270 223e 2c3c 2f73 7061 6e3e 203c  s="p">,</span> <
-00002500: 7370 616e 2063 6c61 7373 3d22 6e22 3e61  span class="n">a
-00002510: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00002520: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
-00002530: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00002540: 623c 2f73 7061 6e3e 3c73 7061 6e20 636c  b</span><span cl
-00002550: 6173 733d 2270 223e 2c3c 2f73 7061 6e3e  ass="p">,</span>
-00002560: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00002570: 3e73 656c 3c2f 7370 616e 3e3c 7370 616e  >sel</span><span
-00002580: 2063 6c61 7373 3d22 7022 3e29 3c2f 7370   class="p">)</sp
-00002590: 616e 3e0a 0a3c 7370 616e 2063 6c61 7373  an>..<span class
-000025a0: 3d22 6b22 3e64 6566 3c2f 7370 616e 3e20  ="k">def</span> 
-000025b0: 3c73 7061 6e20 636c 6173 733d 226e 6622  <span class="nf"
-000025c0: 3e74 6573 743c 2f73 7061 6e3e 3c73 7061  >test</span><spa
-000025d0: 6e20 636c 6173 733d 2270 223e 2829 3a3c  n class="p">():<
-000025e0: 2f73 7061 6e3e 0a20 2020 203c 7370 616e  /span>.    <span
-000025f0: 2063 6c61 7373 3d22 6b22 3e70 7269 6e74   class="k">print
-00002600: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00002610: 6173 733d 2273 223e 2671 756f 743b 7a20  ass="s">&quot;z 
-00002620: 6120 6220 7365 6c26 7175 6f74 3b3c 2f73  a b sel&quot;</s
-00002630: 7061 6e3e 0a20 2020 203c 7370 616e 2063  pan>.    <span c
-00002640: 6c61 7373 3d22 6b22 3e66 6f72 3c2f 7370  lass="k">for</sp
-00002650: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00002660: 226e 223e 693c 2f73 7061 6e3e 203c 7370  "n">i</span> <sp
-00002670: 616e 2063 6c61 7373 3d22 6f77 223e 696e  an class="ow">in
-00002680: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00002690: 6173 733d 226e 6222 3e72 616e 6765 3c2f  ass="nb">range</
-000026a0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-000026b0: 3d22 7022 3e28 3c2f 7370 616e 3e3c 7370  ="p">(</span><sp
-000026c0: 616e 2063 6c61 7373 3d22 6d69 223e 383c  an class="mi">8<
-000026d0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-000026e0: 733d 2270 223e 293a 3c2f 7370 616e 3e0a  s="p">):</span>.
-000026f0: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
-00002700: 6173 733d 226e 223e 613c 2f73 7061 6e3e  ass="n">a</span>
-00002710: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00002720: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
-00002730: 6173 733d 226e 223e 6e65 7874 3c2f 7370  ass="n">next</sp
-00002740: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00002750: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
-00002760: 6e20 636c 6173 733d 226e 223e 623c 2f73  n class="n">b</s
-00002770: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00002780: 226f 223e 2e3c 2f73 7061 6e3e 3c73 7061  "o">.</span><spa
-00002790: 6e20 636c 6173 733d 226e 223e 6e65 7874  n class="n">next
-000027a0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-000027b0: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
-000027c0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-000027d0: 7365 6c3c 2f73 7061 6e3e 3c73 7061 6e20  sel</span><span 
-000027e0: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
-000027f0: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00002800: 223e 6e65 7874 3c2f 7370 616e 3e20 3c73  ">next</span> <s
-00002810: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
-00002820: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00002830: 7373 3d22 6e22 3e72 616e 6472 616e 6765  ss="n">randrange
-00002840: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00002850: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
-00002860: 7370 616e 2063 6c61 7373 3d22 6d69 223e  span class="mi">
-00002870: 383c 2f73 7061 6e3e 3c73 7061 6e20 636c  8</span><span cl
-00002880: 6173 733d 2270 223e 292c 3c2f 7370 616e  ass="p">),</span
-00002890: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-000028a0: 223e 7261 6e64 7261 6e67 653c 2f73 7061  ">randrange</spa
-000028b0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-000028c0: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
-000028d0: 636c 6173 733d 226d 6922 3e38 3c2f 7370  class="mi">8</sp
-000028e0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-000028f0: 7022 3e29 2c3c 2f73 7061 6e3e 203c 7370  p">),</span> <sp
-00002900: 616e 2063 6c61 7373 3d22 6e22 3e72 616e  an class="n">ran
-00002910: 6472 616e 6765 3c2f 7370 616e 3e3c 7370  drange</span><sp
-00002920: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
-00002930: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00002940: 3d22 6d69 223e 323c 2f73 7061 6e3e 3c73  ="mi">2</span><s
-00002950: 7061 6e20 636c 6173 733d 2270 223e 293c  pan class="p">)<
-00002960: 2f73 7061 6e3e 0a20 2020 2020 2020 203c  /span>.        <
-00002970: 7370 616e 2063 6c61 7373 3d22 6b22 3e79  span class="k">y
-00002980: 6965 6c64 3c2f 7370 616e 3e20 3c73 7061  ield</span> <spa
-00002990: 6e20 636c 6173 733d 226e 223e 6465 6c61  n class="n">dela
-000029a0: 793c 2f73 7061 6e3e 3c73 7061 6e20 636c  y</span><span cl
-000029b0: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
-000029c0: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
-000029d0: 3e31 303c 2f73 7061 6e3e 3c73 7061 6e20  >10</span><span 
-000029e0: 636c 6173 733d 2270 223e 293c 2f73 7061  class="p">)</spa
-000029f0: 6e3e 0a20 2020 2020 2020 203c 7370 616e  n>.        <span
-00002a00: 2063 6c61 7373 3d22 6b22 3e70 7269 6e74   class="k">print
-00002a10: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00002a20: 6173 733d 2273 223e 2671 756f 743b 3c2f  ass="s">&quot;</
-00002a30: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00002a40: 3d22 7369 223e 2573 3c2f 7370 616e 3e3c  ="si">%s</span><
-00002a50: 7370 616e 2063 6c61 7373 3d22 7322 3e20  span class="s"> 
-00002a60: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00002a70: 7373 3d22 7369 223e 2573 3c2f 7370 616e  ss="si">%s</span
-00002a80: 3e3c 7370 616e 2063 6c61 7373 3d22 7322  ><span class="s"
-00002a90: 3e20 3c2f 7370 616e 3e3c 7370 616e 2063  > </span><span c
-00002aa0: 6c61 7373 3d22 7369 223e 2573 3c2f 7370  lass="si">%s</sp
-00002ab0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00002ac0: 7322 3e20 3c2f 7370 616e 3e3c 7370 616e  s"> </span><span
-00002ad0: 2063 6c61 7373 3d22 7369 223e 2573 3c2f   class="si">%s</
-00002ae0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00002af0: 3d22 7322 3e26 7175 6f74 3b3c 2f73 7061  ="s">&quot;</spa
-00002b00: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00002b10: 6f22 3e25 3c2f 7370 616e 3e20 3c73 7061  o">%</span> <spa
-00002b20: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
-00002b30: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00002b40: 226e 223e 7a3c 2f73 7061 6e3e 3c73 7061  "n">z</span><spa
-00002b50: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
-00002b60: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00002b70: 3d22 6e22 3e61 3c2f 7370 616e 3e3c 7370  ="n">a</span><sp
-00002b80: 616e 2063 6c61 7373 3d22 7022 3e2c 3c2f  an class="p">,</
-00002b90: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00002ba0: 733d 226e 223e 623c 2f73 7061 6e3e 3c73  s="n">b</span><s
-00002bb0: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
-00002bc0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00002bd0: 7373 3d22 6e22 3e73 656c 3c2f 7370 616e  ss="n">sel</span
-00002be0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-00002bf0: 3e29 3c2f 7370 616e 3e0a 0a3c 7370 616e  >)</span>..<span
-00002c00: 2063 6c61 7373 3d22 6e22 3e74 6573 745f   class="n">test_
-00002c10: 313c 2f73 7061 6e3e 203c 7370 616e 2063  1</span> <span c
-00002c20: 6c61 7373 3d22 6f22 3e3d 3c2f 7370 616e  lass="o">=</span
-00002c30: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00002c40: 223e 7465 7374 3c2f 7370 616e 3e3c 7370  ">test</span><sp
-00002c50: 616e 2063 6c61 7373 3d22 7022 3e28 293c  an class="p">()<
-00002c60: 2f73 7061 6e3e 0a0a 3c73 7061 6e20 636c  /span>..<span cl
-00002c70: 6173 733d 226e 223e 7369 6d3c 2f73 7061  ass="n">sim</spa
-00002c80: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00002c90: 6f22 3e3d 3c2f 7370 616e 3e20 3c73 7061  o">=</span> <spa
-00002ca0: 6e20 636c 6173 733d 226e 223e 5369 6d75  n class="n">Simu
-00002cb0: 6c61 7469 6f6e 3c2f 7370 616e 3e3c 7370  lation</span><sp
-00002cc0: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
-00002cd0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00002ce0: 3d22 6e22 3e6d 7578 5f31 3c2f 7370 616e  ="n">mux_1</span
-00002cf0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-00002d00: 3e2c 3c2f 7370 616e 3e20 3c73 7061 6e20  >,</span> <span 
-00002d10: 636c 6173 733d 226e 223e 7465 7374 5f31  class="n">test_1
-00002d20: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00002d30: 7373 3d22 7022 3e29 3c2f 7370 616e 3e0a  ss="p">)</span>.
-00002d40: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00002d50: 7369 6d3c 2f73 7061 6e3e 3c73 7061 6e20  sim</span><span 
-00002d60: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
-00002d70: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00002d80: 223e 7275 6e3c 2f73 7061 6e3e 3c73 7061  ">run</span><spa
-00002d90: 6e20 636c 6173 733d 2270 223e 2829 3c2f  n class="p">()</
-00002da0: 7370 616e 3e0a 3c2f 7072 653e 3c2f 6469  span>.</pre></di
-00002db0: 763e 0a3c 2f64 6976 3e0a 3c70 3e42 6563  v>.</div>.<p>Bec
-00002dc0: 6175 7365 206f 6620 7468 6520 7261 6e64  ause of the rand
-00002dd0: 6f6d 6e65 7373 2c20 7468 6520 7369 6d75  omness, the simu
-00002de0: 6c61 7469 6f6e 206f 7574 7075 7420 7661  lation output va
-00002df0: 7269 6573 2062 6574 7765 656e 2072 756e  ries between run
-00002e00: 7320 203c 6120 636c 6173 733d 2266 6f6f  s  <a class="foo
-00002e10: 746e 6f74 652d 7265 6665 7265 6e63 6522  tnote-reference"
-00002e20: 2068 7265 663d 2223 6964 3622 2069 643d   href="#id6" id=
-00002e30: 2269 6432 223e 5b32 5d3c 2f61 3e2e 204f  "id2">[2]</a>. O
-00002e40: 6e65 0a70 6172 7469 6375 6c61 7220 7275  ne.particular ru
-00002e50: 6e20 7072 6f64 7563 6564 2074 6865 2066  n produced the f
-00002e60: 6f6c 6c6f 7769 6e67 206f 7574 7075 743a  ollowing output:
-00002e70: 3c2f 703e 0a3c 6469 7620 636c 6173 733d  </p>.<div class=
-00002e80: 2268 6967 686c 6967 6874 2d70 7974 686f  "highlight-pytho
-00002e90: 6e22 3e3c 7072 653e 2520 7079 7468 6f6e  n"><pre>% python
-00002ea0: 206d 7578 2e70 790a 7a20 6120 6220 7365   mux.py.z a b se
-00002eb0: 6c0a 3620 3620 3120 310a 3720 3720 3120  l.6 6 1 1.7 7 1 
-00002ec0: 310a 3720 3320 3720 300a 3120 3220 3120  1.7 3 7 0.1 2 1 
-00002ed0: 300a 3720 3720 3520 310a 3420 3720 3420  0.7 7 5 1.4 7 4 
-00002ee0: 300a 3420 3020 3420 300a 3320 3320 3520  0.4 0 4 0.3 3 5 
-00002ef0: 310a 5374 6f70 5369 6d75 6c61 7469 6f6e  1.StopSimulation
-00002f00: 3a20 4e6f 206d 6f72 6520 6576 656e 7473  : No more events
-00002f10: 3c2f 7072 653e 0a3c 2f64 6976 3e0a 3c2f  </pre>.</div>.</
-00002f20: 6469 763e 0a3c 2f64 6976 3e0a 3c64 6976  div>.</div>.<div
-00002f30: 2063 6c61 7373 3d22 7365 6374 696f 6e22   class="section"
-00002f40: 2069 643d 2273 6571 7565 6e74 6961 6c2d   id="sequential-
-00002f50: 6c6f 6769 6322 3e0a 3c73 7061 6e20 6964  logic">.<span id
-00002f60: 3d22 6d6f 6465 6c2d 7365 7122 3e3c 2f73  ="model-seq"></s
-00002f70: 7061 6e3e 3c68 323e 5365 7175 656e 7469  pan><h2>Sequenti
-00002f80: 616c 206c 6f67 6963 3c61 2063 6c61 7373  al logic<a class
-00002f90: 3d22 6865 6164 6572 6c69 6e6b 2220 6872  ="headerlink" hr
-00002fa0: 6566 3d22 2373 6571 7565 6e74 6961 6c2d  ef="#sequential-
-00002fb0: 6c6f 6769 6322 2074 6974 6c65 3d22 5065  logic" title="Pe
-00002fc0: 726d 616c 696e 6b20 746f 2074 6869 7320  rmalink to this 
-00002fd0: 6865 6164 6c69 6e65 223e c2b6 3c2f 613e  headline">..</a>
-00002fe0: 3c2f 6832 3e0a 3c64 6976 2063 6c61 7373  </h2>.<div class
-00002ff0: 3d22 7365 6374 696f 6e22 2069 643d 226d  ="section" id="m
-00003000: 6f64 656c 2d73 6571 2d74 656d 706c 223e  odel-seq-templ">
-00003010: 0a3c 7370 616e 2069 643d 2269 6e64 6578  .<span id="index
-00003020: 2d32 223e 3c2f 7370 616e 3e3c 7370 616e  -2"></span><span
-00003030: 2069 643d 2269 6433 223e 3c2f 7370 616e   id="id3"></span
-00003040: 3e3c 6833 3e54 656d 706c 6174 653c 6120  ><h3>Template<a 
-00003050: 636c 6173 733d 2268 6561 6465 726c 696e  class="headerlin
-00003060: 6b22 2068 7265 663d 2223 6d6f 6465 6c2d  k" href="#model-
-00003070: 7365 712d 7465 6d70 6c22 2074 6974 6c65  seq-templ" title
-00003080: 3d22 5065 726d 616c 696e 6b20 746f 2074  ="Permalink to t
-00003090: 6869 7320 6865 6164 6c69 6e65 223e c2b6  his headline">..
-000030a0: 3c2f 613e 3c2f 6833 3e0a 3c70 3e53 6571  </a></h3>.<p>Seq
-000030b0: 7565 6e74 6961 6c20 5254 4c20 6d6f 6465  uential RTL mode
-000030c0: 6c73 2061 7265 2073 656e 7369 7469 7665  ls are sensitive
-000030d0: 2074 6f20 6120 636c 6f63 6b20 6564 6765   to a clock edge
-000030e0: 2e20 496e 2061 6464 6974 696f 6e2c 2074  . In addition, t
-000030f0: 6865 7920 6d61 7920 6265 0a73 656e 7369  hey may be.sensi
-00003100: 7469 7665 2074 6f20 6120 7265 7365 7420  tive to a reset 
-00003110: 7369 676e 616c 2e20 2054 6865 203c 6120  signal.  The <a 
-00003120: 636c 6173 733d 2272 6566 6572 656e 6365  class="reference
-00003130: 2069 6e74 6572 6e61 6c22 2068 7265 663d   internal" href=
-00003140: 2272 6566 6572 656e 6365 2e68 746d 6c23  "reference.html#
-00003150: 6d79 6864 6c2e 616c 7761 7973 5f73 6571  myhdl.always_seq
-00003160: 2220 7469 746c 653d 226d 7968 646c 2e61  " title="myhdl.a
-00003170: 6c77 6179 735f 7365 7122 3e3c 7474 2063  lways_seq"><tt c
-00003180: 6c61 7373 3d22 7872 6566 2070 7920 7079  lass="xref py py
-00003190: 2d66 756e 6320 646f 6375 7469 6c73 206c  -func docutils l
-000031a0: 6974 6572 616c 223e 3c73 7061 6e20 636c  iteral"><span cl
-000031b0: 6173 733d 2270 7265 223e 616c 7761 7973  ass="pre">always
-000031c0: 5f73 6571 2829 3c2f 7370 616e 3e3c 2f74  _seq()</span></t
-000031d0: 743e 3c2f 613e 2064 6563 6f72 6174 6f72  t></a> decorator
-000031e0: 2073 7570 706f 7274 7320 7468 6973 0a6d   supports this.m
-000031f0: 6f64 656c 2064 6972 6563 746c 793a 3c2f  odel directly:</
-00003200: 703e 0a3c 6469 7620 636c 6173 733d 2268  p>.<div class="h
-00003210: 6967 686c 6967 6874 2d70 7974 686f 6e22  ighlight-python"
-00003220: 3e3c 7072 653e 6465 6620 746f 7028 266c  ><pre>def top(&l
-00003230: 743b 7061 7261 6d65 7465 7273 2667 743b  t;parameters&gt;
-00003240: 2c20 636c 6f63 6b2c 202e 2e2e 2c20 7265  , clock, ..., re
-00003250: 7365 742c 202e 2e2e 293a 0a20 2020 202e  set, ...):.    .
-00003260: 2e2e 0a20 2020 2040 616c 7761 7973 5f73  ...    @always_s
-00003270: 6571 2863 6c6f 636b 2e70 6f73 6564 6765  eq(clock.posedge
-00003280: 2c20 7265 7365 743d 7265 7365 7429 0a20  , reset=reset). 
-00003290: 2020 2064 6566 2073 6571 4c6f 6769 6328     def seqLogic(
-000032a0: 293a 0a20 2020 2020 2020 2026 6c74 3b66  ):.        &lt;f
-000032b0: 756e 6374 696f 6e61 6c20 636f 6465 2667  unctional code&g
-000032c0: 743b 0a20 2020 202e 2e2e 0a20 2020 2072  t;.    ....    r
-000032d0: 6574 7572 6e20 7365 714c 6f67 6963 2c20  eturn seqLogic, 
-000032e0: 2e2e 2e3c 2f70 7265 3e0a 3c2f 6469 763e  ...</pre>.</div>
-000032f0: 0a3c 703e 5468 6520 3c61 2063 6c61 7373  .<p>The <a class
-00003300: 3d22 7265 6665 7265 6e63 6520 696e 7465  ="reference inte
-00003310: 726e 616c 2220 6872 6566 3d22 7265 6665  rnal" href="refe
-00003320: 7265 6e63 652e 6874 6d6c 236d 7968 646c  rence.html#myhdl
-00003330: 2e61 6c77 6179 735f 7365 7122 2074 6974  .always_seq" tit
-00003340: 6c65 3d22 6d79 6864 6c2e 616c 7761 7973  le="myhdl.always
-00003350: 5f73 6571 223e 3c74 7420 636c 6173 733d  _seq"><tt class=
-00003360: 2278 7265 6620 7079 2070 792d 6675 6e63  "xref py py-func
-00003370: 2064 6f63 7574 696c 7320 6c69 7465 7261   docutils litera
-00003380: 6c22 3e3c 7370 616e 2063 6c61 7373 3d22  l"><span class="
-00003390: 7072 6522 3e61 6c77 6179 735f 7365 7128  pre">always_seq(
-000033a0: 293c 2f73 7061 6e3e 3c2f 7474 3e3c 2f61  )</span></tt></a
-000033b0: 3e20 6465 636f 7261 746f 7220 6175 746f  > decorator auto
-000033c0: 6d61 7469 6361 6c6c 7920 696e 6665 7273  matically infers
-000033d0: 2074 6865 2072 6573 6574 0a66 756e 6374   the reset.funct
-000033e0: 696f 6e61 6c69 7479 2e20 2049 7420 6465  ionality.  It de
-000033f0: 7465 6374 7320 7768 6963 6820 7369 676e  tects which sign
-00003400: 616c 7320 6e65 6564 2074 6f20 6265 2072  als need to be r
-00003410: 6573 6574 2c20 616e 6420 7573 6573 2074  eset, and uses t
-00003420: 6865 6972 0a69 6e69 7469 616c 2076 616c  heir.initial val
-00003430: 7565 7320 6173 2074 6865 2072 6573 6574  ues as the reset
-00003440: 2076 616c 7565 732e 2054 6865 2072 6573   values. The res
-00003450: 6574 2073 6967 6e61 6c20 6974 7365 6c66  et signal itself
-00003460: 206e 6565 6473 2074 6f20 6265 0a73 7065   needs to be.spe
-00003470: 6369 6669 6564 2061 7320 6120 3c61 2063  cified as a <a c
-00003480: 6c61 7373 3d22 7265 6665 7265 6e63 6520  lass="reference 
-00003490: 696e 7465 726e 616c 2220 6872 6566 3d22  internal" href="
-000034a0: 7265 6665 7265 6e63 652e 6874 6d6c 236d  reference.html#m
-000034b0: 7968 646c 2e52 6573 6574 5369 676e 616c  yhdl.ResetSignal
-000034c0: 2220 7469 746c 653d 226d 7968 646c 2e52  " title="myhdl.R
-000034d0: 6573 6574 5369 676e 616c 223e 3c74 7420  esetSignal"><tt 
-000034e0: 636c 6173 733d 2278 7265 6620 7079 2070  class="xref py p
-000034f0: 792d 636c 6173 7320 646f 6375 7469 6c73  y-class docutils
-00003500: 206c 6974 6572 616c 223e 3c73 7061 6e20   literal"><span 
-00003510: 636c 6173 733d 2270 7265 223e 5265 7365  class="pre">Rese
-00003520: 7453 6967 6e61 6c3c 2f73 7061 6e3e 3c2f  tSignal</span></
-00003530: 7474 3e3c 2f61 3e20 6f62 6a65 6374 2e20  tt></a> object. 
-00003540: 466f 7220 6578 616d 706c 653a 3c2f 703e  For example:</p>
-00003550: 0a3c 6469 7620 636c 6173 733d 2268 6967  .<div class="hig
-00003560: 686c 6967 6874 2d70 7974 686f 6e22 3e3c  hlight-python"><
-00003570: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
-00003580: 6967 6874 223e 3c70 7265 3e3c 7370 616e  ight"><pre><span
-00003590: 2063 6c61 7373 3d22 6e22 3e72 6573 6574   class="n">reset
-000035a0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-000035b0: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
-000035c0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-000035d0: 3e52 6573 6574 5369 676e 616c 3c2f 7370  >ResetSignal</sp
-000035e0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-000035f0: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
-00003600: 2063 6c61 7373 3d22 6d69 223e 303c 2f73   class="mi">0</s
-00003610: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00003620: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
-00003630: 616e 2063 6c61 7373 3d22 6e22 3e61 6374  an class="n">act
-00003640: 6976 653c 2f73 7061 6e3e 3c73 7061 6e20  ive</span><span 
-00003650: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
-00003660: 6e3e 3c73 7061 6e20 636c 6173 733d 226d  n><span class="m
-00003670: 6922 3e30 3c2f 7370 616e 3e3c 7370 616e  i">0</span><span
-00003680: 2063 6c61 7373 3d22 7022 3e2c 3c2f 7370   class="p">,</sp
-00003690: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-000036a0: 226e 223e 6173 796e 633c 2f73 7061 6e3e  "n">async</span>
-000036b0: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-000036c0: 3d3c 2f73 7061 6e3e 3c73 7061 6e20 636c  =</span><span cl
-000036d0: 6173 733d 2262 7022 3e54 7275 653c 2f73  ass="bp">True</s
-000036e0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-000036f0: 2270 223e 293c 2f73 7061 6e3e 0a3c 2f70  "p">)</span>.</p
-00003700: 7265 3e3c 2f64 6976 3e0a 3c2f 6469 763e  re></div>.</div>
-00003710: 0a3c 703e 5468 6520 6669 7273 7420 7061  .<p>The first pa
-00003720: 7261 6d65 7465 7220 7370 6563 6966 6965  rameter specifie
-00003730: 7320 7468 6520 696e 6974 6961 6c20 7661  s the initial va
-00003740: 6c75 652e 2054 6865 203c 656d 3e61 6374  lue. The <em>act
-00003750: 6976 653c 2f65 6d3e 2070 6172 616d 6574  ive</em> paramet
-00003760: 6572 0a73 7065 6369 6669 6573 2074 6865  er.specifies the
-00003770: 2076 616c 7565 206f 6e20 7768 6963 6820   value on which 
-00003780: 7468 6520 7265 7365 7420 6973 2061 6374  the reset is act
-00003790: 6976 652c 2061 6e64 2074 6865 203c 656d  ive, and the <em
-000037a0: 3e61 7379 6e63 3c2f 656d 3e0a 7061 7261  >async</em>.para
-000037b0: 6d65 7465 7220 7370 6563 6966 6965 7320  meter specifies 
-000037c0: 7768 6574 6865 7220 6974 2069 7320 616e  whether it is an
-000037d0: 2061 7379 6368 726f 6e6f 7573 2028 3c74   asychronous (<t
-000037e0: 7420 636c 6173 733d 2264 6f63 7574 696c  t class="docutil
-000037f0: 7320 6c69 7465 7261 6c22 3e3c 7370 616e  s literal"><span
-00003800: 2063 6c61 7373 3d22 7072 6522 3e54 7275   class="pre">Tru
-00003810: 653c 2f73 7061 6e3e 3c2f 7474 3e29 206f  e</span></tt>) o
-00003820: 7220 610a 7379 6e63 6872 6f6e 6f75 7320  r a.synchronous 
-00003830: 283c 7474 2063 6c61 7373 3d22 646f 6375  (<tt class="docu
-00003840: 7469 6c73 206c 6974 6572 616c 223e 3c73  tils literal"><s
-00003850: 7061 6e20 636c 6173 733d 2270 7265 223e  pan class="pre">
-00003860: 4661 6c73 653c 2f73 7061 6e3e 3c2f 7474  False</span></tt
-00003870: 3e29 2072 6573 6574 2e20 4966 206e 6f20  >) reset. If no 
-00003880: 7265 7365 7420 6973 206e 6565 6465 642c  reset is needed,
-00003890: 2079 6f75 2063 616e 2061 7373 6967 6e0a   you can assign.
-000038a0: 3c74 7420 636c 6173 733d 2264 6f63 7574  <tt class="docut
-000038b0: 696c 7320 6c69 7465 7261 6c22 3e3c 7370  ils literal"><sp
-000038c0: 616e 2063 6c61 7373 3d22 7072 6522 3e4e  an class="pre">N
-000038d0: 6f6e 653c 2f73 7061 6e3e 3c2f 7474 3e20  one</span></tt> 
-000038e0: 746f 2074 6865 203c 656d 3e72 6573 6574  to the <em>reset
-000038f0: 3c2f 656d 3e20 7061 7261 6d65 7465 7220  </em> parameter 
-00003900: 696e 2074 6865 203c 6120 636c 6173 733d  in the <a class=
-00003910: 2272 6566 6572 656e 6365 2069 6e74 6572  "reference inter
-00003920: 6e61 6c22 2068 7265 663d 2272 6566 6572  nal" href="refer
-00003930: 656e 6365 2e68 746d 6c23 6d79 6864 6c2e  ence.html#myhdl.
-00003940: 616c 7761 7973 5f73 6571 2220 7469 746c  always_seq" titl
-00003950: 653d 226d 7968 646c 2e61 6c77 6179 735f  e="myhdl.always_
-00003960: 7365 7122 3e3c 7474 2063 6c61 7373 3d22  seq"><tt class="
-00003970: 7872 6566 2070 7920 7079 2d66 756e 6320  xref py py-func 
-00003980: 646f 6375 7469 6c73 206c 6974 6572 616c  docutils literal
-00003990: 223e 3c73 7061 6e20 636c 6173 733d 2270  "><span class="p
-000039a0: 7265 223e 616c 7761 7973 5f73 6571 2829  re">always_seq()
-000039b0: 3c2f 7370 616e 3e3c 2f74 743e 3c2f 613e  </span></tt></a>
-000039c0: 2070 6172 616d 6574 6572 2e3c 2f70 3e0a   parameter.</p>.
-000039d0: 3c2f 6469 763e 0a3c 6469 7620 636c 6173  </div>.<div clas
-000039e0: 733d 2273 6563 7469 6f6e 2220 6964 3d22  s="section" id="
-000039f0: 6d6f 6465 6c2d 7365 712d 6578 223e 0a3c  model-seq-ex">.<
-00003a00: 7370 616e 2069 643d 2269 6434 223e 3c2f  span id="id4"></
-00003a10: 7370 616e 3e3c 6833 3e45 7861 6d70 6c65  span><h3>Example
-00003a20: 3c61 2063 6c61 7373 3d22 6865 6164 6572  <a class="header
-00003a30: 6c69 6e6b 2220 6872 6566 3d22 236d 6f64  link" href="#mod
-00003a40: 656c 2d73 6571 2d65 7822 2074 6974 6c65  el-seq-ex" title
-00003a50: 3d22 5065 726d 616c 696e 6b20 746f 2074  ="Permalink to t
-00003a60: 6869 7320 6865 6164 6c69 6e65 223e c2b6  his headline">..
-00003a70: 3c2f 613e 3c2f 6833 3e0a 3c70 3e54 6865  </a></h3>.<p>The
-00003a80: 2066 6f6c 6c6f 7769 6e67 2063 6f64 6520   following code 
-00003a90: 6973 2061 2064 6573 6372 6970 7469 6f6e  is a description
-00003aa0: 206f 6620 616e 2069 6e63 7265 6d65 6e74   of an increment
-00003ab0: 6572 2077 6974 6820 656e 6162 6c65 2c20  er with enable, 
-00003ac0: 616e 6420 616e 0a61 7379 6e63 6872 6f6e  and an.asynchron
-00003ad0: 6f75 7320 7265 7365 742e 3c2f 703e 0a3c  ous reset.</p>.<
-00003ae0: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
-00003af0: 6967 6874 2d70 7974 686f 6e22 3e3c 6469  ight-python"><di
-00003b00: 7620 636c 6173 733d 2268 6967 686c 6967  v class="highlig
-00003b10: 6874 223e 3c70 7265 3e3c 7370 616e 2063  ht"><pre><span c
-00003b20: 6c61 7373 3d22 6b6e 223e 6672 6f6d 3c2f  lass="kn">from</
-00003b30: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00003b40: 733d 226e 6e22 3e72 616e 646f 6d3c 2f73  s="nn">random</s
-00003b50: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00003b60: 3d22 6b6e 223e 696d 706f 7274 3c2f 7370  ="kn">import</sp
-00003b70: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00003b80: 226e 223e 7261 6e64 7261 6e67 653c 2f73  "n">randrange</s
-00003b90: 7061 6e3e 0a3c 7370 616e 2063 6c61 7373  pan>.<span class
-00003ba0: 3d22 6b6e 223e 6672 6f6d 3c2f 7370 616e  ="kn">from</span
-00003bb0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00003bc0: 6e22 3e6d 7968 646c 3c2f 7370 616e 3e20  n">myhdl</span> 
-00003bd0: 3c73 7061 6e20 636c 6173 733d 226b 6e22  <span class="kn"
-00003be0: 3e69 6d70 6f72 743c 2f73 7061 6e3e 203c  >import</span> <
-00003bf0: 7370 616e 2063 6c61 7373 3d22 6f22 3e2a  span class="o">*
-00003c00: 3c2f 7370 616e 3e0a 0a3c 7370 616e 2063  </span>..<span c
-00003c10: 6c61 7373 3d22 6e22 3e41 4354 4956 455f  lass="n">ACTIVE_
-00003c20: 4c4f 573c 2f73 7061 6e3e 3c73 7061 6e20  LOW</span><span 
-00003c30: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
-00003c40: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00003c50: 6e22 3e49 4e41 4354 4956 455f 4849 4748  n">INACTIVE_HIGH
-00003c60: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00003c70: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
-00003c80: 203c 7370 616e 2063 6c61 7373 3d22 6d69   <span class="mi
-00003c90: 223e 303c 2f73 7061 6e3e 3c73 7061 6e20  ">0</span><span 
-00003ca0: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
-00003cb0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00003cc0: 6d69 223e 313c 2f73 7061 6e3e 0a0a 3c73  mi">1</span>..<s
-00003cd0: 7061 6e20 636c 6173 733d 226b 223e 6465  pan class="k">de
-00003ce0: 663c 2f73 7061 6e3e 203c 7370 616e 2063  f</span> <span c
-00003cf0: 6c61 7373 3d22 6e66 223e 496e 633c 2f73  lass="nf">Inc</s
-00003d00: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00003d10: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
-00003d20: 6e20 636c 6173 733d 226e 223e 636f 756e  n class="n">coun
-00003d30: 743c 2f73 7061 6e3e 3c73 7061 6e20 636c  t</span><span cl
-00003d40: 6173 733d 2270 223e 2c3c 2f73 7061 6e3e  ass="p">,</span>
-00003d50: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00003d60: 3e65 6e61 626c 653c 2f73 7061 6e3e 3c73  >enable</span><s
-00003d70: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
-00003d80: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00003d90: 7373 3d22 6e22 3e63 6c6f 636b 3c2f 7370  ss="n">clock</sp
-00003da0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00003db0: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
-00003dc0: 6e20 636c 6173 733d 226e 223e 7265 7365  n class="n">rese
-00003dd0: 743c 2f73 7061 6e3e 3c73 7061 6e20 636c  t</span><span cl
-00003de0: 6173 733d 2270 223e 2c3c 2f73 7061 6e3e  ass="p">,</span>
-00003df0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00003e00: 3e6e 3c2f 7370 616e 3e3c 7370 616e 2063  >n</span><span c
-00003e10: 6c61 7373 3d22 7022 3e29 3a3c 2f73 7061  lass="p">):</spa
-00003e20: 6e3e 0a0a 2020 2020 3c73 7061 6e20 636c  n>..    <span cl
-00003e30: 6173 733d 2273 6422 3e26 7175 6f74 3b26  ass="sd">&quot;&
-00003e40: 7175 6f74 3b26 7175 6f74 3b20 496e 6372  quot;&quot; Incr
-00003e50: 656d 656e 7465 7220 7769 7468 2065 6e61  ementer with ena
-00003e60: 626c 652e 3c2f 7370 616e 3e0a 0a3c 7370  ble.</span>..<sp
-00003e70: 616e 2063 6c61 7373 3d22 7364 223e 2020  an class="sd">  
-00003e80: 2020 636f 756e 7420 2d2d 206f 7574 7075    count -- outpu
-00003e90: 743c 2f73 7061 6e3e 0a3c 7370 616e 2063  t</span>.<span c
-00003ea0: 6c61 7373 3d22 7364 223e 2020 2020 656e  lass="sd">    en
-00003eb0: 6162 6c65 202d 2d20 636f 6e74 726f 6c20  able -- control 
-00003ec0: 696e 7075 742c 2069 6e63 7265 6d65 6e74  input, increment
-00003ed0: 2077 6865 6e20 313c 2f73 7061 6e3e 0a3c   when 1</span>.<
-00003ee0: 7370 616e 2063 6c61 7373 3d22 7364 223e  span class="sd">
-00003ef0: 2020 2020 636c 6f63 6b20 2d2d 2063 6c6f      clock -- clo
-00003f00: 636b 2069 6e70 7574 3c2f 7370 616e 3e0a  ck input</span>.
-00003f10: 3c73 7061 6e20 636c 6173 733d 2273 6422  <span class="sd"
-00003f20: 3e20 2020 2072 6573 6574 202d 2d20 6173  >    reset -- as
-00003f30: 796e 6368 726f 6e6f 7573 2072 6573 6574  ynchronous reset
-00003f40: 2069 6e70 7574 3c2f 7370 616e 3e0a 3c73   input</span>.<s
-00003f50: 7061 6e20 636c 6173 733d 2273 6422 3e20  pan class="sd"> 
-00003f60: 2020 206e 202d 2d20 636f 756e 7465 7220     n -- counter 
-00003f70: 6d61 7820 7661 6c75 653c 2f73 7061 6e3e  max value</span>
-00003f80: 0a0a 3c73 7061 6e20 636c 6173 733d 2273  ..<span class="s
-00003f90: 6422 3e20 2020 2026 7175 6f74 3b26 7175  d">    &quot;&qu
-00003fa0: 6f74 3b26 7175 6f74 3b3c 2f73 7061 6e3e  ot;&quot;</span>
-00003fb0: 0a0a 2020 2020 3c73 7061 6e20 636c 6173  ..    <span clas
-00003fc0: 733d 226e 6422 3e40 616c 7761 7973 5f73  s="nd">@always_s
-00003fd0: 6571 3c2f 7370 616e 3e3c 7370 616e 2063  eq</span><span c
-00003fe0: 6c61 7373 3d22 7022 3e28 3c2f 7370 616e  lass="p">(</span
-00003ff0: 3e3c 7370 616e 2063 6c61 7373 3d22 6e22  ><span class="n"
-00004000: 3e63 6c6f 636b 3c2f 7370 616e 3e3c 7370  >clock</span><sp
-00004010: 616e 2063 6c61 7373 3d22 6f22 3e2e 3c2f  an class="o">.</
-00004020: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00004030: 3d22 6e22 3e70 6f73 6564 6765 3c2f 7370  ="n">posedge</sp
-00004040: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00004050: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
-00004060: 6e20 636c 6173 733d 226e 223e 7265 7365  n class="n">rese
-00004070: 743c 2f73 7061 6e3e 3c73 7061 6e20 636c  t</span><span cl
-00004080: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
-00004090: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-000040a0: 7265 7365 743c 2f73 7061 6e3e 3c73 7061  reset</span><spa
-000040b0: 6e20 636c 6173 733d 2270 223e 293c 2f73  n class="p">)</s
-000040c0: 7061 6e3e 0a20 2020 203c 7370 616e 2063  pan>.    <span c
-000040d0: 6c61 7373 3d22 6b22 3e64 6566 3c2f 7370  lass="k">def</sp
-000040e0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-000040f0: 226e 6622 3e69 6e63 4c6f 6769 633c 2f73  "nf">incLogic</s
-00004100: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00004110: 2270 223e 2829 3a3c 2f73 7061 6e3e 0a20  "p">():</span>. 
-00004120: 2020 2020 2020 203c 7370 616e 2063 6c61         <span cla
-00004130: 7373 3d22 6b22 3e69 663c 2f73 7061 6e3e  ss="k">if</span>
-00004140: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00004150: 3e65 6e61 626c 653c 2f73 7061 6e3e 3c73  >enable</span><s
-00004160: 7061 6e20 636c 6173 733d 2270 223e 3a3c  pan class="p">:<
-00004170: 2f73 7061 6e3e 0a20 2020 2020 2020 2020  /span>.         
-00004180: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-00004190: 6e22 3e63 6f75 6e74 3c2f 7370 616e 3e3c  n">count</span><
-000041a0: 7370 616e 2063 6c61 7373 3d22 6f22 3e2e  span class="o">.
-000041b0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-000041c0: 7373 3d22 6e22 3e6e 6578 743c 2f73 7061  ss="n">next</spa
-000041d0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-000041e0: 6f22 3e3d 3c2f 7370 616e 3e20 3c73 7061  o">=</span> <spa
-000041f0: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
-00004200: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00004210: 226e 223e 636f 756e 743c 2f73 7061 6e3e  "n">count</span>
-00004220: 203c 7370 616e 2063 6c61 7373 3d22 6f22   <span class="o"
-00004230: 3e2b 3c2f 7370 616e 3e20 3c73 7061 6e20  >+</span> <span 
-00004240: 636c 6173 733d 226d 6922 3e31 3c2f 7370  class="mi">1</sp
-00004250: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00004260: 7022 3e29 3c2f 7370 616e 3e20 3c73 7061  p">)</span> <spa
-00004270: 6e20 636c 6173 733d 226f 223e 253c 2f73  n class="o">%</s
-00004280: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00004290: 3d22 6e22 3e6e 3c2f 7370 616e 3e0a 0a20  ="n">n</span>.. 
-000042a0: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-000042b0: 6b22 3e72 6574 7572 6e3c 2f73 7061 6e3e  k">return</span>
-000042c0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-000042d0: 3e69 6e63 4c6f 6769 633c 2f73 7061 6e3e  >incLogic</span>
-000042e0: 0a3c 2f70 7265 3e3c 2f64 6976 3e0a 3c2f  .</pre></div>.</
-000042f0: 6469 763e 0a3c 703e 466f 7220 7468 6520  div>.<p>For the 
-00004300: 7465 7374 2062 656e 6368 2c20 7765 2077  test bench, we w
-00004310: 696c 6c20 7573 6520 616e 2069 6e64 6570  ill use an indep
-00004320: 656e 6465 6e74 2063 6c6f 636b 2067 656e  endent clock gen
-00004330: 6572 6174 6f72 2c20 7374 696d 756c 7573  erator, stimulus
-00004340: 0a67 656e 6572 6174 6f72 2c20 616e 6420  .generator, and 
-00004350: 6d6f 6e69 746f 722e 2041 6674 6572 2061  monitor. After a
-00004360: 7070 6c79 696e 6720 656e 6f75 6768 2073  pplying enough s
-00004370: 7469 6d75 6c75 7320 7061 7474 6572 6e73  timulus patterns
-00004380: 2c20 7765 2063 616e 2072 6169 7365 0a74  , we can raise.t
-00004390: 6865 203c 6120 636c 6173 733d 2272 6566  he <a class="ref
-000043a0: 6572 656e 6365 2069 6e74 6572 6e61 6c22  erence internal"
-000043b0: 2068 7265 663d 2272 6566 6572 656e 6365   href="reference
-000043c0: 2e68 746d 6c23 6d79 6864 6c2e 5374 6f70  .html#myhdl.Stop
-000043d0: 5369 6d75 6c61 7469 6f6e 2220 7469 746c  Simulation" titl
-000043e0: 653d 226d 7968 646c 2e53 746f 7053 696d  e="myhdl.StopSim
-000043f0: 756c 6174 696f 6e22 3e3c 7474 2063 6c61  ulation"><tt cla
-00004400: 7373 3d22 7872 6566 2070 7920 7079 2d66  ss="xref py py-f
-00004410: 756e 6320 646f 6375 7469 6c73 206c 6974  unc docutils lit
-00004420: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
-00004430: 733d 2270 7265 223e 5374 6f70 5369 6d75  s="pre">StopSimu
-00004440: 6c61 7469 6f6e 2829 3c2f 7370 616e 3e3c  lation()</span><
-00004450: 2f74 743e 3c2f 613e 2065 7863 6570 7469  /tt></a> excepti
-00004460: 6f6e 2074 6f20 7374 6f70 2074 6865 2073  on to stop the s
-00004470: 696d 756c 6174 696f 6e20 7275 6e2e 2054  imulation run. T
-00004480: 6865 2074 6573 7420 6265 6e63 6820 666f  he test bench fo
-00004490: 720a 6120 736d 616c 6c20 696e 6372 656d  r.a small increm
-000044a0: 656e 7465 7220 616e 6420 6120 736d 616c  enter and a smal
-000044b0: 6c20 6e75 6d62 6572 206f 6620 7061 7474  l number of patt
-000044c0: 6572 6e73 2069 7320 6120 666f 6c6c 6f77  erns is a follow
-000044d0: 733a 3c2f 703e 0a3c 6469 7620 636c 6173  s:</p>.<div clas
-000044e0: 733d 2268 6967 686c 6967 6874 2d70 7974  s="highlight-pyt
-000044f0: 686f 6e22 3e3c 6469 7620 636c 6173 733d  hon"><div class=
-00004500: 2268 6967 686c 6967 6874 223e 3c70 7265  "highlight"><pre
-00004510: 3e3c 7370 616e 2063 6c61 7373 3d22 6b22  ><span class="k"
-00004520: 3e64 6566 3c2f 7370 616e 3e20 3c73 7061  >def</span> <spa
-00004530: 6e20 636c 6173 733d 226e 6622 3e74 6573  n class="nf">tes
-00004540: 7462 656e 6368 3c2f 7370 616e 3e3c 7370  tbench</span><sp
-00004550: 616e 2063 6c61 7373 3d22 7022 3e28 293a  an class="p">():
-00004560: 3c2f 7370 616e 3e0a 2020 2020 3c73 7061  </span>.    <spa
-00004570: 6e20 636c 6173 733d 226e 223e 636f 756e  n class="n">coun
-00004580: 743c 2f73 7061 6e3e 3c73 7061 6e20 636c  t</span><span cl
-00004590: 6173 733d 2270 223e 2c3c 2f73 7061 6e3e  ass="p">,</span>
-000045a0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-000045b0: 3e65 6e61 626c 653c 2f73 7061 6e3e 3c73  >enable</span><s
-000045c0: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
-000045d0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-000045e0: 7373 3d22 6e22 3e63 6c6f 636b 3c2f 7370  ss="n">clock</sp
-000045f0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00004600: 226f 223e 3d3c 2f73 7061 6e3e 203c 7370  "o">=</span> <sp
-00004610: 616e 2063 6c61 7373 3d22 7022 3e5b 3c2f  an class="p">[</
-00004620: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00004630: 3d22 6e22 3e53 6967 6e61 6c3c 2f73 7061  ="n">Signal</spa
-00004640: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00004650: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
-00004660: 636c 6173 733d 226e 223e 696e 7462 763c  class="n">intbv<
-00004670: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-00004680: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
-00004690: 7061 6e20 636c 6173 733d 226d 6922 3e30  pan class="mi">0
-000046a0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-000046b0: 7373 3d22 7022 3e29 293c 2f73 7061 6e3e  ss="p">))</span>
-000046c0: 203c 7370 616e 2063 6c61 7373 3d22 6b22   <span class="k"
-000046d0: 3e66 6f72 3c2f 7370 616e 3e20 3c73 7061  >for</span> <spa
-000046e0: 6e20 636c 6173 733d 226e 223e 693c 2f73  n class="n">i</s
-000046f0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00004700: 3d22 6f77 223e 696e 3c2f 7370 616e 3e20  ="ow">in</span> 
-00004710: 3c73 7061 6e20 636c 6173 733d 226e 6222  <span class="nb"
-00004720: 3e72 616e 6765 3c2f 7370 616e 3e3c 7370  >range</span><sp
-00004730: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
-00004740: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00004750: 3d22 6d69 223e 343c 2f73 7061 6e3e 3c73  ="mi">4</span><s
-00004760: 7061 6e20 636c 6173 733d 2270 223e 295d  pan class="p">)]
-00004770: 3c2f 7370 616e 3e0a 2020 2020 3c73 7061  </span>.    <spa
-00004780: 6e20 636c 6173 733d 226e 223e 7265 7365  n class="n">rese
-00004790: 743c 2f73 7061 6e3e 203c 7370 616e 2063  t</span> <span c
-000047a0: 6c61 7373 3d22 6f22 3e3d 3c2f 7370 616e  lass="o">=</span
-000047b0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-000047c0: 223e 5265 7365 7453 6967 6e61 6c3c 2f73  ">ResetSignal</s
-000047d0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-000047e0: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
-000047f0: 6e20 636c 6173 733d 226d 6922 3e30 3c2f  n class="mi">0</
-00004800: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00004810: 3d22 7022 3e2c 3c2f 7370 616e 3e20 3c73  ="p">,</span> <s
-00004820: 7061 6e20 636c 6173 733d 226e 223e 6163  pan class="n">ac
-00004830: 7469 7665 3c2f 7370 616e 3e3c 7370 616e  tive</span><span
-00004840: 2063 6c61 7373 3d22 6f22 3e3d 3c2f 7370   class="o">=</sp
-00004850: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00004860: 6e22 3e41 4354 4956 455f 4c4f 573c 2f73  n">ACTIVE_LOW</s
-00004870: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00004880: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
-00004890: 616e 2063 6c61 7373 3d22 6e22 3e61 7379  an class="n">asy
-000048a0: 6e63 3c2f 7370 616e 3e3c 7370 616e 2063  nc</span><span c
-000048b0: 6c61 7373 3d22 6f22 3e3d 3c2f 7370 616e  lass="o">=</span
-000048c0: 3e3c 7370 616e 2063 6c61 7373 3d22 6270  ><span class="bp
-000048d0: 223e 5472 7565 3c2f 7370 616e 3e3c 7370  ">True</span><sp
-000048e0: 616e 2063 6c61 7373 3d22 7022 3e29 3c2f  an class="p">)</
-000048f0: 7370 616e 3e0a 0a20 2020 203c 7370 616e  span>..    <span
-00004900: 2063 6c61 7373 3d22 6e22 3e69 6e63 5f31   class="n">inc_1
-00004910: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00004920: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
-00004930: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00004940: 3e49 6e63 3c2f 7370 616e 3e3c 7370 616e  >Inc</span><span
-00004950: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
-00004960: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00004970: 6e22 3e63 6f75 6e74 3c2f 7370 616e 3e3c  n">count</span><
-00004980: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
-00004990: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-000049a0: 6173 733d 226e 223e 656e 6162 6c65 3c2f  ass="n">enable</
-000049b0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-000049c0: 3d22 7022 3e2c 3c2f 7370 616e 3e20 3c73  ="p">,</span> <s
-000049d0: 7061 6e20 636c 6173 733d 226e 223e 636c  pan class="n">cl
-000049e0: 6f63 6b3c 2f73 7061 6e3e 3c73 7061 6e20  ock</span><span 
-000049f0: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
-00004a00: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00004a10: 6e22 3e72 6573 6574 3c2f 7370 616e 3e3c  n">reset</span><
-00004a20: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
-00004a30: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00004a40: 6173 733d 226e 223e 6e3c 2f73 7061 6e3e  ass="n">n</span>
-00004a50: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00004a60: 3d3c 2f73 7061 6e3e 3c73 7061 6e20 636c  =</span><span cl
-00004a70: 6173 733d 226d 6922 3e34 3c2f 7370 616e  ass="mi">4</span
-00004a80: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-00004a90: 3e29 3c2f 7370 616e 3e0a 0a20 2020 203c  >)</span>..    <
-00004aa0: 7370 616e 2063 6c61 7373 3d22 6e22 3e48  span class="n">H
-00004ab0: 414c 465f 5045 5249 4f44 3c2f 7370 616e  ALF_PERIOD</span
-00004ac0: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
-00004ad0: 223e 3d3c 2f73 7061 6e3e 203c 7370 616e  ">=</span> <span
-00004ae0: 2063 6c61 7373 3d22 6e22 3e64 656c 6179   class="n">delay
-00004af0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00004b00: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
-00004b10: 7370 616e 2063 6c61 7373 3d22 6d69 223e  span class="mi">
-00004b20: 3130 3c2f 7370 616e 3e3c 7370 616e 2063  10</span><span c
-00004b30: 6c61 7373 3d22 7022 3e29 3c2f 7370 616e  lass="p">)</span
-00004b40: 3e0a 0a20 2020 203c 7370 616e 2063 6c61  >..    <span cla
-00004b50: 7373 3d22 6e64 223e 4061 6c77 6179 733c  ss="nd">@always<
-00004b60: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-00004b70: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
-00004b80: 7061 6e20 636c 6173 733d 226e 223e 4841  pan class="n">HA
-00004b90: 4c46 5f50 4552 494f 443c 2f73 7061 6e3e  LF_PERIOD</span>
-00004ba0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
-00004bb0: 293c 2f73 7061 6e3e 0a20 2020 203c 7370  )</span>.    <sp
-00004bc0: 616e 2063 6c61 7373 3d22 6b22 3e64 6566  an class="k">def
-00004bd0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00004be0: 6173 733d 226e 6622 3e63 6c6f 636b 4765  ass="nf">clockGe
-00004bf0: 6e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  n</span><span cl
-00004c00: 6173 733d 2270 223e 2829 3a3c 2f73 7061  ass="p">():</spa
-00004c10: 6e3e 0a20 2020 2020 2020 203c 7370 616e  n>.        <span
-00004c20: 2063 6c61 7373 3d22 6e22 3e63 6c6f 636b   class="n">clock
-00004c30: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00004c40: 7373 3d22 6f22 3e2e 3c2f 7370 616e 3e3c  ss="o">.</span><
-00004c50: 7370 616e 2063 6c61 7373 3d22 6e22 3e6e  span class="n">n
-00004c60: 6578 743c 2f73 7061 6e3e 203c 7370 616e  ext</span> <span
-00004c70: 2063 6c61 7373 3d22 6f22 3e3d 3c2f 7370   class="o">=</sp
-00004c80: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00004c90: 226f 7722 3e6e 6f74 3c2f 7370 616e 3e20  "ow">not</span> 
-00004ca0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00004cb0: 636c 6f63 6b3c 2f73 7061 6e3e 0a0a 2020  clock</span>..  
-00004cc0: 2020 3c73 7061 6e20 636c 6173 733d 226e    <span class="n
-00004cd0: 6422 3e40 696e 7374 616e 6365 3c2f 7370  d">@instance</sp
-00004ce0: 616e 3e0a 2020 2020 3c73 7061 6e20 636c  an>.    <span cl
-00004cf0: 6173 733d 226b 223e 6465 663c 2f73 7061  ass="k">def</spa
-00004d00: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00004d10: 6e66 223e 7374 696d 756c 7573 3c2f 7370  nf">stimulus</sp
-00004d20: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00004d30: 7022 3e28 293a 3c2f 7370 616e 3e0a 2020  p">():</span>.  
-00004d40: 2020 2020 2020 3c73 7061 6e20 636c 6173        <span clas
-00004d50: 733d 226e 223e 7265 7365 743c 2f73 7061  s="n">reset</spa
-00004d60: 6e3e 3c73 7061 6e20 636c 6173 733d 226f  n><span class="o
-00004d70: 223e 2e3c 2f73 7061 6e3e 3c73 7061 6e20  ">.</span><span 
-00004d80: 636c 6173 733d 226e 223e 6e65 7874 3c2f  class="n">next</
-00004d90: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00004da0: 733d 226f 223e 3d3c 2f73 7061 6e3e 203c  s="o">=</span> <
-00004db0: 7370 616e 2063 6c61 7373 3d22 6e22 3e41  span class="n">A
-00004dc0: 4354 4956 455f 4c4f 573c 2f73 7061 6e3e  CTIVE_LOW</span>
-00004dd0: 0a20 2020 2020 2020 203c 7370 616e 2063  .        <span c
-00004de0: 6c61 7373 3d22 6b22 3e79 6965 6c64 3c2f  lass="k">yield</
-00004df0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00004e00: 733d 226e 223e 636c 6f63 6b3c 2f73 7061  s="n">clock</spa
-00004e10: 6e3e 3c73 7061 6e20 636c 6173 733d 226f  n><span class="o
-00004e20: 223e 2e3c 2f73 7061 6e3e 3c73 7061 6e20  ">.</span><span 
-00004e30: 636c 6173 733d 226e 223e 6e65 6765 6467  class="n">negedg
-00004e40: 653c 2f73 7061 6e3e 0a20 2020 2020 2020  e</span>.       
-00004e50: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00004e60: 3e72 6573 6574 3c2f 7370 616e 3e3c 7370  >reset</span><sp
-00004e70: 616e 2063 6c61 7373 3d22 6f22 3e2e 3c2f  an class="o">.</
-00004e80: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00004e90: 3d22 6e22 3e6e 6578 743c 2f73 7061 6e3e  ="n">next</span>
-00004ea0: 203c 7370 616e 2063 6c61 7373 3d22 6f22   <span class="o"
-00004eb0: 3e3d 3c2f 7370 616e 3e20 3c73 7061 6e20  >=</span> <span 
-00004ec0: 636c 6173 733d 226e 223e 494e 4143 5449  class="n">INACTI
-00004ed0: 5645 5f48 4947 483c 2f73 7061 6e3e 0a20  VE_HIGH</span>. 
-00004ee0: 2020 2020 2020 203c 7370 616e 2063 6c61         <span cla
-00004ef0: 7373 3d22 6b22 3e66 6f72 3c2f 7370 616e  ss="k">for</span
-00004f00: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00004f10: 223e 693c 2f73 7061 6e3e 203c 7370 616e  ">i</span> <span
-00004f20: 2063 6c61 7373 3d22 6f77 223e 696e 3c2f   class="ow">in</
-00004f30: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00004f40: 733d 226e 6222 3e72 616e 6765 3c2f 7370  s="nb">range</sp
-00004f50: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00004f60: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
-00004f70: 2063 6c61 7373 3d22 6d69 223e 3132 3c2f   class="mi">12</
-00004f80: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00004f90: 3d22 7022 3e29 3a3c 2f73 7061 6e3e 0a20  ="p">):</span>. 
-00004fa0: 2020 2020 2020 2020 2020 203c 7370 616e             <span
-00004fb0: 2063 6c61 7373 3d22 6e22 3e65 6e61 626c   class="n">enabl
-00004fc0: 653c 2f73 7061 6e3e 3c73 7061 6e20 636c  e</span><span cl
-00004fd0: 6173 733d 226f 223e 2e3c 2f73 7061 6e3e  ass="o">.</span>
-00004fe0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00004ff0: 6e65 7874 3c2f 7370 616e 3e20 3c73 7061  next</span> <spa
-00005000: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
-00005010: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00005020: 3d22 6e62 223e 6d69 6e3c 2f73 7061 6e3e  ="nb">min</span>
-00005030: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
-00005040: 283c 2f73 7061 6e3e 3c73 7061 6e20 636c  (</span><span cl
-00005050: 6173 733d 226d 6922 3e31 3c2f 7370 616e  ass="mi">1</span
-00005060: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-00005070: 3e2c 3c2f 7370 616e 3e20 3c73 7061 6e20  >,</span> <span 
-00005080: 636c 6173 733d 226e 223e 7261 6e64 7261  class="n">randra
-00005090: 6e67 653c 2f73 7061 6e3e 3c73 7061 6e20  nge</span><span 
-000050a0: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
-000050b0: 6e3e 3c73 7061 6e20 636c 6173 733d 226d  n><span class="m
-000050c0: 6922 3e33 3c2f 7370 616e 3e3c 7370 616e  i">3</span><span
-000050d0: 2063 6c61 7373 3d22 7022 3e29 293c 2f73   class="p">))</s
-000050e0: 7061 6e3e 0a20 2020 2020 2020 2020 2020  pan>.           
-000050f0: 203c 7370 616e 2063 6c61 7373 3d22 6b22   <span class="k"
-00005100: 3e79 6965 6c64 3c2f 7370 616e 3e20 3c73  >yield</span> <s
-00005110: 7061 6e20 636c 6173 733d 226e 223e 636c  pan class="n">cl
-00005120: 6f63 6b3c 2f73 7061 6e3e 3c73 7061 6e20  ock</span><span 
-00005130: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
-00005140: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00005150: 223e 6e65 6765 6467 653c 2f73 7061 6e3e  ">negedge</span>
-00005160: 0a20 2020 2020 2020 203c 7370 616e 2063  .        <span c
-00005170: 6c61 7373 3d22 6b22 3e72 6169 7365 3c2f  lass="k">raise</
-00005180: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00005190: 733d 226e 223e 5374 6f70 5369 6d75 6c61  s="n">StopSimula
-000051a0: 7469 6f6e 3c2f 7370 616e 3e0a 0a20 2020  tion</span>..   
-000051b0: 203c 7370 616e 2063 6c61 7373 3d22 6e64   <span class="nd
-000051c0: 223e 4069 6e73 7461 6e63 653c 2f73 7061  ">@instance</spa
-000051d0: 6e3e 0a20 2020 203c 7370 616e 2063 6c61  n>.    <span cla
-000051e0: 7373 3d22 6b22 3e64 6566 3c2f 7370 616e  ss="k">def</span
-000051f0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00005200: 6622 3e6d 6f6e 6974 6f72 3c2f 7370 616e  f">monitor</span
-00005210: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-00005220: 3e28 293a 3c2f 7370 616e 3e0a 2020 2020  >():</span>.    
-00005230: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-00005240: 226b 223e 7072 696e 743c 2f73 7061 6e3e  "k">print</span>
-00005250: 203c 7370 616e 2063 6c61 7373 3d22 7322   <span class="s"
-00005260: 3e26 7175 6f74 3b65 6e61 626c 6520 2063  >&quot;enable  c
-00005270: 6f75 6e74 2671 756f 743b 3c2f 7370 616e  ount&quot;</span
-00005280: 3e0a 2020 2020 2020 2020 3c73 7061 6e20  >.        <span 
-00005290: 636c 6173 733d 226b 223e 7969 656c 643c  class="k">yield<
-000052a0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-000052b0: 7373 3d22 6e22 3e72 6573 6574 3c2f 7370  ss="n">reset</sp
-000052c0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-000052d0: 6f22 3e2e 3c2f 7370 616e 3e3c 7370 616e  o">.</span><span
-000052e0: 2063 6c61 7373 3d22 6e22 3e70 6f73 6564   class="n">posed
-000052f0: 6765 3c2f 7370 616e 3e0a 2020 2020 2020  ge</span>.      
-00005300: 2020 3c73 7061 6e20 636c 6173 733d 226b    <span class="k
-00005310: 223e 7768 696c 653c 2f73 7061 6e3e 203c  ">while</span> <
-00005320: 7370 616e 2063 6c61 7373 3d22 6d69 223e  span class="mi">
-00005330: 313c 2f73 7061 6e3e 3c73 7061 6e20 636c  1</span><span cl
-00005340: 6173 733d 2270 223e 3a3c 2f73 7061 6e3e  ass="p">:</span>
-00005350: 0a20 2020 2020 2020 2020 2020 203c 7370  .            <sp
-00005360: 616e 2063 6c61 7373 3d22 6b22 3e79 6965  an class="k">yie
-00005370: 6c64 3c2f 7370 616e 3e20 3c73 7061 6e20  ld</span> <span 
-00005380: 636c 6173 733d 226e 223e 636c 6f63 6b3c  class="n">clock<
-00005390: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-000053a0: 733d 226f 223e 2e3c 2f73 7061 6e3e 3c73  s="o">.</span><s
-000053b0: 7061 6e20 636c 6173 733d 226e 223e 706f  pan class="n">po
-000053c0: 7365 6467 653c 2f73 7061 6e3e 0a20 2020  sedge</span>.   
-000053d0: 2020 2020 2020 2020 203c 7370 616e 2063           <span c
-000053e0: 6c61 7373 3d22 6b22 3e79 6965 6c64 3c2f  lass="k">yield</
-000053f0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00005400: 733d 226e 223e 6465 6c61 793c 2f73 7061  s="n">delay</spa
-00005410: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00005420: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
-00005430: 636c 6173 733d 226d 6922 3e31 3c2f 7370  class="mi">1</sp
-00005440: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00005450: 7022 3e29 3c2f 7370 616e 3e0a 2020 2020  p">)</span>.    
-00005460: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
-00005470: 6173 733d 226b 223e 7072 696e 743c 2f73  ass="k">print</s
-00005480: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00005490: 3d22 7322 3e26 7175 6f74 3b20 2020 3c2f  ="s">&quot;   </
-000054a0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-000054b0: 3d22 7369 223e 2573 3c2f 7370 616e 3e3c  ="si">%s</span><
-000054c0: 7370 616e 2063 6c61 7373 3d22 7322 3e20  span class="s"> 
-000054d0: 2020 2020 203c 2f73 7061 6e3e 3c73 7061       </span><spa
-000054e0: 6e20 636c 6173 733d 2273 6922 3e25 733c  n class="si">%s<
-000054f0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-00005500: 733d 2273 223e 2671 756f 743b 3c2f 7370  s="s">&quot;</sp
-00005510: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00005520: 226f 223e 253c 2f73 7061 6e3e 203c 7370  "o">%</span> <sp
-00005530: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
-00005540: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00005550: 3d22 6e22 3e65 6e61 626c 653c 2f73 7061  ="n">enable</spa
-00005560: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00005570: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-00005580: 2063 6c61 7373 3d22 6e22 3e63 6f75 6e74   class="n">count
-00005590: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-000055a0: 7373 3d22 7022 3e29 3c2f 7370 616e 3e0a  ss="p">)</span>.
-000055b0: 0a20 2020 203c 7370 616e 2063 6c61 7373  .    <span class
-000055c0: 3d22 6b22 3e72 6574 7572 6e3c 2f73 7061  ="k">return</spa
-000055d0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-000055e0: 6e22 3e63 6c6f 636b 4765 6e3c 2f73 7061  n">clockGen</spa
-000055f0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00005600: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-00005610: 2063 6c61 7373 3d22 6e22 3e73 7469 6d75   class="n">stimu
-00005620: 6c75 733c 2f73 7061 6e3e 3c73 7061 6e20  lus</span><span 
-00005630: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
-00005640: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00005650: 6e22 3e69 6e63 5f31 3c2f 7370 616e 3e3c  n">inc_1</span><
-00005660: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
-00005670: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00005680: 6173 733d 226e 223e 6d6f 6e69 746f 723c  ass="n">monitor<
-00005690: 2f73 7061 6e3e 0a0a 0a3c 7370 616e 2063  /span>...<span c
-000056a0: 6c61 7373 3d22 6e22 3e74 623c 2f73 7061  lass="n">tb</spa
-000056b0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-000056c0: 6f22 3e3d 3c2f 7370 616e 3e20 3c73 7061  o">=</span> <spa
-000056d0: 6e20 636c 6173 733d 226e 223e 7465 7374  n class="n">test
-000056e0: 6265 6e63 683c 2f73 7061 6e3e 3c73 7061  bench</span><spa
-000056f0: 6e20 636c 6173 733d 2270 223e 2829 3c2f  n class="p">()</
-00005700: 7370 616e 3e0a 0a3c 7370 616e 2063 6c61  span>..<span cla
-00005710: 7373 3d22 6b22 3e64 6566 3c2f 7370 616e  ss="k">def</span
-00005720: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00005730: 6622 3e6d 6169 6e3c 2f73 7061 6e3e 3c73  f">main</span><s
-00005740: 7061 6e20 636c 6173 733d 2270 223e 2829  pan class="p">()
-00005750: 3a3c 2f73 7061 6e3e 0a20 2020 203c 7370  :</span>.    <sp
-00005760: 616e 2063 6c61 7373 3d22 6e22 3e53 696d  an class="n">Sim
-00005770: 756c 6174 696f 6e3c 2f73 7061 6e3e 3c73  ulation</span><s
-00005780: 7061 6e20 636c 6173 733d 2270 223e 283c  pan class="p">(<
-00005790: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-000057a0: 733d 226e 223e 7462 3c2f 7370 616e 3e3c  s="n">tb</span><
-000057b0: 7370 616e 2063 6c61 7373 3d22 7022 3e29  span class="p">)
-000057c0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-000057d0: 7373 3d22 6f22 3e2e 3c2f 7370 616e 3e3c  ss="o">.</span><
-000057e0: 7370 616e 2063 6c61 7373 3d22 6e22 3e72  span class="n">r
-000057f0: 756e 3c2f 7370 616e 3e3c 7370 616e 2063  un</span><span c
-00005800: 6c61 7373 3d22 7022 3e28 293c 2f73 7061  lass="p">()</spa
-00005810: 6e3e 0a3c 2f70 7265 3e3c 2f64 6976 3e0a  n>.</pre></div>.
-00005820: 3c2f 6469 763e 0a3c 703e 5468 6520 7369  </div>.<p>The si
-00005830: 6d75 6c61 7469 6f6e 2070 726f 6475 6365  mulation produce
-00005840: 7320 7468 6520 666f 6c6c 6f77 696e 6720  s the following 
-00005850: 6f75 7470 7574 3a3c 2f70 3e0a 3c64 6976  output:</p>.<div
-00005860: 2063 6c61 7373 3d22 6869 6768 6c69 6768   class="highligh
-00005870: 742d 7079 7468 6f6e 223e 3c70 7265 3e25  t-python"><pre>%
-00005880: 2070 7974 686f 6e20 696e 632e 7079 0a65   python inc.py.e
-00005890: 6e61 626c 6520 2063 6f75 6e74 0a20 2020  nable  count.   
-000058a0: 3020 2020 2020 2030 0a20 2020 3120 2020  0      0.   1   
-000058b0: 2020 2031 0a20 2020 3020 2020 2020 2031     1.   0      1
-000058c0: 0a20 2020 3120 2020 2020 2032 0a20 2020  .   1      2.   
-000058d0: 3120 2020 2020 2033 0a20 2020 3120 2020  1      3.   1   
-000058e0: 2020 2030 0a20 2020 3020 2020 2020 2030     0.   0      0
-000058f0: 0a20 2020 3120 2020 2020 2031 0a20 2020  .   1      1.   
-00005900: 3020 2020 2020 2031 0a20 2020 3020 2020  0      1.   0   
-00005910: 2020 2031 0a20 2020 3020 2020 2020 2031     1.   0      1
-00005920: 0a20 2020 3120 2020 2020 2032 0a53 746f  .   1      2.Sto
-00005930: 7053 696d 756c 6174 696f 6e3c 2f70 7265  pSimulation</pre
-00005940: 3e0a 3c2f 6469 763e 0a3c 2f64 6976 3e0a  >.</div>.</div>.
-00005950: 3c64 6976 2063 6c61 7373 3d22 7365 6374  <div class="sect
-00005960: 696f 6e22 2069 643d 2261 6c74 6572 6e61  ion" id="alterna
-00005970: 7469 7665 2d74 656d 706c 6174 6522 3e0a  tive-template">.
-00005980: 3c73 7061 6e20 6964 3d22 6d6f 6465 2d73  <span id="mode-s
-00005990: 6571 2d74 656d 706c 2d61 6c74 223e 3c2f  eq-templ-alt"></
-000059a0: 7370 616e 3e3c 6833 3e41 6c74 6572 6e61  span><h3>Alterna
-000059b0: 7469 7665 2074 656d 706c 6174 653c 6120  tive template<a 
-000059c0: 636c 6173 733d 2268 6561 6465 726c 696e  class="headerlin
-000059d0: 6b22 2068 7265 663d 2223 616c 7465 726e  k" href="#altern
-000059e0: 6174 6976 652d 7465 6d70 6c61 7465 2220  ative-template" 
-000059f0: 7469 746c 653d 2250 6572 6d61 6c69 6e6b  title="Permalink
-00005a00: 2074 6f20 7468 6973 2068 6561 646c 696e   to this headlin
-00005a10: 6522 3ec2 b63c 2f61 3e3c 2f68 333e 0a3c  e">..</a></h3>.<
-00005a20: 703e 5468 6520 7465 6d70 6c61 7465 2077  p>The template w
-00005a30: 6974 6820 7468 6520 3c61 2063 6c61 7373  ith the <a class
-00005a40: 3d22 7265 6665 7265 6e63 6520 696e 7465  ="reference inte
-00005a50: 726e 616c 2220 6872 6566 3d22 7265 6665  rnal" href="refe
-00005a60: 7265 6e63 652e 6874 6d6c 236d 7968 646c  rence.html#myhdl
-00005a70: 2e61 6c77 6179 735f 7365 7122 2074 6974  .always_seq" tit
-00005a80: 6c65 3d22 6d79 6864 6c2e 616c 7761 7973  le="myhdl.always
-00005a90: 5f73 6571 223e 3c74 7420 636c 6173 733d  _seq"><tt class=
-00005aa0: 2278 7265 6620 7079 2070 792d 6675 6e63  "xref py py-func
-00005ab0: 2064 6f63 7574 696c 7320 6c69 7465 7261   docutils litera
-00005ac0: 6c22 3e3c 7370 616e 2063 6c61 7373 3d22  l"><span class="
-00005ad0: 7072 6522 3e61 6c77 6179 735f 7365 7128  pre">always_seq(
-00005ae0: 293c 2f73 7061 6e3e 3c2f 7474 3e3c 2f61  )</span></tt></a
-00005af0: 3e20 6465 636f 7261 746f 7220 6973 2063  > decorator is c
-00005b00: 6f6e 7665 6e69 656e 740a 6173 2069 7420  onvenient.as it 
-00005b10: 696e 6665 7273 2074 6865 2072 6573 6574  infers the reset
-00005b20: 2066 756e 6374 696f 6e61 6c69 7479 2061   functionality a
-00005b30: 7574 6f6d 6174 6963 616c 6c79 2e20 416c  utomatically. Al
-00005b40: 7465 726e 6174 6976 656c 792c 0a79 6f75  ternatively,.you
-00005b50: 2063 616e 2075 7365 2061 206d 6f72 6520   can use a more 
-00005b60: 6578 706c 6963 6974 2074 656d 706c 6174  explicit templat
-00005b70: 6520 6173 2066 6f6c 6c6f 7773 3a3c 2f70  e as follows:</p
-00005b80: 3e0a 3c64 6976 2063 6c61 7373 3d22 6869  >.<div class="hi
-00005b90: 6768 6c69 6768 742d 7079 7468 6f6e 223e  ghlight-python">
-00005ba0: 3c70 7265 3e64 6566 2074 6f70 2826 6c74  <pre>def top(&lt
-00005bb0: 3b70 6172 616d 6574 6572 7326 6774 3b2c  ;parameters&gt;,
-00005bc0: 2063 6c6f 636b 2c20 2e2e 2e2c 2072 6573   clock, ..., res
-00005bd0: 6574 2c20 2e2e 2e29 3a0a 2020 2020 2e2e  et, ...):.    ..
-00005be0: 2e0a 2020 2020 4061 6c77 6179 7328 636c  ..    @always(cl
-00005bf0: 6f63 6b2e 706f 7365 6467 652c 2072 6573  ock.posedge, res
-00005c00: 6574 2e6e 6567 6564 6765 290a 2020 2020  et.negedge).    
-00005c10: 6465 6620 7365 714c 6f67 6963 2829 3a0a  def seqLogic():.
-00005c20: 2020 2020 2020 2069 6620 6e6f 7420 7265         if not re
-00005c30: 7365 743a 0a20 2020 2020 2020 2020 2020  set:.           
-00005c40: 266c 743b 7265 7365 7420 636f 6465 2667  &lt;reset code&g
-00005c50: 743b 0a20 2020 2020 2020 656c 7365 3a0a  t;.       else:.
-00005c60: 2020 2020 2020 2020 2020 2026 6c74 3b66             &lt;f
-00005c70: 756e 6374 696f 6e61 6c20 636f 6465 2667  unctional code&g
-00005c80: 743b 3c2f 7072 653e 0a3c 2f64 6976 3e0a  t;</pre>.</div>.
-00005c90: 3c70 3e57 6974 6820 7468 6973 2074 656d  <p>With this tem
-00005ca0: 706c 6174 652c 2074 6865 2072 6573 6574  plate, the reset
-00005cb0: 2076 616c 7565 7320 6861 7665 2074 6f20   values have to 
-00005cc0: 6265 2073 7065 6369 6669 6564 0a65 7870  be specified.exp
-00005cd0: 6c69 6369 746c 792e 3c2f 703e 0a3c 2f64  licitly.</p>.</d
-00005ce0: 6976 3e0a 3c2f 6469 763e 0a3c 6469 7620  iv>.</div>.<div 
-00005cf0: 636c 6173 733d 2273 6563 7469 6f6e 2220  class="section" 
-00005d00: 6964 3d22 6669 6e69 7465 2d73 7461 7465  id="finite-state
-00005d10: 2d6d 6163 6869 6e65 2d6d 6f64 656c 696e  -machine-modelin
-00005d20: 6722 3e0a 3c73 7061 6e20 6964 3d22 6d6f  g">.<span id="mo
-00005d30: 6465 6c2d 6673 6d22 3e3c 2f73 7061 6e3e  del-fsm"></span>
-00005d40: 3c68 323e 4669 6e69 7465 2053 7461 7465  <h2>Finite State
-00005d50: 204d 6163 6869 6e65 206d 6f64 656c 696e   Machine modelin
-00005d60: 673c 6120 636c 6173 733d 2268 6561 6465  g<a class="heade
-00005d70: 726c 696e 6b22 2068 7265 663d 2223 6669  rlink" href="#fi
-00005d80: 6e69 7465 2d73 7461 7465 2d6d 6163 6869  nite-state-machi
-00005d90: 6e65 2d6d 6f64 656c 696e 6722 2074 6974  ne-modeling" tit
-00005da0: 6c65 3d22 5065 726d 616c 696e 6b20 746f  le="Permalink to
-00005db0: 2074 6869 7320 6865 6164 6c69 6e65 223e   this headline">
-00005dc0: c2b6 3c2f 613e 3c2f 6832 3e0a 3c70 2069  ..</a></h2>.<p i
-00005dd0: 643d 2269 6e64 6578 2d33 223e 4669 6e69  d="index-3">Fini
-00005de0: 7465 2053 7461 7465 204d 6163 6869 6e65  te State Machine
-00005df0: 2028 4653 4d29 206d 6f64 656c 696e 6720   (FSM) modeling 
-00005e00: 6973 2076 6572 7920 636f 6d6d 6f6e 2069  is very common i
-00005e10: 6e20 5254 4c20 6465 7369 676e 2061 6e64  n RTL design and
-00005e20: 2074 6865 7265 666f 7265 0a64 6573 6572   therefore.deser
-00005e30: 7665 7320 7370 6563 6961 6c20 6174 7465  ves special atte
-00005e40: 6e74 696f 6e2e 3c2f 703e 0a3c 703e 466f  ntion.</p>.<p>Fo
-00005e50: 7220 636f 6465 2063 6c61 7269 7479 2c20  r code clarity, 
-00005e60: 7468 6520 7374 6174 6520 7661 6c75 6573  the state values
-00005e70: 2061 7265 2074 7970 6963 616c 6c79 2072   are typically r
-00005e80: 6570 7265 7365 6e74 6564 2062 7920 6120  epresented by a 
-00005e90: 7365 7420 6f66 0a69 6465 6e74 6966 6965  set of.identifie
-00005ea0: 7273 2e20 4120 7374 616e 6461 7264 2050  rs. A standard P
-00005eb0: 7974 686f 6e20 6964 696f 6d20 666f 7220  ython idiom for 
-00005ec0: 7468 6973 2070 7572 706f 7365 2069 7320  this purpose is 
-00005ed0: 746f 2061 7373 6967 6e20 6120 7261 6e67  to assign a rang
-00005ee0: 6520 6f66 0a69 6e74 6567 6572 7320 746f  e of.integers to
-00005ef0: 2061 2074 7570 6c65 206f 6620 6964 656e   a tuple of iden
-00005f00: 7469 6669 6572 732c 206c 696b 6520 736f  tifiers, like so
-00005f10: 3a3c 2f70 3e0a 3c64 6976 2063 6c61 7373  :</p>.<div class
-00005f20: 3d22 6869 6768 6c69 6768 742d 7079 7468  ="highlight-pyth
-00005f30: 6f6e 223e 3c64 6976 2063 6c61 7373 3d22  on"><div class="
-00005f40: 6869 6768 6c69 6768 7422 3e3c 7072 653e  highlight"><pre>
-00005f50: 3c73 7061 6e20 636c 6173 733d 2267 7022  <span class="gp"
-00005f60: 3e26 6774 3b26 6774 3b26 6774 3b20 3c2f  >&gt;&gt;&gt; </
-00005f70: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00005f80: 3d22 6e22 3e53 4541 5243 483c 2f73 7061  ="n">SEARCH</spa
-00005f90: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00005fa0: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-00005fb0: 2063 6c61 7373 3d22 6e22 3e43 4f4e 4649   class="n">CONFI
-00005fc0: 524d 3c2f 7370 616e 3e3c 7370 616e 2063  RM</span><span c
-00005fd0: 6c61 7373 3d22 7022 3e2c 3c2f 7370 616e  lass="p">,</span
-00005fe0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00005ff0: 223e 5359 4e43 3c2f 7370 616e 3e20 3c73  ">SYNC</span> <s
-00006000: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
-00006010: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00006020: 7373 3d22 6e62 223e 7261 6e67 653c 2f73  ss="nb">range</s
-00006030: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00006040: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
-00006050: 6e20 636c 6173 733d 226d 6922 3e33 3c2f  n class="mi">3</
-00006060: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00006070: 3d22 7022 3e29 3c2f 7370 616e 3e0a 3c73  ="p">)</span>.<s
-00006080: 7061 6e20 636c 6173 733d 2267 7022 3e26  pan class="gp">&
-00006090: 6774 3b26 6774 3b26 6774 3b20 3c2f 7370  gt;&gt;&gt; </sp
-000060a0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-000060b0: 6e22 3e43 4f4e 4649 524d 3c2f 7370 616e  n">CONFIRM</span
-000060c0: 3e0a 3c73 7061 6e20 636c 6173 733d 2267  >.<span class="g
-000060d0: 6f22 3e31 3c2f 7370 616e 3e0a 3c2f 7072  o">1</span>.</pr
-000060e0: 653e 3c2f 6469 763e 0a3c 2f64 6976 3e0a  e></div>.</div>.
-000060f0: 3c70 3e48 6f77 6576 6572 2c20 7468 6973  <p>However, this
-00006100: 2074 6563 686e 6971 7565 2068 6173 2073   technique has s
-00006110: 6f6d 6520 6472 6177 6261 636b 732e 2054  ome drawbacks. T
-00006120: 686f 7567 6820 6974 2069 7320 636c 6561  hough it is clea
-00006130: 726c 7920 7468 6520 696e 7465 6e74 696f  rly the intentio
-00006140: 6e0a 7468 6174 2074 6865 2069 6465 6e74  n.that the ident
-00006150: 6966 6965 7273 2062 656c 6f6e 6720 746f  ifiers belong to
-00006160: 6765 7468 6572 2c20 7468 6973 2069 6e66  gether, this inf
-00006170: 6f72 6d61 7469 6f6e 2069 7320 6c6f 7374  ormation is lost
-00006180: 2061 7320 736f 6f6e 2061 7320 7468 6579   as soon as they
-00006190: 0a61 7265 2064 6566 696e 6564 2e20 416c  .are defined. Al
-000061a0: 736f 2c20 7468 6520 6964 656e 7469 6669  so, the identifi
-000061b0: 6572 7320 6576 616c 7561 7465 2074 6f20  ers evaluate to 
-000061c0: 696e 7465 6765 7273 2c20 7768 6572 6561  integers, wherea
-000061d0: 7320 6120 7374 7269 6e67 0a72 6570 7265  s a string.repre
-000061e0: 7365 6e74 6174 696f 6e20 6f66 2074 6865  sentation of the
-000061f0: 2069 6465 6e74 6966 6965 7273 2077 6f75   identifiers wou
-00006200: 6c64 2062 6520 7072 6566 6572 6162 6c65  ld be preferable
-00006210: 2e20 546f 2073 6f6c 7665 2074 6865 7365  . To solve these
-00006220: 2069 7373 7565 732c 2077 650a 6e65 6564   issues, we.need
-00006230: 2061 6e20 3c65 6d3e 656e 756d 6572 6174   an <em>enumerat
-00006240: 696f 6e20 7479 7065 3c2f 656d 3e2e 3c2f  ion type</em>.</
-00006250: 703e 0a3c 7020 6964 3d22 696e 6465 782d  p>.<p id="index-
-00006260: 3422 3e4d 7948 444c 2073 7570 706f 7274  4">MyHDL support
-00006270: 7320 656e 756d 6572 6174 696f 6e20 7479  s enumeration ty
-00006280: 7065 7320 6279 2070 726f 7669 6469 6e67  pes by providing
-00006290: 2061 2066 756e 6374 696f 6e20 3c61 2063   a function <a c
-000062a0: 6c61 7373 3d22 7265 6665 7265 6e63 6520  lass="reference 
-000062b0: 696e 7465 726e 616c 2220 6872 6566 3d22  internal" href="
-000062c0: 7265 6665 7265 6e63 652e 6874 6d6c 236d  reference.html#m
-000062d0: 7968 646c 2e65 6e75 6d22 2074 6974 6c65  yhdl.enum" title
-000062e0: 3d22 6d79 6864 6c2e 656e 756d 223e 3c74  ="myhdl.enum"><t
-000062f0: 7420 636c 6173 733d 2278 7265 6620 7079  t class="xref py
-00006300: 2070 792d 6675 6e63 2064 6f63 7574 696c   py-func docutil
-00006310: 7320 6c69 7465 7261 6c22 3e3c 7370 616e  s literal"><span
-00006320: 2063 6c61 7373 3d22 7072 6522 3e65 6e75   class="pre">enu
-00006330: 6d28 293c 2f73 7061 6e3e 3c2f 7474 3e3c  m()</span></tt><
-00006340: 2f61 3e2e 2020 5468 650a 6172 6775 6d65  /a>.  The.argume
-00006350: 6e74 7320 746f 203c 6120 636c 6173 733d  nts to <a class=
-00006360: 2272 6566 6572 656e 6365 2069 6e74 6572  "reference inter
-00006370: 6e61 6c22 2068 7265 663d 2272 6566 6572  nal" href="refer
-00006380: 656e 6365 2e68 746d 6c23 6d79 6864 6c2e  ence.html#myhdl.
-00006390: 656e 756d 2220 7469 746c 653d 226d 7968  enum" title="myh
-000063a0: 646c 2e65 6e75 6d22 3e3c 7474 2063 6c61  dl.enum"><tt cla
-000063b0: 7373 3d22 7872 6566 2070 7920 7079 2d66  ss="xref py py-f
-000063c0: 756e 6320 646f 6375 7469 6c73 206c 6974  unc docutils lit
-000063d0: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
-000063e0: 733d 2270 7265 223e 656e 756d 2829 3c2f  s="pre">enum()</
-000063f0: 7370 616e 3e3c 2f74 743e 3c2f 613e 2061  span></tt></a> a
-00006400: 7265 2074 6865 2073 7472 696e 6720 7265  re the string re
-00006410: 7072 6573 656e 7461 7469 6f6e 7320 6f66  presentations of
-00006420: 2074 6865 2069 6465 6e74 6966 6965 7273   the identifiers
-00006430: 2c20 616e 640a 6974 7320 7265 7475 726e  , and.its return
-00006440: 2076 616c 7565 2069 7320 616e 2065 6e75   value is an enu
-00006450: 6d65 7261 7469 6f6e 2074 7970 652e 2054  meration type. T
-00006460: 6865 2069 6465 6e74 6966 6965 7273 2061  he identifiers a
-00006470: 7265 2061 7661 696c 6162 6c65 2061 730a  re available as.
-00006480: 6174 7472 6962 7574 6573 206f 6620 7468  attributes of th
-00006490: 6520 7479 7065 2e20 466f 7220 6578 616d  e type. For exam
-000064a0: 706c 653a 3c2f 703e 0a3c 6469 7620 636c  ple:</p>.<div cl
-000064b0: 6173 733d 2268 6967 686c 6967 6874 2d70  ass="highlight-p
-000064c0: 7974 686f 6e22 3e3c 6469 7620 636c 6173  ython"><div clas
-000064d0: 733d 2268 6967 686c 6967 6874 223e 3c70  s="highlight"><p
-000064e0: 7265 3e3c 7370 616e 2063 6c61 7373 3d22  re><span class="
-000064f0: 6770 223e 2667 743b 2667 743b 2667 743b  gp">&gt;&gt;&gt;
-00006500: 203c 2f73 7061 6e3e 3c73 7061 6e20 636c   </span><span cl
-00006510: 6173 733d 226b 6e22 3e66 726f 6d3c 2f73  ass="kn">from</s
-00006520: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00006530: 3d22 6e6e 223e 6d79 6864 6c3c 2f73 7061  ="nn">myhdl</spa
+00000260: 2e39 2e30 272c 0a20 2020 2020 2020 2043  .9.0',.        C
+00000270: 4f4c 4c41 5053 455f 494e 4445 583a 2066  OLLAPSE_INDEX: f
+00000280: 616c 7365 2c0a 2020 2020 2020 2020 4649  alse,.        FI
+00000290: 4c45 5f53 5546 4649 583a 2027 2e68 746d  LE_SUFFIX: '.htm
+000002a0: 6c27 2c0a 2020 2020 2020 2020 4841 535f  l',.        HAS_
+000002b0: 534f 5552 4345 3a20 2074 7275 650a 2020  SOURCE:  true.  
+000002c0: 2020 2020 7d3b 0a20 2020 203c 2f73 6372      };.    </scr
+000002d0: 6970 743e 0a20 2020 203c 7363 7269 7074  ipt>.    <script
+000002e0: 2074 7970 653d 2274 6578 742f 6a61 7661   type="text/java
+000002f0: 7363 7269 7074 2220 7372 633d 222e 2e2f  script" src="../
+00000300: 5f73 7461 7469 632f 6a71 7565 7279 2e6a  _static/jquery.j
+00000310: 7322 3e3c 2f73 6372 6970 743e 0a20 2020  s"></script>.   
+00000320: 203c 7363 7269 7074 2074 7970 653d 2274   <script type="t
+00000330: 6578 742f 6a61 7661 7363 7269 7074 2220  ext/javascript" 
+00000340: 7372 633d 222e 2e2f 5f73 7461 7469 632f  src="../_static/
+00000350: 756e 6465 7273 636f 7265 2e6a 7322 3e3c  underscore.js"><
+00000360: 2f73 6372 6970 743e 0a20 2020 203c 7363  /script>.    <sc
+00000370: 7269 7074 2074 7970 653d 2274 6578 742f  ript type="text/
+00000380: 6a61 7661 7363 7269 7074 2220 7372 633d  javascript" src=
+00000390: 222e 2e2f 5f73 7461 7469 632f 646f 6374  "../_static/doct
+000003a0: 6f6f 6c73 2e6a 7322 3e3c 2f73 6372 6970  ools.js"></scrip
+000003b0: 743e 0a20 2020 203c 6c69 6e6b 2072 656c  t>.    <link rel
+000003c0: 3d22 746f 7022 2074 6974 6c65 3d22 4d79  ="top" title="My
+000003d0: 4844 4c20 302e 392e 3020 646f 6375 6d65  HDL 0.9.0 docume
+000003e0: 6e74 6174 696f 6e22 2068 7265 663d 222e  ntation" href=".
+000003f0: 2e2f 696e 6465 782e 6874 6d6c 2220 2f3e  ./index.html" />
+00000400: 0a20 2020 203c 6c69 6e6b 2072 656c 3d22  .    <link rel="
+00000410: 7570 2220 7469 746c 653d 2254 6865 204d  up" title="The M
+00000420: 7948 444c 206d 616e 7561 6c22 2068 7265  yHDL manual" hre
+00000430: 663d 2269 6e64 6578 2e68 746d 6c22 202f  f="index.html" /
+00000440: 3e0a 2020 2020 3c6c 696e 6b20 7265 6c3d  >.    <link rel=
+00000450: 226e 6578 7422 2074 6974 6c65 3d22 4869  "next" title="Hi
+00000460: 6768 206c 6576 656c 206d 6f64 656c 696e  gh level modelin
+00000470: 6722 2068 7265 663d 2268 6967 686c 6576  g" href="highlev
+00000480: 656c 2e68 746d 6c22 202f 3e0a 2020 2020  el.html" />.    
+00000490: 3c6c 696e 6b20 7265 6c3d 2270 7265 7622  <link rel="prev"
+000004a0: 2074 6974 6c65 3d22 5374 7275 6374 7572   title="Structur
+000004b0: 616c 206d 6f64 656c 696e 6722 2068 7265  al modeling" hre
+000004c0: 663d 2273 7472 7563 7475 7265 2e68 746d  f="structure.htm
+000004d0: 6c22 202f 3e0a 2020 200a 2020 0a20 203c  l" />.   .  .  <
+000004e0: 6d65 7461 206e 616d 653d 2276 6965 7770  meta name="viewp
+000004f0: 6f72 7422 2063 6f6e 7465 6e74 3d22 7769  ort" content="wi
+00000500: 6474 683d 6465 7669 6365 2d77 6964 7468  dth=device-width
+00000510: 2c20 696e 6974 6961 6c2d 7363 616c 653d  , initial-scale=
+00000520: 302e 392c 206d 6178 696d 756d 2d73 6361  0.9, maximum-sca
+00000530: 6c65 3d30 2e39 223e 0a0a 2020 3c2f 6865  le=0.9">..  </he
+00000540: 6164 3e0a 2020 3c62 6f64 7920 726f 6c65  ad>.  <body role
+00000550: 3d22 646f 6375 6d65 6e74 223e 0a3c 6469  ="document">.<di
+00000560: 7620 7374 796c 653d 2262 6163 6b67 726f  v style="backgro
+00000570: 756e 642d 636f 6c6f 723a 2077 6869 7465  und-color: white
+00000580: 3b20 7465 7874 2d61 6c69 676e 3a20 6c65  ; text-align: le
+00000590: 6674 3b20 7061 6464 696e 673a 2035 7078  ft; padding: 5px
+000005a0: 2035 7078 2032 7078 2031 3570 7822 3e0a   5px 2px 15px">.
+000005b0: 3c61 2068 7265 663d 2268 7474 703a 2f2f  <a href="http://
+000005c0: 7777 772e 6d79 6864 6c2e 6f72 6722 3e0a  www.myhdl.org">.
+000005d0: 2020 2020 3c69 6d67 2073 7263 3d22 2e2e      <img src="..
+000005e0: 2f5f 7374 6174 6963 2f6d 7968 646c 5f6c  /_static/myhdl_l
+000005f0: 6f67 6f5f 6865 6164 6572 2e70 6e67 2220  ogo_header.png" 
+00000600: 626f 7264 6572 3d30 2061 6c74 3d22 4d79  border=0 alt="My
+00000610: 4844 4c22 202f 3e0a 3c2f 613e 0a3c 2f64  HDL" />.</a>.</d
+00000620: 6976 3e0a 0a0a 2020 2020 2020 3c64 6976  iv>...      <div
+00000630: 2063 6c61 7373 3d22 7370 6869 6e78 7369   class="sphinxsi
+00000640: 6465 6261 7222 2072 6f6c 653d 226e 6176  debar" role="nav
+00000650: 6967 6174 696f 6e22 2061 7269 612d 6c61  igation" aria-la
+00000660: 6265 6c3d 226d 6169 6e20 6e61 7669 6761  bel="main naviga
+00000670: 7469 6f6e 223e 0a20 2020 2020 2020 203c  tion">.        <
+00000680: 6469 7620 636c 6173 733d 2273 7068 696e  div class="sphin
+00000690: 7873 6964 6562 6172 7772 6170 7065 7222  xsidebarwrapper"
+000006a0: 3e0a 2020 3c68 333e 3c61 2068 7265 663d  >.  <h3><a href=
+000006b0: 222e 2e2f 696e 6465 782e 6874 6d6c 223e  "../index.html">
+000006c0: 5461 626c 6520 4f66 2043 6f6e 7465 6e74  Table Of Content
+000006d0: 733c 2f61 3e3c 2f68 333e 0a20 203c 756c  s</a></h3>.  <ul
+000006e0: 3e0a 3c6c 693e 3c61 2063 6c61 7373 3d22  >.<li><a class="
+000006f0: 7265 6665 7265 6e63 6520 696e 7465 726e  reference intern
+00000700: 616c 2220 6872 6566 3d22 2322 3e52 544c  al" href="#">RTL
+00000710: 206d 6f64 656c 696e 673c 2f61 3e3c 756c   modeling</a><ul
+00000720: 3e0a 3c6c 693e 3c61 2063 6c61 7373 3d22  >.<li><a class="
+00000730: 7265 6665 7265 6e63 6520 696e 7465 726e  reference intern
+00000740: 616c 2220 6872 6566 3d22 2369 6e74 726f  al" href="#intro
+00000750: 6475 6374 696f 6e22 3e49 6e74 726f 6475  duction">Introdu
+00000760: 6374 696f 6e3c 2f61 3e3c 2f6c 693e 0a3c  ction</a></li>.<
+00000770: 6c69 3e3c 6120 636c 6173 733d 2272 6566  li><a class="ref
+00000780: 6572 656e 6365 2069 6e74 6572 6e61 6c22  erence internal"
+00000790: 2068 7265 663d 2223 636f 6d62 696e 6174   href="#combinat
+000007a0: 6f72 6961 6c2d 6c6f 6769 6322 3e43 6f6d  orial-logic">Com
+000007b0: 6269 6e61 746f 7269 616c 206c 6f67 6963  binatorial logic
+000007c0: 3c2f 613e 3c75 6c3e 0a3c 6c69 3e3c 6120  </a><ul>.<li><a 
+000007d0: 636c 6173 733d 2272 6566 6572 656e 6365  class="reference
+000007e0: 2069 6e74 6572 6e61 6c22 2068 7265 663d   internal" href=
+000007f0: 2223 7465 6d70 6c61 7465 223e 5465 6d70  "#template">Temp
+00000800: 6c61 7465 3c2f 613e 3c2f 6c69 3e0a 3c6c  late</a></li>.<l
+00000810: 693e 3c61 2063 6c61 7373 3d22 7265 6665  i><a class="refe
+00000820: 7265 6e63 6520 696e 7465 726e 616c 2220  rence internal" 
+00000830: 6872 6566 3d22 2365 7861 6d70 6c65 223e  href="#example">
+00000840: 4578 616d 706c 653c 2f61 3e3c 2f6c 693e  Example</a></li>
+00000850: 0a3c 2f75 6c3e 0a3c 2f6c 693e 0a3c 6c69  .</ul>.</li>.<li
+00000860: 3e3c 6120 636c 6173 733d 2272 6566 6572  ><a class="refer
+00000870: 656e 6365 2069 6e74 6572 6e61 6c22 2068  ence internal" h
+00000880: 7265 663d 2223 7365 7175 656e 7469 616c  ref="#sequential
+00000890: 2d6c 6f67 6963 223e 5365 7175 656e 7469  -logic">Sequenti
+000008a0: 616c 206c 6f67 6963 3c2f 613e 3c75 6c3e  al logic</a><ul>
+000008b0: 0a3c 6c69 3e3c 6120 636c 6173 733d 2272  .<li><a class="r
+000008c0: 6566 6572 656e 6365 2069 6e74 6572 6e61  eference interna
+000008d0: 6c22 2068 7265 663d 2223 6d6f 6465 6c2d  l" href="#model-
+000008e0: 7365 712d 7465 6d70 6c22 3e54 656d 706c  seq-templ">Templ
+000008f0: 6174 653c 2f61 3e3c 2f6c 693e 0a3c 6c69  ate</a></li>.<li
+00000900: 3e3c 6120 636c 6173 733d 2272 6566 6572  ><a class="refer
+00000910: 656e 6365 2069 6e74 6572 6e61 6c22 2068  ence internal" h
+00000920: 7265 663d 2223 6d6f 6465 6c2d 7365 712d  ref="#model-seq-
+00000930: 6578 223e 4578 616d 706c 653c 2f61 3e3c  ex">Example</a><
+00000940: 2f6c 693e 0a3c 6c69 3e3c 6120 636c 6173  /li>.<li><a clas
+00000950: 733d 2272 6566 6572 656e 6365 2069 6e74  s="reference int
+00000960: 6572 6e61 6c22 2068 7265 663d 2223 616c  ernal" href="#al
+00000970: 7465 726e 6174 6976 652d 7465 6d70 6c61  ternative-templa
+00000980: 7465 223e 416c 7465 726e 6174 6976 6520  te">Alternative 
+00000990: 7465 6d70 6c61 7465 3c2f 613e 3c2f 6c69  template</a></li
+000009a0: 3e0a 3c2f 756c 3e0a 3c2f 6c69 3e0a 3c6c  >.</ul>.</li>.<l
+000009b0: 693e 3c61 2063 6c61 7373 3d22 7265 6665  i><a class="refe
+000009c0: 7265 6e63 6520 696e 7465 726e 616c 2220  rence internal" 
+000009d0: 6872 6566 3d22 2366 696e 6974 652d 7374  href="#finite-st
+000009e0: 6174 652d 6d61 6368 696e 652d 6d6f 6465  ate-machine-mode
+000009f0: 6c69 6e67 223e 4669 6e69 7465 2053 7461  ling">Finite Sta
+00000a00: 7465 204d 6163 6869 6e65 206d 6f64 656c  te Machine model
+00000a10: 696e 673c 2f61 3e3c 2f6c 693e 0a3c 2f75  ing</a></li>.</u
+00000a20: 6c3e 0a3c 2f6c 693e 0a3c 2f75 6c3e 0a3c  l>.</li>.</ul>.<
+00000a30: 6469 7620 636c 6173 733d 2272 656c 6174  div class="relat
+00000a40: 696f 6e73 223e 0a3c 6833 3e52 656c 6174  ions">.<h3>Relat
+00000a50: 6564 2054 6f70 6963 733c 2f68 333e 0a3c  ed Topics</h3>.<
+00000a60: 756c 3e0a 2020 3c6c 693e 3c61 2068 7265  ul>.  <li><a hre
+00000a70: 663d 222e 2e2f 696e 6465 782e 6874 6d6c  f="../index.html
+00000a80: 223e 446f 6375 6d65 6e74 6174 696f 6e20  ">Documentation 
+00000a90: 6f76 6572 7669 6577 3c2f 613e 3c75 6c3e  overview</a><ul>
+00000aa0: 0a20 203c 6c69 3e3c 6120 6872 6566 3d22  .  <li><a href="
+00000ab0: 696e 6465 782e 6874 6d6c 223e 5468 6520  index.html">The 
+00000ac0: 4d79 4844 4c20 6d61 6e75 616c 3c2f 613e  MyHDL manual</a>
+00000ad0: 3c75 6c3e 0a20 2020 2020 203c 6c69 3e50  <ul>.      <li>P
+00000ae0: 7265 7669 6f75 733a 203c 6120 6872 6566  revious: <a href
+00000af0: 3d22 7374 7275 6374 7572 652e 6874 6d6c  ="structure.html
+00000b00: 2220 7469 746c 653d 2270 7265 7669 6f75  " title="previou
+00000b10: 7320 6368 6170 7465 7222 3e53 7472 7563  s chapter">Struc
+00000b20: 7475 7261 6c20 6d6f 6465 6c69 6e67 3c2f  tural modeling</
+00000b30: 613e 3c2f 6c69 3e0a 2020 2020 2020 3c6c  a></li>.      <l
+00000b40: 693e 4e65 7874 3a20 3c61 2068 7265 663d  i>Next: <a href=
+00000b50: 2268 6967 686c 6576 656c 2e68 746d 6c22  "highlevel.html"
+00000b60: 2074 6974 6c65 3d22 6e65 7874 2063 6861   title="next cha
+00000b70: 7074 6572 223e 4869 6768 206c 6576 656c  pter">High level
+00000b80: 206d 6f64 656c 696e 673c 2f61 3e3c 2f6c   modeling</a></l
+00000b90: 693e 0a20 203c 2f75 6c3e 3c2f 6c69 3e0a  i>.  </ul></li>.
+00000ba0: 2020 3c2f 756c 3e3c 2f6c 693e 0a3c 2f75    </ul></li>.</u
+00000bb0: 6c3e 0a3c 2f64 6976 3e0a 2020 3c64 6976  l>.</div>.  <div
+00000bc0: 2072 6f6c 653d 226e 6f74 6522 2061 7269   role="note" ari
+00000bd0: 612d 6c61 6265 6c3d 2273 6f75 7263 6520  a-label="source 
+00000be0: 6c69 6e6b 223e 0a20 2020 203c 6833 3e54  link">.    <h3>T
+00000bf0: 6869 7320 5061 6765 3c2f 6833 3e0a 2020  his Page</h3>.  
+00000c00: 2020 3c75 6c20 636c 6173 733d 2274 6869    <ul class="thi
+00000c10: 732d 7061 6765 2d6d 656e 7522 3e0a 2020  s-page-menu">.  
+00000c20: 2020 2020 3c6c 693e 3c61 2068 7265 663d      <li><a href=
+00000c30: 222e 2e2f 5f73 6f75 7263 6573 2f6d 616e  "../_sources/man
+00000c40: 7561 6c2f 7274 6c2e 7478 7422 0a20 2020  ual/rtl.txt".   
+00000c50: 2020 2020 2020 2020 2072 656c 3d22 6e6f           rel="no
+00000c60: 666f 6c6c 6f77 223e 5368 6f77 2053 6f75  follow">Show Sou
+00000c70: 7263 653c 2f61 3e3c 2f6c 693e 0a20 2020  rce</a></li>.   
+00000c80: 203c 2f75 6c3e 0a20 2020 3c2f 6469 763e   </ul>.   </div>
+00000c90: 0a3c 6469 7620 6964 3d22 7365 6172 6368  .<div id="search
+00000ca0: 626f 7822 2073 7479 6c65 3d22 6469 7370  box" style="disp
+00000cb0: 6c61 793a 206e 6f6e 6522 2072 6f6c 653d  lay: none" role=
+00000cc0: 2273 6561 7263 6822 3e0a 2020 3c68 333e  "search">.  <h3>
+00000cd0: 5175 6963 6b20 7365 6172 6368 3c2f 6833  Quick search</h3
+00000ce0: 3e0a 2020 2020 3c66 6f72 6d20 636c 6173  >.    <form clas
+00000cf0: 733d 2273 6561 7263 6822 2061 6374 696f  s="search" actio
+00000d00: 6e3d 222e 2e2f 7365 6172 6368 2e68 746d  n="../search.htm
+00000d10: 6c22 206d 6574 686f 643d 2267 6574 223e  l" method="get">
+00000d20: 0a20 2020 2020 203c 696e 7075 7420 7479  .      <input ty
+00000d30: 7065 3d22 7465 7874 2220 6e61 6d65 3d22  pe="text" name="
+00000d40: 7122 202f 3e0a 2020 2020 2020 3c69 6e70  q" />.      <inp
+00000d50: 7574 2074 7970 653d 2273 7562 6d69 7422  ut type="submit"
+00000d60: 2076 616c 7565 3d22 476f 2220 2f3e 0a20   value="Go" />. 
+00000d70: 2020 2020 203c 696e 7075 7420 7479 7065       <input type
+00000d80: 3d22 6869 6464 656e 2220 6e61 6d65 3d22  ="hidden" name="
+00000d90: 6368 6563 6b5f 6b65 7977 6f72 6473 2220  check_keywords" 
+00000da0: 7661 6c75 653d 2279 6573 2220 2f3e 0a20  value="yes" />. 
+00000db0: 2020 2020 203c 696e 7075 7420 7479 7065       <input type
+00000dc0: 3d22 6869 6464 656e 2220 6e61 6d65 3d22  ="hidden" name="
+00000dd0: 6172 6561 2220 7661 6c75 653d 2264 6566  area" value="def
+00000de0: 6175 6c74 2220 2f3e 0a20 2020 203c 2f66  ault" />.    </f
+00000df0: 6f72 6d3e 0a20 2020 203c 7020 636c 6173  orm>.    <p clas
+00000e00: 733d 2273 6561 7263 6874 6970 2220 7374  s="searchtip" st
+00000e10: 796c 653d 2266 6f6e 742d 7369 7a65 3a20  yle="font-size: 
+00000e20: 3930 2522 3e0a 2020 2020 456e 7465 7220  90%">.    Enter 
+00000e30: 7365 6172 6368 2074 6572 6d73 206f 7220  search terms or 
+00000e40: 6120 6d6f 6475 6c65 2c20 636c 6173 7320  a module, class 
+00000e50: 6f72 2066 756e 6374 696f 6e20 6e61 6d65  or function name
+00000e60: 2e0a 2020 2020 3c2f 703e 0a3c 2f64 6976  ..    </p>.</div
+00000e70: 3e0a 3c73 6372 6970 7420 7479 7065 3d22  >.<script type="
+00000e80: 7465 7874 2f6a 6176 6173 6372 6970 7422  text/javascript"
+00000e90: 3e24 2827 2373 6561 7263 6862 6f78 2729  >$('#searchbox')
+00000ea0: 2e73 686f 7728 3029 3b3c 2f73 6372 6970  .show(0);</scrip
+00000eb0: 743e 0a20 2020 2020 2020 203c 2f64 6976  t>.        </div
+00000ec0: 3e0a 2020 2020 2020 3c2f 6469 763e 0a0a  >.      </div>..
+00000ed0: 2020 2020 3c64 6976 2063 6c61 7373 3d22      <div class="
+00000ee0: 646f 6375 6d65 6e74 223e 0a20 2020 2020  document">.     
+00000ef0: 203c 6469 7620 636c 6173 733d 2264 6f63   <div class="doc
+00000f00: 756d 656e 7477 7261 7070 6572 223e 0a20  umentwrapper">. 
+00000f10: 2020 2020 2020 203c 6469 7620 636c 6173         <div clas
+00000f20: 733d 2262 6f64 7977 7261 7070 6572 223e  s="bodywrapper">
+00000f30: 0a20 2020 2020 2020 2020 203c 6469 7620  .          <div 
+00000f40: 636c 6173 733d 2262 6f64 7922 2072 6f6c  class="body" rol
+00000f50: 653d 226d 6169 6e22 3e0a 2020 2020 2020  e="main">.      
+00000f60: 2020 2020 2020 0a20 203c 6469 7620 636c        .  <div cl
+00000f70: 6173 733d 2273 6563 7469 6f6e 2220 6964  ass="section" id
+00000f80: 3d22 7274 6c2d 6d6f 6465 6c69 6e67 223e  ="rtl-modeling">
+00000f90: 0a3c 7370 616e 2069 643d 226d 6f64 656c  .<span id="model
+00000fa0: 2d72 746c 223e 3c2f 7370 616e 3e3c 6831  -rtl"></span><h1
+00000fb0: 3e52 544c 206d 6f64 656c 696e 673c 6120  >RTL modeling<a 
+00000fc0: 636c 6173 733d 2268 6561 6465 726c 696e  class="headerlin
+00000fd0: 6b22 2068 7265 663d 2223 7274 6c2d 6d6f  k" href="#rtl-mo
+00000fe0: 6465 6c69 6e67 2220 7469 746c 653d 2250  deling" title="P
+00000ff0: 6572 6d61 6c69 6e6b 2074 6f20 7468 6973  ermalink to this
+00001000: 2068 6561 646c 696e 6522 3ec2 b63c 2f61   headline">..</a
+00001010: 3e3c 2f68 313e 0a3c 6469 7620 636c 6173  ></h1>.<div clas
+00001020: 733d 2273 6563 7469 6f6e 2220 6964 3d22  s="section" id="
+00001030: 696e 7472 6f64 7563 7469 6f6e 223e 0a3c  introduction">.<
+00001040: 6832 3e49 6e74 726f 6475 6374 696f 6e3c  h2>Introduction<
+00001050: 6120 636c 6173 733d 2268 6561 6465 726c  a class="headerl
+00001060: 696e 6b22 2068 7265 663d 2223 696e 7472  ink" href="#intr
+00001070: 6f64 7563 7469 6f6e 2220 7469 746c 653d  oduction" title=
+00001080: 2250 6572 6d61 6c69 6e6b 2074 6f20 7468  "Permalink to th
+00001090: 6973 2068 6561 646c 696e 6522 3ec2 b63c  is headline">..<
+000010a0: 2f61 3e3c 2f68 323e 0a3c 7020 6964 3d22  /a></h2>.<p id="
+000010b0: 696e 6465 782d 3022 3e52 544c 2028 5265  index-0">RTL (Re
+000010c0: 6769 7374 6572 2054 7261 6e73 6665 7220  gister Transfer 
+000010d0: 4c65 7665 6c29 2069 7320 6120 6d6f 6465  Level) is a mode
+000010e0: 6c69 6e67 2061 6273 7472 6163 7469 6f6e  ling abstraction
+000010f0: 206c 6576 656c 2074 6861 740a 6973 2074   level that.is t
+00001100: 7970 6963 616c 6c79 2075 7365 6420 746f  ypically used to
+00001110: 2077 7269 7465 2073 796e 7468 6573 697a   write synthesiz
+00001120: 6162 6c65 206d 6f64 656c 732e 0a3c 656d  able models..<em
+00001130: 2063 6c61 7373 3d22 6466 6e22 3e53 796e   class="dfn">Syn
+00001140: 7468 6573 6973 3c2f 656d 3e20 7265 6665  thesis</em> refe
+00001150: 7273 2074 6f20 7468 6520 7072 6f63 6573  rs to the proces
+00001160: 7320 6279 2077 6869 6368 2061 6e20 4844  s by which an HD
+00001170: 4c20 6465 7363 7269 7074 696f 6e0a 6973  L description.is
+00001180: 2061 7574 6f6d 6174 6963 616c 6c79 2063   automatically c
+00001190: 6f6d 7069 6c65 6420 696e 746f 2061 6e20  ompiled into an 
+000011a0: 696d 706c 656d 656e 7461 7469 6f6e 2066  implementation f
+000011b0: 6f72 2061 6e20 4153 4943 206f 7220 4650  or an ASIC or FP
+000011c0: 4741 2e0a 5468 6973 2063 6861 7074 6572  GA..This chapter
+000011d0: 2064 6573 6372 6962 6573 2068 6f77 204d   describes how M
+000011e0: 7948 444c 2073 7570 706f 7274 7320 6974  yHDL supports it
+000011f0: 2e3c 2f70 3e0a 3c2f 6469 763e 0a3c 6469  .</p>.</div>.<di
+00001200: 7620 636c 6173 733d 2273 6563 7469 6f6e  v class="section
+00001210: 2220 6964 3d22 636f 6d62 696e 6174 6f72  " id="combinator
+00001220: 6961 6c2d 6c6f 6769 6322 3e0a 3c73 7061  ial-logic">.<spa
+00001230: 6e20 6964 3d22 6d6f 6465 6c2d 636f 6d62  n id="model-comb
+00001240: 223e 3c2f 7370 616e 3e3c 6832 3e43 6f6d  "></span><h2>Com
+00001250: 6269 6e61 746f 7269 616c 206c 6f67 6963  binatorial logic
+00001260: 3c61 2063 6c61 7373 3d22 6865 6164 6572  <a class="header
+00001270: 6c69 6e6b 2220 6872 6566 3d22 2363 6f6d  link" href="#com
+00001280: 6269 6e61 746f 7269 616c 2d6c 6f67 6963  binatorial-logic
+00001290: 2220 7469 746c 653d 2250 6572 6d61 6c69  " title="Permali
+000012a0: 6e6b 2074 6f20 7468 6973 2068 6561 646c  nk to this headl
+000012b0: 696e 6522 3ec2 b63c 2f61 3e3c 2f68 323e  ine">..</a></h2>
+000012c0: 0a3c 6469 7620 636c 6173 733d 2273 6563  .<div class="sec
+000012d0: 7469 6f6e 2220 6964 3d22 7465 6d70 6c61  tion" id="templa
+000012e0: 7465 223e 0a3c 7370 616e 2069 643d 226d  te">.<span id="m
+000012f0: 6f64 656c 2d63 6f6d 622d 7465 6d70 6c22  odel-comb-templ"
+00001300: 3e3c 2f73 7061 6e3e 3c73 7061 6e20 6964  ></span><span id
+00001310: 3d22 696e 6465 782d 3122 3e3c 2f73 7061  ="index-1"></spa
+00001320: 6e3e 3c68 333e 5465 6d70 6c61 7465 3c61  n><h3>Template<a
+00001330: 2063 6c61 7373 3d22 6865 6164 6572 6c69   class="headerli
+00001340: 6e6b 2220 6872 6566 3d22 2374 656d 706c  nk" href="#templ
+00001350: 6174 6522 2074 6974 6c65 3d22 5065 726d  ate" title="Perm
+00001360: 616c 696e 6b20 746f 2074 6869 7320 6865  alink to this he
+00001370: 6164 6c69 6e65 223e c2b6 3c2f 613e 3c2f  adline">..</a></
+00001380: 6833 3e0a 3c70 3e43 6f6d 6269 6e61 746f  h3>.<p>Combinato
+00001390: 7269 616c 206c 6f67 6963 2069 7320 6465  rial logic is de
+000013a0: 7363 7269 6265 6420 7769 7468 2061 2063  scribed with a c
+000013b0: 6f64 6520 7061 7474 6572 6e20 6173 2066  ode pattern as f
+000013c0: 6f6c 6c6f 7773 3a3c 2f70 3e0a 3c64 6976  ollows:</p>.<div
+000013d0: 2063 6c61 7373 3d22 6869 6768 6c69 6768   class="highligh
+000013e0: 742d 7079 7468 6f6e 223e 3c64 6976 2063  t-python"><div c
+000013f0: 6c61 7373 3d22 6869 6768 6c69 6768 7422  lass="highlight"
+00001400: 3e3c 7072 653e 6465 6620 746f 7028 266c  ><pre>def top(&l
+00001410: 743b 7061 7261 6d65 7465 7273 2667 743b  t;parameters&gt;
+00001420: 293a 0a20 2020 202e 2e2e 0a20 2020 2040  ):.    ....    @
+00001430: 616c 7761 7973 5f63 6f6d 620a 2020 2020  always_comb.    
+00001440: 6465 6620 636f 6d62 4c6f 6769 6328 293a  def combLogic():
+00001450: 0a20 2020 2020 2020 2026 6c74 3b66 756e  .        &lt;fun
+00001460: 6374 696f 6e61 6c20 636f 6465 2667 743b  ctional code&gt;
+00001470: 0a20 2020 202e 2e2e 0a20 2020 2072 6574  .    ....    ret
+00001480: 7572 6e20 636f 6d62 4c6f 6769 632c 202e  urn combLogic, .
+00001490: 2e2e 0a3c 2f70 7265 3e3c 2f64 6976 3e0a  ...</pre></div>.
+000014a0: 3c2f 6469 763e 0a3c 703e 5468 6520 3c61  </div>.<p>The <a
+000014b0: 2063 6c61 7373 3d22 7265 6665 7265 6e63   class="referenc
+000014c0: 6520 696e 7465 726e 616c 2220 6872 6566  e internal" href
+000014d0: 3d22 7265 6665 7265 6e63 652e 6874 6d6c  ="reference.html
+000014e0: 236d 7968 646c 2e61 6c77 6179 735f 636f  #myhdl.always_co
+000014f0: 6d62 2220 7469 746c 653d 226d 7968 646c  mb" title="myhdl
+00001500: 2e61 6c77 6179 735f 636f 6d62 223e 3c63  .always_comb"><c
+00001510: 6f64 6520 636c 6173 733d 2278 7265 6620  ode class="xref 
+00001520: 7079 2070 792d 6675 6e63 2064 6f63 7574  py py-func docut
+00001530: 696c 7320 6c69 7465 7261 6c22 3e3c 7370  ils literal"><sp
+00001540: 616e 2063 6c61 7373 3d22 7072 6522 3e61  an class="pre">a
+00001550: 6c77 6179 735f 636f 6d62 2829 3c2f 7370  lways_comb()</sp
+00001560: 616e 3e3c 2f63 6f64 653e 3c2f 613e 2064  an></code></a> d
+00001570: 6563 6f72 6174 6f72 2064 6573 6372 6962  ecorator describ
+00001580: 6573 2063 6f6d 6269 6e61 746f 7269 616c  es combinatorial
+00001590: 206c 6f67 6963 2e20 203c 6120 636c 6173   logic.  <a clas
+000015a0: 733d 2266 6f6f 746e 6f74 652d 7265 6665  s="footnote-refe
+000015b0: 7265 6e63 6522 2068 7265 663d 2223 6964  rence" href="#id
+000015c0: 3522 2069 643d 2269 6431 223e 5b31 5d3c  5" id="id1">[1]<
+000015d0: 2f61 3e2e 2054 6865 0a64 6563 6f72 6174  /a>. The.decorat
+000015e0: 6564 2066 756e 6374 696f 6e20 6973 2061  ed function is a
+000015f0: 206c 6f63 616c 2066 756e 6374 696f 6e20   local function 
+00001600: 7468 6174 2073 7065 6369 6669 6573 2077  that specifies w
+00001610: 6861 7420 6861 7070 656e 7320 7768 656e  hat happens when
+00001620: 206f 6e65 206f 660a 7468 6520 696e 7075   one of.the inpu
+00001630: 7420 7369 676e 616c 7320 6f66 2074 6865  t signals of the
+00001640: 206c 6f67 6963 2063 6861 6e67 6573 2e20   logic changes. 
+00001650: 2054 6865 203c 6120 636c 6173 733d 2272   The <a class="r
+00001660: 6566 6572 656e 6365 2069 6e74 6572 6e61  eference interna
+00001670: 6c22 2068 7265 663d 2272 6566 6572 656e  l" href="referen
+00001680: 6365 2e68 746d 6c23 6d79 6864 6c2e 616c  ce.html#myhdl.al
+00001690: 7761 7973 5f63 6f6d 6222 2074 6974 6c65  ways_comb" title
+000016a0: 3d22 6d79 6864 6c2e 616c 7761 7973 5f63  ="myhdl.always_c
+000016b0: 6f6d 6222 3e3c 636f 6465 2063 6c61 7373  omb"><code class
+000016c0: 3d22 7872 6566 2070 7920 7079 2d66 756e  ="xref py py-fun
+000016d0: 6320 646f 6375 7469 6c73 206c 6974 6572  c docutils liter
+000016e0: 616c 223e 3c73 7061 6e20 636c 6173 733d  al"><span class=
+000016f0: 2270 7265 223e 616c 7761 7973 5f63 6f6d  "pre">always_com
+00001700: 6228 293c 2f73 7061 6e3e 3c2f 636f 6465  b()</span></code
+00001710: 3e3c 2f61 3e20 6465 636f 7261 746f 720a  ></a> decorator.
+00001720: 696e 6665 7273 2074 6865 2069 6e70 7574  infers the input
+00001730: 2073 6967 6e61 6c73 2061 7574 6f6d 6174   signals automat
+00001740: 6963 616c 6c79 2e20 4974 2072 6574 7572  ically. It retur
+00001750: 6e73 2061 2067 656e 6572 6174 6f72 2074  ns a generator t
+00001760: 6861 7420 6973 2073 656e 7369 7469 7665  hat is sensitive
+00001770: 0a74 6f20 616c 6c20 696e 7075 7473 2c20  .to all inputs, 
+00001780: 616e 6420 7468 6174 2065 7865 6375 7465  and that execute
+00001790: 7320 7468 6520 6675 6e63 7469 6f6e 2077  s the function w
+000017a0: 6865 6e65 7665 7220 616e 2069 6e70 7574  henever an input
+000017b0: 2063 6861 6e67 6573 2e3c 2f70 3e0a 3c2f   changes.</p>.</
+000017c0: 6469 763e 0a3c 6469 7620 636c 6173 733d  div>.<div class=
+000017d0: 2273 6563 7469 6f6e 2220 6964 3d22 6578  "section" id="ex
+000017e0: 616d 706c 6522 3e0a 3c73 7061 6e20 6964  ample">.<span id
+000017f0: 3d22 6d6f 6465 6c2d 636f 6d62 2d65 7822  ="model-comb-ex"
+00001800: 3e3c 2f73 7061 6e3e 3c68 333e 4578 616d  ></span><h3>Exam
+00001810: 706c 653c 6120 636c 6173 733d 2268 6561  ple<a class="hea
+00001820: 6465 726c 696e 6b22 2068 7265 663d 2223  derlink" href="#
+00001830: 6578 616d 706c 6522 2074 6974 6c65 3d22  example" title="
+00001840: 5065 726d 616c 696e 6b20 746f 2074 6869  Permalink to thi
+00001850: 7320 6865 6164 6c69 6e65 223e c2b6 3c2f  s headline">..</
+00001860: 613e 3c2f 6833 3e0a 3c70 3e54 6865 2066  a></h3>.<p>The f
+00001870: 6f6c 6c6f 7769 6e67 2069 7320 616e 2065  ollowing is an e
+00001880: 7861 6d70 6c65 206f 6620 6120 636f 6d62  xample of a comb
+00001890: 696e 6174 6f72 6961 6c20 6d75 6c74 6970  inatorial multip
+000018a0: 6c65 7865 723c 2f70 3e0a 3c64 6976 2063  lexer</p>.<div c
+000018b0: 6c61 7373 3d22 6869 6768 6c69 6768 742d  lass="highlight-
+000018c0: 7079 7468 6f6e 223e 3c64 6976 2063 6c61  python"><div cla
+000018d0: 7373 3d22 6869 6768 6c69 6768 7422 3e3c  ss="highlight"><
+000018e0: 7072 653e 3c73 7061 6e20 636c 6173 733d  pre><span class=
+000018f0: 226b 6e22 3e66 726f 6d3c 2f73 7061 6e3e  "kn">from</span>
+00001900: 203c 7370 616e 2063 6c61 7373 3d22 6e6e   <span class="nn
+00001910: 223e 6d79 6864 6c3c 2f73 7061 6e3e 203c  ">myhdl</span> <
+00001920: 7370 616e 2063 6c61 7373 3d22 6b6e 223e  span class="kn">
+00001930: 696d 706f 7274 3c2f 7370 616e 3e20 3c73  import</span> <s
+00001940: 7061 6e20 636c 6173 733d 226e 223e 5369  pan class="n">Si
+00001950: 676e 616c 3c2f 7370 616e 3e3c 7370 616e  gnal</span><span
+00001960: 2063 6c61 7373 3d22 7022 3e2c 3c2f 7370   class="p">,</sp
+00001970: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00001980: 226e 223e 5369 6d75 6c61 7469 6f6e 3c2f  "n">Simulation</
+00001990: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+000019a0: 3d22 7022 3e2c 3c2f 7370 616e 3e20 3c73  ="p">,</span> <s
+000019b0: 7061 6e20 636c 6173 733d 226e 223e 6465  pan class="n">de
+000019c0: 6c61 793c 2f73 7061 6e3e 3c73 7061 6e20  lay</span><span 
+000019d0: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
+000019e0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000019f0: 6e22 3e61 6c77 6179 735f 636f 6d62 3c2f  n">always_comb</
+00001a00: 7370 616e 3e0a 0a3c 7370 616e 2063 6c61  span>..<span cla
+00001a10: 7373 3d22 6b22 3e64 6566 3c2f 7370 616e  ss="k">def</span
+00001a20: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+00001a30: 6622 3e4d 7578 3c2f 7370 616e 3e3c 7370  f">Mux</span><sp
+00001a40: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
+00001a50: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00001a60: 3d22 6e22 3e7a 3c2f 7370 616e 3e3c 7370  ="n">z</span><sp
+00001a70: 616e 2063 6c61 7373 3d22 7022 3e2c 3c2f  an class="p">,</
+00001a80: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00001a90: 733d 226e 223e 613c 2f73 7061 6e3e 3c73  s="n">a</span><s
+00001aa0: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
+00001ab0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00001ac0: 7373 3d22 6e22 3e62 3c2f 7370 616e 3e3c  ss="n">b</span><
+00001ad0: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
+00001ae0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00001af0: 6173 733d 226e 223e 7365 6c3c 2f73 7061  ass="n">sel</spa
+00001b00: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00001b10: 223e 293a 3c2f 7370 616e 3e0a 2020 2020  ">):</span>.    
+00001b20: 3c73 7061 6e20 636c 6173 733d 2273 6422  <span class="sd"
+00001b30: 3e26 7175 6f74 3b26 7175 6f74 3b26 7175  >&quot;&quot;&qu
+00001b40: 6f74 3b20 4d75 6c74 6970 6c65 7865 722e  ot; Multiplexer.
+00001b50: 3c2f 7370 616e 3e0a 0a3c 7370 616e 2063  </span>..<span c
+00001b60: 6c61 7373 3d22 7364 223e 2020 2020 7a20  lass="sd">    z 
+00001b70: 2d2d 206d 7578 206f 7574 7075 743c 2f73  -- mux output</s
+00001b80: 7061 6e3e 0a3c 7370 616e 2063 6c61 7373  pan>.<span class
+00001b90: 3d22 7364 223e 2020 2020 612c 2062 202d  ="sd">    a, b -
+00001ba0: 2d20 6461 7461 2069 6e70 7574 733c 2f73  - data inputs</s
+00001bb0: 7061 6e3e 0a3c 7370 616e 2063 6c61 7373  pan>.<span class
+00001bc0: 3d22 7364 223e 2020 2020 7365 6c20 2d2d  ="sd">    sel --
+00001bd0: 2063 6f6e 7472 6f6c 2069 6e70 7574 3a20   control input: 
+00001be0: 7365 6c65 6374 2061 2069 6620 6173 7365  select a if asse
+00001bf0: 7274 6564 2c20 6f74 6865 7277 6973 6520  rted, otherwise 
+00001c00: 623c 2f73 7061 6e3e 0a0a 3c73 7061 6e20  b</span>..<span 
+00001c10: 636c 6173 733d 2273 6422 3e20 2020 2026  class="sd">    &
+00001c20: 7175 6f74 3b26 7175 6f74 3b26 7175 6f74  quot;&quot;&quot
+00001c30: 3b3c 2f73 7061 6e3e 0a0a 2020 2020 3c73  ;</span>..    <s
+00001c40: 7061 6e20 636c 6173 733d 226e 6422 3e40  pan class="nd">@
+00001c50: 616c 7761 7973 5f63 6f6d 623c 2f73 7061  always_comb</spa
+00001c60: 6e3e 0a20 2020 203c 7370 616e 2063 6c61  n>.    <span cla
+00001c70: 7373 3d22 6b22 3e64 6566 3c2f 7370 616e  ss="k">def</span
+00001c80: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+00001c90: 6622 3e6d 7578 4c6f 6769 633c 2f73 7061  f">muxLogic</spa
+00001ca0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00001cb0: 223e 2829 3a3c 2f73 7061 6e3e 0a20 2020  ">():</span>.   
+00001cc0: 2020 2020 203c 7370 616e 2063 6c61 7373       <span class
+00001cd0: 3d22 6b22 3e69 663c 2f73 7061 6e3e 203c  ="k">if</span> <
+00001ce0: 7370 616e 2063 6c61 7373 3d22 6e22 3e73  span class="n">s
+00001cf0: 656c 3c2f 7370 616e 3e20 3c73 7061 6e20  el</span> <span 
+00001d00: 636c 6173 733d 226f 223e 3d3d 3c2f 7370  class="o">==</sp
+00001d10: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00001d20: 226d 6922 3e31 3c2f 7370 616e 3e3c 7370  "mi">1</span><sp
+00001d30: 616e 2063 6c61 7373 3d22 7022 3e3a 3c2f  an class="p">:</
+00001d40: 7370 616e 3e0a 2020 2020 2020 2020 2020  span>.          
+00001d50: 2020 3c73 7061 6e20 636c 6173 733d 226e    <span class="n
+00001d60: 223e 7a3c 2f73 7061 6e3e 3c73 7061 6e20  ">z</span><span 
+00001d70: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
+00001d80: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
+00001d90: 223e 6e65 7874 3c2f 7370 616e 3e20 3c73  ">next</span> <s
+00001da0: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
+00001db0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00001dc0: 7373 3d22 6e22 3e61 3c2f 7370 616e 3e0a  ss="n">a</span>.
+00001dd0: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
+00001de0: 6173 733d 226b 223e 656c 7365 3c2f 7370  ass="k">else</sp
+00001df0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00001e00: 7022 3e3a 3c2f 7370 616e 3e0a 2020 2020  p">:</span>.    
+00001e10: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
+00001e20: 6173 733d 226e 223e 7a3c 2f73 7061 6e3e  ass="n">z</span>
+00001e30: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00001e40: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
+00001e50: 6173 733d 226e 223e 6e65 7874 3c2f 7370  ass="n">next</sp
+00001e60: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00001e70: 226f 223e 3d3c 2f73 7061 6e3e 203c 7370  "o">=</span> <sp
+00001e80: 616e 2063 6c61 7373 3d22 6e22 3e62 3c2f  an class="n">b</
+00001e90: 7370 616e 3e0a 0a20 2020 203c 7370 616e  span>..    <span
+00001ea0: 2063 6c61 7373 3d22 6b22 3e72 6574 7572   class="k">retur
+00001eb0: 6e3c 2f73 7061 6e3e 203c 7370 616e 2063  n</span> <span c
+00001ec0: 6c61 7373 3d22 6e22 3e6d 7578 4c6f 6769  lass="n">muxLogi
+00001ed0: 633c 2f73 7061 6e3e 0a0a 3c73 7061 6e20  c</span>..<span 
+00001ee0: 636c 6173 733d 2263 223e 2320 4f6e 6365  class="c"># Once
+00001ef0: 2077 6526 2333 393b 7665 2063 7265 6174   we&#39;ve creat
+00001f00: 6564 2073 6f6d 6520 7369 676e 616c 732e  ed some signals.
+00001f10: 2e2e 3c2f 7370 616e 3e0a 3c73 7061 6e20  ..</span>.<span 
+00001f20: 636c 6173 733d 226e 223e 7a3c 2f73 7061  class="n">z</spa
+00001f30: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00001f40: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
+00001f50: 2063 6c61 7373 3d22 6e22 3e61 3c2f 7370   class="n">a</sp
+00001f60: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00001f70: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
+00001f80: 6e20 636c 6173 733d 226e 223e 623c 2f73  n class="n">b</s
+00001f90: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00001fa0: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
+00001fb0: 616e 2063 6c61 7373 3d22 6e22 3e73 656c  an class="n">sel
+00001fc0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00001fd0: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+00001fe0: 203c 7370 616e 2063 6c61 7373 3d22 7022   <span class="p"
+00001ff0: 3e5b 3c2f 7370 616e 3e3c 7370 616e 2063  >[</span><span c
+00002000: 6c61 7373 3d22 6e22 3e53 6967 6e61 6c3c  lass="n">Signal<
+00002010: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00002020: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
+00002030: 7061 6e20 636c 6173 733d 226e 223e 696e  pan class="n">in
+00002040: 7462 763c 2f73 7061 6e3e 3c73 7061 6e20  tbv</span><span 
+00002050: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
+00002060: 6e3e 3c73 7061 6e20 636c 6173 733d 226d  n><span class="m
+00002070: 6922 3e30 3c2f 7370 616e 3e3c 7370 616e  i">0</span><span
+00002080: 2063 6c61 7373 3d22 7022 3e29 293c 2f73   class="p">))</s
+00002090: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+000020a0: 3d22 6b22 3e66 6f72 3c2f 7370 616e 3e20  ="k">for</span> 
+000020b0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+000020c0: 693c 2f73 7061 6e3e 203c 7370 616e 2063  i</span> <span c
+000020d0: 6c61 7373 3d22 6f77 223e 696e 3c2f 7370  lass="ow">in</sp
+000020e0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+000020f0: 226e 6222 3e72 616e 6765 3c2f 7370 616e  "nb">range</span
+00002100: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00002110: 3e28 3c2f 7370 616e 3e3c 7370 616e 2063  >(</span><span c
+00002120: 6c61 7373 3d22 6d69 223e 343c 2f73 7061  lass="mi">4</spa
+00002130: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00002140: 223e 295d 3c2f 7370 616e 3e0a 0a3c 7370  ">)]</span>..<sp
+00002150: 616e 2063 6c61 7373 3d22 6322 3e23 202e  an class="c"># .
+00002160: 2e2e 6974 2063 616e 2062 6520 696e 7374  ..it can be inst
+00002170: 616e 7469 6174 6564 2061 7320 666f 6c6c  antiated as foll
+00002180: 6f77 733c 2f73 7061 6e3e 0a3c 7370 616e  ows</span>.<span
+00002190: 2063 6c61 7373 3d22 6e22 3e6d 7578 5f31   class="n">mux_1
+000021a0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+000021b0: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+000021c0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+000021d0: 3e4d 7578 3c2f 7370 616e 3e3c 7370 616e  >Mux</span><span
+000021e0: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
+000021f0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00002200: 6e22 3e7a 3c2f 7370 616e 3e3c 7370 616e  n">z</span><span
+00002210: 2063 6c61 7373 3d22 7022 3e2c 3c2f 7370   class="p">,</sp
+00002220: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00002230: 226e 223e 613c 2f73 7061 6e3e 3c73 7061  "n">a</span><spa
+00002240: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00002250: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00002260: 3d22 6e22 3e62 3c2f 7370 616e 3e3c 7370  ="n">b</span><sp
+00002270: 616e 2063 6c61 7373 3d22 7022 3e2c 3c2f  an class="p">,</
+00002280: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00002290: 733d 226e 223e 7365 6c3c 2f73 7061 6e3e  s="n">sel</span>
+000022a0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+000022b0: 293c 2f73 7061 6e3e 0a3c 2f70 7265 3e3c  )</span>.</pre><
+000022c0: 2f64 6976 3e0a 3c2f 6469 763e 0a3c 703e  /div>.</div>.<p>
+000022d0: 546f 2076 6572 6966 7920 6974 2c20 7765  To verify it, we
+000022e0: 2077 696c 6c20 7369 6d75 6c61 7465 2074   will simulate t
+000022f0: 6865 206c 6f67 6963 2077 6974 6820 736f  he logic with so
+00002300: 6d65 2072 616e 646f 6d20 7061 7474 6572  me random patter
+00002310: 6e73 2e20 5468 650a 3c63 6f64 6520 636c  ns. The.<code cl
+00002320: 6173 733d 2264 6f63 7574 696c 7320 6c69  ass="docutils li
+00002330: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
+00002340: 7373 3d22 7072 6522 3e72 616e 646f 6d3c  ss="pre">random<
+00002350: 2f73 7061 6e3e 3c2f 636f 6465 3e20 6d6f  /span></code> mo
+00002360: 6475 6c65 2069 6e20 5079 7468 6f6e 2623  dule in Python&#
+00002370: 3832 3137 3b73 2073 7461 6e64 6172 6420  8217;s standard 
+00002380: 6c69 6272 6172 7920 636f 6d65 7320 696e  library comes in
+00002390: 2068 616e 6479 2066 6f72 2073 7563 6820   handy for such 
+000023a0: 7075 7270 6f73 6573 2e0a 5468 6520 6675  purposes..The fu
+000023b0: 6e63 7469 6f6e 203c 636f 6465 2063 6c61  nction <code cla
+000023c0: 7373 3d22 646f 6375 7469 6c73 206c 6974  ss="docutils lit
+000023d0: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
+000023e0: 733d 2270 7265 223e 7261 6e64 7261 6e67  s="pre">randrang
+000023f0: 6528 6e29 3c2f 7370 616e 3e3c 2f63 6f64  e(n)</span></cod
+00002400: 653e 2072 6574 7572 6e73 2061 2072 616e  e> returns a ran
+00002410: 646f 6d20 6e61 7475 7261 6c20 696e 7465  dom natural inte
+00002420: 6765 7220 736d 616c 6c65 7220 7468 616e  ger smaller than
+00002430: 203c 656d 3e6e 3c2f 656d 3e2e 0a49 7420   <em>n</em>..It 
+00002440: 6973 2075 7365 6420 696e 2074 6865 2074  is used in the t
+00002450: 6573 7420 6265 6e63 6820 636f 6465 2074  est bench code t
+00002460: 6f20 7072 6f64 7563 6520 7261 6e64 6f6d  o produce random
+00002470: 2069 6e70 7574 2076 616c 7565 733c 2f70   input values</p
+00002480: 3e0a 3c64 6976 2063 6c61 7373 3d22 6869  >.<div class="hi
+00002490: 6768 6c69 6768 742d 7079 7468 6f6e 223e  ghlight-python">
+000024a0: 3c64 6976 2063 6c61 7373 3d22 6869 6768  <div class="high
+000024b0: 6c69 6768 7422 3e3c 7072 653e 3c73 7061  light"><pre><spa
+000024c0: 6e20 636c 6173 733d 226b 6e22 3e66 726f  n class="kn">fro
+000024d0: 6d3c 2f73 7061 6e3e 203c 7370 616e 2063  m</span> <span c
+000024e0: 6c61 7373 3d22 6e6e 223e 7261 6e64 6f6d  lass="nn">random
+000024f0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00002500: 6173 733d 226b 6e22 3e69 6d70 6f72 743c  ass="kn">import<
+00002510: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00002520: 7373 3d22 6e22 3e72 616e 6472 616e 6765  ss="n">randrange
+00002530: 3c2f 7370 616e 3e0a 0a3c 7370 616e 2063  </span>..<span c
+00002540: 6c61 7373 3d22 6b22 3e64 6566 3c2f 7370  lass="k">def</sp
+00002550: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00002560: 226e 6622 3e74 6573 743c 2f73 7061 6e3e  "nf">test</span>
+00002570: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00002580: 2829 3a3c 2f73 7061 6e3e 0a0a 2020 2020  ():</span>..    
+00002590: 3c73 7061 6e20 636c 6173 733d 226b 223e  <span class="k">
+000025a0: 7072 696e 743c 2f73 7061 6e3e 203c 7370  print</span> <sp
+000025b0: 616e 2063 6c61 7373 3d22 7322 3e26 7175  an class="s">&qu
+000025c0: 6f74 3b7a 2061 2062 2073 656c 2671 756f  ot;z a b sel&quo
+000025d0: 743b 3c2f 7370 616e 3e0a 2020 2020 3c73  t;</span>.    <s
+000025e0: 7061 6e20 636c 6173 733d 226b 223e 666f  pan class="k">fo
+000025f0: 723c 2f73 7061 6e3e 203c 7370 616e 2063  r</span> <span c
+00002600: 6c61 7373 3d22 6e22 3e69 3c2f 7370 616e  lass="n">i</span
+00002610: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
+00002620: 7722 3e69 6e3c 2f73 7061 6e3e 203c 7370  w">in</span> <sp
+00002630: 616e 2063 6c61 7373 3d22 6e62 223e 7261  an class="nb">ra
+00002640: 6e67 653c 2f73 7061 6e3e 3c73 7061 6e20  nge</span><span 
+00002650: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
+00002660: 6e3e 3c73 7061 6e20 636c 6173 733d 226d  n><span class="m
+00002670: 6922 3e38 3c2f 7370 616e 3e3c 7370 616e  i">8</span><span
+00002680: 2063 6c61 7373 3d22 7022 3e29 3a3c 2f73   class="p">):</s
+00002690: 7061 6e3e 0a20 2020 2020 2020 203c 7370  pan>.        <sp
+000026a0: 616e 2063 6c61 7373 3d22 6e22 3e61 3c2f  an class="n">a</
+000026b0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+000026c0: 3d22 6f22 3e2e 3c2f 7370 616e 3e3c 7370  ="o">.</span><sp
+000026d0: 616e 2063 6c61 7373 3d22 6e22 3e6e 6578  an class="n">nex
+000026e0: 743c 2f73 7061 6e3e 3c73 7061 6e20 636c  t</span><span cl
+000026f0: 6173 733d 2270 223e 2c3c 2f73 7061 6e3e  ass="p">,</span>
+00002700: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00002710: 3e62 3c2f 7370 616e 3e3c 7370 616e 2063  >b</span><span c
+00002720: 6c61 7373 3d22 6f22 3e2e 3c2f 7370 616e  lass="o">.</span
+00002730: 3e3c 7370 616e 2063 6c61 7373 3d22 6e22  ><span class="n"
+00002740: 3e6e 6578 743c 2f73 7061 6e3e 3c73 7061  >next</span><spa
+00002750: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00002760: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00002770: 3d22 6e22 3e73 656c 3c2f 7370 616e 3e3c  ="n">sel</span><
+00002780: 7370 616e 2063 6c61 7373 3d22 6f22 3e2e  span class="o">.
+00002790: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+000027a0: 7373 3d22 6e22 3e6e 6578 743c 2f73 7061  ss="n">next</spa
+000027b0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000027c0: 6f22 3e3d 3c2f 7370 616e 3e20 3c73 7061  o">=</span> <spa
+000027d0: 6e20 636c 6173 733d 226e 223e 7261 6e64  n class="n">rand
+000027e0: 7261 6e67 653c 2f73 7061 6e3e 3c73 7061  range</span><spa
+000027f0: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
+00002800: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00002810: 226d 6922 3e38 3c2f 7370 616e 3e3c 7370  "mi">8</span><sp
+00002820: 616e 2063 6c61 7373 3d22 7022 3e29 2c3c  an class="p">),<
+00002830: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00002840: 7373 3d22 6e22 3e72 616e 6472 616e 6765  ss="n">randrange
+00002850: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00002860: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
+00002870: 7370 616e 2063 6c61 7373 3d22 6d69 223e  span class="mi">
+00002880: 383c 2f73 7061 6e3e 3c73 7061 6e20 636c  8</span><span cl
+00002890: 6173 733d 2270 223e 292c 3c2f 7370 616e  ass="p">),</span
+000028a0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+000028b0: 223e 7261 6e64 7261 6e67 653c 2f73 7061  ">randrange</spa
+000028c0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+000028d0: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
+000028e0: 636c 6173 733d 226d 6922 3e32 3c2f 7370  class="mi">2</sp
+000028f0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00002900: 7022 3e29 3c2f 7370 616e 3e0a 2020 2020  p">)</span>.    
+00002910: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
+00002920: 226b 223e 7969 656c 643c 2f73 7061 6e3e  "k">yield</span>
+00002930: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00002940: 3e64 656c 6179 3c2f 7370 616e 3e3c 7370  >delay</span><sp
+00002950: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
+00002960: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00002970: 3d22 6d69 223e 3130 3c2f 7370 616e 3e3c  ="mi">10</span><
+00002980: 7370 616e 2063 6c61 7373 3d22 7022 3e29  span class="p">)
+00002990: 3c2f 7370 616e 3e0a 2020 2020 2020 2020  </span>.        
+000029a0: 3c73 7061 6e20 636c 6173 733d 226b 223e  <span class="k">
+000029b0: 7072 696e 743c 2f73 7061 6e3e 203c 7370  print</span> <sp
+000029c0: 616e 2063 6c61 7373 3d22 7322 3e26 7175  an class="s">&qu
+000029d0: 6f74 3b3c 2f73 7061 6e3e 3c73 7061 6e20  ot;</span><span 
+000029e0: 636c 6173 733d 2273 6922 3e25 733c 2f73  class="si">%s</s
+000029f0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00002a00: 2273 223e 203c 2f73 7061 6e3e 3c73 7061  "s"> </span><spa
+00002a10: 6e20 636c 6173 733d 2273 6922 3e25 733c  n class="si">%s<
+00002a20: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00002a30: 733d 2273 223e 203c 2f73 7061 6e3e 3c73  s="s"> </span><s
+00002a40: 7061 6e20 636c 6173 733d 2273 6922 3e25  pan class="si">%
+00002a50: 733c 2f73 7061 6e3e 3c73 7061 6e20 636c  s</span><span cl
+00002a60: 6173 733d 2273 223e 203c 2f73 7061 6e3e  ass="s"> </span>
+00002a70: 3c73 7061 6e20 636c 6173 733d 2273 6922  <span class="si"
+00002a80: 3e25 733c 2f73 7061 6e3e 3c73 7061 6e20  >%s</span><span 
+00002a90: 636c 6173 733d 2273 223e 2671 756f 743b  class="s">&quot;
+00002aa0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00002ab0: 6173 733d 226f 223e 253c 2f73 7061 6e3e  ass="o">%</span>
+00002ac0: 203c 7370 616e 2063 6c61 7373 3d22 7022   <span class="p"
+00002ad0: 3e28 3c2f 7370 616e 3e3c 7370 616e 2063  >(</span><span c
+00002ae0: 6c61 7373 3d22 6e22 3e7a 3c2f 7370 616e  lass="n">z</span
+00002af0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00002b00: 3e2c 3c2f 7370 616e 3e20 3c73 7061 6e20  >,</span> <span 
+00002b10: 636c 6173 733d 226e 223e 613c 2f73 7061  class="n">a</spa
+00002b20: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00002b30: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
+00002b40: 2063 6c61 7373 3d22 6e22 3e62 3c2f 7370   class="n">b</sp
+00002b50: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00002b60: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
+00002b70: 6e20 636c 6173 733d 226e 223e 7365 6c3c  n class="n">sel<
+00002b80: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00002b90: 733d 2270 223e 293c 2f73 7061 6e3e 0a0a  s="p">)</span>..
+00002ba0: 0a3c 7370 616e 2063 6c61 7373 3d22 6e22  .<span class="n"
+00002bb0: 3e74 6573 745f 313c 2f73 7061 6e3e 203c  >test_1</span> <
+00002bc0: 7370 616e 2063 6c61 7373 3d22 6f22 3e3d  span class="o">=
+00002bd0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00002be0: 6173 733d 226e 223e 7465 7374 3c2f 7370  ass="n">test</sp
+00002bf0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00002c00: 7022 3e28 293c 2f73 7061 6e3e 0a3c 7370  p">()</span>.<sp
+00002c10: 616e 2063 6c61 7373 3d22 6e22 3e73 696d  an class="n">sim
+00002c20: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00002c30: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+00002c40: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00002c50: 3e53 696d 756c 6174 696f 6e3c 2f73 7061  >Simulation</spa
+00002c60: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00002c70: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
+00002c80: 636c 6173 733d 226e 223e 6d75 785f 313c  class="n">mux_1<
+00002c90: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00002ca0: 733d 2270 223e 2c3c 2f73 7061 6e3e 203c  s="p">,</span> <
+00002cb0: 7370 616e 2063 6c61 7373 3d22 6e22 3e74  span class="n">t
+00002cc0: 6573 745f 313c 2f73 7061 6e3e 3c73 7061  est_1</span><spa
+00002cd0: 6e20 636c 6173 733d 2270 223e 293c 2f73  n class="p">)</s
+00002ce0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00002cf0: 226f 223e 2e3c 2f73 7061 6e3e 3c73 7061  "o">.</span><spa
+00002d00: 6e20 636c 6173 733d 226e 223e 7275 6e3c  n class="n">run<
+00002d10: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00002d20: 733d 2270 223e 2829 3c2f 7370 616e 3e0a  s="p">()</span>.
+00002d30: 3c2f 7072 653e 3c2f 6469 763e 0a3c 2f64  </pre></div>.</d
+00002d40: 6976 3e0a 3c70 3e42 6563 6175 7365 206f  iv>.<p>Because o
+00002d50: 6620 7468 6520 7261 6e64 6f6d 6e65 7373  f the randomness
+00002d60: 2c20 7468 6520 7369 6d75 6c61 7469 6f6e  , the simulation
+00002d70: 206f 7574 7075 7420 7661 7269 6573 2062   output varies b
+00002d80: 6574 7765 656e 2072 756e 7320 203c 6120  etween runs  <a 
+00002d90: 636c 6173 733d 2266 6f6f 746e 6f74 652d  class="footnote-
+00002da0: 7265 6665 7265 6e63 6522 2068 7265 663d  reference" href=
+00002db0: 2223 6964 3622 2069 643d 2269 6432 223e  "#id6" id="id2">
+00002dc0: 5b32 5d3c 2f61 3e2e 204f 6e65 0a70 6172  [2]</a>. One.par
+00002dd0: 7469 6375 6c61 7220 7275 6e20 7072 6f64  ticular run prod
+00002de0: 7563 6564 2074 6865 2066 6f6c 6c6f 7769  uced the followi
+00002df0: 6e67 206f 7574 7075 743c 2f70 3e0a 3c64  ng output</p>.<d
+00002e00: 6976 2063 6c61 7373 3d22 6869 6768 6c69  iv class="highli
+00002e10: 6768 742d 6e6f 6e65 223e 3c64 6976 2063  ght-none"><div c
+00002e20: 6c61 7373 3d22 6869 6768 6c69 6768 7422  lass="highlight"
+00002e30: 3e3c 7072 653e 7a20 6120 6220 7365 6c0a  ><pre>z a b sel.
+00002e40: 3620 3620 3020 310a 3720 3720 3220 310a  6 6 0 1.7 7 2 1.
+00002e50: 3720 3620 3720 300a 3020 3320 3020 300a  7 6 7 0.0 3 0 0.
+00002e60: 3120 3120 3120 310a 3120 3520 3120 300a  1 1 1 1.1 5 1 0.
+00002e70: 3220 3320 3220 300a 3120 3120 3020 310a  2 3 2 0.1 1 0 1.
+00002e80: 3c2f 7072 653e 3c2f 6469 763e 0a3c 2f64  </pre></div>.</d
+00002e90: 6976 3e0a 3c2f 6469 763e 0a3c 2f64 6976  iv>.</div>.</div
+00002ea0: 3e0a 3c64 6976 2063 6c61 7373 3d22 7365  >.<div class="se
+00002eb0: 6374 696f 6e22 2069 643d 2273 6571 7565  ction" id="seque
+00002ec0: 6e74 6961 6c2d 6c6f 6769 6322 3e0a 3c73  ntial-logic">.<s
+00002ed0: 7061 6e20 6964 3d22 6d6f 6465 6c2d 7365  pan id="model-se
+00002ee0: 7122 3e3c 2f73 7061 6e3e 3c68 323e 5365  q"></span><h2>Se
+00002ef0: 7175 656e 7469 616c 206c 6f67 6963 3c61  quential logic<a
+00002f00: 2063 6c61 7373 3d22 6865 6164 6572 6c69   class="headerli
+00002f10: 6e6b 2220 6872 6566 3d22 2373 6571 7565  nk" href="#seque
+00002f20: 6e74 6961 6c2d 6c6f 6769 6322 2074 6974  ntial-logic" tit
+00002f30: 6c65 3d22 5065 726d 616c 696e 6b20 746f  le="Permalink to
+00002f40: 2074 6869 7320 6865 6164 6c69 6e65 223e   this headline">
+00002f50: c2b6 3c2f 613e 3c2f 6832 3e0a 3c64 6976  ..</a></h2>.<div
+00002f60: 2063 6c61 7373 3d22 7365 6374 696f 6e22   class="section"
+00002f70: 2069 643d 226d 6f64 656c 2d73 6571 2d74   id="model-seq-t
+00002f80: 656d 706c 223e 0a3c 7370 616e 2069 643d  empl">.<span id=
+00002f90: 2269 6e64 6578 2d32 223e 3c2f 7370 616e  "index-2"></span
+00002fa0: 3e3c 7370 616e 2069 643d 2269 6433 223e  ><span id="id3">
+00002fb0: 3c2f 7370 616e 3e3c 6833 3e54 656d 706c  </span><h3>Templ
+00002fc0: 6174 653c 6120 636c 6173 733d 2268 6561  ate<a class="hea
+00002fd0: 6465 726c 696e 6b22 2068 7265 663d 2223  derlink" href="#
+00002fe0: 6d6f 6465 6c2d 7365 712d 7465 6d70 6c22  model-seq-templ"
+00002ff0: 2074 6974 6c65 3d22 5065 726d 616c 696e   title="Permalin
+00003000: 6b20 746f 2074 6869 7320 6865 6164 6c69  k to this headli
+00003010: 6e65 223e c2b6 3c2f 613e 3c2f 6833 3e0a  ne">..</a></h3>.
+00003020: 3c70 3e53 6571 7565 6e74 6961 6c20 5254  <p>Sequential RT
+00003030: 4c20 6d6f 6465 6c73 2061 7265 2073 656e  L models are sen
+00003040: 7369 7469 7665 2074 6f20 6120 636c 6f63  sitive to a cloc
+00003050: 6b20 6564 6765 2e20 496e 2061 6464 6974  k edge. In addit
+00003060: 696f 6e2c 2074 6865 7920 6d61 7920 6265  ion, they may be
+00003070: 0a73 656e 7369 7469 7665 2074 6f20 6120  .sensitive to a 
+00003080: 7265 7365 7420 7369 676e 616c 2e20 2054  reset signal.  T
+00003090: 6865 203c 6120 636c 6173 733d 2272 6566  he <a class="ref
+000030a0: 6572 656e 6365 2069 6e74 6572 6e61 6c22  erence internal"
+000030b0: 2068 7265 663d 2272 6566 6572 656e 6365   href="reference
+000030c0: 2e68 746d 6c23 6d79 6864 6c2e 616c 7761  .html#myhdl.alwa
+000030d0: 7973 5f73 6571 2220 7469 746c 653d 226d  ys_seq" title="m
+000030e0: 7968 646c 2e61 6c77 6179 735f 7365 7122  yhdl.always_seq"
+000030f0: 3e3c 636f 6465 2063 6c61 7373 3d22 7872  ><code class="xr
+00003100: 6566 2070 7920 7079 2d66 756e 6320 646f  ef py py-func do
+00003110: 6375 7469 6c73 206c 6974 6572 616c 223e  cutils literal">
+00003120: 3c73 7061 6e20 636c 6173 733d 2270 7265  <span class="pre
+00003130: 223e 616c 7761 7973 5f73 6571 2829 3c2f  ">always_seq()</
+00003140: 7370 616e 3e3c 2f63 6f64 653e 3c2f 613e  span></code></a>
+00003150: 2064 6563 6f72 6174 6f72 2073 7570 706f   decorator suppo
+00003160: 7274 7320 7468 6973 0a6d 6f64 656c 2064  rts this.model d
+00003170: 6972 6563 746c 793a 3c2f 703e 0a3c 6469  irectly:</p>.<di
+00003180: 7620 636c 6173 733d 2268 6967 686c 6967  v class="highlig
+00003190: 6874 2d70 7974 686f 6e22 3e3c 6469 7620  ht-python"><div 
+000031a0: 636c 6173 733d 2268 6967 686c 6967 6874  class="highlight
+000031b0: 223e 3c70 7265 3e64 6566 2074 6f70 2826  "><pre>def top(&
+000031c0: 6c74 3b70 6172 616d 6574 6572 7326 6774  lt;parameters&gt
+000031d0: 3b2c 2063 6c6f 636b 2c20 2e2e 2e2c 2072  ;, clock, ..., r
+000031e0: 6573 6574 2c20 2e2e 2e29 3a0a 2020 2020  eset, ...):.    
+000031f0: 2e2e 2e0a 2020 2020 4061 6c77 6179 735f  ....    @always_
+00003200: 7365 7128 636c 6f63 6b2e 706f 7365 6467  seq(clock.posedg
+00003210: 652c 2072 6573 6574 3d72 6573 6574 290a  e, reset=reset).
+00003220: 2020 2020 6465 6620 7365 714c 6f67 6963      def seqLogic
+00003230: 2829 3a0a 2020 2020 2020 2020 266c 743b  ():.        &lt;
+00003240: 6675 6e63 7469 6f6e 616c 2063 6f64 6526  functional code&
+00003250: 6774 3b0a 2020 2020 2e2e 2e0a 2020 2020  gt;.    ....    
+00003260: 7265 7475 726e 2073 6571 4c6f 6769 632c  return seqLogic,
+00003270: 202e 2e2e 0a3c 2f70 7265 3e3c 2f64 6976   ....</pre></div
+00003280: 3e0a 3c2f 6469 763e 0a3c 703e 5468 6520  >.</div>.<p>The 
+00003290: 3c61 2063 6c61 7373 3d22 7265 6665 7265  <a class="refere
+000032a0: 6e63 6520 696e 7465 726e 616c 2220 6872  nce internal" hr
+000032b0: 6566 3d22 7265 6665 7265 6e63 652e 6874  ef="reference.ht
+000032c0: 6d6c 236d 7968 646c 2e61 6c77 6179 735f  ml#myhdl.always_
+000032d0: 7365 7122 2074 6974 6c65 3d22 6d79 6864  seq" title="myhd
+000032e0: 6c2e 616c 7761 7973 5f73 6571 223e 3c63  l.always_seq"><c
+000032f0: 6f64 6520 636c 6173 733d 2278 7265 6620  ode class="xref 
+00003300: 7079 2070 792d 6675 6e63 2064 6f63 7574  py py-func docut
+00003310: 696c 7320 6c69 7465 7261 6c22 3e3c 7370  ils literal"><sp
+00003320: 616e 2063 6c61 7373 3d22 7072 6522 3e61  an class="pre">a
+00003330: 6c77 6179 735f 7365 7128 293c 2f73 7061  lways_seq()</spa
+00003340: 6e3e 3c2f 636f 6465 3e3c 2f61 3e20 6465  n></code></a> de
+00003350: 636f 7261 746f 7220 6175 746f 6d61 7469  corator automati
+00003360: 6361 6c6c 7920 696e 6665 7273 2074 6865  cally infers the
+00003370: 2072 6573 6574 0a66 756e 6374 696f 6e61   reset.functiona
+00003380: 6c69 7479 2e20 2049 7420 6465 7465 6374  lity.  It detect
+00003390: 7320 7768 6963 6820 7369 676e 616c 7320  s which signals 
+000033a0: 6e65 6564 2074 6f20 6265 2072 6573 6574  need to be reset
+000033b0: 2c20 616e 6420 7573 6573 2074 6865 6972  , and uses their
+000033c0: 0a69 6e69 7469 616c 2076 616c 7565 7320  .initial values 
+000033d0: 6173 2074 6865 2072 6573 6574 2076 616c  as the reset val
+000033e0: 7565 732e 2054 6865 2072 6573 6574 2073  ues. The reset s
+000033f0: 6967 6e61 6c20 6974 7365 6c66 206e 6565  ignal itself nee
+00003400: 6473 2074 6f20 6265 0a73 7065 6369 6669  ds to be.specifi
+00003410: 6564 2061 7320 6120 3c61 2063 6c61 7373  ed as a <a class
+00003420: 3d22 7265 6665 7265 6e63 6520 696e 7465  ="reference inte
+00003430: 726e 616c 2220 6872 6566 3d22 7265 6665  rnal" href="refe
+00003440: 7265 6e63 652e 6874 6d6c 236d 7968 646c  rence.html#myhdl
+00003450: 2e52 6573 6574 5369 676e 616c 2220 7469  .ResetSignal" ti
+00003460: 746c 653d 226d 7968 646c 2e52 6573 6574  tle="myhdl.Reset
+00003470: 5369 676e 616c 223e 3c63 6f64 6520 636c  Signal"><code cl
+00003480: 6173 733d 2278 7265 6620 7079 2070 792d  ass="xref py py-
+00003490: 636c 6173 7320 646f 6375 7469 6c73 206c  class docutils l
+000034a0: 6974 6572 616c 223e 3c73 7061 6e20 636c  iteral"><span cl
+000034b0: 6173 733d 2270 7265 223e 5265 7365 7453  ass="pre">ResetS
+000034c0: 6967 6e61 6c3c 2f73 7061 6e3e 3c2f 636f  ignal</span></co
+000034d0: 6465 3e3c 2f61 3e20 6f62 6a65 6374 2e20  de></a> object. 
+000034e0: 466f 7220 6578 616d 706c 653a 3c2f 703e  For example:</p>
+000034f0: 0a3c 6469 7620 636c 6173 733d 2268 6967  .<div class="hig
+00003500: 686c 6967 6874 2d70 7974 686f 6e22 3e3c  hlight-python"><
+00003510: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
+00003520: 6967 6874 223e 3c70 7265 3e3c 7370 616e  ight"><pre><span
+00003530: 2063 6c61 7373 3d22 6e22 3e72 6573 6574   class="n">reset
+00003540: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00003550: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+00003560: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00003570: 3e52 6573 6574 5369 676e 616c 3c2f 7370  >ResetSignal</sp
+00003580: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00003590: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
+000035a0: 2063 6c61 7373 3d22 6d69 223e 303c 2f73   class="mi">0</s
+000035b0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+000035c0: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
+000035d0: 616e 2063 6c61 7373 3d22 6e22 3e61 6374  an class="n">act
+000035e0: 6976 653c 2f73 7061 6e3e 3c73 7061 6e20  ive</span><span 
+000035f0: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
+00003600: 6e3e 3c73 7061 6e20 636c 6173 733d 226d  n><span class="m
+00003610: 6922 3e30 3c2f 7370 616e 3e3c 7370 616e  i">0</span><span
+00003620: 2063 6c61 7373 3d22 7022 3e2c 3c2f 7370   class="p">,</sp
+00003630: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00003640: 226e 223e 6173 796e 633c 2f73 7061 6e3e  "n">async</span>
+00003650: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00003660: 3d3c 2f73 7061 6e3e 3c73 7061 6e20 636c  =</span><span cl
+00003670: 6173 733d 2262 7022 3e54 7275 653c 2f73  ass="bp">True</s
+00003680: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00003690: 2270 223e 293c 2f73 7061 6e3e 0a3c 2f70  "p">)</span>.</p
+000036a0: 7265 3e3c 2f64 6976 3e0a 3c2f 6469 763e  re></div>.</div>
+000036b0: 0a3c 703e 5468 6520 6669 7273 7420 7061  .<p>The first pa
+000036c0: 7261 6d65 7465 7220 7370 6563 6966 6965  rameter specifie
+000036d0: 7320 7468 6520 696e 6974 6961 6c20 7661  s the initial va
+000036e0: 6c75 652e 2054 6865 203c 656d 3e61 6374  lue. The <em>act
+000036f0: 6976 653c 2f65 6d3e 2070 6172 616d 6574  ive</em> paramet
+00003700: 6572 0a73 7065 6369 6669 6573 2074 6865  er.specifies the
+00003710: 2076 616c 7565 206f 6e20 7768 6963 6820   value on which 
+00003720: 7468 6520 7265 7365 7420 6973 2061 6374  the reset is act
+00003730: 6976 652c 2061 6e64 2074 6865 203c 656d  ive, and the <em
+00003740: 3e61 7379 6e63 3c2f 656d 3e0a 7061 7261  >async</em>.para
+00003750: 6d65 7465 7220 7370 6563 6966 6965 7320  meter specifies 
+00003760: 7768 6574 6865 7220 6974 2069 7320 616e  whether it is an
+00003770: 2061 7379 6368 726f 6e6f 7573 2028 3c63   asychronous (<c
+00003780: 6f64 6520 636c 6173 733d 2264 6f63 7574  ode class="docut
+00003790: 696c 7320 6c69 7465 7261 6c22 3e3c 7370  ils literal"><sp
+000037a0: 616e 2063 6c61 7373 3d22 7072 6522 3e54  an class="pre">T
+000037b0: 7275 653c 2f73 7061 6e3e 3c2f 636f 6465  rue</span></code
+000037c0: 3e29 206f 7220 610a 7379 6e63 6872 6f6e  >) or a.synchron
+000037d0: 6f75 7320 283c 636f 6465 2063 6c61 7373  ous (<code class
+000037e0: 3d22 646f 6375 7469 6c73 206c 6974 6572  ="docutils liter
+000037f0: 616c 223e 3c73 7061 6e20 636c 6173 733d  al"><span class=
+00003800: 2270 7265 223e 4661 6c73 653c 2f73 7061  "pre">False</spa
+00003810: 6e3e 3c2f 636f 6465 3e29 2072 6573 6574  n></code>) reset
+00003820: 2e20 4966 206e 6f20 7265 7365 7420 6973  . If no reset is
+00003830: 206e 6565 6465 642c 2079 6f75 2063 616e   needed, you can
+00003840: 2061 7373 6967 6e0a 3c63 6f64 6520 636c   assign.<code cl
+00003850: 6173 733d 2264 6f63 7574 696c 7320 6c69  ass="docutils li
+00003860: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
+00003870: 7373 3d22 7072 6522 3e4e 6f6e 653c 2f73  ss="pre">None</s
+00003880: 7061 6e3e 3c2f 636f 6465 3e20 746f 2074  pan></code> to t
+00003890: 6865 203c 656d 3e72 6573 6574 3c2f 656d  he <em>reset</em
+000038a0: 3e20 7061 7261 6d65 7465 7220 696e 2074  > parameter in t
+000038b0: 6865 203c 6120 636c 6173 733d 2272 6566  he <a class="ref
+000038c0: 6572 656e 6365 2069 6e74 6572 6e61 6c22  erence internal"
+000038d0: 2068 7265 663d 2272 6566 6572 656e 6365   href="reference
+000038e0: 2e68 746d 6c23 6d79 6864 6c2e 616c 7761  .html#myhdl.alwa
+000038f0: 7973 5f73 6571 2220 7469 746c 653d 226d  ys_seq" title="m
+00003900: 7968 646c 2e61 6c77 6179 735f 7365 7122  yhdl.always_seq"
+00003910: 3e3c 636f 6465 2063 6c61 7373 3d22 7872  ><code class="xr
+00003920: 6566 2070 7920 7079 2d66 756e 6320 646f  ef py py-func do
+00003930: 6375 7469 6c73 206c 6974 6572 616c 223e  cutils literal">
+00003940: 3c73 7061 6e20 636c 6173 733d 2270 7265  <span class="pre
+00003950: 223e 616c 7761 7973 5f73 6571 2829 3c2f  ">always_seq()</
+00003960: 7370 616e 3e3c 2f63 6f64 653e 3c2f 613e  span></code></a>
+00003970: 2070 6172 616d 6574 6572 2e3c 2f70 3e0a   parameter.</p>.
+00003980: 3c2f 6469 763e 0a3c 6469 7620 636c 6173  </div>.<div clas
+00003990: 733d 2273 6563 7469 6f6e 2220 6964 3d22  s="section" id="
+000039a0: 6d6f 6465 6c2d 7365 712d 6578 223e 0a3c  model-seq-ex">.<
+000039b0: 7370 616e 2069 643d 2269 6434 223e 3c2f  span id="id4"></
+000039c0: 7370 616e 3e3c 6833 3e45 7861 6d70 6c65  span><h3>Example
+000039d0: 3c61 2063 6c61 7373 3d22 6865 6164 6572  <a class="header
+000039e0: 6c69 6e6b 2220 6872 6566 3d22 236d 6f64  link" href="#mod
+000039f0: 656c 2d73 6571 2d65 7822 2074 6974 6c65  el-seq-ex" title
+00003a00: 3d22 5065 726d 616c 696e 6b20 746f 2074  ="Permalink to t
+00003a10: 6869 7320 6865 6164 6c69 6e65 223e c2b6  his headline">..
+00003a20: 3c2f 613e 3c2f 6833 3e0a 3c70 3e54 6865  </a></h3>.<p>The
+00003a30: 2066 6f6c 6c6f 7769 6e67 2063 6f64 6520   following code 
+00003a40: 6973 2061 2064 6573 6372 6970 7469 6f6e  is a description
+00003a50: 206f 6620 616e 2069 6e63 7265 6d65 6e74   of an increment
+00003a60: 6572 2077 6974 6820 656e 6162 6c65 2c20  er with enable, 
+00003a70: 616e 6420 616e 0a61 7379 6e63 6872 6f6e  and an.asynchron
+00003a80: 6f75 7320 7265 7365 742e 3c2f 703e 0a3c  ous reset.</p>.<
+00003a90: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
+00003aa0: 6967 6874 2d70 7974 686f 6e22 3e3c 6469  ight-python"><di
+00003ab0: 7620 636c 6173 733d 2268 6967 686c 6967  v class="highlig
+00003ac0: 6874 223e 3c70 7265 3e3c 7370 616e 2063  ht"><pre><span c
+00003ad0: 6c61 7373 3d22 6b6e 223e 6672 6f6d 3c2f  lass="kn">from</
+00003ae0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00003af0: 733d 226e 6e22 3e6d 7968 646c 3c2f 7370  s="nn">myhdl</sp
+00003b00: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00003b10: 226b 6e22 3e69 6d70 6f72 743c 2f73 7061  "kn">import</spa
+00003b20: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00003b30: 6f22 3e2a 3c2f 7370 616e 3e0a 0a3c 7370  o">*</span>..<sp
+00003b40: 616e 2063 6c61 7373 3d22 6e22 3e41 4354  an class="n">ACT
+00003b50: 4956 455f 4c4f 573c 2f73 7061 6e3e 3c73  IVE_LOW</span><s
+00003b60: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
+00003b70: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00003b80: 7373 3d22 6e22 3e49 4e41 4354 4956 455f  ss="n">INACTIVE_
+00003b90: 4849 4748 3c2f 7370 616e 3e20 3c73 7061  HIGH</span> <spa
+00003ba0: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
+00003bb0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00003bc0: 3d22 6d69 223e 303c 2f73 7061 6e3e 3c73  ="mi">0</span><s
+00003bd0: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
+00003be0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00003bf0: 7373 3d22 6d69 223e 313c 2f73 7061 6e3e  ss="mi">1</span>
+00003c00: 0a0a 3c73 7061 6e20 636c 6173 733d 226b  ..<span class="k
+00003c10: 223e 6465 663c 2f73 7061 6e3e 203c 7370  ">def</span> <sp
+00003c20: 616e 2063 6c61 7373 3d22 6e66 223e 496e  an class="nf">In
+00003c30: 633c 2f73 7061 6e3e 3c73 7061 6e20 636c  c</span><span cl
+00003c40: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
+00003c50: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00003c60: 636f 756e 743c 2f73 7061 6e3e 3c73 7061  count</span><spa
+00003c70: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00003c80: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00003c90: 3d22 6e22 3e65 6e61 626c 653c 2f73 7061  ="n">enable</spa
+00003ca0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00003cb0: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
+00003cc0: 2063 6c61 7373 3d22 6e22 3e63 6c6f 636b   class="n">clock
+00003cd0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00003ce0: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
+00003cf0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00003d00: 7265 7365 743c 2f73 7061 6e3e 3c73 7061  reset</span><spa
+00003d10: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00003d20: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00003d30: 3d22 6e22 3e6e 3c2f 7370 616e 3e3c 7370  ="n">n</span><sp
+00003d40: 616e 2063 6c61 7373 3d22 7022 3e29 3a3c  an class="p">):<
+00003d50: 2f73 7061 6e3e 0a0a 2020 2020 3c73 7061  /span>..    <spa
+00003d60: 6e20 636c 6173 733d 2273 6422 3e26 7175  n class="sd">&qu
+00003d70: 6f74 3b26 7175 6f74 3b26 7175 6f74 3b20  ot;&quot;&quot; 
+00003d80: 496e 6372 656d 656e 7465 7220 7769 7468  Incrementer with
+00003d90: 2065 6e61 626c 652e 3c2f 7370 616e 3e0a   enable.</span>.
+00003da0: 0a3c 7370 616e 2063 6c61 7373 3d22 7364  .<span class="sd
+00003db0: 223e 2020 2020 636f 756e 7420 2d2d 206f  ">    count -- o
+00003dc0: 7574 7075 743c 2f73 7061 6e3e 0a3c 7370  utput</span>.<sp
+00003dd0: 616e 2063 6c61 7373 3d22 7364 223e 2020  an class="sd">  
+00003de0: 2020 656e 6162 6c65 202d 2d20 636f 6e74    enable -- cont
+00003df0: 726f 6c20 696e 7075 742c 2069 6e63 7265  rol input, incre
+00003e00: 6d65 6e74 2077 6865 6e20 313c 2f73 7061  ment when 1</spa
+00003e10: 6e3e 0a3c 7370 616e 2063 6c61 7373 3d22  n>.<span class="
+00003e20: 7364 223e 2020 2020 636c 6f63 6b20 2d2d  sd">    clock --
+00003e30: 2063 6c6f 636b 2069 6e70 7574 3c2f 7370   clock input</sp
+00003e40: 616e 3e0a 3c73 7061 6e20 636c 6173 733d  an>.<span class=
+00003e50: 2273 6422 3e20 2020 2072 6573 6574 202d  "sd">    reset -
+00003e60: 2d20 6173 796e 6368 726f 6e6f 7573 2072  - asynchronous r
+00003e70: 6573 6574 2069 6e70 7574 3c2f 7370 616e  eset input</span
+00003e80: 3e0a 3c73 7061 6e20 636c 6173 733d 2273  >.<span class="s
+00003e90: 6422 3e20 2020 206e 202d 2d20 636f 756e  d">    n -- coun
+00003ea0: 7465 7220 6d61 7820 7661 6c75 653c 2f73  ter max value</s
+00003eb0: 7061 6e3e 0a0a 3c73 7061 6e20 636c 6173  pan>..<span clas
+00003ec0: 733d 2273 6422 3e20 2020 2026 7175 6f74  s="sd">    &quot
+00003ed0: 3b26 7175 6f74 3b26 7175 6f74 3b3c 2f73  ;&quot;&quot;</s
+00003ee0: 7061 6e3e 0a0a 2020 2020 3c73 7061 6e20  pan>..    <span 
+00003ef0: 636c 6173 733d 226e 6422 3e40 616c 7761  class="nd">@alwa
+00003f00: 7973 5f73 6571 3c2f 7370 616e 3e3c 7370  ys_seq</span><sp
+00003f10: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
+00003f20: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00003f30: 3d22 6e22 3e63 6c6f 636b 3c2f 7370 616e  ="n">clock</span
+00003f40: 3e3c 7370 616e 2063 6c61 7373 3d22 6f22  ><span class="o"
+00003f50: 3e2e 3c2f 7370 616e 3e3c 7370 616e 2063  >.</span><span c
+00003f60: 6c61 7373 3d22 6e22 3e70 6f73 6564 6765  lass="n">posedge
+00003f70: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00003f80: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
+00003f90: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00003fa0: 7265 7365 743c 2f73 7061 6e3e 3c73 7061  reset</span><spa
+00003fb0: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
+00003fc0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00003fd0: 226e 223e 7265 7365 743c 2f73 7061 6e3e  "n">reset</span>
+00003fe0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00003ff0: 293c 2f73 7061 6e3e 0a20 2020 203c 7370  )</span>.    <sp
+00004000: 616e 2063 6c61 7373 3d22 6b22 3e64 6566  an class="k">def
+00004010: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00004020: 6173 733d 226e 6622 3e69 6e63 4c6f 6769  ass="nf">incLogi
+00004030: 633c 2f73 7061 6e3e 3c73 7061 6e20 636c  c</span><span cl
+00004040: 6173 733d 2270 223e 2829 3a3c 2f73 7061  ass="p">():</spa
+00004050: 6e3e 0a20 2020 2020 2020 203c 7370 616e  n>.        <span
+00004060: 2063 6c61 7373 3d22 6b22 3e69 663c 2f73   class="k">if</s
+00004070: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00004080: 3d22 6e22 3e65 6e61 626c 653c 2f73 7061  ="n">enable</spa
+00004090: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+000040a0: 223e 3a3c 2f73 7061 6e3e 0a20 2020 2020  ">:</span>.     
+000040b0: 2020 2020 2020 203c 7370 616e 2063 6c61         <span cla
+000040c0: 7373 3d22 6e22 3e63 6f75 6e74 3c2f 7370  ss="n">count</sp
+000040d0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+000040e0: 6f22 3e2e 3c2f 7370 616e 3e3c 7370 616e  o">.</span><span
+000040f0: 2063 6c61 7373 3d22 6e22 3e6e 6578 743c   class="n">next<
+00004100: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00004110: 7373 3d22 6f22 3e3d 3c2f 7370 616e 3e20  ss="o">=</span> 
+00004120: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00004130: 283c 2f73 7061 6e3e 3c73 7061 6e20 636c  (</span><span cl
+00004140: 6173 733d 226e 223e 636f 756e 743c 2f73  ass="n">count</s
+00004150: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00004160: 3d22 6f22 3e2b 3c2f 7370 616e 3e20 3c73  ="o">+</span> <s
+00004170: 7061 6e20 636c 6173 733d 226d 6922 3e31  pan class="mi">1
+00004180: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00004190: 7373 3d22 7022 3e29 3c2f 7370 616e 3e20  ss="p">)</span> 
+000041a0: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+000041b0: 253c 2f73 7061 6e3e 203c 7370 616e 2063  %</span> <span c
+000041c0: 6c61 7373 3d22 6e22 3e6e 3c2f 7370 616e  lass="n">n</span
+000041d0: 3e0a 0a20 2020 203c 7370 616e 2063 6c61  >..    <span cla
+000041e0: 7373 3d22 6b22 3e72 6574 7572 6e3c 2f73  ss="k">return</s
+000041f0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00004200: 3d22 6e22 3e69 6e63 4c6f 6769 633c 2f73  ="n">incLogic</s
+00004210: 7061 6e3e 0a3c 2f70 7265 3e3c 2f64 6976  pan>.</pre></div
+00004220: 3e0a 3c2f 6469 763e 0a3c 703e 466f 7220  >.</div>.<p>For 
+00004230: 7468 6520 7465 7374 2062 656e 6368 2c20  the test bench, 
+00004240: 7765 2077 696c 6c20 7573 6520 616e 2069  we will use an i
+00004250: 6e64 6570 656e 6465 6e74 2063 6c6f 636b  ndependent clock
+00004260: 2067 656e 6572 6174 6f72 2c20 7374 696d   generator, stim
+00004270: 756c 7573 0a67 656e 6572 6174 6f72 2c20  ulus.generator, 
+00004280: 616e 6420 6d6f 6e69 746f 722e 2041 6674  and monitor. Aft
+00004290: 6572 2061 7070 6c79 696e 6720 656e 6f75  er applying enou
+000042a0: 6768 2073 7469 6d75 6c75 7320 7061 7474  gh stimulus patt
+000042b0: 6572 6e73 2c20 7765 2063 616e 2072 6169  erns, we can rai
+000042c0: 7365 0a74 6865 203c 6120 636c 6173 733d  se.the <a class=
+000042d0: 2272 6566 6572 656e 6365 2069 6e74 6572  "reference inter
+000042e0: 6e61 6c22 2068 7265 663d 2272 6566 6572  nal" href="refer
+000042f0: 656e 6365 2e68 746d 6c23 6d79 6864 6c2e  ence.html#myhdl.
+00004300: 5374 6f70 5369 6d75 6c61 7469 6f6e 2220  StopSimulation" 
+00004310: 7469 746c 653d 226d 7968 646c 2e53 746f  title="myhdl.Sto
+00004320: 7053 696d 756c 6174 696f 6e22 3e3c 636f  pSimulation"><co
+00004330: 6465 2063 6c61 7373 3d22 7872 6566 2070  de class="xref p
+00004340: 7920 7079 2d66 756e 6320 646f 6375 7469  y py-func docuti
+00004350: 6c73 206c 6974 6572 616c 223e 3c73 7061  ls literal"><spa
+00004360: 6e20 636c 6173 733d 2270 7265 223e 5374  n class="pre">St
+00004370: 6f70 5369 6d75 6c61 7469 6f6e 2829 3c2f  opSimulation()</
+00004380: 7370 616e 3e3c 2f63 6f64 653e 3c2f 613e  span></code></a>
+00004390: 2065 7863 6570 7469 6f6e 2074 6f20 7374   exception to st
+000043a0: 6f70 2074 6865 2073 696d 756c 6174 696f  op the simulatio
+000043b0: 6e20 7275 6e2e 2054 6865 2074 6573 7420  n run. The test 
+000043c0: 6265 6e63 6820 666f 720a 6120 736d 616c  bench for.a smal
+000043d0: 6c20 696e 6372 656d 656e 7465 7220 616e  l incrementer an
+000043e0: 6420 6120 736d 616c 6c20 6e75 6d62 6572  d a small number
+000043f0: 206f 6620 7061 7474 6572 6e73 2069 7320   of patterns is 
+00004400: 6120 666f 6c6c 6f77 733c 2f70 3e0a 3c64  a follows</p>.<d
+00004410: 6976 2063 6c61 7373 3d22 6869 6768 6c69  iv class="highli
+00004420: 6768 742d 7079 7468 6f6e 223e 3c64 6976  ght-python"><div
+00004430: 2063 6c61 7373 3d22 6869 6768 6c69 6768   class="highligh
+00004440: 7422 3e3c 7072 653e 3c73 7061 6e20 636c  t"><pre><span cl
+00004450: 6173 733d 226b 6e22 3e66 726f 6d3c 2f73  ass="kn">from</s
+00004460: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00004470: 3d22 6e6e 223e 7261 6e64 6f6d 3c2f 7370  ="nn">random</sp
+00004480: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00004490: 226b 6e22 3e69 6d70 6f72 743c 2f73 7061  "kn">import</spa
+000044a0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000044b0: 6e22 3e72 616e 6472 616e 6765 3c2f 7370  n">randrange</sp
+000044c0: 616e 3e0a 0a3c 7370 616e 2063 6c61 7373  an>..<span class
+000044d0: 3d22 6b22 3e64 6566 3c2f 7370 616e 3e20  ="k">def</span> 
+000044e0: 3c73 7061 6e20 636c 6173 733d 226e 6622  <span class="nf"
+000044f0: 3e74 6573 7462 656e 6368 3c2f 7370 616e  >testbench</span
+00004500: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00004510: 3e28 293a 3c2f 7370 616e 3e0a 2020 2020  >():</span>.    
+00004520: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00004530: 636f 756e 743c 2f73 7061 6e3e 3c73 7061  count</span><spa
+00004540: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00004550: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00004560: 3d22 6e22 3e65 6e61 626c 653c 2f73 7061  ="n">enable</spa
+00004570: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00004580: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
+00004590: 2063 6c61 7373 3d22 6e22 3e63 6c6f 636b   class="n">clock
+000045a0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+000045b0: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+000045c0: 203c 7370 616e 2063 6c61 7373 3d22 7022   <span class="p"
+000045d0: 3e5b 3c2f 7370 616e 3e3c 7370 616e 2063  >[</span><span c
+000045e0: 6c61 7373 3d22 6e22 3e53 6967 6e61 6c3c  lass="n">Signal<
+000045f0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00004600: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
+00004610: 7061 6e20 636c 6173 733d 226e 223e 696e  pan class="n">in
+00004620: 7462 763c 2f73 7061 6e3e 3c73 7061 6e20  tbv</span><span 
+00004630: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
+00004640: 6e3e 3c73 7061 6e20 636c 6173 733d 226d  n><span class="m
+00004650: 6922 3e30 3c2f 7370 616e 3e3c 7370 616e  i">0</span><span
+00004660: 2063 6c61 7373 3d22 7022 3e29 293c 2f73   class="p">))</s
+00004670: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00004680: 3d22 6b22 3e66 6f72 3c2f 7370 616e 3e20  ="k">for</span> 
+00004690: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+000046a0: 693c 2f73 7061 6e3e 203c 7370 616e 2063  i</span> <span c
+000046b0: 6c61 7373 3d22 6f77 223e 696e 3c2f 7370  lass="ow">in</sp
+000046c0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+000046d0: 226e 6222 3e72 616e 6765 3c2f 7370 616e  "nb">range</span
+000046e0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+000046f0: 3e28 3c2f 7370 616e 3e3c 7370 616e 2063  >(</span><span c
+00004700: 6c61 7373 3d22 6d69 223e 333c 2f73 7061  lass="mi">3</spa
+00004710: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00004720: 223e 295d 3c2f 7370 616e 3e0a 2020 2020  ">)]</span>.    
+00004730: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00004740: 7265 7365 743c 2f73 7061 6e3e 203c 7370  reset</span> <sp
+00004750: 616e 2063 6c61 7373 3d22 6f22 3e3d 3c2f  an class="o">=</
+00004760: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00004770: 733d 226e 223e 5265 7365 7453 6967 6e61  s="n">ResetSigna
+00004780: 6c3c 2f73 7061 6e3e 3c73 7061 6e20 636c  l</span><span cl
+00004790: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
+000047a0: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
+000047b0: 3e30 3c2f 7370 616e 3e3c 7370 616e 2063  >0</span><span c
+000047c0: 6c61 7373 3d22 7022 3e2c 3c2f 7370 616e  lass="p">,</span
+000047d0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+000047e0: 223e 6163 7469 7665 3c2f 7370 616e 3e3c  ">active</span><
+000047f0: 7370 616e 2063 6c61 7373 3d22 6f22 3e3d  span class="o">=
+00004800: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00004810: 7373 3d22 6e22 3e41 4354 4956 455f 4c4f  ss="n">ACTIVE_LO
+00004820: 573c 2f73 7061 6e3e 3c73 7061 6e20 636c  W</span><span cl
+00004830: 6173 733d 2270 223e 2c3c 2f73 7061 6e3e  ass="p">,</span>
+00004840: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00004850: 3e61 7379 6e63 3c2f 7370 616e 3e3c 7370  >async</span><sp
+00004860: 616e 2063 6c61 7373 3d22 6f22 3e3d 3c2f  an class="o">=</
+00004870: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00004880: 3d22 6270 223e 5472 7565 3c2f 7370 616e  ="bp">True</span
+00004890: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+000048a0: 3e29 3c2f 7370 616e 3e0a 0a20 2020 203c  >)</span>..    <
+000048b0: 7370 616e 2063 6c61 7373 3d22 6e22 3e69  span class="n">i
+000048c0: 6e63 5f31 3c2f 7370 616e 3e20 3c73 7061  nc_1</span> <spa
+000048d0: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
+000048e0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+000048f0: 3d22 6e22 3e49 6e63 3c2f 7370 616e 3e3c  ="n">Inc</span><
+00004900: 7370 616e 2063 6c61 7373 3d22 7022 3e28  span class="p">(
+00004910: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00004920: 7373 3d22 6e22 3e63 6f75 6e74 3c2f 7370  ss="n">count</sp
+00004930: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00004940: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
+00004950: 6e20 636c 6173 733d 226e 223e 656e 6162  n class="n">enab
+00004960: 6c65 3c2f 7370 616e 3e3c 7370 616e 2063  le</span><span c
+00004970: 6c61 7373 3d22 7022 3e2c 3c2f 7370 616e  lass="p">,</span
+00004980: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+00004990: 223e 636c 6f63 6b3c 2f73 7061 6e3e 3c73  ">clock</span><s
+000049a0: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
+000049b0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+000049c0: 7373 3d22 6e22 3e72 6573 6574 3c2f 7370  ss="n">reset</sp
+000049d0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+000049e0: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
+000049f0: 6e20 636c 6173 733d 226e 223e 6e3c 2f73  n class="n">n</s
+00004a00: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00004a10: 226f 223e 3d3c 2f73 7061 6e3e 3c73 7061  "o">=</span><spa
+00004a20: 6e20 636c 6173 733d 226d 6922 3e34 3c2f  n class="mi">4</
+00004a30: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00004a40: 3d22 7022 3e29 3c2f 7370 616e 3e0a 0a20  ="p">)</span>.. 
+00004a50: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
+00004a60: 6e22 3e48 414c 465f 5045 5249 4f44 3c2f  n">HALF_PERIOD</
+00004a70: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00004a80: 733d 226f 223e 3d3c 2f73 7061 6e3e 203c  s="o">=</span> <
+00004a90: 7370 616e 2063 6c61 7373 3d22 6e22 3e64  span class="n">d
+00004aa0: 656c 6179 3c2f 7370 616e 3e3c 7370 616e  elay</span><span
+00004ab0: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
+00004ac0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00004ad0: 6d69 223e 3130 3c2f 7370 616e 3e3c 7370  mi">10</span><sp
+00004ae0: 616e 2063 6c61 7373 3d22 7022 3e29 3c2f  an class="p">)</
+00004af0: 7370 616e 3e0a 0a20 2020 203c 7370 616e  span>..    <span
+00004b00: 2063 6c61 7373 3d22 6e64 223e 4061 6c77   class="nd">@alw
+00004b10: 6179 733c 2f73 7061 6e3e 3c73 7061 6e20  ays</span><span 
+00004b20: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
+00004b30: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
+00004b40: 223e 4841 4c46 5f50 4552 494f 443c 2f73  ">HALF_PERIOD</s
+00004b50: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00004b60: 2270 223e 293c 2f73 7061 6e3e 0a20 2020  "p">)</span>.   
+00004b70: 203c 7370 616e 2063 6c61 7373 3d22 6b22   <span class="k"
+00004b80: 3e64 6566 3c2f 7370 616e 3e20 3c73 7061  >def</span> <spa
+00004b90: 6e20 636c 6173 733d 226e 6622 3e63 6c6f  n class="nf">clo
+00004ba0: 636b 4765 6e3c 2f73 7061 6e3e 3c73 7061  ckGen</span><spa
+00004bb0: 6e20 636c 6173 733d 2270 223e 2829 3a3c  n class="p">():<
+00004bc0: 2f73 7061 6e3e 0a20 2020 2020 2020 203c  /span>.        <
+00004bd0: 7370 616e 2063 6c61 7373 3d22 6e22 3e63  span class="n">c
+00004be0: 6c6f 636b 3c2f 7370 616e 3e3c 7370 616e  lock</span><span
+00004bf0: 2063 6c61 7373 3d22 6f22 3e2e 3c2f 7370   class="o">.</sp
+00004c00: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00004c10: 6e22 3e6e 6578 743c 2f73 7061 6e3e 203c  n">next</span> <
+00004c20: 7370 616e 2063 6c61 7373 3d22 6f22 3e3d  span class="o">=
+00004c30: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00004c40: 6173 733d 226f 7722 3e6e 6f74 3c2f 7370  ass="ow">not</sp
+00004c50: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00004c60: 226e 223e 636c 6f63 6b3c 2f73 7061 6e3e  "n">clock</span>
+00004c70: 0a0a 2020 2020 3c73 7061 6e20 636c 6173  ..    <span clas
+00004c80: 733d 226e 6422 3e40 696e 7374 616e 6365  s="nd">@instance
+00004c90: 3c2f 7370 616e 3e0a 2020 2020 3c73 7061  </span>.    <spa
+00004ca0: 6e20 636c 6173 733d 226b 223e 6465 663c  n class="k">def<
+00004cb0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00004cc0: 7373 3d22 6e66 223e 7374 696d 756c 7573  ss="nf">stimulus
+00004cd0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00004ce0: 7373 3d22 7022 3e28 293a 3c2f 7370 616e  ss="p">():</span
+00004cf0: 3e0a 2020 2020 2020 2020 3c73 7061 6e20  >.        <span 
+00004d00: 636c 6173 733d 226e 223e 7265 7365 743c  class="n">reset<
+00004d10: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00004d20: 733d 226f 223e 2e3c 2f73 7061 6e3e 3c73  s="o">.</span><s
+00004d30: 7061 6e20 636c 6173 733d 226e 223e 6e65  pan class="n">ne
+00004d40: 7874 3c2f 7370 616e 3e20 3c73 7061 6e20  xt</span> <span 
+00004d50: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
+00004d60: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00004d70: 6e22 3e41 4354 4956 455f 4c4f 573c 2f73  n">ACTIVE_LOW</s
+00004d80: 7061 6e3e 0a20 2020 2020 2020 203c 7370  pan>.        <sp
+00004d90: 616e 2063 6c61 7373 3d22 6b22 3e79 6965  an class="k">yie
+00004da0: 6c64 3c2f 7370 616e 3e20 3c73 7061 6e20  ld</span> <span 
+00004db0: 636c 6173 733d 226e 223e 636c 6f63 6b3c  class="n">clock<
+00004dc0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00004dd0: 733d 226f 223e 2e3c 2f73 7061 6e3e 3c73  s="o">.</span><s
+00004de0: 7061 6e20 636c 6173 733d 226e 223e 6e65  pan class="n">ne
+00004df0: 6765 6467 653c 2f73 7061 6e3e 0a20 2020  gedge</span>.   
+00004e00: 2020 2020 203c 7370 616e 2063 6c61 7373       <span class
+00004e10: 3d22 6e22 3e72 6573 6574 3c2f 7370 616e  ="n">reset</span
+00004e20: 3e3c 7370 616e 2063 6c61 7373 3d22 6f22  ><span class="o"
+00004e30: 3e2e 3c2f 7370 616e 3e3c 7370 616e 2063  >.</span><span c
+00004e40: 6c61 7373 3d22 6e22 3e6e 6578 743c 2f73  lass="n">next</s
+00004e50: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00004e60: 3d22 6f22 3e3d 3c2f 7370 616e 3e20 3c73  ="o">=</span> <s
+00004e70: 7061 6e20 636c 6173 733d 226e 223e 494e  pan class="n">IN
+00004e80: 4143 5449 5645 5f48 4947 483c 2f73 7061  ACTIVE_HIGH</spa
+00004e90: 6e3e 0a20 2020 2020 2020 203c 7370 616e  n>.        <span
+00004ea0: 2063 6c61 7373 3d22 6b22 3e66 6f72 3c2f   class="k">for</
+00004eb0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00004ec0: 733d 226e 223e 693c 2f73 7061 6e3e 203c  s="n">i</span> <
+00004ed0: 7370 616e 2063 6c61 7373 3d22 6f77 223e  span class="ow">
+00004ee0: 696e 3c2f 7370 616e 3e20 3c73 7061 6e20  in</span> <span 
+00004ef0: 636c 6173 733d 226e 6222 3e72 616e 6765  class="nb">range
+00004f00: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00004f10: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
+00004f20: 7370 616e 2063 6c61 7373 3d22 6d69 223e  span class="mi">
+00004f30: 3132 3c2f 7370 616e 3e3c 7370 616e 2063  12</span><span c
+00004f40: 6c61 7373 3d22 7022 3e29 3a3c 2f73 7061  lass="p">):</spa
+00004f50: 6e3e 0a20 2020 2020 2020 2020 2020 203c  n>.            <
+00004f60: 7370 616e 2063 6c61 7373 3d22 6e22 3e65  span class="n">e
+00004f70: 6e61 626c 653c 2f73 7061 6e3e 3c73 7061  nable</span><spa
+00004f80: 6e20 636c 6173 733d 226f 223e 2e3c 2f73  n class="o">.</s
+00004f90: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00004fa0: 226e 223e 6e65 7874 3c2f 7370 616e 3e20  "n">next</span> 
+00004fb0: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00004fc0: 3d3c 2f73 7061 6e3e 203c 7370 616e 2063  =</span> <span c
+00004fd0: 6c61 7373 3d22 6e62 223e 6d69 6e3c 2f73  lass="nb">min</s
+00004fe0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00004ff0: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
+00005000: 6e20 636c 6173 733d 226d 6922 3e31 3c2f  n class="mi">1</
+00005010: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00005020: 3d22 7022 3e2c 3c2f 7370 616e 3e20 3c73  ="p">,</span> <s
+00005030: 7061 6e20 636c 6173 733d 226e 223e 7261  pan class="n">ra
+00005040: 6e64 7261 6e67 653c 2f73 7061 6e3e 3c73  ndrange</span><s
+00005050: 7061 6e20 636c 6173 733d 2270 223e 283c  pan class="p">(<
+00005060: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00005070: 733d 226d 6922 3e33 3c2f 7370 616e 3e3c  s="mi">3</span><
+00005080: 7370 616e 2063 6c61 7373 3d22 7022 3e29  span class="p">)
+00005090: 293c 2f73 7061 6e3e 0a20 2020 2020 2020  )</span>.       
+000050a0: 2020 2020 203c 7370 616e 2063 6c61 7373       <span class
+000050b0: 3d22 6b22 3e79 6965 6c64 3c2f 7370 616e  ="k">yield</span
+000050c0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+000050d0: 223e 636c 6f63 6b3c 2f73 7061 6e3e 3c73  ">clock</span><s
+000050e0: 7061 6e20 636c 6173 733d 226f 223e 2e3c  pan class="o">.<
+000050f0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00005100: 733d 226e 223e 6e65 6765 6467 653c 2f73  s="n">negedge</s
+00005110: 7061 6e3e 0a20 2020 2020 2020 203c 7370  pan>.        <sp
+00005120: 616e 2063 6c61 7373 3d22 6b22 3e72 6169  an class="k">rai
+00005130: 7365 3c2f 7370 616e 3e20 3c73 7061 6e20  se</span> <span 
+00005140: 636c 6173 733d 226e 223e 5374 6f70 5369  class="n">StopSi
+00005150: 6d75 6c61 7469 6f6e 3c2f 7370 616e 3e0a  mulation</span>.
+00005160: 0a20 2020 203c 7370 616e 2063 6c61 7373  .    <span class
+00005170: 3d22 6e64 223e 4069 6e73 7461 6e63 653c  ="nd">@instance<
+00005180: 2f73 7061 6e3e 0a20 2020 203c 7370 616e  /span>.    <span
+00005190: 2063 6c61 7373 3d22 6b22 3e64 6566 3c2f   class="k">def</
+000051a0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+000051b0: 733d 226e 6622 3e6d 6f6e 6974 6f72 3c2f  s="nf">monitor</
+000051c0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+000051d0: 3d22 7022 3e28 293a 3c2f 7370 616e 3e0a  ="p">():</span>.
+000051e0: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
+000051f0: 6173 733d 226b 223e 7072 696e 743c 2f73  ass="k">print</s
+00005200: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00005210: 3d22 7322 3e26 7175 6f74 3b65 6e61 626c  ="s">&quot;enabl
+00005220: 6520 2063 6f75 6e74 2671 756f 743b 3c2f  e  count&quot;</
+00005230: 7370 616e 3e0a 2020 2020 2020 2020 3c73  span>.        <s
+00005240: 7061 6e20 636c 6173 733d 226b 223e 7969  pan class="k">yi
+00005250: 656c 643c 2f73 7061 6e3e 203c 7370 616e  eld</span> <span
+00005260: 2063 6c61 7373 3d22 6e22 3e72 6573 6574   class="n">reset
+00005270: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00005280: 7373 3d22 6f22 3e2e 3c2f 7370 616e 3e3c  ss="o">.</span><
+00005290: 7370 616e 2063 6c61 7373 3d22 6e22 3e70  span class="n">p
+000052a0: 6f73 6564 6765 3c2f 7370 616e 3e0a 2020  osedge</span>.  
+000052b0: 2020 2020 2020 3c73 7061 6e20 636c 6173        <span clas
+000052c0: 733d 226b 223e 7768 696c 653c 2f73 7061  s="k">while</spa
+000052d0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000052e0: 6d69 223e 313c 2f73 7061 6e3e 3c73 7061  mi">1</span><spa
+000052f0: 6e20 636c 6173 733d 2270 223e 3a3c 2f73  n class="p">:</s
+00005300: 7061 6e3e 0a20 2020 2020 2020 2020 2020  pan>.           
+00005310: 203c 7370 616e 2063 6c61 7373 3d22 6b22   <span class="k"
+00005320: 3e79 6965 6c64 3c2f 7370 616e 3e20 3c73  >yield</span> <s
+00005330: 7061 6e20 636c 6173 733d 226e 223e 636c  pan class="n">cl
+00005340: 6f63 6b3c 2f73 7061 6e3e 3c73 7061 6e20  ock</span><span 
+00005350: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
+00005360: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
+00005370: 223e 706f 7365 6467 653c 2f73 7061 6e3e  ">posedge</span>
+00005380: 0a20 2020 2020 2020 2020 2020 203c 7370  .            <sp
+00005390: 616e 2063 6c61 7373 3d22 6b22 3e79 6965  an class="k">yie
+000053a0: 6c64 3c2f 7370 616e 3e20 3c73 7061 6e20  ld</span> <span 
+000053b0: 636c 6173 733d 226e 223e 6465 6c61 793c  class="n">delay<
+000053c0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+000053d0: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
+000053e0: 7061 6e20 636c 6173 733d 226d 6922 3e31  pan class="mi">1
+000053f0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00005400: 7373 3d22 7022 3e29 3c2f 7370 616e 3e0a  ss="p">)</span>.
+00005410: 2020 2020 2020 2020 2020 2020 3c73 7061              <spa
+00005420: 6e20 636c 6173 733d 226b 223e 7072 696e  n class="k">prin
+00005430: 743c 2f73 7061 6e3e 203c 7370 616e 2063  t</span> <span c
+00005440: 6c61 7373 3d22 7322 3e26 7175 6f74 3b20  lass="s">&quot; 
+00005450: 2020 3c2f 7370 616e 3e3c 7370 616e 2063    </span><span c
+00005460: 6c61 7373 3d22 7369 223e 2573 3c2f 7370  lass="si">%s</sp
+00005470: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00005480: 7322 3e20 2020 2020 203c 2f73 7061 6e3e  s">      </span>
+00005490: 3c73 7061 6e20 636c 6173 733d 2273 6922  <span class="si"
+000054a0: 3e25 733c 2f73 7061 6e3e 3c73 7061 6e20  >%s</span><span 
+000054b0: 636c 6173 733d 2273 223e 2671 756f 743b  class="s">&quot;
+000054c0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+000054d0: 6173 733d 226f 223e 253c 2f73 7061 6e3e  ass="o">%</span>
+000054e0: 203c 7370 616e 2063 6c61 7373 3d22 7022   <span class="p"
+000054f0: 3e28 3c2f 7370 616e 3e3c 7370 616e 2063  >(</span><span c
+00005500: 6c61 7373 3d22 6e22 3e65 6e61 626c 653c  lass="n">enable<
+00005510: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00005520: 733d 2270 223e 2c3c 2f73 7061 6e3e 203c  s="p">,</span> <
+00005530: 7370 616e 2063 6c61 7373 3d22 6e22 3e63  span class="n">c
+00005540: 6f75 6e74 3c2f 7370 616e 3e3c 7370 616e  ount</span><span
+00005550: 2063 6c61 7373 3d22 7022 3e29 3c2f 7370   class="p">)</sp
+00005560: 616e 3e0a 0a20 2020 203c 7370 616e 2063  an>..    <span c
+00005570: 6c61 7373 3d22 6b22 3e72 6574 7572 6e3c  lass="k">return<
+00005580: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00005590: 7373 3d22 6e22 3e63 6c6f 636b 4765 6e3c  ss="n">clockGen<
+000055a0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+000055b0: 733d 2270 223e 2c3c 2f73 7061 6e3e 203c  s="p">,</span> <
+000055c0: 7370 616e 2063 6c61 7373 3d22 6e22 3e73  span class="n">s
+000055d0: 7469 6d75 6c75 733c 2f73 7061 6e3e 3c73  timulus</span><s
+000055e0: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
+000055f0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00005600: 7373 3d22 6e22 3e69 6e63 5f31 3c2f 7370  ss="n">inc_1</sp
+00005610: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00005620: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
+00005630: 6e20 636c 6173 733d 226e 223e 6d6f 6e69  n class="n">moni
+00005640: 746f 723c 2f73 7061 6e3e 0a0a 0a3c 7370  tor</span>...<sp
+00005650: 616e 2063 6c61 7373 3d22 6e22 3e74 623c  an class="n">tb<
+00005660: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00005670: 7373 3d22 6f22 3e3d 3c2f 7370 616e 3e20  ss="o">=</span> 
+00005680: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00005690: 7465 7374 6265 6e63 683c 2f73 7061 6e3e  testbench</span>
+000056a0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+000056b0: 2829 3c2f 7370 616e 3e0a 3c73 7061 6e20  ()</span>.<span 
+000056c0: 636c 6173 733d 226e 223e 5369 6d75 6c61  class="n">Simula
+000056d0: 7469 6f6e 3c2f 7370 616e 3e3c 7370 616e  tion</span><span
+000056e0: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
+000056f0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00005700: 6e22 3e74 623c 2f73 7061 6e3e 3c73 7061  n">tb</span><spa
+00005710: 6e20 636c 6173 733d 2270 223e 293c 2f73  n class="p">)</s
+00005720: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00005730: 226f 223e 2e3c 2f73 7061 6e3e 3c73 7061  "o">.</span><spa
+00005740: 6e20 636c 6173 733d 226e 223e 7275 6e3c  n class="n">run<
+00005750: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00005760: 733d 2270 223e 2829 3c2f 7370 616e 3e0a  s="p">()</span>.
+00005770: 3c2f 7072 653e 3c2f 6469 763e 0a3c 2f64  </pre></div>.</d
+00005780: 6976 3e0a 3c70 3e54 6865 2073 696d 756c  iv>.<p>The simul
+00005790: 6174 696f 6e20 7072 6f64 7563 6573 2074  ation produces t
+000057a0: 6865 2066 6f6c 6c6f 7769 6e67 206f 7574  he following out
+000057b0: 7075 743c 2f70 3e0a 3c64 6976 2063 6c61  put</p>.<div cla
+000057c0: 7373 3d22 6869 6768 6c69 6768 742d 6e6f  ss="highlight-no
+000057d0: 6e65 223e 3c64 6976 2063 6c61 7373 3d22  ne"><div class="
+000057e0: 6869 6768 6c69 6768 7422 3e3c 7072 653e  highlight"><pre>
+000057f0: 656e 6162 6c65 2020 636f 756e 740a 2020  enable  count.  
+00005800: 2031 2020 2020 2020 310a 2020 2030 2020   1      1.   0  
+00005810: 2020 2020 310a 2020 2031 2020 2020 2020      1.   1      
+00005820: 320a 2020 2031 2020 2020 2020 330a 2020  2.   1      3.  
+00005830: 2030 2020 2020 2020 330a 2020 2031 2020   0      3.   1  
+00005840: 2020 2020 300a 2020 2031 2020 2020 2020      0.   1      
+00005850: 310a 2020 2031 2020 2020 2020 320a 2020  1.   1      2.  
+00005860: 2031 2020 2020 2020 330a 2020 2031 2020   1      3.   1  
+00005870: 2020 2020 300a 2020 2030 2020 2020 2020      0.   0      
+00005880: 300a 2020 2031 2020 2020 2020 310a 3c2f  0.   1      1.</
+00005890: 7072 653e 3c2f 6469 763e 0a3c 2f64 6976  pre></div>.</div
+000058a0: 3e0a 3c2f 6469 763e 0a3c 6469 7620 636c  >.</div>.<div cl
+000058b0: 6173 733d 2273 6563 7469 6f6e 2220 6964  ass="section" id
+000058c0: 3d22 616c 7465 726e 6174 6976 652d 7465  ="alternative-te
+000058d0: 6d70 6c61 7465 223e 0a3c 7370 616e 2069  mplate">.<span i
+000058e0: 643d 226d 6f64 652d 7365 712d 7465 6d70  d="mode-seq-temp
+000058f0: 6c2d 616c 7422 3e3c 2f73 7061 6e3e 3c68  l-alt"></span><h
+00005900: 333e 416c 7465 726e 6174 6976 6520 7465  3>Alternative te
+00005910: 6d70 6c61 7465 3c61 2063 6c61 7373 3d22  mplate<a class="
+00005920: 6865 6164 6572 6c69 6e6b 2220 6872 6566  headerlink" href
+00005930: 3d22 2361 6c74 6572 6e61 7469 7665 2d74  ="#alternative-t
+00005940: 656d 706c 6174 6522 2074 6974 6c65 3d22  emplate" title="
+00005950: 5065 726d 616c 696e 6b20 746f 2074 6869  Permalink to thi
+00005960: 7320 6865 6164 6c69 6e65 223e c2b6 3c2f  s headline">..</
+00005970: 613e 3c2f 6833 3e0a 3c70 3e54 6865 2074  a></h3>.<p>The t
+00005980: 656d 706c 6174 6520 7769 7468 2074 6865  emplate with the
+00005990: 203c 6120 636c 6173 733d 2272 6566 6572   <a class="refer
+000059a0: 656e 6365 2069 6e74 6572 6e61 6c22 2068  ence internal" h
+000059b0: 7265 663d 2272 6566 6572 656e 6365 2e68  ref="reference.h
+000059c0: 746d 6c23 6d79 6864 6c2e 616c 7761 7973  tml#myhdl.always
+000059d0: 5f73 6571 2220 7469 746c 653d 226d 7968  _seq" title="myh
+000059e0: 646c 2e61 6c77 6179 735f 7365 7122 3e3c  dl.always_seq"><
+000059f0: 636f 6465 2063 6c61 7373 3d22 7872 6566  code class="xref
+00005a00: 2070 7920 7079 2d66 756e 6320 646f 6375   py py-func docu
+00005a10: 7469 6c73 206c 6974 6572 616c 223e 3c73  tils literal"><s
+00005a20: 7061 6e20 636c 6173 733d 2270 7265 223e  pan class="pre">
+00005a30: 616c 7761 7973 5f73 6571 2829 3c2f 7370  always_seq()</sp
+00005a40: 616e 3e3c 2f63 6f64 653e 3c2f 613e 2064  an></code></a> d
+00005a50: 6563 6f72 6174 6f72 2069 7320 636f 6e76  ecorator is conv
+00005a60: 656e 6965 6e74 0a61 7320 6974 2069 6e66  enient.as it inf
+00005a70: 6572 7320 7468 6520 7265 7365 7420 6675  ers the reset fu
+00005a80: 6e63 7469 6f6e 616c 6974 7920 6175 746f  nctionality auto
+00005a90: 6d61 7469 6361 6c6c 792e 2041 6c74 6572  matically. Alter
+00005aa0: 6e61 7469 7665 6c79 2c0a 796f 7520 6361  natively,.you ca
+00005ab0: 6e20 7573 6520 6120 6d6f 7265 2065 7870  n use a more exp
+00005ac0: 6c69 6369 7420 7465 6d70 6c61 7465 2061  licit template a
+00005ad0: 7320 666f 6c6c 6f77 733a 3c2f 703e 0a3c  s follows:</p>.<
+00005ae0: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
+00005af0: 6967 6874 2d70 7974 686f 6e22 3e3c 6469  ight-python"><di
+00005b00: 7620 636c 6173 733d 2268 6967 686c 6967  v class="highlig
+00005b10: 6874 223e 3c70 7265 3e64 6566 2074 6f70  ht"><pre>def top
+00005b20: 2826 6c74 3b70 6172 616d 6574 6572 7326  (&lt;parameters&
+00005b30: 6774 3b2c 2063 6c6f 636b 2c20 2e2e 2e2c  gt;, clock, ...,
+00005b40: 2072 6573 6574 2c20 2e2e 2e29 3a0a 2020   reset, ...):.  
+00005b50: 2020 2e2e 2e0a 2020 2020 4061 6c77 6179    ....    @alway
+00005b60: 7328 636c 6f63 6b2e 706f 7365 6467 652c  s(clock.posedge,
+00005b70: 2072 6573 6574 2e6e 6567 6564 6765 290a   reset.negedge).
+00005b80: 2020 2020 6465 6620 7365 714c 6f67 6963      def seqLogic
+00005b90: 2829 3a0a 2020 2020 2020 2069 6620 6e6f  ():.       if no
+00005ba0: 7420 7265 7365 743a 0a20 2020 2020 2020  t reset:.       
+00005bb0: 2020 2020 266c 743b 7265 7365 7420 636f      &lt;reset co
+00005bc0: 6465 2667 743b 0a20 2020 2020 2020 656c  de&gt;.       el
+00005bd0: 7365 3a0a 2020 2020 2020 2020 2020 2026  se:.           &
+00005be0: 6c74 3b66 756e 6374 696f 6e61 6c20 636f  lt;functional co
+00005bf0: 6465 2667 743b 0a3c 2f70 7265 3e3c 2f64  de&gt;.</pre></d
+00005c00: 6976 3e0a 3c2f 6469 763e 0a3c 703e 5769  iv>.</div>.<p>Wi
+00005c10: 7468 2074 6869 7320 7465 6d70 6c61 7465  th this template
+00005c20: 2c20 7468 6520 7265 7365 7420 7661 6c75  , the reset valu
+00005c30: 6573 2068 6176 6520 746f 2062 6520 7370  es have to be sp
+00005c40: 6563 6966 6965 640a 6578 706c 6963 6974  ecified.explicit
+00005c50: 6c79 2e3c 2f70 3e0a 3c2f 6469 763e 0a3c  ly.</p>.</div>.<
+00005c60: 2f64 6976 3e0a 3c64 6976 2063 6c61 7373  /div>.<div class
+00005c70: 3d22 7365 6374 696f 6e22 2069 643d 2266  ="section" id="f
+00005c80: 696e 6974 652d 7374 6174 652d 6d61 6368  inite-state-mach
+00005c90: 696e 652d 6d6f 6465 6c69 6e67 223e 0a3c  ine-modeling">.<
+00005ca0: 7370 616e 2069 643d 226d 6f64 656c 2d66  span id="model-f
+00005cb0: 736d 223e 3c2f 7370 616e 3e3c 6832 3e46  sm"></span><h2>F
+00005cc0: 696e 6974 6520 5374 6174 6520 4d61 6368  inite State Mach
+00005cd0: 696e 6520 6d6f 6465 6c69 6e67 3c61 2063  ine modeling<a c
+00005ce0: 6c61 7373 3d22 6865 6164 6572 6c69 6e6b  lass="headerlink
+00005cf0: 2220 6872 6566 3d22 2366 696e 6974 652d  " href="#finite-
+00005d00: 7374 6174 652d 6d61 6368 696e 652d 6d6f  state-machine-mo
+00005d10: 6465 6c69 6e67 2220 7469 746c 653d 2250  deling" title="P
+00005d20: 6572 6d61 6c69 6e6b 2074 6f20 7468 6973  ermalink to this
+00005d30: 2068 6561 646c 696e 6522 3ec2 b63c 2f61   headline">..</a
+00005d40: 3e3c 2f68 323e 0a3c 7020 6964 3d22 696e  ></h2>.<p id="in
+00005d50: 6465 782d 3322 3e46 696e 6974 6520 5374  dex-3">Finite St
+00005d60: 6174 6520 4d61 6368 696e 6520 2846 534d  ate Machine (FSM
+00005d70: 2920 6d6f 6465 6c69 6e67 2069 7320 7665  ) modeling is ve
+00005d80: 7279 2063 6f6d 6d6f 6e20 696e 2052 544c  ry common in RTL
+00005d90: 2064 6573 6967 6e20 616e 6420 7468 6572   design and ther
+00005da0: 6566 6f72 650a 6465 7365 7276 6573 2073  efore.deserves s
+00005db0: 7065 6369 616c 2061 7474 656e 7469 6f6e  pecial attention
+00005dc0: 2e3c 2f70 3e0a 3c70 3e46 6f72 2063 6f64  .</p>.<p>For cod
+00005dd0: 6520 636c 6172 6974 792c 2074 6865 2073  e clarity, the s
+00005de0: 7461 7465 2076 616c 7565 7320 6172 6520  tate values are 
+00005df0: 7479 7069 6361 6c6c 7920 7265 7072 6573  typically repres
+00005e00: 656e 7465 6420 6279 2061 2073 6574 206f  ented by a set o
+00005e10: 660a 6964 656e 7469 6669 6572 732e 2041  f.identifiers. A
+00005e20: 2073 7461 6e64 6172 6420 5079 7468 6f6e   standard Python
+00005e30: 2069 6469 6f6d 2066 6f72 2074 6869 7320   idiom for this 
+00005e40: 7075 7270 6f73 6520 6973 2074 6f20 6173  purpose is to as
+00005e50: 7369 676e 2061 2072 616e 6765 206f 660a  sign a range of.
+00005e60: 696e 7465 6765 7273 2074 6f20 6120 7475  integers to a tu
+00005e70: 706c 6520 6f66 2069 6465 6e74 6966 6965  ple of identifie
+00005e80: 7273 2c20 6c69 6b65 2073 6f3c 2f70 3e0a  rs, like so</p>.
+00005e90: 3c64 6976 2063 6c61 7373 3d22 6869 6768  <div class="high
+00005ea0: 6c69 6768 742d 7079 7468 6f6e 223e 3c64  light-python"><d
+00005eb0: 6976 2063 6c61 7373 3d22 6869 6768 6c69  iv class="highli
+00005ec0: 6768 7422 3e3c 7072 653e 3c73 7061 6e20  ght"><pre><span 
+00005ed0: 636c 6173 733d 2267 7022 3e26 6774 3b26  class="gp">&gt;&
+00005ee0: 6774 3b26 6774 3b20 3c2f 7370 616e 3e3c  gt;&gt; </span><
+00005ef0: 7370 616e 2063 6c61 7373 3d22 6e22 3e53  span class="n">S
+00005f00: 4541 5243 483c 2f73 7061 6e3e 3c73 7061  EARCH</span><spa
+00005f10: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00005f20: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00005f30: 3d22 6e22 3e43 4f4e 4649 524d 3c2f 7370  ="n">CONFIRM</sp
+00005f40: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00005f50: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
+00005f60: 6e20 636c 6173 733d 226e 223e 5359 4e43  n class="n">SYNC
+00005f70: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00005f80: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+00005f90: 203c 7370 616e 2063 6c61 7373 3d22 6e62   <span class="nb
+00005fa0: 223e 7261 6e67 653c 2f73 7061 6e3e 3c73  ">range</span><s
+00005fb0: 7061 6e20 636c 6173 733d 2270 223e 283c  pan class="p">(<
+00005fc0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00005fd0: 733d 226d 6922 3e33 3c2f 7370 616e 3e3c  s="mi">3</span><
+00005fe0: 7370 616e 2063 6c61 7373 3d22 7022 3e29  span class="p">)
+00005ff0: 3c2f 7370 616e 3e0a 3c73 7061 6e20 636c  </span>.<span cl
+00006000: 6173 733d 2267 7022 3e26 6774 3b26 6774  ass="gp">&gt;&gt
+00006010: 3b26 6774 3b20 3c2f 7370 616e 3e3c 7370  ;&gt; </span><sp
+00006020: 616e 2063 6c61 7373 3d22 6e22 3e43 4f4e  an class="n">CON
+00006030: 4649 524d 3c2f 7370 616e 3e0a 3c73 7061  FIRM</span>.<spa
+00006040: 6e20 636c 6173 733d 2267 6f22 3e31 3c2f  n class="go">1</
+00006050: 7370 616e 3e0a 3c2f 7072 653e 3c2f 6469  span>.</pre></di
+00006060: 763e 0a3c 2f64 6976 3e0a 3c70 3e48 6f77  v>.</div>.<p>How
+00006070: 6576 6572 2c20 7468 6973 2074 6563 686e  ever, this techn
+00006080: 6971 7565 2068 6173 2073 6f6d 6520 6472  ique has some dr
+00006090: 6177 6261 636b 732e 2054 686f 7567 6820  awbacks. Though 
+000060a0: 6974 2069 7320 636c 6561 726c 7920 7468  it is clearly th
+000060b0: 6520 696e 7465 6e74 696f 6e0a 7468 6174  e intention.that
+000060c0: 2074 6865 2069 6465 6e74 6966 6965 7273   the identifiers
+000060d0: 2062 656c 6f6e 6720 746f 6765 7468 6572   belong together
+000060e0: 2c20 7468 6973 2069 6e66 6f72 6d61 7469  , this informati
+000060f0: 6f6e 2069 7320 6c6f 7374 2061 7320 736f  on is lost as so
+00006100: 6f6e 2061 7320 7468 6579 0a61 7265 2064  on as they.are d
+00006110: 6566 696e 6564 2e20 416c 736f 2c20 7468  efined. Also, th
+00006120: 6520 6964 656e 7469 6669 6572 7320 6576  e identifiers ev
+00006130: 616c 7561 7465 2074 6f20 696e 7465 6765  aluate to intege
+00006140: 7273 2c20 7768 6572 6561 7320 6120 7374  rs, whereas a st
+00006150: 7269 6e67 0a72 6570 7265 7365 6e74 6174  ring.representat
+00006160: 696f 6e20 6f66 2074 6865 2069 6465 6e74  ion of the ident
+00006170: 6966 6965 7273 2077 6f75 6c64 2062 6520  ifiers would be 
+00006180: 7072 6566 6572 6162 6c65 2e20 546f 2073  preferable. To s
+00006190: 6f6c 7665 2074 6865 7365 2069 7373 7565  olve these issue
+000061a0: 732c 2077 650a 6e65 6564 2061 6e20 3c65  s, we.need an <e
+000061b0: 6d3e 656e 756d 6572 6174 696f 6e20 7479  m>enumeration ty
+000061c0: 7065 3c2f 656d 3e2e 3c2f 703e 0a3c 7020  pe</em>.</p>.<p 
+000061d0: 6964 3d22 696e 6465 782d 3422 3e4d 7948  id="index-4">MyH
+000061e0: 444c 2073 7570 706f 7274 7320 656e 756d  DL supports enum
+000061f0: 6572 6174 696f 6e20 7479 7065 7320 6279  eration types by
+00006200: 2070 726f 7669 6469 6e67 2061 2066 756e   providing a fun
+00006210: 6374 696f 6e20 3c61 2063 6c61 7373 3d22  ction <a class="
+00006220: 7265 6665 7265 6e63 6520 696e 7465 726e  reference intern
+00006230: 616c 2220 6872 6566 3d22 7265 6665 7265  al" href="refere
+00006240: 6e63 652e 6874 6d6c 236d 7968 646c 2e65  nce.html#myhdl.e
+00006250: 6e75 6d22 2074 6974 6c65 3d22 6d79 6864  num" title="myhd
+00006260: 6c2e 656e 756d 223e 3c63 6f64 6520 636c  l.enum"><code cl
+00006270: 6173 733d 2278 7265 6620 7079 2070 792d  ass="xref py py-
+00006280: 6675 6e63 2064 6f63 7574 696c 7320 6c69  func docutils li
+00006290: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
+000062a0: 7373 3d22 7072 6522 3e65 6e75 6d28 293c  ss="pre">enum()<
+000062b0: 2f73 7061 6e3e 3c2f 636f 6465 3e3c 2f61  /span></code></a
+000062c0: 3e2e 2020 5468 650a 6172 6775 6d65 6e74  >.  The.argument
+000062d0: 7320 746f 203c 6120 636c 6173 733d 2272  s to <a class="r
+000062e0: 6566 6572 656e 6365 2069 6e74 6572 6e61  eference interna
+000062f0: 6c22 2068 7265 663d 2272 6566 6572 656e  l" href="referen
+00006300: 6365 2e68 746d 6c23 6d79 6864 6c2e 656e  ce.html#myhdl.en
+00006310: 756d 2220 7469 746c 653d 226d 7968 646c  um" title="myhdl
+00006320: 2e65 6e75 6d22 3e3c 636f 6465 2063 6c61  .enum"><code cla
+00006330: 7373 3d22 7872 6566 2070 7920 7079 2d66  ss="xref py py-f
+00006340: 756e 6320 646f 6375 7469 6c73 206c 6974  unc docutils lit
+00006350: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
+00006360: 733d 2270 7265 223e 656e 756d 2829 3c2f  s="pre">enum()</
+00006370: 7370 616e 3e3c 2f63 6f64 653e 3c2f 613e  span></code></a>
+00006380: 2061 7265 2074 6865 2073 7472 696e 6720   are the string 
+00006390: 7265 7072 6573 656e 7461 7469 6f6e 7320  representations 
+000063a0: 6f66 2074 6865 2069 6465 6e74 6966 6965  of the identifie
+000063b0: 7273 2c20 616e 640a 6974 7320 7265 7475  rs, and.its retu
+000063c0: 726e 2076 616c 7565 2069 7320 616e 2065  rn value is an e
+000063d0: 6e75 6d65 7261 7469 6f6e 2074 7970 652e  numeration type.
+000063e0: 2054 6865 2069 6465 6e74 6966 6965 7273   The identifiers
+000063f0: 2061 7265 2061 7661 696c 6162 6c65 2061   are available a
+00006400: 730a 6174 7472 6962 7574 6573 206f 6620  s.attributes of 
+00006410: 7468 6520 7479 7065 2e20 466f 7220 6578  the type. For ex
+00006420: 616d 706c 653c 2f70 3e0a 3c64 6976 2063  ample</p>.<div c
+00006430: 6c61 7373 3d22 6869 6768 6c69 6768 742d  lass="highlight-
+00006440: 7079 7468 6f6e 223e 3c64 6976 2063 6c61  python"><div cla
+00006450: 7373 3d22 6869 6768 6c69 6768 7422 3e3c  ss="highlight"><
+00006460: 7072 653e 3c73 7061 6e20 636c 6173 733d  pre><span class=
+00006470: 2267 7022 3e26 6774 3b26 6774 3b26 6774  "gp">&gt;&gt;&gt
+00006480: 3b20 3c2f 7370 616e 3e3c 7370 616e 2063  ; </span><span c
+00006490: 6c61 7373 3d22 6b6e 223e 6672 6f6d 3c2f  lass="kn">from</
+000064a0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+000064b0: 733d 226e 6e22 3e6d 7968 646c 3c2f 7370  s="nn">myhdl</sp
+000064c0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+000064d0: 226b 6e22 3e69 6d70 6f72 743c 2f73 7061  "kn">import</spa
+000064e0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000064f0: 6e22 3e65 6e75 6d3c 2f73 7061 6e3e 0a3c  n">enum</span>.<
+00006500: 7370 616e 2063 6c61 7373 3d22 6770 223e  span class="gp">
+00006510: 2667 743b 2667 743b 2667 743b 203c 2f73  &gt;&gt;&gt; </s
+00006520: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00006530: 226e 223e 745f 5374 6174 653c 2f73 7061  "n">t_State</spa
 00006540: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00006550: 6b6e 223e 696d 706f 7274 3c2f 7370 616e  kn">import</span
-00006560: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00006570: 223e 656e 756d 3c2f 7370 616e 3e0a 3c73  ">enum</span>.<s
-00006580: 7061 6e20 636c 6173 733d 2267 7022 3e26  pan class="gp">&
-00006590: 6774 3b26 6774 3b26 6774 3b20 3c2f 7370  gt;&gt;&gt; </sp
-000065a0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-000065b0: 6e22 3e74 5f53 7461 7465 3c2f 7370 616e  n">t_State</span
-000065c0: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
-000065d0: 223e 3d3c 2f73 7061 6e3e 203c 7370 616e  ">=</span> <span
-000065e0: 2063 6c61 7373 3d22 6e22 3e65 6e75 6d3c   class="n">enum<
-000065f0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-00006600: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
-00006610: 7061 6e20 636c 6173 733d 2273 223e 2623  pan class="s">&#
-00006620: 3339 3b53 4541 5243 4826 2333 393b 3c2f  39;SEARCH&#39;</
+00006550: 6f22 3e3d 3c2f 7370 616e 3e20 3c73 7061  o">=</span> <spa
+00006560: 6e20 636c 6173 733d 226e 223e 656e 756d  n class="n">enum
+00006570: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00006580: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
+00006590: 7370 616e 2063 6c61 7373 3d22 7322 3e26  span class="s">&
+000065a0: 2333 393b 5345 4152 4348 2623 3339 3b3c  #39;SEARCH&#39;<
+000065b0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+000065c0: 733d 2270 223e 2c3c 2f73 7061 6e3e 203c  s="p">,</span> <
+000065d0: 7370 616e 2063 6c61 7373 3d22 7322 3e26  span class="s">&
+000065e0: 2333 393b 434f 4e46 4952 4d26 2333 393b  #39;CONFIRM&#39;
+000065f0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00006600: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
+00006610: 3c73 7061 6e20 636c 6173 733d 2273 223e  <span class="s">
+00006620: 2623 3339 3b53 594e 4326 2333 393b 3c2f  &#39;SYNC&#39;</
 00006630: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00006640: 3d22 7022 3e2c 3c2f 7370 616e 3e20 3c73  ="p">,</span> <s
-00006650: 7061 6e20 636c 6173 733d 2273 223e 2623  pan class="s">&#
-00006660: 3339 3b43 4f4e 4649 524d 2623 3339 3b3c  39;CONFIRM&#39;<
-00006670: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-00006680: 733d 2270 223e 2c3c 2f73 7061 6e3e 203c  s="p">,</span> <
-00006690: 7370 616e 2063 6c61 7373 3d22 7322 3e26  span class="s">&
-000066a0: 2333 393b 5359 4e43 2623 3339 3b3c 2f73  #39;SYNC&#39;</s
-000066b0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-000066c0: 2270 223e 293c 2f73 7061 6e3e 0a3c 7370  "p">)</span>.<sp
-000066d0: 616e 2063 6c61 7373 3d22 6770 223e 2667  an class="gp">&g
-000066e0: 743b 2667 743b 2667 743b 203c 2f73 7061  t;&gt;&gt; </spa
-000066f0: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00006700: 223e 745f 5374 6174 653c 2f73 7061 6e3e  ">t_State</span>
-00006710: 0a3c 7370 616e 2063 6c61 7373 3d22 676f  .<span class="go
-00006720: 223e 266c 743b 456e 756d 3a20 5345 4152  ">&lt;Enum: SEAR
-00006730: 4348 2c20 434f 4e46 4952 4d2c 2053 594e  CH, CONFIRM, SYN
-00006740: 4326 6774 3b3c 2f73 7061 6e3e 0a3c 7370  C&gt;</span>.<sp
-00006750: 616e 2063 6c61 7373 3d22 6770 223e 2667  an class="gp">&g
-00006760: 743b 2667 743b 2667 743b 203c 2f73 7061  t;&gt;&gt; </spa
-00006770: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00006780: 223e 745f 5374 6174 653c 2f73 7061 6e3e  ">t_State</span>
-00006790: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-000067a0: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
-000067b0: 6173 733d 226e 223e 434f 4e46 4952 4d3c  ass="n">CONFIRM<
-000067c0: 2f73 7061 6e3e 0a3c 7370 616e 2063 6c61  /span>.<span cla
-000067d0: 7373 3d22 676f 223e 434f 4e46 4952 4d3c  ss="go">CONFIRM<
-000067e0: 2f73 7061 6e3e 0a3c 2f70 7265 3e3c 2f64  /span>.</pre></d
-000067f0: 6976 3e0a 3c2f 6469 763e 0a3c 703e 5765  iv>.</div>.<p>We
-00006800: 2063 616e 2075 7365 2074 6869 7320 7479   can use this ty
-00006810: 7065 2074 6f20 636f 6e73 7472 7563 7420  pe to construct 
-00006820: 6120 7374 6174 6520 7369 676e 616c 2061  a state signal a
-00006830: 7320 666f 6c6c 6f77 733a 3c2f 703e 0a3c  s follows:</p>.<
-00006840: 6469 7620 636c 6173 733d 2268 6967 686c  div class="highl
-00006850: 6967 6874 2d70 7974 686f 6e22 3e3c 6469  ight-python"><di
-00006860: 7620 636c 6173 733d 2268 6967 686c 6967  v class="highlig
-00006870: 6874 223e 3c70 7265 3e3c 7370 616e 2063  ht"><pre><span c
-00006880: 6c61 7373 3d22 6e22 3e73 7461 7465 3c2f  lass="n">state</
-00006890: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-000068a0: 733d 226f 223e 3d3c 2f73 7061 6e3e 203c  s="o">=</span> <
-000068b0: 7370 616e 2063 6c61 7373 3d22 6e22 3e53  span class="n">S
-000068c0: 6967 6e61 6c3c 2f73 7061 6e3e 3c73 7061  ignal</span><spa
-000068d0: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
-000068e0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-000068f0: 226e 223e 745f 5374 6174 653c 2f73 7061  "n">t_State</spa
-00006900: 6e3e 3c73 7061 6e20 636c 6173 733d 226f  n><span class="o
-00006910: 223e 2e3c 2f73 7061 6e3e 3c73 7061 6e20  ">.</span><span 
-00006920: 636c 6173 733d 226e 223e 5345 4152 4348  class="n">SEARCH
-00006930: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00006940: 7373 3d22 7022 3e29 3c2f 7370 616e 3e0a  ss="p">)</span>.
-00006950: 3c2f 7072 653e 3c2f 6469 763e 0a3c 2f64  </pre></div>.</d
-00006960: 6976 3e0a 3c70 3e41 7320 616e 2065 7861  iv>.<p>As an exa
-00006970: 6d70 6c65 2c20 7765 2077 696c 6c20 7573  mple, we will us
-00006980: 6520 6120 6672 616d 696e 6720 636f 6e74  e a framing cont
-00006990: 726f 6c6c 6572 2046 534d 2e20 2049 7420  roller FSM.  It 
-000069a0: 6973 2061 6e20 696d 6167 696e 6172 790a  is an imaginary.
-000069b0: 6578 616d 706c 652c 2062 7574 2073 696d  example, but sim
-000069c0: 696c 6172 2063 6f6e 7472 6f6c 2073 7472  ilar control str
-000069d0: 7563 7475 7265 7320 6172 6520 6f66 7465  uctures are ofte
-000069e0: 6e20 666f 756e 6420 696e 2074 656c 6563  n found in telec
-000069f0: 6f6d 6d75 6e69 6361 7469 6f6e 0a61 7070  ommunication.app
-00006a00: 6c69 6361 7469 6f6e 732e 2053 7570 706f  lications. Suppo
-00006a10: 7365 2074 6861 7420 7765 206e 6565 6420  se that we need 
-00006a20: 746f 2066 696e 6420 7468 6520 5374 6172  to find the Star
-00006a30: 7420 4f66 2046 7261 6d65 2028 534f 4629  t Of Frame (SOF)
-00006a40: 2070 6f73 6974 696f 6e20 6f66 0a61 6e20   position of.an 
-00006a50: 696e 636f 6d69 6e67 2066 7261 6d65 206f  incoming frame o
-00006a60: 6620 6279 7465 732e 2041 2073 796e 6320  f bytes. A sync 
-00006a70: 7061 7474 6572 6e20 6465 7465 6374 6f72  pattern detector
-00006a80: 2063 6f6e 7469 6e75 6f75 736c 7920 6c6f   continuously lo
-00006a90: 6f6b 7320 666f 7220 610a 6672 616d 696e  oks for a.framin
-00006aa0: 6720 7061 7474 6572 6e20 616e 6420 696e  g pattern and in
-00006ab0: 6469 6361 7465 7320 6974 2074 6f20 7468  dicates it to th
-00006ac0: 6520 4653 4d20 7769 7468 2061 203c 7474  e FSM with a <tt
-00006ad0: 2063 6c61 7373 3d22 646f 6375 7469 6c73   class="docutils
-00006ae0: 206c 6974 6572 616c 223e 3c73 7061 6e20   literal"><span 
-00006af0: 636c 6173 733d 2270 7265 223e 7379 6e63  class="pre">sync
-00006b00: 466c 6167 3c2f 7370 616e 3e3c 2f74 743e  Flag</span></tt>
-00006b10: 2073 6967 6e61 6c2e 2057 6865 6e0a 666f   signal. When.fo
-00006b20: 756e 642c 2074 6865 2046 534d 206d 6f76  und, the FSM mov
-00006b30: 6573 2066 726f 6d20 7468 6520 696e 6974  es from the init
-00006b40: 6961 6c20 3c74 7420 636c 6173 733d 2264  ial <tt class="d
-00006b50: 6f63 7574 696c 7320 6c69 7465 7261 6c22  ocutils literal"
-00006b60: 3e3c 7370 616e 2063 6c61 7373 3d22 7072  ><span class="pr
-00006b70: 6522 3e53 4541 5243 483c 2f73 7061 6e3e  e">SEARCH</span>
-00006b80: 3c2f 7474 3e20 7374 6174 6520 746f 2074  </tt> state to t
-00006b90: 6865 203c 7474 2063 6c61 7373 3d22 646f  he <tt class="do
-00006ba0: 6375 7469 6c73 206c 6974 6572 616c 223e  cutils literal">
-00006bb0: 3c73 7061 6e20 636c 6173 733d 2270 7265  <span class="pre
-00006bc0: 223e 434f 4e46 4952 4d3c 2f73 7061 6e3e  ">CONFIRM</span>
-00006bd0: 3c2f 7474 3e20 7374 6174 652e 0a57 6865  </tt> state..Whe
-00006be0: 6e20 7468 6520 3c74 7420 636c 6173 733d  n the <tt class=
-00006bf0: 2264 6f63 7574 696c 7320 6c69 7465 7261  "docutils litera
-00006c00: 6c22 3e3c 7370 616e 2063 6c61 7373 3d22  l"><span class="
-00006c10: 7072 6522 3e73 796e 6346 6c61 673c 2f73  pre">syncFlag</s
-00006c20: 7061 6e3e 3c2f 7474 3e20 6973 2063 6f6e  pan></tt> is con
-00006c30: 6669 726d 6564 206f 6e20 7468 6520 6578  firmed on the ex
-00006c40: 7065 6374 6564 2070 6f73 6974 696f 6e2c  pected position,
-00006c50: 2074 6865 2046 534d 2064 6563 6c61 7265   the FSM declare
-00006c60: 730a 3c74 7420 636c 6173 733d 2264 6f63  s.<tt class="doc
-00006c70: 7574 696c 7320 6c69 7465 7261 6c22 3e3c  utils literal"><
-00006c80: 7370 616e 2063 6c61 7373 3d22 7072 6522  span class="pre"
-00006c90: 3e53 594e 433c 2f73 7061 6e3e 3c2f 7474  >SYNC</span></tt
-00006ca0: 3e2c 206f 7468 6572 7769 7365 2069 7420  >, otherwise it 
-00006cb0: 6661 6c6c 7320 6261 636b 2074 6f20 7468  falls back to th
-00006cc0: 6520 3c74 7420 636c 6173 733d 2264 6f63  e <tt class="doc
-00006cd0: 7574 696c 7320 6c69 7465 7261 6c22 3e3c  utils literal"><
-00006ce0: 7370 616e 2063 6c61 7373 3d22 7072 6522  span class="pre"
-00006cf0: 3e53 4541 5243 483c 2f73 7061 6e3e 3c2f  >SEARCH</span></
-00006d00: 7474 3e20 7374 6174 652e 2020 5468 6973  tt> state.  This
-00006d10: 2046 534d 2063 616e 2062 650a 636f 6465   FSM can be.code
-00006d20: 6420 6173 2066 6f6c 6c6f 7773 3a3c 2f70  d as follows:</p
-00006d30: 3e0a 3c64 6976 2063 6c61 7373 3d22 6869  >.<div class="hi
-00006d40: 6768 6c69 6768 742d 7079 7468 6f6e 223e  ghlight-python">
-00006d50: 3c64 6976 2063 6c61 7373 3d22 6869 6768  <div class="high
-00006d60: 6c69 6768 7422 3e3c 7072 653e 3c73 7061  light"><pre><spa
-00006d70: 6e20 636c 6173 733d 226b 6e22 3e66 726f  n class="kn">fro
-00006d80: 6d3c 2f73 7061 6e3e 203c 7370 616e 2063  m</span> <span c
-00006d90: 6c61 7373 3d22 6e6e 223e 6d79 6864 6c3c  lass="nn">myhdl<
-00006da0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00006db0: 7373 3d22 6b6e 223e 696d 706f 7274 3c2f  ss="kn">import</
-00006dc0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00006dd0: 733d 226f 223e 2a3c 2f73 7061 6e3e 0a0a  s="o">*</span>..
-00006de0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00006df0: 4143 5449 5645 5f4c 4f57 3c2f 7370 616e  ACTIVE_LOW</span
-00006e00: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
-00006e10: 223e 3d3c 2f73 7061 6e3e 203c 7370 616e  ">=</span> <span
-00006e20: 2063 6c61 7373 3d22 6d69 223e 303c 2f73   class="mi">0</s
-00006e30: 7061 6e3e 0a3c 7370 616e 2063 6c61 7373  pan>.<span class
-00006e40: 3d22 6e22 3e46 5241 4d45 5f53 495a 453c  ="n">FRAME_SIZE<
-00006e50: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00006e60: 7373 3d22 6f22 3e3d 3c2f 7370 616e 3e20  ss="o">=</span> 
-00006e70: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
-00006e80: 3e38 3c2f 7370 616e 3e0a 3c73 7061 6e20  >8</span>.<span 
-00006e90: 636c 6173 733d 226e 223e 745f 5374 6174  class="n">t_Stat
-00006ea0: 653c 2f73 7061 6e3e 203c 7370 616e 2063  e</span> <span c
-00006eb0: 6c61 7373 3d22 6f22 3e3d 3c2f 7370 616e  lass="o">=</span
-00006ec0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00006ed0: 223e 656e 756d 3c2f 7370 616e 3e3c 7370  ">enum</span><sp
-00006ee0: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
+00006640: 3d22 7022 3e29 3c2f 7370 616e 3e0a 3c73  ="p">)</span>.<s
+00006650: 7061 6e20 636c 6173 733d 2267 7022 3e26  pan class="gp">&
+00006660: 6774 3b26 6774 3b26 6774 3b20 3c2f 7370  gt;&gt;&gt; </sp
+00006670: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00006680: 6e22 3e74 5f53 7461 7465 3c2f 7370 616e  n">t_State</span
+00006690: 3e0a 3c73 7061 6e20 636c 6173 733d 2267  >.<span class="g
+000066a0: 6f22 3e26 6c74 3b45 6e75 6d3a 2053 4541  o">&lt;Enum: SEA
+000066b0: 5243 482c 2043 4f4e 4649 524d 2c20 5359  RCH, CONFIRM, SY
+000066c0: 4e43 2667 743b 3c2f 7370 616e 3e0a 3c73  NC&gt;</span>.<s
+000066d0: 7061 6e20 636c 6173 733d 2267 7022 3e26  pan class="gp">&
+000066e0: 6774 3b26 6774 3b26 6774 3b20 3c2f 7370  gt;&gt;&gt; </sp
+000066f0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00006700: 6e22 3e74 5f53 7461 7465 3c2f 7370 616e  n">t_State</span
+00006710: 3e3c 7370 616e 2063 6c61 7373 3d22 6f22  ><span class="o"
+00006720: 3e2e 3c2f 7370 616e 3e3c 7370 616e 2063  >.</span><span c
+00006730: 6c61 7373 3d22 6e22 3e43 4f4e 4649 524d  lass="n">CONFIRM
+00006740: 3c2f 7370 616e 3e0a 3c73 7061 6e20 636c  </span>.<span cl
+00006750: 6173 733d 2267 6f22 3e43 4f4e 4649 524d  ass="go">CONFIRM
+00006760: 3c2f 7370 616e 3e0a 3c2f 7072 653e 3c2f  </span>.</pre></
+00006770: 6469 763e 0a3c 2f64 6976 3e0a 3c70 3e57  div>.</div>.<p>W
+00006780: 6520 6361 6e20 7573 6520 7468 6973 2074  e can use this t
+00006790: 7970 6520 746f 2063 6f6e 7374 7275 6374  ype to construct
+000067a0: 2061 2073 7461 7465 2073 6967 6e61 6c20   a state signal 
+000067b0: 6173 2066 6f6c 6c6f 7773 3a3c 2f70 3e0a  as follows:</p>.
+000067c0: 3c64 6976 2063 6c61 7373 3d22 6869 6768  <div class="high
+000067d0: 6c69 6768 742d 7079 7468 6f6e 223e 3c64  light-python"><d
+000067e0: 6976 2063 6c61 7373 3d22 6869 6768 6c69  iv class="highli
+000067f0: 6768 7422 3e3c 7072 653e 3c73 7061 6e20  ght"><pre><span 
+00006800: 636c 6173 733d 226e 223e 7374 6174 653c  class="n">state<
+00006810: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00006820: 7373 3d22 6f22 3e3d 3c2f 7370 616e 3e20  ss="o">=</span> 
+00006830: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00006840: 5369 676e 616c 3c2f 7370 616e 3e3c 7370  Signal</span><sp
+00006850: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
+00006860: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00006870: 3d22 6e22 3e74 5f53 7461 7465 3c2f 7370  ="n">t_State</sp
+00006880: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00006890: 6f22 3e2e 3c2f 7370 616e 3e3c 7370 616e  o">.</span><span
+000068a0: 2063 6c61 7373 3d22 6e22 3e53 4541 5243   class="n">SEARC
+000068b0: 483c 2f73 7061 6e3e 3c73 7061 6e20 636c  H</span><span cl
+000068c0: 6173 733d 2270 223e 293c 2f73 7061 6e3e  ass="p">)</span>
+000068d0: 0a3c 2f70 7265 3e3c 2f64 6976 3e0a 3c2f  .</pre></div>.</
+000068e0: 6469 763e 0a3c 703e 4173 2061 6e20 6578  div>.<p>As an ex
+000068f0: 616d 706c 652c 2077 6520 7769 6c6c 2075  ample, we will u
+00006900: 7365 2061 2066 7261 6d69 6e67 2063 6f6e  se a framing con
+00006910: 7472 6f6c 6c65 7220 4653 4d2e 2020 4974  troller FSM.  It
+00006920: 2069 7320 616e 2069 6d61 6769 6e61 7279   is an imaginary
+00006930: 0a65 7861 6d70 6c65 2c20 6275 7420 7369  .example, but si
+00006940: 6d69 6c61 7220 636f 6e74 726f 6c20 7374  milar control st
+00006950: 7275 6374 7572 6573 2061 7265 206f 6674  ructures are oft
+00006960: 656e 2066 6f75 6e64 2069 6e20 7465 6c65  en found in tele
+00006970: 636f 6d6d 756e 6963 6174 696f 6e0a 6170  communication.ap
+00006980: 706c 6963 6174 696f 6e73 2e20 5375 7070  plications. Supp
+00006990: 6f73 6520 7468 6174 2077 6520 6e65 6564  ose that we need
+000069a0: 2074 6f20 6669 6e64 2074 6865 2053 7461   to find the Sta
+000069b0: 7274 204f 6620 4672 616d 6520 2853 4f46  rt Of Frame (SOF
+000069c0: 2920 706f 7369 7469 6f6e 206f 660a 616e  ) position of.an
+000069d0: 2069 6e63 6f6d 696e 6720 6672 616d 6520   incoming frame 
+000069e0: 6f66 2062 7974 6573 2e20 4120 7379 6e63  of bytes. A sync
+000069f0: 2070 6174 7465 726e 2064 6574 6563 746f   pattern detecto
+00006a00: 7220 636f 6e74 696e 756f 7573 6c79 206c  r continuously l
+00006a10: 6f6f 6b73 2066 6f72 2061 0a66 7261 6d69  ooks for a.frami
+00006a20: 6e67 2070 6174 7465 726e 2061 6e64 2069  ng pattern and i
+00006a30: 6e64 6963 6174 6573 2069 7420 746f 2074  ndicates it to t
+00006a40: 6865 2046 534d 2077 6974 6820 6120 3c63  he FSM with a <c
+00006a50: 6f64 6520 636c 6173 733d 2264 6f63 7574  ode class="docut
+00006a60: 696c 7320 6c69 7465 7261 6c22 3e3c 7370  ils literal"><sp
+00006a70: 616e 2063 6c61 7373 3d22 7072 6522 3e73  an class="pre">s
+00006a80: 796e 6346 6c61 673c 2f73 7061 6e3e 3c2f  yncFlag</span></
+00006a90: 636f 6465 3e20 7369 676e 616c 2e20 5768  code> signal. Wh
+00006aa0: 656e 0a66 6f75 6e64 2c20 7468 6520 4653  en.found, the FS
+00006ab0: 4d20 6d6f 7665 7320 6672 6f6d 2074 6865  M moves from the
+00006ac0: 2069 6e69 7469 616c 203c 636f 6465 2063   initial <code c
+00006ad0: 6c61 7373 3d22 646f 6375 7469 6c73 206c  lass="docutils l
+00006ae0: 6974 6572 616c 223e 3c73 7061 6e20 636c  iteral"><span cl
+00006af0: 6173 733d 2270 7265 223e 5345 4152 4348  ass="pre">SEARCH
+00006b00: 3c2f 7370 616e 3e3c 2f63 6f64 653e 2073  </span></code> s
+00006b10: 7461 7465 2074 6f20 7468 6520 3c63 6f64  tate to the <cod
+00006b20: 6520 636c 6173 733d 2264 6f63 7574 696c  e class="docutil
+00006b30: 7320 6c69 7465 7261 6c22 3e3c 7370 616e  s literal"><span
+00006b40: 2063 6c61 7373 3d22 7072 6522 3e43 4f4e   class="pre">CON
+00006b50: 4649 524d 3c2f 7370 616e 3e3c 2f63 6f64  FIRM</span></cod
+00006b60: 653e 2073 7461 7465 2e0a 5768 656e 2074  e> state..When t
+00006b70: 6865 203c 636f 6465 2063 6c61 7373 3d22  he <code class="
+00006b80: 646f 6375 7469 6c73 206c 6974 6572 616c  docutils literal
+00006b90: 223e 3c73 7061 6e20 636c 6173 733d 2270  "><span class="p
+00006ba0: 7265 223e 7379 6e63 466c 6167 3c2f 7370  re">syncFlag</sp
+00006bb0: 616e 3e3c 2f63 6f64 653e 2069 7320 636f  an></code> is co
+00006bc0: 6e66 6972 6d65 6420 6f6e 2074 6865 2065  nfirmed on the e
+00006bd0: 7870 6563 7465 6420 706f 7369 7469 6f6e  xpected position
+00006be0: 2c20 7468 6520 4653 4d20 6465 636c 6172  , the FSM declar
+00006bf0: 6573 0a3c 636f 6465 2063 6c61 7373 3d22  es.<code class="
+00006c00: 646f 6375 7469 6c73 206c 6974 6572 616c  docutils literal
+00006c10: 223e 3c73 7061 6e20 636c 6173 733d 2270  "><span class="p
+00006c20: 7265 223e 5359 4e43 3c2f 7370 616e 3e3c  re">SYNC</span><
+00006c30: 2f63 6f64 653e 2c20 6f74 6865 7277 6973  /code>, otherwis
+00006c40: 6520 6974 2066 616c 6c73 2062 6163 6b20  e it falls back 
+00006c50: 746f 2074 6865 203c 636f 6465 2063 6c61  to the <code cla
+00006c60: 7373 3d22 646f 6375 7469 6c73 206c 6974  ss="docutils lit
+00006c70: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
+00006c80: 733d 2270 7265 223e 5345 4152 4348 3c2f  s="pre">SEARCH</
+00006c90: 7370 616e 3e3c 2f63 6f64 653e 2073 7461  span></code> sta
+00006ca0: 7465 2e20 2054 6869 7320 4653 4d20 6361  te.  This FSM ca
+00006cb0: 6e20 6265 0a63 6f64 6564 2061 7320 666f  n be.coded as fo
+00006cc0: 6c6c 6f77 733c 2f70 3e0a 3c64 6976 2063  llows</p>.<div c
+00006cd0: 6c61 7373 3d22 6869 6768 6c69 6768 742d  lass="highlight-
+00006ce0: 7079 7468 6f6e 223e 3c64 6976 2063 6c61  python"><div cla
+00006cf0: 7373 3d22 6869 6768 6c69 6768 7422 3e3c  ss="highlight"><
+00006d00: 7072 653e 3c73 7061 6e20 636c 6173 733d  pre><span class=
+00006d10: 226b 6e22 3e66 726f 6d3c 2f73 7061 6e3e  "kn">from</span>
+00006d20: 203c 7370 616e 2063 6c61 7373 3d22 6e6e   <span class="nn
+00006d30: 223e 6d79 6864 6c3c 2f73 7061 6e3e 203c  ">myhdl</span> <
+00006d40: 7370 616e 2063 6c61 7373 3d22 6b6e 223e  span class="kn">
+00006d50: 696d 706f 7274 3c2f 7370 616e 3e20 3c73  import</span> <s
+00006d60: 7061 6e20 636c 6173 733d 226f 223e 2a3c  pan class="o">*<
+00006d70: 2f73 7061 6e3e 0a0a 3c73 7061 6e20 636c  /span>..<span cl
+00006d80: 6173 733d 226e 223e 4143 5449 5645 5f4c  ass="n">ACTIVE_L
+00006d90: 4f57 3c2f 7370 616e 3e20 3c73 7061 6e20  OW</span> <span 
+00006da0: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
+00006db0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00006dc0: 6d69 223e 303c 2f73 7061 6e3e 0a3c 7370  mi">0</span>.<sp
+00006dd0: 616e 2063 6c61 7373 3d22 6e22 3e46 5241  an class="n">FRA
+00006de0: 4d45 5f53 495a 453c 2f73 7061 6e3e 203c  ME_SIZE</span> <
+00006df0: 7370 616e 2063 6c61 7373 3d22 6f22 3e3d  span class="o">=
+00006e00: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00006e10: 6173 733d 226d 6922 3e38 3c2f 7370 616e  ass="mi">8</span
+00006e20: 3e0a 3c73 7061 6e20 636c 6173 733d 226e  >.<span class="n
+00006e30: 223e 745f 5374 6174 653c 2f73 7061 6e3e  ">t_State</span>
+00006e40: 203c 7370 616e 2063 6c61 7373 3d22 6f22   <span class="o"
+00006e50: 3e3d 3c2f 7370 616e 3e20 3c73 7061 6e20  >=</span> <span 
+00006e60: 636c 6173 733d 226e 223e 656e 756d 3c2f  class="n">enum</
+00006e70: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00006e80: 3d22 7022 3e28 3c2f 7370 616e 3e3c 7370  ="p">(</span><sp
+00006e90: 616e 2063 6c61 7373 3d22 7322 3e26 2333  an class="s">&#3
+00006ea0: 393b 5345 4152 4348 2623 3339 3b3c 2f73  9;SEARCH&#39;</s
+00006eb0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00006ec0: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
+00006ed0: 616e 2063 6c61 7373 3d22 7322 3e26 2333  an class="s">&#3
+00006ee0: 393b 434f 4e46 4952 4d26 2333 393b 3c2f  9;CONFIRM&#39;</
 00006ef0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00006f00: 3d22 7322 3e26 2333 393b 5345 4152 4348  ="s">&#39;SEARCH
-00006f10: 2623 3339 3b3c 2f73 7061 6e3e 3c73 7061  &#39;</span><spa
-00006f20: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
-00006f30: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00006f40: 3d22 7322 3e26 2333 393b 434f 4e46 4952  ="s">&#39;CONFIR
-00006f50: 4d26 2333 393b 3c2f 7370 616e 3e3c 7370  M&#39;</span><sp
-00006f60: 616e 2063 6c61 7373 3d22 7022 3e2c 3c2f  an class="p">,</
-00006f70: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00006f80: 733d 2273 223e 2623 3339 3b53 594e 4326  s="s">&#39;SYNC&
-00006f90: 2333 393b 3c2f 7370 616e 3e3c 7370 616e  #39;</span><span
-00006fa0: 2063 6c61 7373 3d22 7022 3e29 3c2f 7370   class="p">)</sp
-00006fb0: 616e 3e0a 0a3c 7370 616e 2063 6c61 7373  an>..<span class
-00006fc0: 3d22 6b22 3e64 6566 3c2f 7370 616e 3e20  ="k">def</span> 
-00006fd0: 3c73 7061 6e20 636c 6173 733d 226e 6622  <span class="nf"
-00006fe0: 3e46 7261 6d65 7243 7472 6c3c 2f73 7061  >FramerCtrl</spa
-00006ff0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00007000: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
-00007010: 636c 6173 733d 226e 223e 534f 463c 2f73  class="n">SOF</s
-00007020: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00007030: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
-00007040: 616e 2063 6c61 7373 3d22 6e22 3e73 7461  an class="n">sta
-00007050: 7465 3c2f 7370 616e 3e3c 7370 616e 2063  te</span><span c
-00007060: 6c61 7373 3d22 7022 3e2c 3c2f 7370 616e  lass="p">,</span
-00007070: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00007080: 223e 7379 6e63 466c 6167 3c2f 7370 616e  ">syncFlag</span
+00006f00: 3d22 7022 3e2c 3c2f 7370 616e 3e20 3c73  ="p">,</span> <s
+00006f10: 7061 6e20 636c 6173 733d 2273 223e 2623  pan class="s">&#
+00006f20: 3339 3b53 594e 4326 2333 393b 3c2f 7370  39;SYNC&#39;</sp
+00006f30: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00006f40: 7022 3e29 3c2f 7370 616e 3e0a 0a3c 7370  p">)</span>..<sp
+00006f50: 616e 2063 6c61 7373 3d22 6b22 3e64 6566  an class="k">def
+00006f60: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00006f70: 6173 733d 226e 6622 3e46 7261 6d65 7243  ass="nf">FramerC
+00006f80: 7472 6c3c 2f73 7061 6e3e 3c73 7061 6e20  trl</span><span 
+00006f90: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
+00006fa0: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
+00006fb0: 223e 534f 463c 2f73 7061 6e3e 3c73 7061  ">SOF</span><spa
+00006fc0: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00006fd0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00006fe0: 3d22 6e22 3e73 7461 7465 3c2f 7370 616e  ="n">state</span
+00006ff0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00007000: 3e2c 3c2f 7370 616e 3e20 3c73 7061 6e20  >,</span> <span 
+00007010: 636c 6173 733d 226e 223e 7379 6e63 466c  class="n">syncFl
+00007020: 6167 3c2f 7370 616e 3e3c 7370 616e 2063  ag</span><span c
+00007030: 6c61 7373 3d22 7022 3e2c 3c2f 7370 616e  lass="p">,</span
+00007040: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+00007050: 223e 636c 6b3c 2f73 7061 6e3e 3c73 7061  ">clk</span><spa
+00007060: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00007070: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00007080: 3d22 6e22 3e72 6573 6574 3c2f 7370 616e  ="n">reset</span
 00007090: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-000070a0: 3e2c 3c2f 7370 616e 3e20 3c73 7061 6e20  >,</span> <span 
-000070b0: 636c 6173 733d 226e 223e 636c 6b3c 2f73  class="n">clk</s
-000070c0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-000070d0: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
-000070e0: 616e 2063 6c61 7373 3d22 6e22 3e72 6573  an class="n">res
-000070f0: 6574 3c2f 7370 616e 3e3c 7370 616e 2063  et</span><span c
-00007100: 6c61 7373 3d22 7022 3e29 3a3c 2f73 7061  lass="p">):</spa
-00007110: 6e3e 0a0a 2020 2020 3c73 7061 6e20 636c  n>..    <span cl
-00007120: 6173 733d 2273 6422 3e26 7175 6f74 3b26  ass="sd">&quot;&
-00007130: 7175 6f74 3b26 7175 6f74 3b20 4672 616d  quot;&quot; Fram
-00007140: 696e 6720 636f 6e74 726f 6c20 4653 4d2e  ing control FSM.
-00007150: 3c2f 7370 616e 3e0a 0a3c 7370 616e 2063  </span>..<span c
-00007160: 6c61 7373 3d22 7364 223e 2020 2020 534f  lass="sd">    SO
-00007170: 4620 2d2d 2073 7461 7274 2d6f 662d 6672  F -- start-of-fr
-00007180: 616d 6520 6f75 7470 7574 2062 6974 3c2f  ame output bit</
-00007190: 7370 616e 3e0a 3c73 7061 6e20 636c 6173  span>.<span clas
-000071a0: 733d 2273 6422 3e20 2020 2073 7461 7465  s="sd">    state
-000071b0: 202d 2d20 4672 616d 6572 5374 6174 6520   -- FramerState 
-000071c0: 6f75 7470 7574 3c2f 7370 616e 3e0a 3c73  output</span>.<s
-000071d0: 7061 6e20 636c 6173 733d 2273 6422 3e20  pan class="sd"> 
-000071e0: 2020 2073 796e 6346 6c61 6720 2d2d 2073     syncFlag -- s
-000071f0: 796e 6320 7061 7474 6572 6e20 666f 756e  ync pattern foun
-00007200: 6420 696e 6469 6361 7469 6f6e 2069 6e70  d indication inp
-00007210: 7574 3c2f 7370 616e 3e0a 3c73 7061 6e20  ut</span>.<span 
-00007220: 636c 6173 733d 2273 6422 3e20 2020 2063  class="sd">    c
-00007230: 6c6b 202d 2d20 636c 6f63 6b20 696e 7075  lk -- clock inpu
-00007240: 743c 2f73 7061 6e3e 0a3c 7370 616e 2063  t</span>.<span c
-00007250: 6c61 7373 3d22 7364 223e 2020 2020 7265  lass="sd">    re
-00007260: 7365 745f 6e20 2d2d 2061 6374 6976 6520  set_n -- active 
-00007270: 6c6f 7720 7265 7365 743c 2f73 7061 6e3e  low reset</span>
-00007280: 0a0a 3c73 7061 6e20 636c 6173 733d 2273  ..<span class="s
-00007290: 6422 3e20 2020 2026 7175 6f74 3b26 7175  d">    &quot;&qu
-000072a0: 6f74 3b26 7175 6f74 3b3c 2f73 7061 6e3e  ot;&quot;</span>
-000072b0: 0a0a 2020 2020 3c73 7061 6e20 636c 6173  ..    <span clas
-000072c0: 733d 226e 223e 696e 6465 783c 2f73 7061  s="n">index</spa
-000072d0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-000072e0: 6f22 3e3d 3c2f 7370 616e 3e20 3c73 7061  o">=</span> <spa
-000072f0: 6e20 636c 6173 733d 226e 223e 5369 676e  n class="n">Sign
-00007300: 616c 3c2f 7370 616e 3e3c 7370 616e 2063  al</span><span c
-00007310: 6c61 7373 3d22 7022 3e28 3c2f 7370 616e  lass="p">(</span
-00007320: 3e3c 7370 616e 2063 6c61 7373 3d22 6d69  ><span class="mi
-00007330: 223e 303c 2f73 7061 6e3e 3c73 7061 6e20  ">0</span><span 
-00007340: 636c 6173 733d 2270 223e 293c 2f73 7061  class="p">)</spa
-00007350: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00007360: 6322 3e23 2070 6f73 6974 696f 6e20 696e  c"># position in
-00007370: 2066 7261 6d65 3c2f 7370 616e 3e0a 0a20   frame</span>.. 
-00007380: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-00007390: 6e64 223e 4061 6c77 6179 735f 7365 713c  nd">@always_seq<
+000070a0: 3e29 3a3c 2f73 7061 6e3e 0a0a 2020 2020  >):</span>..    
+000070b0: 3c73 7061 6e20 636c 6173 733d 2273 6422  <span class="sd"
+000070c0: 3e26 7175 6f74 3b26 7175 6f74 3b26 7175  >&quot;&quot;&qu
+000070d0: 6f74 3b20 4672 616d 696e 6720 636f 6e74  ot; Framing cont
+000070e0: 726f 6c20 4653 4d2e 3c2f 7370 616e 3e0a  rol FSM.</span>.
+000070f0: 0a3c 7370 616e 2063 6c61 7373 3d22 7364  .<span class="sd
+00007100: 223e 2020 2020 534f 4620 2d2d 2073 7461  ">    SOF -- sta
+00007110: 7274 2d6f 662d 6672 616d 6520 6f75 7470  rt-of-frame outp
+00007120: 7574 2062 6974 3c2f 7370 616e 3e0a 3c73  ut bit</span>.<s
+00007130: 7061 6e20 636c 6173 733d 2273 6422 3e20  pan class="sd"> 
+00007140: 2020 2073 7461 7465 202d 2d20 4672 616d     state -- Fram
+00007150: 6572 5374 6174 6520 6f75 7470 7574 3c2f  erState output</
+00007160: 7370 616e 3e0a 3c73 7061 6e20 636c 6173  span>.<span clas
+00007170: 733d 2273 6422 3e20 2020 2073 796e 6346  s="sd">    syncF
+00007180: 6c61 6720 2d2d 2073 796e 6320 7061 7474  lag -- sync patt
+00007190: 6572 6e20 666f 756e 6420 696e 6469 6361  ern found indica
+000071a0: 7469 6f6e 2069 6e70 7574 3c2f 7370 616e  tion input</span
+000071b0: 3e0a 3c73 7061 6e20 636c 6173 733d 2273  >.<span class="s
+000071c0: 6422 3e20 2020 2063 6c6b 202d 2d20 636c  d">    clk -- cl
+000071d0: 6f63 6b20 696e 7075 743c 2f73 7061 6e3e  ock input</span>
+000071e0: 0a3c 7370 616e 2063 6c61 7373 3d22 7364  .<span class="sd
+000071f0: 223e 2020 2020 7265 7365 745f 6e20 2d2d  ">    reset_n --
+00007200: 2061 6374 6976 6520 6c6f 7720 7265 7365   active low rese
+00007210: 743c 2f73 7061 6e3e 0a0a 3c73 7061 6e20  t</span>..<span 
+00007220: 636c 6173 733d 2273 6422 3e20 2020 2026  class="sd">    &
+00007230: 7175 6f74 3b26 7175 6f74 3b26 7175 6f74  quot;&quot;&quot
+00007240: 3b3c 2f73 7061 6e3e 0a0a 2020 2020 3c73  ;</span>..    <s
+00007250: 7061 6e20 636c 6173 733d 226e 223e 696e  pan class="n">in
+00007260: 6465 783c 2f73 7061 6e3e 203c 7370 616e  dex</span> <span
+00007270: 2063 6c61 7373 3d22 6f22 3e3d 3c2f 7370   class="o">=</sp
+00007280: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00007290: 226e 223e 5369 676e 616c 3c2f 7370 616e  "n">Signal</span
+000072a0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+000072b0: 3e28 3c2f 7370 616e 3e3c 7370 616e 2063  >(</span><span c
+000072c0: 6c61 7373 3d22 6d69 223e 303c 2f73 7061  lass="mi">0</spa
+000072d0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+000072e0: 223e 293c 2f73 7061 6e3e 203c 7370 616e  ">)</span> <span
+000072f0: 2063 6c61 7373 3d22 6322 3e23 2070 6f73   class="c"># pos
+00007300: 6974 696f 6e20 696e 2066 7261 6d65 3c2f  ition in frame</
+00007310: 7370 616e 3e0a 0a20 2020 203c 7370 616e  span>..    <span
+00007320: 2063 6c61 7373 3d22 6e64 223e 4061 6c77   class="nd">@alw
+00007330: 6179 735f 7365 713c 2f73 7061 6e3e 3c73  ays_seq</span><s
+00007340: 7061 6e20 636c 6173 733d 2270 223e 283c  pan class="p">(<
+00007350: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00007360: 733d 226e 223e 636c 6b3c 2f73 7061 6e3e  s="n">clk</span>
+00007370: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00007380: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
+00007390: 6173 733d 226e 223e 706f 7365 6467 653c  ass="n">posedge<
 000073a0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-000073b0: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
-000073c0: 7061 6e20 636c 6173 733d 226e 223e 636c  pan class="n">cl
-000073d0: 6b3c 2f73 7061 6e3e 3c73 7061 6e20 636c  k</span><span cl
-000073e0: 6173 733d 226f 223e 2e3c 2f73 7061 6e3e  ass="o">.</span>
-000073f0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00007400: 706f 7365 6467 653c 2f73 7061 6e3e 3c73  posedge</span><s
-00007410: 7061 6e20 636c 6173 733d 2270 223e 2c3c  pan class="p">,<
-00007420: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00007430: 7373 3d22 6e22 3e72 6573 6574 3c2f 7370  ss="n">reset</sp
-00007440: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00007450: 6f22 3e3d 3c2f 7370 616e 3e3c 7370 616e  o">=</span><span
-00007460: 2063 6c61 7373 3d22 6e22 3e72 6573 6574   class="n">reset
-00007470: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00007480: 7373 3d22 7022 3e29 3c2f 7370 616e 3e0a  ss="p">)</span>.
-00007490: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-000074a0: 226b 223e 6465 663c 2f73 7061 6e3e 203c  "k">def</span> <
-000074b0: 7370 616e 2063 6c61 7373 3d22 6e66 223e  span class="nf">
-000074c0: 4653 4d3c 2f73 7061 6e3e 3c73 7061 6e20  FSM</span><span 
-000074d0: 636c 6173 733d 2270 223e 2829 3a3c 2f73  class="p">():</s
-000074e0: 7061 6e3e 0a20 2020 2020 2020 203c 7370  pan>.        <sp
-000074f0: 616e 2063 6c61 7373 3d22 6e22 3e69 6e64  an class="n">ind
-00007500: 6578 3c2f 7370 616e 3e3c 7370 616e 2063  ex</span><span c
-00007510: 6c61 7373 3d22 6f22 3e2e 3c2f 7370 616e  lass="o">.</span
-00007520: 3e3c 7370 616e 2063 6c61 7373 3d22 6e22  ><span class="n"
-00007530: 3e6e 6578 743c 2f73 7061 6e3e 203c 7370  >next</span> <sp
-00007540: 616e 2063 6c61 7373 3d22 6f22 3e3d 3c2f  an class="o">=</
-00007550: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00007560: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
-00007570: 7061 6e20 636c 6173 733d 226e 223e 696e  pan class="n">in
-00007580: 6465 783c 2f73 7061 6e3e 203c 7370 616e  dex</span> <span
-00007590: 2063 6c61 7373 3d22 6f22 3e2b 3c2f 7370   class="o">+</sp
-000075a0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-000075b0: 226d 6922 3e31 3c2f 7370 616e 3e3c 7370  "mi">1</span><sp
-000075c0: 616e 2063 6c61 7373 3d22 7022 3e29 3c2f  an class="p">)</
-000075d0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-000075e0: 733d 226f 223e 253c 2f73 7061 6e3e 203c  s="o">%</span> <
-000075f0: 7370 616e 2063 6c61 7373 3d22 6e22 3e46  span class="n">F
-00007600: 5241 4d45 5f53 495a 453c 2f73 7061 6e3e  RAME_SIZE</span>
-00007610: 0a20 2020 2020 2020 203c 7370 616e 2063  .        <span c
-00007620: 6c61 7373 3d22 6e22 3e53 4f46 3c2f 7370  lass="n">SOF</sp
-00007630: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00007640: 6f22 3e2e 3c2f 7370 616e 3e3c 7370 616e  o">.</span><span
-00007650: 2063 6c61 7373 3d22 6e22 3e6e 6578 743c   class="n">next<
-00007660: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00007670: 7373 3d22 6f22 3e3d 3c2f 7370 616e 3e20  ss="o">=</span> 
-00007680: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
-00007690: 3e30 3c2f 7370 616e 3e0a 0a20 2020 2020  >0</span>..     
-000076a0: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-000076b0: 6b22 3e69 663c 2f73 7061 6e3e 203c 7370  k">if</span> <sp
-000076c0: 616e 2063 6c61 7373 3d22 6e22 3e73 7461  an class="n">sta
-000076d0: 7465 3c2f 7370 616e 3e20 3c73 7061 6e20  te</span> <span 
-000076e0: 636c 6173 733d 226f 223e 3d3d 3c2f 7370  class="o">==</sp
-000076f0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00007700: 226e 223e 745f 5374 6174 653c 2f73 7061  "n">t_State</spa
-00007710: 6e3e 3c73 7061 6e20 636c 6173 733d 226f  n><span class="o
-00007720: 223e 2e3c 2f73 7061 6e3e 3c73 7061 6e20  ">.</span><span 
-00007730: 636c 6173 733d 226e 223e 5345 4152 4348  class="n">SEARCH
-00007740: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00007750: 7373 3d22 7022 3e3a 3c2f 7370 616e 3e0a  ss="p">:</span>.
-00007760: 2020 2020 2020 2020 2020 2020 3c73 7061              <spa
-00007770: 6e20 636c 6173 733d 226e 223e 696e 6465  n class="n">inde
-00007780: 783c 2f73 7061 6e3e 3c73 7061 6e20 636c  x</span><span cl
-00007790: 6173 733d 226f 223e 2e3c 2f73 7061 6e3e  ass="o">.</span>
-000077a0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-000077b0: 6e65 7874 3c2f 7370 616e 3e20 3c73 7061  next</span> <spa
-000077c0: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
-000077d0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-000077e0: 3d22 6d69 223e 313c 2f73 7061 6e3e 0a20  ="mi">1</span>. 
-000077f0: 2020 2020 2020 2020 2020 203c 7370 616e             <span
-00007800: 2063 6c61 7373 3d22 6b22 3e69 663c 2f73   class="k">if</s
-00007810: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00007820: 3d22 6e22 3e73 796e 6346 6c61 673c 2f73  ="n">syncFlag</s
-00007830: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00007840: 2270 223e 3a3c 2f73 7061 6e3e 0a20 2020  "p">:</span>.   
-00007850: 2020 2020 2020 2020 2020 2020 203c 7370               <sp
-00007860: 616e 2063 6c61 7373 3d22 6e22 3e73 7461  an class="n">sta
-00007870: 7465 3c2f 7370 616e 3e3c 7370 616e 2063  te</span><span c
-00007880: 6c61 7373 3d22 6f22 3e2e 3c2f 7370 616e  lass="o">.</span
-00007890: 3e3c 7370 616e 2063 6c61 7373 3d22 6e22  ><span class="n"
-000078a0: 3e6e 6578 743c 2f73 7061 6e3e 203c 7370  >next</span> <sp
-000078b0: 616e 2063 6c61 7373 3d22 6f22 3e3d 3c2f  an class="o">=</
-000078c0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-000078d0: 733d 226e 223e 745f 5374 6174 653c 2f73  s="n">t_State</s
-000078e0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-000078f0: 226f 223e 2e3c 2f73 7061 6e3e 3c73 7061  "o">.</span><spa
-00007900: 6e20 636c 6173 733d 226e 223e 434f 4e46  n class="n">CONF
-00007910: 4952 4d3c 2f73 7061 6e3e 0a0a 2020 2020  IRM</span>..    
-00007920: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-00007930: 226b 223e 656c 6966 3c2f 7370 616e 3e20  "k">elif</span> 
-00007940: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00007950: 7374 6174 653c 2f73 7061 6e3e 203c 7370  state</span> <sp
-00007960: 616e 2063 6c61 7373 3d22 6f22 3e3d 3d3c  an class="o">==<
-00007970: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00007980: 7373 3d22 6e22 3e74 5f53 7461 7465 3c2f  ss="n">t_State</
-00007990: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-000079a0: 3d22 6f22 3e2e 3c2f 7370 616e 3e3c 7370  ="o">.</span><sp
-000079b0: 616e 2063 6c61 7373 3d22 6e22 3e43 4f4e  an class="n">CON
-000079c0: 4649 524d 3c2f 7370 616e 3e3c 7370 616e  FIRM</span><span
-000079d0: 2063 6c61 7373 3d22 7022 3e3a 3c2f 7370   class="p">:</sp
-000079e0: 616e 3e0a 2020 2020 2020 2020 2020 2020  an>.            
-000079f0: 3c73 7061 6e20 636c 6173 733d 226b 223e  <span class="k">
-00007a00: 6966 3c2f 7370 616e 3e20 3c73 7061 6e20  if</span> <span 
-00007a10: 636c 6173 733d 226e 223e 696e 6465 783c  class="n">index<
-00007a20: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00007a30: 7373 3d22 6f22 3e3d 3d3c 2f73 7061 6e3e  ss="o">==</span>
-00007a40: 203c 7370 616e 2063 6c61 7373 3d22 6d69   <span class="mi
-00007a50: 223e 303c 2f73 7061 6e3e 3c73 7061 6e20  ">0</span><span 
-00007a60: 636c 6173 733d 2270 223e 3a3c 2f73 7061  class="p">:</spa
-00007a70: 6e3e 0a20 2020 2020 2020 2020 2020 2020  n>.             
-00007a80: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-00007a90: 6b22 3e69 663c 2f73 7061 6e3e 203c 7370  k">if</span> <sp
-00007aa0: 616e 2063 6c61 7373 3d22 6e22 3e73 796e  an class="n">syn
-00007ab0: 6346 6c61 673c 2f73 7061 6e3e 3c73 7061  cFlag</span><spa
-00007ac0: 6e20 636c 6173 733d 2270 223e 3a3c 2f73  n class="p">:</s
-00007ad0: 7061 6e3e 0a20 2020 2020 2020 2020 2020  pan>.           
-00007ae0: 2020 2020 2020 2020 203c 7370 616e 2063           <span c
-00007af0: 6c61 7373 3d22 6e22 3e73 7461 7465 3c2f  lass="n">state</
-00007b00: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00007b10: 3d22 6f22 3e2e 3c2f 7370 616e 3e3c 7370  ="o">.</span><sp
-00007b20: 616e 2063 6c61 7373 3d22 6e22 3e6e 6578  an class="n">nex
-00007b30: 743c 2f73 7061 6e3e 203c 7370 616e 2063  t</span> <span c
-00007b40: 6c61 7373 3d22 6f22 3e3d 3c2f 7370 616e  lass="o">=</span
-00007b50: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00007b60: 223e 745f 5374 6174 653c 2f73 7061 6e3e  ">t_State</span>
-00007b70: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00007b80: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
-00007b90: 6173 733d 226e 223e 5359 4e43 3c2f 7370  ass="n">SYNC</sp
-00007ba0: 616e 3e0a 2020 2020 2020 2020 2020 2020  an>.            
-00007bb0: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-00007bc0: 226b 223e 656c 7365 3c2f 7370 616e 3e3c  "k">else</span><
-00007bd0: 7370 616e 2063 6c61 7373 3d22 7022 3e3a  span class="p">:
-00007be0: 3c2f 7370 616e 3e0a 2020 2020 2020 2020  </span>.        
-00007bf0: 2020 2020 2020 2020 2020 2020 3c73 7061              <spa
-00007c00: 6e20 636c 6173 733d 226e 223e 7374 6174  n class="n">stat
-00007c10: 653c 2f73 7061 6e3e 3c73 7061 6e20 636c  e</span><span cl
-00007c20: 6173 733d 226f 223e 2e3c 2f73 7061 6e3e  ass="o">.</span>
-00007c30: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00007c40: 6e65 7874 3c2f 7370 616e 3e20 3c73 7061  next</span> <spa
-00007c50: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
-00007c60: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00007c70: 3d22 6e22 3e74 5f53 7461 7465 3c2f 7370  ="n">t_State</sp
-00007c80: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00007c90: 6f22 3e2e 3c2f 7370 616e 3e3c 7370 616e  o">.</span><span
-00007ca0: 2063 6c61 7373 3d22 6e22 3e53 4541 5243   class="n">SEARC
-00007cb0: 483c 2f73 7061 6e3e 0a0a 2020 2020 2020  H</span>..      
-00007cc0: 2020 3c73 7061 6e20 636c 6173 733d 226b    <span class="k
-00007cd0: 223e 656c 6966 3c2f 7370 616e 3e20 3c73  ">elif</span> <s
-00007ce0: 7061 6e20 636c 6173 733d 226e 223e 7374  pan class="n">st
-00007cf0: 6174 653c 2f73 7061 6e3e 203c 7370 616e  ate</span> <span
-00007d00: 2063 6c61 7373 3d22 6f22 3e3d 3d3c 2f73   class="o">==</s
-00007d10: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00007d20: 3d22 6e22 3e74 5f53 7461 7465 3c2f 7370  ="n">t_State</sp
-00007d30: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00007d40: 6f22 3e2e 3c2f 7370 616e 3e3c 7370 616e  o">.</span><span
-00007d50: 2063 6c61 7373 3d22 6e22 3e53 594e 433c   class="n">SYNC<
-00007d60: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-00007d70: 733d 2270 223e 3a3c 2f73 7061 6e3e 0a20  s="p">:</span>. 
-00007d80: 2020 2020 2020 2020 2020 203c 7370 616e             <span
-00007d90: 2063 6c61 7373 3d22 6b22 3e69 663c 2f73   class="k">if</s
-00007da0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00007db0: 3d22 6e22 3e69 6e64 6578 3c2f 7370 616e  ="n">index</span
-00007dc0: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
-00007dd0: 223e 3d3d 3c2f 7370 616e 3e20 3c73 7061  ">==</span> <spa
-00007de0: 6e20 636c 6173 733d 226d 6922 3e30 3c2f  n class="mi">0</
-00007df0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00007e00: 3d22 7022 3e3a 3c2f 7370 616e 3e0a 2020  ="p">:</span>.  
-00007e10: 2020 2020 2020 2020 2020 2020 2020 3c73                <s
-00007e20: 7061 6e20 636c 6173 733d 226b 223e 6966  pan class="k">if
-00007e30: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00007e40: 6173 733d 226f 7722 3e6e 6f74 3c2f 7370  ass="ow">not</sp
-00007e50: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00007e60: 226e 223e 7379 6e63 466c 6167 3c2f 7370  "n">syncFlag</sp
-00007e70: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00007e80: 7022 3e3a 3c2f 7370 616e 3e0a 2020 2020  p">:</span>.    
-00007e90: 2020 2020 2020 2020 2020 2020 2020 2020                  
-00007ea0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-00007eb0: 7374 6174 653c 2f73 7061 6e3e 3c73 7061  state</span><spa
-00007ec0: 6e20 636c 6173 733d 226f 223e 2e3c 2f73  n class="o">.</s
-00007ed0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00007ee0: 226e 223e 6e65 7874 3c2f 7370 616e 3e20  "n">next</span> 
-00007ef0: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00007f00: 3d3c 2f73 7061 6e3e 203c 7370 616e 2063  =</span> <span c
-00007f10: 6c61 7373 3d22 6e22 3e74 5f53 7461 7465  lass="n">t_State
-00007f20: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00007f30: 7373 3d22 6f22 3e2e 3c2f 7370 616e 3e3c  ss="o">.</span><
-00007f40: 7370 616e 2063 6c61 7373 3d22 6e22 3e53  span class="n">S
-00007f50: 4541 5243 483c 2f73 7061 6e3e 0a20 2020  EARCH</span>.   
-00007f60: 2020 2020 2020 2020 203c 7370 616e 2063           <span c
-00007f70: 6c61 7373 3d22 6e22 3e53 4f46 3c2f 7370  lass="n">SOF</sp
-00007f80: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00007f90: 6f22 3e2e 3c2f 7370 616e 3e3c 7370 616e  o">.</span><span
-00007fa0: 2063 6c61 7373 3d22 6e22 3e6e 6578 743c   class="n">next<
+000073b0: 733d 2270 223e 2c3c 2f73 7061 6e3e 203c  s="p">,</span> <
+000073c0: 7370 616e 2063 6c61 7373 3d22 6e22 3e72  span class="n">r
+000073d0: 6573 6574 3c2f 7370 616e 3e3c 7370 616e  eset</span><span
+000073e0: 2063 6c61 7373 3d22 6f22 3e3d 3c2f 7370   class="o">=</sp
+000073f0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00007400: 6e22 3e72 6573 6574 3c2f 7370 616e 3e3c  n">reset</span><
+00007410: 7370 616e 2063 6c61 7373 3d22 7022 3e29  span class="p">)
+00007420: 3c2f 7370 616e 3e0a 2020 2020 3c73 7061  </span>.    <spa
+00007430: 6e20 636c 6173 733d 226b 223e 6465 663c  n class="k">def<
+00007440: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00007450: 7373 3d22 6e66 223e 4653 4d3c 2f73 7061  ss="nf">FSM</spa
+00007460: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00007470: 223e 2829 3a3c 2f73 7061 6e3e 0a20 2020  ">():</span>.   
+00007480: 2020 2020 203c 7370 616e 2063 6c61 7373       <span class
+00007490: 3d22 6e22 3e69 6e64 6578 3c2f 7370 616e  ="n">index</span
+000074a0: 3e3c 7370 616e 2063 6c61 7373 3d22 6f22  ><span class="o"
+000074b0: 3e2e 3c2f 7370 616e 3e3c 7370 616e 2063  >.</span><span c
+000074c0: 6c61 7373 3d22 6e22 3e6e 6578 743c 2f73  lass="n">next</s
+000074d0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+000074e0: 3d22 6f22 3e3d 3c2f 7370 616e 3e20 3c73  ="o">=</span> <s
+000074f0: 7061 6e20 636c 6173 733d 2270 223e 283c  pan class="p">(<
+00007500: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00007510: 733d 226e 223e 696e 6465 783c 2f73 7061  s="n">index</spa
+00007520: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00007530: 6f22 3e2b 3c2f 7370 616e 3e20 3c73 7061  o">+</span> <spa
+00007540: 6e20 636c 6173 733d 226d 6922 3e31 3c2f  n class="mi">1</
+00007550: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00007560: 3d22 7022 3e29 3c2f 7370 616e 3e20 3c73  ="p">)</span> <s
+00007570: 7061 6e20 636c 6173 733d 226f 223e 253c  pan class="o">%<
+00007580: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00007590: 7373 3d22 6e22 3e46 5241 4d45 5f53 495a  ss="n">FRAME_SIZ
+000075a0: 453c 2f73 7061 6e3e 0a20 2020 2020 2020  E</span>.       
+000075b0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+000075c0: 3e53 4f46 3c2f 7370 616e 3e3c 7370 616e  >SOF</span><span
+000075d0: 2063 6c61 7373 3d22 6f22 3e2e 3c2f 7370   class="o">.</sp
+000075e0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+000075f0: 6e22 3e6e 6578 743c 2f73 7061 6e3e 203c  n">next</span> <
+00007600: 7370 616e 2063 6c61 7373 3d22 6f22 3e3d  span class="o">=
+00007610: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00007620: 6173 733d 226d 6922 3e30 3c2f 7370 616e  ass="mi">0</span
+00007630: 3e0a 0a20 2020 2020 2020 203c 7370 616e  >..        <span
+00007640: 2063 6c61 7373 3d22 6b22 3e69 663c 2f73   class="k">if</s
+00007650: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00007660: 3d22 6e22 3e73 7461 7465 3c2f 7370 616e  ="n">state</span
+00007670: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
+00007680: 223e 3d3d 3c2f 7370 616e 3e20 3c73 7061  ">==</span> <spa
+00007690: 6e20 636c 6173 733d 226e 223e 745f 5374  n class="n">t_St
+000076a0: 6174 653c 2f73 7061 6e3e 3c73 7061 6e20  ate</span><span 
+000076b0: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
+000076c0: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
+000076d0: 223e 5345 4152 4348 3c2f 7370 616e 3e3c  ">SEARCH</span><
+000076e0: 7370 616e 2063 6c61 7373 3d22 7022 3e3a  span class="p">:
+000076f0: 3c2f 7370 616e 3e0a 2020 2020 2020 2020  </span>.        
+00007700: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
+00007710: 226e 223e 696e 6465 783c 2f73 7061 6e3e  "n">index</span>
+00007720: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00007730: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
+00007740: 6173 733d 226e 223e 6e65 7874 3c2f 7370  ass="n">next</sp
+00007750: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00007760: 226f 223e 3d3c 2f73 7061 6e3e 203c 7370  "o">=</span> <sp
+00007770: 616e 2063 6c61 7373 3d22 6d69 223e 313c  an class="mi">1<
+00007780: 2f73 7061 6e3e 0a20 2020 2020 2020 2020  /span>.         
+00007790: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
+000077a0: 6b22 3e69 663c 2f73 7061 6e3e 203c 7370  k">if</span> <sp
+000077b0: 616e 2063 6c61 7373 3d22 6e22 3e73 796e  an class="n">syn
+000077c0: 6346 6c61 673c 2f73 7061 6e3e 3c73 7061  cFlag</span><spa
+000077d0: 6e20 636c 6173 733d 2270 223e 3a3c 2f73  n class="p">:</s
+000077e0: 7061 6e3e 0a20 2020 2020 2020 2020 2020  pan>.           
+000077f0: 2020 2020 203c 7370 616e 2063 6c61 7373       <span class
+00007800: 3d22 6e22 3e73 7461 7465 3c2f 7370 616e  ="n">state</span
+00007810: 3e3c 7370 616e 2063 6c61 7373 3d22 6f22  ><span class="o"
+00007820: 3e2e 3c2f 7370 616e 3e3c 7370 616e 2063  >.</span><span c
+00007830: 6c61 7373 3d22 6e22 3e6e 6578 743c 2f73  lass="n">next</s
+00007840: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00007850: 3d22 6f22 3e3d 3c2f 7370 616e 3e20 3c73  ="o">=</span> <s
+00007860: 7061 6e20 636c 6173 733d 226e 223e 745f  pan class="n">t_
+00007870: 5374 6174 653c 2f73 7061 6e3e 3c73 7061  State</span><spa
+00007880: 6e20 636c 6173 733d 226f 223e 2e3c 2f73  n class="o">.</s
+00007890: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+000078a0: 226e 223e 434f 4e46 4952 4d3c 2f73 7061  "n">CONFIRM</spa
+000078b0: 6e3e 0a0a 2020 2020 2020 2020 3c73 7061  n>..        <spa
+000078c0: 6e20 636c 6173 733d 226b 223e 656c 6966  n class="k">elif
+000078d0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+000078e0: 6173 733d 226e 223e 7374 6174 653c 2f73  ass="n">state</s
+000078f0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00007900: 3d22 6f22 3e3d 3d3c 2f73 7061 6e3e 203c  ="o">==</span> <
+00007910: 7370 616e 2063 6c61 7373 3d22 6e22 3e74  span class="n">t
+00007920: 5f53 7461 7465 3c2f 7370 616e 3e3c 7370  _State</span><sp
+00007930: 616e 2063 6c61 7373 3d22 6f22 3e2e 3c2f  an class="o">.</
+00007940: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00007950: 3d22 6e22 3e43 4f4e 4649 524d 3c2f 7370  ="n">CONFIRM</sp
+00007960: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00007970: 7022 3e3a 3c2f 7370 616e 3e0a 2020 2020  p">:</span>.    
+00007980: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
+00007990: 6173 733d 226b 223e 6966 3c2f 7370 616e  ass="k">if</span
+000079a0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+000079b0: 223e 696e 6465 783c 2f73 7061 6e3e 203c  ">index</span> <
+000079c0: 7370 616e 2063 6c61 7373 3d22 6f22 3e3d  span class="o">=
+000079d0: 3d3c 2f73 7061 6e3e 203c 7370 616e 2063  =</span> <span c
+000079e0: 6c61 7373 3d22 6d69 223e 303c 2f73 7061  lass="mi">0</spa
+000079f0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00007a00: 223e 3a3c 2f73 7061 6e3e 0a20 2020 2020  ">:</span>.     
+00007a10: 2020 2020 2020 2020 2020 203c 7370 616e             <span
+00007a20: 2063 6c61 7373 3d22 6b22 3e69 663c 2f73   class="k">if</s
+00007a30: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00007a40: 3d22 6e22 3e73 796e 6346 6c61 673c 2f73  ="n">syncFlag</s
+00007a50: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00007a60: 2270 223e 3a3c 2f73 7061 6e3e 0a20 2020  "p">:</span>.   
+00007a70: 2020 2020 2020 2020 2020 2020 2020 2020                  
+00007a80: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00007a90: 3e73 7461 7465 3c2f 7370 616e 3e3c 7370  >state</span><sp
+00007aa0: 616e 2063 6c61 7373 3d22 6f22 3e2e 3c2f  an class="o">.</
+00007ab0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00007ac0: 3d22 6e22 3e6e 6578 743c 2f73 7061 6e3e  ="n">next</span>
+00007ad0: 203c 7370 616e 2063 6c61 7373 3d22 6f22   <span class="o"
+00007ae0: 3e3d 3c2f 7370 616e 3e20 3c73 7061 6e20  >=</span> <span 
+00007af0: 636c 6173 733d 226e 223e 745f 5374 6174  class="n">t_Stat
+00007b00: 653c 2f73 7061 6e3e 3c73 7061 6e20 636c  e</span><span cl
+00007b10: 6173 733d 226f 223e 2e3c 2f73 7061 6e3e  ass="o">.</span>
+00007b20: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00007b30: 5359 4e43 3c2f 7370 616e 3e0a 2020 2020  SYNC</span>.    
+00007b40: 2020 2020 2020 2020 2020 2020 3c73 7061              <spa
+00007b50: 6e20 636c 6173 733d 226b 223e 656c 7365  n class="k">else
+00007b60: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00007b70: 7373 3d22 7022 3e3a 3c2f 7370 616e 3e0a  ss="p">:</span>.
+00007b80: 2020 2020 2020 2020 2020 2020 2020 2020                  
+00007b90: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
+00007ba0: 226e 223e 7374 6174 653c 2f73 7061 6e3e  "n">state</span>
+00007bb0: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00007bc0: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
+00007bd0: 6173 733d 226e 223e 6e65 7874 3c2f 7370  ass="n">next</sp
+00007be0: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00007bf0: 226f 223e 3d3c 2f73 7061 6e3e 203c 7370  "o">=</span> <sp
+00007c00: 616e 2063 6c61 7373 3d22 6e22 3e74 5f53  an class="n">t_S
+00007c10: 7461 7465 3c2f 7370 616e 3e3c 7370 616e  tate</span><span
+00007c20: 2063 6c61 7373 3d22 6f22 3e2e 3c2f 7370   class="o">.</sp
+00007c30: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00007c40: 6e22 3e53 4541 5243 483c 2f73 7061 6e3e  n">SEARCH</span>
+00007c50: 0a0a 2020 2020 2020 2020 3c73 7061 6e20  ..        <span 
+00007c60: 636c 6173 733d 226b 223e 656c 6966 3c2f  class="k">elif</
+00007c70: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00007c80: 733d 226e 223e 7374 6174 653c 2f73 7061  s="n">state</spa
+00007c90: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00007ca0: 6f22 3e3d 3d3c 2f73 7061 6e3e 203c 7370  o">==</span> <sp
+00007cb0: 616e 2063 6c61 7373 3d22 6e22 3e74 5f53  an class="n">t_S
+00007cc0: 7461 7465 3c2f 7370 616e 3e3c 7370 616e  tate</span><span
+00007cd0: 2063 6c61 7373 3d22 6f22 3e2e 3c2f 7370   class="o">.</sp
+00007ce0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00007cf0: 6e22 3e53 594e 433c 2f73 7061 6e3e 3c73  n">SYNC</span><s
+00007d00: 7061 6e20 636c 6173 733d 2270 223e 3a3c  pan class="p">:<
+00007d10: 2f73 7061 6e3e 0a20 2020 2020 2020 2020  /span>.         
+00007d20: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
+00007d30: 6b22 3e69 663c 2f73 7061 6e3e 203c 7370  k">if</span> <sp
+00007d40: 616e 2063 6c61 7373 3d22 6e22 3e69 6e64  an class="n">ind
+00007d50: 6578 3c2f 7370 616e 3e20 3c73 7061 6e20  ex</span> <span 
+00007d60: 636c 6173 733d 226f 223e 3d3d 3c2f 7370  class="o">==</sp
+00007d70: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00007d80: 226d 6922 3e30 3c2f 7370 616e 3e3c 7370  "mi">0</span><sp
+00007d90: 616e 2063 6c61 7373 3d22 7022 3e3a 3c2f  an class="p">:</
+00007da0: 7370 616e 3e0a 2020 2020 2020 2020 2020  span>.          
+00007db0: 2020 2020 2020 3c73 7061 6e20 636c 6173        <span clas
+00007dc0: 733d 226b 223e 6966 3c2f 7370 616e 3e20  s="k">if</span> 
+00007dd0: 3c73 7061 6e20 636c 6173 733d 226f 7722  <span class="ow"
+00007de0: 3e6e 6f74 3c2f 7370 616e 3e20 3c73 7061  >not</span> <spa
+00007df0: 6e20 636c 6173 733d 226e 223e 7379 6e63  n class="n">sync
+00007e00: 466c 6167 3c2f 7370 616e 3e3c 7370 616e  Flag</span><span
+00007e10: 2063 6c61 7373 3d22 7022 3e3a 3c2f 7370   class="p">:</sp
+00007e20: 616e 3e0a 2020 2020 2020 2020 2020 2020  an>.            
+00007e30: 2020 2020 2020 2020 3c73 7061 6e20 636c          <span cl
+00007e40: 6173 733d 226e 223e 7374 6174 653c 2f73  ass="n">state</s
+00007e50: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00007e60: 226f 223e 2e3c 2f73 7061 6e3e 3c73 7061  "o">.</span><spa
+00007e70: 6e20 636c 6173 733d 226e 223e 6e65 7874  n class="n">next
+00007e80: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00007e90: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+00007ea0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00007eb0: 3e74 5f53 7461 7465 3c2f 7370 616e 3e3c  >t_State</span><
+00007ec0: 7370 616e 2063 6c61 7373 3d22 6f22 3e2e  span class="o">.
+00007ed0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00007ee0: 7373 3d22 6e22 3e53 4541 5243 483c 2f73  ss="n">SEARCH</s
+00007ef0: 7061 6e3e 0a20 2020 2020 2020 2020 2020  pan>.           
+00007f00: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00007f10: 3e53 4f46 3c2f 7370 616e 3e3c 7370 616e  >SOF</span><span
+00007f20: 2063 6c61 7373 3d22 6f22 3e2e 3c2f 7370   class="o">.</sp
+00007f30: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00007f40: 6e22 3e6e 6578 743c 2f73 7061 6e3e 203c  n">next</span> <
+00007f50: 7370 616e 2063 6c61 7373 3d22 6f22 3e3d  span class="o">=
+00007f60: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00007f70: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
+00007f80: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00007f90: 696e 6465 783c 2f73 7061 6e3e 203c 7370  index</span> <sp
+00007fa0: 616e 2063 6c61 7373 3d22 6f22 3e3d 3d3c  an class="o">==<
 00007fb0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00007fc0: 7373 3d22 6f22 3e3d 3c2f 7370 616e 3e20  ss="o">=</span> 
-00007fd0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
-00007fe0: 283c 2f73 7061 6e3e 3c73 7061 6e20 636c  (</span><span cl
-00007ff0: 6173 733d 226e 223e 696e 6465 783c 2f73  ass="n">index</s
-00008000: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00008010: 3d22 6f22 3e3d 3d3c 2f73 7061 6e3e 203c  ="o">==</span> <
-00008020: 7370 616e 2063 6c61 7373 3d22 6e22 3e46  span class="n">F
-00008030: 5241 4d45 5f53 495a 453c 2f73 7061 6e3e  RAME_SIZE</span>
-00008040: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00008050: 2d3c 2f73 7061 6e3e 3c73 7061 6e20 636c  -</span><span cl
-00008060: 6173 733d 226d 6922 3e31 3c2f 7370 616e  ass="mi">1</span
-00008070: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-00008080: 3e29 3c2f 7370 616e 3e0a 0a20 2020 2020  >)</span>..     
-00008090: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-000080a0: 6b22 3e65 6c73 653c 2f73 7061 6e3e 3c73  k">else</span><s
-000080b0: 7061 6e20 636c 6173 733d 2270 223e 3a3c  pan class="p">:<
-000080c0: 2f73 7061 6e3e 0a20 2020 2020 2020 2020  /span>.         
-000080d0: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-000080e0: 6b22 3e72 6169 7365 3c2f 7370 616e 3e20  k">raise</span> 
-000080f0: 3c73 7061 6e20 636c 6173 733d 226e 6522  <span class="ne"
-00008100: 3e56 616c 7565 4572 726f 723c 2f73 7061  >ValueError</spa
-00008110: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00008120: 223e 283c 2f73 7061 6e3e 3c73 7061 6e20  ">(</span><span 
-00008130: 636c 6173 733d 2273 223e 2671 756f 743b  class="s">&quot;
-00008140: 556e 6465 6669 6e65 6420 7374 6174 6526  Undefined state&
-00008150: 7175 6f74 3b3c 2f73 7061 6e3e 3c73 7061  quot;</span><spa
-00008160: 6e20 636c 6173 733d 2270 223e 293c 2f73  n class="p">)</s
-00008170: 7061 6e3e 0a0a 2020 2020 3c73 7061 6e20  pan>..    <span 
-00008180: 636c 6173 733d 226b 223e 7265 7475 726e  class="k">return
-00008190: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-000081a0: 6173 733d 226e 223e 4653 4d3c 2f73 7061  ass="n">FSM</spa
-000081b0: 6e3e 0a3c 2f70 7265 3e3c 2f64 6976 3e0a  n>.</pre></div>.
-000081c0: 3c2f 6469 763e 0a3c 7020 6964 3d22 696e  </div>.<p id="in
-000081d0: 6465 782d 3522 3e41 7420 7468 6973 2070  dex-5">At this p
-000081e0: 6f69 6e74 2c20 7765 2077 696c 6c20 7573  oint, we will us
-000081f0: 6520 7468 6520 6578 616d 706c 6520 746f  e the example to
-00008200: 2064 656d 6f6e 7374 7261 7465 2074 6865   demonstrate the
-00008210: 204d 7948 444c 2073 7570 706f 7274 2066   MyHDL support f
-00008220: 6f72 0a77 6176 6566 6f72 6d20 7669 6577  or.waveform view
-00008230: 696e 672e 2044 7572 696e 6720 7369 6d75  ing. During simu
-00008240: 6c61 7469 6f6e 2c20 7369 676e 616c 2063  lation, signal c
-00008250: 6861 6e67 6573 2063 616e 2062 6520 7772  hanges can be wr
-00008260: 6974 7465 6e20 746f 2061 2056 4344 0a6f  itten to a VCD.o
-00008270: 7574 7075 7420 6669 6c65 2e20 2054 6865  utput file.  The
-00008280: 2056 4344 2066 696c 6520 6361 6e20 7468   VCD file can th
-00008290: 656e 2062 6520 6c6f 6164 6564 2061 6e64  en be loaded and
-000082a0: 2076 6965 7765 6420 696e 2061 2077 6176   viewed in a wav
-000082b0: 6566 6f72 6d20 7669 6577 6572 0a74 6f6f  eform viewer.too
-000082c0: 6c20 7375 6368 2061 7320 3c73 7472 6f6e  l such as <stron
-000082d0: 6720 636c 6173 733d 2270 726f 6772 616d  g class="program
-000082e0: 223e 6774 6b77 6176 653c 2f73 7472 6f6e  ">gtkwave</stron
-000082f0: 673e 2e3c 2f70 3e0a 3c70 3e54 6865 2075  g>.</p>.<p>The u
-00008300: 7365 7220 696e 7465 7266 6163 6520 6f66  ser interface of
-00008310: 2074 6869 7320 6665 6174 7572 6520 636f   this feature co
-00008320: 6e73 6973 7473 206f 6620 6120 7369 6e67  nsists of a sing
-00008330: 6c65 2066 756e 6374 696f 6e2c 0a3c 6120  le function,.<a 
-00008340: 636c 6173 733d 2272 6566 6572 656e 6365  class="reference
-00008350: 2069 6e74 6572 6e61 6c22 2068 7265 663d   internal" href=
-00008360: 2272 6566 6572 656e 6365 2e68 746d 6c23  "reference.html#
-00008370: 6d79 6864 6c2e 7472 6163 6553 6967 6e61  myhdl.traceSigna
-00008380: 6c73 2220 7469 746c 653d 226d 7968 646c  ls" title="myhdl
-00008390: 2e74 7261 6365 5369 676e 616c 7322 3e3c  .traceSignals"><
-000083a0: 7474 2063 6c61 7373 3d22 7872 6566 2070  tt class="xref p
-000083b0: 7920 7079 2d66 756e 6320 646f 6375 7469  y py-func docuti
-000083c0: 6c73 206c 6974 6572 616c 223e 3c73 7061  ls literal"><spa
-000083d0: 6e20 636c 6173 733d 2270 7265 223e 7472  n class="pre">tr
-000083e0: 6163 6553 6967 6e61 6c73 2829 3c2f 7370  aceSignals()</sp
-000083f0: 616e 3e3c 2f74 743e 3c2f 613e 2e20 2054  an></tt></a>.  T
-00008400: 6f20 6578 706c 6169 6e20 686f 7720 6974  o explain how it
-00008410: 2077 6f72 6b73 2c20 7265 6361 6c6c 2074   works, recall t
-00008420: 6861 7420 696e 204d 7948 444c 2c20 616e  hat in MyHDL, an
-00008430: 0a69 6e73 7461 6e63 6520 6973 2063 7265  .instance is cre
-00008440: 6174 6564 2062 7920 6173 7369 676e 696e  ated by assignin
-00008450: 6720 7468 6520 7265 7375 6c74 206f 6620  g the result of 
-00008460: 6120 6675 6e63 7469 6f6e 2063 616c 6c20  a function call 
-00008470: 746f 2061 6e20 696e 7374 616e 6365 0a6e  to an instance.n
-00008480: 616d 652e 2046 6f72 2065 7861 6d70 6c65  ame. For example
-00008490: 3a3c 2f70 3e0a 3c64 6976 2063 6c61 7373  :</p>.<div class
-000084a0: 3d22 6869 6768 6c69 6768 742d 7079 7468  ="highlight-pyth
-000084b0: 6f6e 223e 3c64 6976 2063 6c61 7373 3d22  on"><div class="
-000084c0: 6869 6768 6c69 6768 7422 3e3c 7072 653e  highlight"><pre>
-000084d0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-000084e0: 7462 5f66 736d 3c2f 7370 616e 3e20 3c73  tb_fsm</span> <s
-000084f0: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
-00008500: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00008510: 7373 3d22 6e22 3e74 6573 7462 656e 6368  ss="n">testbench
-00008520: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00008530: 7373 3d22 7022 3e28 293c 2f73 7061 6e3e  ss="p">()</span>
-00008540: 0a3c 2f70 7265 3e3c 2f64 6976 3e0a 3c2f  .</pre></div>.</
-00008550: 6469 763e 0a3c 703e 546f 2065 6e61 626c  div>.<p>To enabl
-00008560: 6520 5643 4420 7472 6163 696e 672c 2074  e VCD tracing, t
-00008570: 6865 2069 6e73 7461 6e63 6520 7368 6f75  he instance shou
-00008580: 6c64 2062 6520 6372 6561 7465 6420 6173  ld be created as
-00008590: 2066 6f6c 6c6f 7773 2069 6e73 7465 6164   follows instead
-000085a0: 3a3c 2f70 3e0a 3c64 6976 2063 6c61 7373  :</p>.<div class
-000085b0: 3d22 6869 6768 6c69 6768 742d 7079 7468  ="highlight-pyth
-000085c0: 6f6e 223e 3c64 6976 2063 6c61 7373 3d22  on"><div class="
-000085d0: 6869 6768 6c69 6768 7422 3e3c 7072 653e  highlight"><pre>
-000085e0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-000085f0: 7462 5f66 736d 3c2f 7370 616e 3e20 3c73  tb_fsm</span> <s
-00008600: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
-00008610: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00008620: 7373 3d22 6e22 3e74 7261 6365 5369 676e  ss="n">traceSign
-00008630: 616c 733c 2f73 7061 6e3e 3c73 7061 6e20  als</span><span 
-00008640: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
-00008650: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00008660: 223e 7465 7374 6265 6e63 683c 2f73 7061  ">testbench</spa
-00008670: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00008680: 223e 293c 2f73 7061 6e3e 0a3c 2f70 7265  ">)</span>.</pre
-00008690: 3e3c 2f64 6976 3e0a 3c2f 6469 763e 0a3c  ></div>.</div>.<
-000086a0: 703e 4e6f 7465 2074 6861 7420 7468 6520  p>Note that the 
-000086b0: 6669 7273 7420 6172 6775 6d65 6e74 206f  first argument o
-000086c0: 6620 3c61 2063 6c61 7373 3d22 7265 6665  f <a class="refe
-000086d0: 7265 6e63 6520 696e 7465 726e 616c 2220  rence internal" 
-000086e0: 6872 6566 3d22 7265 6665 7265 6e63 652e  href="reference.
-000086f0: 6874 6d6c 236d 7968 646c 2e74 7261 6365  html#myhdl.trace
-00008700: 5369 676e 616c 7322 2074 6974 6c65 3d22  Signals" title="
-00008710: 6d79 6864 6c2e 7472 6163 6553 6967 6e61  myhdl.traceSigna
-00008720: 6c73 223e 3c74 7420 636c 6173 733d 2278  ls"><tt class="x
-00008730: 7265 6620 7079 2070 792d 6675 6e63 2064  ref py py-func d
-00008740: 6f63 7574 696c 7320 6c69 7465 7261 6c22  ocutils literal"
-00008750: 3e3c 7370 616e 2063 6c61 7373 3d22 7072  ><span class="pr
-00008760: 6522 3e74 7261 6365 5369 676e 616c 7328  e">traceSignals(
-00008770: 293c 2f73 7061 6e3e 3c2f 7474 3e3c 2f61  )</span></tt></a
-00008780: 3e20 636f 6e73 6973 7473 206f 6620 7468  > consists of th
-00008790: 6520 756e 6361 6c6c 6564 0a66 756e 6374  e uncalled.funct
-000087a0: 696f 6e2e 2042 7920 6361 6c6c 696e 6720  ion. By calling 
-000087b0: 7468 6520 6675 6e63 7469 6f6e 2075 6e64  the function und
-000087c0: 6572 2069 7473 2063 6f6e 7472 6f6c 2c20  er its control, 
-000087d0: 3c61 2063 6c61 7373 3d22 7265 6665 7265  <a class="refere
-000087e0: 6e63 6520 696e 7465 726e 616c 2220 6872  nce internal" hr
-000087f0: 6566 3d22 7265 6665 7265 6e63 652e 6874  ef="reference.ht
-00008800: 6d6c 236d 7968 646c 2e74 7261 6365 5369  ml#myhdl.traceSi
-00008810: 676e 616c 7322 2074 6974 6c65 3d22 6d79  gnals" title="my
-00008820: 6864 6c2e 7472 6163 6553 6967 6e61 6c73  hdl.traceSignals
-00008830: 223e 3c74 7420 636c 6173 733d 2278 7265  "><tt class="xre
-00008840: 6620 7079 2070 792d 6675 6e63 2064 6f63  f py py-func doc
-00008850: 7574 696c 7320 6c69 7465 7261 6c22 3e3c  utils literal"><
-00008860: 7370 616e 2063 6c61 7373 3d22 7072 6522  span class="pre"
-00008870: 3e74 7261 6365 5369 676e 616c 7328 293c  >traceSignals()<
-00008880: 2f73 7061 6e3e 3c2f 7474 3e3c 2f61 3e0a  /span></tt></a>.
-00008890: 6761 7468 6572 7320 696e 666f 726d 6174  gathers informat
-000088a0: 696f 6e20 6162 6f75 7420 7468 6520 6869  ion about the hi
-000088b0: 6572 6172 6368 7920 616e 6420 7468 6520  erarchy and the 
-000088c0: 7369 676e 616c 7320 746f 2062 6520 7472  signals to be tr
-000088d0: 6163 6564 2e20 496e 0a61 6464 6974 696f  aced. In.additio
-000088e0: 6e20 746f 2061 2066 756e 6374 696f 6e20  n to a function 
-000088f0: 6172 6775 6d65 6e74 2c20 3c61 2063 6c61  argument, <a cla
-00008900: 7373 3d22 7265 6665 7265 6e63 6520 696e  ss="reference in
-00008910: 7465 726e 616c 2220 6872 6566 3d22 7265  ternal" href="re
-00008920: 6665 7265 6e63 652e 6874 6d6c 236d 7968  ference.html#myh
-00008930: 646c 2e74 7261 6365 5369 676e 616c 7322  dl.traceSignals"
-00008940: 2074 6974 6c65 3d22 6d79 6864 6c2e 7472   title="myhdl.tr
-00008950: 6163 6553 6967 6e61 6c73 223e 3c74 7420  aceSignals"><tt 
-00008960: 636c 6173 733d 2278 7265 6620 7079 2070  class="xref py p
-00008970: 792d 6675 6e63 2064 6f63 7574 696c 7320  y-func docutils 
-00008980: 6c69 7465 7261 6c22 3e3c 7370 616e 2063  literal"><span c
-00008990: 6c61 7373 3d22 7072 6522 3e74 7261 6365  lass="pre">trace
-000089a0: 5369 676e 616c 7328 293c 2f73 7061 6e3e  Signals()</span>
-000089b0: 3c2f 7474 3e3c 2f61 3e20 6163 6365 7074  </tt></a> accept
-000089c0: 7320 616e 2061 7262 6974 7261 7279 0a6e  s an arbitrary.n
-000089d0: 756d 6265 7220 6f66 206e 6f6e 2d6b 6579  umber of non-key
-000089e0: 776f 7264 2061 6e64 206b 6579 776f 7264  word and keyword
-000089f0: 2061 7267 756d 656e 7473 2074 6861 7420   arguments that 
-00008a00: 7769 6c6c 2062 6520 7061 7373 6564 2074  will be passed t
-00008a10: 6f20 7468 6520 6675 6e63 7469 6f6e 0a63  o the function.c
-00008a20: 616c 6c2e 3c2f 703e 0a3c 703e 4120 736d  all.</p>.<p>A sm
-00008a30: 616c 6c20 7465 7374 2062 656e 6368 2066  all test bench f
-00008a40: 6f72 206f 7572 2066 7261 6d69 6e67 2063  or our framing c
-00008a50: 6f6e 7472 6f6c 6c65 7220 6578 616d 706c  ontroller exampl
-00008a60: 652c 2077 6974 6820 7369 676e 616c 2074  e, with signal t
-00008a70: 7261 6369 6e67 0a65 6e61 626c 6564 2c20  racing.enabled, 
-00008a80: 6973 2073 686f 776e 2062 656c 6f77 3a3c  is shown below:<
-00008a90: 2f70 3e0a 3c64 6976 2063 6c61 7373 3d22  /p>.<div class="
-00008aa0: 6869 6768 6c69 6768 742d 7079 7468 6f6e  highlight-python
-00008ab0: 223e 3c64 6976 2063 6c61 7373 3d22 6869  "><div class="hi
-00008ac0: 6768 6c69 6768 7422 3e3c 7072 653e 3c73  ghlight"><pre><s
-00008ad0: 7061 6e20 636c 6173 733d 226b 223e 6465  pan class="k">de
-00008ae0: 663c 2f73 7061 6e3e 203c 7370 616e 2063  f</span> <span c
-00008af0: 6c61 7373 3d22 6e66 223e 7465 7374 6265  lass="nf">testbe
-00008b00: 6e63 683c 2f73 7061 6e3e 3c73 7061 6e20  nch</span><span 
-00008b10: 636c 6173 733d 2270 223e 2829 3a3c 2f73  class="p">():</s
-00008b20: 7061 6e3e 0a0a 2020 2020 3c73 7061 6e20  pan>..    <span 
-00008b30: 636c 6173 733d 226e 223e 534f 463c 2f73  class="n">SOF</s
-00008b40: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
-00008b50: 3d22 6f22 3e3d 3c2f 7370 616e 3e20 3c73  ="o">=</span> <s
-00008b60: 7061 6e20 636c 6173 733d 226e 223e 5369  pan class="n">Si
-00008b70: 676e 616c 3c2f 7370 616e 3e3c 7370 616e  gnal</span><span
-00008b80: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
-00008b90: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00008ba0: 6e62 223e 626f 6f6c 3c2f 7370 616e 3e3c  nb">bool</span><
-00008bb0: 7370 616e 2063 6c61 7373 3d22 7022 3e28  span class="p">(
-00008bc0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00008bd0: 7373 3d22 6d69 223e 303c 2f73 7061 6e3e  ss="mi">0</span>
-00008be0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
-00008bf0: 2929 3c2f 7370 616e 3e0a 2020 2020 3c73  ))</span>.    <s
-00008c00: 7061 6e20 636c 6173 733d 226e 223e 7379  pan class="n">sy
-00008c10: 6e63 466c 6167 3c2f 7370 616e 3e20 3c73  ncFlag</span> <s
-00008c20: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
-00008c30: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00008c40: 7373 3d22 6e22 3e53 6967 6e61 6c3c 2f73  ss="n">Signal</s
-00008c50: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00008c60: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
-00008c70: 6e20 636c 6173 733d 226e 6222 3e62 6f6f  n class="nb">boo
-00008c80: 6c3c 2f73 7061 6e3e 3c73 7061 6e20 636c  l</span><span cl
-00008c90: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
-00008ca0: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
-00008cb0: 3e30 3c2f 7370 616e 3e3c 7370 616e 2063  >0</span><span c
-00008cc0: 6c61 7373 3d22 7022 3e29 293c 2f73 7061  lass="p">))</spa
-00008cd0: 6e3e 0a20 2020 203c 7370 616e 2063 6c61  n>.    <span cla
-00008ce0: 7373 3d22 6e22 3e63 6c6b 3c2f 7370 616e  ss="n">clk</span
-00008cf0: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
-00008d00: 223e 3d3c 2f73 7061 6e3e 203c 7370 616e  ">=</span> <span
-00008d10: 2063 6c61 7373 3d22 6e22 3e53 6967 6e61   class="n">Signa
-00008d20: 6c3c 2f73 7061 6e3e 3c73 7061 6e20 636c  l</span><span cl
-00008d30: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
-00008d40: 3c73 7061 6e20 636c 6173 733d 226e 6222  <span class="nb"
-00008d50: 3e62 6f6f 6c3c 2f73 7061 6e3e 3c73 7061  >bool</span><spa
-00008d60: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
-00008d70: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00008d80: 226d 6922 3e30 3c2f 7370 616e 3e3c 7370  "mi">0</span><sp
-00008d90: 616e 2063 6c61 7373 3d22 7022 3e29 293c  an class="p">))<
-00008da0: 2f73 7061 6e3e 0a20 2020 203c 7370 616e  /span>.    <span
-00008db0: 2063 6c61 7373 3d22 6e22 3e72 6573 6574   class="n">reset
-00008dc0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00008dd0: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
-00008de0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00008df0: 3e52 6573 6574 5369 676e 616c 3c2f 7370  >ResetSignal</sp
-00008e00: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00008e10: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
-00008e20: 2063 6c61 7373 3d22 6d69 223e 303c 2f73   class="mi">0</s
-00008e30: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00008e40: 2270 223e 2c3c 2f73 7061 6e3e 203c 7370  "p">,</span> <sp
-00008e50: 616e 2063 6c61 7373 3d22 6e22 3e61 6374  an class="n">act
-00008e60: 6976 653c 2f73 7061 6e3e 3c73 7061 6e20  ive</span><span 
-00008e70: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
-00008e80: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00008e90: 223e 4143 5449 5645 5f4c 4f57 3c2f 7370  ">ACTIVE_LOW</sp
-00008ea0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00008eb0: 7022 3e2c 3c2f 7370 616e 3e20 3c73 7061  p">,</span> <spa
-00008ec0: 6e20 636c 6173 733d 226e 223e 6173 796e  n class="n">asyn
-00008ed0: 633c 2f73 7061 6e3e 3c73 7061 6e20 636c  c</span><span cl
-00008ee0: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
-00008ef0: 3c73 7061 6e20 636c 6173 733d 2262 7022  <span class="bp"
-00008f00: 3e54 7275 653c 2f73 7061 6e3e 3c73 7061  >True</span><spa
-00008f10: 6e20 636c 6173 733d 2270 223e 293c 2f73  n class="p">)</s
-00008f20: 7061 6e3e 0a20 2020 203c 7370 616e 2063  pan>.    <span c
-00008f30: 6c61 7373 3d22 6e22 3e73 7461 7465 3c2f  lass="n">state</
-00008f40: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00008f50: 733d 226f 223e 3d3c 2f73 7061 6e3e 203c  s="o">=</span> <
-00008f60: 7370 616e 2063 6c61 7373 3d22 6e22 3e53  span class="n">S
-00008f70: 6967 6e61 6c3c 2f73 7061 6e3e 3c73 7061  ignal</span><spa
-00008f80: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
-00008f90: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00008fa0: 226e 223e 745f 5374 6174 653c 2f73 7061  "n">t_State</spa
-00008fb0: 6e3e 3c73 7061 6e20 636c 6173 733d 226f  n><span class="o
-00008fc0: 223e 2e3c 2f73 7061 6e3e 3c73 7061 6e20  ">.</span><span 
-00008fd0: 636c 6173 733d 226e 223e 5345 4152 4348  class="n">SEARCH
-00008fe0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00008ff0: 7373 3d22 7022 3e29 3c2f 7370 616e 3e0a  ss="p">)</span>.
-00009000: 0a20 2020 203c 7370 616e 2063 6c61 7373  .    <span class
-00009010: 3d22 6e22 3e66 7261 6d65 6374 726c 3c2f  ="n">framectrl</
-00009020: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-00009030: 733d 226f 223e 3d3c 2f73 7061 6e3e 203c  s="o">=</span> <
-00009040: 7370 616e 2063 6c61 7373 3d22 6e22 3e46  span class="n">F
-00009050: 7261 6d65 7243 7472 6c3c 2f73 7061 6e3e  ramerCtrl</span>
-00009060: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
-00009070: 283c 2f73 7061 6e3e 3c73 7061 6e20 636c  (</span><span cl
-00009080: 6173 733d 226e 223e 534f 463c 2f73 7061  ass="n">SOF</spa
-00009090: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-000090a0: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-000090b0: 2063 6c61 7373 3d22 6e22 3e73 7461 7465   class="n">state
-000090c0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-000090d0: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
-000090e0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-000090f0: 7379 6e63 466c 6167 3c2f 7370 616e 3e3c  syncFlag</span><
-00009100: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
-00009110: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00009120: 6173 733d 226e 223e 636c 6b3c 2f73 7061  ass="n">clk</spa
-00009130: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-00009140: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-00009150: 2063 6c61 7373 3d22 6e22 3e72 6573 6574   class="n">reset
-00009160: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00009170: 7373 3d22 7022 3e29 3c2f 7370 616e 3e0a  ss="p">)</span>.
-00009180: 0a20 2020 203c 7370 616e 2063 6c61 7373  .    <span class
-00009190: 3d22 6e64 223e 4061 6c77 6179 733c 2f73  ="nd">@always</s
-000091a0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-000091b0: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
-000091c0: 6e20 636c 6173 733d 226e 223e 6465 6c61  n class="n">dela
-000091d0: 793c 2f73 7061 6e3e 3c73 7061 6e20 636c  y</span><span cl
-000091e0: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
-000091f0: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
-00009200: 3e31 303c 2f73 7061 6e3e 3c73 7061 6e20  >10</span><span 
-00009210: 636c 6173 733d 2270 223e 2929 3c2f 7370  class="p">))</sp
-00009220: 616e 3e0a 2020 2020 3c73 7061 6e20 636c  an>.    <span cl
-00009230: 6173 733d 226b 223e 6465 663c 2f73 7061  ass="k">def</spa
-00009240: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00009250: 6e66 223e 636c 6b67 656e 3c2f 7370 616e  nf">clkgen</span
-00009260: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
-00009270: 3e28 293a 3c2f 7370 616e 3e0a 2020 2020  >():</span>.    
-00009280: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-00009290: 226e 223e 636c 6b3c 2f73 7061 6e3e 3c73  "n">clk</span><s
-000092a0: 7061 6e20 636c 6173 733d 226f 223e 2e3c  pan class="o">.<
-000092b0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
-000092c0: 733d 226e 223e 6e65 7874 3c2f 7370 616e  s="n">next</span
-000092d0: 3e20 3c73 7061 6e20 636c 6173 733d 226f  > <span class="o
-000092e0: 223e 3d3c 2f73 7061 6e3e 203c 7370 616e  ">=</span> <span
-000092f0: 2063 6c61 7373 3d22 6f77 223e 6e6f 743c   class="ow">not<
-00009300: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
-00009310: 7373 3d22 6e22 3e63 6c6b 3c2f 7370 616e  ss="n">clk</span
-00009320: 3e0a 0a20 2020 203c 7370 616e 2063 6c61  >..    <span cla
-00009330: 7373 3d22 6e64 223e 4069 6e73 7461 6e63  ss="nd">@instanc
-00009340: 653c 2f73 7061 6e3e 0a20 2020 203c 7370  e</span>.    <sp
-00009350: 616e 2063 6c61 7373 3d22 6b22 3e64 6566  an class="k">def
-00009360: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00009370: 6173 733d 226e 6622 3e73 7469 6d75 6c75  ass="nf">stimulu
-00009380: 733c 2f73 7061 6e3e 3c73 7061 6e20 636c  s</span><span cl
-00009390: 6173 733d 2270 223e 2829 3a3c 2f73 7061  ass="p">():</spa
-000093a0: 6e3e 0a20 2020 2020 2020 203c 7370 616e  n>.        <span
-000093b0: 2063 6c61 7373 3d22 6b22 3e66 6f72 3c2f   class="k">for</
-000093c0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
-000093d0: 733d 226e 223e 693c 2f73 7061 6e3e 203c  s="n">i</span> <
-000093e0: 7370 616e 2063 6c61 7373 3d22 6f77 223e  span class="ow">
-000093f0: 696e 3c2f 7370 616e 3e20 3c73 7061 6e20  in</span> <span 
-00009400: 636c 6173 733d 226e 6222 3e72 616e 6765  class="nb">range
-00009410: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-00009420: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
-00009430: 7370 616e 2063 6c61 7373 3d22 6d69 223e  span class="mi">
-00009440: 333c 2f73 7061 6e3e 3c73 7061 6e20 636c  3</span><span cl
-00009450: 6173 733d 2270 223e 293a 3c2f 7370 616e  ass="p">):</span
-00009460: 3e0a 2020 2020 2020 2020 2020 2020 3c73  >.            <s
-00009470: 7061 6e20 636c 6173 733d 226b 223e 7969  pan class="k">yi
-00009480: 656c 643c 2f73 7061 6e3e 203c 7370 616e  eld</span> <span
-00009490: 2063 6c61 7373 3d22 6e22 3e63 6c6b 3c2f   class="n">clk</
-000094a0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-000094b0: 3d22 6f22 3e2e 3c2f 7370 616e 3e3c 7370  ="o">.</span><sp
-000094c0: 616e 2063 6c61 7373 3d22 6e22 3e70 6f73  an class="n">pos
-000094d0: 6564 6765 3c2f 7370 616e 3e0a 2020 2020  edge</span>.    
-000094e0: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-000094f0: 226b 223e 666f 723c 2f73 7061 6e3e 203c  "k">for</span> <
-00009500: 7370 616e 2063 6c61 7373 3d22 6e22 3e6e  span class="n">n
-00009510: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
-00009520: 6173 733d 226f 7722 3e69 6e3c 2f73 7061  ass="ow">in</spa
-00009530: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00009540: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
-00009550: 2063 6c61 7373 3d22 6d69 223e 3132 3c2f   class="mi">12</
-00009560: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00009570: 3d22 7022 3e2c 3c2f 7370 616e 3e20 3c73  ="p">,</span> <s
-00009580: 7061 6e20 636c 6173 733d 226d 6922 3e38  pan class="mi">8
-00009590: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
-000095a0: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
-000095b0: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
-000095c0: 3e38 3c2f 7370 616e 3e3c 7370 616e 2063  >8</span><span c
-000095d0: 6c61 7373 3d22 7022 3e2c 3c2f 7370 616e  lass="p">,</span
-000095e0: 3e20 3c73 7061 6e20 636c 6173 733d 226d  > <span class="m
-000095f0: 6922 3e34 3c2f 7370 616e 3e3c 7370 616e  i">4</span><span
-00009600: 2063 6c61 7373 3d22 7022 3e29 3a3c 2f73   class="p">):</s
-00009610: 7061 6e3e 0a20 2020 2020 2020 2020 2020  pan>.           
-00009620: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00009630: 3e73 796e 6346 6c61 673c 2f73 7061 6e3e  >syncFlag</span>
-00009640: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00009650: 2e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  .</span><span cl
-00009660: 6173 733d 226e 223e 6e65 7874 3c2f 7370  ass="n">next</sp
-00009670: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
-00009680: 226f 223e 3d3c 2f73 7061 6e3e 203c 7370  "o">=</span> <sp
-00009690: 616e 2063 6c61 7373 3d22 6d69 223e 313c  an class="mi">1<
-000096a0: 2f73 7061 6e3e 0a20 2020 2020 2020 2020  /span>.         
-000096b0: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
-000096c0: 6b22 3e79 6965 6c64 3c2f 7370 616e 3e20  k">yield</span> 
-000096d0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
-000096e0: 636c 6b3c 2f73 7061 6e3e 3c73 7061 6e20  clk</span><span 
-000096f0: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
-00009700: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
-00009710: 223e 706f 7365 6467 653c 2f73 7061 6e3e  ">posedge</span>
-00009720: 0a20 2020 2020 2020 2020 2020 203c 7370  .            <sp
-00009730: 616e 2063 6c61 7373 3d22 6e22 3e73 796e  an class="n">syn
-00009740: 6346 6c61 673c 2f73 7061 6e3e 3c73 7061  cFlag</span><spa
-00009750: 6e20 636c 6173 733d 226f 223e 2e3c 2f73  n class="o">.</s
-00009760: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
-00009770: 226e 223e 6e65 7874 3c2f 7370 616e 3e20  "n">next</span> 
-00009780: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
-00009790: 3d3c 2f73 7061 6e3e 203c 7370 616e 2063  =</span> <span c
-000097a0: 6c61 7373 3d22 6d69 223e 303c 2f73 7061  lass="mi">0</spa
-000097b0: 6e3e 0a20 2020 2020 2020 2020 2020 203c  n>.            <
-000097c0: 7370 616e 2063 6c61 7373 3d22 6b22 3e66  span class="k">f
-000097d0: 6f72 3c2f 7370 616e 3e20 3c73 7061 6e20  or</span> <span 
-000097e0: 636c 6173 733d 226e 223e 693c 2f73 7061  class="n">i</spa
-000097f0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-00009800: 6f77 223e 696e 3c2f 7370 616e 3e20 3c73  ow">in</span> <s
-00009810: 7061 6e20 636c 6173 733d 226e 6222 3e72  pan class="nb">r
-00009820: 616e 6765 3c2f 7370 616e 3e3c 7370 616e  ange</span><span
-00009830: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
-00009840: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00009850: 6e22 3e6e 3c2f 7370 616e 3e3c 7370 616e  n">n</span><span
-00009860: 2063 6c61 7373 3d22 6f22 3e2d 3c2f 7370   class="o">-</sp
-00009870: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00009880: 6d69 223e 313c 2f73 7061 6e3e 3c73 7061  mi">1</span><spa
-00009890: 6e20 636c 6173 733d 2270 223e 293a 3c2f  n class="p">):</
-000098a0: 7370 616e 3e0a 2020 2020 2020 2020 2020  span>.          
-000098b0: 2020 2020 2020 3c73 7061 6e20 636c 6173        <span clas
-000098c0: 733d 226b 223e 7969 656c 643c 2f73 7061  s="k">yield</spa
-000098d0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
-000098e0: 6e22 3e63 6c6b 3c2f 7370 616e 3e3c 7370  n">clk</span><sp
-000098f0: 616e 2063 6c61 7373 3d22 6f22 3e2e 3c2f  an class="o">.</
-00009900: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00009910: 3d22 6e22 3e70 6f73 6564 6765 3c2f 7370  ="n">posedge</sp
-00009920: 616e 3e0a 2020 2020 2020 2020 3c73 7061  an>.        <spa
-00009930: 6e20 636c 6173 733d 226b 223e 7261 6973  n class="k">rais
-00009940: 653c 2f73 7061 6e3e 203c 7370 616e 2063  e</span> <span c
-00009950: 6c61 7373 3d22 6e22 3e53 746f 7053 696d  lass="n">StopSim
-00009960: 756c 6174 696f 6e3c 2f73 7061 6e3e 0a0a  ulation</span>..
-00009970: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
-00009980: 226b 223e 7265 7475 726e 3c2f 7370 616e  "k">return</span
-00009990: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-000099a0: 223e 6672 616d 6563 7472 6c3c 2f73 7061  ">framectrl</spa
-000099b0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
-000099c0: 223e 2c3c 2f73 7061 6e3e 203c 7370 616e  ">,</span> <span
-000099d0: 2063 6c61 7373 3d22 6e22 3e63 6c6b 6765   class="n">clkge
-000099e0: 6e3c 2f73 7061 6e3e 3c73 7061 6e20 636c  n</span><span cl
-000099f0: 6173 733d 2270 223e 2c3c 2f73 7061 6e3e  ass="p">,</span>
-00009a00: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
-00009a10: 3e73 7469 6d75 6c75 733c 2f73 7061 6e3e  >stimulus</span>
-00009a20: 0a0a 0a3c 7370 616e 2063 6c61 7373 3d22  ...<span class="
-00009a30: 6e22 3e74 625f 6673 6d3c 2f73 7061 6e3e  n">tb_fsm</span>
-00009a40: 203c 7370 616e 2063 6c61 7373 3d22 6f22   <span class="o"
-00009a50: 3e3d 3c2f 7370 616e 3e20 3c73 7061 6e20  >=</span> <span 
-00009a60: 636c 6173 733d 226e 223e 7472 6163 6553  class="n">traceS
-00009a70: 6967 6e61 6c73 3c2f 7370 616e 3e3c 7370  ignals</span><sp
-00009a80: 616e 2063 6c61 7373 3d22 7022 3e28 3c2f  an class="p">(</
-00009a90: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00009aa0: 3d22 6e22 3e74 6573 7462 656e 6368 3c2f  ="n">testbench</
-00009ab0: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
-00009ac0: 3d22 7022 3e29 3c2f 7370 616e 3e0a 3c73  ="p">)</span>.<s
-00009ad0: 7061 6e20 636c 6173 733d 226e 223e 7369  pan class="n">si
-00009ae0: 6d3c 2f73 7061 6e3e 203c 7370 616e 2063  m</span> <span c
-00009af0: 6c61 7373 3d22 6f22 3e3d 3c2f 7370 616e  lass="o">=</span
-00009b00: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
-00009b10: 223e 5369 6d75 6c61 7469 6f6e 3c2f 7370  ">Simulation</sp
-00009b20: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00009b30: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
-00009b40: 2063 6c61 7373 3d22 6e22 3e74 625f 6673   class="n">tb_fs
-00009b50: 6d3c 2f73 7061 6e3e 3c73 7061 6e20 636c  m</span><span cl
-00009b60: 6173 733d 2270 223e 293c 2f73 7061 6e3e  ass="p">)</span>
-00009b70: 0a3c 7370 616e 2063 6c61 7373 3d22 6e22  .<span class="n"
-00009b80: 3e73 696d 3c2f 7370 616e 3e3c 7370 616e  >sim</span><span
-00009b90: 2063 6c61 7373 3d22 6f22 3e2e 3c2f 7370   class="o">.</sp
-00009ba0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
-00009bb0: 6e22 3e72 756e 3c2f 7370 616e 3e3c 7370  n">run</span><sp
-00009bc0: 616e 2063 6c61 7373 3d22 7022 3e28 293c  an class="p">()<
-00009bd0: 2f73 7061 6e3e 0a3c 2f70 7265 3e3c 2f64  /span>.</pre></d
-00009be0: 6976 3e0a 3c2f 6469 763e 0a3c 703e 5768  iv>.</div>.<p>Wh
-00009bf0: 656e 2077 6520 7275 6e20 7468 6520 7465  en we run the te
-00009c00: 7374 2062 656e 6368 2c20 6974 2067 656e  st bench, it gen
-00009c10: 6572 6174 6573 2061 2056 4344 2066 696c  erates a VCD fil
-00009c20: 6520 6361 6c6c 6564 0a3c 7474 2063 6c61  e called.<tt cla
-00009c30: 7373 3d22 6669 6c65 2064 6f63 7574 696c  ss="file docutil
-00009c40: 7320 6c69 7465 7261 6c22 3e3c 7370 616e  s literal"><span
-00009c50: 2063 6c61 7373 3d22 7072 6522 3e74 6573   class="pre">tes
-00009c60: 7462 656e 6368 2e76 6364 3c2f 7370 616e  tbench.vcd</span
-00009c70: 3e3c 2f74 743e 2e20 5768 656e 2077 6520  ></tt>. When we 
-00009c80: 6c6f 6164 2074 6869 7320 6669 6c65 2069  load this file i
-00009c90: 6e74 6f20 3c73 7472 6f6e 6720 636c 6173  nto <strong clas
-00009ca0: 733d 2270 726f 6772 616d 223e 6774 6b77  s="program">gtkw
-00009cb0: 6176 653c 2f73 7472 6f6e 673e 2c20 7765  ave</strong>, we
-00009cc0: 2063 616e 0a76 6965 7720 7468 6520 7761   can.view the wa
-00009cd0: 7665 666f 726d 733a 3c2f 703e 0a3c 696d  veforms:</p>.<im
-00009ce0: 6720 616c 743d 222e 2e2f 5f69 6d61 6765  g alt="../_image
-00009cf0: 732f 7462 6673 6d2e 706e 6722 2073 7263  s/tbfsm.png" src
-00009d00: 3d22 2e2e 2f5f 696d 6167 6573 2f74 6266  ="../_images/tbf
-00009d10: 736d 2e70 6e67 2220 2f3e 0a3c 703e 5369  sm.png" />.<p>Si
-00009d20: 676e 616c 7320 6172 6520 6475 6d70 6564  gnals are dumped
-00009d30: 2069 6e20 6120 7375 6974 6162 6c65 2066   in a suitable f
-00009d40: 6f72 6d61 742e 2054 6869 7320 666f 726d  ormat. This form
-00009d50: 6174 2069 7320 696e 6665 7272 6564 2061  at is inferred a
-00009d60: 7420 7468 650a 3c61 2063 6c61 7373 3d22  t the.<a class="
-00009d70: 7265 6665 7265 6e63 6520 696e 7465 726e  reference intern
-00009d80: 616c 2220 6872 6566 3d22 7265 6665 7265  al" href="refere
-00009d90: 6e63 652e 6874 6d6c 236d 7968 646c 2e53  nce.html#myhdl.S
-00009da0: 6967 6e61 6c22 2074 6974 6c65 3d22 6d79  ignal" title="my
-00009db0: 6864 6c2e 5369 676e 616c 223e 3c74 7420  hdl.Signal"><tt 
-00009dc0: 636c 6173 733d 2278 7265 6620 7079 2070  class="xref py p
-00009dd0: 792d 636c 6173 7320 646f 6375 7469 6c73  y-class docutils
-00009de0: 206c 6974 6572 616c 223e 3c73 7061 6e20   literal"><span 
-00009df0: 636c 6173 733d 2270 7265 223e 5369 676e  class="pre">Sign
-00009e00: 616c 3c2f 7370 616e 3e3c 2f74 743e 3c2f  al</span></tt></
-00009e10: 613e 2063 6f6e 7374 7275 6374 696f 6e20  a> construction 
-00009e20: 7469 6d65 2c20 6672 6f6d 2074 6865 2074  time, from the t
-00009e30: 7970 6520 6f66 2074 6865 2069 6e69 7469  ype of the initi
-00009e40: 616c 2076 616c 7565 2e20 496e 0a70 6172  al value. In.par
-00009e50: 7469 6375 6c61 722c 203c 7474 2063 6c61  ticular, <tt cla
-00009e60: 7373 3d22 7872 6566 2070 7920 7079 2d63  ss="xref py py-c
-00009e70: 6c61 7373 2064 6f63 7574 696c 7320 6c69  lass docutils li
-00009e80: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
-00009e90: 7373 3d22 7072 6522 3e62 6f6f 6c3c 2f73  ss="pre">bool</s
-00009ea0: 7061 6e3e 3c2f 7474 3e20 7369 676e 616c  pan></tt> signal
-00009eb0: 7320 6172 6520 6475 6d70 6564 2061 7320  s are dumped as 
-00009ec0: 7369 6e67 6c65 2062 6974 732e 2028 5468  single bits. (Th
-00009ed0: 6973 206f 6e6c 7920 776f 726b 730a 7374  is only works.st
-00009ee0: 6172 7469 6e67 2077 6974 6820 5079 7468  arting with Pyth
-00009ef0: 6f6e 2032 2e33 2c20 7768 656e 203c 7474  on 2.3, when <tt
-00009f00: 2063 6c61 7373 3d22 7872 6566 2070 7920   class="xref py 
-00009f10: 7079 2d63 6c61 7373 2064 6f63 7574 696c  py-class docutil
-00009f20: 7320 6c69 7465 7261 6c22 3e3c 7370 616e  s literal"><span
-00009f30: 2063 6c61 7373 3d22 7072 6522 3e62 6f6f   class="pre">boo
-00009f40: 6c3c 2f73 7061 6e3e 3c2f 7474 3e20 6861  l</span></tt> ha
-00009f50: 7320 6265 636f 6d65 2061 2073 6570 6172  s become a separ
-00009f60: 6174 6520 7479 7065 292e 0a4c 696b 6577  ate type)..Likew
-00009f70: 6973 652c 203c 6120 636c 6173 733d 2272  ise, <a class="r
-00009f80: 6566 6572 656e 6365 2069 6e74 6572 6e61  eference interna
-00009f90: 6c22 2068 7265 663d 2272 6566 6572 656e  l" href="referen
-00009fa0: 6365 2e68 746d 6c23 6d79 6864 6c2e 696e  ce.html#myhdl.in
-00009fb0: 7462 7622 2074 6974 6c65 3d22 6d79 6864  tbv" title="myhd
-00009fc0: 6c2e 696e 7462 7622 3e3c 7474 2063 6c61  l.intbv"><tt cla
-00009fd0: 7373 3d22 7872 6566 2070 7920 7079 2d63  ss="xref py py-c
-00009fe0: 6c61 7373 2064 6f63 7574 696c 7320 6c69  lass docutils li
-00009ff0: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
-0000a000: 7373 3d22 7072 6522 3e69 6e74 6276 3c2f  ss="pre">intbv</
-0000a010: 7370 616e 3e3c 2f74 743e 3c2f 613e 2073  span></tt></a> s
-0000a020: 6967 6e61 6c73 2077 6974 6820 6120 6465  ignals with a de
-0000a030: 6669 6e65 6420 6269 7420 7769 6474 6820  fined bit width 
-0000a040: 6172 6520 6475 6d70 6564 2061 7320 6269  are dumped as bi
-0000a050: 740a 7665 6374 6f72 732e 2054 6f20 7375  t.vectors. To su
-0000a060: 7070 6f72 7420 7468 6520 6765 6e65 7261  pport the genera
-0000a070: 6c20 6361 7365 2c20 6f74 6865 7220 7479  l case, other ty
-0000a080: 7065 7320 6f66 2073 6967 6e61 6c73 2061  pes of signals a
-0000a090: 7265 2064 756d 7065 6420 6173 2061 0a73  re dumped as a.s
-0000a0a0: 7472 696e 6720 7265 7072 6573 656e 7461  tring representa
-0000a0b0: 7469 6f6e 2c20 6173 2072 6574 7572 6e65  tion, as returne
-0000a0c0: 6420 6279 2074 6865 2073 7461 6e64 6172  d by the standar
-0000a0d0: 6420 3c61 2063 6c61 7373 3d22 7265 6665  d <a class="refe
-0000a0e0: 7265 6e63 6520 6578 7465 726e 616c 2220  rence external" 
-0000a0f0: 6872 6566 3d22 6874 7470 3a2f 2f64 6f63  href="http://doc
-0000a100: 732e 7079 7468 6f6e 2e6f 7267 2f6c 6962  s.python.org/lib
-0000a110: 7261 7279 2f66 756e 6374 696f 6e73 2e68  rary/functions.h
-0000a120: 746d 6c23 7374 7222 2074 6974 6c65 3d22  tml#str" title="
-0000a130: 2869 6e20 5079 7468 6f6e 2076 322e 3729  (in Python v2.7)
-0000a140: 223e 3c74 7420 636c 6173 733d 2278 7265  "><tt class="xre
-0000a150: 6620 7079 2070 792d 6675 6e63 2064 6f63  f py py-func doc
-0000a160: 7574 696c 7320 6c69 7465 7261 6c22 3e3c  utils literal"><
-0000a170: 7370 616e 2063 6c61 7373 3d22 7072 6522  span class="pre"
-0000a180: 3e73 7472 2829 3c2f 7370 616e 3e3c 2f74  >str()</span></t
-0000a190: 743e 3c2f 613e 2066 756e 6374 696f 6e2e  t></a> function.
-0000a1a0: 3c2f 703e 0a3c 6469 7620 636c 6173 733d  </p>.<div class=
-0000a1b0: 2261 646d 6f6e 6974 696f 6e20 7761 726e  "admonition warn
-0000a1c0: 696e 6722 3e0a 3c70 2063 6c61 7373 3d22  ing">.<p class="
-0000a1d0: 6669 7273 7420 6164 6d6f 6e69 7469 6f6e  first admonition
-0000a1e0: 2d74 6974 6c65 223e 5761 726e 696e 673c  -title">Warning<
-0000a1f0: 2f70 3e0a 3c70 2063 6c61 7373 3d22 6c61  /p>.<p class="la
-0000a200: 7374 223e 5375 7070 6f72 7420 666f 7220  st">Support for 
-0000a210: 6c69 7465 7261 6c20 7374 7269 6e67 2072  literal string r
-0000a220: 6570 7265 7365 6e74 6174 696f 6e73 2069  epresentations i
-0000a230: 7320 6e6f 7420 7061 7274 206f 6620 7468  s not part of th
-0000a240: 6520 5643 4420 7374 616e 6461 7264 2e20  e VCD standard. 
-0000a250: 4974 0a69 7320 7370 6563 6966 6963 2074  It.is specific t
-0000a260: 6f20 3c73 7472 6f6e 6720 636c 6173 733d  o <strong class=
-0000a270: 2270 726f 6772 616d 223e 6774 6b77 6176  "program">gtkwav
-0000a280: 653c 2f73 7472 6f6e 673e 2e20 546f 2067  e</strong>. To g
-0000a290: 656e 6572 6174 6520 6120 7374 616e 6461  enerate a standa
-0000a2a0: 7264 2056 4344 2066 696c 652c 2079 6f75  rd VCD file, you
-0000a2b0: 206e 6565 6420 746f 0a75 7365 2073 6967   need to.use sig
-0000a2c0: 6e61 6c73 2077 6974 6820 6120 6465 6669  nals with a defi
-0000a2d0: 6e65 6420 6269 7420 7769 6474 6820 6f6e  ned bit width on
-0000a2e0: 6c79 2e3c 2f70 3e0a 3c2f 6469 763e 0a3c  ly.</p>.</div>.<
-0000a2f0: 7020 636c 6173 733d 2272 7562 7269 6322  p class="rubric"
-0000a300: 3e46 6f6f 746e 6f74 6573 3c2f 703e 0a3c  >Footnotes</p>.<
-0000a310: 7461 626c 6520 636c 6173 733d 2264 6f63  table class="doc
-0000a320: 7574 696c 7320 666f 6f74 6e6f 7465 2220  utils footnote" 
-0000a330: 6672 616d 653d 2276 6f69 6422 2069 643d  frame="void" id=
-0000a340: 2269 6435 2220 7275 6c65 733d 226e 6f6e  "id5" rules="non
-0000a350: 6522 3e0a 3c63 6f6c 6772 6f75 703e 3c63  e">.<colgroup><c
-0000a360: 6f6c 2063 6c61 7373 3d22 6c61 6265 6c22  ol class="label"
-0000a370: 202f 3e3c 636f 6c20 2f3e 3c2f 636f 6c67   /><col /></colg
-0000a380: 726f 7570 3e0a 3c74 626f 6479 2076 616c  roup>.<tbody val
-0000a390: 6967 6e3d 2274 6f70 223e 0a3c 7472 3e3c  ign="top">.<tr><
-0000a3a0: 7464 2063 6c61 7373 3d22 6c61 6265 6c22  td class="label"
-0000a3b0: 3e3c 6120 636c 6173 733d 2266 6e2d 6261  ><a class="fn-ba
-0000a3c0: 636b 7265 6622 2068 7265 663d 2223 6964  ckref" href="#id
-0000a3d0: 3122 3e5b 315d 3c2f 613e 3c2f 7464 3e3c  1">[1]</a></td><
-0000a3e0: 7464 3e54 6865 206e 616d 6520 3c61 2063  td>The name <a c
-0000a3f0: 6c61 7373 3d22 7265 6665 7265 6e63 6520  lass="reference 
-0000a400: 696e 7465 726e 616c 2220 6872 6566 3d22  internal" href="
-0000a410: 7265 6665 7265 6e63 652e 6874 6d6c 236d  reference.html#m
-0000a420: 7968 646c 2e61 6c77 6179 735f 636f 6d62  yhdl.always_comb
-0000a430: 2220 7469 746c 653d 226d 7968 646c 2e61  " title="myhdl.a
-0000a440: 6c77 6179 735f 636f 6d62 223e 3c74 7420  lways_comb"><tt 
-0000a450: 636c 6173 733d 2278 7265 6620 7079 2070  class="xref py p
-0000a460: 792d 6675 6e63 2064 6f63 7574 696c 7320  y-func docutils 
-0000a470: 6c69 7465 7261 6c22 3e3c 7370 616e 2063  literal"><span c
-0000a480: 6c61 7373 3d22 7072 6522 3e61 6c77 6179  lass="pre">alway
-0000a490: 735f 636f 6d62 2829 3c2f 7370 616e 3e3c  s_comb()</span><
-0000a4a0: 2f74 743e 3c2f 613e 2072 6566 6572 7320  /tt></a> refers 
-0000a4b0: 746f 2061 2063 6f6e 7374 7275 6374 2077  to a construct w
-0000a4c0: 6974 6820 7369 6d69 6c61 7220 7365 6d61  ith similar sema
-0000a4d0: 6e74 6963 7320 696e 0a53 7973 7465 6d56  ntics in.SystemV
-0000a4e0: 6572 696c 6f67 2e3c 2f74 643e 3c2f 7472  erilog.</td></tr
-0000a4f0: 3e0a 3c2f 7462 6f64 793e 0a3c 2f74 6162  >.</tbody>.</tab
-0000a500: 6c65 3e0a 3c74 6162 6c65 2063 6c61 7373  le>.<table class
-0000a510: 3d22 646f 6375 7469 6c73 2066 6f6f 746e  ="docutils footn
-0000a520: 6f74 6522 2066 7261 6d65 3d22 766f 6964  ote" frame="void
-0000a530: 2220 6964 3d22 6964 3622 2072 756c 6573  " id="id6" rules
-0000a540: 3d22 6e6f 6e65 223e 0a3c 636f 6c67 726f  ="none">.<colgro
-0000a550: 7570 3e3c 636f 6c20 636c 6173 733d 226c  up><col class="l
-0000a560: 6162 656c 2220 2f3e 3c63 6f6c 202f 3e3c  abel" /><col /><
-0000a570: 2f63 6f6c 6772 6f75 703e 0a3c 7462 6f64  /colgroup>.<tbod
-0000a580: 7920 7661 6c69 676e 3d22 746f 7022 3e0a  y valign="top">.
-0000a590: 3c74 723e 3c74 6420 636c 6173 733d 226c  <tr><td class="l
-0000a5a0: 6162 656c 223e 3c61 2063 6c61 7373 3d22  abel"><a class="
-0000a5b0: 666e 2d62 6163 6b72 6566 2220 6872 6566  fn-backref" href
-0000a5c0: 3d22 2369 6432 223e 5b32 5d3c 2f61 3e3c  ="#id2">[2]</a><
-0000a5d0: 2f74 643e 3c74 643e 4974 2061 6c73 6f20  /td><td>It also 
-0000a5e0: 706f 7373 6962 6c65 2074 6f20 6861 7665  possible to have
-0000a5f0: 2061 2072 6570 726f 6475 6369 626c 6520   a reproducible 
-0000a600: 7261 6e64 6f6d 206f 7574 7075 742c 2062  random output, b
-0000a610: 7920 6578 706c 6963 6974 6c79 2070 726f  y explicitly pro
-0000a620: 7669 6469 6e67 2061 0a73 6565 6420 7661  viding a.seed va
-0000a630: 6c75 652e 2053 6565 2074 6865 2064 6f63  lue. See the doc
-0000a640: 756d 656e 7461 7469 6f6e 206f 6620 7468  umentation of th
-0000a650: 6520 3c74 7420 636c 6173 733d 2264 6f63  e <tt class="doc
-0000a660: 7574 696c 7320 6c69 7465 7261 6c22 3e3c  utils literal"><
-0000a670: 7370 616e 2063 6c61 7373 3d22 7072 6522  span class="pre"
-0000a680: 3e72 616e 646f 6d3c 2f73 7061 6e3e 3c2f  >random</span></
-0000a690: 7474 3e20 6d6f 6475 6c65 2e3c 2f74 643e  tt> module.</td>
-0000a6a0: 3c2f 7472 3e0a 3c2f 7462 6f64 793e 0a3c  </tr>.</tbody>.<
-0000a6b0: 2f74 6162 6c65 3e0a 3c2f 6469 763e 0a3c  /table>.</div>.<
-0000a6c0: 2f64 6976 3e0a 0a0a 2020 2020 2020 2020  /div>...        
-0000a6d0: 2020 3c2f 6469 763e 0a20 2020 2020 2020    </div>.       
-0000a6e0: 203c 2f64 6976 3e0a 2020 2020 2020 3c2f   </div>.      </
-0000a6f0: 6469 763e 0a20 2020 2020 203c 6469 7620  div>.      <div 
-0000a700: 636c 6173 733d 2263 6c65 6172 6572 223e  class="clearer">
-0000a710: 3c2f 6469 763e 0a20 2020 203c 2f64 6976  </div>.    </div
-0000a720: 3e0a 2020 2020 3c64 6976 2063 6c61 7373  >.    <div class
-0000a730: 3d22 7265 6c61 7465 6422 3e0a 2020 2020  ="related">.    
-0000a740: 2020 3c68 333e 4e61 7669 6761 7469 6f6e    <h3>Navigation
-0000a750: 3c2f 6833 3e0a 2020 2020 2020 3c75 6c3e  </h3>.      <ul>
-0000a760: 0a20 2020 2020 2020 203c 6c69 2063 6c61  .        <li cla
-0000a770: 7373 3d22 7269 6768 7422 2073 7479 6c65  ss="right" style
-0000a780: 3d22 6d61 7267 696e 2d72 6967 6874 3a20  ="margin-right: 
-0000a790: 3130 7078 223e 0a20 2020 2020 2020 2020  10px">.         
-0000a7a0: 203c 6120 6872 6566 3d22 2e2e 2f67 656e   <a href="../gen
-0000a7b0: 696e 6465 782e 6874 6d6c 2220 7469 746c  index.html" titl
-0000a7c0: 653d 2247 656e 6572 616c 2049 6e64 6578  e="General Index
-0000a7d0: 220a 2020 2020 2020 2020 2020 2020 203e  ".             >
-0000a7e0: 696e 6465 783c 2f61 3e3c 2f6c 693e 0a20  index</a></li>. 
-0000a7f0: 2020 2020 2020 203c 6c69 2063 6c61 7373         <li class
-0000a800: 3d22 7269 6768 7422 203e 0a20 2020 2020  ="right" >.     
-0000a810: 2020 2020 203c 6120 6872 6566 3d22 6869       <a href="hi
-0000a820: 6768 6c65 7665 6c2e 6874 6d6c 2220 7469  ghlevel.html" ti
-0000a830: 746c 653d 2248 6967 6820 6c65 7665 6c20  tle="High level 
-0000a840: 6d6f 6465 6c69 6e67 220a 2020 2020 2020  modeling".      
-0000a850: 2020 2020 2020 203e 6e65 7874 3c2f 613e         >next</a>
-0000a860: 207c 3c2f 6c69 3e0a 2020 2020 2020 2020   |</li>.        
-0000a870: 3c6c 6920 636c 6173 733d 2272 6967 6874  <li class="right
-0000a880: 2220 3e0a 2020 2020 2020 2020 2020 3c61  " >.          <a
-0000a890: 2068 7265 663d 2273 7472 7563 7475 7265   href="structure
-0000a8a0: 2e68 746d 6c22 2074 6974 6c65 3d22 5374  .html" title="St
-0000a8b0: 7275 6374 7572 616c 206d 6f64 656c 696e  ructural modelin
-0000a8c0: 6722 0a20 2020 2020 2020 2020 2020 2020  g".             
-0000a8d0: 3e70 7265 7669 6f75 733c 2f61 3e20 7c3c  >previous</a> |<
-0000a8e0: 2f6c 693e 0a20 2020 2020 2020 203c 6c69  /li>.        <li
-0000a8f0: 3e3c 6120 6872 6566 3d22 2e2e 2f69 6e64  ><a href="../ind
-0000a900: 6578 2e68 746d 6c22 3e4d 7948 444c 2030  ex.html">MyHDL 0
-0000a910: 2e38 2064 6f63 756d 656e 7461 7469 6f6e  .8 documentation
-0000a920: 3c2f 613e 2026 7261 7175 6f3b 3c2f 6c69  </a> &raquo;</li
-0000a930: 3e0a 2020 2020 2020 2020 2020 3c6c 693e  >.          <li>
-0000a940: 3c61 2068 7265 663d 2269 6e64 6578 2e68  <a href="index.h
-0000a950: 746d 6c22 203e 5468 6520 4d79 4844 4c20  tml" >The MyHDL 
-0000a960: 6d61 6e75 616c 3c2f 613e 2026 7261 7175  manual</a> &raqu
-0000a970: 6f3b 3c2f 6c69 3e20 0a20 2020 2020 203c  o;</li> .      <
-0000a980: 2f75 6c3e 0a20 2020 203c 2f64 6976 3e0a  /ul>.    </div>.
-0000a990: 2020 2020 3c64 6976 2063 6c61 7373 3d22      <div class="
-0000a9a0: 666f 6f74 6572 223e 0a20 2020 2020 2020  footer">.       
-0000a9b0: 2026 636f 7079 3b20 436f 7079 7269 6768   &copy; Copyrigh
-0000a9c0: 7420 3230 3134 2c20 4a61 6e20 4465 6361  t 2014, Jan Deca
-0000a9d0: 6c75 7765 2e0a 2020 2020 2020 4c61 7374  luwe..      Last
-0000a9e0: 2075 7064 6174 6564 206f 6e20 4170 7220   updated on Apr 
-0000a9f0: 3038 2c20 3230 3134 2e0a 2020 2020 2020  08, 2014..      
-0000aa00: 4372 6561 7465 6420 7573 696e 6720 3c61  Created using <a
-0000aa10: 2068 7265 663d 2268 7474 703a 2f2f 7370   href="http://sp
-0000aa20: 6869 6e78 2e70 6f63 6f6f 2e6f 7267 2f22  hinx.pocoo.org/"
-0000aa30: 3e53 7068 696e 783c 2f61 3e20 312e 312e  >Sphinx</a> 1.1.
-0000aa40: 332e 0a20 2020 203c 2f64 6976 3e0a 2020  3..    </div>.  
-0000aa50: 3c2f 626f 6479 3e0a 3c2f 6874 6d6c 3e    </body>.</html>
+00007fc0: 7373 3d22 6e22 3e46 5241 4d45 5f53 495a  ss="n">FRAME_SIZ
+00007fd0: 453c 2f73 7061 6e3e 3c73 7061 6e20 636c  E</span><span cl
+00007fe0: 6173 733d 226f 223e 2d3c 2f73 7061 6e3e  ass="o">-</span>
+00007ff0: 3c73 7061 6e20 636c 6173 733d 226d 6922  <span class="mi"
+00008000: 3e31 3c2f 7370 616e 3e3c 7370 616e 2063  >1</span><span c
+00008010: 6c61 7373 3d22 7022 3e29 3c2f 7370 616e  lass="p">)</span
+00008020: 3e0a 0a20 2020 2020 2020 203c 7370 616e  >..        <span
+00008030: 2063 6c61 7373 3d22 6b22 3e65 6c73 653c   class="k">else<
+00008040: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00008050: 733d 2270 223e 3a3c 2f73 7061 6e3e 0a20  s="p">:</span>. 
+00008060: 2020 2020 2020 2020 2020 203c 7370 616e             <span
+00008070: 2063 6c61 7373 3d22 6b22 3e72 6169 7365   class="k">raise
+00008080: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00008090: 6173 733d 226e 6522 3e56 616c 7565 4572  ass="ne">ValueEr
+000080a0: 726f 723c 2f73 7061 6e3e 3c73 7061 6e20  ror</span><span 
+000080b0: 636c 6173 733d 2270 223e 283c 2f73 7061  class="p">(</spa
+000080c0: 6e3e 3c73 7061 6e20 636c 6173 733d 2273  n><span class="s
+000080d0: 223e 2671 756f 743b 556e 6465 6669 6e65  ">&quot;Undefine
+000080e0: 6420 7374 6174 6526 7175 6f74 3b3c 2f73  d state&quot;</s
+000080f0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00008100: 2270 223e 293c 2f73 7061 6e3e 0a0a 2020  "p">)</span>..  
+00008110: 2020 3c73 7061 6e20 636c 6173 733d 226b    <span class="k
+00008120: 223e 7265 7475 726e 3c2f 7370 616e 3e20  ">return</span> 
+00008130: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00008140: 4653 4d3c 2f73 7061 6e3e 0a3c 2f70 7265  FSM</span>.</pre
+00008150: 3e3c 2f64 6976 3e0a 3c2f 6469 763e 0a3c  ></div>.</div>.<
+00008160: 7020 6964 3d22 696e 6465 782d 3522 3e41  p id="index-5">A
+00008170: 7420 7468 6973 2070 6f69 6e74 2c20 7765  t this point, we
+00008180: 2077 696c 6c20 7573 6520 7468 6520 6578   will use the ex
+00008190: 616d 706c 6520 746f 2064 656d 6f6e 7374  ample to demonst
+000081a0: 7261 7465 2074 6865 204d 7948 444c 2073  rate the MyHDL s
+000081b0: 7570 706f 7274 2066 6f72 0a77 6176 6566  upport for.wavef
+000081c0: 6f72 6d20 7669 6577 696e 672e 2044 7572  orm viewing. Dur
+000081d0: 696e 6720 7369 6d75 6c61 7469 6f6e 2c20  ing simulation, 
+000081e0: 7369 676e 616c 2063 6861 6e67 6573 2063  signal changes c
+000081f0: 616e 2062 6520 7772 6974 7465 6e20 746f  an be written to
+00008200: 2061 2056 4344 0a6f 7574 7075 7420 6669   a VCD.output fi
+00008210: 6c65 2e20 2054 6865 2056 4344 2066 696c  le.  The VCD fil
+00008220: 6520 6361 6e20 7468 656e 2062 6520 6c6f  e can then be lo
+00008230: 6164 6564 2061 6e64 2076 6965 7765 6420  aded and viewed 
+00008240: 696e 2061 2077 6176 6566 6f72 6d20 7669  in a waveform vi
+00008250: 6577 6572 0a74 6f6f 6c20 7375 6368 2061  ewer.tool such a
+00008260: 7320 3c73 7472 6f6e 6720 636c 6173 733d  s <strong class=
+00008270: 2270 726f 6772 616d 223e 6774 6b77 6176  "program">gtkwav
+00008280: 653c 2f73 7472 6f6e 673e 2e3c 2f70 3e0a  e</strong>.</p>.
+00008290: 3c70 3e54 6865 2075 7365 7220 696e 7465  <p>The user inte
+000082a0: 7266 6163 6520 6f66 2074 6869 7320 6665  rface of this fe
+000082b0: 6174 7572 6520 636f 6e73 6973 7473 206f  ature consists o
+000082c0: 6620 6120 7369 6e67 6c65 2066 756e 6374  f a single funct
+000082d0: 696f 6e2c 0a3c 6120 636c 6173 733d 2272  ion,.<a class="r
+000082e0: 6566 6572 656e 6365 2069 6e74 6572 6e61  eference interna
+000082f0: 6c22 2068 7265 663d 2272 6566 6572 656e  l" href="referen
+00008300: 6365 2e68 746d 6c23 6d79 6864 6c2e 7472  ce.html#myhdl.tr
+00008310: 6163 6553 6967 6e61 6c73 2220 7469 746c  aceSignals" titl
+00008320: 653d 226d 7968 646c 2e74 7261 6365 5369  e="myhdl.traceSi
+00008330: 676e 616c 7322 3e3c 636f 6465 2063 6c61  gnals"><code cla
+00008340: 7373 3d22 7872 6566 2070 7920 7079 2d66  ss="xref py py-f
+00008350: 756e 6320 646f 6375 7469 6c73 206c 6974  unc docutils lit
+00008360: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
+00008370: 733d 2270 7265 223e 7472 6163 6553 6967  s="pre">traceSig
+00008380: 6e61 6c73 2829 3c2f 7370 616e 3e3c 2f63  nals()</span></c
+00008390: 6f64 653e 3c2f 613e 2e20 2054 6f20 6578  ode></a>.  To ex
+000083a0: 706c 6169 6e20 686f 7720 6974 2077 6f72  plain how it wor
+000083b0: 6b73 2c20 7265 6361 6c6c 2074 6861 7420  ks, recall that 
+000083c0: 696e 204d 7948 444c 2c20 616e 0a69 6e73  in MyHDL, an.ins
+000083d0: 7461 6e63 6520 6973 2063 7265 6174 6564  tance is created
+000083e0: 2062 7920 6173 7369 676e 696e 6720 7468   by assigning th
+000083f0: 6520 7265 7375 6c74 206f 6620 6120 6675  e result of a fu
+00008400: 6e63 7469 6f6e 2063 616c 6c20 746f 2061  nction call to a
+00008410: 6e20 696e 7374 616e 6365 0a6e 616d 652e  n instance.name.
+00008420: 2046 6f72 2065 7861 6d70 6c65 3a3c 2f70   For example:</p
+00008430: 3e0a 3c64 6976 2063 6c61 7373 3d22 6869  >.<div class="hi
+00008440: 6768 6c69 6768 742d 7079 7468 6f6e 223e  ghlight-python">
+00008450: 3c64 6976 2063 6c61 7373 3d22 6869 6768  <div class="high
+00008460: 6c69 6768 7422 3e3c 7072 653e 3c73 7061  light"><pre><spa
+00008470: 6e20 636c 6173 733d 226e 223e 7462 5f66  n class="n">tb_f
+00008480: 736d 3c2f 7370 616e 3e20 3c73 7061 6e20  sm</span> <span 
+00008490: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
+000084a0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000084b0: 6e22 3e74 6573 7462 656e 6368 3c2f 7370  n">testbench</sp
+000084c0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+000084d0: 7022 3e28 293c 2f73 7061 6e3e 0a3c 2f70  p">()</span>.</p
+000084e0: 7265 3e3c 2f64 6976 3e0a 3c2f 6469 763e  re></div>.</div>
+000084f0: 0a3c 703e 546f 2065 6e61 626c 6520 5643  .<p>To enable VC
+00008500: 4420 7472 6163 696e 672c 2074 6865 2069  D tracing, the i
+00008510: 6e73 7461 6e63 6520 7368 6f75 6c64 2062  nstance should b
+00008520: 6520 6372 6561 7465 6420 6173 2066 6f6c  e created as fol
+00008530: 6c6f 7773 2069 6e73 7465 6164 3a3c 2f70  lows instead:</p
+00008540: 3e0a 3c64 6976 2063 6c61 7373 3d22 6869  >.<div class="hi
+00008550: 6768 6c69 6768 742d 7079 7468 6f6e 223e  ghlight-python">
+00008560: 3c64 6976 2063 6c61 7373 3d22 6869 6768  <div class="high
+00008570: 6c69 6768 7422 3e3c 7072 653e 3c73 7061  light"><pre><spa
+00008580: 6e20 636c 6173 733d 226e 223e 7462 5f66  n class="n">tb_f
+00008590: 736d 3c2f 7370 616e 3e20 3c73 7061 6e20  sm</span> <span 
+000085a0: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
+000085b0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000085c0: 6e22 3e74 7261 6365 5369 676e 616c 733c  n">traceSignals<
+000085d0: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+000085e0: 733d 2270 223e 283c 2f73 7061 6e3e 3c73  s="p">(</span><s
+000085f0: 7061 6e20 636c 6173 733d 226e 223e 7465  pan class="n">te
+00008600: 7374 6265 6e63 683c 2f73 7061 6e3e 3c73  stbench</span><s
+00008610: 7061 6e20 636c 6173 733d 2270 223e 293c  pan class="p">)<
+00008620: 2f73 7061 6e3e 0a3c 2f70 7265 3e3c 2f64  /span>.</pre></d
+00008630: 6976 3e0a 3c2f 6469 763e 0a3c 703e 4e6f  iv>.</div>.<p>No
+00008640: 7465 2074 6861 7420 7468 6520 6669 7273  te that the firs
+00008650: 7420 6172 6775 6d65 6e74 206f 6620 3c61  t argument of <a
+00008660: 2063 6c61 7373 3d22 7265 6665 7265 6e63   class="referenc
+00008670: 6520 696e 7465 726e 616c 2220 6872 6566  e internal" href
+00008680: 3d22 7265 6665 7265 6e63 652e 6874 6d6c  ="reference.html
+00008690: 236d 7968 646c 2e74 7261 6365 5369 676e  #myhdl.traceSign
+000086a0: 616c 7322 2074 6974 6c65 3d22 6d79 6864  als" title="myhd
+000086b0: 6c2e 7472 6163 6553 6967 6e61 6c73 223e  l.traceSignals">
+000086c0: 3c63 6f64 6520 636c 6173 733d 2278 7265  <code class="xre
+000086d0: 6620 7079 2070 792d 6675 6e63 2064 6f63  f py py-func doc
+000086e0: 7574 696c 7320 6c69 7465 7261 6c22 3e3c  utils literal"><
+000086f0: 7370 616e 2063 6c61 7373 3d22 7072 6522  span class="pre"
+00008700: 3e74 7261 6365 5369 676e 616c 7328 293c  >traceSignals()<
+00008710: 2f73 7061 6e3e 3c2f 636f 6465 3e3c 2f61  /span></code></a
+00008720: 3e20 636f 6e73 6973 7473 206f 6620 7468  > consists of th
+00008730: 6520 756e 6361 6c6c 6564 0a66 756e 6374  e uncalled.funct
+00008740: 696f 6e2e 2042 7920 6361 6c6c 696e 6720  ion. By calling 
+00008750: 7468 6520 6675 6e63 7469 6f6e 2075 6e64  the function und
+00008760: 6572 2069 7473 2063 6f6e 7472 6f6c 2c20  er its control, 
+00008770: 3c61 2063 6c61 7373 3d22 7265 6665 7265  <a class="refere
+00008780: 6e63 6520 696e 7465 726e 616c 2220 6872  nce internal" hr
+00008790: 6566 3d22 7265 6665 7265 6e63 652e 6874  ef="reference.ht
+000087a0: 6d6c 236d 7968 646c 2e74 7261 6365 5369  ml#myhdl.traceSi
+000087b0: 676e 616c 7322 2074 6974 6c65 3d22 6d79  gnals" title="my
+000087c0: 6864 6c2e 7472 6163 6553 6967 6e61 6c73  hdl.traceSignals
+000087d0: 223e 3c63 6f64 6520 636c 6173 733d 2278  "><code class="x
+000087e0: 7265 6620 7079 2070 792d 6675 6e63 2064  ref py py-func d
+000087f0: 6f63 7574 696c 7320 6c69 7465 7261 6c22  ocutils literal"
+00008800: 3e3c 7370 616e 2063 6c61 7373 3d22 7072  ><span class="pr
+00008810: 6522 3e74 7261 6365 5369 676e 616c 7328  e">traceSignals(
+00008820: 293c 2f73 7061 6e3e 3c2f 636f 6465 3e3c  )</span></code><
+00008830: 2f61 3e0a 6761 7468 6572 7320 696e 666f  /a>.gathers info
+00008840: 726d 6174 696f 6e20 6162 6f75 7420 7468  rmation about th
+00008850: 6520 6869 6572 6172 6368 7920 616e 6420  e hierarchy and 
+00008860: 7468 6520 7369 676e 616c 7320 746f 2062  the signals to b
+00008870: 6520 7472 6163 6564 2e20 496e 0a61 6464  e traced. In.add
+00008880: 6974 696f 6e20 746f 2061 2066 756e 6374  ition to a funct
+00008890: 696f 6e20 6172 6775 6d65 6e74 2c20 3c61  ion argument, <a
+000088a0: 2063 6c61 7373 3d22 7265 6665 7265 6e63   class="referenc
+000088b0: 6520 696e 7465 726e 616c 2220 6872 6566  e internal" href
+000088c0: 3d22 7265 6665 7265 6e63 652e 6874 6d6c  ="reference.html
+000088d0: 236d 7968 646c 2e74 7261 6365 5369 676e  #myhdl.traceSign
+000088e0: 616c 7322 2074 6974 6c65 3d22 6d79 6864  als" title="myhd
+000088f0: 6c2e 7472 6163 6553 6967 6e61 6c73 223e  l.traceSignals">
+00008900: 3c63 6f64 6520 636c 6173 733d 2278 7265  <code class="xre
+00008910: 6620 7079 2070 792d 6675 6e63 2064 6f63  f py py-func doc
+00008920: 7574 696c 7320 6c69 7465 7261 6c22 3e3c  utils literal"><
+00008930: 7370 616e 2063 6c61 7373 3d22 7072 6522  span class="pre"
+00008940: 3e74 7261 6365 5369 676e 616c 7328 293c  >traceSignals()<
+00008950: 2f73 7061 6e3e 3c2f 636f 6465 3e3c 2f61  /span></code></a
+00008960: 3e20 6163 6365 7074 7320 616e 2061 7262  > accepts an arb
+00008970: 6974 7261 7279 0a6e 756d 6265 7220 6f66  itrary.number of
+00008980: 206e 6f6e 2d6b 6579 776f 7264 2061 6e64   non-keyword and
+00008990: 206b 6579 776f 7264 2061 7267 756d 656e   keyword argumen
+000089a0: 7473 2074 6861 7420 7769 6c6c 2062 6520  ts that will be 
+000089b0: 7061 7373 6564 2074 6f20 7468 6520 6675  passed to the fu
+000089c0: 6e63 7469 6f6e 0a63 616c 6c2e 3c2f 703e  nction.call.</p>
+000089d0: 0a3c 703e 4120 736d 616c 6c20 7465 7374  .<p>A small test
+000089e0: 2062 656e 6368 2066 6f72 206f 7572 2066   bench for our f
+000089f0: 7261 6d69 6e67 2063 6f6e 7472 6f6c 6c65  raming controlle
+00008a00: 7220 6578 616d 706c 652c 2077 6974 6820  r example, with 
+00008a10: 7369 676e 616c 2074 7261 6369 6e67 0a65  signal tracing.e
+00008a20: 6e61 626c 6564 2c20 6973 2073 686f 776e  nabled, is shown
+00008a30: 2062 656c 6f77 3a3c 2f70 3e0a 3c64 6976   below:</p>.<div
+00008a40: 2063 6c61 7373 3d22 6869 6768 6c69 6768   class="highligh
+00008a50: 742d 7079 7468 6f6e 223e 3c64 6976 2063  t-python"><div c
+00008a60: 6c61 7373 3d22 6869 6768 6c69 6768 7422  lass="highlight"
+00008a70: 3e3c 7072 653e 3c73 7061 6e20 636c 6173  ><pre><span clas
+00008a80: 733d 226b 223e 6465 663c 2f73 7061 6e3e  s="k">def</span>
+00008a90: 203c 7370 616e 2063 6c61 7373 3d22 6e66   <span class="nf
+00008aa0: 223e 7465 7374 6265 6e63 683c 2f73 7061  ">testbench</spa
+00008ab0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+00008ac0: 223e 2829 3a3c 2f73 7061 6e3e 0a0a 2020  ">():</span>..  
+00008ad0: 2020 3c73 7061 6e20 636c 6173 733d 226e    <span class="n
+00008ae0: 223e 534f 463c 2f73 7061 6e3e 203c 7370  ">SOF</span> <sp
+00008af0: 616e 2063 6c61 7373 3d22 6f22 3e3d 3c2f  an class="o">=</
+00008b00: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00008b10: 733d 226e 223e 5369 676e 616c 3c2f 7370  s="n">Signal</sp
+00008b20: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00008b30: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
+00008b40: 2063 6c61 7373 3d22 6e62 223e 626f 6f6c   class="nb">bool
+00008b50: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00008b60: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
+00008b70: 7370 616e 2063 6c61 7373 3d22 6d69 223e  span class="mi">
+00008b80: 303c 2f73 7061 6e3e 3c73 7061 6e20 636c  0</span><span cl
+00008b90: 6173 733d 2270 223e 2929 3c2f 7370 616e  ass="p">))</span
+00008ba0: 3e0a 2020 2020 3c73 7061 6e20 636c 6173  >.    <span clas
+00008bb0: 733d 226e 223e 7379 6e63 466c 6167 3c2f  s="n">syncFlag</
+00008bc0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00008bd0: 733d 226f 223e 3d3c 2f73 7061 6e3e 203c  s="o">=</span> <
+00008be0: 7370 616e 2063 6c61 7373 3d22 6e22 3e53  span class="n">S
+00008bf0: 6967 6e61 6c3c 2f73 7061 6e3e 3c73 7061  ignal</span><spa
+00008c00: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
+00008c10: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00008c20: 226e 6222 3e62 6f6f 6c3c 2f73 7061 6e3e  "nb">bool</span>
+00008c30: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00008c40: 283c 2f73 7061 6e3e 3c73 7061 6e20 636c  (</span><span cl
+00008c50: 6173 733d 226d 6922 3e30 3c2f 7370 616e  ass="mi">0</span
+00008c60: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00008c70: 3e29 293c 2f73 7061 6e3e 0a20 2020 203c  >))</span>.    <
+00008c80: 7370 616e 2063 6c61 7373 3d22 6e22 3e63  span class="n">c
+00008c90: 6c6b 3c2f 7370 616e 3e20 3c73 7061 6e20  lk</span> <span 
+00008ca0: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
+00008cb0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00008cc0: 6e22 3e53 6967 6e61 6c3c 2f73 7061 6e3e  n">Signal</span>
+00008cd0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00008ce0: 283c 2f73 7061 6e3e 3c73 7061 6e20 636c  (</span><span cl
+00008cf0: 6173 733d 226e 6222 3e62 6f6f 6c3c 2f73  ass="nb">bool</s
+00008d00: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00008d10: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
+00008d20: 6e20 636c 6173 733d 226d 6922 3e30 3c2f  n class="mi">0</
+00008d30: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00008d40: 3d22 7022 3e29 293c 2f73 7061 6e3e 0a20  ="p">))</span>. 
+00008d50: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
+00008d60: 6e22 3e72 6573 6574 3c2f 7370 616e 3e20  n">reset</span> 
+00008d70: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00008d80: 3d3c 2f73 7061 6e3e 203c 7370 616e 2063  =</span> <span c
+00008d90: 6c61 7373 3d22 6e22 3e52 6573 6574 5369  lass="n">ResetSi
+00008da0: 676e 616c 3c2f 7370 616e 3e3c 7370 616e  gnal</span><span
+00008db0: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
+00008dc0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00008dd0: 6d69 223e 313c 2f73 7061 6e3e 3c73 7061  mi">1</span><spa
+00008de0: 6e20 636c 6173 733d 2270 223e 2c3c 2f73  n class="p">,</s
+00008df0: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00008e00: 3d22 6e22 3e61 6374 6976 653c 2f73 7061  ="n">active</spa
+00008e10: 6e3e 3c73 7061 6e20 636c 6173 733d 226f  n><span class="o
+00008e20: 223e 3d3c 2f73 7061 6e3e 3c73 7061 6e20  ">=</span><span 
+00008e30: 636c 6173 733d 226e 223e 4143 5449 5645  class="n">ACTIVE
+00008e40: 5f4c 4f57 3c2f 7370 616e 3e3c 7370 616e  _LOW</span><span
+00008e50: 2063 6c61 7373 3d22 7022 3e2c 3c2f 7370   class="p">,</sp
+00008e60: 616e 3e20 3c73 7061 6e20 636c 6173 733d  an> <span class=
+00008e70: 226e 223e 6173 796e 633c 2f73 7061 6e3e  "n">async</span>
+00008e80: 3c73 7061 6e20 636c 6173 733d 226f 223e  <span class="o">
+00008e90: 3d3c 2f73 7061 6e3e 3c73 7061 6e20 636c  =</span><span cl
+00008ea0: 6173 733d 2262 7022 3e54 7275 653c 2f73  ass="bp">True</s
+00008eb0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00008ec0: 2270 223e 293c 2f73 7061 6e3e 0a20 2020  "p">)</span>.   
+00008ed0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00008ee0: 3e73 7461 7465 3c2f 7370 616e 3e20 3c73  >state</span> <s
+00008ef0: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
+00008f00: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00008f10: 7373 3d22 6e22 3e53 6967 6e61 6c3c 2f73  ss="n">Signal</s
+00008f20: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00008f30: 2270 223e 283c 2f73 7061 6e3e 3c73 7061  "p">(</span><spa
+00008f40: 6e20 636c 6173 733d 226e 223e 745f 5374  n class="n">t_St
+00008f50: 6174 653c 2f73 7061 6e3e 3c73 7061 6e20  ate</span><span 
+00008f60: 636c 6173 733d 226f 223e 2e3c 2f73 7061  class="o">.</spa
+00008f70: 6e3e 3c73 7061 6e20 636c 6173 733d 226e  n><span class="n
+00008f80: 223e 5345 4152 4348 3c2f 7370 616e 3e3c  ">SEARCH</span><
+00008f90: 7370 616e 2063 6c61 7373 3d22 7022 3e29  span class="p">)
+00008fa0: 3c2f 7370 616e 3e0a 0a20 2020 203c 7370  </span>..    <sp
+00008fb0: 616e 2063 6c61 7373 3d22 6e22 3e66 7261  an class="n">fra
+00008fc0: 6d65 6374 726c 3c2f 7370 616e 3e20 3c73  mectrl</span> <s
+00008fd0: 7061 6e20 636c 6173 733d 226f 223e 3d3c  pan class="o">=<
+00008fe0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00008ff0: 7373 3d22 6e22 3e46 7261 6d65 7243 7472  ss="n">FramerCtr
+00009000: 6c3c 2f73 7061 6e3e 3c73 7061 6e20 636c  l</span><span cl
+00009010: 6173 733d 2270 223e 283c 2f73 7061 6e3e  ass="p">(</span>
+00009020: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00009030: 534f 463c 2f73 7061 6e3e 3c73 7061 6e20  SOF</span><span 
+00009040: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
+00009050: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00009060: 6e22 3e73 7461 7465 3c2f 7370 616e 3e3c  n">state</span><
+00009070: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
+00009080: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00009090: 6173 733d 226e 223e 7379 6e63 466c 6167  ass="n">syncFlag
+000090a0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+000090b0: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
+000090c0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+000090d0: 636c 6b3c 2f73 7061 6e3e 3c73 7061 6e20  clk</span><span 
+000090e0: 636c 6173 733d 2270 223e 2c3c 2f73 7061  class="p">,</spa
+000090f0: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00009100: 6e22 3e72 6573 6574 3c2f 7370 616e 3e3c  n">reset</span><
+00009110: 7370 616e 2063 6c61 7373 3d22 7022 3e29  span class="p">)
+00009120: 3c2f 7370 616e 3e0a 0a20 2020 203c 7370  </span>..    <sp
+00009130: 616e 2063 6c61 7373 3d22 6e64 223e 4061  an class="nd">@a
+00009140: 6c77 6179 733c 2f73 7061 6e3e 3c73 7061  lways</span><spa
+00009150: 6e20 636c 6173 733d 2270 223e 283c 2f73  n class="p">(</s
+00009160: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00009170: 226e 223e 6465 6c61 793c 2f73 7061 6e3e  "n">delay</span>
+00009180: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00009190: 283c 2f73 7061 6e3e 3c73 7061 6e20 636c  (</span><span cl
+000091a0: 6173 733d 226d 6922 3e31 303c 2f73 7061  ass="mi">10</spa
+000091b0: 6e3e 3c73 7061 6e20 636c 6173 733d 2270  n><span class="p
+000091c0: 223e 2929 3c2f 7370 616e 3e0a 2020 2020  ">))</span>.    
+000091d0: 3c73 7061 6e20 636c 6173 733d 226b 223e  <span class="k">
+000091e0: 6465 663c 2f73 7061 6e3e 203c 7370 616e  def</span> <span
+000091f0: 2063 6c61 7373 3d22 6e66 223e 636c 6b67   class="nf">clkg
+00009200: 656e 3c2f 7370 616e 3e3c 7370 616e 2063  en</span><span c
+00009210: 6c61 7373 3d22 7022 3e28 293a 3c2f 7370  lass="p">():</sp
+00009220: 616e 3e0a 2020 2020 2020 2020 3c73 7061  an>.        <spa
+00009230: 6e20 636c 6173 733d 226e 223e 636c 6b3c  n class="n">clk<
+00009240: 2f73 7061 6e3e 3c73 7061 6e20 636c 6173  /span><span clas
+00009250: 733d 226f 223e 2e3c 2f73 7061 6e3e 3c73  s="o">.</span><s
+00009260: 7061 6e20 636c 6173 733d 226e 223e 6e65  pan class="n">ne
+00009270: 7874 3c2f 7370 616e 3e20 3c73 7061 6e20  xt</span> <span 
+00009280: 636c 6173 733d 226f 223e 3d3c 2f73 7061  class="o">=</spa
+00009290: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+000092a0: 6f77 223e 6e6f 743c 2f73 7061 6e3e 203c  ow">not</span> <
+000092b0: 7370 616e 2063 6c61 7373 3d22 6e22 3e63  span class="n">c
+000092c0: 6c6b 3c2f 7370 616e 3e0a 0a20 2020 203c  lk</span>..    <
+000092d0: 7370 616e 2063 6c61 7373 3d22 6e64 223e  span class="nd">
+000092e0: 4069 6e73 7461 6e63 653c 2f73 7061 6e3e  @instance</span>
+000092f0: 0a20 2020 203c 7370 616e 2063 6c61 7373  .    <span class
+00009300: 3d22 6b22 3e64 6566 3c2f 7370 616e 3e20  ="k">def</span> 
+00009310: 3c73 7061 6e20 636c 6173 733d 226e 6622  <span class="nf"
+00009320: 3e73 7469 6d75 6c75 733c 2f73 7061 6e3e  >stimulus</span>
+00009330: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00009340: 2829 3a3c 2f73 7061 6e3e 0a20 2020 2020  ():</span>.     
+00009350: 2020 203c 7370 616e 2063 6c61 7373 3d22     <span class="
+00009360: 6b22 3e66 6f72 3c2f 7370 616e 3e20 3c73  k">for</span> <s
+00009370: 7061 6e20 636c 6173 733d 226e 223e 693c  pan class="n">i<
+00009380: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+00009390: 7373 3d22 6f77 223e 696e 3c2f 7370 616e  ss="ow">in</span
+000093a0: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+000093b0: 6222 3e72 616e 6765 3c2f 7370 616e 3e3c  b">range</span><
+000093c0: 7370 616e 2063 6c61 7373 3d22 7022 3e28  span class="p">(
+000093d0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+000093e0: 7373 3d22 6d69 223e 333c 2f73 7061 6e3e  ss="mi">3</span>
+000093f0: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00009400: 293a 3c2f 7370 616e 3e0a 2020 2020 2020  ):</span>.      
+00009410: 2020 2020 2020 3c73 7061 6e20 636c 6173        <span clas
+00009420: 733d 226b 223e 7969 656c 643c 2f73 7061  s="k">yield</spa
+00009430: 6e3e 203c 7370 616e 2063 6c61 7373 3d22  n> <span class="
+00009440: 6e22 3e63 6c6b 3c2f 7370 616e 3e3c 7370  n">clk</span><sp
+00009450: 616e 2063 6c61 7373 3d22 6f22 3e2e 3c2f  an class="o">.</
+00009460: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+00009470: 3d22 6e22 3e70 6f73 6564 6765 3c2f 7370  ="n">posedge</sp
+00009480: 616e 3e0a 2020 2020 2020 2020 3c73 7061  an>.        <spa
+00009490: 6e20 636c 6173 733d 226b 223e 666f 723c  n class="k">for<
+000094a0: 2f73 7061 6e3e 203c 7370 616e 2063 6c61  /span> <span cla
+000094b0: 7373 3d22 6e22 3e6e 3c2f 7370 616e 3e20  ss="n">n</span> 
+000094c0: 3c73 7061 6e20 636c 6173 733d 226f 7722  <span class="ow"
+000094d0: 3e69 6e3c 2f73 7061 6e3e 203c 7370 616e  >in</span> <span
+000094e0: 2063 6c61 7373 3d22 7022 3e28 3c2f 7370   class="p">(</sp
+000094f0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00009500: 6d69 223e 3132 3c2f 7370 616e 3e3c 7370  mi">12</span><sp
+00009510: 616e 2063 6c61 7373 3d22 7022 3e2c 3c2f  an class="p">,</
+00009520: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00009530: 733d 226d 6922 3e38 3c2f 7370 616e 3e3c  s="mi">8</span><
+00009540: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
+00009550: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00009560: 6173 733d 226d 6922 3e38 3c2f 7370 616e  ass="mi">8</span
+00009570: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00009580: 3e2c 3c2f 7370 616e 3e20 3c73 7061 6e20  >,</span> <span 
+00009590: 636c 6173 733d 226d 6922 3e34 3c2f 7370  class="mi">4</sp
+000095a0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+000095b0: 7022 3e29 3a3c 2f73 7061 6e3e 0a20 2020  p">):</span>.   
+000095c0: 2020 2020 2020 2020 203c 7370 616e 2063           <span c
+000095d0: 6c61 7373 3d22 6e22 3e73 796e 6346 6c61  lass="n">syncFla
+000095e0: 673c 2f73 7061 6e3e 3c73 7061 6e20 636c  g</span><span cl
+000095f0: 6173 733d 226f 223e 2e3c 2f73 7061 6e3e  ass="o">.</span>
+00009600: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00009610: 6e65 7874 3c2f 7370 616e 3e20 3c73 7061  next</span> <spa
+00009620: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
+00009630: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00009640: 3d22 6d69 223e 313c 2f73 7061 6e3e 0a20  ="mi">1</span>. 
+00009650: 2020 2020 2020 2020 2020 203c 7370 616e             <span
+00009660: 2063 6c61 7373 3d22 6b22 3e79 6965 6c64   class="k">yield
+00009670: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00009680: 6173 733d 226e 223e 636c 6b3c 2f73 7061  ass="n">clk</spa
+00009690: 6e3e 3c73 7061 6e20 636c 6173 733d 226f  n><span class="o
+000096a0: 223e 2e3c 2f73 7061 6e3e 3c73 7061 6e20  ">.</span><span 
+000096b0: 636c 6173 733d 226e 223e 706f 7365 6467  class="n">posedg
+000096c0: 653c 2f73 7061 6e3e 0a20 2020 2020 2020  e</span>.       
+000096d0: 2020 2020 203c 7370 616e 2063 6c61 7373       <span class
+000096e0: 3d22 6e22 3e73 796e 6346 6c61 673c 2f73  ="n">syncFlag</s
+000096f0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00009700: 226f 223e 2e3c 2f73 7061 6e3e 3c73 7061  "o">.</span><spa
+00009710: 6e20 636c 6173 733d 226e 223e 6e65 7874  n class="n">next
+00009720: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00009730: 6173 733d 226f 223e 3d3c 2f73 7061 6e3e  ass="o">=</span>
+00009740: 203c 7370 616e 2063 6c61 7373 3d22 6d69   <span class="mi
+00009750: 223e 303c 2f73 7061 6e3e 0a20 2020 2020  ">0</span>.     
+00009760: 2020 2020 2020 203c 7370 616e 2063 6c61         <span cla
+00009770: 7373 3d22 6b22 3e66 6f72 3c2f 7370 616e  ss="k">for</span
+00009780: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+00009790: 223e 693c 2f73 7061 6e3e 203c 7370 616e  ">i</span> <span
+000097a0: 2063 6c61 7373 3d22 6f77 223e 696e 3c2f   class="ow">in</
+000097b0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+000097c0: 733d 226e 6222 3e72 616e 6765 3c2f 7370  s="nb">range</sp
+000097d0: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+000097e0: 7022 3e28 3c2f 7370 616e 3e3c 7370 616e  p">(</span><span
+000097f0: 2063 6c61 7373 3d22 6e22 3e6e 3c2f 7370   class="n">n</sp
+00009800: 616e 3e3c 7370 616e 2063 6c61 7373 3d22  an><span class="
+00009810: 6f22 3e2d 3c2f 7370 616e 3e3c 7370 616e  o">-</span><span
+00009820: 2063 6c61 7373 3d22 6d69 223e 313c 2f73   class="mi">1</s
+00009830: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00009840: 2270 223e 293a 3c2f 7370 616e 3e0a 2020  "p">):</span>.  
+00009850: 2020 2020 2020 2020 2020 2020 2020 3c73                <s
+00009860: 7061 6e20 636c 6173 733d 226b 223e 7969  pan class="k">yi
+00009870: 656c 643c 2f73 7061 6e3e 203c 7370 616e  eld</span> <span
+00009880: 2063 6c61 7373 3d22 6e22 3e63 6c6b 3c2f   class="n">clk</
+00009890: 7370 616e 3e3c 7370 616e 2063 6c61 7373  span><span class
+000098a0: 3d22 6f22 3e2e 3c2f 7370 616e 3e3c 7370  ="o">.</span><sp
+000098b0: 616e 2063 6c61 7373 3d22 6e22 3e70 6f73  an class="n">pos
+000098c0: 6564 6765 3c2f 7370 616e 3e0a 2020 2020  edge</span>.    
+000098d0: 2020 2020 3c73 7061 6e20 636c 6173 733d      <span class=
+000098e0: 226b 223e 7261 6973 653c 2f73 7061 6e3e  "k">raise</span>
+000098f0: 203c 7370 616e 2063 6c61 7373 3d22 6e22   <span class="n"
+00009900: 3e53 746f 7053 696d 756c 6174 696f 6e3c  >StopSimulation<
+00009910: 2f73 7061 6e3e 0a0a 2020 2020 3c73 7061  /span>..    <spa
+00009920: 6e20 636c 6173 733d 226e 6422 3e40 616c  n class="nd">@al
+00009930: 7761 7973 5f73 6571 3c2f 7370 616e 3e3c  ways_seq</span><
+00009940: 7370 616e 2063 6c61 7373 3d22 7022 3e28  span class="p">(
+00009950: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00009960: 7373 3d22 6e22 3e63 6c6b 3c2f 7370 616e  ss="n">clk</span
+00009970: 3e3c 7370 616e 2063 6c61 7373 3d22 6f22  ><span class="o"
+00009980: 3e2e 3c2f 7370 616e 3e3c 7370 616e 2063  >.</span><span c
+00009990: 6c61 7373 3d22 6e22 3e70 6f73 6564 6765  lass="n">posedge
+000099a0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+000099b0: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
+000099c0: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+000099d0: 7265 7365 743c 2f73 7061 6e3e 3c73 7061  reset</span><spa
+000099e0: 6e20 636c 6173 733d 226f 223e 3d3c 2f73  n class="o">=</s
+000099f0: 7061 6e3e 3c73 7061 6e20 636c 6173 733d  pan><span class=
+00009a00: 226e 223e 7265 7365 743c 2f73 7061 6e3e  "n">reset</span>
+00009a10: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00009a20: 293c 2f73 7061 6e3e 0a20 2020 203c 7370  )</span>.    <sp
+00009a30: 616e 2063 6c61 7373 3d22 6b22 3e64 6566  an class="k">def
+00009a40: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00009a50: 6173 733d 226e 6622 3e6f 7574 7075 745f  ass="nf">output_
+00009a60: 7072 696e 7465 723c 2f73 7061 6e3e 3c73  printer</span><s
+00009a70: 7061 6e20 636c 6173 733d 2270 223e 2829  pan class="p">()
+00009a80: 3a3c 2f73 7061 6e3e 0a20 2020 2020 2020  :</span>.       
+00009a90: 203c 7370 616e 2063 6c61 7373 3d22 6b22   <span class="k"
+00009aa0: 3e70 7269 6e74 3c2f 7370 616e 3e20 3c73  >print</span> <s
+00009ab0: 7061 6e20 636c 6173 733d 226e 223e 7379  pan class="n">sy
+00009ac0: 6e63 466c 6167 3c2f 7370 616e 3e3c 7370  ncFlag</span><sp
+00009ad0: 616e 2063 6c61 7373 3d22 7022 3e2c 3c2f  an class="p">,</
+00009ae0: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00009af0: 733d 226e 223e 534f 463c 2f73 7061 6e3e  s="n">SOF</span>
+00009b00: 3c73 7061 6e20 636c 6173 733d 2270 223e  <span class="p">
+00009b10: 2c3c 2f73 7061 6e3e 203c 7370 616e 2063  ,</span> <span c
+00009b20: 6c61 7373 3d22 6e22 3e73 7461 7465 3c2f  lass="n">state</
+00009b30: 7370 616e 3e0a 0a20 2020 203c 7370 616e  span>..    <span
+00009b40: 2063 6c61 7373 3d22 6b22 3e72 6574 7572   class="k">retur
+00009b50: 6e3c 2f73 7061 6e3e 203c 7370 616e 2063  n</span> <span c
+00009b60: 6c61 7373 3d22 6e22 3e66 7261 6d65 6374  lass="n">framect
+00009b70: 726c 3c2f 7370 616e 3e3c 7370 616e 2063  rl</span><span c
+00009b80: 6c61 7373 3d22 7022 3e2c 3c2f 7370 616e  lass="p">,</span
+00009b90: 3e20 3c73 7061 6e20 636c 6173 733d 226e  > <span class="n
+00009ba0: 223e 636c 6b67 656e 3c2f 7370 616e 3e3c  ">clkgen</span><
+00009bb0: 7370 616e 2063 6c61 7373 3d22 7022 3e2c  span class="p">,
+00009bc0: 3c2f 7370 616e 3e20 3c73 7061 6e20 636c  </span> <span cl
+00009bd0: 6173 733d 226e 223e 7374 696d 756c 7573  ass="n">stimulus
+00009be0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00009bf0: 7373 3d22 7022 3e2c 3c2f 7370 616e 3e20  ss="p">,</span> 
+00009c00: 3c73 7061 6e20 636c 6173 733d 226e 223e  <span class="n">
+00009c10: 6f75 7470 7574 5f70 7269 6e74 6572 3c2f  output_printer</
+00009c20: 7370 616e 3e0a 0a3c 7370 616e 2063 6c61  span>..<span cla
+00009c30: 7373 3d22 6e22 3e74 625f 6673 6d3c 2f73  ss="n">tb_fsm</s
+00009c40: 7061 6e3e 203c 7370 616e 2063 6c61 7373  pan> <span class
+00009c50: 3d22 6f22 3e3d 3c2f 7370 616e 3e20 3c73  ="o">=</span> <s
+00009c60: 7061 6e20 636c 6173 733d 226e 223e 7472  pan class="n">tr
+00009c70: 6163 6553 6967 6e61 6c73 3c2f 7370 616e  aceSignals</span
+00009c80: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00009c90: 3e28 3c2f 7370 616e 3e3c 7370 616e 2063  >(</span><span c
+00009ca0: 6c61 7373 3d22 6e22 3e74 6573 7462 656e  lass="n">testben
+00009cb0: 6368 3c2f 7370 616e 3e3c 7370 616e 2063  ch</span><span c
+00009cc0: 6c61 7373 3d22 7022 3e29 3c2f 7370 616e  lass="p">)</span
+00009cd0: 3e0a 3c73 7061 6e20 636c 6173 733d 226e  >.<span class="n
+00009ce0: 223e 7369 6d3c 2f73 7061 6e3e 203c 7370  ">sim</span> <sp
+00009cf0: 616e 2063 6c61 7373 3d22 6f22 3e3d 3c2f  an class="o">=</
+00009d00: 7370 616e 3e20 3c73 7061 6e20 636c 6173  span> <span clas
+00009d10: 733d 226e 223e 5369 6d75 6c61 7469 6f6e  s="n">Simulation
+00009d20: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00009d30: 7373 3d22 7022 3e28 3c2f 7370 616e 3e3c  ss="p">(</span><
+00009d40: 7370 616e 2063 6c61 7373 3d22 6e22 3e74  span class="n">t
+00009d50: 625f 6673 6d3c 2f73 7061 6e3e 3c73 7061  b_fsm</span><spa
+00009d60: 6e20 636c 6173 733d 2270 223e 293c 2f73  n class="p">)</s
+00009d70: 7061 6e3e 0a3c 7370 616e 2063 6c61 7373  pan>.<span class
+00009d80: 3d22 6e22 3e73 696d 3c2f 7370 616e 3e3c  ="n">sim</span><
+00009d90: 7370 616e 2063 6c61 7373 3d22 6f22 3e2e  span class="o">.
+00009da0: 3c2f 7370 616e 3e3c 7370 616e 2063 6c61  </span><span cla
+00009db0: 7373 3d22 6e22 3e72 756e 3c2f 7370 616e  ss="n">run</span
+00009dc0: 3e3c 7370 616e 2063 6c61 7373 3d22 7022  ><span class="p"
+00009dd0: 3e28 293c 2f73 7061 6e3e 0a3c 2f70 7265  >()</span>.</pre
+00009de0: 3e3c 2f64 6976 3e0a 3c2f 6469 763e 0a3c  ></div>.</div>.<
+00009df0: 703e 5768 656e 2077 6520 7275 6e20 7468  p>When we run th
+00009e00: 6520 7465 7374 2062 656e 6368 2c20 6974  e test bench, it
+00009e10: 2067 656e 6572 6174 6573 2061 2056 4344   generates a VCD
+00009e20: 2066 696c 6520 6361 6c6c 6564 0a3c 636f   file called.<co
+00009e30: 6465 2063 6c61 7373 3d22 6669 6c65 2064  de class="file d
+00009e40: 6f63 7574 696c 7320 6c69 7465 7261 6c22  ocutils literal"
+00009e50: 3e3c 7370 616e 2063 6c61 7373 3d22 7072  ><span class="pr
+00009e60: 6522 3e74 6573 7462 656e 6368 2e76 6364  e">testbench.vcd
+00009e70: 3c2f 7370 616e 3e3c 2f63 6f64 653e 2e20  </span></code>. 
+00009e80: 5768 656e 2077 6520 6c6f 6164 2074 6869  When we load thi
+00009e90: 7320 6669 6c65 2069 6e74 6f20 3c73 7472  s file into <str
+00009ea0: 6f6e 6720 636c 6173 733d 2270 726f 6772  ong class="progr
+00009eb0: 616d 223e 6774 6b77 6176 653c 2f73 7472  am">gtkwave</str
+00009ec0: 6f6e 673e 2c20 7765 2063 616e 0a76 6965  ong>, we can.vie
+00009ed0: 7720 7468 6520 7761 7665 666f 726d 733a  w the waveforms:
+00009ee0: 3c2f 703e 0a3c 696d 6720 616c 743d 222e  </p>.<img alt=".
+00009ef0: 2e2f 5f69 6d61 6765 732f 7462 6673 6d2e  ./_images/tbfsm.
+00009f00: 706e 6722 2073 7263 3d22 2e2e 2f5f 696d  png" src="../_im
+00009f10: 6167 6573 2f74 6266 736d 2e70 6e67 2220  ages/tbfsm.png" 
+00009f20: 2f3e 0a3c 703e 5369 676e 616c 7320 6172  />.<p>Signals ar
+00009f30: 6520 6475 6d70 6564 2069 6e20 6120 7375  e dumped in a su
+00009f40: 6974 6162 6c65 2066 6f72 6d61 742e 2054  itable format. T
+00009f50: 6869 7320 666f 726d 6174 2069 7320 696e  his format is in
+00009f60: 6665 7272 6564 2061 7420 7468 650a 3c61  ferred at the.<a
+00009f70: 2063 6c61 7373 3d22 7265 6665 7265 6e63   class="referenc
+00009f80: 6520 696e 7465 726e 616c 2220 6872 6566  e internal" href
+00009f90: 3d22 7265 6665 7265 6e63 652e 6874 6d6c  ="reference.html
+00009fa0: 236d 7968 646c 2e53 6967 6e61 6c22 2074  #myhdl.Signal" t
+00009fb0: 6974 6c65 3d22 6d79 6864 6c2e 5369 676e  itle="myhdl.Sign
+00009fc0: 616c 223e 3c63 6f64 6520 636c 6173 733d  al"><code class=
+00009fd0: 2278 7265 6620 7079 2070 792d 636c 6173  "xref py py-clas
+00009fe0: 7320 646f 6375 7469 6c73 206c 6974 6572  s docutils liter
+00009ff0: 616c 223e 3c73 7061 6e20 636c 6173 733d  al"><span class=
+0000a000: 2270 7265 223e 5369 676e 616c 3c2f 7370  "pre">Signal</sp
+0000a010: 616e 3e3c 2f63 6f64 653e 3c2f 613e 2063  an></code></a> c
+0000a020: 6f6e 7374 7275 6374 696f 6e20 7469 6d65  onstruction time
+0000a030: 2c20 6672 6f6d 2074 6865 2074 7970 6520  , from the type 
+0000a040: 6f66 2074 6865 2069 6e69 7469 616c 2076  of the initial v
+0000a050: 616c 7565 2e20 496e 0a70 6172 7469 6375  alue. In.particu
+0000a060: 6c61 722c 203c 6120 636c 6173 733d 2272  lar, <a class="r
+0000a070: 6566 6572 656e 6365 2065 7874 6572 6e61  eference externa
+0000a080: 6c22 2068 7265 663d 2268 7474 703a 2f2f  l" href="http://
+0000a090: 646f 6373 2e70 7974 686f 6e2e 6f72 672f  docs.python.org/
+0000a0a0: 6c69 6272 6172 792f 6675 6e63 7469 6f6e  library/function
+0000a0b0: 732e 6874 6d6c 2362 6f6f 6c22 2074 6974  s.html#bool" tit
+0000a0c0: 6c65 3d22 2869 6e20 5079 7468 6f6e 2076  le="(in Python v
+0000a0d0: 322e 3729 223e 3c63 6f64 6520 636c 6173  2.7)"><code clas
+0000a0e0: 733d 2278 7265 6620 7079 2070 792d 636c  s="xref py py-cl
+0000a0f0: 6173 7320 646f 6375 7469 6c73 206c 6974  ass docutils lit
+0000a100: 6572 616c 223e 3c73 7061 6e20 636c 6173  eral"><span clas
+0000a110: 733d 2270 7265 223e 626f 6f6c 3c2f 7370  s="pre">bool</sp
+0000a120: 616e 3e3c 2f63 6f64 653e 3c2f 613e 2073  an></code></a> s
+0000a130: 6967 6e61 6c73 2061 7265 2064 756d 7065  ignals are dumpe
+0000a140: 6420 6173 2073 696e 676c 6520 6269 7473  d as single bits
+0000a150: 2e20 2854 6869 7320 6f6e 6c79 2077 6f72  . (This only wor
+0000a160: 6b73 0a73 7461 7274 696e 6720 7769 7468  ks.starting with
+0000a170: 2050 7974 686f 6e20 322e 332c 2077 6865   Python 2.3, whe
+0000a180: 6e20 3c61 2063 6c61 7373 3d22 7265 6665  n <a class="refe
+0000a190: 7265 6e63 6520 6578 7465 726e 616c 2220  rence external" 
+0000a1a0: 6872 6566 3d22 6874 7470 3a2f 2f64 6f63  href="http://doc
+0000a1b0: 732e 7079 7468 6f6e 2e6f 7267 2f6c 6962  s.python.org/lib
+0000a1c0: 7261 7279 2f66 756e 6374 696f 6e73 2e68  rary/functions.h
+0000a1d0: 746d 6c23 626f 6f6c 2220 7469 746c 653d  tml#bool" title=
+0000a1e0: 2228 696e 2050 7974 686f 6e20 7632 2e37  "(in Python v2.7
+0000a1f0: 2922 3e3c 636f 6465 2063 6c61 7373 3d22  )"><code class="
+0000a200: 7872 6566 2070 7920 7079 2d63 6c61 7373  xref py py-class
+0000a210: 2064 6f63 7574 696c 7320 6c69 7465 7261   docutils litera
+0000a220: 6c22 3e3c 7370 616e 2063 6c61 7373 3d22  l"><span class="
+0000a230: 7072 6522 3e62 6f6f 6c3c 2f73 7061 6e3e  pre">bool</span>
+0000a240: 3c2f 636f 6465 3e3c 2f61 3e20 6861 7320  </code></a> has 
+0000a250: 6265 636f 6d65 2061 2073 6570 6172 6174  become a separat
+0000a260: 6520 7479 7065 292e 0a4c 696b 6577 6973  e type)..Likewis
+0000a270: 652c 203c 6120 636c 6173 733d 2272 6566  e, <a class="ref
+0000a280: 6572 656e 6365 2069 6e74 6572 6e61 6c22  erence internal"
+0000a290: 2068 7265 663d 2272 6566 6572 656e 6365   href="reference
+0000a2a0: 2e68 746d 6c23 6d79 6864 6c2e 696e 7462  .html#myhdl.intb
+0000a2b0: 7622 2074 6974 6c65 3d22 6d79 6864 6c2e  v" title="myhdl.
+0000a2c0: 696e 7462 7622 3e3c 636f 6465 2063 6c61  intbv"><code cla
+0000a2d0: 7373 3d22 7872 6566 2070 7920 7079 2d63  ss="xref py py-c
+0000a2e0: 6c61 7373 2064 6f63 7574 696c 7320 6c69  lass docutils li
+0000a2f0: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
+0000a300: 7373 3d22 7072 6522 3e69 6e74 6276 3c2f  ss="pre">intbv</
+0000a310: 7370 616e 3e3c 2f63 6f64 653e 3c2f 613e  span></code></a>
+0000a320: 2073 6967 6e61 6c73 2077 6974 6820 6120   signals with a 
+0000a330: 6465 6669 6e65 6420 6269 7420 7769 6474  defined bit widt
+0000a340: 6820 6172 6520 6475 6d70 6564 2061 7320  h are dumped as 
+0000a350: 6269 740a 7665 6374 6f72 732e 2054 6f20  bit.vectors. To 
+0000a360: 7375 7070 6f72 7420 7468 6520 6765 6e65  support the gene
+0000a370: 7261 6c20 6361 7365 2c20 6f74 6865 7220  ral case, other 
+0000a380: 7479 7065 7320 6f66 2073 6967 6e61 6c73  types of signals
+0000a390: 2061 7265 2064 756d 7065 6420 6173 2061   are dumped as a
+0000a3a0: 0a73 7472 696e 6720 7265 7072 6573 656e  .string represen
+0000a3b0: 7461 7469 6f6e 2c20 6173 2072 6574 7572  tation, as retur
+0000a3c0: 6e65 6420 6279 2074 6865 2073 7461 6e64  ned by the stand
+0000a3d0: 6172 6420 3c63 6f64 6520 636c 6173 733d  ard <code class=
+0000a3e0: 2278 7265 6620 7079 2070 792d 6675 6e63  "xref py py-func
+0000a3f0: 2064 6f63 7574 696c 7320 6c69 7465 7261   docutils litera
+0000a400: 6c22 3e3c 7370 616e 2063 6c61 7373 3d22  l"><span class="
+0000a410: 7072 6522 3e73 7472 2829 3c2f 7370 616e  pre">str()</span
+0000a420: 3e3c 2f63 6f64 653e 2066 756e 6374 696f  ></code> functio
+0000a430: 6e2e 3c2f 703e 0a3c 6469 7620 636c 6173  n.</p>.<div clas
+0000a440: 733d 2261 646d 6f6e 6974 696f 6e20 7761  s="admonition wa
+0000a450: 726e 696e 6722 3e0a 3c70 2063 6c61 7373  rning">.<p class
+0000a460: 3d22 6669 7273 7420 6164 6d6f 6e69 7469  ="first admoniti
+0000a470: 6f6e 2d74 6974 6c65 223e 5761 726e 696e  on-title">Warnin
+0000a480: 673c 2f70 3e0a 3c70 2063 6c61 7373 3d22  g</p>.<p class="
+0000a490: 6c61 7374 223e 5375 7070 6f72 7420 666f  last">Support fo
+0000a4a0: 7220 6c69 7465 7261 6c20 7374 7269 6e67  r literal string
+0000a4b0: 2072 6570 7265 7365 6e74 6174 696f 6e73   representations
+0000a4c0: 2069 7320 6e6f 7420 7061 7274 206f 6620   is not part of 
+0000a4d0: 7468 6520 5643 4420 7374 616e 6461 7264  the VCD standard
+0000a4e0: 2e20 4974 0a69 7320 7370 6563 6966 6963  . It.is specific
+0000a4f0: 2074 6f20 3c73 7472 6f6e 6720 636c 6173   to <strong clas
+0000a500: 733d 2270 726f 6772 616d 223e 6774 6b77  s="program">gtkw
+0000a510: 6176 653c 2f73 7472 6f6e 673e 2e20 546f  ave</strong>. To
+0000a520: 2067 656e 6572 6174 6520 6120 7374 616e   generate a stan
+0000a530: 6461 7264 2056 4344 2066 696c 652c 2079  dard VCD file, y
+0000a540: 6f75 206e 6565 6420 746f 0a75 7365 2073  ou need to.use s
+0000a550: 6967 6e61 6c73 2077 6974 6820 6120 6465  ignals with a de
+0000a560: 6669 6e65 6420 6269 7420 7769 6474 6820  fined bit width 
+0000a570: 6f6e 6c79 2e3c 2f70 3e0a 3c2f 6469 763e  only.</p>.</div>
+0000a580: 0a3c 7020 636c 6173 733d 2272 7562 7269  .<p class="rubri
+0000a590: 6322 3e46 6f6f 746e 6f74 6573 3c2f 703e  c">Footnotes</p>
+0000a5a0: 0a3c 7461 626c 6520 636c 6173 733d 2264  .<table class="d
+0000a5b0: 6f63 7574 696c 7320 666f 6f74 6e6f 7465  ocutils footnote
+0000a5c0: 2220 6672 616d 653d 2276 6f69 6422 2069  " frame="void" i
+0000a5d0: 643d 2269 6435 2220 7275 6c65 733d 226e  d="id5" rules="n
+0000a5e0: 6f6e 6522 3e0a 3c63 6f6c 6772 6f75 703e  one">.<colgroup>
+0000a5f0: 3c63 6f6c 2063 6c61 7373 3d22 6c61 6265  <col class="labe
+0000a600: 6c22 202f 3e3c 636f 6c20 2f3e 3c2f 636f  l" /><col /></co
+0000a610: 6c67 726f 7570 3e0a 3c74 626f 6479 2076  lgroup>.<tbody v
+0000a620: 616c 6967 6e3d 2274 6f70 223e 0a3c 7472  align="top">.<tr
+0000a630: 3e3c 7464 2063 6c61 7373 3d22 6c61 6265  ><td class="labe
+0000a640: 6c22 3e3c 6120 636c 6173 733d 2266 6e2d  l"><a class="fn-
+0000a650: 6261 636b 7265 6622 2068 7265 663d 2223  backref" href="#
+0000a660: 6964 3122 3e5b 315d 3c2f 613e 3c2f 7464  id1">[1]</a></td
+0000a670: 3e3c 7464 3e54 6865 206e 616d 6520 3c61  ><td>The name <a
+0000a680: 2063 6c61 7373 3d22 7265 6665 7265 6e63   class="referenc
+0000a690: 6520 696e 7465 726e 616c 2220 6872 6566  e internal" href
+0000a6a0: 3d22 7265 6665 7265 6e63 652e 6874 6d6c  ="reference.html
+0000a6b0: 236d 7968 646c 2e61 6c77 6179 735f 636f  #myhdl.always_co
+0000a6c0: 6d62 2220 7469 746c 653d 226d 7968 646c  mb" title="myhdl
+0000a6d0: 2e61 6c77 6179 735f 636f 6d62 223e 3c63  .always_comb"><c
+0000a6e0: 6f64 6520 636c 6173 733d 2278 7265 6620  ode class="xref 
+0000a6f0: 7079 2070 792d 6675 6e63 2064 6f63 7574  py py-func docut
+0000a700: 696c 7320 6c69 7465 7261 6c22 3e3c 7370  ils literal"><sp
+0000a710: 616e 2063 6c61 7373 3d22 7072 6522 3e61  an class="pre">a
+0000a720: 6c77 6179 735f 636f 6d62 2829 3c2f 7370  lways_comb()</sp
+0000a730: 616e 3e3c 2f63 6f64 653e 3c2f 613e 2072  an></code></a> r
+0000a740: 6566 6572 7320 746f 2061 2063 6f6e 7374  efers to a const
+0000a750: 7275 6374 2077 6974 6820 7369 6d69 6c61  ruct with simila
+0000a760: 7220 7365 6d61 6e74 6963 7320 696e 0a53  r semantics in.S
+0000a770: 7973 7465 6d56 6572 696c 6f67 2e3c 2f74  ystemVerilog.</t
+0000a780: 643e 3c2f 7472 3e0a 3c2f 7462 6f64 793e  d></tr>.</tbody>
+0000a790: 0a3c 2f74 6162 6c65 3e0a 3c74 6162 6c65  .</table>.<table
+0000a7a0: 2063 6c61 7373 3d22 646f 6375 7469 6c73   class="docutils
+0000a7b0: 2066 6f6f 746e 6f74 6522 2066 7261 6d65   footnote" frame
+0000a7c0: 3d22 766f 6964 2220 6964 3d22 6964 3622  ="void" id="id6"
+0000a7d0: 2072 756c 6573 3d22 6e6f 6e65 223e 0a3c   rules="none">.<
+0000a7e0: 636f 6c67 726f 7570 3e3c 636f 6c20 636c  colgroup><col cl
+0000a7f0: 6173 733d 226c 6162 656c 2220 2f3e 3c63  ass="label" /><c
+0000a800: 6f6c 202f 3e3c 2f63 6f6c 6772 6f75 703e  ol /></colgroup>
+0000a810: 0a3c 7462 6f64 7920 7661 6c69 676e 3d22  .<tbody valign="
+0000a820: 746f 7022 3e0a 3c74 723e 3c74 6420 636c  top">.<tr><td cl
+0000a830: 6173 733d 226c 6162 656c 223e 3c61 2063  ass="label"><a c
+0000a840: 6c61 7373 3d22 666e 2d62 6163 6b72 6566  lass="fn-backref
+0000a850: 2220 6872 6566 3d22 2369 6432 223e 5b32  " href="#id2">[2
+0000a860: 5d3c 2f61 3e3c 2f74 643e 3c74 643e 4974  ]</a></td><td>It
+0000a870: 2061 6c73 6f20 706f 7373 6962 6c65 2074   also possible t
+0000a880: 6f20 6861 7665 2061 2072 6570 726f 6475  o have a reprodu
+0000a890: 6369 626c 6520 7261 6e64 6f6d 206f 7574  cible random out
+0000a8a0: 7075 742c 2062 7920 6578 706c 6963 6974  put, by explicit
+0000a8b0: 6c79 2070 726f 7669 6469 6e67 2061 0a73  ly providing a.s
+0000a8c0: 6565 6420 7661 6c75 652e 2053 6565 2074  eed value. See t
+0000a8d0: 6865 2064 6f63 756d 656e 7461 7469 6f6e  he documentation
+0000a8e0: 206f 6620 7468 6520 3c63 6f64 6520 636c   of the <code cl
+0000a8f0: 6173 733d 2264 6f63 7574 696c 7320 6c69  ass="docutils li
+0000a900: 7465 7261 6c22 3e3c 7370 616e 2063 6c61  teral"><span cla
+0000a910: 7373 3d22 7072 6522 3e72 616e 646f 6d3c  ss="pre">random<
+0000a920: 2f73 7061 6e3e 3c2f 636f 6465 3e20 6d6f  /span></code> mo
+0000a930: 6475 6c65 2e3c 2f74 643e 3c2f 7472 3e0a  dule.</td></tr>.
+0000a940: 3c2f 7462 6f64 793e 0a3c 2f74 6162 6c65  </tbody>.</table
+0000a950: 3e0a 3c2f 6469 763e 0a3c 2f64 6976 3e0a  >.</div>.</div>.
+0000a960: 0a0a 2020 2020 2020 2020 2020 3c2f 6469  ..          </di
+0000a970: 763e 0a20 2020 2020 2020 203c 2f64 6976  v>.        </div
+0000a980: 3e0a 2020 2020 2020 3c2f 6469 763e 0a20  >.      </div>. 
+0000a990: 2020 2020 203c 6469 7620 636c 6173 733d       <div class=
+0000a9a0: 2263 6c65 6172 6572 223e 3c2f 6469 763e  "clearer"></div>
+0000a9b0: 0a20 2020 203c 2f64 6976 3e0a 2020 2020  .    </div>.    
+0000a9c0: 3c64 6976 2063 6c61 7373 3d22 666f 6f74  <div class="foot
+0000a9d0: 6572 223e 0a20 2020 2020 2026 636f 7079  er">.      &copy
+0000a9e0: 3b32 3031 352c 204a 616e 2044 6563 616c  ;2015, Jan Decal
+0000a9f0: 7577 652e 0a20 2020 2020 200a 2020 2020  uwe..      .    
+0000aa00: 2020 7c0a 2020 2020 2020 506f 7765 7265    |.      Powere
+0000aa10: 6420 6279 203c 6120 6872 6566 3d22 6874  d by <a href="ht
+0000aa20: 7470 3a2f 2f73 7068 696e 782d 646f 632e  tp://sphinx-doc.
+0000aa30: 6f72 672f 223e 5370 6869 6e78 2031 2e33  org/">Sphinx 1.3
+0000aa40: 2e31 3c2f 613e 0a20 2020 2020 2026 616d  .1</a>.      &am
+0000aa50: 703b 203c 6120 6872 6566 3d22 6874 7470  p; <a href="http
+0000aa60: 733a 2f2f 6769 7468 7562 2e63 6f6d 2f62  s://github.com/b
+0000aa70: 6974 7072 6f70 6865 742f 616c 6162 6173  itprophet/alabas
+0000aa80: 7465 7222 3e41 6c61 6261 7374 6572 2030  ter">Alabaster 0
+0000aa90: 2e37 2e36 3c2f 613e 0a20 2020 2020 200a  .7.6</a>.      .
+0000aaa0: 2020 2020 2020 7c0a 2020 2020 2020 3c61        |.      <a
+0000aab0: 2068 7265 663d 222e 2e2f 5f73 6f75 7263   href="../_sourc
+0000aac0: 6573 2f6d 616e 7561 6c2f 7274 6c2e 7478  es/manual/rtl.tx
+0000aad0: 7422 0a20 2020 2020 2020 2020 2072 656c  t".          rel
+0000aae0: 3d22 6e6f 666f 6c6c 6f77 223e 5061 6765  ="nofollow">Page
+0000aaf0: 2073 6f75 7263 653c 2f61 3e0a 2020 2020   source</a>.    
+0000ab00: 3c2f 6469 763e 0a0a 2020 2020 0a0a 2020  </div>..    ..  
+0000ab10: 2020 0a20 203c 2f62 6f64 793e 0a3c 2f68    .  </body>.</h
+0000ab20: 746d 6c3e                                tml>
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/intro.html` & `myhdl-0.9.0/doc/build/html/manual/intro.html`

 * *Files 5% similar despite different names*

```diff
@@ -1,89 +1,81 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Introduction to MyHDL &mdash; MyHDL 0.8 documentation</title>
+    <title>Introduction to MyHDL &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Hardware-oriented types" href="hwtypes.html" />
-    <link rel="prev" title="Background information" href="background.html" /> 
+    <link rel="prev" title="Background information" href="background.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="hwtypes.html" title="Hardware-oriented types"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="background.html" title="Background information"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Introduction to MyHDL</a><ul>
 <li><a class="reference internal" href="#a-basic-myhdl-simulation">A basic MyHDL simulation</a></li>
 <li><a class="reference internal" href="#signals-ports-and-concurrency">Signals, ports, and concurrency</a></li>
 <li><a class="reference internal" href="#parameters-and-hierarchy">Parameters and hierarchy</a></li>
 <li><a class="reference internal" href="#some-remarks-on-myhdl-and-python">Some remarks on MyHDL and Python</a></li>
 <li><a class="reference internal" href="#summary-and-perspective">Summary and perspective</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="background.html"
-                        title="previous chapter">Background information</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="hwtypes.html"
-                        title="next chapter">Hardware-oriented types</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/intro.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="background.html" title="previous chapter">Background information</a></li>
+      <li>Next: <a href="hwtypes.html" title="next chapter">Hardware-oriented types</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/intro.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -94,24 +86,24 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="introduction-to-myhdl">
 <span id="intro"></span><h1>Introduction to MyHDL<a class="headerlink" href="#introduction-to-myhdl" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="a-basic-myhdl-simulation">
 <span id="intro-basic"></span><h2>A basic MyHDL simulation<a class="headerlink" href="#a-basic-myhdl-simulation" title="Permalink to this headline">¶</a></h2>
-<p>We will introduce MyHDL with a classic <tt class="docutils literal"><span class="pre">Hello</span> <span class="pre">World</span></tt> style example. All
+<p>We will introduce MyHDL with a classic <code class="docutils literal"><span class="pre">Hello</span> <span class="pre">World</span></code> style example. All
 example code can be found in the distribution directory under
-<tt class="file docutils literal"><span class="pre">example/manual/</span></tt>.  Here are the contents of a MyHDL simulation script
-called <tt class="file docutils literal"><span class="pre">hello1.py</span></tt>:</p>
+<code class="file docutils literal"><span class="pre">example/manual/</span></code>.  Here are the contents of a MyHDL simulation script
+called <code class="file docutils literal"><span class="pre">hello1.py</span></code>:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="n">Signal</span><span class="p">,</span> <span class="n">delay</span><span class="p">,</span> <span class="n">always</span><span class="p">,</span> <span class="n">now</span><span class="p">,</span> <span class="n">Simulation</span>
 
 <span class="k">def</span> <span class="nf">HelloWorld</span><span class="p">():</span>
 
     <span class="n">interval</span> <span class="o">=</span> <span class="n">delay</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span>
 
     <span class="nd">@always</span><span class="p">(</span><span class="n">interval</span><span class="p">)</span>
@@ -123,52 +115,53 @@
 
 <span class="n">inst</span> <span class="o">=</span> <span class="n">HelloWorld</span><span class="p">()</span>
 <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">inst</span><span class="p">)</span>
 <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="mi">30</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>When we run this simulation, we get the following output:</p>
-<div class="highlight-python"><pre>% python hello1.py
+<div class="highlight-python"><div class="highlight"><pre>% python hello1.py
 10 Hello World!
 20 Hello World!
 30 Hello World!
-_SuspendSimulation: Simulated 30 timesteps</pre>
+_SuspendSimulation: Simulated 30 timesteps
+</pre></div>
 </div>
-<p>The first line of the script imports a number of objects from the <tt class="docutils literal"><span class="pre">myhdl</span></tt>
+<p>The first line of the script imports a number of objects from the <code class="docutils literal"><span class="pre">myhdl</span></code>
 package. In Python we can only use identifiers that are literally defined in the
 source file   <a class="footnote-reference" href="#id3" id="id1">[1]</a>.</p>
-<p>Then, we define a function called <tt class="xref py py-func docutils literal"><span class="pre">HelloWorld()</span></tt>. In MyHDL, hardware
+<p>Then, we define a function called <code class="xref py py-func docutils literal"><span class="pre">HelloWorld()</span></code>. In MyHDL, hardware
 modules can be modeled using classic functions.  In particular, the parameter list
 is then used to define the interface. In this first example, the interface is empty.</p>
 <p id="index-0">Inside the top level function we declare a local function called
-<tt class="xref py py-func docutils literal"><span class="pre">sayHello()</span></tt> that defines the desired behavior. This function is decorated
-with an <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a> decorator that has a delay  object as its parameter.  The
+<code class="xref py py-func docutils literal"><span class="pre">sayHello()</span></code> that defines the desired behavior. This function is decorated
+with an <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a> decorator that has a delay  object as its parameter.  The
 meaning is that the function will be executed whenever the specified delay
 interval has expired.</p>
-<p>Behind the curtains, the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a> decorator creates a Python <em>generator</em>
+<p>Behind the curtains, the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a> decorator creates a Python <em>generator</em>
 and reuses the name of the decorated function for it. Generators are the
 fundamental objects in MyHDL, and we will say much more about them further on.</p>
 <p>Finally, the top level function returns the local generator. This is the
 simplest case of the basic MyHDL code pattern to define the contents of a
 hardware module. We will describe the general case further on.</p>
 <p>In MyHDL, we create an <em>instance</em> of a hardware module by calling the
-corresponding function. In the example, variable <tt class="docutils literal"><span class="pre">inst</span></tt> refers to an instance
-of <tt class="xref py py-func docutils literal"><span class="pre">HelloWorld()</span></tt>.  To simulate the instance, we pass it as an argument to a
-<a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> object constructor.  We then run the simulation for the
+corresponding function. In the example, variable <code class="docutils literal"><span class="pre">inst</span></code> refers to an instance
+of <code class="xref py py-func docutils literal"><span class="pre">HelloWorld()</span></code>.  To simulate the instance, we pass it as an argument to a
+<a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> object constructor.  We then run the simulation for the
 desired amount of timesteps.</p>
 </div>
 <div class="section" id="signals-ports-and-concurrency">
 <span id="intro-conc"></span><h2>Signals, ports, and concurrency<a class="headerlink" href="#signals-ports-and-concurrency" title="Permalink to this headline">¶</a></h2>
 <p>In the previous section, we simulated a design with a single generator and no
 concurrency. Real hardware descriptions are typically
 massively concurrent. MyHDL supports this by allowing an arbitrary number of
 concurrently running generators.</p>
 <p>With concurrency comes the problem of deterministic communication. Hardware
 languages use special objects to support deterministic communication between
-concurrent code. In particular, MyHDL  has a <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> object which is
+concurrent code. In particular, MyHDL  has a <a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> object which is
 roughly modeled after VHDL signals.</p>
 <p>We will demonstrate signals and concurrency by extending and modifying our first
 example. We define two hardware modules, one that drives a clock signal, and one
 that is sensitive to a positive edge on a clock signal:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="kn">from</span> <span class="nn">myhdl</span> <span class="kn">import</span> <span class="n">Signal</span><span class="p">,</span> <span class="n">delay</span><span class="p">,</span> <span class="n">always</span><span class="p">,</span> <span class="n">now</span><span class="p">,</span> <span class="n">Simulation</span>
 
 
@@ -195,35 +188,36 @@
 <span class="n">clk</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
 <span class="n">clkdriver_inst</span> <span class="o">=</span> <span class="n">ClkDriver</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
 <span class="n">hello_inst</span> <span class="o">=</span> <span class="n">HelloWorld</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
 <span class="n">sim</span> <span class="o">=</span> <span class="n">Simulation</span><span class="p">(</span><span class="n">clkdriver_inst</span><span class="p">,</span> <span class="n">hello_inst</span><span class="p">)</span>
 <span class="n">sim</span><span class="o">.</span><span class="n">run</span><span class="p">(</span><span class="mi">50</span><span class="p">)</span>
 </pre></div>
 </div>
-<p id="index-1">The clock driver function <tt class="xref py py-func docutils literal"><span class="pre">ClkDriver()</span></tt> has a clock signal as its parameter.
+<p id="index-1">The clock driver function <code class="xref py py-func docutils literal"><span class="pre">ClkDriver()</span></code> has a clock signal as its parameter.
 This is how a <em>port</em> is modeled in MyHDL. The function defines a generator that
 continuously toggles a clock signal after a certain delay. A new value of a
-signal is specified by assigning to its <tt class="docutils literal"><span class="pre">next</span></tt> attribute. This is the MyHDL
+signal is specified by assigning to its <code class="docutils literal"><span class="pre">next</span></code> attribute. This is the MyHDL
 equivalent of  the VHDL signal assignment and the  Verilog non-blocking
 assignment.</p>
-<p id="index-2">The <tt class="xref py py-func docutils literal"><span class="pre">HelloWorld()</span></tt> function is modified from the first example. It now also
+<p id="index-2">The <code class="xref py py-func docutils literal"><span class="pre">HelloWorld()</span></code> function is modified from the first example. It now also
 takes a clock signal as parameter. Its generator is made sensitive to a rising
-edge of the clock signal. This is specified by the <tt class="docutils literal"><span class="pre">posedge</span></tt> attribute of a
-signal. The edge specifier is the argument of the <tt class="docutils literal"><span class="pre">always</span></tt> decorator. As a
+edge of the clock signal. This is specified by the <code class="docutils literal"><span class="pre">posedge</span></code> attribute of a
+signal. The edge specifier is the argument of the <code class="docutils literal"><span class="pre">always</span></code> decorator. As a
 result, the decorated function will be executed on every rising clock edge.</p>
-<p>The <tt class="docutils literal"><span class="pre">clk</span></tt> signal is constructed with an initial value <tt class="docutils literal"><span class="pre">0</span></tt>. When creating an
+<p>The <code class="docutils literal"><span class="pre">clk</span></code> signal is constructed with an initial value <code class="docutils literal"><span class="pre">0</span></code>. When creating an
 instance of each  hardware module, the same clock signal is passed as the
 argument. The result is that the instances are now connected through the clock
-signal. The <a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> object is constructed with the two instances.</p>
+signal. The <a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> object is constructed with the two instances.</p>
 <p>When we run the simulation, we get:</p>
-<div class="highlight-python"><pre>% python hello2.py
+<div class="highlight-python"><div class="highlight"><pre>% python hello2.py
 10 Hello World!
 30 Hello World!
 50 Hello World!
-_SuspendSimulation: Simulated 50 timesteps</pre>
+_SuspendSimulation: Simulated 50 timesteps
+</pre></div>
 </div>
 </div>
 <div class="section" id="parameters-and-hierarchy">
 <span id="intro-hier"></span><h2>Parameters and hierarchy<a class="headerlink" href="#parameters-and-hierarchy" title="Permalink to this headline">¶</a></h2>
 <p>We have seen that MyHDL uses functions to model hardware modules. We have also
 seen that ports are modeled by using signals as parameters. To make designs
 reusable we will also want to use other objects as parameters. For example, we
@@ -244,33 +238,33 @@
             <span class="k">yield</span> <span class="n">delay</span><span class="p">(</span><span class="n">highTime</span><span class="p">)</span>
             <span class="n">clk</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
 
     <span class="k">return</span> <span class="n">driveClk</span>
 </pre></div>
 </div>
 <p>In addition to the clock signal, the clock period is a parameter, with a default
-value of <tt class="docutils literal"><span class="pre">20</span></tt>.</p>
+value of <code class="docutils literal"><span class="pre">20</span></code>.</p>
 <p id="index-3">As the low time of the clock may differ from the high time in case of an odd
-period, we cannot use the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a> decorator with a single delay value
-anymore. Instead, the <tt class="xref py py-func docutils literal"><span class="pre">driveClk()</span></tt> function is now a generator function with
+period, we cannot use the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a> decorator with a single delay value
+anymore. Instead, the <code class="xref py py-func docutils literal"><span class="pre">driveClk()</span></code> function is now a generator function with
 an explicit definition of the desired behavior. It is decorated with the
-<a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><tt class="xref py py-func docutils literal"><span class="pre">instance()</span></tt></a> decorator.  You can see that <tt class="xref py py-func docutils literal"><span class="pre">driveClk()</span></tt> is a generator
-function because it contains <tt class="docutils literal"><span class="pre">yield</span></tt> statements.</p>
+<a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal"><span class="pre">instance()</span></code></a> decorator.  You can see that <code class="xref py py-func docutils literal"><span class="pre">driveClk()</span></code> is a generator
+function because it contains <code class="docutils literal"><span class="pre">yield</span></code> statements.</p>
 <p>When a generator function is called, it returns a generator object. This is
-basically what the <a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><tt class="xref py py-func docutils literal"><span class="pre">instance()</span></tt></a> decorator does. It is less sophisticated
-than the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a> decorator, but it can be used to create a generator from
+basically what the <a class="reference internal" href="reference.html#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal"><span class="pre">instance()</span></code></a> decorator does. It is less sophisticated
+than the <a class="reference internal" href="reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a> decorator, but it can be used to create a generator from
 any local generator function.</p>
-<p>The <tt class="docutils literal"><span class="pre">yield</span></tt> statement is a general Python construct, but MyHDL uses it in a
+<p>The <code class="docutils literal"><span class="pre">yield</span></code> statement is a general Python construct, but MyHDL uses it in a
 dedicated way.  In MyHDL, it has a similar meaning as the wait statement in
 VHDL: the statement suspends execution of a generator, and its clauses specify
 the conditions on which the generator should wait before resuming. In this case,
 the generator waits for a certain delay.</p>
 <p>Note that to make sure that the generator runs &#8220;forever&#8221;, we wrap its behavior
-in a <tt class="docutils literal"><span class="pre">while</span> <span class="pre">True</span></tt> loop.</p>
-<p>Similarly, we can define a general <tt class="xref py py-func docutils literal"><span class="pre">Hello()</span></tt> function as follows:</p>
+in a <code class="docutils literal"><span class="pre">while</span> <span class="pre">True</span></code> loop.</p>
+<p>Similarly, we can define a general <code class="xref py py-func docutils literal"><span class="pre">Hello()</span></code> function as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">Hello</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">to</span><span class="o">=</span><span class="s">&quot;World!&quot;</span><span class="p">):</span>
 
     <span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
     <span class="k">def</span> <span class="nf">sayHello</span><span class="p">():</span>
         <span class="k">print</span> <span class="s">&quot;</span><span class="si">%s</span><span class="s"> Hello </span><span class="si">%s</span><span class="s">&quot;</span> <span class="o">%</span> <span class="p">(</span><span class="n">now</span><span class="p">(),</span> <span class="n">to</span><span class="p">)</span>
 
     <span class="k">return</span> <span class="n">sayHello</span>
@@ -303,22 +297,23 @@
 </pre></div>
 </div>
 <p>As in standard Python, positional or named parameter association can be used in
 instantiations, or a mix of both <a class="footnote-reference" href="#id4" id="id2">[2]</a>. All these styles are demonstrated in the
 example above. Named association can be very useful if there are a lot of
 parameters, as the argument order in the call does not matter in that case.</p>
 <p>The simulation produces the following output:</p>
-<div class="highlight-python"><pre>% python greetings.py
+<div class="highlight-python"><div class="highlight"><pre>% python greetings.py
 9 Hello MyHDL
 10 Hello World!
 28 Hello MyHDL
 30 Hello World!
 47 Hello MyHDL
 50 Hello World!
-_SuspendSimulation: Simulated 50 timesteps</pre>
+_SuspendSimulation: Simulated 50 timesteps
+</pre></div>
 </div>
 <div class="admonition warning">
 <p class="first admonition-title">Warning</p>
 <p>Some commonly used terminology has different meanings in Python versus hardware
 design. Rather than artificially changing terminology, I think it&#8217;s best to keep
 it and explicitly describing the differences.</p>
 <p id="index-5">A <em class="dfn">module</em> in Python refers to all source code in a particular file. A
@@ -332,16 +327,16 @@
 qualify terms  with the words &#8220;hardware&#8221; or &#8220;MyHDL&#8221; to  avoid ambiguity.</p>
 </div>
 </div>
 <div class="section" id="some-remarks-on-myhdl-and-python">
 <span id="intro-python"></span><h2>Some remarks on MyHDL and Python<a class="headerlink" href="#some-remarks-on-myhdl-and-python" title="Permalink to this headline">¶</a></h2>
 <p>To conclude this introductory chapter, it is useful to stress that MyHDL is not
 a language in itself. The underlying language is Python,  and MyHDL is
-implemented as a Python package called <tt class="docutils literal"><span class="pre">myhdl</span></tt>. Moreover, it is a design goal
-to keep the <tt class="docutils literal"><span class="pre">myhdl</span></tt> package as minimalistic as possible, so that MyHDL
+implemented as a Python package called <code class="docutils literal"><span class="pre">myhdl</span></code>. Moreover, it is a design goal
+to keep the <code class="docutils literal"><span class="pre">myhdl</span></code> package as minimalistic as possible, so that MyHDL
 descriptions are very much &#8220;pure Python&#8221;.</p>
 <p>To have Python as the underlying language is significant in several ways:</p>
 <ul class="simple">
 <li>Python is a very powerful high level language. This translates into high
 productivity and elegant solutions to complex problems.</li>
 <li>Python is continuously improved by some very clever  minds, supported by a
 large and fast growing user base. Python profits fully from the open source
@@ -364,40 +359,40 @@
 <span id="intro-summary"></span><h2>Summary and perspective<a class="headerlink" href="#summary-and-perspective" title="Permalink to this headline">¶</a></h2>
 <p>Here is an overview of what we have learned in this chapter:</p>
 <ul class="simple">
 <li>Generators are the basic building blocks of MyHDL models. They provide the way
 to model massive concurrency and sensitivity lists.</li>
 <li>MyHDL provides decorators that create useful generators from local functions.</li>
 <li>Hardware structure and hierarchy is described with classic Python functions.</li>
-<li><a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> objects are used to communicate between concurrent generators.</li>
-<li>A <a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><tt class="xref py py-class docutils literal"><span class="pre">Simulation</span></tt></a> object is used to simulate MyHDL models.</li>
+<li><a class="reference internal" href="reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> objects are used to communicate between concurrent generators.</li>
+<li>A <a class="reference internal" href="reference.html#myhdl.Simulation" title="myhdl.Simulation"><code class="xref py py-class docutils literal"><span class="pre">Simulation</span></code></a> object is used to simulate MyHDL models.</li>
 </ul>
 <p>These concepts are sufficient to start modeling and simulating with MyHDL.</p>
 <p>However, there is much more to MyHDL. Here is an overview of what can be learned
 from the following chapters:</p>
 <ul class="simple">
 <li>MyHDL supports hardware-oriented types that make it easier to write
-typical hardware models. These are described in Chapter <a class="reference internal" href="hwtypes.html#hwtypes"><em>Hardware-oriented types</em></a>.</li>
+typical hardware models. These are described in Chapter <a class="reference internal" href="hwtypes.html#hwtypes"><span>Hardware-oriented types</span></a>.</li>
 <li>MyHDL supports sophisticated and high level modeling techniques. This is
-described in Chapter <a class="reference internal" href="highlevel.html#model-hl"><em>High level modeling</em></a>.</li>
+described in Chapter <a class="reference internal" href="highlevel.html#model-hl"><span>High level modeling</span></a>.</li>
 <li>MyHDL enables the use of modern software verification techniques, such as unit
-testing, on hardware designs. This is the topic of Chapter <a class="reference internal" href="unittest.html#unittest"><em>Unit testing</em></a>.</li>
+testing, on hardware designs. This is the topic of Chapter <a class="reference internal" href="unittest.html#unittest"><span>Unit testing</span></a>.</li>
 <li>It is possible to co-simulate MyHDL models with other HDL languages such as
-Verilog and VHDL. This is described in Chapter <a class="reference internal" href="cosimulation.html#cosim"><em>Co-simulation with Verilog</em></a>.</li>
+Verilog and VHDL. This is described in Chapter <a class="reference internal" href="cosimulation.html#cosim"><span>Co-simulation with Verilog</span></a>.</li>
 <li>Last but not least, MyHDL models can be converted to Verilog, providing a path
-to a silicon implementation. This is the topic of Chapter <a class="reference internal" href="conversion.html#conv"><em>Conversion to Verilog and VHDL</em></a>.</li>
+to a silicon implementation. This is the topic of Chapter <a class="reference internal" href="conversion.html#conv"><span>Conversion to Verilog and VHDL</span></a>.</li>
 </ul>
 <p class="rubric">Footnotes</p>
 <table class="docutils footnote" frame="void" id="id3" rules="none">
 <colgroup><col class="label" /><col /></colgroup>
 <tbody valign="top">
-<tr><td class="label"><a class="fn-backref" href="#id1">[1]</a></td><td>The exception is the <tt class="docutils literal"><span class="pre">from</span> <span class="pre">module</span> <span class="pre">import</span> <span class="pre">*</span></tt> syntax, that imports all the
+<tr><td class="label"><a class="fn-backref" href="#id1">[1]</a></td><td>The exception is the <code class="docutils literal"><span class="pre">from</span> <span class="pre">module</span> <span class="pre">import</span> <span class="pre">*</span></code> syntax, that imports all the
 symbols from a module. Although this is generally considered bad practice, it
 can be tolerated for large modules that export a lot of symbols. One may argue
-that <tt class="docutils literal"><span class="pre">myhdl</span></tt> falls into that category.</td></tr>
+that <code class="docutils literal"><span class="pre">myhdl</span></code> falls into that category.</td></tr>
 </tbody>
 </table>
 <table class="docutils footnote" frame="void" id="id4" rules="none">
 <colgroup><col class="label" /><col /></colgroup>
 <tbody valign="top">
 <tr><td class="label"><a class="fn-backref" href="#id2">[2]</a></td><td>All positional parameters have to go before any named parameter.</td></tr>
 </tbody>
@@ -407,30 +402,24 @@
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="hwtypes.html" title="Hardware-oriented types"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="background.html" title="Background information"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/intro.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,25 +1,20 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _I_n_t_r_o_d_u_c_t_i_o_n_ _t_o_ _M_y_H_D_L
           o _A_ _b_a_s_i_c_ _M_y_H_D_L_ _s_i_m_u_l_a_t_i_o_n
           o _S_i_g_n_a_l_s_,_ _p_o_r_t_s_,_ _a_n_d_ _c_o_n_c_u_r_r_e_n_c_y
           o _P_a_r_a_m_e_t_e_r_s_ _a_n_d_ _h_i_e_r_a_r_c_h_y
           o _S_o_m_e_ _r_e_m_a_r_k_s_ _o_n_ _M_y_H_D_L_ _a_n_d_ _P_y_t_h_o_n
           o _S_u_m_m_a_r_y_ _a_n_d_ _p_e_r_s_p_e_c_t_i_v_e
-****** PPrreevviioouuss ttooppiicc ******
-_B_a_c_k_g_r_o_u_n_d_ _i_n_f_o_r_m_a_t_i_o_n
-****** NNeexxtt ttooppiicc ******
-_H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d_ _t_y_p_e_s
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _B_a_c_k_g_r_o_u_n_d_ _i_n_f_o_r_m_a_t_i_o_n
+                # Next: _H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d_ _t_y_p_e_s
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ IInnttrroodduuccttiioonn ttoo MMyyHHDDLL_?¶ ************
 ********** AA bbaassiicc MMyyHHDDLL ssiimmuullaattiioonn_?¶ **********
@@ -264,34 +259,27 @@
       functions.
     * _S_i_g_n_a_l objects are used to communicate between concurrent generators.
     * A _S_i_m_u_l_a_t_i_o_n object is used to simulate MyHDL models.
 These concepts are sufficient to start modeling and simulating with MyHDL.
 However, there is much more to MyHDL. Here is an overview of what can be
 learned from the following chapters:
     * MyHDL supports hardware-oriented types that make it easier to write
-      typical hardware models. These are described in Chapter _HH_aa_rr_dd_ww_aa_rr_ee_--_oo_rr_ii_ee_nn_tt_ee_dd
-      _tt_yy_pp_ee_ss.
+      typical hardware models. These are described in Chapter _H_a_r_d_w_a_r_e_-_o_r_i_e_n_t_e_d
+      _t_y_p_e_s.
     * MyHDL supports sophisticated and high level modeling techniques. This is
-      described in Chapter _HH_ii_gg_hh_ _ll_ee_vv_ee_ll_ _mm_oo_dd_ee_ll_ii_nn_gg.
+      described in Chapter _H_i_g_h_ _l_e_v_e_l_ _m_o_d_e_l_i_n_g.
     * MyHDL enables the use of modern software verification techniques, such as
-      unit testing, on hardware designs. This is the topic of Chapter _UU_nn_ii_tt
-      _tt_ee_ss_tt_ii_nn_gg.
+      unit testing, on hardware designs. This is the topic of Chapter _U_n_i_t
+      _t_e_s_t_i_n_g.
     * It is possible to co-simulate MyHDL models with other HDL languages such
-      as Verilog and VHDL. This is described in Chapter _CC_oo_--_ss_ii_mm_uu_ll_aa_tt_ii_oo_nn_ _ww_ii_tt_hh
-      _VV_ee_rr_ii_ll_oo_gg.
+      as Verilog and VHDL. This is described in Chapter _C_o_-_s_i_m_u_l_a_t_i_o_n_ _w_i_t_h
+      _V_e_r_i_l_o_g.
     * Last but not least, MyHDL models can be converted to Verilog, providing a
-      path to a silicon implementation. This is the topic of Chapter _CC_oo_nn_vv_ee_rr_ss_ii_oo_nn
-      _tt_oo_ _VV_ee_rr_ii_ll_oo_gg_ _aa_nn_dd_ _VV_HH_DD_LL.
+      path to a silicon implementation. This is the topic of Chapter _C_o_n_v_e_r_s_i_o_n
+      _t_o_ _V_e_r_i_l_o_g_ _a_n_d_ _V_H_D_L.
 Footnotes
     The exception is the from module import * syntax, that imports all the
 _[_1_] symbols from a module. Although this is generally considered bad practice,
     it can be tolerated for large modules that export a lot of symbols. One may
     argue that myhdl falls into that category.
 _[_2_] All positional parameters have to go before any named parameter.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/manual/background.html` & `myhdl-0.9.0/doc/build/html/manual/background.html`

 * *Files 7% similar despite different names*

```diff
@@ -1,87 +1,79 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Background information &mdash; MyHDL 0.8 documentation</title>
+    <title>Background information &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="up" title="The MyHDL manual" href="index.html" />
     <link rel="next" title="Introduction to MyHDL" href="intro.html" />
-    <link rel="prev" title="Overview" href="preface.html" /> 
+    <link rel="prev" title="Overview" href="preface.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="intro.html" title="Introduction to MyHDL"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="preface.html" title="Overview"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" accesskey="U">The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">Background information</a><ul>
 <li><a class="reference internal" href="#prerequisites">Prerequisites</a></li>
 <li><a class="reference internal" href="#a-small-tutorial-on-generators">A small tutorial on generators</a></li>
 <li><a class="reference internal" href="#about-decorators">About decorators</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="preface.html"
-                        title="previous chapter">Overview</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="intro.html"
-                        title="next chapter">Introduction to MyHDL</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/manual/background.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+  <li><a href="index.html">The MyHDL manual</a><ul>
+      <li>Previous: <a href="preface.html" title="previous chapter">Overview</a></li>
+      <li>Next: <a href="intro.html" title="next chapter">Introduction to MyHDL</a></li>
+  </ul></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/manual/background.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -92,15 +84,15 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="background-information">
 <span id="background"></span><h1>Background information<a class="headerlink" href="#background-information" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="prerequisites">
 <span id="id1"></span><h2>Prerequisites<a class="headerlink" href="#prerequisites" title="Permalink to this headline">¶</a></h2>
 <p>You need a basic understanding of Python to use MyHDL. If you don&#8217;t know Python,
 don&#8217;t worry: it is is one of the easiest programming languages to learn  <a class="footnote-reference" href="#id4" id="id2">[1]</a>.
@@ -109,15 +101,15 @@
 <p>For starters, <a class="reference external" href="http://docs.python.org/tutorial">http://docs.python.org/tutorial</a> is probably the
 best choice for an on-line tutorial. For alternatives, see
 <a class="reference external" href="http://wiki.python.org/moin/BeginnersGuide">http://wiki.python.org/moin/BeginnersGuide</a>.</p>
 <p>A working knowledge of a hardware description language such as Verilog or VHDL
 is helpful.</p>
 <p>Code examples in this manual are sometimes shortened for clarity. Complete
 executable examples can be found in the distribution directory at
-<tt class="file docutils literal"><span class="pre">example/manual/</span></tt>.</p>
+<code class="file docutils literal"><span class="pre">example/manual/</span></code>.</p>
 </div>
 <div class="section" id="a-small-tutorial-on-generators">
 <span id="tutorial"></span><h2>A small tutorial on generators<a class="headerlink" href="#a-small-tutorial-on-generators" title="Permalink to this headline">¶</a></h2>
 <p id="index-0">Generators were introduced in
 Python 2.2. Because generators are the key concept in MyHDL, a small tutorial is
 included here.</p>
 <p>Consider the following nonsensical function:</p>
@@ -130,29 +122,29 @@
 iteration is entered, the function returns:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">function</span><span class="p">()</span>
 <span class="go">0</span>
 </pre></div>
 </div>
 <p>Returning is fatal for the function call. Further loop iterations never get a
 chance, and nothing is left over from the function call when it returns.</p>
-<p>To change the function into a generator function, we replace <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#return" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">return</span></tt></a>
-with <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a>:</p>
+<p>To change the function into a generator function, we replace <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#return" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">return</span></code></a>
+with <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a>:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">def</span> <span class="nf">generator</span><span class="p">():</span>
     <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">5</span><span class="p">):</span>
         <span class="k">yield</span> <span class="n">i</span>
 </pre></div>
 </div>
 <p>Now we get:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">generator</span><span class="p">()</span>
 <span class="go">&lt;generator object at 0x815d5a8&gt;</span>
 </pre></div>
 </div>
 <p>When a generator function is called, it returns a generator object. A generator
 object supports the iterator protocol, which is an expensive way of saying that
-you can let it generate subsequent values by calling its <a class="reference external" href="http://docs.python.org/library/functions.html#next" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">next()</span></tt></a> method:</p>
+you can let it generate subsequent values by calling its <a class="reference external" href="http://docs.python.org/library/functions.html#next" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">next()</span></code></a> method:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="gp">&gt;&gt;&gt; </span><span class="n">g</span> <span class="o">=</span> <span class="n">generator</span><span class="p">()</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">g</span><span class="o">.</span><span class="n">next</span><span class="p">()</span>
 <span class="go">0</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">g</span><span class="o">.</span><span class="n">next</span><span class="p">()</span>
 <span class="go">1</span>
 <span class="gp">&gt;&gt;&gt; </span><span class="n">g</span><span class="o">.</span><span class="n">next</span><span class="p">()</span>
 <span class="go">2</span>
@@ -163,51 +155,53 @@
 <span class="gp">&gt;&gt;&gt; </span><span class="n">g</span><span class="o">.</span><span class="n">next</span><span class="p">()</span>
 <span class="gt">Traceback (most recent call last):</span>
   File <span class="nb">&quot;&lt;stdin&gt;&quot;</span>, line <span class="m">1</span>, in <span class="n">?</span>
 <span class="gr">StopIteration</span>
 </pre></div>
 </div>
 <p>Now we can generate the subsequent values from the for loop on demand, until
-they are exhausted. What happens is that the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> statement is like
-a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#return" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">return</span></tt></a>, except that it is non-fatal: the generator remembers its
+they are exhausted. What happens is that the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> statement is like
+a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#return" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">return</span></code></a>, except that it is non-fatal: the generator remembers its
 state and the point in the code when it yielded. A higher order agent can decide
-when to get the next value by calling the generator&#8217;s <a class="reference external" href="http://docs.python.org/library/functions.html#next" title="(in Python v2.7)"><tt class="xref py py-func docutils literal"><span class="pre">next()</span></tt></a> method. We
+when to get the next value by calling the generator&#8217;s <a class="reference external" href="http://docs.python.org/library/functions.html#next" title="(in Python v2.7)"><code class="xref py py-func docutils literal"><span class="pre">next()</span></code></a> method. We
 say that generators are <em class="dfn">resumable functions</em>.</p>
 <p id="index-1">If you are familiar with hardware description languages, this may ring a bell.
 In hardware simulations, there is also a higher order agent, the Simulator, that
 interacts with such resumable functions; they are called  <em class="dfn">processes</em> in
 VHDL and  <em class="dfn">always blocks</em> in Verilog.  Similarly, Python generators provide
 an elegant and efficient method to model concurrency, without having to resort
 to some form of threading.</p>
 <p id="index-2">The use of generators to model concurrency is the first key concept in MyHDL.
 The second key concept is a related one: in MyHDL, the yielded values are used
 to specify the conditions on which the generator should wait before resuming. In
-other words, <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> statements work as general  sensitivity lists.</p>
+other words, <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> statements work as general  sensitivity lists.</p>
 </div>
 <div class="section" id="about-decorators">
 <span id="deco"></span><h2>About decorators<a class="headerlink" href="#about-decorators" title="Permalink to this headline">¶</a></h2>
 <p id="index-3">Python 2.4 introduced a feature called decorators. MyHDL takes advantage
 of this feature by defining a number of decorators that facilitate hardware
 descriptions. However, some users may not yet be familiar with decorators.
 Therefore, an introduction is included here.</p>
 <p>A decorator consists of special syntax in front of a function declaration. It
 refers to a decorator function. The decorator function automatically transforms
 the declared function into some other callable object.</p>
-<p>A decorator function <tt class="xref py py-func docutils literal"><span class="pre">deco()</span></tt> is used in a decorator statement as follows:</p>
-<div class="highlight-python"><pre>@deco
+<p>A decorator function <code class="xref py py-func docutils literal"><span class="pre">deco()</span></code> is used in a decorator statement as follows:</p>
+<div class="highlight-python"><div class="highlight"><pre>@deco
 def func(arg1, arg2, ...):
-    &lt;body&gt;</pre>
+    &lt;body&gt;
+</pre></div>
 </div>
 <p>This code is equivalent to the following:</p>
-<div class="highlight-python"><pre>def func(arg1, arg2, ...):
+<div class="highlight-python"><div class="highlight"><pre>def func(arg1, arg2, ...):
     &lt;body&gt;
-func = deco(func)</pre>
+func = deco(func)
+</pre></div>
 </div>
 <p>Note that the decorator statement goes directly in front of the function
-declaration, and that the function name <tt class="xref py py-func docutils literal"><span class="pre">func()</span></tt> is automatically reused for
+declaration, and that the function name <code class="xref py py-func docutils literal"><span class="pre">func()</span></code> is automatically reused for
 the final result.</p>
 <p>MyHDL uses decorators to create ready-to-simulate generators from local
 function definitions. Their functionality and usage will be described
 extensively in this manual.</p>
 <p class="rubric">Footnotes</p>
 <table class="docutils footnote" frame="void" id="id4" rules="none">
 <colgroup><col class="label" /><col /></colgroup>
@@ -226,30 +220,24 @@
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="intro.html" title="Introduction to MyHDL"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="preface.html" title="Overview"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li>
-          <li><a href="index.html" >The MyHDL manual</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/manual/background.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,23 +1,18 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _B_a_c_k_g_r_o_u_n_d_ _i_n_f_o_r_m_a_t_i_o_n
           o _P_r_e_r_e_q_u_i_s_i_t_e_s
           o _A_ _s_m_a_l_l_ _t_u_t_o_r_i_a_l_ _o_n_ _g_e_n_e_r_a_t_o_r_s
           o _A_b_o_u_t_ _d_e_c_o_r_a_t_o_r_s
-****** PPrreevviioouuss ttooppiicc ******
-_O_v_e_r_v_i_e_w
-****** NNeexxtt ttooppiicc ******
-_I_n_t_r_o_d_u_c_t_i_o_n_ _t_o_ _M_y_H_D_L
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l
+                # Previous: _O_v_e_r_v_i_e_w
+                # Next: _I_n_t_r_o_d_u_c_t_i_o_n_ _t_o_ _M_y_H_D_L
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ BBaacckkggrroouunndd iinnffoorrmmaattiioonn_?¶ ************
 ********** PPrreerreeqquuiissiitteess_?¶ **********
@@ -108,15 +103,8 @@
 final result.
 MyHDL uses decorators to create ready-to-simulate generators from local
 function definitions. Their functionality and usage will be described
 extensively in this manual.
 Footnotes
 _[_1_] You must be bored by such claims, but in Python’s case it’s true.
 _[_2_] I am not biased.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-    * _T_h_e_ _M_y_H_D_L_ _m_a_n_u_a_l »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/genindex.html` & `myhdl-0.9.0/doc/build/html/genindex.html`

 * *Files 2% similar despite different names*

```diff
@@ -1,61 +1,59 @@
 
-
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>Index &mdash; MyHDL 0.8 documentation</title>
+    <title>Index &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
-        URL_ROOT:    '',
-        VERSION:     '0.8',
+        URL_ROOT:    './',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="_static/jquery.js"></script>
     <script type="text/javascript" src="_static/underscore.js"></script>
     <script type="text/javascript" src="_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="index.html" /> 
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="index.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="#" title="General Index"
-             accesskey="I">index</a></li>
-        <li><a href="index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
 
-   
+   <div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="index.html">Documentation overview</a><ul>
+  </ul></li>
+</ul>
+</div>
 
-<div id="searchbox" style="display: none">
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -66,15 +64,15 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
 
 <h1 id="index">Index</h1>
 
 <div class="genindex-jumpbox">
  <a href="#_"><strong>_</strong></a>
  | <a href="#A"><strong>A</strong></a>
@@ -168,15 +166,15 @@
   </dl></td>
 </tr></table>
 
 <h2 id="C">C</h2>
 <table style="width: 100%" class="indextable genindextable"><tr>
   <td style="width: 33%" valign="top"><dl>
       
-  <dt><a href="manual/rtl.html#index-1">combinatorial logic</a>, <a href="manual/hwtypes.html#index-3">[1]</a>
+  <dt><a href="manual/hwtypes.html#index-3">combinatorial logic</a>, <a href="manual/rtl.html#index-1">[1]</a>
   </dt>
 
       
   <dt><a href="manual/reference.html#myhdl.component_declarations">component_declarations (in module myhdl)</a>
   </dt>
 
       <dd><dl>
@@ -250,14 +248,18 @@
   </dt>
 
       </dl></dd>
       
   <dt><a href="manual/reference.html#myhdl.delay">delay() (in module myhdl)</a>
   </dt>
 
+      
+  <dt><a href="manual/reference.html#myhdl.directory">directory (in module myhdl)</a>, <a href="manual/reference.html#myhdl.directory">[1]</a>
+  </dt>
+
   </dl></td>
   <td style="width: 33%" valign="top"><dl>
       
   <dt><a href="manual/reference.html#myhdl.downrange">downrange() (in module myhdl)</a>
   </dt>
 
       
@@ -594,20 +596,20 @@
   <dt><a href="manual/reference.html#myhdl.Signal">Signal (class in myhdl)</a>
   </dt>
 
       
   <dt><a href="manual/reference.html#myhdl.SignalType">SignalType (class in myhdl)</a>
   </dt>
 
-  </dl></td>
-  <td style="width: 33%" valign="top"><dl>
       
   <dt><a href="manual/reference.html#myhdl.intbv.signed">signed() (intbv method)</a>
   </dt>
 
+  </dl></td>
+  <td style="width: 33%" valign="top"><dl>
       
   <dt><a href="manual/reference.html#myhdl.Simulation">Simulation (class in myhdl)</a>
   </dt>
 
       
   <dt><a href="whatsnew/0.6.html#myhdl.analyze.simulator">simulator (analyze attribute)</a>
   </dt>
@@ -619,14 +621,18 @@
 
         
   <dt><a href="whatsnew/0.6.html#myhdl.verify.simulator">(verify attribute)</a>
   </dt>
 
       </dl></dd>
       
+  <dt><a href="manual/reference.html#myhdl.std_logic_ports">std_logic_ports (in module myhdl)</a>
+  </dt>
+
+      
   <dt><a href="manual/reference.html#myhdl.StopSimulation">StopSimulation</a>
   </dt>
 
   </dl></td>
 </tr></table>
 
 <h2 id="T">T</h2>
@@ -764,23 +770,21 @@
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="#" title="General Index"
-             >index</a></li>
-        <li><a href="index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,11 +1,10 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ IInnddeexx ************
 ___ | _AA | _BB | _CC | _DD | _EE | _GG | _HH | _II | _JJ | _LL | _MM | _NN | _PP | _RR | _SS | _TT | _UU | _VV | _WW
 ********** __ **********
   _____c_a_l_l_____(_)_ _(_S_i_g_n_a_l_ _m_e_t_h_o_d_)   ___S_l_i_c_e_S_i_g_n_a_l_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)
@@ -20,21 +19,22 @@
   _c_o_m_b_i_n_a_t_o_r_i_a_l_ _l_o_g_i_c, _[_1_]                   _C_o_n_c_a_t_S_i_g_n_a_l_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)
   _c_o_m_p_o_n_e_n_t___d_e_c_l_a_r_a_t_i_o_n_s_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)   _c_o_n_d_i_t_i_o_n_a_l_ _i_n_s_t_a_n_t_i_a_t_i_o_n
         _(_t_o_V_H_D_L_ _a_t_t_r_i_b_u_t_e_)                   _C_o_s_i_m_u_l_a_t_i_o_n_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)
   concat()
         _e_x_a_m_p_l_e_ _u_s_a_g_e
   _c_o_n_c_a_t_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
 ********** DD **********
-  decorator                   _d_o_w_n_r_a_n_g_e_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
-        _a_l_w_a_y_s                _d_r_i_v_e_n_ _(_S_i_g_n_a_l_ _a_t_t_r_i_b_u_t_e_)
-        _a_l_w_a_y_s___c_o_m_b           _d_r_i_v_e_r_(_)_ _(_T_r_i_s_t_a_t_e_S_i_g_n_a_l_ _m_e_t_h_o_d_)
+  decorator                          _d_o_w_n_r_a_n_g_e_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
+        _a_l_w_a_y_s                       _d_r_i_v_e_n_ _(_S_i_g_n_a_l_ _a_t_t_r_i_b_u_t_e_)
+        _a_l_w_a_y_s___c_o_m_b                  _d_r_i_v_e_r_(_)_ _(_T_r_i_s_t_a_t_e_S_i_g_n_a_l_ _m_e_t_h_o_d_)
         _i_n_s_t_a_n_c_e
   decorators
         _a_b_o_u_t
   _d_e_l_a_y_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
+  _d_i_r_e_c_t_o_r_y_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_), _[_1_]
 ********** EE **********
   enum()                     _e_x_t_r_e_m_e_ _p_r_o_g_r_a_m_m_i_n_g
         _e_x_a_m_p_l_e_ _u_s_a_g_e
   _e_n_u_m_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
 ********** GG **********
   generators
         _t_u_t_o_r_i_a_l_ _o_n
@@ -74,19 +74,19 @@
   _n_e_x_t_ _(_S_i_g_n_a_l_ _a_t_t_r_i_b_u_t_e_)
 ********** PP **********
   _p_o_s_e_d_g_e_ _(_S_i_g_n_a_l_ _a_t_t_r_i_b_u_t_e_)
 ********** RR **********
   _r_e_a_d_ _(_S_i_g_n_a_l_ _a_t_t_r_i_b_u_t_e_)                 _R_e_s_e_t_S_i_g_n_a_l_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)
   _r_e_g_i_s_t_e_r_S_i_m_u_l_a_t_o_r_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)   _r_u_n_(_)_ _(_S_i_m_u_l_a_t_i_o_n_ _m_e_t_h_o_d_)
 ********** SS **********
-  _s_e_n_s_i_t_i_v_i_t_y_ _l_i_s_t, _[_1_], _[_2_]    _s_i_g_n_e_d_(_)_ _(_i_n_t_b_v_ _m_e_t_h_o_d_)
-  _s_e_q_u_e_n_t_i_a_l_ _l_o_g_i_c              _S_i_m_u_l_a_t_i_o_n_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)
-  _S_i_g_n_a_l_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)       _s_i_m_u_l_a_t_o_r_ _(_a_n_a_l_y_z_e_ _a_t_t_r_i_b_u_t_e_)
-  _S_i_g_n_a_l_T_y_p_e_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)         _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_._c_o_n_v_e_r_s_i_o_n_), _[_1_]
-                                      _(_v_e_r_i_f_y_ _a_t_t_r_i_b_u_t_e_)
+  _s_e_n_s_i_t_i_v_i_t_y_ _l_i_s_t, _[_1_], _[_2_]    _S_i_m_u_l_a_t_i_o_n_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)
+  _s_e_q_u_e_n_t_i_a_l_ _l_o_g_i_c              _s_i_m_u_l_a_t_o_r_ _(_a_n_a_l_y_z_e_ _a_t_t_r_i_b_u_t_e_)
+  _S_i_g_n_a_l_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)             _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_._c_o_n_v_e_r_s_i_o_n_), _[_1_]
+  _S_i_g_n_a_l_T_y_p_e_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)         _(_v_e_r_i_f_y_ _a_t_t_r_i_b_u_t_e_)
+  _s_i_g_n_e_d_(_)_ _(_i_n_t_b_v_ _m_e_t_h_o_d_)       _s_t_d___l_o_g_i_c___p_o_r_t_s_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
                                 _S_t_o_p_S_i_m_u_l_a_t_i_o_n
 ********** TT **********
   _t_i_m_e_s_c_a_l_e_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_), _[_1_]   _t_r_a_c_e_S_i_g_n_a_l_s_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
   _t_o_V_e_r_i_l_o_g_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)      _T_r_i_s_t_a_t_e_S_i_g_n_a_l_ _(_c_l_a_s_s_ _i_n_ _m_y_h_d_l_)
   _t_o_V_H_D_L_(_)_ _(_i_n_ _m_o_d_u_l_e_ _m_y_h_d_l_)
 ********** UU **********
   user-defined code
@@ -100,12 +100,8 @@
                                              _p_r_o_c_e_s_s
                                              _s_i_g_n_a_l_ _a_s_s_i_g_n_m_e_n_t
 ********** WW **********
   wait                                      _w_a_v_e_f_o_r_m_ _v_i_e_w_i_n_g
         _f_o_r_ _a_ _r_i_s_i_n_g_ _e_d_g_e
         _f_o_r_ _a_ _s_i_g_n_a_l_ _v_a_l_u_e_ _c_h_a_n_g_e
         _f_o_r_ _t_h_e_ _c_o_m_p_l_e_t_i_o_n_ _o_f_ _a_ _g_e_n_e_r_a_t_o_r
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6
```

### Comparing `myhdl-0.8.1/doc/build/html/search.html` & `myhdl-0.9.0/doc/build/html/search.html`

 * *Files 24% similar despite different names*

```diff
@@ -1,26 +1,26 @@
-00000000: 0a0a 3c21 444f 4354 5950 4520 6874 6d6c  ..<!DOCTYPE html
-00000010: 2050 5542 4c49 4320 222d 2f2f 5733 432f   PUBLIC "-//W3C/
-00000020: 2f44 5444 2058 4854 4d4c 2031 2e30 2054  /DTD XHTML 1.0 T
-00000030: 7261 6e73 6974 696f 6e61 6c2f 2f45 4e22  ransitional//EN"
-00000040: 0a20 2022 6874 7470 3a2f 2f77 7777 2e77  .  "http://www.w
-00000050: 332e 6f72 672f 5452 2f78 6874 6d6c 312f  3.org/TR/xhtml1/
-00000060: 4454 442f 7868 746d 6c31 2d74 7261 6e73  DTD/xhtml1-trans
-00000070: 6974 696f 6e61 6c2e 6474 6422 3e0a 0a0a  itional.dtd">...
-00000080: 3c68 746d 6c20 786d 6c6e 733d 2268 7474  <html xmlns="htt
-00000090: 703a 2f2f 7777 772e 7733 2e6f 7267 2f31  p://www.w3.org/1
-000000a0: 3939 392f 7868 746d 6c22 3e0a 2020 3c68  999/xhtml">.  <h
-000000b0: 6561 643e 0a20 2020 203c 6d65 7461 2068  ead>.    <meta h
-000000c0: 7474 702d 6571 7569 763d 2243 6f6e 7465  ttp-equiv="Conte
-000000d0: 6e74 2d54 7970 6522 2063 6f6e 7465 6e74  nt-Type" content
-000000e0: 3d22 7465 7874 2f68 746d 6c3b 2063 6861  ="text/html; cha
-000000f0: 7273 6574 3d75 7466 2d38 2220 2f3e 0a20  rset=utf-8" />. 
-00000100: 2020 200a 2020 2020 3c74 6974 6c65 3e53     .    <title>S
-00000110: 6561 7263 6820 266d 6461 7368 3b20 4d79  earch &mdash; My
-00000120: 4844 4c20 302e 3820 646f 6375 6d65 6e74  HDL 0.8 document
+00000000: 3c21 444f 4354 5950 4520 6874 6d6c 2050  <!DOCTYPE html P
+00000010: 5542 4c49 4320 222d 2f2f 5733 432f 2f44  UBLIC "-//W3C//D
+00000020: 5444 2058 4854 4d4c 2031 2e30 2054 7261  TD XHTML 1.0 Tra
+00000030: 6e73 6974 696f 6e61 6c2f 2f45 4e22 0a20  nsitional//EN". 
+00000040: 2022 6874 7470 3a2f 2f77 7777 2e77 332e   "http://www.w3.
+00000050: 6f72 672f 5452 2f78 6874 6d6c 312f 4454  org/TR/xhtml1/DT
+00000060: 442f 7868 746d 6c31 2d74 7261 6e73 6974  D/xhtml1-transit
+00000070: 696f 6e61 6c2e 6474 6422 3e0a 0a0a 3c68  ional.dtd">...<h
+00000080: 746d 6c20 786d 6c6e 733d 2268 7474 703a  tml xmlns="http:
+00000090: 2f2f 7777 772e 7733 2e6f 7267 2f31 3939  //www.w3.org/199
+000000a0: 392f 7868 746d 6c22 3e0a 2020 3c68 6561  9/xhtml">.  <hea
+000000b0: 643e 0a20 2020 203c 6d65 7461 2068 7474  d>.    <meta htt
+000000c0: 702d 6571 7569 763d 2243 6f6e 7465 6e74  p-equiv="Content
+000000d0: 2d54 7970 6522 2063 6f6e 7465 6e74 3d22  -Type" content="
+000000e0: 7465 7874 2f68 746d 6c3b 2063 6861 7273  text/html; chars
+000000f0: 6574 3d75 7466 2d38 2220 2f3e 0a20 2020  et=utf-8" />.   
+00000100: 200a 2020 2020 3c74 6974 6c65 3e53 6561   .    <title>Sea
+00000110: 7263 6820 266d 6461 7368 3b20 4d79 4844  rch &mdash; MyHD
+00000120: 4c20 302e 392e 3020 646f 6375 6d65 6e74  L 0.9.0 document
 00000130: 6174 696f 6e3c 2f74 6974 6c65 3e0a 2020  ation</title>.  
 00000140: 2020 0a20 2020 203c 6c69 6e6b 2072 656c    .    <link rel
 00000150: 3d22 7374 796c 6573 6865 6574 2220 6872  ="stylesheet" hr
 00000160: 6566 3d22 5f73 7461 7469 632f 6d79 6864  ef="_static/myhd
 00000170: 6c2e 6373 7322 2074 7970 653d 2274 6578  l.css" type="tex
 00000180: 742f 6373 7322 202f 3e0a 2020 2020 3c6c  t/css" />.    <l
 00000190: 696e 6b20 7265 6c3d 2273 7479 6c65 7368  ink rel="stylesh
@@ -29,180 +29,169 @@
 000001c0: 2074 7970 653d 2274 6578 742f 6373 7322   type="text/css"
 000001d0: 202f 3e0a 2020 2020 0a20 2020 203c 7363   />.    .    <sc
 000001e0: 7269 7074 2074 7970 653d 2274 6578 742f  ript type="text/
 000001f0: 6a61 7661 7363 7269 7074 223e 0a20 2020  javascript">.   
 00000200: 2020 2076 6172 2044 4f43 554d 454e 5441     var DOCUMENTA
 00000210: 5449 4f4e 5f4f 5054 494f 4e53 203d 207b  TION_OPTIONS = {
 00000220: 0a20 2020 2020 2020 2055 524c 5f52 4f4f  .        URL_ROO
-00000230: 543a 2020 2020 2727 2c0a 2020 2020 2020  T:    '',.      
-00000240: 2020 5645 5253 494f 4e3a 2020 2020 2027    VERSION:     '
-00000250: 302e 3827 2c0a 2020 2020 2020 2020 434f  0.8',.        CO
-00000260: 4c4c 4150 5345 5f49 4e44 4558 3a20 6661  LLAPSE_INDEX: fa
-00000270: 6c73 652c 0a20 2020 2020 2020 2046 494c  lse,.        FIL
-00000280: 455f 5355 4646 4958 3a20 272e 6874 6d6c  E_SUFFIX: '.html
-00000290: 272c 0a20 2020 2020 2020 2048 4153 5f53  ',.        HAS_S
-000002a0: 4f55 5243 453a 2020 7472 7565 0a20 2020  OURCE:  true.   
-000002b0: 2020 207d 3b0a 2020 2020 3c2f 7363 7269     };.    </scri
-000002c0: 7074 3e0a 2020 2020 3c73 6372 6970 7420  pt>.    <script 
-000002d0: 7479 7065 3d22 7465 7874 2f6a 6176 6173  type="text/javas
-000002e0: 6372 6970 7422 2073 7263 3d22 5f73 7461  cript" src="_sta
-000002f0: 7469 632f 6a71 7565 7279 2e6a 7322 3e3c  tic/jquery.js"><
-00000300: 2f73 6372 6970 743e 0a20 2020 203c 7363  /script>.    <sc
-00000310: 7269 7074 2074 7970 653d 2274 6578 742f  ript type="text/
-00000320: 6a61 7661 7363 7269 7074 2220 7372 633d  javascript" src=
-00000330: 225f 7374 6174 6963 2f75 6e64 6572 7363  "_static/undersc
-00000340: 6f72 652e 6a73 223e 3c2f 7363 7269 7074  ore.js"></script
-00000350: 3e0a 2020 2020 3c73 6372 6970 7420 7479  >.    <script ty
-00000360: 7065 3d22 7465 7874 2f6a 6176 6173 6372  pe="text/javascr
-00000370: 6970 7422 2073 7263 3d22 5f73 7461 7469  ipt" src="_stati
-00000380: 632f 646f 6374 6f6f 6c73 2e6a 7322 3e3c  c/doctools.js"><
-00000390: 2f73 6372 6970 743e 0a20 2020 203c 7363  /script>.    <sc
-000003a0: 7269 7074 2074 7970 653d 2274 6578 742f  ript type="text/
-000003b0: 6a61 7661 7363 7269 7074 2220 7372 633d  javascript" src=
-000003c0: 225f 7374 6174 6963 2f73 6561 7263 6874  "_static/searcht
-000003d0: 6f6f 6c73 2e6a 7322 3e3c 2f73 6372 6970  ools.js"></scrip
-000003e0: 743e 0a20 2020 203c 6c69 6e6b 2072 656c  t>.    <link rel
-000003f0: 3d22 746f 7022 2074 6974 6c65 3d22 4d79  ="top" title="My
-00000400: 4844 4c20 302e 3820 646f 6375 6d65 6e74  HDL 0.8 document
-00000410: 6174 696f 6e22 2068 7265 663d 2269 6e64  ation" href="ind
-00000420: 6578 2e68 746d 6c22 202f 3e0a 2020 3c73  ex.html" />.  <s
-00000430: 6372 6970 7420 7479 7065 3d22 7465 7874  cript type="text
-00000440: 2f6a 6176 6173 6372 6970 7422 3e0a 2020  /javascript">.  
-00000450: 2020 6a51 7565 7279 2866 756e 6374 696f    jQuery(functio
-00000460: 6e28 2920 7b20 5365 6172 6368 2e6c 6f61  n() { Search.loa
-00000470: 6449 6e64 6578 2822 7365 6172 6368 696e  dIndex("searchin
-00000480: 6465 782e 6a73 2229 3b20 7d29 3b0a 2020  dex.js"); });.  
-00000490: 3c2f 7363 7269 7074 3e0a 2020 200a 0a20  </script>.   .. 
-000004a0: 203c 2f68 6561 643e 0a20 203c 626f 6479   </head>.  <body
-000004b0: 3e0a 3c64 6976 2073 7479 6c65 3d22 6261  >.<div style="ba
-000004c0: 636b 6772 6f75 6e64 2d63 6f6c 6f72 3a20  ckground-color: 
-000004d0: 7768 6974 653b 2074 6578 742d 616c 6967  white; text-alig
-000004e0: 6e3a 206c 6566 743b 2070 6164 6469 6e67  n: left; padding
-000004f0: 3a20 3570 7820 3570 7820 3270 7820 3135  : 5px 5px 2px 15
-00000500: 7078 223e 0a3c 6120 6872 6566 3d22 6874  px">.<a href="ht
-00000510: 7470 3a2f 2f77 7777 2e6d 7968 646c 2e6f  tp://www.myhdl.o
-00000520: 7267 223e 0a20 2020 203c 696d 6720 7372  rg">.    <img sr
-00000530: 633d 225f 7374 6174 6963 2f6d 7968 646c  c="_static/myhdl
-00000540: 5f6c 6f67 6f5f 6865 6164 6572 2e70 6e67  _logo_header.png
-00000550: 2220 626f 7264 6572 3d30 2061 6c74 3d22  " border=0 alt="
-00000560: 4d79 4844 4c22 202f 3e0a 3c2f 613e 0a3c  MyHDL" />.</a>.<
-00000570: 2f64 6976 3e0a 0a20 2020 203c 6469 7620  /div>..    <div 
-00000580: 636c 6173 733d 2272 656c 6174 6564 223e  class="related">
-00000590: 0a20 2020 2020 203c 6833 3e4e 6176 6967  .      <h3>Navig
-000005a0: 6174 696f 6e3c 2f68 333e 0a20 2020 2020  ation</h3>.     
-000005b0: 203c 756c 3e0a 2020 2020 2020 2020 3c6c   <ul>.        <l
-000005c0: 6920 636c 6173 733d 2272 6967 6874 2220  i class="right" 
-000005d0: 7374 796c 653d 226d 6172 6769 6e2d 7269  style="margin-ri
-000005e0: 6768 743a 2031 3070 7822 3e0a 2020 2020  ght: 10px">.    
-000005f0: 2020 2020 2020 3c61 2068 7265 663d 2267        <a href="g
-00000600: 656e 696e 6465 782e 6874 6d6c 2220 7469  enindex.html" ti
-00000610: 746c 653d 2247 656e 6572 616c 2049 6e64  tle="General Ind
-00000620: 6578 220a 2020 2020 2020 2020 2020 2020  ex".            
-00000630: 2061 6363 6573 736b 6579 3d22 4922 3e69   accesskey="I">i
-00000640: 6e64 6578 3c2f 613e 3c2f 6c69 3e0a 2020  ndex</a></li>.  
-00000650: 2020 2020 2020 3c6c 693e 3c61 2068 7265        <li><a hre
-00000660: 663d 2269 6e64 6578 2e68 746d 6c22 3e4d  f="index.html">M
-00000670: 7948 444c 2030 2e38 2064 6f63 756d 656e  yHDL 0.8 documen
-00000680: 7461 7469 6f6e 3c2f 613e 2026 7261 7175  tation</a> &raqu
-00000690: 6f3b 3c2f 6c69 3e20 0a20 2020 2020 203c  o;</li> .      <
-000006a0: 2f75 6c3e 0a20 2020 203c 2f64 6976 3e0a  /ul>.    </div>.
-000006b0: 0a20 2020 2020 203c 6469 7620 636c 6173  .      <div clas
-000006c0: 733d 2273 7068 696e 7873 6964 6562 6172  s="sphinxsidebar
-000006d0: 223e 0a20 2020 2020 2020 203c 6469 7620  ">.        <div 
-000006e0: 636c 6173 733d 2273 7068 696e 7873 6964  class="sphinxsid
-000006f0: 6562 6172 7772 6170 7065 7222 3e0a 2020  ebarwrapper">.  
-00000700: 2020 2020 2020 3c2f 6469 763e 0a20 2020        </div>.   
-00000710: 2020 203c 2f64 6976 3e0a 0a20 2020 203c     </div>..    <
-00000720: 6469 7620 636c 6173 733d 2264 6f63 756d  div class="docum
-00000730: 656e 7422 3e0a 2020 2020 2020 3c64 6976  ent">.      <div
-00000740: 2063 6c61 7373 3d22 646f 6375 6d65 6e74   class="document
-00000750: 7772 6170 7065 7222 3e0a 2020 2020 2020  wrapper">.      
-00000760: 2020 3c64 6976 2063 6c61 7373 3d22 626f    <div class="bo
-00000770: 6479 7772 6170 7065 7222 3e0a 2020 2020  dywrapper">.    
-00000780: 2020 2020 2020 3c64 6976 2063 6c61 7373        <div class
-00000790: 3d22 626f 6479 223e 0a20 2020 2020 2020  ="body">.       
-000007a0: 2020 2020 200a 2020 3c68 3120 6964 3d22       .  <h1 id="
-000007b0: 7365 6172 6368 2d64 6f63 756d 656e 7461  search-documenta
-000007c0: 7469 6f6e 223e 5365 6172 6368 3c2f 6831  tion">Search</h1
-000007d0: 3e0a 2020 3c64 6976 2069 643d 2266 616c  >.  <div id="fal
-000007e0: 6c62 6163 6b22 2063 6c61 7373 3d22 6164  lback" class="ad
-000007f0: 6d6f 6e69 7469 6f6e 2077 6172 6e69 6e67  monition warning
-00000800: 223e 0a20 203c 7363 7269 7074 2074 7970  ">.  <script typ
-00000810: 653d 2274 6578 742f 6a61 7661 7363 7269  e="text/javascri
-00000820: 7074 223e 2428 2723 6661 6c6c 6261 636b  pt">$('#fallback
-00000830: 2729 2e68 6964 6528 293b 3c2f 7363 7269  ').hide();</scri
-00000840: 7074 3e0a 2020 3c70 3e0a 2020 2020 506c  pt>.  <p>.    Pl
-00000850: 6561 7365 2061 6374 6976 6174 6520 4a61  ease activate Ja
-00000860: 7661 5363 7269 7074 2074 6f20 656e 6162  vaScript to enab
-00000870: 6c65 2074 6865 2073 6561 7263 680a 2020  le the search.  
-00000880: 2020 6675 6e63 7469 6f6e 616c 6974 792e    functionality.
-00000890: 0a20 203c 2f70 3e0a 2020 3c2f 6469 763e  .  </p>.  </div>
-000008a0: 0a20 203c 703e 0a20 2020 2046 726f 6d20  .  <p>.    From 
-000008b0: 6865 7265 2079 6f75 2063 616e 2073 6561  here you can sea
-000008c0: 7263 6820 7468 6573 6520 646f 6375 6d65  rch these docume
-000008d0: 6e74 732e 2045 6e74 6572 2079 6f75 7220  nts. Enter your 
-000008e0: 7365 6172 6368 0a20 2020 2077 6f72 6473  search.    words
-000008f0: 2069 6e74 6f20 7468 6520 626f 7820 6265   into the box be
-00000900: 6c6f 7720 616e 6420 636c 6963 6b20 2273  low and click "s
-00000910: 6561 7263 6822 2e20 4e6f 7465 2074 6861  earch". Note tha
-00000920: 7420 7468 6520 7365 6172 6368 0a20 2020  t the search.   
-00000930: 2066 756e 6374 696f 6e20 7769 6c6c 2061   function will a
-00000940: 7574 6f6d 6174 6963 616c 6c79 2073 6561  utomatically sea
-00000950: 7263 6820 666f 7220 616c 6c20 6f66 2074  rch for all of t
-00000960: 6865 2077 6f72 6473 2e20 5061 6765 730a  he words. Pages.
-00000970: 2020 2020 636f 6e74 6169 6e69 6e67 2066      containing f
-00000980: 6577 6572 2077 6f72 6473 2077 6f6e 2774  ewer words won't
-00000990: 2061 7070 6561 7220 696e 2074 6865 2072   appear in the r
-000009a0: 6573 756c 7420 6c69 7374 2e0a 2020 3c2f  esult list..  </
-000009b0: 703e 0a20 203c 666f 726d 2061 6374 696f  p>.  <form actio
-000009c0: 6e3d 2222 206d 6574 686f 643d 2267 6574  n="" method="get
-000009d0: 223e 0a20 2020 203c 696e 7075 7420 7479  ">.    <input ty
-000009e0: 7065 3d22 7465 7874 2220 6e61 6d65 3d22  pe="text" name="
-000009f0: 7122 2076 616c 7565 3d22 2220 2f3e 0a20  q" value="" />. 
-00000a00: 2020 203c 696e 7075 7420 7479 7065 3d22     <input type="
-00000a10: 7375 626d 6974 2220 7661 6c75 653d 2273  submit" value="s
-00000a20: 6561 7263 6822 202f 3e0a 2020 2020 3c73  earch" />.    <s
-00000a30: 7061 6e20 6964 3d22 7365 6172 6368 2d70  pan id="search-p
-00000a40: 726f 6772 6573 7322 2073 7479 6c65 3d22  rogress" style="
-00000a50: 7061 6464 696e 672d 6c65 6674 3a20 3130  padding-left: 10
-00000a60: 7078 223e 3c2f 7370 616e 3e0a 2020 3c2f  px"></span>.  </
-00000a70: 666f 726d 3e0a 2020 0a20 203c 6469 7620  form>.  .  <div 
-00000a80: 6964 3d22 7365 6172 6368 2d72 6573 756c  id="search-resul
-00000a90: 7473 223e 0a20 200a 2020 3c2f 6469 763e  ts">.  .  </div>
-00000aa0: 0a0a 2020 2020 2020 2020 2020 3c2f 6469  ..          </di
-00000ab0: 763e 0a20 2020 2020 2020 203c 2f64 6976  v>.        </div
-00000ac0: 3e0a 2020 2020 2020 3c2f 6469 763e 0a20  >.      </div>. 
-00000ad0: 2020 2020 203c 6469 7620 636c 6173 733d       <div class=
-00000ae0: 2263 6c65 6172 6572 223e 3c2f 6469 763e  "clearer"></div>
-00000af0: 0a20 2020 203c 2f64 6976 3e0a 2020 2020  .    </div>.    
-00000b00: 3c64 6976 2063 6c61 7373 3d22 7265 6c61  <div class="rela
-00000b10: 7465 6422 3e0a 2020 2020 2020 3c68 333e  ted">.      <h3>
-00000b20: 4e61 7669 6761 7469 6f6e 3c2f 6833 3e0a  Navigation</h3>.
-00000b30: 2020 2020 2020 3c75 6c3e 0a20 2020 2020        <ul>.     
-00000b40: 2020 203c 6c69 2063 6c61 7373 3d22 7269     <li class="ri
-00000b50: 6768 7422 2073 7479 6c65 3d22 6d61 7267  ght" style="marg
-00000b60: 696e 2d72 6967 6874 3a20 3130 7078 223e  in-right: 10px">
-00000b70: 0a20 2020 2020 2020 2020 203c 6120 6872  .          <a hr
-00000b80: 6566 3d22 6765 6e69 6e64 6578 2e68 746d  ef="genindex.htm
-00000b90: 6c22 2074 6974 6c65 3d22 4765 6e65 7261  l" title="Genera
-00000ba0: 6c20 496e 6465 7822 0a20 2020 2020 2020  l Index".       
-00000bb0: 2020 2020 2020 3e69 6e64 6578 3c2f 613e        >index</a>
-00000bc0: 3c2f 6c69 3e0a 2020 2020 2020 2020 3c6c  </li>.        <l
-00000bd0: 693e 3c61 2068 7265 663d 2269 6e64 6578  i><a href="index
-00000be0: 2e68 746d 6c22 3e4d 7948 444c 2030 2e38  .html">MyHDL 0.8
-00000bf0: 2064 6f63 756d 656e 7461 7469 6f6e 3c2f   documentation</
-00000c00: 613e 2026 7261 7175 6f3b 3c2f 6c69 3e20  a> &raquo;</li> 
-00000c10: 0a20 2020 2020 203c 2f75 6c3e 0a20 2020  .      </ul>.   
-00000c20: 203c 2f64 6976 3e0a 2020 2020 3c64 6976   </div>.    <div
-00000c30: 2063 6c61 7373 3d22 666f 6f74 6572 223e   class="footer">
-00000c40: 0a20 2020 2020 2020 2026 636f 7079 3b20  .        &copy; 
-00000c50: 436f 7079 7269 6768 7420 3230 3134 2c20  Copyright 2014, 
-00000c60: 4a61 6e20 4465 6361 6c75 7765 2e0a 2020  Jan Decaluwe..  
-00000c70: 2020 2020 4c61 7374 2075 7064 6174 6564      Last updated
-00000c80: 206f 6e20 4170 7220 3038 2c20 3230 3134   on Apr 08, 2014
-00000c90: 2e0a 2020 2020 2020 4372 6561 7465 6420  ..      Created 
-00000ca0: 7573 696e 6720 3c61 2068 7265 663d 2268  using <a href="h
-00000cb0: 7474 703a 2f2f 7370 6869 6e78 2e70 6f63  ttp://sphinx.poc
-00000cc0: 6f6f 2e6f 7267 2f22 3e53 7068 696e 783c  oo.org/">Sphinx<
-00000cd0: 2f61 3e20 312e 312e 332e 0a20 2020 203c  /a> 1.1.3..    <
-00000ce0: 2f64 6976 3e0a 2020 3c2f 626f 6479 3e0a  /div>.  </body>.
-00000cf0: 3c2f 6874 6d6c 3e                        </html>
+00000230: 543a 2020 2020 272e 2f27 2c0a 2020 2020  T:    './',.    
+00000240: 2020 2020 5645 5253 494f 4e3a 2020 2020      VERSION:    
+00000250: 2027 302e 392e 3027 2c0a 2020 2020 2020   '0.9.0',.      
+00000260: 2020 434f 4c4c 4150 5345 5f49 4e44 4558    COLLAPSE_INDEX
+00000270: 3a20 6661 6c73 652c 0a20 2020 2020 2020  : false,.       
+00000280: 2046 494c 455f 5355 4646 4958 3a20 272e   FILE_SUFFIX: '.
+00000290: 6874 6d6c 272c 0a20 2020 2020 2020 2048  html',.        H
+000002a0: 4153 5f53 4f55 5243 453a 2020 7472 7565  AS_SOURCE:  true
+000002b0: 0a20 2020 2020 207d 3b0a 2020 2020 3c2f  .      };.    </
+000002c0: 7363 7269 7074 3e0a 2020 2020 3c73 6372  script>.    <scr
+000002d0: 6970 7420 7479 7065 3d22 7465 7874 2f6a  ipt type="text/j
+000002e0: 6176 6173 6372 6970 7422 2073 7263 3d22  avascript" src="
+000002f0: 5f73 7461 7469 632f 6a71 7565 7279 2e6a  _static/jquery.j
+00000300: 7322 3e3c 2f73 6372 6970 743e 0a20 2020  s"></script>.   
+00000310: 203c 7363 7269 7074 2074 7970 653d 2274   <script type="t
+00000320: 6578 742f 6a61 7661 7363 7269 7074 2220  ext/javascript" 
+00000330: 7372 633d 225f 7374 6174 6963 2f75 6e64  src="_static/und
+00000340: 6572 7363 6f72 652e 6a73 223e 3c2f 7363  erscore.js"></sc
+00000350: 7269 7074 3e0a 2020 2020 3c73 6372 6970  ript>.    <scrip
+00000360: 7420 7479 7065 3d22 7465 7874 2f6a 6176  t type="text/jav
+00000370: 6173 6372 6970 7422 2073 7263 3d22 5f73  ascript" src="_s
+00000380: 7461 7469 632f 646f 6374 6f6f 6c73 2e6a  tatic/doctools.j
+00000390: 7322 3e3c 2f73 6372 6970 743e 0a20 2020  s"></script>.   
+000003a0: 203c 7363 7269 7074 2074 7970 653d 2274   <script type="t
+000003b0: 6578 742f 6a61 7661 7363 7269 7074 2220  ext/javascript" 
+000003c0: 7372 633d 225f 7374 6174 6963 2f73 6561  src="_static/sea
+000003d0: 7263 6874 6f6f 6c73 2e6a 7322 3e3c 2f73  rchtools.js"></s
+000003e0: 6372 6970 743e 0a20 2020 203c 6c69 6e6b  cript>.    <link
+000003f0: 2072 656c 3d22 746f 7022 2074 6974 6c65   rel="top" title
+00000400: 3d22 4d79 4844 4c20 302e 392e 3020 646f  ="MyHDL 0.9.0 do
+00000410: 6375 6d65 6e74 6174 696f 6e22 2068 7265  cumentation" hre
+00000420: 663d 2269 6e64 6578 2e68 746d 6c22 202f  f="index.html" /
+00000430: 3e0a 2020 3c73 6372 6970 7420 7479 7065  >.  <script type
+00000440: 3d22 7465 7874 2f6a 6176 6173 6372 6970  ="text/javascrip
+00000450: 7422 3e0a 2020 2020 6a51 7565 7279 2866  t">.    jQuery(f
+00000460: 756e 6374 696f 6e28 2920 7b20 5365 6172  unction() { Sear
+00000470: 6368 2e6c 6f61 6449 6e64 6578 2822 7365  ch.loadIndex("se
+00000480: 6172 6368 696e 6465 782e 6a73 2229 3b20  archindex.js"); 
+00000490: 7d29 3b0a 2020 3c2f 7363 7269 7074 3e0a  });.  </script>.
+000004a0: 2020 0a20 203c 7363 7269 7074 2074 7970    .  <script typ
+000004b0: 653d 2274 6578 742f 6a61 7661 7363 7269  e="text/javascri
+000004c0: 7074 2220 6964 3d22 7365 6172 6368 696e  pt" id="searchin
+000004d0: 6465 786c 6f61 6465 7222 3e3c 2f73 6372  dexloader"></scr
+000004e0: 6970 743e 0a20 200a 2020 200a 2020 0a20  ipt>.  .   .  . 
+000004f0: 203c 6d65 7461 206e 616d 653d 2276 6965   <meta name="vie
+00000500: 7770 6f72 7422 2063 6f6e 7465 6e74 3d22  wport" content="
+00000510: 7769 6474 683d 6465 7669 6365 2d77 6964  width=device-wid
+00000520: 7468 2c20 696e 6974 6961 6c2d 7363 616c  th, initial-scal
+00000530: 653d 302e 392c 206d 6178 696d 756d 2d73  e=0.9, maximum-s
+00000540: 6361 6c65 3d30 2e39 223e 0a0a 0a20 203c  cale=0.9">...  <
+00000550: 2f68 6561 643e 0a20 203c 626f 6479 2072  /head>.  <body r
+00000560: 6f6c 653d 2264 6f63 756d 656e 7422 3e0a  ole="document">.
+00000570: 3c64 6976 2073 7479 6c65 3d22 6261 636b  <div style="back
+00000580: 6772 6f75 6e64 2d63 6f6c 6f72 3a20 7768  ground-color: wh
+00000590: 6974 653b 2074 6578 742d 616c 6967 6e3a  ite; text-align:
+000005a0: 206c 6566 743b 2070 6164 6469 6e67 3a20   left; padding: 
+000005b0: 3570 7820 3570 7820 3270 7820 3135 7078  5px 5px 2px 15px
+000005c0: 223e 0a3c 6120 6872 6566 3d22 6874 7470  ">.<a href="http
+000005d0: 3a2f 2f77 7777 2e6d 7968 646c 2e6f 7267  ://www.myhdl.org
+000005e0: 223e 0a20 2020 203c 696d 6720 7372 633d  ">.    <img src=
+000005f0: 225f 7374 6174 6963 2f6d 7968 646c 5f6c  "_static/myhdl_l
+00000600: 6f67 6f5f 6865 6164 6572 2e70 6e67 2220  ogo_header.png" 
+00000610: 626f 7264 6572 3d30 2061 6c74 3d22 4d79  border=0 alt="My
+00000620: 4844 4c22 202f 3e0a 3c2f 613e 0a3c 2f64  HDL" />.</a>.</d
+00000630: 6976 3e0a 0a0a 2020 2020 2020 3c64 6976  iv>...      <div
+00000640: 2063 6c61 7373 3d22 7370 6869 6e78 7369   class="sphinxsi
+00000650: 6465 6261 7222 2072 6f6c 653d 226e 6176  debar" role="nav
+00000660: 6967 6174 696f 6e22 2061 7269 612d 6c61  igation" aria-la
+00000670: 6265 6c3d 226d 6169 6e20 6e61 7669 6761  bel="main naviga
+00000680: 7469 6f6e 223e 0a20 2020 2020 2020 203c  tion">.        <
+00000690: 6469 7620 636c 6173 733d 2273 7068 696e  div class="sphin
+000006a0: 7873 6964 6562 6172 7772 6170 7065 7222  xsidebarwrapper"
+000006b0: 3e3c 6469 7620 636c 6173 733d 2272 656c  ><div class="rel
+000006c0: 6174 696f 6e73 223e 0a3c 6833 3e52 656c  ations">.<h3>Rel
+000006d0: 6174 6564 2054 6f70 6963 733c 2f68 333e  ated Topics</h3>
+000006e0: 0a3c 756c 3e0a 2020 3c6c 693e 3c61 2068  .<ul>.  <li><a h
+000006f0: 7265 663d 2269 6e64 6578 2e68 746d 6c22  ref="index.html"
+00000700: 3e44 6f63 756d 656e 7461 7469 6f6e 206f  >Documentation o
+00000710: 7665 7276 6965 773c 2f61 3e3c 756c 3e0a  verview</a><ul>.
+00000720: 2020 3c2f 756c 3e3c 2f6c 693e 0a3c 2f75    </ul></li>.</u
+00000730: 6c3e 0a3c 2f64 6976 3e0a 2020 2020 2020  l>.</div>.      
+00000740: 2020 3c2f 6469 763e 0a20 2020 2020 203c    </div>.      <
+00000750: 2f64 6976 3e0a 0a20 2020 203c 6469 7620  /div>..    <div 
+00000760: 636c 6173 733d 2264 6f63 756d 656e 7422  class="document"
+00000770: 3e0a 2020 2020 2020 3c64 6976 2063 6c61  >.      <div cla
+00000780: 7373 3d22 646f 6375 6d65 6e74 7772 6170  ss="documentwrap
+00000790: 7065 7222 3e0a 2020 2020 2020 2020 3c64  per">.        <d
+000007a0: 6976 2063 6c61 7373 3d22 626f 6479 7772  iv class="bodywr
+000007b0: 6170 7065 7222 3e0a 2020 2020 2020 2020  apper">.        
+000007c0: 2020 3c64 6976 2063 6c61 7373 3d22 626f    <div class="bo
+000007d0: 6479 2220 726f 6c65 3d22 6d61 696e 223e  dy" role="main">
+000007e0: 0a20 2020 2020 2020 2020 2020 200a 2020  .            .  
+000007f0: 3c68 3120 6964 3d22 7365 6172 6368 2d64  <h1 id="search-d
+00000800: 6f63 756d 656e 7461 7469 6f6e 223e 5365  ocumentation">Se
+00000810: 6172 6368 3c2f 6831 3e0a 2020 3c64 6976  arch</h1>.  <div
+00000820: 2069 643d 2266 616c 6c62 6163 6b22 2063   id="fallback" c
+00000830: 6c61 7373 3d22 6164 6d6f 6e69 7469 6f6e  lass="admonition
+00000840: 2077 6172 6e69 6e67 223e 0a20 203c 7363   warning">.  <sc
+00000850: 7269 7074 2074 7970 653d 2274 6578 742f  ript type="text/
+00000860: 6a61 7661 7363 7269 7074 223e 2428 2723  javascript">$('#
+00000870: 6661 6c6c 6261 636b 2729 2e68 6964 6528  fallback').hide(
+00000880: 293b 3c2f 7363 7269 7074 3e0a 2020 3c70  );</script>.  <p
+00000890: 3e0a 2020 2020 506c 6561 7365 2061 6374  >.    Please act
+000008a0: 6976 6174 6520 4a61 7661 5363 7269 7074  ivate JavaScript
+000008b0: 2074 6f20 656e 6162 6c65 2074 6865 2073   to enable the s
+000008c0: 6561 7263 680a 2020 2020 6675 6e63 7469  earch.    functi
+000008d0: 6f6e 616c 6974 792e 0a20 203c 2f70 3e0a  onality..  </p>.
+000008e0: 2020 3c2f 6469 763e 0a20 203c 703e 0a20    </div>.  <p>. 
+000008f0: 2020 2046 726f 6d20 6865 7265 2079 6f75     From here you
+00000900: 2063 616e 2073 6561 7263 6820 7468 6573   can search thes
+00000910: 6520 646f 6375 6d65 6e74 732e 2045 6e74  e documents. Ent
+00000920: 6572 2079 6f75 7220 7365 6172 6368 0a20  er your search. 
+00000930: 2020 2077 6f72 6473 2069 6e74 6f20 7468     words into th
+00000940: 6520 626f 7820 6265 6c6f 7720 616e 6420  e box below and 
+00000950: 636c 6963 6b20 2273 6561 7263 6822 2e20  click "search". 
+00000960: 4e6f 7465 2074 6861 7420 7468 6520 7365  Note that the se
+00000970: 6172 6368 0a20 2020 2066 756e 6374 696f  arch.    functio
+00000980: 6e20 7769 6c6c 2061 7574 6f6d 6174 6963  n will automatic
+00000990: 616c 6c79 2073 6561 7263 6820 666f 7220  ally search for 
+000009a0: 616c 6c20 6f66 2074 6865 2077 6f72 6473  all of the words
+000009b0: 2e20 5061 6765 730a 2020 2020 636f 6e74  . Pages.    cont
+000009c0: 6169 6e69 6e67 2066 6577 6572 2077 6f72  aining fewer wor
+000009d0: 6473 2077 6f6e 2774 2061 7070 6561 7220  ds won't appear 
+000009e0: 696e 2074 6865 2072 6573 756c 7420 6c69  in the result li
+000009f0: 7374 2e0a 2020 3c2f 703e 0a20 203c 666f  st..  </p>.  <fo
+00000a00: 726d 2061 6374 696f 6e3d 2222 206d 6574  rm action="" met
+00000a10: 686f 643d 2267 6574 223e 0a20 2020 203c  hod="get">.    <
+00000a20: 696e 7075 7420 7479 7065 3d22 7465 7874  input type="text
+00000a30: 2220 6e61 6d65 3d22 7122 2076 616c 7565  " name="q" value
+00000a40: 3d22 2220 2f3e 0a20 2020 203c 696e 7075  ="" />.    <inpu
+00000a50: 7420 7479 7065 3d22 7375 626d 6974 2220  t type="submit" 
+00000a60: 7661 6c75 653d 2273 6561 7263 6822 202f  value="search" /
+00000a70: 3e0a 2020 2020 3c73 7061 6e20 6964 3d22  >.    <span id="
+00000a80: 7365 6172 6368 2d70 726f 6772 6573 7322  search-progress"
+00000a90: 2073 7479 6c65 3d22 7061 6464 696e 672d   style="padding-
+00000aa0: 6c65 6674 3a20 3130 7078 223e 3c2f 7370  left: 10px"></sp
+00000ab0: 616e 3e0a 2020 3c2f 666f 726d 3e0a 2020  an>.  </form>.  
+00000ac0: 0a20 203c 6469 7620 6964 3d22 7365 6172  .  <div id="sear
+00000ad0: 6368 2d72 6573 756c 7473 223e 0a20 200a  ch-results">.  .
+00000ae0: 2020 3c2f 6469 763e 0a0a 2020 2020 2020    </div>..      
+00000af0: 2020 2020 3c2f 6469 763e 0a20 2020 2020      </div>.     
+00000b00: 2020 203c 2f64 6976 3e0a 2020 2020 2020     </div>.      
+00000b10: 3c2f 6469 763e 0a20 2020 2020 203c 6469  </div>.      <di
+00000b20: 7620 636c 6173 733d 2263 6c65 6172 6572  v class="clearer
+00000b30: 223e 3c2f 6469 763e 0a20 2020 203c 2f64  "></div>.    </d
+00000b40: 6976 3e0a 2020 2020 3c64 6976 2063 6c61  iv>.    <div cla
+00000b50: 7373 3d22 666f 6f74 6572 223e 0a20 2020  ss="footer">.   
+00000b60: 2020 2026 636f 7079 3b32 3031 352c 204a     &copy;2015, J
+00000b70: 616e 2044 6563 616c 7577 652e 0a20 2020  an Decaluwe..   
+00000b80: 2020 200a 2020 2020 2020 7c0a 2020 2020     .      |.    
+00000b90: 2020 506f 7765 7265 6420 6279 203c 6120    Powered by <a 
+00000ba0: 6872 6566 3d22 6874 7470 3a2f 2f73 7068  href="http://sph
+00000bb0: 696e 782d 646f 632e 6f72 672f 223e 5370  inx-doc.org/">Sp
+00000bc0: 6869 6e78 2031 2e33 2e31 3c2f 613e 0a20  hinx 1.3.1</a>. 
+00000bd0: 2020 2020 2026 616d 703b 203c 6120 6872       &amp; <a hr
+00000be0: 6566 3d22 6874 7470 733a 2f2f 6769 7468  ef="https://gith
+00000bf0: 7562 2e63 6f6d 2f62 6974 7072 6f70 6865  ub.com/bitprophe
+00000c00: 742f 616c 6162 6173 7465 7222 3e41 6c61  t/alabaster">Ala
+00000c10: 6261 7374 6572 2030 2e37 2e36 3c2f 613e  baster 0.7.6</a>
+00000c20: 0a20 2020 2020 200a 2020 2020 3c2f 6469  .      .    </di
+00000c30: 763e 0a0a 2020 2020 0a0a 2020 2020 0a20  v>..    ..    . 
+00000c40: 203c 2f62 6f64 793e 0a3c 2f68 746d 6c3e   </body>.</html>
```

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/conversion.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/conversion.txt`

 * *Files 3% similar despite different names*

```diff
@@ -68,19 +68,23 @@
 
 Generator are mapped to Verilog or VHDL constructs
   The converter analyzes the code of each generator and maps it to equivalent
   constructs in the target HDL. For Verilog, it will map generators to
   ``always`` blocks, continuous assignments or ``initial`` blocks. For VHDL,
   it will map them to ``process`` statements or concurrent signal assignments.
 
-The module interface is inferred from signal usage
-  In MyHDL, the input or output direction of interface signals is not explicitly
+The module ports are inferred from signal usage
+  In MyHDL, the input or output direction of ports is not explicitly
   declared. The converter investigates signal usage in the design hierarchy to
   infer whether a signal is used as input, output, or as an internal signal.
 
+Interfaces are convertible 
+  An *interface*: an object that has a number of :class:`Signal` objects as its
+  attributes. The convertor supports this by name expansion and mangling.
+
 Function calls are mapped to Verilog or VHDL subprograms
   The converter analyzes function calls and function code. Each function is
   mapped to an appropriate subprogram in the target HDL:  a function or task in  Verilog,
   and a function  or procedure in VHDL.
   In order to support the full power of Python functions,
   a unique subprogram is generated per Python function call.
 
@@ -420,14 +424,28 @@
 structure.
 
 Conversely, when list syntax is used in some generator, then a Verilog
 memory or VHDL array will be declared. The typical example is the
 description of RAM memories.
 
 
+.. _conv-interfaces:
+
+Conversion of Interfaces
+========================
+
+Complex designs often have many signals that are passed to different levels of
+hierarchy.  Typically, many signals logically belong together. This can be
+modelled by an *interface*: an object that has a number of :class:`Signal`
+objects as its attributes.  Grouping signals into an interface simplifies the
+code, improves efficiency, and reduces errors.
+
+The convertor supports interface using hierarchical name expansion and name
+mangling. 
+
 .. _conv-meth-assign:
 
 Assignment issues
 =================
 
 
 .. _conv-meth-assign-python:
```

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/structure.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/structure.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/cosimulation.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/cosimulation.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/reference.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/reference.txt`

 * *Files 4% similar despite different names*

```diff
@@ -196,27 +196,27 @@
 .. class:: ResetSignal(val, active, async)
 
     This Signal subclass defines reset signals. *val*, *active*, and *async*
     are mandatory arguments.
     *val* is a boolean value that specifies the intial value,
     *active* is a boolean value that specifies the active level.
     *async* is a boolean value that specifies the reset style:
-    asynchronous (``True``) or asynchronous (``False``).
+    asynchronous (``True``) or synchronous (``False``).
 
     This class should be used in conjunction with the :func:`always_seq`
     decorator.
 
  
 Shadow signals
 ^^^^^^^^^^^^^^
 
 .. class:: _SliceSignal(sig, left[, right=None])
 
     This class implements read-only structural slicing and indexing. It creates a new
-    signal that shadows the slice or index of the parent signal *sig*. If the
+    shadow signal of the slice or index of the parent signal *sig*. If the
     *right* parameter is omitted, you get indexing instead of slicing.
     Parameters *left*  and *right* have the usual meaning for slice
     indices: in particular, *left* is non-inclusive but *right*
     is inclusive. *sig* should be appropriate for slicing and indexing, which
     means it should be based on :class:`intbv` in practice.
 
     The class constructor is not intended to be used explicitly. Instead,
@@ -225,19 +225,23 @@
         sl = _SliceSignal(sig, left, right)
 
         sl = sig(left, right)
 
 
 .. class:: ConcatSignal(*args)
 
-    This class creates a new signal that shadows the concatenation
-    of its parent signal values. You can pass an arbitrary number
-    of signals to the constructor. The signal arguments should be bit-oriented
-    with a defined number of bits.
+   This class creates a new shadow signal of the concatenation of its arguments. 
 
+   You can pass an arbitrary number of arguments to the constructor.  The
+   arguments should be bit-oriented with a defined number of bits.  The following
+   argument types are supported: :class:`intbv` objects with a defined bit width,
+   :class:`bool` objects, signals of the previous objects, and bit strings. 
+
+   The new signal follows the value changes of the signal arguments. The non-signal
+   arguments are used to define constant values in the concatenation.  
 
 .. class:: TristateSignal(val)
 
     This class is used to construct a new tristate signal. The
     underlying type is specified by the *val*
     parameter. 
     It is a Signal subclass and has the usual attributes, with
@@ -597,16 +601,18 @@
 
 .. function:: concat(base [, arg ...])
 
    Returns an :class:`intbv` object formed by concatenating the arguments.
 
    The following argument types are supported: :class:`intbv` objects with a
    defined bit width, :class:`bool` objects, signals of the previous objects, and
-   bit strings. All these objects have a defined bit width. The first argument
-   *base* is special as it doesn't need to have a defined bit width. In addition to
+   bit strings. All these objects have a defined bit width. 
+
+   The first argument *base* is special as it does not need to have a 
+   defined bit width. In addition to
    the previously mentioned objects, unsized :class:`intbv`, :class:`int` and
    :class:`long` objects are supported, as well as signals of such objects.
 
    :rtype: :class:`intbv`
 
 
 :func:`downrange`
@@ -643,16 +649,21 @@
 -----
 
 
 .. class:: Cosimulation(exe, **kwargs)
 
    Class to construct a new Cosimulation object.
 
-   The *exe* argument is a command string to execute an HDL simulation. The
-   *kwargs* keyword arguments provide a named association between signals (regs &
+   The *exe* argument is the command to execute an HDL simulation, which can be
+   either a string of the entire command line or a list of strings.
+   In the latter case, the first element is the executable, and subsequent elements
+   are program arguments. Providing a list of arguments allows Python to correctly
+   handle spaces or other characters in program arguments.
+
+   The *kwargs* keyword arguments provide a named association between signals (regs &
    nets) in the HDL simulator and signals in the MyHDL simulator. Each keyword
    should be a name listed in a ``$to_myhdl`` or ``$from_myhdl`` call in the HDL
    code. Each argument should be a :class:`Signal` declared in the MyHDL code.
 
 
 .. _ref-cosim-verilog:
 
@@ -706,14 +717,19 @@
     :func:`toVerilog` has the following attribute:
 
     .. attribute:: name
 
        This attribute is used to overwrite the default top-level instance name and the
        basename of the Verilog output filename.
 
+    .. attribute:: directory
+
+       This attribute is used to set the directory to which converted verilog
+       files are written. By default, the current working directory is used.
+
     .. attribute:: timescale
 
        This attribute is used to set the timescale in Verilog format. The assigned value
        should be a string. The default timescale is "1ns/10ps".
 
 
 .. function:: toVHDL(func[, *args][, **kwargs])
@@ -731,26 +747,38 @@
     :func:`toVHDL` has the following attributes:
 
     .. attribute:: name
 
        This attribute is used to overwrite the default top-level
        instance name and the basename of the VHDL output.
 
+    .. attribute:: directory
+
+       This attribute is used to set the directory to which converted VHDL
+       files are written. By default, the current working directory is used.
+
     .. attribute:: component_declarations
 
        This attribute can be used to add component declarations to the
        VHDL output. When a string is assigned to it, it will be copied
        to the appropriate place in the output file.
 
     .. attribute:: library 
 
        This attribute can be used to set the library in the VHDL output
        file. The assigned value should be a string. The default 
        library is ``work``.
 
+    .. attribute:: std_logic_ports
+
+       This boolean attribute can be used to have only ``std_logic`` type
+       ports on the top-level interface (when ``True``) instead of the
+       default ``signed/unsigned`` types (when ``False``, the default). 
+
+
 
 .. _ref-conv-user:
 
 User-defined Verilog and VHDL code
 ----------------------------------
 
 User-defined code can be inserted in the Verilog or VHDL output through
```

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/intro.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/intro.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/background.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/background.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/unittest.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/unittest.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/conversion_examples.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/conversion_examples.txt`

 * *Files 0% similar despite different names*

```diff
@@ -19,25 +19,23 @@
 .. _conv-usage-seq:
 
 A small sequential design
 =========================
 
 Consider the following MyHDL code for an incrementer module::
 
-    ACTIVE_LOW, INACTIVE_HIGH = 0, 1
 
     def Inc(count, enable, clock, reset):
         
         """ Incrementer with enable.
         
         count -- output
         enable -- control input, increment when 1
         clock -- clock input
         reset -- asynchronous reset input
-        n -- counter max value
         
         """
         
         @always_seq(clock.posedge, reset=reset)
         def incLogic():
             if enable:
                 count.next = count + 1
@@ -55,15 +53,15 @@
     reset = ResetSignal(0, active=0, async=True)
 
     inc_inst = Inc(count, enable, clock, reset)
 
 ``inc_inst`` is an elaborated design instance that can be simulated. To convert
 it to Verilog, we change the last line as follows::
 
-   inc_inst = toVerilog(Inc, count, enable, clock, reset, n=n)
+   inc_inst = toVerilog(Inc, count, enable, clock, reset)
 
 Again, this creates an instance that can be simulated, but as a side effect, it
 also generates an equivalent Verilog module in file :file:`Inc.v`. The Verilog
 code looks as follows::
 
     module Inc (
         count,
```

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/hwtypes.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/hwtypes.txt`

 * *Files 0% similar despite different names*

```diff
@@ -1,9 +1,13 @@
 .. currentmodule:: myhdl
 
+.. testsetup:: *
+
+   from myhdl import *
+
 .. _hwtypes:
 
 ***********************
 Hardware-oriented types
 ***********************
 
 .. _hwtypes-intbv:
@@ -335,15 +339,15 @@
 
 To support these operations directly, MyHDL provides the :class:`modbv`
 type. :class:`modbv` is implemented as a subclass of  :class:`intbv`.
 The two classes have an identical interface and work together
 in a straightforward way for arithmetic operations.
 The only difference is how the bounds are handled: out-of-bound values
 result in an error with :class:`intbv`, and in wrap-around with
-:class:`modbv`. For example, the modulo counter as above can be
+:class:`modbv`. For example, the modulo counter above can be
 modeled as follows::
 
     count = Signal(modbv(0, min=0, max=2**8))
     ...
     count.next = count + 1
 
 The wrap-around behavior is defined in general as follows::
```

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/rtl.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/rtl.txt`

 * *Files 20% similar despite different names*

```diff
@@ -27,14 +27,19 @@
 
 
 .. _model-comb-templ:
 
 Template
 --------
 
+.. testsetup:: *
+
+   from myhdl import *
+
+
 Combinatorial logic is described with a code pattern as follows::
 
    def top(<parameters>):
        ...
        @always_comb
        def combLogic():
            <functional code>
@@ -49,75 +54,86 @@
 
 
 .. _model-comb-ex:
 
 Example
 -------
 
-The following is an example of a combinatorial multiplexer::
+The following is an example of a combinatorial multiplexer
+
+
+.. testcode:: comb1
 
    from myhdl import Signal, Simulation, delay, always_comb
 
    def Mux(z, a, b, sel):
-
        """ Multiplexer.
 
        z -- mux output
        a, b -- data inputs
        sel -- control input: select a if asserted, otherwise b
 
        """
-
+       
        @always_comb
        def muxLogic():
            if sel == 1:
                z.next = a
            else:
                z.next = b
 
        return muxLogic
 
+   # Once we've created some signals...
+   z, a, b, sel = [Signal(intbv(0)) for i in range(4)]
+
+   # ...it can be instantiated as follows
+   mux_1 = Mux(z, a, b, sel)
+
 To verify it, we will simulate the logic with some random patterns. The
 ``random`` module in Python's standard library comes in handy for such purposes.
 The function ``randrange(n)`` returns a random natural integer smaller than *n*.
-It is used in the test bench code to produce random input values::
+It is used in the test bench code to produce random input values
 
-   from random import randrange
+.. testcode:: comb1
+   :hide:
 
-   z, a, b, sel = [Signal(0) for i in range(4)]
+   import random
+   random.seed(0xDECAFBAD)
 
-   mux_1 = Mux(z, a, b, sel)
+.. testcode:: comb1
+
+   from random import randrange
 
    def test():
+   
        print "z a b sel"
        for i in range(8):
            a.next, b.next, sel.next = randrange(8), randrange(8), randrange(2)
            yield delay(10)
            print "%s %s %s %s" % (z, a, b, sel)
-
+   
+   
    test_1 = test()
-
-   sim = Simulation(mux_1, test_1)
-   sim.run()    
+   sim = Simulation(mux_1, test_1).run()   
 
 Because of the randomness, the simulation output varies between runs  [#]_. One
-particular run produced the following output::
+particular run produced the following output
 
-   % python mux.py
-   z a b sel
-   6 6 1 1
-   7 7 1 1
-   7 3 7 0
-   1 2 1 0
-   7 7 5 1
-   4 7 4 0
-   4 0 4 0
-   3 3 5 1
-   StopSimulation: No more events
+.. testoutput:: comb1
 
+   z a b sel
+   6 6 0 1
+   7 7 2 1
+   7 6 7 0
+   0 3 0 0
+   1 1 1 1
+   1 5 1 0
+   2 3 2 0
+   1 1 0 1
 
 .. _model-seq:
 
 Sequential logic
 ================
 
 .. index:: single: sequential logic
@@ -155,17 +171,18 @@
 
 .. _model-seq-ex:
 
 Example
 -------
 
 The following code is a description of an incrementer with enable, and an
-asynchronous reset. ::
+asynchronous reset. 
+
+.. testcode:: seq1
 
-   from random import randrange
    from myhdl import *
   
    ACTIVE_LOW, INACTIVE_HIGH = 0, 1
 
    def Inc(count, enable, clock, reset, n):
 
        """ Incrementer with enable.
@@ -181,21 +198,33 @@
        @always_seq(clock.posedge, reset=reset)
        def incLogic():
            if enable:
                count.next = (count + 1) % n
 
        return incLogic
 
+
+
 For the test bench, we will use an independent clock generator, stimulus
 generator, and monitor. After applying enough stimulus patterns, we can raise
 the :func:`StopSimulation()` exception to stop the simulation run. The test bench for
-a small incrementer and a small number of patterns is a follows::
+a small incrementer and a small number of patterns is a follows
+
+.. testcode:: seq1
+   :hide:
+
+   import random
+   random.seed(0xDECAFBAD)
+
+.. testcode:: seq1
+
+   from random import randrange
 
    def testbench():
-       count, enable, clock = [Signal(intbv(0)) for i in range(4)]
+       count, enable, clock = [Signal(intbv(0)) for i in range(3)]
        reset = ResetSignal(0, active=ACTIVE_LOW, async=True)
 
        inc_1 = Inc(count, enable, clock, reset, n=4)
 
        HALF_PERIOD = delay(10)
 
        @always(HALF_PERIOD)
@@ -221,35 +250,33 @@
                yield delay(1)
                print "   %s      %s" % (enable, count)
 
        return clockGen, stimulus, inc_1, monitor
 
 
    tb = testbench()
+   Simulation(tb).run()
 
-   def main():
-       Simulation(tb).run()
+The simulation produces the following output
 
-The simulation produces the following output::
+.. testoutput:: seq1
 
-   % python inc.py
    enable  count
-      0      0
       1      1
       0      1
       1      2
       1      3
+      0      3
       1      0
-      0      0
       1      1
-      0      1
-      0      1
-      0      1
       1      2
-   StopSimulation
+      1      3
+      1      0
+      0      0
+      1      1
 
 .. _mode-seq-templ-alt:
 
 Alternative template
 --------------------
 
 The template with the :func:`always_seq` decorator is convenient
@@ -276,15 +303,18 @@
 .. index:: single: modeling; Finite State Machine
 
 Finite State Machine (FSM) modeling is very common in RTL design and therefore
 deserves special attention.
 
 For code clarity, the state values are typically represented by a set of
 identifiers. A standard Python idiom for this purpose is to assign a range of
-integers to a tuple of identifiers, like so::
+integers to a tuple of identifiers, like so
+
+
+.. doctest::
 
    >>> SEARCH, CONFIRM, SYNC = range(3)
    >>> CONFIRM
    1
 
 However, this technique has some drawbacks. Though it is clearly the intention
 that the identifiers belong together, this information is lost as soon as they
@@ -293,15 +323,18 @@
 need an *enumeration type*.
 
 .. index:: single: enum(); example usage
 
 MyHDL supports enumeration types by providing a function :func:`enum`.  The
 arguments to :func:`enum` are the string representations of the identifiers, and
 its return value is an enumeration type. The identifiers are available as
-attributes of the type. For example::
+attributes of the type. For example
+
+
+.. doctest::
 
    >>> from myhdl import enum
    >>> t_State = enum('SEARCH', 'CONFIRM', 'SYNC')
    >>> t_State
    <Enum: SEARCH, CONFIRM, SYNC>
    >>> t_State.CONFIRM
    CONFIRM
@@ -314,15 +347,17 @@
 example, but similar control structures are often found in telecommunication
 applications. Suppose that we need to find the Start Of Frame (SOF) position of
 an incoming frame of bytes. A sync pattern detector continuously looks for a
 framing pattern and indicates it to the FSM with a ``syncFlag`` signal. When
 found, the FSM moves from the initial ``SEARCH`` state to the ``CONFIRM`` state.
 When the ``syncFlag`` is confirmed on the expected position, the FSM declares
 ``SYNC``, otherwise it falls back to the ``SEARCH`` state.  This FSM can be
-coded as follows::
+coded as follows
+
+.. testcode:: sm1
 
    from myhdl import *
 
    ACTIVE_LOW = 0
    FRAME_SIZE = 8
    t_State = enum('SEARCH', 'CONFIRM', 'SYNC')
 
@@ -392,22 +427,24 @@
 function. By calling the function under its control, :func:`traceSignals`
 gathers information about the hierarchy and the signals to be traced. In
 addition to a function argument, :func:`traceSignals` accepts an arbitrary
 number of non-keyword and keyword arguments that will be passed to the function
 call.
 
 A small test bench for our framing controller example, with signal tracing
-enabled, is shown below::
+enabled, is shown below:
+
+.. testcode:: sm1
 
    def testbench():
 
        SOF = Signal(bool(0))
        syncFlag = Signal(bool(0))
        clk = Signal(bool(0))
-       reset = ResetSignal(0, active=ACTIVE_LOW, async=True)
+       reset = ResetSignal(1, active=ACTIVE_LOW, async=True)
        state = Signal(t_State.SEARCH)
 
        framectrl = FramerCtrl(SOF, state, syncFlag, clk, reset)
 
        @always(delay(10))
        def clkgen():
            clk.next = not clk
@@ -420,21 +457,67 @@
                syncFlag.next = 1
                yield clk.posedge
                syncFlag.next = 0
                for i in range(n-1):
                    yield clk.posedge
            raise StopSimulation
 
-       return framectrl, clkgen, stimulus
-
+       @always_seq(clk.posedge, reset=reset)
+       def output_printer():
+           print syncFlag, SOF, state
+       
+       return framectrl, clkgen, stimulus, output_printer
 
    tb_fsm = traceSignals(testbench)
    sim = Simulation(tb_fsm)
    sim.run()
 
+.. testoutput:: sm1
+   :hide:
+   
+   False False SEARCH
+   False False SEARCH
+   False False SEARCH
+   1 False SEARCH
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False SEARCH
+   0 False SEARCH
+   0 False SEARCH
+   1 False SEARCH
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   0 False CONFIRM
+   1 False CONFIRM
+   0 False SYNC
+   0 False SYNC
+   0 False SYNC
+   0 False SYNC
+   0 False SYNC
+   0 False SYNC
+   0 False SYNC
+   1 True SYNC
+   0 False SYNC
+   0 False SYNC
+
+.. testcleanup:: sm1
+   
+   import os
+   os.remove('testbench.vcd')
+   
 When we run the test bench, it generates a VCD file called
 :file:`testbench.vcd`. When we load this file into :program:`gtkwave`, we can
 view the waveforms:
 
 .. image:: tbfsm.png
 
 Signals are dumped in a suitable format. This format is inferred at the
```

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/preface.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/preface.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/manual/highlevel.txt` & `myhdl-0.9.0/doc/build/html/_sources/manual/highlevel.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/whatsnew/0.7.txt` & `myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.7.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/whatsnew/0.8.txt` & `myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.8.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_sources/whatsnew/0.6.txt` & `myhdl-0.9.0/doc/build/html/_sources/whatsnew/0.6.txt`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/basic.css` & `myhdl-0.9.0/doc/build/html/_static/basic.css`

 * *Files 8% similar despite different names*

```diff
@@ -1,14 +1,14 @@
 /*
  * basic.css
  * ~~~~~~~~~
  *
  * Sphinx stylesheet -- basic theme.
  *
- * :copyright: Copyright 2007-2011 by the Sphinx team, see AUTHORS.
+ * :copyright: Copyright 2007-2015 by the Sphinx team, see AUTHORS.
  * :license: BSD, see LICENSE for details.
  *
  */
 
 /* -- main layout ----------------------------------------------------------- */
 
 div.clearer {
@@ -85,14 +85,15 @@
 
 div.sphinxsidebar #searchbox input[type="submit"] {
     width: 30px;
 }
 
 img {
     border: 0;
+    max-width: 100%;
 }
 
 /* -- search page ----------------------------------------------------------- */
 
 ul.search {
     margin: 10px 0 0 20px;
     padding: 0;
@@ -192,15 +193,18 @@
 
 h1:hover > a.headerlink,
 h2:hover > a.headerlink,
 h3:hover > a.headerlink,
 h4:hover > a.headerlink,
 h5:hover > a.headerlink,
 h6:hover > a.headerlink,
-dt:hover > a.headerlink {
+dt:hover > a.headerlink,
+caption:hover > a.headerlink,
+p.caption:hover > a.headerlink,
+div.code-block-caption:hover > a.headerlink {
     visibility: visible;
 }
 
 div.body p.caption {
     text-align: inherit;
 }
 
@@ -309,14 +313,21 @@
 /* -- tables ---------------------------------------------------------------- */
 
 table.docutils {
     border: 0;
     border-collapse: collapse;
 }
 
+table caption span.caption-number {
+    font-style: italic;
+}
+
+table caption span.caption-text {
+}
+
 table.docutils td, table.docutils th {
     padding: 1px 8px 1px 5px;
     border-top: 0;
     border-left: 0;
     border-right: 0;
     border-bottom: 1px solid #aaa;
 }
@@ -339,14 +350,33 @@
     margin-left: 1px;
 }
 
 table.citation td {
     border-bottom: none;
 }
 
+/* -- figures --------------------------------------------------------------- */
+
+div.figure {
+    margin: 0.5em;
+    padding: 0.5em;
+}
+
+div.figure p.caption {
+    padding: 0.3em;
+}
+
+div.figure p.caption span.caption-number {
+    font-style: italic;
+}
+
+div.figure p.caption span.caption-text {
+}
+
+
 /* -- other body styles ----------------------------------------------------- */
 
 ol.arabic {
     list-style: decimal;
 }
 
 ol.loweralpha {
@@ -397,22 +427,22 @@
     padding-left: 1em;
 }
 
 .field-list p {
     margin: 0;
 }
 
-.refcount {
-    color: #060;
-}
-
 .optional {
     font-size: 1.3em;
 }
 
+.sig-paren {
+    font-size: larger;
+}
+
 .versionmodified {
     font-style: italic;
 }
 
 .system-message {
     background-color: #fda;
     padding: 5px;
@@ -470,30 +500,59 @@
     margin-left: 0.5em;
 }
 
 table.highlighttable td {
     padding: 0 0.5em 0 0.5em;
 }
 
-tt.descname {
+div.code-block-caption {
+    padding: 2px 5px;
+    font-size: small;
+}
+
+div.code-block-caption code {
+    background-color: transparent;
+}
+
+div.code-block-caption + div > div.highlight > pre {
+    margin-top: 0;
+}
+
+div.code-block-caption span.caption-number {
+    padding: 0.1em 0.3em;
+    font-style: italic;
+}
+
+div.code-block-caption span.caption-text {
+}
+
+div.literal-block-wrapper {
+    padding: 1em 1em 0;
+}
+
+div.literal-block-wrapper div.highlight {
+    margin: 0;
+}
+
+code.descname {
     background-color: transparent;
     font-weight: bold;
     font-size: 1.2em;
 }
 
-tt.descclassname {
+code.descclassname {
     background-color: transparent;
 }
 
-tt.xref, a tt {
+code.xref, a code {
     background-color: transparent;
     font-weight: bold;
 }
 
-h1 tt, h2 tt, h3 tt, h4 tt, h5 tt, h6 tt {
+h1 code, h2 code, h3 code, h4 code, h5 code, h6 code {
     background-color: transparent;
 }
 
 .viewcode-link {
     float: right;
 }
```

### Comparing `myhdl-0.8.1/doc/build/html/_static/comment.png` & `myhdl-0.9.0/doc/build/html/_static/comment.png`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/myhdl.css` & `myhdl-0.9.0/doc/build/html/_static/myhdl.css`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/pygments.css` & `myhdl-0.9.0/doc/build/html/_static/pygments.css`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/jquery.js` & `myhdl-0.9.0/doc/build/html/_static/jquery.js`

 * *Files 24% similar despite different names*

#### js-beautify {}

```diff
@@ -1,3500 +1,3340 @@
-/*!
- * jQuery JavaScript Library v1.4.2
- * http://jquery.com/
- *
- * Copyright 2010, John Resig
- * Dual licensed under the MIT or GPL Version 2 licenses.
- * http://jquery.org/license
- *
- * Includes Sizzle.js
- * http://sizzlejs.com/
- * Copyright 2010, The Dojo Foundation
- * Released under the MIT, BSD, and GPL Licenses.
- *
- * Date: Sat Feb 13 22:33:48 2010 -0500
- */
-(function(A, w) {
-    function ma() {
-        if (!c.isReady) {
-            try {
-                s.documentElement.doScroll("left")
-            } catch (a) {
-                setTimeout(ma, 1);
-                return
-            }
-            c.ready()
-        }
-    }
-
-    function Qa(a, b) {
-        b.src ? c.ajax({
-            url: b.src,
-            async: false,
-            dataType: "script"
-        }) : c.globalEval(b.text || b.textContent || b.innerHTML || "");
-        b.parentNode && b.parentNode.removeChild(b)
-    }
-
-    function X(a, b, d, f, e, j) {
-        var i = a.length;
-        if (typeof b === "object") {
-            for (var o in b) X(a, o, b[o], f, e, d);
-            return a
-        }
-        if (d !== w) {
-            f = !j && f && c.isFunction(d);
-            for (o = 0; o < i; o++) e(a[o], b, f ? d.call(a[o], o, e(a[o], b)) : d, j);
-            return a
-        }
-        return i ?
-            e(a[0], b) : w
-    }
-
-    function J() {
-        return (new Date).getTime()
-    }
-
-    function Y() {
-        return false
-    }
-
-    function Z() {
-        return true
-    }
-
-    function na(a, b, d) {
-        d[0].type = a;
-        return c.event.handle.apply(b, d)
-    }
-
-    function oa(a) {
-        var b, d = [],
-            f = [],
-            e = arguments,
-            j, i, o, k, n, r;
-        i = c.data(this, "events");
-        if (!(a.liveFired === this || !i || !i.live || a.button && a.type === "click")) {
-            a.liveFired = this;
-            var u = i.live.slice(0);
-            for (k = 0; k < u.length; k++) {
-                i = u[k];
-                i.origType.replace(O, "") === a.type ? f.push(i.selector) : u.splice(k--, 1)
-            }
-            j = c(a.target).closest(f, a.currentTarget);
-            n = 0;
-            for (r =
-                j.length; n < r; n++)
-                for (k = 0; k < u.length; k++) {
-                    i = u[k];
-                    if (j[n].selector === i.selector) {
-                        o = j[n].elem;
-                        f = null;
-                        if (i.preType === "mouseenter" || i.preType === "mouseleave") f = c(a.relatedTarget).closest(i.selector)[0];
-                        if (!f || f !== o) d.push({
-                            elem: o,
-                            handleObj: i
-                        })
-                    }
-                }
-            n = 0;
-            for (r = d.length; n < r; n++) {
-                j = d[n];
-                a.currentTarget = j.elem;
-                a.data = j.handleObj.data;
-                a.handleObj = j.handleObj;
-                if (j.handleObj.origHandler.apply(j.elem, e) === false) {
-                    b = false;
-                    break
-                }
-            }
-            return b
-        }
-    }
-
-    function pa(a, b) {
-        return "live." + (a && a !== "*" ? a + "." : "") + b.replace(/\./g, "`").replace(/ /g,
-            "&")
-    }
-
-    function qa(a) {
-        return !a || !a.parentNode || a.parentNode.nodeType === 11
-    }
-
-    function ra(a, b) {
-        var d = 0;
-        b.each(function() {
-            if (this.nodeName === (a[d] && a[d].nodeName)) {
-                var f = c.data(a[d++]),
-                    e = c.data(this, f);
-                if (f = f && f.events) {
-                    delete e.handle;
-                    e.events = {};
-                    for (var j in f)
-                        for (var i in f[j]) c.event.add(this, j, f[j][i], f[j][i].data)
-                }
-            }
-        })
-    }
-
-    function sa(a, b, d) {
-        var f, e, j;
-        b = b && b[0] ? b[0].ownerDocument || b[0] : s;
-        if (a.length === 1 && typeof a[0] === "string" && a[0].length < 512 && b === s && !ta.test(a[0]) && (c.support.checkClone || !ua.test(a[0]))) {
-            e =
-                true;
-            if (j = c.fragments[a[0]])
-                if (j !== 1) f = j
-        }
-        if (!f) {
-            f = b.createDocumentFragment();
-            c.clean(a, b, f, d)
-        }
-        if (e) c.fragments[a[0]] = j ? f : 1;
-        return {
-            fragment: f,
-            cacheable: e
-        }
-    }
-
-    function K(a, b) {
-        var d = {};
-        c.each(va.concat.apply([], va.slice(0, b)), function() {
-            d[this] = a
-        });
-        return d
-    }
-
-    function wa(a) {
-        return "scrollTo" in a && a.document ? a : a.nodeType === 9 ? a.defaultView || a.parentWindow : false
-    }
-    var c = function(a, b) {
-            return new c.fn.init(a, b)
-        },
-        Ra = A.jQuery,
-        Sa = A.$,
-        s = A.document,
-        T, Ta = /^[^<]*(<[\w\W]+>)[^>]*$|^#([\w-]+)$/,
-        Ua = /^.[^:#\[\.,]*$/,
-        Va = /\S/,
-        Wa = /^(\s|\u00A0)+|(\s|\u00A0)+$/g,
-        Xa = /^<(\w+)\s*\/?>(?:<\/\1>)?$/,
-        P = navigator.userAgent,
-        xa = false,
-        Q = [],
-        L, $ = Object.prototype.toString,
-        aa = Object.prototype.hasOwnProperty,
-        ba = Array.prototype.push,
-        R = Array.prototype.slice,
-        ya = Array.prototype.indexOf;
-    c.fn = c.prototype = {
-        init: function(a, b) {
-            var d, f;
-            if (!a) return this;
-            if (a.nodeType) {
-                this.context = this[0] = a;
-                this.length = 1;
-                return this
-            }
-            if (a === "body" && !b) {
-                this.context = s;
-                this[0] = s.body;
-                this.selector = "body";
-                this.length = 1;
-                return this
-            }
-            if (typeof a === "string")
-                if ((d = Ta.exec(a)) &&
-                    (d[1] || !b))
-                    if (d[1]) {
-                        f = b ? b.ownerDocument || b : s;
-                        if (a = Xa.exec(a))
-                            if (c.isPlainObject(b)) {
-                                a = [s.createElement(a[1])];
-                                c.fn.attr.call(a, b, true)
-                            } else a = [f.createElement(a[1])];
-                        else {
-                            a = sa([d[1]], [f]);
-                            a = (a.cacheable ? a.fragment.cloneNode(true) : a.fragment).childNodes
-                        }
-                        return c.merge(this, a)
-                    } else {
-                        if (b = s.getElementById(d[2])) {
-                            if (b.id !== d[2]) return T.find(a);
-                            this.length = 1;
-                            this[0] = b
-                        }
-                        this.context = s;
-                        this.selector = a;
-                        return this
-                    }
-            else if (!b && /^\w+$/.test(a)) {
-                this.selector = a;
-                this.context = s;
-                a = s.getElementsByTagName(a);
-                return c.merge(this,
-                    a)
-            } else return !b || b.jquery ? (b || T).find(a) : c(b).find(a);
-            else if (c.isFunction(a)) return T.ready(a);
-            if (a.selector !== w) {
-                this.selector = a.selector;
-                this.context = a.context
-            }
-            return c.makeArray(a, this)
-        },
+/*! jQuery v1.11.1 | (c) 2005, 2014 jQuery Foundation, Inc. | jquery.org/license */ ! function(a, b) {
+    "object" == typeof module && "object" == typeof module.exports ? module.exports = a.document ? b(a, !0) : function(a) {
+        if (!a.document) throw new Error("jQuery requires a window with a document");
+        return b(a)
+    } : b(a)
+}("undefined" != typeof window ? window : this, function(a, b) {
+    var c = [],
+        d = c.slice,
+        e = c.concat,
+        f = c.push,
+        g = c.indexOf,
+        h = {},
+        i = h.toString,
+        j = h.hasOwnProperty,
+        k = {},
+        l = "1.11.1",
+        m = function(a, b) {
+            return new m.fn.init(a, b)
+        },
+        n = /^[\s\uFEFF\xA0]+|[\s\uFEFF\xA0]+$/g,
+        o = /^-ms-/,
+        p = /-([\da-z])/gi,
+        q = function(a, b) {
+            return b.toUpperCase()
+        };
+    m.fn = m.prototype = {
+        jquery: l,
+        constructor: m,
         selector: "",
-        jquery: "1.4.2",
         length: 0,
-        size: function() {
-            return this.length
-        },
         toArray: function() {
-            return R.call(this, 0)
+            return d.call(this)
         },
         get: function(a) {
-            return a == null ? this.toArray() : a < 0 ? this.slice(a)[0] : this[a]
+            return null != a ? 0 > a ? this[a + this.length] : this[a] : d.call(this)
         },
-        pushStack: function(a, b, d) {
-            var f = c();
-            c.isArray(a) ? ba.apply(f, a) : c.merge(f, a);
-            f.prevObject = this;
-            f.context = this.context;
-            if (b ===
-                "find") f.selector = this.selector + (this.selector ? " " : "") + d;
-            else if (b) f.selector = this.selector + "." + b + "(" + d + ")";
-            return f
+        pushStack: function(a) {
+            var b = m.merge(this.constructor(), a);
+            return b.prevObject = this, b.context = this.context, b
         },
         each: function(a, b) {
-            return c.each(this, a, b)
+            return m.each(this, a, b)
         },
-        ready: function(a) {
-            c.bindReady();
-            if (c.isReady) a.call(s, c);
-            else Q && Q.push(a);
-            return this
+        map: function(a) {
+            return this.pushStack(m.map(this, function(b, c) {
+                return a.call(b, c, b)
+            }))
         },
-        eq: function(a) {
-            return a === -1 ? this.slice(a) : this.slice(a, +a + 1)
+        slice: function() {
+            return this.pushStack(d.apply(this, arguments))
         },
         first: function() {
             return this.eq(0)
         },
         last: function() {
             return this.eq(-1)
         },
-        slice: function() {
-            return this.pushStack(R.apply(this, arguments), "slice", R.call(arguments).join(","))
-        },
-        map: function(a) {
-            return this.pushStack(c.map(this,
-                function(b, d) {
-                    return a.call(b, d, b)
-                }))
+        eq: function(a) {
+            var b = this.length,
+                c = +a + (0 > a ? b : 0);
+            return this.pushStack(c >= 0 && b > c ? [this[c]] : [])
         },
         end: function() {
-            return this.prevObject || c(null)
-        },
-        push: ba,
-        sort: [].sort,
-        splice: [].splice
-    };
-    c.fn.init.prototype = c.fn;
-    c.extend = c.fn.extend = function() {
-        var a = arguments[0] || {},
-            b = 1,
-            d = arguments.length,
-            f = false,
-            e, j, i, o;
-        if (typeof a === "boolean") {
-            f = a;
-            a = arguments[1] || {};
-            b = 2
-        }
-        if (typeof a !== "object" && !c.isFunction(a)) a = {};
-        if (d === b) {
-            a = this;
-            --b
-        }
-        for (; b < d; b++)
-            if ((e = arguments[b]) != null)
-                for (j in e) {
-                    i = a[j];
-                    o = e[j];
-                    if (a !== o)
-                        if (f && o && (c.isPlainObject(o) || c.isArray(o))) {
-                            i = i && (c.isPlainObject(i) ||
-                                c.isArray(i)) ? i : c.isArray(o) ? [] : {};
-                            a[j] = c.extend(f, i, o)
-                        } else if (o !== w) a[j] = o
-                }
-        return a
-    };
-    c.extend({
-        noConflict: function(a) {
-            A.$ = Sa;
-            if (a) A.jQuery = Ra;
-            return c
+            return this.prevObject || this.constructor(null)
         },
-        isReady: false,
-        ready: function() {
-            if (!c.isReady) {
-                if (!s.body) return setTimeout(c.ready, 13);
-                c.isReady = true;
-                if (Q) {
-                    for (var a, b = 0; a = Q[b++];) a.call(s, c);
-                    Q = null
-                }
-                c.fn.triggerHandler && c(s).triggerHandler("ready")
-            }
-        },
-        bindReady: function() {
-            if (!xa) {
-                xa = true;
-                if (s.readyState === "complete") return c.ready();
-                if (s.addEventListener) {
-                    s.addEventListener("DOMContentLoaded",
-                        L, false);
-                    A.addEventListener("load", c.ready, false)
-                } else if (s.attachEvent) {
-                    s.attachEvent("onreadystatechange", L);
-                    A.attachEvent("onload", c.ready);
-                    var a = false;
-                    try {
-                        a = A.frameElement == null
-                    } catch (b) {}
-                    s.documentElement.doScroll && a && ma()
-                }
-            }
+        push: f,
+        sort: c.sort,
+        splice: c.splice
+    }, m.extend = m.fn.extend = function() {
+        var a, b, c, d, e, f, g = arguments[0] || {},
+            h = 1,
+            i = arguments.length,
+            j = !1;
+        for ("boolean" == typeof g && (j = g, g = arguments[h] || {}, h++), "object" == typeof g || m.isFunction(g) || (g = {}), h === i && (g = this, h--); i > h; h++)
+            if (null != (e = arguments[h]))
+                for (d in e) a = g[d], c = e[d], g !== c && (j && c && (m.isPlainObject(c) || (b = m.isArray(c))) ? (b ? (b = !1, f = a && m.isArray(a) ? a : []) : f = a && m.isPlainObject(a) ? a : {}, g[d] = m.extend(j, f, c)) : void 0 !== c && (g[d] = c));
+        return g
+    }, m.extend({
+        expando: "jQuery" + (l + Math.random()).replace(/\D/g, ""),
+        isReady: !0,
+        error: function(a) {
+            throw new Error(a)
         },
+        noop: function() {},
         isFunction: function(a) {
-            return $.call(a) === "[object Function]"
+            return "function" === m.type(a)
+        },
+        isArray: Array.isArray || function(a) {
+            return "array" === m.type(a)
+        },
+        isWindow: function(a) {
+            return null != a && a == a.window
         },
-        isArray: function(a) {
-            return $.call(a) === "[object Array]"
+        isNumeric: function(a) {
+            return !m.isArray(a) && a - parseFloat(a) >= 0
+        },
+        isEmptyObject: function(a) {
+            var b;
+            for (b in a) return !1;
+            return !0
         },
         isPlainObject: function(a) {
-            if (!a || $.call(a) !== "[object Object]" || a.nodeType || a.setInterval) return false;
-            if (a.constructor && !aa.call(a, "constructor") && !aa.call(a.constructor.prototype,
-                    "isPrototypeOf")) return false;
             var b;
+            if (!a || "object" !== m.type(a) || a.nodeType || m.isWindow(a)) return !1;
+            try {
+                if (a.constructor && !j.call(a, "constructor") && !j.call(a.constructor.prototype, "isPrototypeOf")) return !1
+            } catch (c) {
+                return !1
+            }
+            if (k.ownLast)
+                for (b in a) return j.call(a, b);
             for (b in a);
-            return b === w || aa.call(a, b)
+            return void 0 === b || j.call(a, b)
         },
-        isEmptyObject: function(a) {
-            for (var b in a) return false;
-            return true
+        type: function(a) {
+            return null == a ? a + "" : "object" == typeof a || "function" == typeof a ? h[i.call(a)] || "object" : typeof a
         },
-        error: function(a) {
-            throw a;
+        globalEval: function(b) {
+            b && m.trim(b) && (a.execScript || function(b) {
+                a.eval.call(a, b)
+            })(b)
         },
-        parseJSON: function(a) {
-            if (typeof a !== "string" || !a) return null;
-            a = c.trim(a);
-            if (/^[\],:{}\s]*$/.test(a.replace(/\\(?:["\\\/bfnrt]|u[0-9a-fA-F]{4})/g, "@").replace(/"[^"\\\n\r]*"|true|false|null|-?\d+(?:\.\d*)?(?:[eE][+\-]?\d+)?/g, "]").replace(/(?:^|:|,)(?:\s*\[)+/g, ""))) return A.JSON && A.JSON.parse ? A.JSON.parse(a) : (new Function("return " +
-                a))();
-            else c.error("Invalid JSON: " + a)
-        },
-        noop: function() {},
-        globalEval: function(a) {
-            if (a && Va.test(a)) {
-                var b = s.getElementsByTagName("head")[0] || s.documentElement,
-                    d = s.createElement("script");
-                d.type = "text/javascript";
-                if (c.support.scriptEval) d.appendChild(s.createTextNode(a));
-                else d.text = a;
-                b.insertBefore(d, b.firstChild);
-                b.removeChild(d)
-            }
+        camelCase: function(a) {
+            return a.replace(o, "ms-").replace(p, q)
         },
         nodeName: function(a, b) {
-            return a.nodeName && a.nodeName.toUpperCase() === b.toUpperCase()
+            return a.nodeName && a.nodeName.toLowerCase() === b.toLowerCase()
         },
-        each: function(a, b, d) {
-            var f, e = 0,
-                j = a.length,
-                i = j === w || c.isFunction(a);
-            if (d)
-                if (i)
-                    for (f in a) {
-                        if (b.apply(a[f],
-                                d) === false) break
-                    } else
-                        for (; e < j;) {
-                            if (b.apply(a[e++], d) === false) break
-                        } else if (i)
-                            for (f in a) {
-                                if (b.call(a[f], f, a[f]) === false) break
-                            } else
-                                for (d = a[0]; e < j && b.call(d, e, d) !== false; d = a[++e]);
+        each: function(a, b, c) {
+            var d, e = 0,
+                f = a.length,
+                g = r(a);
+            if (c) {
+                if (g) {
+                    for (; f > e; e++)
+                        if (d = b.apply(a[e], c), d === !1) break
+                } else
+                    for (e in a)
+                        if (d = b.apply(a[e], c), d === !1) break
+            } else if (g) {
+                for (; f > e; e++)
+                    if (d = b.call(a[e], e, a[e]), d === !1) break
+            } else
+                for (e in a)
+                    if (d = b.call(a[e], e, a[e]), d === !1) break;
             return a
         },
         trim: function(a) {
-            return (a || "").replace(Wa, "")
+            return null == a ? "" : (a + "").replace(n, "")
         },
         makeArray: function(a, b) {
-            b = b || [];
-            if (a != null) a.length == null || typeof a === "string" || c.isFunction(a) || typeof a !== "function" && a.setInterval ? ba.call(b, a) : c.merge(b, a);
-            return b
+            var c = b || [];
+            return null != a && (r(Object(a)) ? m.merge(c, "string" == typeof a ? [a] : a) : f.call(c, a)), c
         },
-        inArray: function(a, b) {
-            if (b.indexOf) return b.indexOf(a);
-            for (var d = 0, f = b.length; d < f; d++)
-                if (b[d] ===
-                    a) return d;
+        inArray: function(a, b, c) {
+            var d;
+            if (b) {
+                if (g) return g.call(b, a, c);
+                for (d = b.length, c = c ? 0 > c ? Math.max(0, d + c) : c : 0; d > c; c++)
+                    if (c in b && b[c] === a) return c
+            }
             return -1
         },
         merge: function(a, b) {
-            var d = a.length,
-                f = 0;
-            if (typeof b.length === "number")
-                for (var e = b.length; f < e; f++) a[d++] = b[f];
+            var c = +b.length,
+                d = 0,
+                e = a.length;
+            while (c > d) a[e++] = b[d++];
+            if (c !== c)
+                while (void 0 !== b[d]) a[e++] = b[d++];
+            return a.length = e, a
+        },
+        grep: function(a, b, c) {
+            for (var d, e = [], f = 0, g = a.length, h = !c; g > f; f++) d = !b(a[f], f), d !== h && e.push(a[f]);
+            return e
+        },
+        map: function(a, b, c) {
+            var d, f = 0,
+                g = a.length,
+                h = r(a),
+                i = [];
+            if (h)
+                for (; g > f; f++) d = b(a[f], f, c), null != d && i.push(d);
             else
-                for (; b[f] !== w;) a[d++] = b[f++];
-            a.length = d;
-            return a
-        },
-        grep: function(a, b, d) {
-            for (var f = [], e = 0, j = a.length; e < j; e++) !d !== !b(a[e], e) && f.push(a[e]);
-            return f
-        },
-        map: function(a, b, d) {
-            for (var f = [], e, j = 0, i = a.length; j < i; j++) {
-                e = b(a[j], j, d);
-                if (e != null) f[f.length] = e
-            }
-            return f.concat.apply([], f)
+                for (f in a) d = b(a[f], f, c), null != d && i.push(d);
+            return e.apply([], i)
         },
         guid: 1,
-        proxy: function(a, b, d) {
-            if (arguments.length === 2)
-                if (typeof b === "string") {
-                    d = a;
-                    a = d[b];
-                    b = w
-                } else if (b &&
-                !c.isFunction(b)) {
-                d = b;
-                b = w
-            }
-            if (!b && a) b = function() {
-                return a.apply(d || this, arguments)
-            };
-            if (a) b.guid = a.guid = a.guid || b.guid || c.guid++;
-            return b
-        },
-        uaMatch: function(a) {
-            a = a.toLowerCase();
-            a = /(webkit)[ \/]([\w.]+)/.exec(a) || /(opera)(?:.*version)?[ \/]([\w.]+)/.exec(a) || /(msie) ([\w.]+)/.exec(a) || !/compatible/.test(a) && /(mozilla)(?:.*? rv:([\w.]+))?/.exec(a) || [];
-            return {
-                browser: a[1] || "",
-                version: a[2] || "0"
-            }
-        },
-        browser: {}
+        proxy: function(a, b) {
+            var c, e, f;
+            return "string" == typeof b && (f = a[b], b = a, a = f), m.isFunction(a) ? (c = d.call(arguments, 2), e = function() {
+                return a.apply(b || this, c.concat(d.call(arguments)))
+            }, e.guid = a.guid = a.guid || m.guid++, e) : void 0
+        },
+        now: function() {
+            return +new Date
+        },
+        support: k
+    }), m.each("Boolean Number String Function Array Date RegExp Object Error".split(" "), function(a, b) {
+        h["[object " + b + "]"] = b.toLowerCase()
     });
-    P = c.uaMatch(P);
-    if (P.browser) {
-        c.browser[P.browser] = true;
-        c.browser.version = P.version
-    }
-    if (c.browser.webkit) c.browser.safari =
-        true;
-    if (ya) c.inArray = function(a, b) {
-        return ya.call(b, a)
-    };
-    T = c(s);
-    if (s.addEventListener) L = function() {
-        s.removeEventListener("DOMContentLoaded", L, false);
-        c.ready()
-    };
-    else if (s.attachEvent) L = function() {
-        if (s.readyState === "complete") {
-            s.detachEvent("onreadystatechange", L);
-            c.ready()
-        }
-    };
-    (function() {
-        c.support = {};
-        var a = s.documentElement,
-            b = s.createElement("script"),
-            d = s.createElement("div"),
-            f = "script" + J();
-        d.style.display = "none";
-        d.innerHTML = "   <link/><table></table><a href='/a' style='color:red;float:left;opacity:.55;'>a</a><input type='checkbox'/>";
-        var e = d.getElementsByTagName("*"),
-            j = d.getElementsByTagName("a")[0];
-        if (!(!e || !e.length || !j)) {
-            c.support = {
-                leadingWhitespace: d.firstChild.nodeType === 3,
-                tbody: !d.getElementsByTagName("tbody").length,
-                htmlSerialize: !!d.getElementsByTagName("link").length,
-                style: /red/.test(j.getAttribute("style")),
-                hrefNormalized: j.getAttribute("href") === "/a",
-                opacity: /^0.55$/.test(j.style.opacity),
-                cssFloat: !!j.style.cssFloat,
-                checkOn: d.getElementsByTagName("input")[0].value === "on",
-                optSelected: s.createElement("select").appendChild(s.createElement("option")).selected,
-                parentNode: d.removeChild(d.appendChild(s.createElement("div"))).parentNode === null,
-                deleteExpando: true,
-                checkClone: false,
-                scriptEval: false,
-                noCloneEvent: true,
-                boxModel: null
+
+    function r(a) {
+        var b = a.length,
+            c = m.type(a);
+        return "function" === c || m.isWindow(a) ? !1 : 1 === a.nodeType && b ? !0 : "array" === c || 0 === b || "number" == typeof b && b > 0 && b - 1 in a
+    }
+    var s = function(a) {
+        var b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, t, u = "sizzle" + -new Date,
+            v = a.document,
+            w = 0,
+            x = 0,
+            y = gb(),
+            z = gb(),
+            A = gb(),
+            B = function(a, b) {
+                return a === b && (l = !0), 0
+            },
+            C = "undefined",
+            D = 1 << 31,
+            E = {}.hasOwnProperty,
+            F = [],
+            G = F.pop,
+            H = F.push,
+            I = F.push,
+            J = F.slice,
+            K = F.indexOf || function(a) {
+                for (var b = 0, c = this.length; c > b; b++)
+                    if (this[b] === a) return b;
+                return -1
+            },
+            L = "checked|selected|async|autofocus|autoplay|controls|defer|disabled|hidden|ismap|loop|multiple|open|readonly|required|scoped",
+            M = "[\\x20\\t\\r\\n\\f]",
+            N = "(?:\\\\.|[\\w-]|[^\\x00-\\xa0])+",
+            O = N.replace("w", "w#"),
+            P = "\\[" + M + "*(" + N + ")(?:" + M + "*([*^$|!~]?=)" + M + "*(?:'((?:\\\\.|[^\\\\'])*)'|\"((?:\\\\.|[^\\\\\"])*)\"|(" + O + "))|)" + M + "*\\]",
+            Q = ":(" + N + ")(?:\\((('((?:\\\\.|[^\\\\'])*)'|\"((?:\\\\.|[^\\\\\"])*)\")|((?:\\\\.|[^\\\\()[\\]]|" + P + ")*)|.*)\\)|)",
+            R = new RegExp("^" + M + "+|((?:^|[^\\\\])(?:\\\\.)*)" + M + "+$", "g"),
+            S = new RegExp("^" + M + "*," + M + "*"),
+            T = new RegExp("^" + M + "*([>+~]|" + M + ")" + M + "*"),
+            U = new RegExp("=" + M + "*([^\\]'\"]*?)" + M + "*\\]", "g"),
+            V = new RegExp(Q),
+            W = new RegExp("^" + O + "$"),
+            X = {
+                ID: new RegExp("^#(" + N + ")"),
+                CLASS: new RegExp("^\\.(" + N + ")"),
+                TAG: new RegExp("^(" + N.replace("w", "w*") + ")"),
+                ATTR: new RegExp("^" + P),
+                PSEUDO: new RegExp("^" + Q),
+                CHILD: new RegExp("^:(only|first|last|nth|nth-last)-(child|of-type)(?:\\(" + M + "*(even|odd|(([+-]|)(\\d*)n|)" + M + "*(?:([+-]|)" + M + "*(\\d+)|))" + M + "*\\)|)", "i"),
+                bool: new RegExp("^(?:" + L + ")$", "i"),
+                needsContext: new RegExp("^" + M + "*[>+~]|:(even|odd|eq|gt|lt|nth|first|last)(?:\\(" + M + "*((?:-\\d)?\\d*)" + M + "*\\)|)(?=[^-]|$)", "i")
+            },
+            Y = /^(?:input|select|textarea|button)$/i,
+            Z = /^h\d$/i,
+            $ = /^[^{]+\{\s*\[native \w/,
+            _ = /^(?:#([\w-]+)|(\w+)|\.([\w-]+))$/,
+            ab = /[+~]/,
+            bb = /'|\\/g,
+            cb = new RegExp("\\\\([\\da-f]{1,6}" + M + "?|(" + M + ")|.)", "ig"),
+            db = function(a, b, c) {
+                var d = "0x" + b - 65536;
+                return d !== d || c ? b : 0 > d ? String.fromCharCode(d + 65536) : String.fromCharCode(d >> 10 | 55296, 1023 & d | 56320)
             };
-            b.type = "text/javascript";
-            try {
-                b.appendChild(s.createTextNode("window." + f + "=1;"))
-            } catch (i) {}
-            a.insertBefore(b, a.firstChild);
-            if (A[f]) {
-                c.support.scriptEval = true;
-                delete A[f]
-            }
-            try {
-                delete b.test
-            } catch (o) {
-                c.support.deleteExpando = false
-            }
-            a.removeChild(b);
-            if (d.attachEvent && d.fireEvent) {
-                d.attachEvent("onclick", function k() {
-                    c.support.noCloneEvent =
-                        false;
-                    d.detachEvent("onclick", k)
-                });
-                d.cloneNode(true).fireEvent("onclick")
-            }
-            d = s.createElement("div");
-            d.innerHTML = "<input type='radio' name='radiotest' checked='checked'/>";
-            a = s.createDocumentFragment();
-            a.appendChild(d.firstChild);
-            c.support.checkClone = a.cloneNode(true).cloneNode(true).lastChild.checked;
-            c(function() {
-                var k = s.createElement("div");
-                k.style.width = k.style.paddingLeft = "1px";
-                s.body.appendChild(k);
-                c.boxModel = c.support.boxModel = k.offsetWidth === 2;
-                s.body.removeChild(k).style.display = "none"
-            });
-            a = function(k) {
-                var n =
-                    s.createElement("div");
-                k = "on" + k;
-                var r = k in n;
-                if (!r) {
-                    n.setAttribute(k, "return;");
-                    r = typeof n[k] === "function"
+        try {
+            I.apply(F = J.call(v.childNodes), v.childNodes), F[v.childNodes.length].nodeType
+        } catch (eb) {
+            I = {
+                apply: F.length ? function(a, b) {
+                    H.apply(a, J.call(b))
+                } : function(a, b) {
+                    var c = a.length,
+                        d = 0;
+                    while (a[c++] = b[d++]);
+                    a.length = c - 1
                 }
-                return r
-            };
-            c.support.submitBubbles = a("submit");
-            c.support.changeBubbles = a("change");
-            a = b = d = e = j = null
-        }
-    })();
-    c.props = {
-        "for": "htmlFor",
-        "class": "className",
-        readonly: "readOnly",
-        maxlength: "maxLength",
-        cellspacing: "cellSpacing",
-        rowspan: "rowSpan",
-        colspan: "colSpan",
-        tabindex: "tabIndex",
-        usemap: "useMap",
-        frameborder: "frameBorder"
-    };
-    var G = "jQuery" + J(),
-        Ya = 0,
-        za = {};
-    c.extend({
-        cache: {},
-        expando: G,
-        noData: {
-            embed: true,
-            object: true,
-            applet: true
-        },
-        data: function(a, b, d) {
-            if (!(a.nodeName && c.noData[a.nodeName.toLowerCase()])) {
-                a = a == A ? za : a;
-                var f = a[G],
-                    e = c.cache;
-                if (!f && typeof b === "string" && d === w) return null;
-                f || (f = ++Ya);
-                if (typeof b === "object") {
-                    a[G] = f;
-                    e[f] = c.extend(true, {}, b)
-                } else if (!e[f]) {
-                    a[G] = f;
-                    e[f] = {}
-                }
-                a = e[f];
-                if (d !== w) a[b] = d;
-                return typeof b === "string" ? a[b] : a
             }
-        },
-        removeData: function(a, b) {
-            if (!(a.nodeName && c.noData[a.nodeName.toLowerCase()])) {
-                a = a == A ? za : a;
-                var d = a[G],
-                    f = c.cache,
-                    e = f[d];
-                if (b) {
-                    if (e) {
-                        delete e[b];
-                        c.isEmptyObject(e) && c.removeData(a)
-                    }
-                } else {
-                    if (c.support.deleteExpando) delete a[c.expando];
-                    else a.removeAttribute && a.removeAttribute(c.expando);
-                    delete f[d]
+        }
+
+        function fb(a, b, d, e) {
+            var f, h, j, k, l, o, r, s, w, x;
+            if ((b ? b.ownerDocument || b : v) !== n && m(b), b = b || n, d = d || [], !a || "string" != typeof a) return d;
+            if (1 !== (k = b.nodeType) && 9 !== k) return [];
+            if (p && !e) {
+                if (f = _.exec(a))
+                    if (j = f[1]) {
+                        if (9 === k) {
+                            if (h = b.getElementById(j), !h || !h.parentNode) return d;
+                            if (h.id === j) return d.push(h), d
+                        } else if (b.ownerDocument && (h = b.ownerDocument.getElementById(j)) && t(b, h) && h.id === j) return d.push(h), d
+                    } else {
+                        if (f[2]) return I.apply(d, b.getElementsByTagName(a)), d;
+                        if ((j = f[3]) && c.getElementsByClassName && b.getElementsByClassName) return I.apply(d, b.getElementsByClassName(j)), d
+                    } if (c.qsa && (!q || !q.test(a))) {
+                    if (s = r = u, w = b, x = 9 === k && a, 1 === k && "object" !== b.nodeName.toLowerCase()) {
+                        o = g(a), (r = b.getAttribute("id")) ? s = r.replace(bb, "\\$&") : b.setAttribute("id", s), s = "[id='" + s + "'] ", l = o.length;
+                        while (l--) o[l] = s + qb(o[l]);
+                        w = ab.test(a) && ob(b.parentNode) || b, x = o.join(",")
+                    }
+                    if (x) try {
+                        return I.apply(d, w.querySelectorAll(x)), d
+                    } catch (y) {} finally {
+                        r || b.removeAttribute("id")
+                    }
                 }
             }
+            return i(a.replace(R, "$1"), b, d, e)
         }
-    });
-    c.fn.extend({
-        data: function(a, b) {
-            if (typeof a === "undefined" && this.length) return c.data(this[0]);
-            else if (typeof a === "object") return this.each(function() {
-                c.data(this, a)
-            });
-            var d = a.split(".");
-            d[1] = d[1] ? "." + d[1] : "";
-            if (b === w) {
-                var f = this.triggerHandler("getData" + d[1] + "!", [d[0]]);
-                if (f === w && this.length) f = c.data(this[0], a);
-                return f === w && d[1] ? this.data(d[0]) : f
-            } else return this.trigger("setData" + d[1] + "!", [d[0], b]).each(function() {
-                c.data(this,
-                    a, b)
-            })
-        },
-        removeData: function(a) {
-            return this.each(function() {
-                c.removeData(this, a)
-            })
+
+        function gb() {
+            var a = [];
+
+            function b(c, e) {
+                return a.push(c + " ") > d.cacheLength && delete b[a.shift()], b[c + " "] = e
+            }
+            return b
         }
-    });
-    c.extend({
-        queue: function(a, b, d) {
-            if (a) {
-                b = (b || "fx") + "queue";
-                var f = c.data(a, b);
-                if (!d) return f || [];
-                if (!f || c.isArray(d)) f = c.data(a, b, c.makeArray(d));
-                else f.push(d);
-                return f
+
+        function hb(a) {
+            return a[u] = !0, a
+        }
+
+        function ib(a) {
+            var b = n.createElement("div");
+            try {
+                return !!a(b)
+            } catch (c) {
+                return !1
+            } finally {
+                b.parentNode && b.parentNode.removeChild(b), b = null
             }
-        },
-        dequeue: function(a, b) {
-            b = b || "fx";
-            var d = c.queue(a, b),
-                f = d.shift();
-            if (f === "inprogress") f = d.shift();
-            if (f) {
-                b === "fx" && d.unshift("inprogress");
-                f.call(a, function() {
-                    c.dequeue(a, b)
-                })
+        }
+
+        function jb(a, b) {
+            var c = a.split("|"),
+                e = a.length;
+            while (e--) d.attrHandle[c[e]] = b
+        }
+
+        function kb(a, b) {
+            var c = b && a,
+                d = c && 1 === a.nodeType && 1 === b.nodeType && (~b.sourceIndex || D) - (~a.sourceIndex || D);
+            if (d) return d;
+            if (c)
+                while (c = c.nextSibling)
+                    if (c === b) return -1;
+            return a ? 1 : -1
+        }
+
+        function lb(a) {
+            return function(b) {
+                var c = b.nodeName.toLowerCase();
+                return "input" === c && b.type === a
             }
         }
-    });
-    c.fn.extend({
-        queue: function(a, b) {
-            if (typeof a !== "string") {
-                b = a;
-                a = "fx"
+
+        function mb(a) {
+            return function(b) {
+                var c = b.nodeName.toLowerCase();
+                return ("input" === c || "button" === c) && b.type === a
             }
-            if (b ===
-                w) return c.queue(this[0], a);
-            return this.each(function() {
-                var d = c.queue(this, a, b);
-                a === "fx" && d[0] !== "inprogress" && c.dequeue(this, a)
-            })
-        },
-        dequeue: function(a) {
-            return this.each(function() {
-                c.dequeue(this, a)
-            })
-        },
-        delay: function(a, b) {
-            a = c.fx ? c.fx.speeds[a] || a : a;
-            b = b || "fx";
-            return this.queue(b, function() {
-                var d = this;
-                setTimeout(function() {
-                    c.dequeue(d, b)
-                }, a)
-            })
-        },
-        clearQueue: function(a) {
-            return this.queue(a || "fx", [])
         }
-    });
-    var Aa = /[\n\t]/g,
-        ca = /\s+/,
-        Za = /\r/g,
-        $a = /href|src|style/,
-        ab = /(button|input)/i,
-        bb = /(button|input|object|select|textarea)/i,
-        cb = /^(a|area)$/i,
-        Ba = /radio|checkbox/;
-    c.fn.extend({
-        attr: function(a, b) {
-            return X(this, a, b, true, c.attr)
-        },
-        removeAttr: function(a) {
-            return this.each(function() {
-                c.attr(this, a, "");
-                this.nodeType === 1 && this.removeAttribute(a)
+
+        function nb(a) {
+            return hb(function(b) {
+                return b = +b, hb(function(c, d) {
+                    var e, f = a([], c.length, b),
+                        g = f.length;
+                    while (g--) c[e = f[g]] && (c[e] = !(d[e] = c[e]))
+                })
             })
-        },
-        addClass: function(a) {
-            if (c.isFunction(a)) return this.each(function(n) {
-                var r = c(this);
-                r.addClass(a.call(this, n, r.attr("class")))
-            });
-            if (a && typeof a === "string")
-                for (var b = (a || "").split(ca), d = 0, f = this.length; d < f; d++) {
-                    var e = this[d];
-                    if (e.nodeType === 1)
-                        if (e.className) {
-                            for (var j = " " + e.className + " ",
-                                    i = e.className, o = 0, k = b.length; o < k; o++)
-                                if (j.indexOf(" " + b[o] + " ") < 0) i += " " + b[o];
-                            e.className = c.trim(i)
-                        } else e.className = a
+        }
+
+        function ob(a) {
+            return a && typeof a.getElementsByTagName !== C && a
+        }
+        c = fb.support = {}, f = fb.isXML = function(a) {
+            var b = a && (a.ownerDocument || a).documentElement;
+            return b ? "HTML" !== b.nodeName : !1
+        }, m = fb.setDocument = function(a) {
+            var b, e = a ? a.ownerDocument || a : v,
+                g = e.defaultView;
+            return e !== n && 9 === e.nodeType && e.documentElement ? (n = e, o = e.documentElement, p = !f(e), g && g !== g.top && (g.addEventListener ? g.addEventListener("unload", function() {
+                m()
+            }, !1) : g.attachEvent && g.attachEvent("onunload", function() {
+                m()
+            })), c.attributes = ib(function(a) {
+                return a.className = "i", !a.getAttribute("className")
+            }), c.getElementsByTagName = ib(function(a) {
+                return a.appendChild(e.createComment("")), !a.getElementsByTagName("*").length
+            }), c.getElementsByClassName = $.test(e.getElementsByClassName) && ib(function(a) {
+                return a.innerHTML = "<div class='a'></div><div class='a i'></div>", a.firstChild.className = "i", 2 === a.getElementsByClassName("i").length
+            }), c.getById = ib(function(a) {
+                return o.appendChild(a).id = u, !e.getElementsByName || !e.getElementsByName(u).length
+            }), c.getById ? (d.find.ID = function(a, b) {
+                if (typeof b.getElementById !== C && p) {
+                    var c = b.getElementById(a);
+                    return c && c.parentNode ? [c] : []
+                }
+            }, d.filter.ID = function(a) {
+                var b = a.replace(cb, db);
+                return function(a) {
+                    return a.getAttribute("id") === b
+                }
+            }) : (delete d.find.ID, d.filter.ID = function(a) {
+                var b = a.replace(cb, db);
+                return function(a) {
+                    var c = typeof a.getAttributeNode !== C && a.getAttributeNode("id");
+                    return c && c.value === b
+                }
+            }), d.find.TAG = c.getElementsByTagName ? function(a, b) {
+                return typeof b.getElementsByTagName !== C ? b.getElementsByTagName(a) : void 0
+            } : function(a, b) {
+                var c, d = [],
+                    e = 0,
+                    f = b.getElementsByTagName(a);
+                if ("*" === a) {
+                    while (c = f[e++]) 1 === c.nodeType && d.push(c);
+                    return d
                 }
-            return this
-        },
-        removeClass: function(a) {
-            if (c.isFunction(a)) return this.each(function(k) {
-                var n = c(this);
-                n.removeClass(a.call(this, k, n.attr("class")))
-            });
-            if (a && typeof a === "string" || a === w)
-                for (var b = (a || "").split(ca), d = 0, f = this.length; d < f; d++) {
-                    var e = this[d];
-                    if (e.nodeType === 1 && e.className)
-                        if (a) {
-                            for (var j = (" " + e.className + " ").replace(Aa, " "), i = 0, o = b.length; i < o; i++) j = j.replace(" " + b[i] + " ",
-                                " ");
-                            e.className = c.trim(j)
-                        } else e.className = ""
+                return f
+            }, d.find.CLASS = c.getElementsByClassName && function(a, b) {
+                return typeof b.getElementsByClassName !== C && p ? b.getElementsByClassName(a) : void 0
+            }, r = [], q = [], (c.qsa = $.test(e.querySelectorAll)) && (ib(function(a) {
+                a.innerHTML = "<select msallowclip=''><option selected=''></option></select>", a.querySelectorAll("[msallowclip^='']").length && q.push("[*^$]=" + M + "*(?:''|\"\")"), a.querySelectorAll("[selected]").length || q.push("\\[" + M + "*(?:value|" + L + ")"), a.querySelectorAll(":checked").length || q.push(":checked")
+            }), ib(function(a) {
+                var b = e.createElement("input");
+                b.setAttribute("type", "hidden"), a.appendChild(b).setAttribute("name", "D"), a.querySelectorAll("[name=d]").length && q.push("name" + M + "*[*^$|!~]?="), a.querySelectorAll(":enabled").length || q.push(":enabled", ":disabled"), a.querySelectorAll("*,:x"), q.push(",.*:")
+            })), (c.matchesSelector = $.test(s = o.matches || o.webkitMatchesSelector || o.mozMatchesSelector || o.oMatchesSelector || o.msMatchesSelector)) && ib(function(a) {
+                c.disconnectedMatch = s.call(a, "div"), s.call(a, "[s!='']:x"), r.push("!=", Q)
+            }), q = q.length && new RegExp(q.join("|")), r = r.length && new RegExp(r.join("|")), b = $.test(o.compareDocumentPosition), t = b || $.test(o.contains) ? function(a, b) {
+                var c = 9 === a.nodeType ? a.documentElement : a,
+                    d = b && b.parentNode;
+                return a === d || !(!d || 1 !== d.nodeType || !(c.contains ? c.contains(d) : a.compareDocumentPosition && 16 & a.compareDocumentPosition(d)))
+            } : function(a, b) {
+                if (b)
+                    while (b = b.parentNode)
+                        if (b === a) return !0;
+                return !1
+            }, B = b ? function(a, b) {
+                if (a === b) return l = !0, 0;
+                var d = !a.compareDocumentPosition - !b.compareDocumentPosition;
+                return d ? d : (d = (a.ownerDocument || a) === (b.ownerDocument || b) ? a.compareDocumentPosition(b) : 1, 1 & d || !c.sortDetached && b.compareDocumentPosition(a) === d ? a === e || a.ownerDocument === v && t(v, a) ? -1 : b === e || b.ownerDocument === v && t(v, b) ? 1 : k ? K.call(k, a) - K.call(k, b) : 0 : 4 & d ? -1 : 1)
+            } : function(a, b) {
+                if (a === b) return l = !0, 0;
+                var c, d = 0,
+                    f = a.parentNode,
+                    g = b.parentNode,
+                    h = [a],
+                    i = [b];
+                if (!f || !g) return a === e ? -1 : b === e ? 1 : f ? -1 : g ? 1 : k ? K.call(k, a) - K.call(k, b) : 0;
+                if (f === g) return kb(a, b);
+                c = a;
+                while (c = c.parentNode) h.unshift(c);
+                c = b;
+                while (c = c.parentNode) i.unshift(c);
+                while (h[d] === i[d]) d++;
+                return d ? kb(h[d], i[d]) : h[d] === v ? -1 : i[d] === v ? 1 : 0
+            }, e) : n
+        }, fb.matches = function(a, b) {
+            return fb(a, null, null, b)
+        }, fb.matchesSelector = function(a, b) {
+            if ((a.ownerDocument || a) !== n && m(a), b = b.replace(U, "='$1']"), !(!c.matchesSelector || !p || r && r.test(b) || q && q.test(b))) try {
+                var d = s.call(a, b);
+                if (d || c.disconnectedMatch || a.document && 11 !== a.document.nodeType) return d
+            } catch (e) {}
+            return fb(b, n, null, [a]).length > 0
+        }, fb.contains = function(a, b) {
+            return (a.ownerDocument || a) !== n && m(a), t(a, b)
+        }, fb.attr = function(a, b) {
+            (a.ownerDocument || a) !== n && m(a);
+            var e = d.attrHandle[b.toLowerCase()],
+                f = e && E.call(d.attrHandle, b.toLowerCase()) ? e(a, b, !p) : void 0;
+            return void 0 !== f ? f : c.attributes || !p ? a.getAttribute(b) : (f = a.getAttributeNode(b)) && f.specified ? f.value : null
+        }, fb.error = function(a) {
+            throw new Error("Syntax error, unrecognized expression: " + a)
+        }, fb.uniqueSort = function(a) {
+            var b, d = [],
+                e = 0,
+                f = 0;
+            if (l = !c.detectDuplicates, k = !c.sortStable && a.slice(0), a.sort(B), l) {
+                while (b = a[f++]) b === a[f] && (e = d.push(f));
+                while (e--) a.splice(d[e], 1)
+            }
+            return k = null, a
+        }, e = fb.getText = function(a) {
+            var b, c = "",
+                d = 0,
+                f = a.nodeType;
+            if (f) {
+                if (1 === f || 9 === f || 11 === f) {
+                    if ("string" == typeof a.textContent) return a.textContent;
+                    for (a = a.firstChild; a; a = a.nextSibling) c += e(a)
+                } else if (3 === f || 4 === f) return a.nodeValue
+            } else
+                while (b = a[d++]) c += e(b);
+            return c
+        }, d = fb.selectors = {
+            cacheLength: 50,
+            createPseudo: hb,
+            match: X,
+            attrHandle: {},
+            find: {},
+            relative: {
+                ">": {
+                    dir: "parentNode",
+                    first: !0
+                },
+                " ": {
+                    dir: "parentNode"
+                },
+                "+": {
+                    dir: "previousSibling",
+                    first: !0
+                },
+                "~": {
+                    dir: "previousSibling"
                 }
-            return this
-        },
-        toggleClass: function(a, b) {
-            var d = typeof a,
-                f = typeof b === "boolean";
-            if (c.isFunction(a)) return this.each(function(e) {
-                var j = c(this);
-                j.toggleClass(a.call(this, e, j.attr("class"), b), b)
-            });
-            return this.each(function() {
-                if (d === "string")
-                    for (var e, j = 0, i = c(this), o = b, k = a.split(ca); e = k[j++];) {
-                        o = f ? o : !i.hasClass(e);
-                        i[o ? "addClass" : "removeClass"](e)
-                    } else if (d === "undefined" || d === "boolean") {
-                        this.className && c.data(this, "__className__", this.className);
-                        this.className =
-                            this.className || a === false ? "" : c.data(this, "__className__") || ""
+            },
+            preFilter: {
+                ATTR: function(a) {
+                    return a[1] = a[1].replace(cb, db), a[3] = (a[3] || a[4] || a[5] || "").replace(cb, db), "~=" === a[2] && (a[3] = " " + a[3] + " "), a.slice(0, 4)
+                },
+                CHILD: function(a) {
+                    return a[1] = a[1].toLowerCase(), "nth" === a[1].slice(0, 3) ? (a[3] || fb.error(a[0]), a[4] = +(a[4] ? a[5] + (a[6] || 1) : 2 * ("even" === a[3] || "odd" === a[3])), a[5] = +(a[7] + a[8] || "odd" === a[3])) : a[3] && fb.error(a[0]), a
+                },
+                PSEUDO: function(a) {
+                    var b, c = !a[6] && a[2];
+                    return X.CHILD.test(a[0]) ? null : (a[3] ? a[2] = a[4] || a[5] || "" : c && V.test(c) && (b = g(c, !0)) && (b = c.indexOf(")", c.length - b) - c.length) && (a[0] = a[0].slice(0, b), a[2] = c.slice(0, b)), a.slice(0, 3))
+                }
+            },
+            filter: {
+                TAG: function(a) {
+                    var b = a.replace(cb, db).toLowerCase();
+                    return "*" === a ? function() {
+                        return !0
+                    } : function(a) {
+                        return a.nodeName && a.nodeName.toLowerCase() === b
                     }
-            })
-        },
-        hasClass: function(a) {
-            a = " " + a + " ";
-            for (var b = 0, d = this.length; b < d; b++)
-                if ((" " + this[b].className + " ").replace(Aa, " ").indexOf(a) > -1) return true;
-            return false
-        },
-        val: function(a) {
-            if (a === w) {
-                var b = this[0];
-                if (b) {
-                    if (c.nodeName(b, "option")) return (b.attributes.value || {}).specified ? b.value : b.text;
-                    if (c.nodeName(b, "select")) {
-                        var d = b.selectedIndex,
-                            f = [],
-                            e = b.options;
-                        b = b.type === "select-one";
-                        if (d < 0) return null;
-                        var j = b ? d : 0;
-                        for (d = b ? d + 1 : e.length; j < d; j++) {
-                            var i =
-                                e[j];
-                            if (i.selected) {
-                                a = c(i).val();
-                                if (b) return a;
-                                f.push(a)
+                },
+                CLASS: function(a) {
+                    var b = y[a + " "];
+                    return b || (b = new RegExp("(^|" + M + ")" + a + "(" + M + "|$)")) && y(a, function(a) {
+                        return b.test("string" == typeof a.className && a.className || typeof a.getAttribute !== C && a.getAttribute("class") || "")
+                    })
+                },
+                ATTR: function(a, b, c) {
+                    return function(d) {
+                        var e = fb.attr(d, a);
+                        return null == e ? "!=" === b : b ? (e += "", "=" === b ? e === c : "!=" === b ? e !== c : "^=" === b ? c && 0 === e.indexOf(c) : "*=" === b ? c && e.indexOf(c) > -1 : "$=" === b ? c && e.slice(-c.length) === c : "~=" === b ? (" " + e + " ").indexOf(c) > -1 : "|=" === b ? e === c || e.slice(0, c.length + 1) === c + "-" : !1) : !0
+                    }
+                },
+                CHILD: function(a, b, c, d, e) {
+                    var f = "nth" !== a.slice(0, 3),
+                        g = "last" !== a.slice(-4),
+                        h = "of-type" === b;
+                    return 1 === d && 0 === e ? function(a) {
+                        return !!a.parentNode
+                    } : function(b, c, i) {
+                        var j, k, l, m, n, o, p = f !== g ? "nextSibling" : "previousSibling",
+                            q = b.parentNode,
+                            r = h && b.nodeName.toLowerCase(),
+                            s = !i && !h;
+                        if (q) {
+                            if (f) {
+                                while (p) {
+                                    l = b;
+                                    while (l = l[p])
+                                        if (h ? l.nodeName.toLowerCase() === r : 1 === l.nodeType) return !1;
+                                    o = p = "only" === a && !o && "nextSibling"
+                                }
+                                return !0
                             }
+                            if (o = [g ? q.firstChild : q.lastChild], g && s) {
+                                k = q[u] || (q[u] = {}), j = k[a] || [], n = j[0] === w && j[1], m = j[0] === w && j[2], l = n && q.childNodes[n];
+                                while (l = ++n && l && l[p] || (m = n = 0) || o.pop())
+                                    if (1 === l.nodeType && ++m && l === b) {
+                                        k[a] = [w, n, m];
+                                        break
+                                    }
+                            } else if (s && (j = (b[u] || (b[u] = {}))[a]) && j[0] === w) m = j[1];
+                            else
+                                while (l = ++n && l && l[p] || (m = n = 0) || o.pop())
+                                    if ((h ? l.nodeName.toLowerCase() === r : 1 === l.nodeType) && ++m && (s && ((l[u] || (l[u] = {}))[a] = [w, m]), l === b)) break;
+                            return m -= e, m === d || m % d === 0 && m / d >= 0
                         }
-                        return f
                     }
-                    if (Ba.test(b.type) && !c.support.checkOn) return b.getAttribute("value") === null ? "on" : b.value;
-                    return (b.value || "").replace(Za, "")
+                },
+                PSEUDO: function(a, b) {
+                    var c, e = d.pseudos[a] || d.setFilters[a.toLowerCase()] || fb.error("unsupported pseudo: " + a);
+                    return e[u] ? e(b) : e.length > 1 ? (c = [a, a, "", b], d.setFilters.hasOwnProperty(a.toLowerCase()) ? hb(function(a, c) {
+                        var d, f = e(a, b),
+                            g = f.length;
+                        while (g--) d = K.call(a, f[g]), a[d] = !(c[d] = f[g])
+                    }) : function(a) {
+                        return e(a, 0, c)
+                    }) : e
                 }
-                return w
+            },
+            pseudos: {
+                not: hb(function(a) {
+                    var b = [],
+                        c = [],
+                        d = h(a.replace(R, "$1"));
+                    return d[u] ? hb(function(a, b, c, e) {
+                        var f, g = d(a, null, e, []),
+                            h = a.length;
+                        while (h--)(f = g[h]) && (a[h] = !(b[h] = f))
+                    }) : function(a, e, f) {
+                        return b[0] = a, d(b, null, f, c), !c.pop()
+                    }
+                }),
+                has: hb(function(a) {
+                    return function(b) {
+                        return fb(a, b).length > 0
+                    }
+                }),
+                contains: hb(function(a) {
+                    return function(b) {
+                        return (b.textContent || b.innerText || e(b)).indexOf(a) > -1
+                    }
+                }),
+                lang: hb(function(a) {
+                    return W.test(a || "") || fb.error("unsupported lang: " + a), a = a.replace(cb, db).toLowerCase(),
+                        function(b) {
+                            var c;
+                            do
+                                if (c = p ? b.lang : b.getAttribute("xml:lang") || b.getAttribute("lang")) return c = c.toLowerCase(), c === a || 0 === c.indexOf(a + "-"); while ((b = b.parentNode) && 1 === b.nodeType);
+                            return !1
+                        }
+                }),
+                target: function(b) {
+                    var c = a.location && a.location.hash;
+                    return c && c.slice(1) === b.id
+                },
+                root: function(a) {
+                    return a === o
+                },
+                focus: function(a) {
+                    return a === n.activeElement && (!n.hasFocus || n.hasFocus()) && !!(a.type || a.href || ~a.tabIndex)
+                },
+                enabled: function(a) {
+                    return a.disabled === !1
+                },
+                disabled: function(a) {
+                    return a.disabled === !0
+                },
+                checked: function(a) {
+                    var b = a.nodeName.toLowerCase();
+                    return "input" === b && !!a.checked || "option" === b && !!a.selected
+                },
+                selected: function(a) {
+                    return a.parentNode && a.parentNode.selectedIndex, a.selected === !0
+                },
+                empty: function(a) {
+                    for (a = a.firstChild; a; a = a.nextSibling)
+                        if (a.nodeType < 6) return !1;
+                    return !0
+                },
+                parent: function(a) {
+                    return !d.pseudos.empty(a)
+                },
+                header: function(a) {
+                    return Z.test(a.nodeName)
+                },
+                input: function(a) {
+                    return Y.test(a.nodeName)
+                },
+                button: function(a) {
+                    var b = a.nodeName.toLowerCase();
+                    return "input" === b && "button" === a.type || "button" === b
+                },
+                text: function(a) {
+                    var b;
+                    return "input" === a.nodeName.toLowerCase() && "text" === a.type && (null == (b = a.getAttribute("type")) || "text" === b.toLowerCase())
+                },
+                first: nb(function() {
+                    return [0]
+                }),
+                last: nb(function(a, b) {
+                    return [b - 1]
+                }),
+                eq: nb(function(a, b, c) {
+                    return [0 > c ? c + b : c]
+                }),
+                even: nb(function(a, b) {
+                    for (var c = 0; b > c; c += 2) a.push(c);
+                    return a
+                }),
+                odd: nb(function(a, b) {
+                    for (var c = 1; b > c; c += 2) a.push(c);
+                    return a
+                }),
+                lt: nb(function(a, b, c) {
+                    for (var d = 0 > c ? c + b : c; --d >= 0;) a.push(d);
+                    return a
+                }),
+                gt: nb(function(a, b, c) {
+                    for (var d = 0 > c ? c + b : c; ++d < b;) a.push(d);
+                    return a
+                })
             }
-            var o = c.isFunction(a);
-            return this.each(function(k) {
-                var n = c(this),
-                    r = a;
-                if (this.nodeType === 1) {
-                    if (o) r = a.call(this, k, n.val());
-                    if (typeof r === "number") r += "";
-                    if (c.isArray(r) && Ba.test(this.type)) this.checked = c.inArray(n.val(), r) >= 0;
-                    else if (c.nodeName(this, "select")) {
-                        var u = c.makeArray(r);
-                        c("option", this).each(function() {
-                            this.selected =
-                                c.inArray(c(this).val(), u) >= 0
-                        });
-                        if (!u.length) this.selectedIndex = -1
-                    } else this.value = r
-                }
-            })
-        }
-    });
-    c.extend({
-        attrFn: {
-            val: true,
-            css: true,
-            html: true,
-            text: true,
-            data: true,
-            width: true,
-            height: true,
-            offset: true
-        },
-        attr: function(a, b, d, f) {
-            if (!a || a.nodeType === 3 || a.nodeType === 8) return w;
-            if (f && b in c.attrFn) return c(a)[b](d);
-            f = a.nodeType !== 1 || !c.isXMLDoc(a);
-            var e = d !== w;
-            b = f && c.props[b] || b;
-            if (a.nodeType === 1) {
-                var j = $a.test(b);
-                if (b in a && f && !j) {
-                    if (e) {
-                        b === "type" && ab.test(a.nodeName) && a.parentNode && c.error("type property can't be changed");
-                        a[b] = d
-                    }
-                    if (c.nodeName(a, "form") && a.getAttributeNode(b)) return a.getAttributeNode(b).nodeValue;
-                    if (b === "tabIndex") return (b = a.getAttributeNode("tabIndex")) && b.specified ? b.value : bb.test(a.nodeName) || cb.test(a.nodeName) && a.href ? 0 : w;
-                    return a[b]
-                }
-                if (!c.support.style && f && b === "style") {
-                    if (e) a.style.cssText = "" + d;
-                    return a.style.cssText
-                }
-                e && a.setAttribute(b, "" + d);
-                a = !c.support.hrefNormalized && f && j ? a.getAttribute(b, 2) : a.getAttribute(b);
-                return a === null ? w : a
+        }, d.pseudos.nth = d.pseudos.eq;
+        for (b in {
+                radio: !0,
+                checkbox: !0,
+                file: !0,
+                password: !0,
+                image: !0
+            }) d.pseudos[b] = lb(b);
+        for (b in {
+                submit: !0,
+                reset: !0
+            }) d.pseudos[b] = mb(b);
+
+        function pb() {}
+        pb.prototype = d.filters = d.pseudos, d.setFilters = new pb, g = fb.tokenize = function(a, b) {
+            var c, e, f, g, h, i, j, k = z[a + " "];
+            if (k) return b ? 0 : k.slice(0);
+            h = a, i = [], j = d.preFilter;
+            while (h) {
+                (!c || (e = S.exec(h))) && (e && (h = h.slice(e[0].length) || h), i.push(f = [])), c = !1, (e = T.exec(h)) && (c = e.shift(), f.push({
+                    value: c,
+                    type: e[0].replace(R, " ")
+                }), h = h.slice(c.length));
+                for (g in d.filter) !(e = X[g].exec(h)) || j[g] && !(e = j[g](e)) || (c = e.shift(), f.push({
+                    value: c,
+                    type: g,
+                    matches: e
+                }), h = h.slice(c.length));
+                if (!c) break
             }
-            return c.style(a, b, d)
-        }
-    });
-    var O = /\.(.*)$/,
-        db = function(a) {
-            return a.replace(/[^\w\s\.\|`]/g,
-                function(b) {
-                    return "\\" + b
-                })
+            return b ? h.length : h ? fb.error(a) : z(a, i).slice(0)
         };
-    c.event = {
-        add: function(a, b, d, f) {
-            if (!(a.nodeType === 3 || a.nodeType === 8)) {
-                if (a.setInterval && a !== A && !a.frameElement) a = A;
-                var e, j;
-                if (d.handler) {
-                    e = d;
-                    d = e.handler
-                }
-                if (!d.guid) d.guid = c.guid++;
-                if (j = c.data(a)) {
-                    var i = j.events = j.events || {},
-                        o = j.handle;
-                    if (!o) j.handle = o = function() {
-                        return typeof c !== "undefined" && !c.event.triggered ? c.event.handle.apply(o.elem, arguments) : w
-                    };
-                    o.elem = a;
-                    b = b.split(" ");
-                    for (var k, n = 0, r; k = b[n++];) {
-                        j = e ? c.extend({}, e) : {
-                            handler: d,
-                            data: f
-                        };
-                        if (k.indexOf(".") > -1) {
-                            r = k.split(".");
-                            k = r.shift();
-                            j.namespace = r.slice(0).sort().join(".")
-                        } else {
-                            r = [];
-                            j.namespace = ""
-                        }
-                        j.type = k;
-                        j.guid = d.guid;
-                        var u = i[k],
-                            z = c.event.special[k] || {};
-                        if (!u) {
-                            u = i[k] = [];
-                            if (!z.setup || z.setup.call(a, f, r, o) === false)
-                                if (a.addEventListener) a.addEventListener(k, o, false);
-                                else a.attachEvent && a.attachEvent("on" + k, o)
+
+        function qb(a) {
+            for (var b = 0, c = a.length, d = ""; c > b; b++) d += a[b].value;
+            return d
+        }
+
+        function rb(a, b, c) {
+            var d = b.dir,
+                e = c && "parentNode" === d,
+                f = x++;
+            return b.first ? function(b, c, f) {
+                while (b = b[d])
+                    if (1 === b.nodeType || e) return a(b, c, f)
+            } : function(b, c, g) {
+                var h, i, j = [w, f];
+                if (g) {
+                    while (b = b[d])
+                        if ((1 === b.nodeType || e) && a(b, c, g)) return !0
+                } else
+                    while (b = b[d])
+                        if (1 === b.nodeType || e) {
+                            if (i = b[u] || (b[u] = {}), (h = i[d]) && h[0] === w && h[1] === f) return j[2] = h[2];
+                            if (i[d] = j, j[2] = a(b, c, g)) return !0
                         }
-                        if (z.add) {
-                            z.add.call(a, j);
-                            if (!j.handler.guid) j.handler.guid = d.guid
+            }
+        }
+
+        function sb(a) {
+            return a.length > 1 ? function(b, c, d) {
+                var e = a.length;
+                while (e--)
+                    if (!a[e](b, c, d)) return !1;
+                return !0
+            } : a[0]
+        }
+
+        function tb(a, b, c) {
+            for (var d = 0, e = b.length; e > d; d++) fb(a, b[d], c);
+            return c
+        }
+
+        function ub(a, b, c, d, e) {
+            for (var f, g = [], h = 0, i = a.length, j = null != b; i > h; h++)(f = a[h]) && (!c || c(f, d, e)) && (g.push(f), j && b.push(h));
+            return g
+        }
+
+        function vb(a, b, c, d, e, f) {
+            return d && !d[u] && (d = vb(d)), e && !e[u] && (e = vb(e, f)), hb(function(f, g, h, i) {
+                var j, k, l, m = [],
+                    n = [],
+                    o = g.length,
+                    p = f || tb(b || "*", h.nodeType ? [h] : h, []),
+                    q = !a || !f && b ? p : ub(p, m, a, h, i),
+                    r = c ? e || (f ? a : o || d) ? [] : g : q;
+                if (c && c(q, r, h, i), d) {
+                    j = ub(r, n), d(j, [], h, i), k = j.length;
+                    while (k--)(l = j[k]) && (r[n[k]] = !(q[n[k]] = l))
+                }
+                if (f) {
+                    if (e || a) {
+                        if (e) {
+                            j = [], k = r.length;
+                            while (k--)(l = r[k]) && j.push(q[k] = l);
+                            e(null, r = [], j, i)
                         }
-                        u.push(j);
-                        c.event.global[k] = true
+                        k = r.length;
+                        while (k--)(l = r[k]) && (j = e ? K.call(f, l) : m[k]) > -1 && (f[j] = !(g[j] = l))
                     }
-                    a = null
-                }
-            }
-        },
-        global: {},
-        remove: function(a, b, d, f) {
-            if (!(a.nodeType === 3 || a.nodeType === 8)) {
-                var e, j = 0,
-                    i, o, k, n, r, u, z = c.data(a),
-                    C = z && z.events;
-                if (z && C) {
-                    if (b && b.type) {
-                        d = b.handler;
-                        b = b.type
-                    }
-                    if (!b || typeof b === "string" && b.charAt(0) === ".") {
-                        b = b || "";
-                        for (e in C) c.event.remove(a, e + b)
-                    } else {
-                        for (b = b.split(" "); e = b[j++];) {
-                            n = e;
-                            i = e.indexOf(".") < 0;
-                            o = [];
-                            if (!i) {
-                                o = e.split(".");
-                                e = o.shift();
-                                k = new RegExp("(^|\\.)" + c.map(o.slice(0).sort(), db).join("\\.(?:.*\\.)?") + "(\\.|$)")
-                            }
-                            if (r = C[e])
-                                if (d) {
-                                    n = c.event.special[e] || {};
-                                    for (B = f || 0; B < r.length; B++) {
-                                        u = r[B];
-                                        if (d.guid === u.guid) {
-                                            if (i || k.test(u.namespace)) {
-                                                f == null && r.splice(B--, 1);
-                                                n.remove && n.remove.call(a, u)
-                                            }
-                                            if (f !=
-                                                null) break
-                                        }
-                                    }
-                                    if (r.length === 0 || f != null && r.length === 1) {
-                                        if (!n.teardown || n.teardown.call(a, o) === false) Ca(a, e, z.handle);
-                                        delete C[e]
-                                    }
-                                } else
-                                    for (var B = 0; B < r.length; B++) {
-                                        u = r[B];
-                                        if (i || k.test(u.namespace)) {
-                                            c.event.remove(a, n, u.handler, B);
-                                            r.splice(B--, 1)
-                                        }
-                                    }
+                } else r = ub(r === g ? r.splice(o, r.length) : r), e ? e(null, g, r, i) : I.apply(g, r)
+            })
+        }
+
+        function wb(a) {
+            for (var b, c, e, f = a.length, g = d.relative[a[0].type], h = g || d.relative[" "], i = g ? 1 : 0, k = rb(function(a) {
+                    return a === b
+                }, h, !0), l = rb(function(a) {
+                    return K.call(b, a) > -1
+                }, h, !0), m = [function(a, c, d) {
+                    return !g && (d || c !== j) || ((b = c).nodeType ? k(a, c, d) : l(a, c, d))
+                }]; f > i; i++)
+                if (c = d.relative[a[i].type]) m = [rb(sb(m), c)];
+                else {
+                    if (c = d.filter[a[i].type].apply(null, a[i].matches), c[u]) {
+                        for (e = ++i; f > e; e++)
+                            if (d.relative[a[e].type]) break;
+                        return vb(i > 1 && sb(m), i > 1 && qb(a.slice(0, i - 1).concat({
+                            value: " " === a[i - 2].type ? "*" : ""
+                        })).replace(R, "$1"), c, e > i && wb(a.slice(i, e)), f > e && wb(a = a.slice(e)), f > e && qb(a))
+                    }
+                    m.push(c)
+                } return sb(m)
+        }
+
+        function xb(a, b) {
+            var c = b.length > 0,
+                e = a.length > 0,
+                f = function(f, g, h, i, k) {
+                    var l, m, o, p = 0,
+                        q = "0",
+                        r = f && [],
+                        s = [],
+                        t = j,
+                        u = f || e && d.find.TAG("*", k),
+                        v = w += null == t ? 1 : Math.random() || .1,
+                        x = u.length;
+                    for (k && (j = g !== n && g); q !== x && null != (l = u[q]); q++) {
+                        if (e && l) {
+                            m = 0;
+                            while (o = a[m++])
+                                if (o(l, g, h)) {
+                                    i.push(l);
+                                    break
+                                } k && (w = v)
                         }
-                        if (c.isEmptyObject(C)) {
-                            if (b = z.handle) b.elem = null;
-                            delete z.events;
-                            delete z.handle;
-                            c.isEmptyObject(z) && c.removeData(a)
+                        c && ((l = !o && l) && p--, f && r.push(l))
+                    }
+                    if (p += q, c && q !== p) {
+                        m = 0;
+                        while (o = b[m++]) o(r, s, g, h);
+                        if (f) {
+                            if (p > 0)
+                                while (q--) r[q] || s[q] || (s[q] = G.call(i));
+                            s = ub(s)
                         }
+                        I.apply(i, s), k && !f && s.length > 0 && p + b.length > 1 && fb.uniqueSort(i)
                     }
-                }
-            }
-        },
-        trigger: function(a, b, d, f) {
-            var e = a.type || a;
+                    return k && (w = v, j = t), r
+                };
+            return c ? hb(f) : f
+        }
+        return h = fb.compile = function(a, b) {
+            var c, d = [],
+                e = [],
+                f = A[a + " "];
             if (!f) {
-                a = typeof a === "object" ? a[G] ? a : c.extend(c.Event(e), a) : c.Event(e);
-                if (e.indexOf("!") >= 0) {
-                    a.type =
-                        e = e.slice(0, -1);
-                    a.exclusive = true
-                }
-                if (!d) {
-                    a.stopPropagation();
-                    c.event.global[e] && c.each(c.cache, function() {
-                        this.events && this.events[e] && c.event.trigger(a, b, this.handle.elem)
-                    })
-                }
-                if (!d || d.nodeType === 3 || d.nodeType === 8) return w;
-                a.result = w;
-                a.target = d;
-                b = c.makeArray(b);
-                b.unshift(a)
-            }
-            a.currentTarget = d;
-            (f = c.data(d, "handle")) && f.apply(d, b);
-            f = d.parentNode || d.ownerDocument;
-            try {
-                if (!(d && d.nodeName && c.noData[d.nodeName.toLowerCase()]))
-                    if (d["on" + e] && d["on" + e].apply(d, b) === false) a.result = false
-            } catch (j) {}
-            if (!a.isPropagationStopped() &&
-                f) c.event.trigger(a, b, f, true);
-            else if (!a.isDefaultPrevented()) {
-                f = a.target;
-                var i, o = c.nodeName(f, "a") && e === "click",
-                    k = c.event.special[e] || {};
-                if ((!k._default || k._default.call(d, a) === false) && !o && !(f && f.nodeName && c.noData[f.nodeName.toLowerCase()])) {
-                    try {
-                        if (f[e]) {
-                            if (i = f["on" + e]) f["on" + e] = null;
-                            c.event.triggered = true;
-                            f[e]()
-                        }
-                    } catch (n) {}
-                    if (i) f["on" + e] = i;
-                    c.event.triggered = false
-                }
+                b || (b = g(a)), c = b.length;
+                while (c--) f = wb(b[c]), f[u] ? d.push(f) : e.push(f);
+                f = A(a, xb(e, d)), f.selector = a
             }
-        },
-        handle: function(a) {
-            var b, d, f, e;
-            a = arguments[0] = c.event.fix(a || A.event);
-            a.currentTarget = this;
-            b = a.type.indexOf(".") < 0 && !a.exclusive;
-            if (!b) {
-                d = a.type.split(".");
-                a.type = d.shift();
-                f = new RegExp("(^|\\.)" + d.slice(0).sort().join("\\.(?:.*\\.)?") + "(\\.|$)")
-            }
-            e = c.data(this, "events");
-            d = e[a.type];
-            if (e && d) {
-                d = d.slice(0);
-                e = 0;
-                for (var j = d.length; e < j; e++) {
-                    var i = d[e];
-                    if (b || f.test(i.namespace)) {
-                        a.handler = i.handler;
-                        a.data = i.data;
-                        a.handleObj = i;
-                        i = i.handler.apply(this, arguments);
-                        if (i !== w) {
-                            a.result = i;
-                            if (i === false) {
-                                a.preventDefault();
-                                a.stopPropagation()
-                            }
-                        }
-                        if (a.isImmediatePropagationStopped()) break
+            return f
+        }, i = fb.select = function(a, b, e, f) {
+            var i, j, k, l, m, n = "function" == typeof a && a,
+                o = !f && g(a = n.selector || a);
+            if (e = e || [], 1 === o.length) {
+                if (j = o[0] = o[0].slice(0), j.length > 2 && "ID" === (k = j[0]).type && c.getById && 9 === b.nodeType && p && d.relative[j[1].type]) {
+                    if (b = (d.find.ID(k.matches[0].replace(cb, db), b) || [])[0], !b) return e;
+                    n && (b = b.parentNode), a = a.slice(j.shift().value.length)
+                }
+                i = X.needsContext.test(a) ? 0 : j.length;
+                while (i--) {
+                    if (k = j[i], d.relative[l = k.type]) break;
+                    if ((m = d.find[l]) && (f = m(k.matches[0].replace(cb, db), ab.test(j[0].type) && ob(b.parentNode) || b))) {
+                        if (j.splice(i, 1), a = f.length && qb(j), !a) return I.apply(e, f), e;
+                        break
                     }
                 }
             }
-            return a.result
-        },
-        props: "altKey attrChange attrName bubbles button cancelable charCode clientX clientY ctrlKey currentTarget data detail eventPhase fromElement handler keyCode layerX layerY metaKey newValue offsetX offsetY originalTarget pageX pageY prevValue relatedNode relatedTarget screenX screenY shiftKey srcElement target toElement view wheelDelta which".split(" "),
-        fix: function(a) {
-            if (a[G]) return a;
-            var b = a;
-            a = c.Event(b);
-            for (var d = this.props.length, f; d;) {
-                f = this.props[--d];
-                a[f] = b[f]
-            }
-            if (!a.target) a.target = a.srcElement || s;
-            if (a.target.nodeType === 3) a.target = a.target.parentNode;
-            if (!a.relatedTarget && a.fromElement) a.relatedTarget = a.fromElement === a.target ? a.toElement : a.fromElement;
-            if (a.pageX == null && a.clientX != null) {
-                b = s.documentElement;
-                d = s.body;
-                a.pageX = a.clientX + (b && b.scrollLeft || d && d.scrollLeft || 0) - (b && b.clientLeft || d && d.clientLeft || 0);
-                a.pageY = a.clientY + (b && b.scrollTop ||
-                    d && d.scrollTop || 0) - (b && b.clientTop || d && d.clientTop || 0)
-            }
-            if (!a.which && (a.charCode || a.charCode === 0 ? a.charCode : a.keyCode)) a.which = a.charCode || a.keyCode;
-            if (!a.metaKey && a.ctrlKey) a.metaKey = a.ctrlKey;
-            if (!a.which && a.button !== w) a.which = a.button & 1 ? 1 : a.button & 2 ? 3 : a.button & 4 ? 2 : 0;
-            return a
-        },
-        guid: 1E8,
-        proxy: c.proxy,
-        special: {
-            ready: {
-                setup: c.bindReady,
-                teardown: c.noop
-            },
-            live: {
-                add: function(a) {
-                    c.event.add(this, a.origType, c.extend({}, a, {
-                        handler: oa
-                    }))
-                },
-                remove: function(a) {
-                    var b = true,
-                        d = a.origType.replace(O, "");
-                    c.each(c.data(this,
-                        "events").live || [], function() {
-                        if (d === this.origType.replace(O, "")) return b = false
-                    });
-                    b && c.event.remove(this, a.origType, oa)
-                }
-            },
-            beforeunload: {
-                setup: function(a, b, d) {
-                    if (this.setInterval) this.onbeforeunload = d;
-                    return false
-                },
-                teardown: function(a, b) {
-                    if (this.onbeforeunload === b) this.onbeforeunload = null
-                }
-            }
+            return (n || h(a, o))(f, b, !p, e, ab.test(a) && ob(b.parentNode) || b), e
+        }, c.sortStable = u.split("").sort(B).join("") === u, c.detectDuplicates = !!l, m(), c.sortDetached = ib(function(a) {
+            return 1 & a.compareDocumentPosition(n.createElement("div"))
+        }), ib(function(a) {
+            return a.innerHTML = "<a href='#'></a>", "#" === a.firstChild.getAttribute("href")
+        }) || jb("type|href|height|width", function(a, b, c) {
+            return c ? void 0 : a.getAttribute(b, "type" === b.toLowerCase() ? 1 : 2)
+        }), c.attributes && ib(function(a) {
+            return a.innerHTML = "<input/>", a.firstChild.setAttribute("value", ""), "" === a.firstChild.getAttribute("value")
+        }) || jb("value", function(a, b, c) {
+            return c || "input" !== a.nodeName.toLowerCase() ? void 0 : a.defaultValue
+        }), ib(function(a) {
+            return null == a.getAttribute("disabled")
+        }) || jb(L, function(a, b, c) {
+            var d;
+            return c ? void 0 : a[b] === !0 ? b.toLowerCase() : (d = a.getAttributeNode(b)) && d.specified ? d.value : null
+        }), fb
+    }(a);
+    m.find = s, m.expr = s.selectors, m.expr[":"] = m.expr.pseudos, m.unique = s.uniqueSort, m.text = s.getText, m.isXMLDoc = s.isXML, m.contains = s.contains;
+    var t = m.expr.match.needsContext,
+        u = /^<(\w+)\s*\/?>(?:<\/\1>|)$/,
+        v = /^.[^:#\[\.,]*$/;
+
+    function w(a, b, c) {
+        if (m.isFunction(b)) return m.grep(a, function(a, d) {
+            return !!b.call(a, d, a) !== c
+        });
+        if (b.nodeType) return m.grep(a, function(a) {
+            return a === b !== c
+        });
+        if ("string" == typeof b) {
+            if (v.test(b)) return m.filter(b, a, c);
+            b = m.filter(b, a)
         }
-    };
-    var Ca = s.removeEventListener ? function(a, b, d) {
-        a.removeEventListener(b, d, false)
-    } : function(a, b, d) {
-        a.detachEvent("on" + b, d)
-    };
-    c.Event = function(a) {
-        if (!this.preventDefault) return new c.Event(a);
-        if (a && a.type) {
-            this.originalEvent =
-                a;
-            this.type = a.type
-        } else this.type = a;
-        this.timeStamp = J();
-        this[G] = true
-    };
-    c.Event.prototype = {
-        preventDefault: function() {
-            this.isDefaultPrevented = Z;
-            var a = this.originalEvent;
-            if (a) {
-                a.preventDefault && a.preventDefault();
-                a.returnValue = false
-            }
-        },
-        stopPropagation: function() {
-            this.isPropagationStopped = Z;
-            var a = this.originalEvent;
-            if (a) {
-                a.stopPropagation && a.stopPropagation();
-                a.cancelBubble = true
-            }
+        return m.grep(a, function(a) {
+            return m.inArray(a, b) >= 0 !== c
+        })
+    }
+    m.filter = function(a, b, c) {
+        var d = b[0];
+        return c && (a = ":not(" + a + ")"), 1 === b.length && 1 === d.nodeType ? m.find.matchesSelector(d, a) ? [d] : [] : m.find.matches(a, m.grep(b, function(a) {
+            return 1 === a.nodeType
+        }))
+    }, m.fn.extend({
+        find: function(a) {
+            var b, c = [],
+                d = this,
+                e = d.length;
+            if ("string" != typeof a) return this.pushStack(m(a).filter(function() {
+                for (b = 0; e > b; b++)
+                    if (m.contains(d[b], this)) return !0
+            }));
+            for (b = 0; e > b; b++) m.find(a, d[b], c);
+            return c = this.pushStack(e > 1 ? m.unique(c) : c), c.selector = this.selector ? this.selector + " " + a : a, c
         },
-        stopImmediatePropagation: function() {
-            this.isImmediatePropagationStopped = Z;
-            this.stopPropagation()
+        filter: function(a) {
+            return this.pushStack(w(this, a || [], !1))
         },
-        isDefaultPrevented: Y,
-        isPropagationStopped: Y,
-        isImmediatePropagationStopped: Y
-    };
-    var Da = function(a) {
-            var b = a.relatedTarget;
-            try {
-                for (; b && b !== this;) b = b.parentNode;
-                if (b !== this) {
-                    a.type = a.data;
-                    c.event.handle.apply(this, arguments)
-                }
-            } catch (d) {}
+        not: function(a) {
+            return this.pushStack(w(this, a || [], !0))
         },
-        Ea = function(a) {
-            a.type = a.data;
-            c.event.handle.apply(this, arguments)
-        };
-    c.each({
-        mouseenter: "mouseover",
-        mouseleave: "mouseout"
-    }, function(a, b) {
-        c.event.special[a] = {
-            setup: function(d) {
-                c.event.add(this, b, d && d.selector ? Ea : Da, a)
-            },
-            teardown: function(d) {
-                c.event.remove(this, b, d && d.selector ? Ea : Da)
-            }
+        is: function(a) {
+            return !!w(this, "string" == typeof a && t.test(a) ? m(a) : a || [], !1).length
         }
     });
-    if (!c.support.submitBubbles) c.event.special.submit = {
-        setup: function() {
-            if (this.nodeName.toLowerCase() !== "form") {
-                c.event.add(this, "click.specialSubmit", function(a) {
-                    var b = a.target,
-                        d = b.type;
-                    if ((d === "submit" || d === "image") && c(b).closest("form").length) return na("submit", this, arguments)
-                });
-                c.event.add(this, "keypress.specialSubmit", function(a) {
-                    var b = a.target,
-                        d = b.type;
-                    if ((d === "text" || d === "password") && c(b).closest("form").length && a.keyCode === 13) return na("submit", this, arguments)
-                })
-            } else return false
-        },
-        teardown: function() {
-            c.event.remove(this, ".specialSubmit")
-        }
-    };
-    if (!c.support.changeBubbles) {
-        var da = /textarea|input|select/i,
-            ea, Fa = function(a) {
-                var b = a.type,
-                    d = a.value;
-                if (b === "radio" || b === "checkbox") d = a.checked;
-                else if (b === "select-multiple") d = a.selectedIndex > -1 ? c.map(a.options, function(f) {
-                    return f.selected
-                }).join("-") : "";
-                else if (a.nodeName.toLowerCase() === "select") d = a.selectedIndex;
-                return d
-            },
-            fa = function(a, b) {
-                var d = a.target,
-                    f, e;
-                if (!(!da.test(d.nodeName) || d.readOnly)) {
-                    f = c.data(d, "_change_data");
-                    e = Fa(d);
-                    if (a.type !== "focusout" || d.type !== "radio") c.data(d, "_change_data",
-                        e);
-                    if (!(f === w || e === f))
-                        if (f != null || e) {
-                            a.type = "change";
-                            return c.event.trigger(a, b, d)
-                        }
-                }
-            };
-        c.event.special.change = {
-            filters: {
-                focusout: fa,
-                click: function(a) {
-                    var b = a.target,
-                        d = b.type;
-                    if (d === "radio" || d === "checkbox" || b.nodeName.toLowerCase() === "select") return fa.call(this, a)
-                },
-                keydown: function(a) {
-                    var b = a.target,
-                        d = b.type;
-                    if (a.keyCode === 13 && b.nodeName.toLowerCase() !== "textarea" || a.keyCode === 32 && (d === "checkbox" || d === "radio") || d === "select-multiple") return fa.call(this, a)
-                },
-                beforeactivate: function(a) {
-                    a = a.target;
-                    c.data(a,
-                        "_change_data", Fa(a))
+    var x, y = a.document,
+        z = /^(?:\s*(<[\w\W]+>)[^>]*|#([\w-]*))$/,
+        A = m.fn.init = function(a, b) {
+            var c, d;
+            if (!a) return this;
+            if ("string" == typeof a) {
+                if (c = "<" === a.charAt(0) && ">" === a.charAt(a.length - 1) && a.length >= 3 ? [null, a, null] : z.exec(a), !c || !c[1] && b) return !b || b.jquery ? (b || x).find(a) : this.constructor(b).find(a);
+                if (c[1]) {
+                    if (b = b instanceof m ? b[0] : b, m.merge(this, m.parseHTML(c[1], b && b.nodeType ? b.ownerDocument || b : y, !0)), u.test(c[1]) && m.isPlainObject(b))
+                        for (c in b) m.isFunction(this[c]) ? this[c](b[c]) : this.attr(c, b[c]);
+                    return this
+                }
+                if (d = y.getElementById(c[2]), d && d.parentNode) {
+                    if (d.id !== c[2]) return x.find(a);
+                    this.length = 1, this[0] = d
                 }
-            },
-            setup: function() {
-                if (this.type === "file") return false;
-                for (var a in ea) c.event.add(this, a + ".specialChange", ea[a]);
-                return da.test(this.nodeName)
-            },
-            teardown: function() {
-                c.event.remove(this, ".specialChange");
-                return da.test(this.nodeName)
+                return this.context = y, this.selector = a, this
             }
+            return a.nodeType ? (this.context = this[0] = a, this.length = 1, this) : m.isFunction(a) ? "undefined" != typeof x.ready ? x.ready(a) : a(m) : (void 0 !== a.selector && (this.selector = a.selector, this.context = a.context), m.makeArray(a, this))
         };
-        ea = c.event.special.change.filters
-    }
-    s.addEventListener && c.each({
-        focus: "focusin",
-        blur: "focusout"
-    }, function(a, b) {
-        function d(f) {
-            f = c.event.fix(f);
-            f.type = b;
-            return c.event.handle.call(this, f)
-        }
-        c.event.special[b] = {
-            setup: function() {
-                this.addEventListener(a,
-                    d, true)
-            },
-            teardown: function() {
-                this.removeEventListener(a, d, true)
-            }
+    A.prototype = m.fn, x = m(y);
+    var B = /^(?:parents|prev(?:Until|All))/,
+        C = {
+            children: !0,
+            contents: !0,
+            next: !0,
+            prev: !0
+        };
+    m.extend({
+        dir: function(a, b, c) {
+            var d = [],
+                e = a[b];
+            while (e && 9 !== e.nodeType && (void 0 === c || 1 !== e.nodeType || !m(e).is(c))) 1 === e.nodeType && d.push(e), e = e[b];
+            return d
+        },
+        sibling: function(a, b) {
+            for (var c = []; a; a = a.nextSibling) 1 === a.nodeType && a !== b && c.push(a);
+            return c
         }
-    });
-    c.each(["bind", "one"], function(a, b) {
-        c.fn[b] = function(d, f, e) {
-            if (typeof d === "object") {
-                for (var j in d) this[b](j, f, d[j], e);
-                return this
-            }
-            if (c.isFunction(f)) {
-                e = f;
-                f = w
-            }
-            var i = b === "one" ? c.proxy(e, function(k) {
-                c(this).unbind(k, i);
-                return e.apply(this, arguments)
-            }) : e;
-            if (d === "unload" && b !== "one") this.one(d, f, e);
-            else {
-                j = 0;
-                for (var o = this.length; j < o; j++) c.event.add(this[j], d, i, f)
-            }
-            return this
+    }), m.fn.extend({
+        has: function(a) {
+            var b, c = m(a, this),
+                d = c.length;
+            return this.filter(function() {
+                for (b = 0; d > b; b++)
+                    if (m.contains(this, c[b])) return !0
+            })
+        },
+        closest: function(a, b) {
+            for (var c, d = 0, e = this.length, f = [], g = t.test(a) || "string" != typeof a ? m(a, b || this.context) : 0; e > d; d++)
+                for (c = this[d]; c && c !== b; c = c.parentNode)
+                    if (c.nodeType < 11 && (g ? g.index(c) > -1 : 1 === c.nodeType && m.find.matchesSelector(c, a))) {
+                        f.push(c);
+                        break
+                    } return this.pushStack(f.length > 1 ? m.unique(f) : f)
+        },
+        index: function(a) {
+            return a ? "string" == typeof a ? m.inArray(this[0], m(a)) : m.inArray(a.jquery ? a[0] : a, this) : this[0] && this[0].parentNode ? this.first().prevAll().length : -1
+        },
+        add: function(a, b) {
+            return this.pushStack(m.unique(m.merge(this.get(), m(a, b))))
+        },
+        addBack: function(a) {
+            return this.add(null == a ? this.prevObject : this.prevObject.filter(a))
         }
     });
-    c.fn.extend({
-        unbind: function(a, b) {
-            if (typeof a === "object" &&
-                !a.preventDefault)
-                for (var d in a) this.unbind(d, a[d]);
-            else {
-                d = 0;
-                for (var f = this.length; d < f; d++) c.event.remove(this[d], a, b)
-            }
-            return this
+
+    function D(a, b) {
+        do a = a[b]; while (a && 1 !== a.nodeType);
+        return a
+    }
+    m.each({
+        parent: function(a) {
+            var b = a.parentNode;
+            return b && 11 !== b.nodeType ? b : null
         },
-        delegate: function(a, b, d, f) {
-            return this.live(b, d, f, a)
+        parents: function(a) {
+            return m.dir(a, "parentNode")
         },
-        undelegate: function(a, b, d) {
-            return arguments.length === 0 ? this.unbind("live") : this.die(b, null, d, a)
+        parentsUntil: function(a, b, c) {
+            return m.dir(a, "parentNode", c)
         },
-        trigger: function(a, b) {
-            return this.each(function() {
-                c.event.trigger(a, b, this)
-            })
+        next: function(a) {
+            return D(a, "nextSibling")
         },
-        triggerHandler: function(a, b) {
-            if (this[0]) {
-                a = c.Event(a);
-                a.preventDefault();
-                a.stopPropagation();
-                c.event.trigger(a, b, this[0]);
-                return a.result
-            }
+        prev: function(a) {
+            return D(a, "previousSibling")
         },
-        toggle: function(a) {
-            for (var b = arguments, d = 1; d < b.length;) c.proxy(a, b[d++]);
-            return this.click(c.proxy(a, function(f) {
-                var e = (c.data(this, "lastToggle" + a.guid) || 0) % d;
-                c.data(this, "lastToggle" + a.guid, e + 1);
-                f.preventDefault();
-                return b[e].apply(this, arguments) || false
-            }))
+        nextAll: function(a) {
+            return m.dir(a, "nextSibling")
         },
-        hover: function(a, b) {
-            return this.mouseenter(a).mouseleave(b || a)
+        prevAll: function(a) {
+            return m.dir(a, "previousSibling")
+        },
+        nextUntil: function(a, b, c) {
+            return m.dir(a, "nextSibling", c)
+        },
+        prevUntil: function(a, b, c) {
+            return m.dir(a, "previousSibling", c)
+        },
+        siblings: function(a) {
+            return m.sibling((a.parentNode || {}).firstChild, a)
+        },
+        children: function(a) {
+            return m.sibling(a.firstChild)
+        },
+        contents: function(a) {
+            return m.nodeName(a, "iframe") ? a.contentDocument || a.contentWindow.document : m.merge([], a.childNodes)
         }
-    });
-    var Ga = {
-        focus: "focusin",
-        blur: "focusout",
-        mouseenter: "mouseover",
-        mouseleave: "mouseout"
-    };
-    c.each(["live", "die"], function(a, b) {
-        c.fn[b] = function(d, f, e, j) {
-            var i, o = 0,
-                k, n, r = j || this.selector,
-                u = j ? this : c(this.context);
-            if (c.isFunction(f)) {
-                e = f;
-                f = w
-            }
-            for (d = (d || "").split(" ");
-                (i = d[o++]) != null;) {
-                j = O.exec(i);
-                k = "";
-                if (j) {
-                    k = j[0];
-                    i = i.replace(O, "")
-                }
-                if (i === "hover") d.push("mouseenter" + k, "mouseleave" + k);
-                else {
-                    n = i;
-                    if (i === "focus" || i === "blur") {
-                        d.push(Ga[i] + k);
-                        i += k
-                    } else i = (Ga[i] || i) + k;
-                    b === "live" ? u.each(function() {
-                        c.event.add(this, pa(i, r), {
-                            data: f,
-                            selector: r,
-                            handler: e,
-                            origType: i,
-                            origHandler: e,
-                            preType: n
-                        })
-                    }) : u.unbind(pa(i, r), e)
-                }
-            }
-            return this
+    }, function(a, b) {
+        m.fn[a] = function(c, d) {
+            var e = m.map(this, b, c);
+            return "Until" !== a.slice(-5) && (d = c), d && "string" == typeof d && (e = m.filter(d, e)), this.length > 1 && (C[a] || (e = m.unique(e)), B.test(a) && (e = e.reverse())), this.pushStack(e)
         }
     });
-    c.each("blur focus focusin focusout load resize scroll unload click dblclick mousedown mouseup mousemove mouseover mouseout mouseenter mouseleave change select submit keydown keypress keyup error".split(" "),
-        function(a, b) {
-            c.fn[b] = function(d) {
-                return d ? this.bind(b, d) : this.trigger(b)
-            };
-            if (c.attrFn) c.attrFn[b] = true
-        });
-    A.attachEvent && !A.addEventListener && A.attachEvent("onunload", function() {
-        for (var a in c.cache)
-            if (c.cache[a].handle) try {
-                c.event.remove(c.cache[a].handle.elem)
-            } catch (b) {}
-    });
-    (function() {
-        function a(g) {
-            for (var h = "", l, m = 0; g[m]; m++) {
-                l = g[m];
-                if (l.nodeType === 3 || l.nodeType === 4) h += l.nodeValue;
-                else if (l.nodeType !== 8) h += a(l.childNodes)
-            }
-            return h
-        }
-
-        function b(g, h, l, m, q, p) {
-            q = 0;
-            for (var v = m.length; q < v; q++) {
-                var t = m[q];
-                if (t) {
-                    t = t[g];
-                    for (var y = false; t;) {
-                        if (t.sizcache === l) {
-                            y = m[t.sizset];
-                            break
-                        }
-                        if (t.nodeType === 1 && !p) {
-                            t.sizcache = l;
-                            t.sizset = q
-                        }
-                        if (t.nodeName.toLowerCase() === h) {
-                            y = t;
-                            break
-                        }
-                        t = t[g]
-                    }
-                    m[q] = y
-                }
-            }
-        }
+    var E = /\S+/g,
+        F = {};
 
-        function d(g, h, l, m, q, p) {
-            q = 0;
-            for (var v = m.length; q < v; q++) {
-                var t = m[q];
-                if (t) {
-                    t = t[g];
-                    for (var y = false; t;) {
-                        if (t.sizcache === l) {
-                            y = m[t.sizset];
-                            break
-                        }
-                        if (t.nodeType === 1) {
-                            if (!p) {
-                                t.sizcache = l;
-                                t.sizset = q
-                            }
-                            if (typeof h !== "string") {
-                                if (t === h) {
-                                    y = true;
-                                    break
-                                }
-                            } else if (k.filter(h, [t]).length > 0) {
-                                y = t;
-                                break
-                            }
-                        }
-                        t = t[g]
-                    }
-                    m[q] = y
-                }
-            }
-        }
-        var f = /((?:\((?:\([^()]+\)|[^()]+)+\)|\[(?:\[[^[\]]*\]|['"][^'"]*['"]|[^[\]'"]+)+\]|\\.|[^ >+~,(\[\\]+)+|[>+~])(\s*,\s*)?((?:.|\r|\n)*)/g,
-            e = 0,
-            j = Object.prototype.toString,
-            i = false,
-            o = true;
-        [0, 0].sort(function() {
-            o = false;
-            return 0
-        });
-        var k = function(g, h, l, m) {
-            l = l || [];
-            var q = h = h || s;
-            if (h.nodeType !== 1 && h.nodeType !== 9) return [];
-            if (!g || typeof g !== "string") return l;
-            for (var p = [], v, t, y, S, H = true, M = x(h), I = g;
-                (f.exec(""), v = f.exec(I)) !== null;) {
-                I = v[3];
-                p.push(v[1]);
-                if (v[2]) {
-                    S = v[3];
-                    break
-                }
-            }
-            if (p.length > 1 && r.exec(g))
-                if (p.length === 2 && n.relative[p[0]]) t = ga(p[0] + p[1], h);
-                else
-                    for (t = n.relative[p[0]] ? [h] : k(p.shift(), h); p.length;) {
-                        g = p.shift();
-                        if (n.relative[g]) g += p.shift();
-                        t = ga(g, t)
-                    } else {
-                        if (!m && p.length > 1 && h.nodeType === 9 && !M && n.match.ID.test(p[0]) && !n.match.ID.test(p[p.length - 1])) {
-                            v = k.find(p.shift(), h, M);
-                            h = v.expr ? k.filter(v.expr, v.set)[0] : v.set[0]
-                        }
-                        if (h) {
-                            v = m ? {
-                                expr: p.pop(),
-                                set: z(m)
-                            } : k.find(p.pop(), p.length === 1 && (p[0] === "~" || p[0] === "+") && h.parentNode ? h.parentNode : h, M);
-                            t = v.expr ? k.filter(v.expr, v.set) : v.set;
-                            if (p.length > 0) y = z(t);
-                            else H = false;
-                            for (; p.length;) {
-                                var D = p.pop();
-                                v = D;
-                                if (n.relative[D]) v = p.pop();
-                                else D = "";
-                                if (v == null) v = h;
-                                n.relative[D](y, v, M)
-                            }
-                        } else y = []
-                    }
-            y || (y = t);
-            y || k.error(D ||
-                g);
-            if (j.call(y) === "[object Array]")
-                if (H)
-                    if (h && h.nodeType === 1)
-                        for (g = 0; y[g] != null; g++) {
-                            if (y[g] && (y[g] === true || y[g].nodeType === 1 && E(h, y[g]))) l.push(t[g])
-                        } else
-                            for (g = 0; y[g] != null; g++) y[g] && y[g].nodeType === 1 && l.push(t[g]);
-                    else l.push.apply(l, y);
-            else z(y, l);
-            if (S) {
-                k(S, q, l, m);
-                k.uniqueSort(l)
-            }
-            return l
-        };
-        k.uniqueSort = function(g) {
-            if (B) {
-                i = o;
-                g.sort(B);
-                if (i)
-                    for (var h = 1; h < g.length; h++) g[h] === g[h - 1] && g.splice(h--, 1)
-            }
-            return g
-        };
-        k.matches = function(g, h) {
-            return k(g, null, null, h)
-        };
-        k.find = function(g, h, l) {
-            var m, q;
-            if (!g) return [];
-            for (var p = 0, v = n.order.length; p < v; p++) {
-                var t = n.order[p];
-                if (q = n.leftMatch[t].exec(g)) {
-                    var y = q[1];
-                    q.splice(1, 1);
-                    if (y.substr(y.length - 1) !== "\\") {
-                        q[1] = (q[1] || "").replace(/\\/g, "");
-                        m = n.find[t](q, h, l);
-                        if (m != null) {
-                            g = g.replace(n.match[t], "");
-                            break
-                        }
-                    }
-                }
-            }
-            m || (m = h.getElementsByTagName("*"));
-            return {
-                set: m,
-                expr: g
-            }
-        };
-        k.filter = function(g, h, l, m) {
-            for (var q = g, p = [], v = h, t, y, S = h && h[0] && x(h[0]); g && h.length;) {
-                for (var H in n.filter)
-                    if ((t = n.leftMatch[H].exec(g)) != null && t[2]) {
-                        var M = n.filter[H],
-                            I, D;
-                        D = t[1];
-                        y = false;
-                        t.splice(1, 1);
-                        if (D.substr(D.length -
-                                1) !== "\\") {
-                            if (v === p) p = [];
-                            if (n.preFilter[H])
-                                if (t = n.preFilter[H](t, v, l, p, m, S)) {
-                                    if (t === true) continue
-                                } else y = I = true;
-                            if (t)
-                                for (var U = 0;
-                                    (D = v[U]) != null; U++)
-                                    if (D) {
-                                        I = M(D, t, U, v);
-                                        var Ha = m ^ !!I;
-                                        if (l && I != null)
-                                            if (Ha) y = true;
-                                            else v[U] = false;
-                                        else if (Ha) {
-                                            p.push(D);
-                                            y = true
-                                        }
-                                    } if (I !== w) {
-                                l || (v = p);
-                                g = g.replace(n.match[H], "");
-                                if (!y) return [];
-                                break
-                            }
-                        }
-                    } if (g === q)
-                    if (y == null) k.error(g);
-                    else break;
-                q = g
-            }
-            return v
-        };
-        k.error = function(g) {
-            throw "Syntax error, unrecognized expression: " + g;
-        };
-        var n = k.selectors = {
-                order: ["ID", "NAME", "TAG"],
-                match: {
-                    ID: /#((?:[\w\u00c0-\uFFFF-]|\\.)+)/,
-                    CLASS: /\.((?:[\w\u00c0-\uFFFF-]|\\.)+)/,
-                    NAME: /\[name=['"]*((?:[\w\u00c0-\uFFFF-]|\\.)+)['"]*\]/,
-                    ATTR: /\[\s*((?:[\w\u00c0-\uFFFF-]|\\.)+)\s*(?:(\S?=)\s*(['"]*)(.*?)\3|)\s*\]/,
-                    TAG: /^((?:[\w\u00c0-\uFFFF\*-]|\\.)+)/,
-                    CHILD: /:(only|nth|last|first)-child(?:\((even|odd|[\dn+-]*)\))?/,
-                    POS: /:(nth|eq|gt|lt|first|last|even|odd)(?:\((\d*)\))?(?=[^-]|$)/,
-                    PSEUDO: /:((?:[\w\u00c0-\uFFFF-]|\\.)+)(?:\((['"]?)((?:\([^\)]+\)|[^\(\)]*)+)\2\))?/
-                },
-                leftMatch: {},
-                attrMap: {
-                    "class": "className",
-                    "for": "htmlFor"
-                },
-                attrHandle: {
-                    href: function(g) {
-                        return g.getAttribute("href")
-                    }
-                },
-                relative: {
-                    "+": function(g, h) {
-                        var l = typeof h === "string",
-                            m = l && !/\W/.test(h);
-                        l = l && !m;
-                        if (m) h = h.toLowerCase();
-                        m = 0;
-                        for (var q = g.length, p; m < q; m++)
-                            if (p = g[m]) {
-                                for (;
-                                    (p = p.previousSibling) && p.nodeType !== 1;);
-                                g[m] = l || p && p.nodeName.toLowerCase() === h ? p || false : p === h
-                            } l && k.filter(h, g, true)
-                    },
-                    ">": function(g, h) {
-                        var l = typeof h === "string";
-                        if (l && !/\W/.test(h)) {
-                            h = h.toLowerCase();
-                            for (var m = 0, q = g.length; m < q; m++) {
-                                var p = g[m];
-                                if (p) {
-                                    l = p.parentNode;
-                                    g[m] = l.nodeName.toLowerCase() === h ? l : false
-                                }
-                            }
-                        } else {
-                            m = 0;
-                            for (q = g.length; m < q; m++)
-                                if (p = g[m]) g[m] =
-                                    l ? p.parentNode : p.parentNode === h;
-                            l && k.filter(h, g, true)
-                        }
-                    },
-                    "": function(g, h, l) {
-                        var m = e++,
-                            q = d;
-                        if (typeof h === "string" && !/\W/.test(h)) {
-                            var p = h = h.toLowerCase();
-                            q = b
-                        }
-                        q("parentNode", h, m, g, p, l)
-                    },
-                    "~": function(g, h, l) {
-                        var m = e++,
-                            q = d;
-                        if (typeof h === "string" && !/\W/.test(h)) {
-                            var p = h = h.toLowerCase();
-                            q = b
-                        }
-                        q("previousSibling", h, m, g, p, l)
+    function G(a) {
+        var b = F[a] = {};
+        return m.each(a.match(E) || [], function(a, c) {
+            b[c] = !0
+        }), b
+    }
+    m.Callbacks = function(a) {
+        a = "string" == typeof a ? F[a] || G(a) : m.extend({}, a);
+        var b, c, d, e, f, g, h = [],
+            i = !a.once && [],
+            j = function(l) {
+                for (c = a.memory && l, d = !0, f = g || 0, g = 0, e = h.length, b = !0; h && e > f; f++)
+                    if (h[f].apply(l[0], l[1]) === !1 && a.stopOnFalse) {
+                        c = !1;
+                        break
+                    } b = !1, h && (i ? i.length && j(i.shift()) : c ? h = [] : k.disable())
+            },
+            k = {
+                add: function() {
+                    if (h) {
+                        var d = h.length;
+                        ! function f(b) {
+                            m.each(b, function(b, c) {
+                                var d = m.type(c);
+                                "function" === d ? a.unique && k.has(c) || h.push(c) : c && c.length && "string" !== d && f(c)
+                            })
+                        }(arguments), b ? e = h.length : c && (g = d, j(c))
                     }
+                    return this
                 },
-                find: {
-                    ID: function(g, h, l) {
-                        if (typeof h.getElementById !== "undefined" && !l) return (g = h.getElementById(g[1])) ? [g] : []
-                    },
-                    NAME: function(g, h) {
-                        if (typeof h.getElementsByName !== "undefined") {
-                            var l = [];
-                            h = h.getElementsByName(g[1]);
-                            for (var m = 0, q = h.length; m < q; m++) h[m].getAttribute("name") === g[1] && l.push(h[m]);
-                            return l.length === 0 ? null : l
-                        }
-                    },
-                    TAG: function(g, h) {
-                        return h.getElementsByTagName(g[1])
-                    }
+                remove: function() {
+                    return h && m.each(arguments, function(a, c) {
+                        var d;
+                        while ((d = m.inArray(c, h, d)) > -1) h.splice(d, 1), b && (e >= d && e--, f >= d && f--)
+                    }), this
                 },
-                preFilter: {
-                    CLASS: function(g, h, l, m, q, p) {
-                        g = " " + g[1].replace(/\\/g, "") + " ";
-                        if (p) return g;
-                        p = 0;
-                        for (var v;
-                            (v = h[p]) != null; p++)
-                            if (v)
-                                if (q ^ (v.className && (" " + v.className + " ").replace(/[\t\n]/g, " ").indexOf(g) >= 0)) l || m.push(v);
-                                else if (l) h[p] = false;
-                        return false
-                    },
-                    ID: function(g) {
-                        return g[1].replace(/\\/g, "")
-                    },
-                    TAG: function(g) {
-                        return g[1].toLowerCase()
-                    },
-                    CHILD: function(g) {
-                        if (g[1] === "nth") {
-                            var h = /(-?)(\d*)n((?:\+|-)?\d*)/.exec(g[2] === "even" && "2n" || g[2] === "odd" && "2n+1" || !/\D/.test(g[2]) && "0n+" + g[2] || g[2]);
-                            g[2] = h[1] + (h[2] || 1) - 0;
-                            g[3] = h[3] - 0
-                        }
-                        g[0] = e++;
-                        return g
-                    },
-                    ATTR: function(g, h, l, m, q, p) {
-                        h = g[1].replace(/\\/g, "");
-                        if (!p && n.attrMap[h]) g[1] = n.attrMap[h];
-                        if (g[2] === "~=") g[4] = " " + g[4] + " ";
-                        return g
-                    },
-                    PSEUDO: function(g, h, l, m, q) {
-                        if (g[1] === "not")
-                            if ((f.exec(g[3]) || "").length > 1 || /^\w/.test(g[3])) g[3] = k(g[3], null, null, h);
-                            else {
-                                g = k.filter(g[3], h, l, true ^ q);
-                                l || m.push.apply(m,
-                                    g);
-                                return false
-                            }
-                        else if (n.match.POS.test(g[0]) || n.match.CHILD.test(g[0])) return true;
-                        return g
-                    },
-                    POS: function(g) {
-                        g.unshift(true);
-                        return g
-                    }
+                has: function(a) {
+                    return a ? m.inArray(a, h) > -1 : !(!h || !h.length)
                 },
-                filters: {
-                    enabled: function(g) {
-                        return g.disabled === false && g.type !== "hidden"
-                    },
-                    disabled: function(g) {
-                        return g.disabled === true
-                    },
-                    checked: function(g) {
-                        return g.checked === true
-                    },
-                    selected: function(g) {
-                        return g.selected === true
-                    },
-                    parent: function(g) {
-                        return !!g.firstChild
-                    },
-                    empty: function(g) {
-                        return !g.firstChild
-                    },
-                    has: function(g, h, l) {
-                        return !!k(l[3], g).length
-                    },
-                    header: function(g) {
-                        return /h\d/i.test(g.nodeName)
-                    },
-                    text: function(g) {
-                        return "text" === g.type
-                    },
-                    radio: function(g) {
-                        return "radio" === g.type
-                    },
-                    checkbox: function(g) {
-                        return "checkbox" === g.type
-                    },
-                    file: function(g) {
-                        return "file" === g.type
-                    },
-                    password: function(g) {
-                        return "password" === g.type
-                    },
-                    submit: function(g) {
-                        return "submit" === g.type
-                    },
-                    image: function(g) {
-                        return "image" === g.type
-                    },
-                    reset: function(g) {
-                        return "reset" === g.type
-                    },
-                    button: function(g) {
-                        return "button" === g.type || g.nodeName.toLowerCase() === "button"
-                    },
-                    input: function(g) {
-                        return /input|select|textarea|button/i.test(g.nodeName)
-                    }
+                empty: function() {
+                    return h = [], e = 0, this
                 },
-                setFilters: {
-                    first: function(g, h) {
-                        return h === 0
-                    },
-                    last: function(g, h, l, m) {
-                        return h === m.length - 1
-                    },
-                    even: function(g, h) {
-                        return h % 2 === 0
-                    },
-                    odd: function(g, h) {
-                        return h % 2 === 1
-                    },
-                    lt: function(g, h, l) {
-                        return h < l[3] - 0
-                    },
-                    gt: function(g, h, l) {
-                        return h > l[3] - 0
-                    },
-                    nth: function(g, h, l) {
-                        return l[3] - 0 === h
+                disable: function() {
+                    return h = i = c = void 0, this
+                },
+                disabled: function() {
+                    return !h
+                },
+                lock: function() {
+                    return i = void 0, c || k.disable(), this
+                },
+                locked: function() {
+                    return !i
+                },
+                fireWith: function(a, c) {
+                    return !h || d && !i || (c = c || [], c = [a, c.slice ? c.slice() : c], b ? i.push(c) : j(c)), this
+                },
+                fire: function() {
+                    return k.fireWith(this, arguments), this
+                },
+                fired: function() {
+                    return !!d
+                }
+            };
+        return k
+    }, m.extend({
+        Deferred: function(a) {
+            var b = [
+                    ["resolve", "done", m.Callbacks("once memory"), "resolved"],
+                    ["reject", "fail", m.Callbacks("once memory"), "rejected"],
+                    ["notify", "progress", m.Callbacks("memory")]
+                ],
+                c = "pending",
+                d = {
+                    state: function() {
+                        return c
+                    },
+                    always: function() {
+                        return e.done(arguments).fail(arguments), this
+                    },
+                    then: function() {
+                        var a = arguments;
+                        return m.Deferred(function(c) {
+                            m.each(b, function(b, f) {
+                                var g = m.isFunction(a[b]) && a[b];
+                                e[f[1]](function() {
+                                    var a = g && g.apply(this, arguments);
+                                    a && m.isFunction(a.promise) ? a.promise().done(c.resolve).fail(c.reject).progress(c.notify) : c[f[0] + "With"](this === d ? c.promise() : this, g ? [a] : arguments)
+                                })
+                            }), a = null
+                        }).promise()
                     },
-                    eq: function(g, h, l) {
-                        return l[3] - 0 === h
+                    promise: function(a) {
+                        return null != a ? m.extend(a, d) : d
                     }
                 },
-                filter: {
-                    PSEUDO: function(g, h, l, m) {
-                        var q = h[1],
-                            p = n.filters[q];
-                        if (p) return p(g, l, h, m);
-                        else if (q === "contains") return (g.textContent || g.innerText || a([g]) || "").indexOf(h[3]) >= 0;
-                        else if (q === "not") {
-                            h =
-                                h[3];
-                            l = 0;
-                            for (m = h.length; l < m; l++)
-                                if (h[l] === g) return false;
-                            return true
-                        } else k.error("Syntax error, unrecognized expression: " + q)
-                    },
-                    CHILD: function(g, h) {
-                        var l = h[1],
-                            m = g;
-                        switch (l) {
-                            case "only":
-                            case "first":
-                                for (; m = m.previousSibling;)
-                                    if (m.nodeType === 1) return false;
-                                if (l === "first") return true;
-                                m = g;
-                            case "last":
-                                for (; m = m.nextSibling;)
-                                    if (m.nodeType === 1) return false;
-                                return true;
-                            case "nth":
-                                l = h[2];
-                                var q = h[3];
-                                if (l === 1 && q === 0) return true;
-                                h = h[0];
-                                var p = g.parentNode;
-                                if (p && (p.sizcache !== h || !g.nodeIndex)) {
-                                    var v = 0;
-                                    for (m = p.firstChild; m; m =
-                                        m.nextSibling)
-                                        if (m.nodeType === 1) m.nodeIndex = ++v;
-                                    p.sizcache = h
-                                }
-                                g = g.nodeIndex - q;
-                                return l === 0 ? g === 0 : g % l === 0 && g / l >= 0
-                        }
-                    },
-                    ID: function(g, h) {
-                        return g.nodeType === 1 && g.getAttribute("id") === h
-                    },
-                    TAG: function(g, h) {
-                        return h === "*" && g.nodeType === 1 || g.nodeName.toLowerCase() === h
-                    },
-                    CLASS: function(g, h) {
-                        return (" " + (g.className || g.getAttribute("class")) + " ").indexOf(h) > -1
-                    },
-                    ATTR: function(g, h) {
-                        var l = h[1];
-                        g = n.attrHandle[l] ? n.attrHandle[l](g) : g[l] != null ? g[l] : g.getAttribute(l);
-                        l = g + "";
-                        var m = h[2];
-                        h = h[4];
-                        return g == null ? m === "!=" : m ===
-                            "=" ? l === h : m === "*=" ? l.indexOf(h) >= 0 : m === "~=" ? (" " + l + " ").indexOf(h) >= 0 : !h ? l && g !== false : m === "!=" ? l !== h : m === "^=" ? l.indexOf(h) === 0 : m === "$=" ? l.substr(l.length - h.length) === h : m === "|=" ? l === h || l.substr(0, h.length + 1) === h + "-" : false
-                    },
-                    POS: function(g, h, l, m) {
-                        var q = n.setFilters[h[2]];
-                        if (q) return q(g, l, h, m)
+                e = {};
+            return d.pipe = d.then, m.each(b, function(a, f) {
+                var g = f[2],
+                    h = f[3];
+                d[f[1]] = g.add, h && g.add(function() {
+                    c = h
+                }, b[1 ^ a][2].disable, b[2][2].lock), e[f[0]] = function() {
+                    return e[f[0] + "With"](this === e ? d : this, arguments), this
+                }, e[f[0] + "With"] = g.fireWith
+            }), d.promise(e), a && a.call(e, e), e
+        },
+        when: function(a) {
+            var b = 0,
+                c = d.call(arguments),
+                e = c.length,
+                f = 1 !== e || a && m.isFunction(a.promise) ? e : 0,
+                g = 1 === f ? a : m.Deferred(),
+                h = function(a, b, c) {
+                    return function(e) {
+                        b[a] = this, c[a] = arguments.length > 1 ? d.call(arguments) : e, c === i ? g.notifyWith(b, c) : --f || g.resolveWith(b, c)
                     }
-                }
-            },
-            r = n.match.POS;
-        for (var u in n.match) {
-            n.match[u] = new RegExp(n.match[u].source + /(?![^\[]*\])(?![^\(]*\))/.source);
-            n.leftMatch[u] = new RegExp(/(^(?:.|\r|\n)*?)/.source + n.match[u].source.replace(/\\(\d+)/g, function(g,
-                h) {
-                return "\\" + (h - 0 + 1)
-            }))
+                },
+                i, j, k;
+            if (e > 1)
+                for (i = new Array(e), j = new Array(e), k = new Array(e); e > b; b++) c[b] && m.isFunction(c[b].promise) ? c[b].promise().done(h(b, k, c)).fail(g.reject).progress(h(b, j, i)) : --f;
+            return f || g.resolveWith(k, c), g.promise()
         }
-        var z = function(g, h) {
-            g = Array.prototype.slice.call(g, 0);
-            if (h) {
-                h.push.apply(h, g);
-                return h
-            }
-            return g
-        };
-        try {
-            Array.prototype.slice.call(s.documentElement.childNodes, 0)
-        } catch (C) {
-            z = function(g, h) {
-                h = h || [];
-                if (j.call(g) === "[object Array]") Array.prototype.push.apply(h, g);
-                else if (typeof g.length === "number")
-                    for (var l = 0, m = g.length; l < m; l++) h.push(g[l]);
-                else
-                    for (l = 0; g[l]; l++) h.push(g[l]);
-                return h
-            }
-        }
-        var B;
-        if (s.documentElement.compareDocumentPosition) B = function(g, h) {
-            if (!g.compareDocumentPosition ||
-                !h.compareDocumentPosition) {
-                if (g == h) i = true;
-                return g.compareDocumentPosition ? -1 : 1
-            }
-            g = g.compareDocumentPosition(h) & 4 ? -1 : g === h ? 0 : 1;
-            if (g === 0) i = true;
-            return g
-        };
-        else if ("sourceIndex" in s.documentElement) B = function(g, h) {
-            if (!g.sourceIndex || !h.sourceIndex) {
-                if (g == h) i = true;
-                return g.sourceIndex ? -1 : 1
+    });
+    var H;
+    m.fn.ready = function(a) {
+        return m.ready.promise().done(a), this
+    }, m.extend({
+        isReady: !1,
+        readyWait: 1,
+        holdReady: function(a) {
+            a ? m.readyWait++ : m.ready(!0)
+        },
+        ready: function(a) {
+            if (a === !0 ? !--m.readyWait : !m.isReady) {
+                if (!y.body) return setTimeout(m.ready);
+                m.isReady = !0, a !== !0 && --m.readyWait > 0 || (H.resolveWith(y, [m]), m.fn.triggerHandler && (m(y).triggerHandler("ready"), m(y).off("ready")))
             }
-            g = g.sourceIndex - h.sourceIndex;
-            if (g === 0) i = true;
-            return g
-        };
-        else if (s.createRange) B = function(g, h) {
-            if (!g.ownerDocument || !h.ownerDocument) {
-                if (g == h) i = true;
-                return g.ownerDocument ? -1 : 1
-            }
-            var l = g.ownerDocument.createRange(),
-                m =
-                h.ownerDocument.createRange();
-            l.setStart(g, 0);
-            l.setEnd(g, 0);
-            m.setStart(h, 0);
-            m.setEnd(h, 0);
-            g = l.compareBoundaryPoints(Range.START_TO_END, m);
-            if (g === 0) i = true;
-            return g
-        };
-        (function() {
-            var g = s.createElement("div"),
-                h = "script" + (new Date).getTime();
-            g.innerHTML = "<a name='" + h + "'/>";
-            var l = s.documentElement;
-            l.insertBefore(g, l.firstChild);
-            if (s.getElementById(h)) {
-                n.find.ID = function(m, q, p) {
-                    if (typeof q.getElementById !== "undefined" && !p) return (q = q.getElementById(m[1])) ? q.id === m[1] || typeof q.getAttributeNode !== "undefined" &&
-                        q.getAttributeNode("id").nodeValue === m[1] ? [q] : w : []
-                };
-                n.filter.ID = function(m, q) {
-                    var p = typeof m.getAttributeNode !== "undefined" && m.getAttributeNode("id");
-                    return m.nodeType === 1 && p && p.nodeValue === q
-                }
-            }
-            l.removeChild(g);
-            l = g = null
-        })();
-        (function() {
-            var g = s.createElement("div");
-            g.appendChild(s.createComment(""));
-            if (g.getElementsByTagName("*").length > 0) n.find.TAG = function(h, l) {
-                l = l.getElementsByTagName(h[1]);
-                if (h[1] === "*") {
-                    h = [];
-                    for (var m = 0; l[m]; m++) l[m].nodeType === 1 && h.push(l[m]);
-                    l = h
+        }
+    });
+
+    function I() {
+        y.addEventListener ? (y.removeEventListener("DOMContentLoaded", J, !1), a.removeEventListener("load", J, !1)) : (y.detachEvent("onreadystatechange", J), a.detachEvent("onload", J))
+    }
+
+    function J() {
+        (y.addEventListener || "load" === event.type || "complete" === y.readyState) && (I(), m.ready())
+    }
+    m.ready.promise = function(b) {
+        if (!H)
+            if (H = m.Deferred(), "complete" === y.readyState) setTimeout(m.ready);
+            else if (y.addEventListener) y.addEventListener("DOMContentLoaded", J, !1), a.addEventListener("load", J, !1);
+        else {
+            y.attachEvent("onreadystatechange", J), a.attachEvent("onload", J);
+            var c = !1;
+            try {
+                c = null == a.frameElement && y.documentElement
+            } catch (d) {}
+            c && c.doScroll && ! function e() {
+                if (!m.isReady) {
+                    try {
+                        c.doScroll("left")
+                    } catch (a) {
+                        return setTimeout(e, 50)
+                    }
+                    I(), m.ready()
                 }
-                return l
-            };
-            g.innerHTML = "<a href='#'></a>";
-            if (g.firstChild && typeof g.firstChild.getAttribute !== "undefined" && g.firstChild.getAttribute("href") !== "#") n.attrHandle.href = function(h) {
-                return h.getAttribute("href", 2)
-            };
-            g = null
-        })();
-        s.querySelectorAll && function() {
-            var g = k,
-                h = s.createElement("div");
-            h.innerHTML = "<p class='TEST'></p>";
-            if (!(h.querySelectorAll && h.querySelectorAll(".TEST").length === 0)) {
-                k = function(m, q, p, v) {
-                    q = q || s;
-                    if (!v && q.nodeType === 9 && !x(q)) try {
-                        return z(q.querySelectorAll(m), p)
-                    } catch (t) {}
-                    return g(m, q, p, v)
-                };
-                for (var l in g) k[l] = g[l];
-                h = null
-            }
-        }();
-        (function() {
-            var g = s.createElement("div");
-            g.innerHTML = "<div class='test e'></div><div class='test'></div>";
-            if (!(!g.getElementsByClassName || g.getElementsByClassName("e").length === 0)) {
-                g.lastChild.className = "e";
-                if (g.getElementsByClassName("e").length !== 1) {
-                    n.order.splice(1, 0, "CLASS");
-                    n.find.CLASS = function(h, l, m) {
-                        if (typeof l.getElementsByClassName !== "undefined" && !m) return l.getElementsByClassName(h[1])
-                    };
-                    g = null
+            }()
+        }
+        return H.promise(b)
+    };
+    var K = "undefined",
+        L;
+    for (L in m(k)) break;
+    k.ownLast = "0" !== L, k.inlineBlockNeedsLayout = !1, m(function() {
+            var a, b, c, d;
+            c = y.getElementsByTagName("body")[0], c && c.style && (b = y.createElement("div"), d = y.createElement("div"), d.style.cssText = "position:absolute;border:0;width:0;height:0;top:0;left:-9999px", c.appendChild(d).appendChild(b), typeof b.style.zoom !== K && (b.style.cssText = "display:inline;margin:0;border:0;padding:1px;width:1px;zoom:1", k.inlineBlockNeedsLayout = a = 3 === b.offsetWidth, a && (c.style.zoom = 1)), c.removeChild(d))
+        }),
+        function() {
+            var a = y.createElement("div");
+            if (null == k.deleteExpando) {
+                k.deleteExpando = !0;
+                try {
+                    delete a.test
+                } catch (b) {
+                    k.deleteExpando = !1
                 }
             }
-        })();
-        var E = s.compareDocumentPosition ? function(g, h) {
-                return !!(g.compareDocumentPosition(h) & 16)
-            } :
-            function(g, h) {
-                return g !== h && (g.contains ? g.contains(h) : true)
-            },
-            x = function(g) {
-                return (g = (g ? g.ownerDocument || g : 0).documentElement) ? g.nodeName !== "HTML" : false
-            },
-            ga = function(g, h) {
-                var l = [],
-                    m = "",
-                    q;
-                for (h = h.nodeType ? [h] : h; q = n.match.PSEUDO.exec(g);) {
-                    m += q[0];
-                    g = g.replace(n.match.PSEUDO, "")
-                }
-                g = n.relative[g] ? g + "*" : g;
-                q = 0;
-                for (var p = h.length; q < p; q++) k(g, h[q], l);
-                return k.filter(m, l)
-            };
-        c.find = k;
-        c.expr = k.selectors;
-        c.expr[":"] = c.expr.filters;
-        c.unique = k.uniqueSort;
-        c.text = a;
-        c.isXMLDoc = x;
-        c.contains = E
-    })();
-    var eb = /Until$/,
-        fb = /^(?:parents|prevUntil|prevAll)/,
-        gb = /,/;
-    R = Array.prototype.slice;
-    var Ia = function(a, b, d) {
-        if (c.isFunction(b)) return c.grep(a, function(e, j) {
-            return !!b.call(e, j, e) === d
-        });
-        else if (b.nodeType) return c.grep(a, function(e) {
-            return e === b === d
-        });
-        else if (typeof b === "string") {
-            var f = c.grep(a, function(e) {
-                return e.nodeType === 1
-            });
-            if (Ua.test(b)) return c.filter(b, f, !d);
-            else b = c.filter(b, f)
+            a = null
+        }(), m.acceptData = function(a) {
+            var b = m.noData[(a.nodeName + " ").toLowerCase()],
+                c = +a.nodeType || 1;
+            return 1 !== c && 9 !== c ? !1 : !b || b !== !0 && a.getAttribute("classid") === b
+        };
+    var M = /^(?:\{[\w\W]*\}|\[[\w\W]*\])$/,
+        N = /([A-Z])/g;
+
+    function O(a, b, c) {
+        if (void 0 === c && 1 === a.nodeType) {
+            var d = "data-" + b.replace(N, "-$1").toLowerCase();
+            if (c = a.getAttribute(d), "string" == typeof c) {
+                try {
+                    c = "true" === c ? !0 : "false" === c ? !1 : "null" === c ? null : +c + "" === c ? +c : M.test(c) ? m.parseJSON(c) : c
+                } catch (e) {}
+                m.data(a, b, c)
+            } else c = void 0
         }
-        return c.grep(a, function(e) {
-            return c.inArray(e, b) >= 0 === d
-        })
-    };
-    c.fn.extend({
-        find: function(a) {
-            for (var b = this.pushStack("", "find", a), d = 0, f = 0, e = this.length; f < e; f++) {
-                d = b.length;
-                c.find(a, this[f], b);
-                if (f > 0)
-                    for (var j = d; j < b.length; j++)
-                        for (var i = 0; i < d; i++)
-                            if (b[i] === b[j]) {
-                                b.splice(j--, 1);
-                                break
-                            }
+        return c
+    }
+
+    function P(a) {
+        var b;
+        for (b in a)
+            if (("data" !== b || !m.isEmptyObject(a[b])) && "toJSON" !== b) return !1;
+        return !0
+    }
+
+    function Q(a, b, d, e) {
+        if (m.acceptData(a)) {
+            var f, g, h = m.expando,
+                i = a.nodeType,
+                j = i ? m.cache : a,
+                k = i ? a[h] : a[h] && h;
+            if (k && j[k] && (e || j[k].data) || void 0 !== d || "string" != typeof b) return k || (k = i ? a[h] = c.pop() || m.guid++ : h), j[k] || (j[k] = i ? {} : {
+                toJSON: m.noop
+            }), ("object" == typeof b || "function" == typeof b) && (e ? j[k] = m.extend(j[k], b) : j[k].data = m.extend(j[k].data, b)), g = j[k], e || (g.data || (g.data = {}), g = g.data), void 0 !== d && (g[m.camelCase(b)] = d), "string" == typeof b ? (f = g[b], null == f && (f = g[m.camelCase(b)])) : f = g, f
+        }
+    }
+
+    function R(a, b, c) {
+        if (m.acceptData(a)) {
+            var d, e, f = a.nodeType,
+                g = f ? m.cache : a,
+                h = f ? a[m.expando] : m.expando;
+            if (g[h]) {
+                if (b && (d = c ? g[h] : g[h].data)) {
+                    m.isArray(b) ? b = b.concat(m.map(b, m.camelCase)) : b in d ? b = [b] : (b = m.camelCase(b), b = b in d ? [b] : b.split(" ")), e = b.length;
+                    while (e--) delete d[b[e]];
+                    if (c ? !P(d) : !m.isEmptyObject(d)) return
+                }(c || (delete g[h].data, P(g[h]))) && (f ? m.cleanData([a], !0) : k.deleteExpando || g != g.window ? delete g[h] : g[h] = null)
             }
-            return b
+        }
+    }
+    m.extend({
+        cache: {},
+        noData: {
+            "applet ": !0,
+            "embed ": !0,
+            "object ": "clsid:D27CDB6E-AE6D-11cf-96B8-444553540000"
         },
-        has: function(a) {
-            var b = c(a);
-            return this.filter(function() {
-                for (var d = 0, f = b.length; d < f; d++)
-                    if (c.contains(this, b[d])) return true
-            })
+        hasData: function(a) {
+            return a = a.nodeType ? m.cache[a[m.expando]] : a[m.expando], !!a && !P(a)
         },
-        not: function(a) {
-            return this.pushStack(Ia(this, a, false), "not", a)
+        data: function(a, b, c) {
+            return Q(a, b, c)
         },
-        filter: function(a) {
-            return this.pushStack(Ia(this, a, true), "filter", a)
+        removeData: function(a, b) {
+            return R(a, b)
         },
-        is: function(a) {
-            return !!a && c.filter(a, this).length > 0
+        _data: function(a, b, c) {
+            return Q(a, b, c, !0)
         },
-        closest: function(a, b) {
-            if (c.isArray(a)) {
-                var d = [],
-                    f = this[0],
-                    e, j = {},
-                    i;
-                if (f && a.length) {
-                    e = 0;
-                    for (var o = a.length; e < o; e++) {
-                        i = a[e];
-                        j[i] || (j[i] = c.expr.match.POS.test(i) ? c(i, b || this.context) : i)
-                    }
-                    for (; f && f.ownerDocument && f !== b;) {
-                        for (i in j) {
-                            e = j[i];
-                            if (e.jquery ? e.index(f) > -1 : c(f).is(e)) {
-                                d.push({
-                                    selector: i,
-                                    elem: f
-                                });
-                                delete j[i]
-                            }
-                        }
-                        f = f.parentNode
-                    }
-                }
-                return d
-            }
-            var k = c.expr.match.POS.test(a) ? c(a, b || this.context) : null;
-            return this.map(function(n, r) {
-                for (; r && r.ownerDocument && r !== b;) {
-                    if (k ? k.index(r) > -1 : c(r).is(a)) return r;
-                    r = r.parentNode
-                }
-                return null
-            })
+        _removeData: function(a, b) {
+            return R(a, b, !0)
+        }
+    }), m.fn.extend({
+        data: function(a, b) {
+            var c, d, e, f = this[0],
+                g = f && f.attributes;
+            if (void 0 === a) {
+                if (this.length && (e = m.data(f), 1 === f.nodeType && !m._data(f, "parsedAttrs"))) {
+                    c = g.length;
+                    while (c--) g[c] && (d = g[c].name, 0 === d.indexOf("data-") && (d = m.camelCase(d.slice(5)), O(f, d, e[d])));
+                    m._data(f, "parsedAttrs", !0)
+                }
+                return e
+            }
+            return "object" == typeof a ? this.each(function() {
+                m.data(this, a)
+            }) : arguments.length > 1 ? this.each(function() {
+                m.data(this, a, b)
+            }) : f ? O(f, a, m.data(f, a)) : void 0
         },
-        index: function(a) {
-            if (!a || typeof a ===
-                "string") return c.inArray(this[0], a ? c(a) : this.parent().children());
-            return c.inArray(a.jquery ? a[0] : a, this)
+        removeData: function(a) {
+            return this.each(function() {
+                m.removeData(this, a)
+            })
+        }
+    }), m.extend({
+        queue: function(a, b, c) {
+            var d;
+            return a ? (b = (b || "fx") + "queue", d = m._data(a, b), c && (!d || m.isArray(c) ? d = m._data(a, b, m.makeArray(c)) : d.push(c)), d || []) : void 0
         },
-        add: function(a, b) {
-            a = typeof a === "string" ? c(a, b || this.context) : c.makeArray(a);
-            b = c.merge(this.get(), a);
-            return this.pushStack(qa(a[0]) || qa(b[0]) ? b : c.unique(b))
+        dequeue: function(a, b) {
+            b = b || "fx";
+            var c = m.queue(a, b),
+                d = c.length,
+                e = c.shift(),
+                f = m._queueHooks(a, b),
+                g = function() {
+                    m.dequeue(a, b)
+                };
+            "inprogress" === e && (e = c.shift(), d--), e && ("fx" === b && c.unshift("inprogress"), delete f.stop, e.call(a, g, f)), !d && f && f.empty.fire()
         },
-        andSelf: function() {
-            return this.add(this.prevObject)
+        _queueHooks: function(a, b) {
+            var c = b + "queueHooks";
+            return m._data(a, c) || m._data(a, c, {
+                empty: m.Callbacks("once memory").add(function() {
+                    m._removeData(a, b + "queue"), m._removeData(a, c)
+                })
+            })
         }
-    });
-    c.each({
-        parent: function(a) {
-            return (a = a.parentNode) && a.nodeType !== 11 ? a : null
+    }), m.fn.extend({
+        queue: function(a, b) {
+            var c = 2;
+            return "string" != typeof a && (b = a, a = "fx", c--), arguments.length < c ? m.queue(this[0], a) : void 0 === b ? this : this.each(function() {
+                var c = m.queue(this, a, b);
+                m._queueHooks(this, a), "fx" === a && "inprogress" !== c[0] && m.dequeue(this, a)
+            })
         },
-        parents: function(a) {
-            return c.dir(a, "parentNode")
+        dequeue: function(a) {
+            return this.each(function() {
+                m.dequeue(this, a)
+            })
         },
-        parentsUntil: function(a, b, d) {
-            return c.dir(a, "parentNode",
-                d)
+        clearQueue: function(a) {
+            return this.queue(a || "fx", [])
         },
-        next: function(a) {
-            return c.nth(a, 2, "nextSibling")
+        promise: function(a, b) {
+            var c, d = 1,
+                e = m.Deferred(),
+                f = this,
+                g = this.length,
+                h = function() {
+                    --d || e.resolveWith(f, [f])
+                };
+            "string" != typeof a && (b = a, a = void 0), a = a || "fx";
+            while (g--) c = m._data(f[g], a + "queueHooks"), c && c.empty && (d++, c.empty.add(h));
+            return h(), e.promise(b)
+        }
+    });
+    var S = /[+-]?(?:\d*\.|)\d+(?:[eE][+-]?\d+|)/.source,
+        T = ["Top", "Right", "Bottom", "Left"],
+        U = function(a, b) {
+            return a = b || a, "none" === m.css(a, "display") || !m.contains(a.ownerDocument, a)
+        },
+        V = m.access = function(a, b, c, d, e, f, g) {
+            var h = 0,
+                i = a.length,
+                j = null == c;
+            if ("object" === m.type(c)) {
+                e = !0;
+                for (h in c) m.access(a, b, h, c[h], !0, f, g)
+            } else if (void 0 !== d && (e = !0, m.isFunction(d) || (g = !0), j && (g ? (b.call(a, d), b = null) : (j = b, b = function(a, b, c) {
+                    return j.call(m(a), c)
+                })), b))
+                for (; i > h; h++) b(a[h], c, g ? d : d.call(a[h], h, b(a[h], c)));
+            return e ? a : j ? b.call(a) : i ? b(a[0], c) : f
+        },
+        W = /^(?:checkbox|radio)$/i;
+    ! function() {
+        var a = y.createElement("input"),
+            b = y.createElement("div"),
+            c = y.createDocumentFragment();
+        if (b.innerHTML = "  <link/><table></table><a href='/a'>a</a><input type='checkbox'/>", k.leadingWhitespace = 3 === b.firstChild.nodeType, k.tbody = !b.getElementsByTagName("tbody").length, k.htmlSerialize = !!b.getElementsByTagName("link").length, k.html5Clone = "<:nav></:nav>" !== y.createElement("nav").cloneNode(!0).outerHTML, a.type = "checkbox", a.checked = !0, c.appendChild(a), k.appendChecked = a.checked, b.innerHTML = "<textarea>x</textarea>", k.noCloneChecked = !!b.cloneNode(!0).lastChild.defaultValue, c.appendChild(b), b.innerHTML = "<input type='radio' checked='checked' name='t'/>", k.checkClone = b.cloneNode(!0).cloneNode(!0).lastChild.checked, k.noCloneEvent = !0, b.attachEvent && (b.attachEvent("onclick", function() {
+                k.noCloneEvent = !1
+            }), b.cloneNode(!0).click()), null == k.deleteExpando) {
+            k.deleteExpando = !0;
+            try {
+                delete b.test
+            } catch (d) {
+                k.deleteExpando = !1
+            }
+        }
+    }(),
+    function() {
+        var b, c, d = y.createElement("div");
+        for (b in {
+                submit: !0,
+                change: !0,
+                focusin: !0
+            }) c = "on" + b, (k[b + "Bubbles"] = c in a) || (d.setAttribute(c, "t"), k[b + "Bubbles"] = d.attributes[c].expando === !1);
+        d = null
+    }();
+    var X = /^(?:input|select|textarea)$/i,
+        Y = /^key/,
+        Z = /^(?:mouse|pointer|contextmenu)|click/,
+        $ = /^(?:focusinfocus|focusoutblur)$/,
+        _ = /^([^.]*)(?:\.(.+)|)$/;
+
+    function ab() {
+        return !0
+    }
+
+    function bb() {
+        return !1
+    }
+
+    function cb() {
+        try {
+            return y.activeElement
+        } catch (a) {}
+    }
+    m.event = {
+        global: {},
+        add: function(a, b, c, d, e) {
+            var f, g, h, i, j, k, l, n, o, p, q, r = m._data(a);
+            if (r) {
+                c.handler && (i = c, c = i.handler, e = i.selector), c.guid || (c.guid = m.guid++), (g = r.events) || (g = r.events = {}), (k = r.handle) || (k = r.handle = function(a) {
+                    return typeof m === K || a && m.event.triggered === a.type ? void 0 : m.event.dispatch.apply(k.elem, arguments)
+                }, k.elem = a), b = (b || "").match(E) || [""], h = b.length;
+                while (h--) f = _.exec(b[h]) || [], o = q = f[1], p = (f[2] || "").split(".").sort(), o && (j = m.event.special[o] || {}, o = (e ? j.delegateType : j.bindType) || o, j = m.event.special[o] || {}, l = m.extend({
+                    type: o,
+                    origType: q,
+                    data: d,
+                    handler: c,
+                    guid: c.guid,
+                    selector: e,
+                    needsContext: e && m.expr.match.needsContext.test(e),
+                    namespace: p.join(".")
+                }, i), (n = g[o]) || (n = g[o] = [], n.delegateCount = 0, j.setup && j.setup.call(a, d, p, k) !== !1 || (a.addEventListener ? a.addEventListener(o, k, !1) : a.attachEvent && a.attachEvent("on" + o, k))), j.add && (j.add.call(a, l), l.handler.guid || (l.handler.guid = c.guid)), e ? n.splice(n.delegateCount++, 0, l) : n.push(l), m.event.global[o] = !0);
+                a = null
+            }
+        },
+        remove: function(a, b, c, d, e) {
+            var f, g, h, i, j, k, l, n, o, p, q, r = m.hasData(a) && m._data(a);
+            if (r && (k = r.events)) {
+                b = (b || "").match(E) || [""], j = b.length;
+                while (j--)
+                    if (h = _.exec(b[j]) || [], o = q = h[1], p = (h[2] || "").split(".").sort(), o) {
+                        l = m.event.special[o] || {}, o = (d ? l.delegateType : l.bindType) || o, n = k[o] || [], h = h[2] && new RegExp("(^|\\.)" + p.join("\\.(?:.*\\.|)") + "(\\.|$)"), i = f = n.length;
+                        while (f--) g = n[f], !e && q !== g.origType || c && c.guid !== g.guid || h && !h.test(g.namespace) || d && d !== g.selector && ("**" !== d || !g.selector) || (n.splice(f, 1), g.selector && n.delegateCount--, l.remove && l.remove.call(a, g));
+                        i && !n.length && (l.teardown && l.teardown.call(a, p, r.handle) !== !1 || m.removeEvent(a, o, r.handle), delete k[o])
+                    } else
+                        for (o in k) m.event.remove(a, o + b[j], c, d, !0);
+                m.isEmptyObject(k) && (delete r.handle, m._removeData(a, "events"))
+            }
         },
-        prev: function(a) {
-            return c.nth(a, 2, "previousSibling")
+        trigger: function(b, c, d, e) {
+            var f, g, h, i, k, l, n, o = [d || y],
+                p = j.call(b, "type") ? b.type : b,
+                q = j.call(b, "namespace") ? b.namespace.split(".") : [];
+            if (h = l = d = d || y, 3 !== d.nodeType && 8 !== d.nodeType && !$.test(p + m.event.triggered) && (p.indexOf(".") >= 0 && (q = p.split("."), p = q.shift(), q.sort()), g = p.indexOf(":") < 0 && "on" + p, b = b[m.expando] ? b : new m.Event(p, "object" == typeof b && b), b.isTrigger = e ? 2 : 3, b.namespace = q.join("."), b.namespace_re = b.namespace ? new RegExp("(^|\\.)" + q.join("\\.(?:.*\\.|)") + "(\\.|$)") : null, b.result = void 0, b.target || (b.target = d), c = null == c ? [b] : m.makeArray(c, [b]), k = m.event.special[p] || {}, e || !k.trigger || k.trigger.apply(d, c) !== !1)) {
+                if (!e && !k.noBubble && !m.isWindow(d)) {
+                    for (i = k.delegateType || p, $.test(i + p) || (h = h.parentNode); h; h = h.parentNode) o.push(h), l = h;
+                    l === (d.ownerDocument || y) && o.push(l.defaultView || l.parentWindow || a)
+                }
+                n = 0;
+                while ((h = o[n++]) && !b.isPropagationStopped()) b.type = n > 1 ? i : k.bindType || p, f = (m._data(h, "events") || {})[b.type] && m._data(h, "handle"), f && f.apply(h, c), f = g && h[g], f && f.apply && m.acceptData(h) && (b.result = f.apply(h, c), b.result === !1 && b.preventDefault());
+                if (b.type = p, !e && !b.isDefaultPrevented() && (!k._default || k._default.apply(o.pop(), c) === !1) && m.acceptData(d) && g && d[p] && !m.isWindow(d)) {
+                    l = d[g], l && (d[g] = null), m.event.triggered = p;
+                    try {
+                        d[p]()
+                    } catch (r) {}
+                    m.event.triggered = void 0, l && (d[g] = l)
+                }
+                return b.result
+            }
+        },
+        dispatch: function(a) {
+            a = m.event.fix(a);
+            var b, c, e, f, g, h = [],
+                i = d.call(arguments),
+                j = (m._data(this, "events") || {})[a.type] || [],
+                k = m.event.special[a.type] || {};
+            if (i[0] = a, a.delegateTarget = this, !k.preDispatch || k.preDispatch.call(this, a) !== !1) {
+                h = m.event.handlers.call(this, a, j), b = 0;
+                while ((f = h[b++]) && !a.isPropagationStopped()) {
+                    a.currentTarget = f.elem, g = 0;
+                    while ((e = f.handlers[g++]) && !a.isImmediatePropagationStopped())(!a.namespace_re || a.namespace_re.test(e.namespace)) && (a.handleObj = e, a.data = e.data, c = ((m.event.special[e.origType] || {}).handle || e.handler).apply(f.elem, i), void 0 !== c && (a.result = c) === !1 && (a.preventDefault(), a.stopPropagation()))
+                }
+                return k.postDispatch && k.postDispatch.call(this, a), a.result
+            }
+        },
+        handlers: function(a, b) {
+            var c, d, e, f, g = [],
+                h = b.delegateCount,
+                i = a.target;
+            if (h && i.nodeType && (!a.button || "click" !== a.type))
+                for (; i != this; i = i.parentNode || this)
+                    if (1 === i.nodeType && (i.disabled !== !0 || "click" !== a.type)) {
+                        for (e = [], f = 0; h > f; f++) d = b[f], c = d.selector + " ", void 0 === e[c] && (e[c] = d.needsContext ? m(c, this).index(i) >= 0 : m.find(c, this, null, [i]).length), e[c] && e.push(d);
+                        e.length && g.push({
+                            elem: i,
+                            handlers: e
+                        })
+                    } return h < b.length && g.push({
+                elem: this,
+                handlers: b.slice(h)
+            }), g
         },
-        nextAll: function(a) {
-            return c.dir(a, "nextSibling")
+        fix: function(a) {
+            if (a[m.expando]) return a;
+            var b, c, d, e = a.type,
+                f = a,
+                g = this.fixHooks[e];
+            g || (this.fixHooks[e] = g = Z.test(e) ? this.mouseHooks : Y.test(e) ? this.keyHooks : {}), d = g.props ? this.props.concat(g.props) : this.props, a = new m.Event(f), b = d.length;
+            while (b--) c = d[b], a[c] = f[c];
+            return a.target || (a.target = f.srcElement || y), 3 === a.target.nodeType && (a.target = a.target.parentNode), a.metaKey = !!a.metaKey, g.filter ? g.filter(a, f) : a
+        },
+        props: "altKey bubbles cancelable ctrlKey currentTarget eventPhase metaKey relatedTarget shiftKey target timeStamp view which".split(" "),
+        fixHooks: {},
+        keyHooks: {
+            props: "char charCode key keyCode".split(" "),
+            filter: function(a, b) {
+                return null == a.which && (a.which = null != b.charCode ? b.charCode : b.keyCode), a
+            }
+        },
+        mouseHooks: {
+            props: "button buttons clientX clientY fromElement offsetX offsetY pageX pageY screenX screenY toElement".split(" "),
+            filter: function(a, b) {
+                var c, d, e, f = b.button,
+                    g = b.fromElement;
+                return null == a.pageX && null != b.clientX && (d = a.target.ownerDocument || y, e = d.documentElement, c = d.body, a.pageX = b.clientX + (e && e.scrollLeft || c && c.scrollLeft || 0) - (e && e.clientLeft || c && c.clientLeft || 0), a.pageY = b.clientY + (e && e.scrollTop || c && c.scrollTop || 0) - (e && e.clientTop || c && c.clientTop || 0)), !a.relatedTarget && g && (a.relatedTarget = g === a.target ? b.toElement : g), a.which || void 0 === f || (a.which = 1 & f ? 1 : 2 & f ? 3 : 4 & f ? 2 : 0), a
+            }
         },
-        prevAll: function(a) {
-            return c.dir(a, "previousSibling")
+        special: {
+            load: {
+                noBubble: !0
+            },
+            focus: {
+                trigger: function() {
+                    if (this !== cb() && this.focus) try {
+                        return this.focus(), !1
+                    } catch (a) {}
+                },
+                delegateType: "focusin"
+            },
+            blur: {
+                trigger: function() {
+                    return this === cb() && this.blur ? (this.blur(), !1) : void 0
+                },
+                delegateType: "focusout"
+            },
+            click: {
+                trigger: function() {
+                    return m.nodeName(this, "input") && "checkbox" === this.type && this.click ? (this.click(), !1) : void 0
+                },
+                _default: function(a) {
+                    return m.nodeName(a.target, "a")
+                }
+            },
+            beforeunload: {
+                postDispatch: function(a) {
+                    void 0 !== a.result && a.originalEvent && (a.originalEvent.returnValue = a.result)
+                }
+            }
         },
-        nextUntil: function(a, b, d) {
-            return c.dir(a, "nextSibling", d)
+        simulate: function(a, b, c, d) {
+            var e = m.extend(new m.Event, c, {
+                type: a,
+                isSimulated: !0,
+                originalEvent: {}
+            });
+            d ? m.event.trigger(e, null, b) : m.event.dispatch.call(b, e), e.isDefaultPrevented() && c.preventDefault()
+        }
+    }, m.removeEvent = y.removeEventListener ? function(a, b, c) {
+        a.removeEventListener && a.removeEventListener(b, c, !1)
+    } : function(a, b, c) {
+        var d = "on" + b;
+        a.detachEvent && (typeof a[d] === K && (a[d] = null), a.detachEvent(d, c))
+    }, m.Event = function(a, b) {
+        return this instanceof m.Event ? (a && a.type ? (this.originalEvent = a, this.type = a.type, this.isDefaultPrevented = a.defaultPrevented || void 0 === a.defaultPrevented && a.returnValue === !1 ? ab : bb) : this.type = a, b && m.extend(this, b), this.timeStamp = a && a.timeStamp || m.now(), void(this[m.expando] = !0)) : new m.Event(a, b)
+    }, m.Event.prototype = {
+        isDefaultPrevented: bb,
+        isPropagationStopped: bb,
+        isImmediatePropagationStopped: bb,
+        preventDefault: function() {
+            var a = this.originalEvent;
+            this.isDefaultPrevented = ab, a && (a.preventDefault ? a.preventDefault() : a.returnValue = !1)
         },
-        prevUntil: function(a, b, d) {
-            return c.dir(a, "previousSibling", d)
+        stopPropagation: function() {
+            var a = this.originalEvent;
+            this.isPropagationStopped = ab, a && (a.stopPropagation && a.stopPropagation(), a.cancelBubble = !0)
         },
-        siblings: function(a) {
-            return c.sibling(a.parentNode.firstChild, a)
+        stopImmediatePropagation: function() {
+            var a = this.originalEvent;
+            this.isImmediatePropagationStopped = ab, a && a.stopImmediatePropagation && a.stopImmediatePropagation(), this.stopPropagation()
+        }
+    }, m.each({
+        mouseenter: "mouseover",
+        mouseleave: "mouseout",
+        pointerenter: "pointerover",
+        pointerleave: "pointerout"
+    }, function(a, b) {
+        m.event.special[a] = {
+            delegateType: b,
+            bindType: b,
+            handle: function(a) {
+                var c, d = this,
+                    e = a.relatedTarget,
+                    f = a.handleObj;
+                return (!e || e !== d && !m.contains(d, e)) && (a.type = f.origType, c = f.handler.apply(this, arguments), a.type = b), c
+            }
+        }
+    }), k.submitBubbles || (m.event.special.submit = {
+        setup: function() {
+            return m.nodeName(this, "form") ? !1 : void m.event.add(this, "click._submit keypress._submit", function(a) {
+                var b = a.target,
+                    c = m.nodeName(b, "input") || m.nodeName(b, "button") ? b.form : void 0;
+                c && !m._data(c, "submitBubbles") && (m.event.add(c, "submit._submit", function(a) {
+                    a._submit_bubble = !0
+                }), m._data(c, "submitBubbles", !0))
+            })
         },
-        children: function(a) {
-            return c.sibling(a.firstChild)
+        postDispatch: function(a) {
+            a._submit_bubble && (delete a._submit_bubble, this.parentNode && !a.isTrigger && m.event.simulate("submit", this.parentNode, a, !0))
         },
-        contents: function(a) {
-            return c.nodeName(a, "iframe") ?
-                a.contentDocument || a.contentWindow.document : c.makeArray(a.childNodes)
+        teardown: function() {
+            return m.nodeName(this, "form") ? !1 : void m.event.remove(this, "._submit")
+        }
+    }), k.changeBubbles || (m.event.special.change = {
+        setup: function() {
+            return X.test(this.nodeName) ? (("checkbox" === this.type || "radio" === this.type) && (m.event.add(this, "propertychange._change", function(a) {
+                "checked" === a.originalEvent.propertyName && (this._just_changed = !0)
+            }), m.event.add(this, "click._change", function(a) {
+                this._just_changed && !a.isTrigger && (this._just_changed = !1), m.event.simulate("change", this, a, !0)
+            })), !1) : void m.event.add(this, "beforeactivate._change", function(a) {
+                var b = a.target;
+                X.test(b.nodeName) && !m._data(b, "changeBubbles") && (m.event.add(b, "change._change", function(a) {
+                    !this.parentNode || a.isSimulated || a.isTrigger || m.event.simulate("change", this.parentNode, a, !0)
+                }), m._data(b, "changeBubbles", !0))
+            })
+        },
+        handle: function(a) {
+            var b = a.target;
+            return this !== b || a.isSimulated || a.isTrigger || "radio" !== b.type && "checkbox" !== b.type ? a.handleObj.handler.apply(this, arguments) : void 0
+        },
+        teardown: function() {
+            return m.event.remove(this, "._change"), !X.test(this.nodeName)
         }
+    }), k.focusinBubbles || m.each({
+        focus: "focusin",
+        blur: "focusout"
     }, function(a, b) {
-        c.fn[a] = function(d, f) {
-            var e = c.map(this, b, d);
-            eb.test(a) || (f = d);
-            if (f && typeof f === "string") e = c.filter(f, e);
-            e = this.length > 1 ? c.unique(e) : e;
-            if ((this.length > 1 || gb.test(f)) && fb.test(a)) e = e.reverse();
-            return this.pushStack(e, a, R.call(arguments).join(","))
+        var c = function(a) {
+            m.event.simulate(b, a.target, m.event.fix(a), !0)
+        };
+        m.event.special[b] = {
+            setup: function() {
+                var d = this.ownerDocument || this,
+                    e = m._data(d, b);
+                e || d.addEventListener(a, c, !0), m._data(d, b, (e || 0) + 1)
+            },
+            teardown: function() {
+                var d = this.ownerDocument || this,
+                    e = m._data(d, b) - 1;
+                e ? m._data(d, b, e) : (d.removeEventListener(a, c, !0), m._removeData(d, b))
+            }
         }
-    });
-    c.extend({
-        filter: function(a, b, d) {
-            if (d) a = ":not(" + a + ")";
-            return c.find.matches(a, b)
-        },
-        dir: function(a, b, d) {
-            var f = [];
-            for (a = a[b]; a && a.nodeType !== 9 && (d === w || a.nodeType !== 1 || !c(a).is(d));) {
-                a.nodeType ===
-                    1 && f.push(a);
-                a = a[b]
+    }), m.fn.extend({
+        on: function(a, b, c, d, e) {
+            var f, g;
+            if ("object" == typeof a) {
+                "string" != typeof b && (c = c || b, b = void 0);
+                for (f in a) this.on(f, b, c, a[f], e);
+                return this
             }
-            return f
+            if (null == c && null == d ? (d = b, c = b = void 0) : null == d && ("string" == typeof b ? (d = c, c = void 0) : (d = c, c = b, b = void 0)), d === !1) d = bb;
+            else if (!d) return this;
+            return 1 === e && (g = d, d = function(a) {
+                return m().off(a), g.apply(this, arguments)
+            }, d.guid = g.guid || (g.guid = m.guid++)), this.each(function() {
+                m.event.add(this, a, d, c, b)
+            })
         },
-        nth: function(a, b, d) {
-            b = b || 1;
-            for (var f = 0; a; a = a[d])
-                if (a.nodeType === 1 && ++f === b) break;
-            return a
+        one: function(a, b, c, d) {
+            return this.on(a, b, c, d, 1)
         },
-        sibling: function(a, b) {
-            for (var d = []; a; a = a.nextSibling) a.nodeType === 1 && a !== b && d.push(a);
-            return d
+        off: function(a, b, c) {
+            var d, e;
+            if (a && a.preventDefault && a.handleObj) return d = a.handleObj, m(a.delegateTarget).off(d.namespace ? d.origType + "." + d.namespace : d.origType, d.selector, d.handler), this;
+            if ("object" == typeof a) {
+                for (e in a) this.off(e, b, a[e]);
+                return this
+            }
+            return (b === !1 || "function" == typeof b) && (c = b, b = void 0), c === !1 && (c = bb), this.each(function() {
+                m.event.remove(this, a, c, b)
+            })
+        },
+        trigger: function(a, b) {
+            return this.each(function() {
+                m.event.trigger(a, b, this)
+            })
+        },
+        triggerHandler: function(a, b) {
+            var c = this[0];
+            return c ? m.event.trigger(a, b, c, !0) : void 0
         }
     });
-    var Ja = / jQuery\d+="(?:\d+|null)"/g,
-        V = /^\s+/,
-        Ka = /(<([\w:]+)[^>]*?)\/>/g,
-        hb = /^(?:area|br|col|embed|hr|img|input|link|meta|param)$/i,
-        La = /<([\w:]+)/,
-        ib = /<tbody/i,
-        jb = /<|&#?\w+;/,
-        ta = /<script|<object|<embed|<option|<style/i,
-        ua = /checked\s*(?:[^=]|=\s*.checked.)/i,
-        Ma = function(a, b, d) {
-            return hb.test(d) ?
-                a : b + "></" + d + ">"
-        },
-        F = {
+
+    function db(a) {
+        var b = eb.split("|"),
+            c = a.createDocumentFragment();
+        if (c.createElement)
+            while (b.length) c.createElement(b.pop());
+        return c
+    }
+    var eb = "abbr|article|aside|audio|bdi|canvas|data|datalist|details|figcaption|figure|footer|header|hgroup|mark|meter|nav|output|progress|section|summary|time|video",
+        fb = / jQuery\d+="(?:null|\d+)"/g,
+        gb = new RegExp("<(?:" + eb + ")[\\s/>]", "i"),
+        hb = /^\s+/,
+        ib = /<(?!area|br|col|embed|hr|img|input|link|meta|param)(([\w:]+)[^>]*)\/>/gi,
+        jb = /<([\w:]+)/,
+        kb = /<tbody/i,
+        lb = /<|&#?\w+;/,
+        mb = /<(?:script|style|link)/i,
+        nb = /checked\s*(?:[^=]|=\s*.checked.)/i,
+        ob = /^$|\/(?:java|ecma)script/i,
+        pb = /^true\/(.*)/,
+        qb = /^\s*<!(?:\[CDATA\[|--)|(?:\]\]|--)>\s*$/g,
+        rb = {
             option: [1, "<select multiple='multiple'>", "</select>"],
             legend: [1, "<fieldset>", "</fieldset>"],
+            area: [1, "<map>", "</map>"],
+            param: [1, "<object>", "</object>"],
             thead: [1, "<table>", "</table>"],
             tr: [2, "<table><tbody>", "</tbody></table>"],
-            td: [3, "<table><tbody><tr>", "</tr></tbody></table>"],
             col: [2, "<table><tbody></tbody><colgroup>", "</colgroup></table>"],
-            area: [1, "<map>", "</map>"],
-            _default: [0, "", ""]
-        };
-    F.optgroup = F.option;
-    F.tbody = F.tfoot = F.colgroup = F.caption = F.thead;
-    F.th = F.td;
-    if (!c.support.htmlSerialize) F._default = [1, "div<div>", "</div>"];
-    c.fn.extend({
-        text: function(a) {
-            if (c.isFunction(a)) return this.each(function(b) {
-                var d =
-                    c(this);
-                d.text(a.call(this, b, d.text()))
-            });
-            if (typeof a !== "object" && a !== w) return this.empty().append((this[0] && this[0].ownerDocument || s).createTextNode(a));
-            return c.text(this)
+            td: [3, "<table><tbody><tr>", "</tr></tbody></table>"],
+            _default: k.htmlSerialize ? [0, "", ""] : [1, "X<div>", "</div>"]
         },
-        wrapAll: function(a) {
-            if (c.isFunction(a)) return this.each(function(d) {
-                c(this).wrapAll(a.call(this, d))
-            });
-            if (this[0]) {
-                var b = c(a, this[0].ownerDocument).eq(0).clone(true);
-                this[0].parentNode && b.insertBefore(this[0]);
-                b.map(function() {
-                    for (var d = this; d.firstChild && d.firstChild.nodeType === 1;) d = d.firstChild;
-                    return d
-                }).append(this)
+        sb = db(y),
+        tb = sb.appendChild(y.createElement("div"));
+    rb.optgroup = rb.option, rb.tbody = rb.tfoot = rb.colgroup = rb.caption = rb.thead, rb.th = rb.td;
+
+    function ub(a, b) {
+        var c, d, e = 0,
+            f = typeof a.getElementsByTagName !== K ? a.getElementsByTagName(b || "*") : typeof a.querySelectorAll !== K ? a.querySelectorAll(b || "*") : void 0;
+        if (!f)
+            for (f = [], c = a.childNodes || a; null != (d = c[e]); e++) !b || m.nodeName(d, b) ? f.push(d) : m.merge(f, ub(d, b));
+        return void 0 === b || b && m.nodeName(a, b) ? m.merge([a], f) : f
+    }
+
+    function vb(a) {
+        W.test(a.type) && (a.defaultChecked = a.checked)
+    }
+
+    function wb(a, b) {
+        return m.nodeName(a, "table") && m.nodeName(11 !== b.nodeType ? b : b.firstChild, "tr") ? a.getElementsByTagName("tbody")[0] || a.appendChild(a.ownerDocument.createElement("tbody")) : a
+    }
+
+    function xb(a) {
+        return a.type = (null !== m.find.attr(a, "type")) + "/" + a.type, a
+    }
+
+    function yb(a) {
+        var b = pb.exec(a.type);
+        return b ? a.type = b[1] : a.removeAttribute("type"), a
+    }
+
+    function zb(a, b) {
+        for (var c, d = 0; null != (c = a[d]); d++) m._data(c, "globalEval", !b || m._data(b[d], "globalEval"))
+    }
+
+    function Ab(a, b) {
+        if (1 === b.nodeType && m.hasData(a)) {
+            var c, d, e, f = m._data(a),
+                g = m._data(b, f),
+                h = f.events;
+            if (h) {
+                delete g.handle, g.events = {};
+                for (c in h)
+                    for (d = 0, e = h[c].length; e > d; d++) m.event.add(b, c, h[c][d])
             }
-            return this
-        },
-        wrapInner: function(a) {
-            if (c.isFunction(a)) return this.each(function(b) {
-                c(this).wrapInner(a.call(this, b))
-            });
-            return this.each(function() {
-                var b = c(this),
-                    d = b.contents();
-                d.length ? d.wrapAll(a) : b.append(a)
-            })
-        },
-        wrap: function(a) {
-            return this.each(function() {
-                c(this).wrapAll(a)
-            })
+            g.data && (g.data = m.extend({}, g.data))
+        }
+    }
+
+    function Bb(a, b) {
+        var c, d, e;
+        if (1 === b.nodeType) {
+            if (c = b.nodeName.toLowerCase(), !k.noCloneEvent && b[m.expando]) {
+                e = m._data(b);
+                for (d in e.events) m.removeEvent(b, d, e.handle);
+                b.removeAttribute(m.expando)
+            }
+            "script" === c && b.text !== a.text ? (xb(b).text = a.text, yb(b)) : "object" === c ? (b.parentNode && (b.outerHTML = a.outerHTML), k.html5Clone && a.innerHTML && !m.trim(b.innerHTML) && (b.innerHTML = a.innerHTML)) : "input" === c && W.test(a.type) ? (b.defaultChecked = b.checked = a.checked, b.value !== a.value && (b.value = a.value)) : "option" === c ? b.defaultSelected = b.selected = a.defaultSelected : ("input" === c || "textarea" === c) && (b.defaultValue = a.defaultValue)
+        }
+    }
+    m.extend({
+        clone: function(a, b, c) {
+            var d, e, f, g, h, i = m.contains(a.ownerDocument, a);
+            if (k.html5Clone || m.isXMLDoc(a) || !gb.test("<" + a.nodeName + ">") ? f = a.cloneNode(!0) : (tb.innerHTML = a.outerHTML, tb.removeChild(f = tb.firstChild)), !(k.noCloneEvent && k.noCloneChecked || 1 !== a.nodeType && 11 !== a.nodeType || m.isXMLDoc(a)))
+                for (d = ub(f), h = ub(a), g = 0; null != (e = h[g]); ++g) d[g] && Bb(e, d[g]);
+            if (b)
+                if (c)
+                    for (h = h || ub(a), d = d || ub(f), g = 0; null != (e = h[g]); g++) Ab(e, d[g]);
+                else Ab(a, f);
+            return d = ub(f, "script"), d.length > 0 && zb(d, !i && ub(a, "script")), d = h = e = null, f
+        },
+        buildFragment: function(a, b, c, d) {
+            for (var e, f, g, h, i, j, l, n = a.length, o = db(b), p = [], q = 0; n > q; q++)
+                if (f = a[q], f || 0 === f)
+                    if ("object" === m.type(f)) m.merge(p, f.nodeType ? [f] : f);
+                    else if (lb.test(f)) {
+                h = h || o.appendChild(b.createElement("div")), i = (jb.exec(f) || ["", ""])[1].toLowerCase(), l = rb[i] || rb._default, h.innerHTML = l[1] + f.replace(ib, "<$1></$2>") + l[2], e = l[0];
+                while (e--) h = h.lastChild;
+                if (!k.leadingWhitespace && hb.test(f) && p.push(b.createTextNode(hb.exec(f)[0])), !k.tbody) {
+                    f = "table" !== i || kb.test(f) ? "<table>" !== l[1] || kb.test(f) ? 0 : h : h.firstChild, e = f && f.childNodes.length;
+                    while (e--) m.nodeName(j = f.childNodes[e], "tbody") && !j.childNodes.length && f.removeChild(j)
+                }
+                m.merge(p, h.childNodes), h.textContent = "";
+                while (h.firstChild) h.removeChild(h.firstChild);
+                h = o.lastChild
+            } else p.push(b.createTextNode(f));
+            h && o.removeChild(h), k.appendChecked || m.grep(ub(p, "input"), vb), q = 0;
+            while (f = p[q++])
+                if ((!d || -1 === m.inArray(f, d)) && (g = m.contains(f.ownerDocument, f), h = ub(o.appendChild(f), "script"), g && zb(h), c)) {
+                    e = 0;
+                    while (f = h[e++]) ob.test(f.type || "") && c.push(f)
+                } return h = null, o
         },
-        unwrap: function() {
-            return this.parent().each(function() {
-                c.nodeName(this, "body") || c(this).replaceWith(this.childNodes)
-            }).end()
+        cleanData: function(a, b) {
+            for (var d, e, f, g, h = 0, i = m.expando, j = m.cache, l = k.deleteExpando, n = m.event.special; null != (d = a[h]); h++)
+                if ((b || m.acceptData(d)) && (f = d[i], g = f && j[f])) {
+                    if (g.events)
+                        for (e in g.events) n[e] ? m.event.remove(d, e) : m.removeEvent(d, e, g.handle);
+                    j[f] && (delete j[f], l ? delete d[i] : typeof d.removeAttribute !== K ? d.removeAttribute(i) : d[i] = null, c.push(f))
+                }
+        }
+    }), m.fn.extend({
+        text: function(a) {
+            return V(this, function(a) {
+                return void 0 === a ? m.text(this) : this.empty().append((this[0] && this[0].ownerDocument || y).createTextNode(a))
+            }, null, a, arguments.length)
         },
         append: function() {
-            return this.domManip(arguments, true, function(a) {
-                this.nodeType === 1 && this.appendChild(a)
+            return this.domManip(arguments, function(a) {
+                if (1 === this.nodeType || 11 === this.nodeType || 9 === this.nodeType) {
+                    var b = wb(this, a);
+                    b.appendChild(a)
+                }
             })
         },
         prepend: function() {
-            return this.domManip(arguments, true, function(a) {
-                this.nodeType === 1 && this.insertBefore(a, this.firstChild)
+            return this.domManip(arguments, function(a) {
+                if (1 === this.nodeType || 11 === this.nodeType || 9 === this.nodeType) {
+                    var b = wb(this, a);
+                    b.insertBefore(a, b.firstChild)
+                }
             })
         },
         before: function() {
-            if (this[0] && this[0].parentNode) return this.domManip(arguments, false, function(b) {
-                this.parentNode.insertBefore(b, this)
-            });
-            else if (arguments.length) {
-                var a = c(arguments[0]);
-                a.push.apply(a, this.toArray());
-                return this.pushStack(a, "before", arguments)
-            }
+            return this.domManip(arguments, function(a) {
+                this.parentNode && this.parentNode.insertBefore(a, this)
+            })
         },
         after: function() {
-            if (this[0] && this[0].parentNode) return this.domManip(arguments, false, function(b) {
-                this.parentNode.insertBefore(b,
-                    this.nextSibling)
-            });
-            else if (arguments.length) {
-                var a = this.pushStack(this, "after", arguments);
-                a.push.apply(a, c(arguments[0]).toArray());
-                return a
-            }
+            return this.domManip(arguments, function(a) {
+                this.parentNode && this.parentNode.insertBefore(a, this.nextSibling)
+            })
         },
         remove: function(a, b) {
-            for (var d = 0, f;
-                (f = this[d]) != null; d++)
-                if (!a || c.filter(a, [f]).length) {
-                    if (!b && f.nodeType === 1) {
-                        c.cleanData(f.getElementsByTagName("*"));
-                        c.cleanData([f])
-                    }
-                    f.parentNode && f.parentNode.removeChild(f)
-                } return this
+            for (var c, d = a ? m.filter(a, this) : this, e = 0; null != (c = d[e]); e++) b || 1 !== c.nodeType || m.cleanData(ub(c)), c.parentNode && (b && m.contains(c.ownerDocument, c) && zb(ub(c, "script")), c.parentNode.removeChild(c));
+            return this
         },
         empty: function() {
-            for (var a = 0, b;
-                (b = this[a]) != null; a++)
-                for (b.nodeType === 1 && c.cleanData(b.getElementsByTagName("*")); b.firstChild;) b.removeChild(b.firstChild);
+            for (var a, b = 0; null != (a = this[b]); b++) {
+                1 === a.nodeType && m.cleanData(ub(a, !1));
+                while (a.firstChild) a.removeChild(a.firstChild);
+                a.options && m.nodeName(a, "select") && (a.options.length = 0)
+            }
             return this
         },
-        clone: function(a) {
-            var b = this.map(function() {
-                if (!c.support.noCloneEvent && !c.isXMLDoc(this)) {
-                    var d = this.outerHTML,
-                        f = this.ownerDocument;
-                    if (!d) {
-                        d = f.createElement("div");
-                        d.appendChild(this.cloneNode(true));
-                        d = d.innerHTML
-                    }
-                    return c.clean([d.replace(Ja, "").replace(/=([^="'>\s]+\/)>/g, '="$1">').replace(V, "")], f)[0]
-                } else return this.cloneNode(true)
-            });
-            if (a === true) {
-                ra(this, b);
-                ra(this.find("*"), b.find("*"))
-            }
-            return b
+        clone: function(a, b) {
+            return a = null == a ? !1 : a, b = null == b ? a : b, this.map(function() {
+                return m.clone(this, a, b)
+            })
         },
         html: function(a) {
-            if (a === w) return this[0] && this[0].nodeType === 1 ? this[0].innerHTML.replace(Ja,
-                "") : null;
-            else if (typeof a === "string" && !ta.test(a) && (c.support.leadingWhitespace || !V.test(a)) && !F[(La.exec(a) || ["", ""])[1].toLowerCase()]) {
-                a = a.replace(Ka, Ma);
-                try {
-                    for (var b = 0, d = this.length; b < d; b++)
-                        if (this[b].nodeType === 1) {
-                            c.cleanData(this[b].getElementsByTagName("*"));
-                            this[b].innerHTML = a
-                        }
-                } catch (f) {
-                    this.empty().append(a)
-                }
-            } else c.isFunction(a) ? this.each(function(e) {
-                var j = c(this),
-                    i = j.html();
-                j.empty().append(function() {
-                    return a.call(this, e, i)
-                })
-            }) : this.empty().append(a);
-            return this
-        },
-        replaceWith: function(a) {
-            if (this[0] &&
-                this[0].parentNode) {
-                if (c.isFunction(a)) return this.each(function(b) {
-                    var d = c(this),
-                        f = d.html();
-                    d.replaceWith(a.call(this, b, f))
-                });
-                if (typeof a !== "string") a = c(a).detach();
-                return this.each(function() {
-                    var b = this.nextSibling,
-                        d = this.parentNode;
-                    c(this).remove();
-                    b ? c(b).before(a) : c(d).append(a)
-                })
-            } else return this.pushStack(c(c.isFunction(a) ? a() : a), "replaceWith", a)
+            return V(this, function(a) {
+                var b = this[0] || {},
+                    c = 0,
+                    d = this.length;
+                if (void 0 === a) return 1 === b.nodeType ? b.innerHTML.replace(fb, "") : void 0;
+                if (!("string" != typeof a || mb.test(a) || !k.htmlSerialize && gb.test(a) || !k.leadingWhitespace && hb.test(a) || rb[(jb.exec(a) || ["", ""])[1].toLowerCase()])) {
+                    a = a.replace(ib, "<$1></$2>");
+                    try {
+                        for (; d > c; c++) b = this[c] || {}, 1 === b.nodeType && (m.cleanData(ub(b, !1)), b.innerHTML = a);
+                        b = 0
+                    } catch (e) {}
+                }
+                b && this.empty().append(a)
+            }, null, a, arguments.length)
+        },
+        replaceWith: function() {
+            var a = arguments[0];
+            return this.domManip(arguments, function(b) {
+                a = this.parentNode, m.cleanData(ub(this)), a && a.replaceChild(b, this)
+            }), a && (a.length || a.nodeType) ? this : this.remove()
         },
         detach: function(a) {
-            return this.remove(a, true)
+            return this.remove(a, !0)
         },
-        domManip: function(a, b, d) {
-            function f(u) {
-                return c.nodeName(u, "table") ? u.getElementsByTagName("tbody")[0] ||
-                    u.appendChild(u.ownerDocument.createElement("tbody")) : u
-            }
-            var e, j, i = a[0],
-                o = [],
-                k;
-            if (!c.support.checkClone && arguments.length === 3 && typeof i === "string" && ua.test(i)) return this.each(function() {
-                c(this).domManip(a, b, d, true)
-            });
-            if (c.isFunction(i)) return this.each(function(u) {
-                var z = c(this);
-                a[0] = i.call(this, u, b ? z.html() : w);
-                z.domManip(a, b, d)
-            });
-            if (this[0]) {
-                e = i && i.parentNode;
-                e = c.support.parentNode && e && e.nodeType === 11 && e.childNodes.length === this.length ? {
-                    fragment: e
-                } : sa(a, this, o);
-                k = e.fragment;
-                if (j = k.childNodes.length ===
-                    1 ? (k = k.firstChild) : k.firstChild) {
-                    b = b && c.nodeName(j, "tr");
-                    for (var n = 0, r = this.length; n < r; n++) d.call(b ? f(this[n], j) : this[n], n > 0 || e.cacheable || this.length > 1 ? k.cloneNode(true) : k)
-                }
-                o.length && c.each(o, Qa)
+        domManip: function(a, b) {
+            a = e.apply([], a);
+            var c, d, f, g, h, i, j = 0,
+                l = this.length,
+                n = this,
+                o = l - 1,
+                p = a[0],
+                q = m.isFunction(p);
+            if (q || l > 1 && "string" == typeof p && !k.checkClone && nb.test(p)) return this.each(function(c) {
+                var d = n.eq(c);
+                q && (a[0] = p.call(this, c, d.html())), d.domManip(a, b)
+            });
+            if (l && (i = m.buildFragment(a, this[0].ownerDocument, !1, this), c = i.firstChild, 1 === i.childNodes.length && (i = c), c)) {
+                for (g = m.map(ub(i, "script"), xb), f = g.length; l > j; j++) d = i, j !== o && (d = m.clone(d, !0, !0), f && m.merge(g, ub(d, "script"))), b.call(this[j], d, j);
+                if (f)
+                    for (h = g[g.length - 1].ownerDocument, m.map(g, yb), j = 0; f > j; j++) d = g[j], ob.test(d.type || "") && !m._data(d, "globalEval") && m.contains(h, d) && (d.src ? m._evalUrl && m._evalUrl(d.src) : m.globalEval((d.text || d.textContent || d.innerHTML || "").replace(qb, "")));
+                i = c = null
             }
             return this
         }
-    });
-    c.fragments = {};
-    c.each({
+    }), m.each({
         appendTo: "append",
         prependTo: "prepend",
         insertBefore: "before",
         insertAfter: "after",
         replaceAll: "replaceWith"
     }, function(a, b) {
-        c.fn[a] = function(d) {
-            var f = [];
-            d = c(d);
-            var e = this.length === 1 && this[0].parentNode;
-            if (e && e.nodeType === 11 && e.childNodes.length === 1 && d.length === 1) {
-                d[b](this[0]);
-                return this
-            } else {
-                e = 0;
-                for (var j = d.length; e < j; e++) {
-                    var i = (e > 0 ? this.clone(true) : this).get();
-                    c.fn[b].apply(c(d[e]), i);
-                    f = f.concat(i)
-                }
-                return this.pushStack(f, a, d.selector)
-            }
+        m.fn[a] = function(a) {
+            for (var c, d = 0, e = [], g = m(a), h = g.length - 1; h >= d; d++) c = d === h ? this : this.clone(!0), m(g[d])[b](c), f.apply(e, c.get());
+            return this.pushStack(e)
         }
     });
-    c.extend({
-        clean: function(a, b, d, f) {
-            b = b || s;
-            if (typeof b.createElement === "undefined") b = b.ownerDocument || b[0] && b[0].ownerDocument || s;
-            for (var e = [], j = 0, i;
-                (i = a[j]) != null; j++) {
-                if (typeof i === "number") i += "";
-                if (i) {
-                    if (typeof i === "string" && !jb.test(i)) i = b.createTextNode(i);
-                    else if (typeof i === "string") {
-                        i = i.replace(Ka, Ma);
-                        var o = (La.exec(i) || ["",
-                                ""
-                            ])[1].toLowerCase(),
-                            k = F[o] || F._default,
-                            n = k[0],
-                            r = b.createElement("div");
-                        for (r.innerHTML = k[1] + i + k[2]; n--;) r = r.lastChild;
-                        if (!c.support.tbody) {
-                            n = ib.test(i);
-                            o = o === "table" && !n ? r.firstChild && r.firstChild.childNodes : k[1] === "<table>" && !n ? r.childNodes : [];
-                            for (k = o.length - 1; k >= 0; --k) c.nodeName(o[k], "tbody") && !o[k].childNodes.length && o[k].parentNode.removeChild(o[k])
-                        }!c.support.leadingWhitespace && V.test(i) && r.insertBefore(b.createTextNode(V.exec(i)[0]), r.firstChild);
-                        i = r.childNodes
-                    }
-                    if (i.nodeType) e.push(i);
-                    else e =
-                        c.merge(e, i)
-                }
-            }
-            if (d)
-                for (j = 0; e[j]; j++)
-                    if (f && c.nodeName(e[j], "script") && (!e[j].type || e[j].type.toLowerCase() === "text/javascript")) f.push(e[j].parentNode ? e[j].parentNode.removeChild(e[j]) : e[j]);
-                    else {
-                        e[j].nodeType === 1 && e.splice.apply(e, [j + 1, 0].concat(c.makeArray(e[j].getElementsByTagName("script"))));
-                        d.appendChild(e[j])
-                    } return e
-        },
-        cleanData: function(a) {
-            for (var b, d, f = c.cache, e = c.event.special, j = c.support.deleteExpando, i = 0, o;
-                (o = a[i]) != null; i++)
-                if (d = o[c.expando]) {
-                    b = f[d];
-                    if (b.events)
-                        for (var k in b.events) e[k] ?
-                            c.event.remove(o, k) : Ca(o, k, b.handle);
-                    if (j) delete o[c.expando];
-                    else o.removeAttribute && o.removeAttribute(c.expando);
-                    delete f[d]
+    var Cb, Db = {};
+
+    function Eb(b, c) {
+        var d, e = m(c.createElement(b)).appendTo(c.body),
+            f = a.getDefaultComputedStyle && (d = a.getDefaultComputedStyle(e[0])) ? d.display : m.css(e[0], "display");
+        return e.detach(), f
+    }
+
+    function Fb(a) {
+        var b = y,
+            c = Db[a];
+        return c || (c = Eb(a, b), "none" !== c && c || (Cb = (Cb || m("<iframe frameborder='0' width='0' height='0'/>")).appendTo(b.documentElement), b = (Cb[0].contentWindow || Cb[0].contentDocument).document, b.write(), b.close(), c = Eb(a, b), Cb.detach()), Db[a] = c), c
+    }! function() {
+        var a;
+        k.shrinkWrapBlocks = function() {
+            if (null != a) return a;
+            a = !1;
+            var b, c, d;
+            return c = y.getElementsByTagName("body")[0], c && c.style ? (b = y.createElement("div"), d = y.createElement("div"), d.style.cssText = "position:absolute;border:0;width:0;height:0;top:0;left:-9999px", c.appendChild(d).appendChild(b), typeof b.style.zoom !== K && (b.style.cssText = "-webkit-box-sizing:content-box;-moz-box-sizing:content-box;box-sizing:content-box;display:block;margin:0;border:0;padding:1px;width:1px;zoom:1", b.appendChild(y.createElement("div")).style.width = "5px", a = 3 !== b.offsetWidth), c.removeChild(d), a) : void 0
+        }
+    }();
+    var Gb = /^margin/,
+        Hb = new RegExp("^(" + S + ")(?!px)[a-z%]+$", "i"),
+        Ib, Jb, Kb = /^(top|right|bottom|left)$/;
+    a.getComputedStyle ? (Ib = function(a) {
+        return a.ownerDocument.defaultView.getComputedStyle(a, null)
+    }, Jb = function(a, b, c) {
+        var d, e, f, g, h = a.style;
+        return c = c || Ib(a), g = c ? c.getPropertyValue(b) || c[b] : void 0, c && ("" !== g || m.contains(a.ownerDocument, a) || (g = m.style(a, b)), Hb.test(g) && Gb.test(b) && (d = h.width, e = h.minWidth, f = h.maxWidth, h.minWidth = h.maxWidth = h.width = g, g = c.width, h.width = d, h.minWidth = e, h.maxWidth = f)), void 0 === g ? g : g + ""
+    }) : y.documentElement.currentStyle && (Ib = function(a) {
+        return a.currentStyle
+    }, Jb = function(a, b, c) {
+        var d, e, f, g, h = a.style;
+        return c = c || Ib(a), g = c ? c[b] : void 0, null == g && h && h[b] && (g = h[b]), Hb.test(g) && !Kb.test(b) && (d = h.left, e = a.runtimeStyle, f = e && e.left, f && (e.left = a.currentStyle.left), h.left = "fontSize" === b ? "1em" : g, g = h.pixelLeft + "px", h.left = d, f && (e.left = f)), void 0 === g ? g : g + "" || "auto"
+    });
+
+    function Lb(a, b) {
+        return {
+            get: function() {
+                var c = a();
+                if (null != c) return c ? void delete this.get : (this.get = b).apply(this, arguments)
+            }
+        }
+    }! function() {
+        var b, c, d, e, f, g, h;
+        if (b = y.createElement("div"), b.innerHTML = "  <link/><table></table><a href='/a'>a</a><input type='checkbox'/>", d = b.getElementsByTagName("a")[0], c = d && d.style) {
+            c.cssText = "float:left;opacity:.5", k.opacity = "0.5" === c.opacity, k.cssFloat = !!c.cssFloat, b.style.backgroundClip = "content-box", b.cloneNode(!0).style.backgroundClip = "", k.clearCloneStyle = "content-box" === b.style.backgroundClip, k.boxSizing = "" === c.boxSizing || "" === c.MozBoxSizing || "" === c.WebkitBoxSizing, m.extend(k, {
+                reliableHiddenOffsets: function() {
+                    return null == g && i(), g
+                },
+                boxSizingReliable: function() {
+                    return null == f && i(), f
+                },
+                pixelPosition: function() {
+                    return null == e && i(), e
+                },
+                reliableMarginRight: function() {
+                    return null == h && i(), h
                 }
+            });
+
+            function i() {
+                var b, c, d, i;
+                c = y.getElementsByTagName("body")[0], c && c.style && (b = y.createElement("div"), d = y.createElement("div"), d.style.cssText = "position:absolute;border:0;width:0;height:0;top:0;left:-9999px", c.appendChild(d).appendChild(b), b.style.cssText = "-webkit-box-sizing:border-box;-moz-box-sizing:border-box;box-sizing:border-box;display:block;margin-top:1%;top:1%;border:1px;padding:1px;width:4px;position:absolute", e = f = !1, h = !0, a.getComputedStyle && (e = "1%" !== (a.getComputedStyle(b, null) || {}).top, f = "4px" === (a.getComputedStyle(b, null) || {
+                    width: "4px"
+                }).width, i = b.appendChild(y.createElement("div")), i.style.cssText = b.style.cssText = "-webkit-box-sizing:content-box;-moz-box-sizing:content-box;box-sizing:content-box;display:block;margin:0;border:0;padding:0", i.style.marginRight = i.style.width = "0", b.style.width = "1px", h = !parseFloat((a.getComputedStyle(i, null) || {}).marginRight)), b.innerHTML = "<table><tr><td></td><td>t</td></tr></table>", i = b.getElementsByTagName("td"), i[0].style.cssText = "margin:0;border:0;padding:0;display:none", g = 0 === i[0].offsetHeight, g && (i[0].style.display = "", i[1].style.display = "none", g = 0 === i[0].offsetHeight), c.removeChild(d))
+            }
         }
-    });
-    var kb = /z-?index|font-?weight|opacity|zoom|line-?height/i,
-        Na = /alpha\([^)]*\)/,
-        Oa = /opacity=([^)]*)/,
-        ha = /float/i,
-        ia = /-([a-z])/ig,
-        lb = /([A-Z])/g,
-        mb = /^-?\d+(?:px)?$/i,
-        nb = /^-?\d/,
-        ob = {
+    }(), m.swap = function(a, b, c, d) {
+        var e, f, g = {};
+        for (f in b) g[f] = a.style[f], a.style[f] = b[f];
+        e = c.apply(a, d || []);
+        for (f in b) a.style[f] = g[f];
+        return e
+    };
+    var Mb = /alpha\([^)]*\)/i,
+        Nb = /opacity\s*=\s*([^)]*)/,
+        Ob = /^(none|table(?!-c[ea]).+)/,
+        Pb = new RegExp("^(" + S + ")(.*)$", "i"),
+        Qb = new RegExp("^([+-])=(" + S + ")", "i"),
+        Rb = {
             position: "absolute",
             visibility: "hidden",
             display: "block"
         },
-        pb = ["Left", "Right"],
-        qb = ["Top", "Bottom"],
-        rb = s.defaultView && s.defaultView.getComputedStyle,
-        Pa = c.support.cssFloat ? "cssFloat" : "styleFloat",
-        ja =
-        function(a, b) {
-            return b.toUpperCase()
-        };
-    c.fn.css = function(a, b) {
-        return X(this, a, b, true, function(d, f, e) {
-            if (e === w) return c.curCSS(d, f);
-            if (typeof e === "number" && !kb.test(f)) e += "px";
-            c.style(d, f, e)
-        })
-    };
-    c.extend({
-        style: function(a, b, d) {
-            if (!a || a.nodeType === 3 || a.nodeType === 8) return w;
-            if ((b === "width" || b === "height") && parseFloat(d) < 0) d = w;
-            var f = a.style || a,
-                e = d !== w;
-            if (!c.support.opacity && b === "opacity") {
-                if (e) {
-                    f.zoom = 1;
-                    b = parseInt(d, 10) + "" === "NaN" ? "" : "alpha(opacity=" + d * 100 + ")";
-                    a = f.filter || c.curCSS(a, "filter") || "";
-                    f.filter =
-                        Na.test(a) ? a.replace(Na, b) : b
-                }
-                return f.filter && f.filter.indexOf("opacity=") >= 0 ? parseFloat(Oa.exec(f.filter)[1]) / 100 + "" : ""
-            }
-            if (ha.test(b)) b = Pa;
-            b = b.replace(ia, ja);
-            if (e) f[b] = d;
-            return f[b]
-        },
-        css: function(a, b, d, f) {
-            if (b === "width" || b === "height") {
-                var e, j = b === "width" ? pb : qb;
-
-                function i() {
-                    e = b === "width" ? a.offsetWidth : a.offsetHeight;
-                    f !== "border" && c.each(j, function() {
-                        f || (e -= parseFloat(c.curCSS(a, "padding" + this, true)) || 0);
-                        if (f === "margin") e += parseFloat(c.curCSS(a, "margin" + this, true)) || 0;
-                        else e -= parseFloat(c.curCSS(a,
-                            "border" + this + "Width", true)) || 0
-                    })
+        Sb = {
+            letterSpacing: "0",
+            fontWeight: "400"
+        },
+        Tb = ["Webkit", "O", "Moz", "ms"];
+
+    function Ub(a, b) {
+        if (b in a) return b;
+        var c = b.charAt(0).toUpperCase() + b.slice(1),
+            d = b,
+            e = Tb.length;
+        while (e--)
+            if (b = Tb[e] + c, b in a) return b;
+        return d
+    }
+
+    function Vb(a, b) {
+        for (var c, d, e, f = [], g = 0, h = a.length; h > g; g++) d = a[g], d.style && (f[g] = m._data(d, "olddisplay"), c = d.style.display, b ? (f[g] || "none" !== c || (d.style.display = ""), "" === d.style.display && U(d) && (f[g] = m._data(d, "olddisplay", Fb(d.nodeName)))) : (e = U(d), (c && "none" !== c || !e) && m._data(d, "olddisplay", e ? c : m.css(d, "display"))));
+        for (g = 0; h > g; g++) d = a[g], d.style && (b && "none" !== d.style.display && "" !== d.style.display || (d.style.display = b ? f[g] || "" : "none"));
+        return a
+    }
+
+    function Wb(a, b, c) {
+        var d = Pb.exec(b);
+        return d ? Math.max(0, d[1] - (c || 0)) + (d[2] || "px") : b
+    }
+
+    function Xb(a, b, c, d, e) {
+        for (var f = c === (d ? "border" : "content") ? 4 : "width" === b ? 1 : 0, g = 0; 4 > f; f += 2) "margin" === c && (g += m.css(a, c + T[f], !0, e)), d ? ("content" === c && (g -= m.css(a, "padding" + T[f], !0, e)), "margin" !== c && (g -= m.css(a, "border" + T[f] + "Width", !0, e))) : (g += m.css(a, "padding" + T[f], !0, e), "padding" !== c && (g += m.css(a, "border" + T[f] + "Width", !0, e)));
+        return g
+    }
+
+    function Yb(a, b, c) {
+        var d = !0,
+            e = "width" === b ? a.offsetWidth : a.offsetHeight,
+            f = Ib(a),
+            g = k.boxSizing && "border-box" === m.css(a, "boxSizing", !1, f);
+        if (0 >= e || null == e) {
+            if (e = Jb(a, b, f), (0 > e || null == e) && (e = a.style[b]), Hb.test(e)) return e;
+            d = g && (k.boxSizingReliable() || e === a.style[b]), e = parseFloat(e) || 0
+        }
+        return e + Xb(a, b, c || (g ? "border" : "content"), d, f) + "px"
+    }
+    m.extend({
+        cssHooks: {
+            opacity: {
+                get: function(a, b) {
+                    if (b) {
+                        var c = Jb(a, "opacity");
+                        return "" === c ? "1" : c
+                    }
                 }
-                a.offsetWidth !== 0 ? i() : c.swap(a, ob, i);
-                return Math.max(0, Math.round(e))
             }
-            return c.curCSS(a, b, d)
         },
-        curCSS: function(a, b, d) {
-            var f, e = a.style;
-            if (!c.support.opacity && b === "opacity" && a.currentStyle) {
-                f = Oa.test(a.currentStyle.filter || "") ? parseFloat(RegExp.$1) / 100 + "" : "";
-                return f === "" ? "1" : f
-            }
-            if (ha.test(b)) b = Pa;
-            if (!d && e && e[b]) f = e[b];
-            else if (rb) {
-                if (ha.test(b)) b = "float";
-                b = b.replace(lb, "-$1").toLowerCase();
-                e = a.ownerDocument.defaultView;
-                if (!e) return null;
-                if (a = e.getComputedStyle(a, null)) f =
-                    a.getPropertyValue(b);
-                if (b === "opacity" && f === "") f = "1"
-            } else if (a.currentStyle) {
-                d = b.replace(ia, ja);
-                f = a.currentStyle[b] || a.currentStyle[d];
-                if (!mb.test(f) && nb.test(f)) {
-                    b = e.left;
-                    var j = a.runtimeStyle.left;
-                    a.runtimeStyle.left = a.currentStyle.left;
-                    e.left = d === "fontSize" ? "1em" : f || 0;
-                    f = e.pixelLeft + "px";
-                    e.left = b;
-                    a.runtimeStyle.left = j
+        cssNumber: {
+            columnCount: !0,
+            fillOpacity: !0,
+            flexGrow: !0,
+            flexShrink: !0,
+            fontWeight: !0,
+            lineHeight: !0,
+            opacity: !0,
+            order: !0,
+            orphans: !0,
+            widows: !0,
+            zIndex: !0,
+            zoom: !0
+        },
+        cssProps: {
+            "float": k.cssFloat ? "cssFloat" : "styleFloat"
+        },
+        style: function(a, b, c, d) {
+            if (a && 3 !== a.nodeType && 8 !== a.nodeType && a.style) {
+                var e, f, g, h = m.camelCase(b),
+                    i = a.style;
+                if (b = m.cssProps[h] || (m.cssProps[h] = Ub(i, h)), g = m.cssHooks[b] || m.cssHooks[h], void 0 === c) return g && "get" in g && void 0 !== (e = g.get(a, !1, d)) ? e : i[b];
+                if (f = typeof c, "string" === f && (e = Qb.exec(c)) && (c = (e[1] + 1) * e[2] + parseFloat(m.css(a, b)), f = "number"), null != c && c === c && ("number" !== f || m.cssNumber[h] || (c += "px"), k.clearCloneStyle || "" !== c || 0 !== b.indexOf("background") || (i[b] = "inherit"), !(g && "set" in g && void 0 === (c = g.set(a, c, d))))) try {
+                    i[b] = c
+                } catch (j) {}
+            }
+        },
+        css: function(a, b, c, d) {
+            var e, f, g, h = m.camelCase(b);
+            return b = m.cssProps[h] || (m.cssProps[h] = Ub(a.style, h)), g = m.cssHooks[b] || m.cssHooks[h], g && "get" in g && (f = g.get(a, !0, c)), void 0 === f && (f = Jb(a, b, d)), "normal" === f && b in Sb && (f = Sb[b]), "" === c || c ? (e = parseFloat(f), c === !0 || m.isNumeric(e) ? e || 0 : f) : f
+        }
+    }), m.each(["height", "width"], function(a, b) {
+        m.cssHooks[b] = {
+            get: function(a, c, d) {
+                return c ? Ob.test(m.css(a, "display")) && 0 === a.offsetWidth ? m.swap(a, Rb, function() {
+                    return Yb(a, b, d)
+                }) : Yb(a, b, d) : void 0
+            },
+            set: function(a, c, d) {
+                var e = d && Ib(a);
+                return Wb(a, c, d ? Xb(a, b, d, k.boxSizing && "border-box" === m.css(a, "boxSizing", !1, e), e) : 0)
+            }
+        }
+    }), k.opacity || (m.cssHooks.opacity = {
+        get: function(a, b) {
+            return Nb.test((b && a.currentStyle ? a.currentStyle.filter : a.style.filter) || "") ? .01 * parseFloat(RegExp.$1) + "" : b ? "1" : ""
+        },
+        set: function(a, b) {
+            var c = a.style,
+                d = a.currentStyle,
+                e = m.isNumeric(b) ? "alpha(opacity=" + 100 * b + ")" : "",
+                f = d && d.filter || c.filter || "";
+            c.zoom = 1, (b >= 1 || "" === b) && "" === m.trim(f.replace(Mb, "")) && c.removeAttribute && (c.removeAttribute("filter"), "" === b || d && !d.filter) || (c.filter = Mb.test(f) ? f.replace(Mb, e) : f + " " + e)
+        }
+    }), m.cssHooks.marginRight = Lb(k.reliableMarginRight, function(a, b) {
+        return b ? m.swap(a, {
+            display: "inline-block"
+        }, Jb, [a, "marginRight"]) : void 0
+    }), m.each({
+        margin: "",
+        padding: "",
+        border: "Width"
+    }, function(a, b) {
+        m.cssHooks[a + b] = {
+            expand: function(c) {
+                for (var d = 0, e = {}, f = "string" == typeof c ? c.split(" ") : [c]; 4 > d; d++) e[a + T[d] + b] = f[d] || f[d - 2] || f[0];
+                return e
+            }
+        }, Gb.test(a) || (m.cssHooks[a + b].set = Wb)
+    }), m.fn.extend({
+        css: function(a, b) {
+            return V(this, function(a, b, c) {
+                var d, e, f = {},
+                    g = 0;
+                if (m.isArray(b)) {
+                    for (d = Ib(a), e = b.length; e > g; g++) f[b[g]] = m.css(a, b[g], !1, d);
+                    return f
                 }
-            }
-            return f
+                return void 0 !== c ? m.style(a, b, c) : m.css(a, b)
+            }, a, b, arguments.length > 1)
         },
-        swap: function(a, b, d) {
-            var f = {};
-            for (var e in b) {
-                f[e] = a.style[e];
-                a.style[e] = b[e]
-            }
-            d.call(a);
-            for (e in b) a.style[e] = f[e]
+        show: function() {
+            return Vb(this, !0)
+        },
+        hide: function() {
+            return Vb(this)
+        },
+        toggle: function(a) {
+            return "boolean" == typeof a ? a ? this.show() : this.hide() : this.each(function() {
+                U(this) ? m(this).show() : m(this).hide()
+            })
         }
     });
-    if (c.expr && c.expr.filters) {
-        c.expr.filters.hidden = function(a) {
-            var b =
-                a.offsetWidth,
-                d = a.offsetHeight,
-                f = a.nodeName.toLowerCase() === "tr";
-            return b === 0 && d === 0 && !f ? true : b > 0 && d > 0 && !f ? false : c.curCSS(a, "display") === "none"
+
+    function Zb(a, b, c, d, e) {
+        return new Zb.prototype.init(a, b, c, d, e)
+    }
+    m.Tween = Zb, Zb.prototype = {
+        constructor: Zb,
+        init: function(a, b, c, d, e, f) {
+            this.elem = a, this.prop = c, this.easing = e || "swing", this.options = b, this.start = this.now = this.cur(), this.end = d, this.unit = f || (m.cssNumber[c] ? "" : "px")
+        },
+        cur: function() {
+            var a = Zb.propHooks[this.prop];
+            return a && a.get ? a.get(this) : Zb.propHooks._default.get(this)
+        },
+        run: function(a) {
+            var b, c = Zb.propHooks[this.prop];
+            return this.pos = b = this.options.duration ? m.easing[this.easing](a, this.options.duration * a, 0, 1, this.options.duration) : a, this.now = (this.end - this.start) * b + this.start, this.options.step && this.options.step.call(this.elem, this.now, this), c && c.set ? c.set(this) : Zb.propHooks._default.set(this), this
+        }
+    }, Zb.prototype.init.prototype = Zb.prototype, Zb.propHooks = {
+        _default: {
+            get: function(a) {
+                var b;
+                return null == a.elem[a.prop] || a.elem.style && null != a.elem.style[a.prop] ? (b = m.css(a.elem, a.prop, ""), b && "auto" !== b ? b : 0) : a.elem[a.prop]
+            },
+            set: function(a) {
+                m.fx.step[a.prop] ? m.fx.step[a.prop](a) : a.elem.style && (null != a.elem.style[m.cssProps[a.prop]] || m.cssHooks[a.prop]) ? m.style(a.elem, a.prop, a.now + a.unit) : a.elem[a.prop] = a.now
+            }
+        }
+    }, Zb.propHooks.scrollTop = Zb.propHooks.scrollLeft = {
+        set: function(a) {
+            a.elem.nodeType && a.elem.parentNode && (a.elem[a.prop] = a.now)
+        }
+    }, m.easing = {
+        linear: function(a) {
+            return a
+        },
+        swing: function(a) {
+            return .5 - Math.cos(a * Math.PI) / 2
+        }
+    }, m.fx = Zb.prototype.init, m.fx.step = {};
+    var $b, _b, ac = /^(?:toggle|show|hide)$/,
+        bc = new RegExp("^(?:([+-])=|)(" + S + ")([a-z%]*)$", "i"),
+        cc = /queueHooks$/,
+        dc = [ic],
+        ec = {
+            "*": [function(a, b) {
+                var c = this.createTween(a, b),
+                    d = c.cur(),
+                    e = bc.exec(b),
+                    f = e && e[3] || (m.cssNumber[a] ? "" : "px"),
+                    g = (m.cssNumber[a] || "px" !== f && +d) && bc.exec(m.css(c.elem, a)),
+                    h = 1,
+                    i = 20;
+                if (g && g[3] !== f) {
+                    f = f || g[3], e = e || [], g = +d || 1;
+                    do h = h || ".5", g /= h, m.style(c.elem, a, g + f); while (h !== (h = c.cur() / d) && 1 !== h && --i)
+                }
+                return e && (g = c.start = +g || +d || 0, c.unit = f, c.end = e[1] ? g + (e[1] + 1) * e[2] : +e[2]), c
+            }]
         };
-        c.expr.filters.visible = function(a) {
-            return !c.expr.filters.hidden(a)
+
+    function fc() {
+        return setTimeout(function() {
+            $b = void 0
+        }), $b = m.now()
+    }
+
+    function gc(a, b) {
+        var c, d = {
+                height: a
+            },
+            e = 0;
+        for (b = b ? 1 : 0; 4 > e; e += 2 - b) c = T[e], d["margin" + c] = d["padding" + c] = a;
+        return b && (d.opacity = d.width = a), d
+    }
+
+    function hc(a, b, c) {
+        for (var d, e = (ec[b] || []).concat(ec["*"]), f = 0, g = e.length; g > f; f++)
+            if (d = e[f].call(c, b, a)) return d
+    }
+
+    function ic(a, b, c) {
+        var d, e, f, g, h, i, j, l, n = this,
+            o = {},
+            p = a.style,
+            q = a.nodeType && U(a),
+            r = m._data(a, "fxshow");
+        c.queue || (h = m._queueHooks(a, "fx"), null == h.unqueued && (h.unqueued = 0, i = h.empty.fire, h.empty.fire = function() {
+            h.unqueued || i()
+        }), h.unqueued++, n.always(function() {
+            n.always(function() {
+                h.unqueued--, m.queue(a, "fx").length || h.empty.fire()
+            })
+        })), 1 === a.nodeType && ("height" in b || "width" in b) && (c.overflow = [p.overflow, p.overflowX, p.overflowY], j = m.css(a, "display"), l = "none" === j ? m._data(a, "olddisplay") || Fb(a.nodeName) : j, "inline" === l && "none" === m.css(a, "float") && (k.inlineBlockNeedsLayout && "inline" !== Fb(a.nodeName) ? p.zoom = 1 : p.display = "inline-block")), c.overflow && (p.overflow = "hidden", k.shrinkWrapBlocks() || n.always(function() {
+            p.overflow = c.overflow[0], p.overflowX = c.overflow[1], p.overflowY = c.overflow[2]
+        }));
+        for (d in b)
+            if (e = b[d], ac.exec(e)) {
+                if (delete b[d], f = f || "toggle" === e, e === (q ? "hide" : "show")) {
+                    if ("show" !== e || !r || void 0 === r[d]) continue;
+                    q = !0
+                }
+                o[d] = r && r[d] || m.style(a, d)
+            } else j = void 0;
+        if (m.isEmptyObject(o)) "inline" === ("none" === j ? Fb(a.nodeName) : j) && (p.display = j);
+        else {
+            r ? "hidden" in r && (q = r.hidden) : r = m._data(a, "fxshow", {}), f && (r.hidden = !q), q ? m(a).show() : n.done(function() {
+                m(a).hide()
+            }), n.done(function() {
+                var b;
+                m._removeData(a, "fxshow");
+                for (b in o) m.style(a, b, o[b])
+            });
+            for (d in o) g = hc(q ? r[d] : 0, d, n), d in r || (r[d] = g.start, q && (g.end = g.start, g.start = "width" === d || "height" === d ? 1 : 0))
         }
     }
-    var sb = J(),
-        tb = /<script(.|\s)*?\/script>/gi,
-        ub = /select|textarea/i,
-        vb = /color|date|datetime|email|hidden|month|number|password|range|search|tel|text|time|url|week/i,
-        N = /=\?(&|$)/,
-        ka = /\?/,
-        wb = /(\?|&)_=.*?(&|$)/,
-        xb = /^(\w+:)?\/\/([^\/?#]+)/,
-        yb = /%20/g,
-        zb = c.fn.load;
-    c.fn.extend({
-        load: function(a, b, d) {
-            if (typeof a !==
-                "string") return zb.call(this, a);
-            else if (!this.length) return this;
-            var f = a.indexOf(" ");
-            if (f >= 0) {
-                var e = a.slice(f, a.length);
-                a = a.slice(0, f)
+
+    function jc(a, b) {
+        var c, d, e, f, g;
+        for (c in a)
+            if (d = m.camelCase(c), e = b[d], f = a[c], m.isArray(f) && (e = f[1], f = a[c] = f[0]), c !== d && (a[d] = f, delete a[c]), g = m.cssHooks[d], g && "expand" in g) {
+                f = g.expand(f), delete a[d];
+                for (c in f) c in a || (a[c] = f[c], b[c] = e)
+            } else b[d] = e
+    }
+
+    function kc(a, b, c) {
+        var d, e, f = 0,
+            g = dc.length,
+            h = m.Deferred().always(function() {
+                delete i.elem
+            }),
+            i = function() {
+                if (e) return !1;
+                for (var b = $b || fc(), c = Math.max(0, j.startTime + j.duration - b), d = c / j.duration || 0, f = 1 - d, g = 0, i = j.tweens.length; i > g; g++) j.tweens[g].run(f);
+                return h.notifyWith(a, [j, f, c]), 1 > f && i ? c : (h.resolveWith(a, [j]), !1)
+            },
+            j = h.promise({
+                elem: a,
+                props: m.extend({}, b),
+                opts: m.extend(!0, {
+                    specialEasing: {}
+                }, c),
+                originalProperties: b,
+                originalOptions: c,
+                startTime: $b || fc(),
+                duration: c.duration,
+                tweens: [],
+                createTween: function(b, c) {
+                    var d = m.Tween(a, j.opts, b, c, j.opts.specialEasing[b] || j.opts.easing);
+                    return j.tweens.push(d), d
+                },
+                stop: function(b) {
+                    var c = 0,
+                        d = b ? j.tweens.length : 0;
+                    if (e) return this;
+                    for (e = !0; d > c; c++) j.tweens[c].run(1);
+                    return b ? h.resolveWith(a, [j, b]) : h.rejectWith(a, [j, b]), this
+                }
+            }),
+            k = j.props;
+        for (jc(k, j.opts.specialEasing); g > f; f++)
+            if (d = dc[f].call(j, a, k, j.opts)) return d;
+        return m.map(k, hc, j), m.isFunction(j.opts.start) && j.opts.start.call(a, j), m.fx.timer(m.extend(i, {
+            elem: a,
+            anim: j,
+            queue: j.opts.queue
+        })), j.progress(j.opts.progress).done(j.opts.done, j.opts.complete).fail(j.opts.fail).always(j.opts.always)
+    }
+    m.Animation = m.extend(kc, {
+            tweener: function(a, b) {
+                m.isFunction(a) ? (b = a, a = ["*"]) : a = a.split(" ");
+                for (var c, d = 0, e = a.length; e > d; d++) c = a[d], ec[c] = ec[c] || [], ec[c].unshift(b)
+            },
+            prefilter: function(a, b) {
+                b ? dc.unshift(a) : dc.push(a)
             }
-            f = "GET";
-            if (b)
-                if (c.isFunction(b)) {
-                    d = b;
-                    b = null
-                } else if (typeof b === "object") {
-                b = c.param(b, c.ajaxSettings.traditional);
-                f = "POST"
+        }), m.speed = function(a, b, c) {
+            var d = a && "object" == typeof a ? m.extend({}, a) : {
+                complete: c || !c && b || m.isFunction(a) && a,
+                duration: a,
+                easing: c && b || b && !m.isFunction(b) && b
+            };
+            return d.duration = m.fx.off ? 0 : "number" == typeof d.duration ? d.duration : d.duration in m.fx.speeds ? m.fx.speeds[d.duration] : m.fx.speeds._default, (null == d.queue || d.queue === !0) && (d.queue = "fx"), d.old = d.complete, d.complete = function() {
+                m.isFunction(d.old) && d.old.call(this), d.queue && m.dequeue(this, d.queue)
+            }, d
+        }, m.fn.extend({
+            fadeTo: function(a, b, c, d) {
+                return this.filter(U).css("opacity", 0).show().end().animate({
+                    opacity: b
+                }, a, c, d)
+            },
+            animate: function(a, b, c, d) {
+                var e = m.isEmptyObject(a),
+                    f = m.speed(b, c, d),
+                    g = function() {
+                        var b = kc(this, m.extend({}, a), f);
+                        (e || m._data(this, "finish")) && b.stop(!0)
+                    };
+                return g.finish = g, e || f.queue === !1 ? this.each(g) : this.queue(f.queue, g)
+            },
+            stop: function(a, b, c) {
+                var d = function(a) {
+                    var b = a.stop;
+                    delete a.stop, b(c)
+                };
+                return "string" != typeof a && (c = b, b = a, a = void 0), b && a !== !1 && this.queue(a || "fx", []), this.each(function() {
+                    var b = !0,
+                        e = null != a && a + "queueHooks",
+                        f = m.timers,
+                        g = m._data(this);
+                    if (e) g[e] && g[e].stop && d(g[e]);
+                    else
+                        for (e in g) g[e] && g[e].stop && cc.test(e) && d(g[e]);
+                    for (e = f.length; e--;) f[e].elem !== this || null != a && f[e].queue !== a || (f[e].anim.stop(c), b = !1, f.splice(e, 1));
+                    (b || !c) && m.dequeue(this, a)
+                })
+            },
+            finish: function(a) {
+                return a !== !1 && (a = a || "fx"), this.each(function() {
+                    var b, c = m._data(this),
+                        d = c[a + "queue"],
+                        e = c[a + "queueHooks"],
+                        f = m.timers,
+                        g = d ? d.length : 0;
+                    for (c.finish = !0, m.queue(this, a, []), e && e.stop && e.stop.call(this, !0), b = f.length; b--;) f[b].elem === this && f[b].queue === a && (f[b].anim.stop(!0), f.splice(b, 1));
+                    for (b = 0; g > b; b++) d[b] && d[b].finish && d[b].finish.call(this);
+                    delete c.finish
+                })
             }
-            var j = this;
-            c.ajax({
-                url: a,
-                type: f,
-                dataType: "html",
-                data: b,
-                complete: function(i, o) {
-                    if (o === "success" || o === "notmodified") j.html(e ? c("<div />").append(i.responseText.replace(tb, "")).find(e) : i.responseText);
-                    d && j.each(d, [i.responseText, o, i])
+        }), m.each(["toggle", "show", "hide"], function(a, b) {
+            var c = m.fn[b];
+            m.fn[b] = function(a, d, e) {
+                return null == a || "boolean" == typeof a ? c.apply(this, arguments) : this.animate(gc(b, !0), a, d, e)
+            }
+        }), m.each({
+            slideDown: gc("show"),
+            slideUp: gc("hide"),
+            slideToggle: gc("toggle"),
+            fadeIn: {
+                opacity: "show"
+            },
+            fadeOut: {
+                opacity: "hide"
+            },
+            fadeToggle: {
+                opacity: "toggle"
+            }
+        }, function(a, b) {
+            m.fn[a] = function(a, c, d) {
+                return this.animate(b, a, c, d)
+            }
+        }), m.timers = [], m.fx.tick = function() {
+            var a, b = m.timers,
+                c = 0;
+            for ($b = m.now(); c < b.length; c++) a = b[c], a() || b[c] !== a || b.splice(c--, 1);
+            b.length || m.fx.stop(), $b = void 0
+        }, m.fx.timer = function(a) {
+            m.timers.push(a), a() ? m.fx.start() : m.timers.pop()
+        }, m.fx.interval = 13, m.fx.start = function() {
+            _b || (_b = setInterval(m.fx.tick, m.fx.interval))
+        }, m.fx.stop = function() {
+            clearInterval(_b), _b = null
+        }, m.fx.speeds = {
+            slow: 600,
+            fast: 200,
+            _default: 400
+        }, m.fn.delay = function(a, b) {
+            return a = m.fx ? m.fx.speeds[a] || a : a, b = b || "fx", this.queue(b, function(b, c) {
+                var d = setTimeout(b, a);
+                c.stop = function() {
+                    clearTimeout(d)
                 }
-            });
-            return this
+            })
         },
-        serialize: function() {
-            return c.param(this.serializeArray())
+        function() {
+            var a, b, c, d, e;
+            b = y.createElement("div"), b.setAttribute("className", "t"), b.innerHTML = "  <link/><table></table><a href='/a'>a</a><input type='checkbox'/>", d = b.getElementsByTagName("a")[0], c = y.createElement("select"), e = c.appendChild(y.createElement("option")), a = b.getElementsByTagName("input")[0], d.style.cssText = "top:1px", k.getSetAttribute = "t" !== b.className, k.style = /top/.test(d.getAttribute("style")), k.hrefNormalized = "/a" === d.getAttribute("href"), k.checkOn = !!a.value, k.optSelected = e.selected, k.enctype = !!y.createElement("form").enctype, c.disabled = !0, k.optDisabled = !e.disabled, a = y.createElement("input"), a.setAttribute("value", ""), k.input = "" === a.getAttribute("value"), a.value = "t", a.setAttribute("type", "radio"), k.radioValue = "t" === a.value
+        }();
+    var lc = /\r/g;
+    m.fn.extend({
+        val: function(a) {
+            var b, c, d, e = this[0];
+            {
+                if (arguments.length) return d = m.isFunction(a), this.each(function(c) {
+                    var e;
+                    1 === this.nodeType && (e = d ? a.call(this, c, m(this).val()) : a, null == e ? e = "" : "number" == typeof e ? e += "" : m.isArray(e) && (e = m.map(e, function(a) {
+                        return null == a ? "" : a + ""
+                    })), b = m.valHooks[this.type] || m.valHooks[this.nodeName.toLowerCase()], b && "set" in b && void 0 !== b.set(this, e, "value") || (this.value = e))
+                });
+                if (e) return b = m.valHooks[e.type] || m.valHooks[e.nodeName.toLowerCase()], b && "get" in b && void 0 !== (c = b.get(e, "value")) ? c : (c = e.value, "string" == typeof c ? c.replace(lc, "") : null == c ? "" : c)
+            }
+        }
+    }), m.extend({
+        valHooks: {
+            option: {
+                get: function(a) {
+                    var b = m.find.attr(a, "value");
+                    return null != b ? b : m.trim(m.text(a))
+                }
+            },
+            select: {
+                get: function(a) {
+                    for (var b, c, d = a.options, e = a.selectedIndex, f = "select-one" === a.type || 0 > e, g = f ? null : [], h = f ? e + 1 : d.length, i = 0 > e ? h : f ? e : 0; h > i; i++)
+                        if (c = d[i], !(!c.selected && i !== e || (k.optDisabled ? c.disabled : null !== c.getAttribute("disabled")) || c.parentNode.disabled && m.nodeName(c.parentNode, "optgroup"))) {
+                            if (b = m(c).val(), f) return b;
+                            g.push(b)
+                        } return g
+                },
+                set: function(a, b) {
+                    var c, d, e = a.options,
+                        f = m.makeArray(b),
+                        g = e.length;
+                    while (g--)
+                        if (d = e[g], m.inArray(m.valHooks.option.get(d), f) >= 0) try {
+                            d.selected = c = !0
+                        } catch (h) {
+                            d.scrollHeight
+                        } else d.selected = !1;
+                    return c || (a.selectedIndex = -1), e
+                }
+            }
+        }
+    }), m.each(["radio", "checkbox"], function() {
+        m.valHooks[this] = {
+            set: function(a, b) {
+                return m.isArray(b) ? a.checked = m.inArray(m(a).val(), b) >= 0 : void 0
+            }
+        }, k.checkOn || (m.valHooks[this].get = function(a) {
+            return null === a.getAttribute("value") ? "on" : a.value
+        })
+    });
+    var mc, nc, oc = m.expr.attrHandle,
+        pc = /^(?:checked|selected)$/i,
+        qc = k.getSetAttribute,
+        rc = k.input;
+    m.fn.extend({
+        attr: function(a, b) {
+            return V(this, m.attr, a, b, arguments.length > 1)
         },
-        serializeArray: function() {
-            return this.map(function() {
-                return this.elements ? c.makeArray(this.elements) : this
-            }).filter(function() {
-                return this.name && !this.disabled && (this.checked || ub.test(this.nodeName) || vb.test(this.type))
-            }).map(function(a, b) {
-                a = c(this).val();
-                return a == null ? null : c.isArray(a) ? c.map(a, function(d) {
-                    return {
-                        name: b.name,
-                        value: d
+        removeAttr: function(a) {
+            return this.each(function() {
+                m.removeAttr(this, a)
+            })
+        }
+    }), m.extend({
+        attr: function(a, b, c) {
+            var d, e, f = a.nodeType;
+            if (a && 3 !== f && 8 !== f && 2 !== f) return typeof a.getAttribute === K ? m.prop(a, b, c) : (1 === f && m.isXMLDoc(a) || (b = b.toLowerCase(), d = m.attrHooks[b] || (m.expr.match.bool.test(b) ? nc : mc)), void 0 === c ? d && "get" in d && null !== (e = d.get(a, b)) ? e : (e = m.find.attr(a, b), null == e ? void 0 : e) : null !== c ? d && "set" in d && void 0 !== (e = d.set(a, c, b)) ? e : (a.setAttribute(b, c + ""), c) : void m.removeAttr(a, b))
+        },
+        removeAttr: function(a, b) {
+            var c, d, e = 0,
+                f = b && b.match(E);
+            if (f && 1 === a.nodeType)
+                while (c = f[e++]) d = m.propFix[c] || c, m.expr.match.bool.test(c) ? rc && qc || !pc.test(c) ? a[d] = !1 : a[m.camelCase("default-" + c)] = a[d] = !1 : m.attr(a, c, ""), a.removeAttribute(qc ? c : d)
+        },
+        attrHooks: {
+            type: {
+                set: function(a, b) {
+                    if (!k.radioValue && "radio" === b && m.nodeName(a, "input")) {
+                        var c = a.value;
+                        return a.setAttribute("type", b), c && (a.value = c), b
                     }
-                }) : {
-                    name: b.name,
-                    value: a
                 }
-            }).get()
+            }
+        }
+    }), nc = {
+        set: function(a, b, c) {
+            return b === !1 ? m.removeAttr(a, c) : rc && qc || !pc.test(c) ? a.setAttribute(!qc && m.propFix[c] || c, c) : a[m.camelCase("default-" + c)] = a[c] = !0, c
+        }
+    }, m.each(m.expr.match.bool.source.match(/\w+/g), function(a, b) {
+        var c = oc[b] || m.find.attr;
+        oc[b] = rc && qc || !pc.test(b) ? function(a, b, d) {
+            var e, f;
+            return d || (f = oc[b], oc[b] = e, e = null != c(a, b, d) ? b.toLowerCase() : null, oc[b] = f), e
+        } : function(a, b, c) {
+            return c ? void 0 : a[m.camelCase("default-" + b)] ? b.toLowerCase() : null
+        }
+    }), rc && qc || (m.attrHooks.value = {
+        set: function(a, b, c) {
+            return m.nodeName(a, "input") ? void(a.defaultValue = b) : mc && mc.set(a, b, c)
+        }
+    }), qc || (mc = {
+        set: function(a, b, c) {
+            var d = a.getAttributeNode(c);
+            return d || a.setAttributeNode(d = a.ownerDocument.createAttribute(c)), d.value = b += "", "value" === c || b === a.getAttribute(c) ? b : void 0
+        }
+    }, oc.id = oc.name = oc.coords = function(a, b, c) {
+        var d;
+        return c ? void 0 : (d = a.getAttributeNode(b)) && "" !== d.value ? d.value : null
+    }, m.valHooks.button = {
+        get: function(a, b) {
+            var c = a.getAttributeNode(b);
+            return c && c.specified ? c.value : void 0
+        },
+        set: mc.set
+    }, m.attrHooks.contenteditable = {
+        set: function(a, b, c) {
+            mc.set(a, "" === b ? !1 : b, c)
+        }
+    }, m.each(["width", "height"], function(a, b) {
+        m.attrHooks[b] = {
+            set: function(a, c) {
+                return "" === c ? (a.setAttribute(b, "auto"), c) : void 0
+            }
+        }
+    })), k.style || (m.attrHooks.style = {
+        get: function(a) {
+            return a.style.cssText || void 0
+        },
+        set: function(a, b) {
+            return a.style.cssText = b + ""
         }
     });
-    c.each("ajaxStart ajaxStop ajaxComplete ajaxError ajaxSuccess ajaxSend".split(" "),
-        function(a, b) {
-            c.fn[b] = function(d) {
-                return this.bind(b, d)
+    var sc = /^(?:input|select|textarea|button|object)$/i,
+        tc = /^(?:a|area)$/i;
+    m.fn.extend({
+        prop: function(a, b) {
+            return V(this, m.prop, a, b, arguments.length > 1)
+        },
+        removeProp: function(a) {
+            return a = m.propFix[a] || a, this.each(function() {
+                try {
+                    this[a] = void 0, delete this[a]
+                } catch (b) {}
+            })
+        }
+    }), m.extend({
+        propFix: {
+            "for": "htmlFor",
+            "class": "className"
+        },
+        prop: function(a, b, c) {
+            var d, e, f, g = a.nodeType;
+            if (a && 3 !== g && 8 !== g && 2 !== g) return f = 1 !== g || !m.isXMLDoc(a), f && (b = m.propFix[b] || b, e = m.propHooks[b]), void 0 !== c ? e && "set" in e && void 0 !== (d = e.set(a, c, b)) ? d : a[b] = c : e && "get" in e && null !== (d = e.get(a, b)) ? d : a[b]
+        },
+        propHooks: {
+            tabIndex: {
+                get: function(a) {
+                    var b = m.find.attr(a, "tabindex");
+                    return b ? parseInt(b, 10) : sc.test(a.nodeName) || tc.test(a.nodeName) && a.href ? 0 : -1
+                }
             }
-        });
-    c.extend({
-        get: function(a, b, d, f) {
-            if (c.isFunction(b)) {
-                f = f || d;
-                d = b;
-                b = null
+        }
+    }), k.hrefNormalized || m.each(["href", "src"], function(a, b) {
+        m.propHooks[b] = {
+            get: function(a) {
+                return a.getAttribute(b, 4)
             }
-            return c.ajax({
-                type: "GET",
-                url: a,
-                data: b,
-                success: d,
-                dataType: f
+        }
+    }), k.optSelected || (m.propHooks.selected = {
+        get: function(a) {
+            var b = a.parentNode;
+            return b && (b.selectedIndex, b.parentNode && b.parentNode.selectedIndex), null
+        }
+    }), m.each(["tabIndex", "readOnly", "maxLength", "cellSpacing", "cellPadding", "rowSpan", "colSpan", "useMap", "frameBorder", "contentEditable"], function() {
+        m.propFix[this.toLowerCase()] = this
+    }), k.enctype || (m.propFix.enctype = "encoding");
+    var uc = /[\t\r\n\f]/g;
+    m.fn.extend({
+        addClass: function(a) {
+            var b, c, d, e, f, g, h = 0,
+                i = this.length,
+                j = "string" == typeof a && a;
+            if (m.isFunction(a)) return this.each(function(b) {
+                m(this).addClass(a.call(this, b, this.className))
+            });
+            if (j)
+                for (b = (a || "").match(E) || []; i > h; h++)
+                    if (c = this[h], d = 1 === c.nodeType && (c.className ? (" " + c.className + " ").replace(uc, " ") : " ")) {
+                        f = 0;
+                        while (e = b[f++]) d.indexOf(" " + e + " ") < 0 && (d += e + " ");
+                        g = m.trim(d), c.className !== g && (c.className = g)
+                    } return this
+        },
+        removeClass: function(a) {
+            var b, c, d, e, f, g, h = 0,
+                i = this.length,
+                j = 0 === arguments.length || "string" == typeof a && a;
+            if (m.isFunction(a)) return this.each(function(b) {
+                m(this).removeClass(a.call(this, b, this.className))
+            });
+            if (j)
+                for (b = (a || "").match(E) || []; i > h; h++)
+                    if (c = this[h], d = 1 === c.nodeType && (c.className ? (" " + c.className + " ").replace(uc, " ") : "")) {
+                        f = 0;
+                        while (e = b[f++])
+                            while (d.indexOf(" " + e + " ") >= 0) d = d.replace(" " + e + " ", " ");
+                        g = a ? m.trim(d) : "", c.className !== g && (c.className = g)
+                    } return this
+        },
+        toggleClass: function(a, b) {
+            var c = typeof a;
+            return "boolean" == typeof b && "string" === c ? b ? this.addClass(a) : this.removeClass(a) : this.each(m.isFunction(a) ? function(c) {
+                m(this).toggleClass(a.call(this, c, this.className, b), b)
+            } : function() {
+                if ("string" === c) {
+                    var b, d = 0,
+                        e = m(this),
+                        f = a.match(E) || [];
+                    while (b = f[d++]) e.hasClass(b) ? e.removeClass(b) : e.addClass(b)
+                } else(c === K || "boolean" === c) && (this.className && m._data(this, "__className__", this.className), this.className = this.className || a === !1 ? "" : m._data(this, "__className__") || "")
             })
         },
-        getScript: function(a, b) {
-            return c.get(a, null, b, "script")
+        hasClass: function(a) {
+            for (var b = " " + a + " ", c = 0, d = this.length; d > c; c++)
+                if (1 === this[c].nodeType && (" " + this[c].className + " ").replace(uc, " ").indexOf(b) >= 0) return !0;
+            return !1
+        }
+    }), m.each("blur focus focusin focusout load resize scroll unload click dblclick mousedown mouseup mousemove mouseover mouseout mouseenter mouseleave change select submit keydown keypress keyup error contextmenu".split(" "), function(a, b) {
+        m.fn[b] = function(a, c) {
+            return arguments.length > 0 ? this.on(b, null, a, c) : this.trigger(b)
+        }
+    }), m.fn.extend({
+        hover: function(a, b) {
+            return this.mouseenter(a).mouseleave(b || a)
         },
-        getJSON: function(a, b, d) {
-            return c.get(a, b, d, "json")
+        bind: function(a, b, c) {
+            return this.on(a, null, b, c)
         },
-        post: function(a, b, d, f) {
-            if (c.isFunction(b)) {
-                f = f || d;
-                d = b;
-                b = {}
-            }
-            return c.ajax({
-                type: "POST",
-                url: a,
-                data: b,
-                success: d,
-                dataType: f
-            })
+        unbind: function(a, b) {
+            return this.off(a, null, b)
         },
-        ajaxSetup: function(a) {
-            c.extend(c.ajaxSettings, a)
+        delegate: function(a, b, c, d) {
+            return this.on(b, a, c, d)
         },
+        undelegate: function(a, b, c) {
+            return 1 === arguments.length ? this.off(a, "**") : this.off(b, a || "**", c)
+        }
+    });
+    var vc = m.now(),
+        wc = /\?/,
+        xc = /(,)|(\[|{)|(}|])|"(?:[^"\\\r\n]|\\["\\\/bfnrt]|\\u[\da-fA-F]{4})*"\s*:?|true|false|null|-?(?!0\d)\d+(?:\.\d+|)(?:[eE][+-]?\d+|)/g;
+    m.parseJSON = function(b) {
+        if (a.JSON && a.JSON.parse) return a.JSON.parse(b + "");
+        var c, d = null,
+            e = m.trim(b + "");
+        return e && !m.trim(e.replace(xc, function(a, b, e, f) {
+            return c && b && (d = 0), 0 === d ? a : (c = e || b, d += !f - !e, "")
+        })) ? Function("return " + e)() : m.error("Invalid JSON: " + b)
+    }, m.parseXML = function(b) {
+        var c, d;
+        if (!b || "string" != typeof b) return null;
+        try {
+            a.DOMParser ? (d = new DOMParser, c = d.parseFromString(b, "text/xml")) : (c = new ActiveXObject("Microsoft.XMLDOM"), c.async = "false", c.loadXML(b))
+        } catch (e) {
+            c = void 0
+        }
+        return c && c.documentElement && !c.getElementsByTagName("parsererror").length || m.error("Invalid XML: " + b), c
+    };
+    var yc, zc, Ac = /#.*$/,
+        Bc = /([?&])_=[^&]*/,
+        Cc = /^(.*?):[ \t]*([^\r\n]*)\r?$/gm,
+        Dc = /^(?:about|app|app-storage|.+-extension|file|res|widget):$/,
+        Ec = /^(?:GET|HEAD)$/,
+        Fc = /^\/\//,
+        Gc = /^([\w.+-]+:)(?:\/\/(?:[^\/?#]*@|)([^\/?#:]*)(?::(\d+)|)|)/,
+        Hc = {},
+        Ic = {},
+        Jc = "*/".concat("*");
+    try {
+        zc = location.href
+    } catch (Kc) {
+        zc = y.createElement("a"), zc.href = "", zc = zc.href
+    }
+    yc = Gc.exec(zc.toLowerCase()) || [];
+
+    function Lc(a) {
+        return function(b, c) {
+            "string" != typeof b && (c = b, b = "*");
+            var d, e = 0,
+                f = b.toLowerCase().match(E) || [];
+            if (m.isFunction(c))
+                while (d = f[e++]) "+" === d.charAt(0) ? (d = d.slice(1) || "*", (a[d] = a[d] || []).unshift(c)) : (a[d] = a[d] || []).push(c)
+        }
+    }
+
+    function Mc(a, b, c, d) {
+        var e = {},
+            f = a === Ic;
+
+        function g(h) {
+            var i;
+            return e[h] = !0, m.each(a[h] || [], function(a, h) {
+                var j = h(b, c, d);
+                return "string" != typeof j || f || e[j] ? f ? !(i = j) : void 0 : (b.dataTypes.unshift(j), g(j), !1)
+            }), i
+        }
+        return g(b.dataTypes[0]) || !e["*"] && g("*")
+    }
+
+    function Nc(a, b) {
+        var c, d, e = m.ajaxSettings.flatOptions || {};
+        for (d in b) void 0 !== b[d] && ((e[d] ? a : c || (c = {}))[d] = b[d]);
+        return c && m.extend(!0, a, c), a
+    }
+
+    function Oc(a, b, c) {
+        var d, e, f, g, h = a.contents,
+            i = a.dataTypes;
+        while ("*" === i[0]) i.shift(), void 0 === e && (e = a.mimeType || b.getResponseHeader("Content-Type"));
+        if (e)
+            for (g in h)
+                if (h[g] && h[g].test(e)) {
+                    i.unshift(g);
+                    break
+                } if (i[0] in c) f = i[0];
+        else {
+            for (g in c) {
+                if (!i[0] || a.converters[g + " " + i[0]]) {
+                    f = g;
+                    break
+                }
+                d || (d = g)
+            }
+            f = f || d
+        }
+        return f ? (f !== i[0] && i.unshift(f), c[f]) : void 0
+    }
+
+    function Pc(a, b, c, d) {
+        var e, f, g, h, i, j = {},
+            k = a.dataTypes.slice();
+        if (k[1])
+            for (g in a.converters) j[g.toLowerCase()] = a.converters[g];
+        f = k.shift();
+        while (f)
+            if (a.responseFields[f] && (c[a.responseFields[f]] = b), !i && d && a.dataFilter && (b = a.dataFilter(b, a.dataType)), i = f, f = k.shift())
+                if ("*" === f) f = i;
+                else if ("*" !== i && i !== f) {
+            if (g = j[i + " " + f] || j["* " + f], !g)
+                for (e in j)
+                    if (h = e.split(" "), h[1] === f && (g = j[i + " " + h[0]] || j["* " + h[0]])) {
+                        g === !0 ? g = j[e] : j[e] !== !0 && (f = h[0], k.unshift(h[1]));
+                        break
+                    } if (g !== !0)
+                if (g && a["throws"]) b = g(b);
+                else try {
+                    b = g(b)
+                } catch (l) {
+                    return {
+                        state: "parsererror",
+                        error: g ? l : "No conversion from " + i + " to " + f
+                    }
+                }
+        }
+        return {
+            state: "success",
+            data: b
+        }
+    }
+    m.extend({
+        active: 0,
+        lastModified: {},
+        etag: {},
         ajaxSettings: {
-            url: location.href,
-            global: true,
+            url: zc,
             type: "GET",
-            contentType: "application/x-www-form-urlencoded",
-            processData: true,
-            async: true,
-            xhr: A.XMLHttpRequest && (A.location.protocol !== "file:" || !A.ActiveXObject) ? function() {
-                return new A.XMLHttpRequest
-            } : function() {
-                try {
-                    return new A.ActiveXObject("Microsoft.XMLHTTP")
-                } catch (a) {}
-            },
+            isLocal: Dc.test(yc[1]),
+            global: !0,
+            processData: !0,
+            async: !0,
+            contentType: "application/x-www-form-urlencoded; charset=UTF-8",
             accepts: {
-                xml: "application/xml, text/xml",
-                html: "text/html",
-                script: "text/javascript, application/javascript",
-                json: "application/json, text/javascript",
+                "*": Jc,
                 text: "text/plain",
-                _default: "*/*"
-            }
-        },
-        lastModified: {},
-        etag: {},
-        ajax: function(a) {
-            function b() {
-                e.success &&
-                    e.success.call(k, o, i, x);
-                e.global && f("ajaxSuccess", [x, e])
-            }
-
-            function d() {
-                e.complete && e.complete.call(k, x, i);
-                e.global && f("ajaxComplete", [x, e]);
-                e.global && !--c.active && c.event.trigger("ajaxStop")
-            }
-
-            function f(q, p) {
-                (e.context ? c(e.context) : c.event).trigger(q, p)
-            }
-            var e = c.extend(true, {}, c.ajaxSettings, a),
-                j, i, o, k = a && a.context || e,
-                n = e.type.toUpperCase();
-            if (e.data && e.processData && typeof e.data !== "string") e.data = c.param(e.data, e.traditional);
-            if (e.dataType === "jsonp") {
-                if (n === "GET") N.test(e.url) || (e.url += (ka.test(e.url) ?
-                    "&" : "?") + (e.jsonp || "callback") + "=?");
-                else if (!e.data || !N.test(e.data)) e.data = (e.data ? e.data + "&" : "") + (e.jsonp || "callback") + "=?";
-                e.dataType = "json"
-            }
-            if (e.dataType === "json" && (e.data && N.test(e.data) || N.test(e.url))) {
-                j = e.jsonpCallback || "jsonp" + sb++;
-                if (e.data) e.data = (e.data + "").replace(N, "=" + j + "$1");
-                e.url = e.url.replace(N, "=" + j + "$1");
-                e.dataType = "script";
-                A[j] = A[j] || function(q) {
-                    o = q;
-                    b();
-                    d();
-                    A[j] = w;
-                    try {
-                        delete A[j]
-                    } catch (p) {}
-                    z && z.removeChild(C)
-                }
-            }
-            if (e.dataType === "script" && e.cache === null) e.cache = false;
-            if (e.cache ===
-                false && n === "GET") {
-                var r = J(),
-                    u = e.url.replace(wb, "$1_=" + r + "$2");
-                e.url = u + (u === e.url ? (ka.test(e.url) ? "&" : "?") + "_=" + r : "")
-            }
-            if (e.data && n === "GET") e.url += (ka.test(e.url) ? "&" : "?") + e.data;
-            e.global && !c.active++ && c.event.trigger("ajaxStart");
-            r = (r = xb.exec(e.url)) && (r[1] && r[1] !== location.protocol || r[2] !== location.host);
-            if (e.dataType === "script" && n === "GET" && r) {
-                var z = s.getElementsByTagName("head")[0] || s.documentElement,
-                    C = s.createElement("script");
-                C.src = e.url;
-                if (e.scriptCharset) C.charset = e.scriptCharset;
-                if (!j) {
-                    var B =
-                        false;
-                    C.onload = C.onreadystatechange = function() {
-                        if (!B && (!this.readyState || this.readyState === "loaded" || this.readyState === "complete")) {
-                            B = true;
-                            b();
-                            d();
-                            C.onload = C.onreadystatechange = null;
-                            z && C.parentNode && z.removeChild(C)
-                        }
-                    }
-                }
-                z.insertBefore(C, z.firstChild);
-                return w
-            }
-            var E = false,
-                x = e.xhr();
-            if (x) {
-                e.username ? x.open(n, e.url, e.async, e.username, e.password) : x.open(n, e.url, e.async);
-                try {
-                    if (e.data || a && a.contentType) x.setRequestHeader("Content-Type", e.contentType);
-                    if (e.ifModified) {
-                        c.lastModified[e.url] && x.setRequestHeader("If-Modified-Since",
-                            c.lastModified[e.url]);
-                        c.etag[e.url] && x.setRequestHeader("If-None-Match", c.etag[e.url])
-                    }
-                    r || x.setRequestHeader("X-Requested-With", "XMLHttpRequest");
-                    x.setRequestHeader("Accept", e.dataType && e.accepts[e.dataType] ? e.accepts[e.dataType] + ", */*" : e.accepts._default)
-                } catch (ga) {}
-                if (e.beforeSend && e.beforeSend.call(k, x, e) === false) {
-                    e.global && !--c.active && c.event.trigger("ajaxStop");
-                    x.abort();
-                    return false
-                }
-                e.global && f("ajaxSend", [x, e]);
-                var g = x.onreadystatechange = function(q) {
-                    if (!x || x.readyState === 0 || q === "abort") {
-                        E ||
-                            d();
-                        E = true;
-                        if (x) x.onreadystatechange = c.noop
-                    } else if (!E && x && (x.readyState === 4 || q === "timeout")) {
-                        E = true;
-                        x.onreadystatechange = c.noop;
-                        i = q === "timeout" ? "timeout" : !c.httpSuccess(x) ? "error" : e.ifModified && c.httpNotModified(x, e.url) ? "notmodified" : "success";
-                        var p;
-                        if (i === "success") try {
-                            o = c.httpData(x, e.dataType, e)
-                        } catch (v) {
-                            i = "parsererror";
-                            p = v
+                html: "text/html",
+                xml: "application/xml, text/xml",
+                json: "application/json, text/javascript"
+            },
+            contents: {
+                xml: /xml/,
+                html: /html/,
+                json: /json/
+            },
+            responseFields: {
+                xml: "responseXML",
+                text: "responseText",
+                json: "responseJSON"
+            },
+            converters: {
+                "* text": String,
+                "text html": !0,
+                "text json": m.parseJSON,
+                "text xml": m.parseXML
+            },
+            flatOptions: {
+                url: !0,
+                context: !0
+            }
+        },
+        ajaxSetup: function(a, b) {
+            return b ? Nc(Nc(a, m.ajaxSettings), b) : Nc(m.ajaxSettings, a)
+        },
+        ajaxPrefilter: Lc(Hc),
+        ajaxTransport: Lc(Ic),
+        ajax: function(a, b) {
+            "object" == typeof a && (b = a, a = void 0), b = b || {};
+            var c, d, e, f, g, h, i, j, k = m.ajaxSetup({}, b),
+                l = k.context || k,
+                n = k.context && (l.nodeType || l.jquery) ? m(l) : m.event,
+                o = m.Deferred(),
+                p = m.Callbacks("once memory"),
+                q = k.statusCode || {},
+                r = {},
+                s = {},
+                t = 0,
+                u = "canceled",
+                v = {
+                    readyState: 0,
+                    getResponseHeader: function(a) {
+                        var b;
+                        if (2 === t) {
+                            if (!j) {
+                                j = {};
+                                while (b = Cc.exec(f)) j[b[1].toLowerCase()] = b[2]
+                            }
+                            b = j[a.toLowerCase()]
                         }
-                        if (i === "success" || i === "notmodified") j || b();
-                        else c.handleError(e, x, i, p);
-                        d();
-                        q === "timeout" && x.abort();
-                        if (e.async) x = null
+                        return null == b ? null : b
+                    },
+                    getAllResponseHeaders: function() {
+                        return 2 === t ? f : null
+                    },
+                    setRequestHeader: function(a, b) {
+                        var c = a.toLowerCase();
+                        return t || (a = s[c] = s[c] || a, r[a] = b), this
+                    },
+                    overrideMimeType: function(a) {
+                        return t || (k.mimeType = a), this
+                    },
+                    statusCode: function(a) {
+                        var b;
+                        if (a)
+                            if (2 > t)
+                                for (b in a) q[b] = [q[b], a[b]];
+                            else v.always(a[v.status]);
+                        return this
+                    },
+                    abort: function(a) {
+                        var b = a || u;
+                        return i && i.abort(b), x(0, b), this
                     }
                 };
+            if (o.promise(v).complete = p.add, v.success = v.done, v.error = v.fail, k.url = ((a || k.url || zc) + "").replace(Ac, "").replace(Fc, yc[1] + "//"), k.type = b.method || b.type || k.method || k.type, k.dataTypes = m.trim(k.dataType || "*").toLowerCase().match(E) || [""], null == k.crossDomain && (c = Gc.exec(k.url.toLowerCase()), k.crossDomain = !(!c || c[1] === yc[1] && c[2] === yc[2] && (c[3] || ("http:" === c[1] ? "80" : "443")) === (yc[3] || ("http:" === yc[1] ? "80" : "443")))), k.data && k.processData && "string" != typeof k.data && (k.data = m.param(k.data, k.traditional)), Mc(Hc, k, b, v), 2 === t) return v;
+            h = k.global, h && 0 === m.active++ && m.event.trigger("ajaxStart"), k.type = k.type.toUpperCase(), k.hasContent = !Ec.test(k.type), e = k.url, k.hasContent || (k.data && (e = k.url += (wc.test(e) ? "&" : "?") + k.data, delete k.data), k.cache === !1 && (k.url = Bc.test(e) ? e.replace(Bc, "$1_=" + vc++) : e + (wc.test(e) ? "&" : "?") + "_=" + vc++)), k.ifModified && (m.lastModified[e] && v.setRequestHeader("If-Modified-Since", m.lastModified[e]), m.etag[e] && v.setRequestHeader("If-None-Match", m.etag[e])), (k.data && k.hasContent && k.contentType !== !1 || b.contentType) && v.setRequestHeader("Content-Type", k.contentType), v.setRequestHeader("Accept", k.dataTypes[0] && k.accepts[k.dataTypes[0]] ? k.accepts[k.dataTypes[0]] + ("*" !== k.dataTypes[0] ? ", " + Jc + "; q=0.01" : "") : k.accepts["*"]);
+            for (d in k.headers) v.setRequestHeader(d, k.headers[d]);
+            if (k.beforeSend && (k.beforeSend.call(l, v, k) === !1 || 2 === t)) return v.abort();
+            u = "abort";
+            for (d in {
+                    success: 1,
+                    error: 1,
+                    complete: 1
+                }) v[d](k[d]);
+            if (i = Mc(Ic, k, b, v)) {
+                v.readyState = 1, h && n.trigger("ajaxSend", [v, k]), k.async && k.timeout > 0 && (g = setTimeout(function() {
+                    v.abort("timeout")
+                }, k.timeout));
                 try {
-                    var h = x.abort;
-                    x.abort = function() {
-                        x && h.call(x);
-                        g("abort")
-                    }
-                } catch (l) {}
-                e.async && e.timeout > 0 && setTimeout(function() {
-                    x && !E && g("timeout")
-                }, e.timeout);
-                try {
-                    x.send(n === "POST" || n === "PUT" || n === "DELETE" ? e.data : null)
-                } catch (m) {
-                    c.handleError(e, x, null, m);
-                    d()
-                }
-                e.async || g();
-                return x
+                    t = 1, i.send(r, x)
+                } catch (w) {
+                    if (!(2 > t)) throw w;
+                    x(-1, w)
+                }
+            } else x(-1, "No Transport");
+
+            function x(a, b, c, d) {
+                var j, r, s, u, w, x = b;
+                2 !== t && (t = 2, g && clearTimeout(g), i = void 0, f = d || "", v.readyState = a > 0 ? 4 : 0, j = a >= 200 && 300 > a || 304 === a, c && (u = Oc(k, v, c)), u = Pc(k, u, v, j), j ? (k.ifModified && (w = v.getResponseHeader("Last-Modified"), w && (m.lastModified[e] = w), w = v.getResponseHeader("etag"), w && (m.etag[e] = w)), 204 === a || "HEAD" === k.type ? x = "nocontent" : 304 === a ? x = "notmodified" : (x = u.state, r = u.data, s = u.error, j = !s)) : (s = x, (a || !x) && (x = "error", 0 > a && (a = 0))), v.status = a, v.statusText = (b || x) + "", j ? o.resolveWith(l, [r, x, v]) : o.rejectWith(l, [v, x, s]), v.statusCode(q), q = void 0, h && n.trigger(j ? "ajaxSuccess" : "ajaxError", [v, k, j ? r : s]), p.fireWith(l, [v, x]), h && (n.trigger("ajaxComplete", [v, k]), --m.active || m.event.trigger("ajaxStop")))
             }
+            return v
         },
-        handleError: function(a, b, d, f) {
-            if (a.error) a.error.call(a.context || a, b, d, f);
-            if (a.global)(a.context ? c(a.context) : c.event).trigger("ajaxError", [b, a, f])
-        },
-        active: 0,
-        httpSuccess: function(a) {
-            try {
-                return !a.status && location.protocol === "file:" || a.status >= 200 && a.status < 300 || a.status === 304 || a.status ===
-                    1223 || a.status === 0
-            } catch (b) {}
-            return false
-        },
-        httpNotModified: function(a, b) {
-            var d = a.getResponseHeader("Last-Modified"),
-                f = a.getResponseHeader("Etag");
-            if (d) c.lastModified[b] = d;
-            if (f) c.etag[b] = f;
-            return a.status === 304 || a.status === 0
-        },
-        httpData: function(a, b, d) {
-            var f = a.getResponseHeader("content-type") || "",
-                e = b === "xml" || !b && f.indexOf("xml") >= 0;
-            a = e ? a.responseXML : a.responseText;
-            e && a.documentElement.nodeName === "parsererror" && c.error("parsererror");
-            if (d && d.dataFilter) a = d.dataFilter(a, b);
-            if (typeof a === "string")
-                if (b ===
-                    "json" || !b && f.indexOf("json") >= 0) a = c.parseJSON(a);
-                else if (b === "script" || !b && f.indexOf("javascript") >= 0) c.globalEval(a);
-            return a
+        getJSON: function(a, b, c) {
+            return m.get(a, b, c, "json")
         },
-        param: function(a, b) {
-            function d(i, o) {
-                if (c.isArray(o)) c.each(o, function(k, n) {
-                    b || /\[\]$/.test(i) ? f(i, n) : d(i + "[" + (typeof n === "object" || c.isArray(n) ? k : "") + "]", n)
-                });
-                else !b && o != null && typeof o === "object" ? c.each(o, function(k, n) {
-                    d(i + "[" + k + "]", n)
-                }) : f(i, o)
-            }
-
-            function f(i, o) {
-                o = c.isFunction(o) ? o() : o;
-                e[e.length] = encodeURIComponent(i) + "=" + encodeURIComponent(o)
-            }
-            var e = [];
-            if (b === w) b = c.ajaxSettings.traditional;
-            if (c.isArray(a) || a.jquery) c.each(a, function() {
-                f(this.name, this.value)
-            });
-            else
-                for (var j in a) d(j, a[j]);
-            return e.join("&").replace(yb, "+")
+        getScript: function(a, b) {
+            return m.get(a, void 0, b, "script")
         }
-    });
-    var la = {},
-        Ab = /toggle|show|hide/,
-        Bb = /^([+-]=)?([\d+-.]+)(.*)$/,
-        W, va = [
-            ["height", "marginTop", "marginBottom", "paddingTop", "paddingBottom"],
-            ["width", "marginLeft", "marginRight", "paddingLeft", "paddingRight"],
-            ["opacity"]
-        ];
-    c.fn.extend({
-        show: function(a, b) {
-            if (a || a === 0) return this.animate(K("show", 3), a, b);
-            else {
-                a = 0;
-                for (b = this.length; a < b; a++) {
-                    var d = c.data(this[a], "olddisplay");
-                    this[a].style.display = d || "";
-                    if (c.css(this[a], "display") === "none") {
-                        d = this[a].nodeName;
-                        var f;
-                        if (la[d]) f = la[d];
-                        else {
-                            var e = c("<" + d + " />").appendTo("body");
-                            f = e.css("display");
-                            if (f === "none") f = "block";
-                            e.remove();
-                            la[d] = f
-                        }
-                        c.data(this[a], "olddisplay", f)
-                    }
-                }
-                a = 0;
-                for (b = this.length; a < b; a++) this[a].style.display = c.data(this[a], "olddisplay") || "";
-                return this
-            }
-        },
-        hide: function(a, b) {
-            if (a || a === 0) return this.animate(K("hide", 3), a, b);
-            else {
-                a = 0;
-                for (b = this.length; a < b; a++) {
-                    var d = c.data(this[a], "olddisplay");
-                    !d && d !== "none" && c.data(this[a],
-                        "olddisplay", c.css(this[a], "display"))
-                }
-                a = 0;
-                for (b = this.length; a < b; a++) this[a].style.display = "none";
-                return this
+    }), m.each(["get", "post"], function(a, b) {
+        m[b] = function(a, c, d, e) {
+            return m.isFunction(c) && (e = e || d, d = c, c = void 0), m.ajax({
+                url: a,
+                type: b,
+                dataType: e,
+                data: c,
+                success: d
+            })
+        }
+    }), m.each(["ajaxStart", "ajaxStop", "ajaxComplete", "ajaxError", "ajaxSuccess", "ajaxSend"], function(a, b) {
+        m.fn[b] = function(a) {
+            return this.on(b, a)
+        }
+    }), m._evalUrl = function(a) {
+        return m.ajax({
+            url: a,
+            type: "GET",
+            dataType: "script",
+            async: !1,
+            global: !1,
+            "throws": !0
+        })
+    }, m.fn.extend({
+        wrapAll: function(a) {
+            if (m.isFunction(a)) return this.each(function(b) {
+                m(this).wrapAll(a.call(this, b))
+            });
+            if (this[0]) {
+                var b = m(a, this[0].ownerDocument).eq(0).clone(!0);
+                this[0].parentNode && b.insertBefore(this[0]), b.map(function() {
+                    var a = this;
+                    while (a.firstChild && 1 === a.firstChild.nodeType) a = a.firstChild;
+                    return a
+                }).append(this)
             }
-        },
-        _toggle: c.fn.toggle,
-        toggle: function(a, b) {
-            var d = typeof a === "boolean";
-            if (c.isFunction(a) && c.isFunction(b)) this._toggle.apply(this, arguments);
-            else a == null || d ? this.each(function() {
-                var f = d ? a : c(this).is(":hidden");
-                c(this)[f ? "show" : "hide"]()
-            }) : this.animate(K("toggle", 3), a, b);
             return this
         },
-        fadeTo: function(a, b, d) {
-            return this.filter(":hidden").css("opacity", 0).show().end().animate({
-                opacity: b
-            }, a, d)
-        },
-        animate: function(a, b, d, f) {
-            var e = c.speed(b, d, f);
-            if (c.isEmptyObject(a)) return this.each(e.complete);
-            return this[e.queue === false ? "each" : "queue"](function() {
-                var j = c.extend({}, e),
-                    i, o = this.nodeType === 1 && c(this).is(":hidden"),
-                    k = this;
-                for (i in a) {
-                    var n = i.replace(ia, ja);
-                    if (i !== n) {
-                        a[n] = a[i];
-                        delete a[i];
-                        i = n
-                    }
-                    if (a[i] === "hide" && o || a[i] === "show" && !o) return j.complete.call(this);
-                    if ((i === "height" || i === "width") && this.style) {
-                        j.display = c.css(this, "display");
-                        j.overflow = this.style.overflow
-                    }
-                    if (c.isArray(a[i])) {
-                        (j.specialEasing =
-                            j.specialEasing || {})[i] = a[i][1];
-                        a[i] = a[i][0]
-                    }
-                }
-                if (j.overflow != null) this.style.overflow = "hidden";
-                j.curAnim = c.extend({}, a);
-                c.each(a, function(r, u) {
-                    var z = new c.fx(k, j, r);
-                    if (Ab.test(u)) z[u === "toggle" ? o ? "show" : "hide" : u](a);
-                    else {
-                        var C = Bb.exec(u),
-                            B = z.cur(true) || 0;
-                        if (C) {
-                            u = parseFloat(C[2]);
-                            var E = C[3] || "px";
-                            if (E !== "px") {
-                                k.style[r] = (u || 1) + E;
-                                B = (u || 1) / z.cur(true) * B;
-                                k.style[r] = B + E
-                            }
-                            if (C[1]) u = (C[1] === "-=" ? -1 : 1) * u + B;
-                            z.custom(B, u, E)
-                        } else z.custom(B, u, "")
-                    }
-                });
-                return true
+        wrapInner: function(a) {
+            return this.each(m.isFunction(a) ? function(b) {
+                m(this).wrapInner(a.call(this, b))
+            } : function() {
+                var b = m(this),
+                    c = b.contents();
+                c.length ? c.wrapAll(a) : b.append(a)
             })
         },
-        stop: function(a, b) {
-            var d = c.timers;
-            a && this.queue([]);
-            this.each(function() {
-                for (var f = d.length - 1; f >= 0; f--)
-                    if (d[f].elem === this) {
-                        b && d[f](true);
-                        d.splice(f, 1)
-                    }
-            });
-            b || this.dequeue();
-            return this
-        }
-    });
-    c.each({
-        slideDown: K("show", 1),
-        slideUp: K("hide", 1),
-        slideToggle: K("toggle", 1),
-        fadeIn: {
-            opacity: "show"
+        wrap: function(a) {
+            var b = m.isFunction(a);
+            return this.each(function(c) {
+                m(this).wrapAll(b ? a.call(this, c) : a)
+            })
         },
-        fadeOut: {
-            opacity: "hide"
-        }
-    }, function(a, b) {
-        c.fn[a] = function(d, f) {
-            return this.animate(b, d, f)
+        unwrap: function() {
+            return this.parent().each(function() {
+                m.nodeName(this, "body") || m(this).replaceWith(this.childNodes)
+            }).end()
         }
-    });
-    c.extend({
-        speed: function(a, b, d) {
-            var f = a && typeof a === "object" ? a : {
-                complete: d || !d && b || c.isFunction(a) && a,
-                duration: a,
-                easing: d && b || b && !c.isFunction(b) && b
-            };
-            f.duration = c.fx.off ? 0 : typeof f.duration ===
-                "number" ? f.duration : c.fx.speeds[f.duration] || c.fx.speeds._default;
-            f.old = f.complete;
-            f.complete = function() {
-                f.queue !== false && c(this).dequeue();
-                c.isFunction(f.old) && f.old.call(this)
+    }), m.expr.filters.hidden = function(a) {
+        return a.offsetWidth <= 0 && a.offsetHeight <= 0 || !k.reliableHiddenOffsets() && "none" === (a.style && a.style.display || m.css(a, "display"))
+    }, m.expr.filters.visible = function(a) {
+        return !m.expr.filters.hidden(a)
+    };
+    var Qc = /%20/g,
+        Rc = /\[\]$/,
+        Sc = /\r?\n/g,
+        Tc = /^(?:submit|button|image|reset|file)$/i,
+        Uc = /^(?:input|select|textarea|keygen)/i;
+
+    function Vc(a, b, c, d) {
+        var e;
+        if (m.isArray(b)) m.each(b, function(b, e) {
+            c || Rc.test(a) ? d(a, e) : Vc(a + "[" + ("object" == typeof e ? b : "") + "]", e, c, d)
+        });
+        else if (c || "object" !== m.type(b)) d(a, b);
+        else
+            for (e in b) Vc(a + "[" + e + "]", b[e], c, d)
+    }
+    m.param = function(a, b) {
+        var c, d = [],
+            e = function(a, b) {
+                b = m.isFunction(b) ? b() : null == b ? "" : b, d[d.length] = encodeURIComponent(a) + "=" + encodeURIComponent(b)
             };
-            return f
-        },
-        easing: {
-            linear: function(a, b, d, f) {
-                return d + f * a
-            },
-            swing: function(a, b, d, f) {
-                return (-Math.cos(a * Math.PI) / 2 + 0.5) * f + d
-            }
+        if (void 0 === b && (b = m.ajaxSettings && m.ajaxSettings.traditional), m.isArray(a) || a.jquery && !m.isPlainObject(a)) m.each(a, function() {
+            e(this.name, this.value)
+        });
+        else
+            for (c in a) Vc(c, a[c], b, e);
+        return d.join("&").replace(Qc, "+")
+    }, m.fn.extend({
+        serialize: function() {
+            return m.param(this.serializeArray())
         },
-        timers: [],
-        fx: function(a, b, d) {
-            this.options = b;
-            this.elem = a;
-            this.prop = d;
-            if (!b.orig) b.orig = {}
+        serializeArray: function() {
+            return this.map(function() {
+                var a = m.prop(this, "elements");
+                return a ? m.makeArray(a) : this
+            }).filter(function() {
+                var a = this.type;
+                return this.name && !m(this).is(":disabled") && Uc.test(this.nodeName) && !Tc.test(a) && (this.checked || !W.test(a))
+            }).map(function(a, b) {
+                var c = m(this).val();
+                return null == c ? null : m.isArray(c) ? m.map(c, function(a) {
+                    return {
+                        name: b.name,
+                        value: a.replace(Sc, "\r\n")
+                    }
+                }) : {
+                    name: b.name,
+                    value: c.replace(Sc, "\r\n")
+                }
+            }).get()
         }
-    });
-    c.fx.prototype = {
-        update: function() {
-            this.options.step && this.options.step.call(this.elem, this.now, this);
-            (c.fx.step[this.prop] ||
-                c.fx.step._default)(this);
-            if ((this.prop === "height" || this.prop === "width") && this.elem.style) this.elem.style.display = "block"
-        },
-        cur: function(a) {
-            if (this.elem[this.prop] != null && (!this.elem.style || this.elem.style[this.prop] == null)) return this.elem[this.prop];
-            return (a = parseFloat(c.css(this.elem, this.prop, a))) && a > -10000 ? a : parseFloat(c.curCSS(this.elem, this.prop)) || 0
-        },
-        custom: function(a, b, d) {
-            function f(j) {
-                return e.step(j)
-            }
-            this.startTime = J();
-            this.start = a;
-            this.end = b;
-            this.unit = d || this.unit || "px";
-            this.now = this.start;
-            this.pos = this.state = 0;
-            var e = this;
-            f.elem = this.elem;
-            if (f() && c.timers.push(f) && !W) W = setInterval(c.fx.tick, 13)
-        },
-        show: function() {
-            this.options.orig[this.prop] = c.style(this.elem, this.prop);
-            this.options.show = true;
-            this.custom(this.prop === "width" || this.prop === "height" ? 1 : 0, this.cur());
-            c(this.elem).show()
-        },
-        hide: function() {
-            this.options.orig[this.prop] = c.style(this.elem, this.prop);
-            this.options.hide = true;
-            this.custom(this.cur(), 0)
-        },
-        step: function(a) {
-            var b = J(),
-                d = true;
-            if (a || b >= this.options.duration + this.startTime) {
-                this.now =
-                    this.end;
-                this.pos = this.state = 1;
-                this.update();
-                this.options.curAnim[this.prop] = true;
-                for (var f in this.options.curAnim)
-                    if (this.options.curAnim[f] !== true) d = false;
-                if (d) {
-                    if (this.options.display != null) {
-                        this.elem.style.overflow = this.options.overflow;
-                        a = c.data(this.elem, "olddisplay");
-                        this.elem.style.display = a ? a : this.options.display;
-                        if (c.css(this.elem, "display") === "none") this.elem.style.display = "block"
-                    }
-                    this.options.hide && c(this.elem).hide();
-                    if (this.options.hide || this.options.show)
-                        for (var e in this.options.curAnim) c.style(this.elem,
-                            e, this.options.orig[e]);
-                    this.options.complete.call(this.elem)
-                }
-                return false
-            } else {
-                e = b - this.startTime;
-                this.state = e / this.options.duration;
-                a = this.options.easing || (c.easing.swing ? "swing" : "linear");
-                this.pos = c.easing[this.options.specialEasing && this.options.specialEasing[this.prop] || a](this.state, e, 0, 1, this.options.duration);
-                this.now = this.start + (this.end - this.start) * this.pos;
-                this.update()
+    }), m.ajaxSettings.xhr = void 0 !== a.ActiveXObject ? function() {
+        return !this.isLocal && /^(get|post|head|put|delete|options)$/i.test(this.type) && Zc() || $c()
+    } : Zc;
+    var Wc = 0,
+        Xc = {},
+        Yc = m.ajaxSettings.xhr();
+    a.ActiveXObject && m(a).on("unload", function() {
+        for (var a in Xc) Xc[a](void 0, !0)
+    }), k.cors = !!Yc && "withCredentials" in Yc, Yc = k.ajax = !!Yc, Yc && m.ajaxTransport(function(a) {
+        if (!a.crossDomain || k.cors) {
+            var b;
+            return {
+                send: function(c, d) {
+                    var e, f = a.xhr(),
+                        g = ++Wc;
+                    if (f.open(a.type, a.url, a.async, a.username, a.password), a.xhrFields)
+                        for (e in a.xhrFields) f[e] = a.xhrFields[e];
+                    a.mimeType && f.overrideMimeType && f.overrideMimeType(a.mimeType), a.crossDomain || c["X-Requested-With"] || (c["X-Requested-With"] = "XMLHttpRequest");
+                    for (e in c) void 0 !== c[e] && f.setRequestHeader(e, c[e] + "");
+                    f.send(a.hasContent && a.data || null), b = function(c, e) {
+                        var h, i, j;
+                        if (b && (e || 4 === f.readyState))
+                            if (delete Xc[g], b = void 0, f.onreadystatechange = m.noop, e) 4 !== f.readyState && f.abort();
+                            else {
+                                j = {}, h = f.status, "string" == typeof f.responseText && (j.text = f.responseText);
+                                try {
+                                    i = f.statusText
+                                } catch (k) {
+                                    i = ""
+                                }
+                                h || !a.isLocal || a.crossDomain ? 1223 === h && (h = 204) : h = j.text ? 200 : 404
+                            } j && d(h, i, j, f.getAllResponseHeaders())
+                    }, a.async ? 4 === f.readyState ? setTimeout(b) : f.onreadystatechange = Xc[g] = b : b()
+                },
+                abort: function() {
+                    b && b(void 0, !0)
+                }
             }
-            return true
         }
-    };
-    c.extend(c.fx, {
-        tick: function() {
-            for (var a = c.timers, b = 0; b < a.length; b++) a[b]() || a.splice(b--, 1);
-            a.length ||
-                c.fx.stop()
-        },
-        stop: function() {
-            clearInterval(W);
-            W = null
-        },
-        speeds: {
-            slow: 600,
-            fast: 200,
-            _default: 400
-        },
-        step: {
-            opacity: function(a) {
-                c.style(a.elem, "opacity", a.now)
-            },
-            _default: function(a) {
-                if (a.elem.style && a.elem.style[a.prop] != null) a.elem.style[a.prop] = (a.prop === "width" || a.prop === "height" ? Math.max(0, a.now) : a.now) + a.unit;
-                else a.elem[a.prop] = a.now
+    });
+
+    function Zc() {
+        try {
+            return new a.XMLHttpRequest
+        } catch (b) {}
+    }
+
+    function $c() {
+        try {
+            return new a.ActiveXObject("Microsoft.XMLHTTP")
+        } catch (b) {}
+    }
+    m.ajaxSetup({
+        accepts: {
+            script: "text/javascript, application/javascript, application/ecmascript, application/x-ecmascript"
+        },
+        contents: {
+            script: /(?:java|ecma)script/
+        },
+        converters: {
+            "text script": function(a) {
+                return m.globalEval(a), a
+            }
+        }
+    }), m.ajaxPrefilter("script", function(a) {
+        void 0 === a.cache && (a.cache = !1), a.crossDomain && (a.type = "GET", a.global = !1)
+    }), m.ajaxTransport("script", function(a) {
+        if (a.crossDomain) {
+            var b, c = y.head || m("head")[0] || y.documentElement;
+            return {
+                send: function(d, e) {
+                    b = y.createElement("script"), b.async = !0, a.scriptCharset && (b.charset = a.scriptCharset), b.src = a.url, b.onload = b.onreadystatechange = function(a, c) {
+                        (c || !b.readyState || /loaded|complete/.test(b.readyState)) && (b.onload = b.onreadystatechange = null, b.parentNode && b.parentNode.removeChild(b), b = null, c || e(200, "success"))
+                    }, c.insertBefore(b, c.firstChild)
+                },
+                abort: function() {
+                    b && b.onload(void 0, !0)
+                }
             }
         }
     });
-    if (c.expr && c.expr.filters) c.expr.filters.animated = function(a) {
-        return c.grep(c.timers, function(b) {
+    var _c = [],
+        ad = /(=)\?(?=&|$)|\?\?/;
+    m.ajaxSetup({
+        jsonp: "callback",
+        jsonpCallback: function() {
+            var a = _c.pop() || m.expando + "_" + vc++;
+            return this[a] = !0, a
+        }
+    }), m.ajaxPrefilter("json jsonp", function(b, c, d) {
+        var e, f, g, h = b.jsonp !== !1 && (ad.test(b.url) ? "url" : "string" == typeof b.data && !(b.contentType || "").indexOf("application/x-www-form-urlencoded") && ad.test(b.data) && "data");
+        return h || "jsonp" === b.dataTypes[0] ? (e = b.jsonpCallback = m.isFunction(b.jsonpCallback) ? b.jsonpCallback() : b.jsonpCallback, h ? b[h] = b[h].replace(ad, "$1" + e) : b.jsonp !== !1 && (b.url += (wc.test(b.url) ? "&" : "?") + b.jsonp + "=" + e), b.converters["script json"] = function() {
+            return g || m.error(e + " was not called"), g[0]
+        }, b.dataTypes[0] = "json", f = a[e], a[e] = function() {
+            g = arguments
+        }, d.always(function() {
+            a[e] = f, b[e] && (b.jsonpCallback = c.jsonpCallback, _c.push(e)), g && m.isFunction(f) && f(g[0]), g = f = void 0
+        }), "script") : void 0
+    }), m.parseHTML = function(a, b, c) {
+        if (!a || "string" != typeof a) return null;
+        "boolean" == typeof b && (c = b, b = !1), b = b || y;
+        var d = u.exec(a),
+            e = !c && [];
+        return d ? [b.createElement(d[1])] : (d = m.buildFragment([a], b, e), e && e.length && m(e).remove(), m.merge([], d.childNodes))
+    };
+    var bd = m.fn.load;
+    m.fn.load = function(a, b, c) {
+        if ("string" != typeof a && bd) return bd.apply(this, arguments);
+        var d, e, f, g = this,
+            h = a.indexOf(" ");
+        return h >= 0 && (d = m.trim(a.slice(h, a.length)), a = a.slice(0, h)), m.isFunction(b) ? (c = b, b = void 0) : b && "object" == typeof b && (f = "POST"), g.length > 0 && m.ajax({
+            url: a,
+            type: f,
+            dataType: "html",
+            data: b
+        }).done(function(a) {
+            e = arguments, g.html(d ? m("<div>").append(m.parseHTML(a)).find(d) : a)
+        }).complete(c && function(a, b) {
+            g.each(c, e || [a.responseText, b, a])
+        }), this
+    }, m.expr.filters.animated = function(a) {
+        return m.grep(m.timers, function(b) {
             return a === b.elem
         }).length
     };
-    c.fn.offset = "getBoundingClientRect" in s.documentElement ?
-        function(a) {
-            var b = this[0];
-            if (a) return this.each(function(e) {
-                c.offset.setOffset(this, a, e)
-            });
-            if (!b || !b.ownerDocument) return null;
-            if (b === b.ownerDocument.body) return c.offset.bodyOffset(b);
-            var d = b.getBoundingClientRect(),
-                f = b.ownerDocument;
-            b = f.body;
-            f = f.documentElement;
-            return {
-                top: d.top + (self.pageYOffset || c.support.boxModel && f.scrollTop || b.scrollTop) - (f.clientTop || b.clientTop || 0),
-                left: d.left + (self.pageXOffset || c.support.boxModel && f.scrollLeft || b.scrollLeft) - (f.clientLeft || b.clientLeft || 0)
-            }
-        } : function(a) {
-            var b =
-                this[0];
-            if (a) return this.each(function(r) {
-                c.offset.setOffset(this, a, r)
-            });
-            if (!b || !b.ownerDocument) return null;
-            if (b === b.ownerDocument.body) return c.offset.bodyOffset(b);
-            c.offset.initialize();
-            var d = b.offsetParent,
-                f = b,
-                e = b.ownerDocument,
-                j, i = e.documentElement,
-                o = e.body;
-            f = (e = e.defaultView) ? e.getComputedStyle(b, null) : b.currentStyle;
-            for (var k = b.offsetTop, n = b.offsetLeft;
-                (b = b.parentNode) && b !== o && b !== i;) {
-                if (c.offset.supportsFixedPosition && f.position === "fixed") break;
-                j = e ? e.getComputedStyle(b, null) : b.currentStyle;
-                k -= b.scrollTop;
-                n -= b.scrollLeft;
-                if (b === d) {
-                    k += b.offsetTop;
-                    n += b.offsetLeft;
-                    if (c.offset.doesNotAddBorder && !(c.offset.doesAddBorderForTableAndCells && /^t(able|d|h)$/i.test(b.nodeName))) {
-                        k += parseFloat(j.borderTopWidth) || 0;
-                        n += parseFloat(j.borderLeftWidth) || 0
-                    }
-                    f = d;
-                    d = b.offsetParent
-                }
-                if (c.offset.subtractsBorderForOverflowNotVisible && j.overflow !== "visible") {
-                    k += parseFloat(j.borderTopWidth) || 0;
-                    n += parseFloat(j.borderLeftWidth) || 0
-                }
-                f = j
-            }
-            if (f.position === "relative" || f.position === "static") {
-                k += o.offsetTop;
-                n += o.offsetLeft
-            }
-            if (c.offset.supportsFixedPosition &&
-                f.position === "fixed") {
-                k += Math.max(i.scrollTop, o.scrollTop);
-                n += Math.max(i.scrollLeft, o.scrollLeft)
-            }
-            return {
-                top: k,
-                left: n
-            }
-        };
-    c.offset = {
-        initialize: function() {
-            var a = s.body,
-                b = s.createElement("div"),
-                d, f, e, j = parseFloat(c.curCSS(a, "marginTop", true)) || 0;
-            c.extend(b.style, {
-                position: "absolute",
-                top: 0,
-                left: 0,
-                margin: 0,
-                border: 0,
-                width: "1px",
-                height: "1px",
-                visibility: "hidden"
+    var cd = a.document.documentElement;
+
+    function dd(a) {
+        return m.isWindow(a) ? a : 9 === a.nodeType ? a.defaultView || a.parentWindow : !1
+    }
+    m.offset = {
+        setOffset: function(a, b, c) {
+            var d, e, f, g, h, i, j, k = m.css(a, "position"),
+                l = m(a),
+                n = {};
+            "static" === k && (a.style.position = "relative"), h = l.offset(), f = m.css(a, "top"), i = m.css(a, "left"), j = ("absolute" === k || "fixed" === k) && m.inArray("auto", [f, i]) > -1, j ? (d = l.position(), g = d.top, e = d.left) : (g = parseFloat(f) || 0, e = parseFloat(i) || 0), m.isFunction(b) && (b = b.call(a, c, h)), null != b.top && (n.top = b.top - h.top + g), null != b.left && (n.left = b.left - h.left + e), "using" in b ? b.using.call(a, n) : l.css(n)
+        }
+    }, m.fn.extend({
+        offset: function(a) {
+            if (arguments.length) return void 0 === a ? this : this.each(function(b) {
+                m.offset.setOffset(this, a, b)
             });
-            b.innerHTML = "<div style='position:absolute;top:0;left:0;margin:0;border:5px solid #000;padding:0;width:1px;height:1px;'><div></div></div><table style='position:absolute;top:0;left:0;margin:0;border:5px solid #000;padding:0;width:1px;height:1px;' cellpadding='0' cellspacing='0'><tr><td></td></tr></table>";
-            a.insertBefore(b, a.firstChild);
-            d = b.firstChild;
-            f = d.firstChild;
-            e = d.nextSibling.firstChild.firstChild;
-            this.doesNotAddBorder = f.offsetTop !== 5;
-            this.doesAddBorderForTableAndCells = e.offsetTop === 5;
-            f.style.position = "fixed";
-            f.style.top = "20px";
-            this.supportsFixedPosition = f.offsetTop === 20 || f.offsetTop === 15;
-            f.style.position = f.style.top = "";
-            d.style.overflow = "hidden";
-            d.style.position = "relative";
-            this.subtractsBorderForOverflowNotVisible = f.offsetTop === -5;
-            this.doesNotIncludeMarginInBodyOffset = a.offsetTop !== j;
-            a.removeChild(b);
-            c.offset.initialize = c.noop
-        },
-        bodyOffset: function(a) {
-            var b = a.offsetTop,
-                d = a.offsetLeft;
-            c.offset.initialize();
-            if (c.offset.doesNotIncludeMarginInBodyOffset) {
-                b += parseFloat(c.curCSS(a, "marginTop", true)) || 0;
-                d += parseFloat(c.curCSS(a, "marginLeft", true)) || 0
-            }
-            return {
-                top: b,
-                left: d
-            }
-        },
-        setOffset: function(a, b, d) {
-            if (/static/.test(c.curCSS(a, "position"))) a.style.position = "relative";
-            var f = c(a),
-                e = f.offset(),
-                j = parseInt(c.curCSS(a, "top", true), 10) || 0,
-                i = parseInt(c.curCSS(a, "left", true), 10) || 0;
-            if (c.isFunction(b)) b = b.call(a,
-                d, e);
-            d = {
-                top: b.top - e.top + j,
-                left: b.left - e.left + i
-            };
-            "using" in b ? b.using.call(a, d) : f.css(d)
-        }
-    };
-    c.fn.extend({
-        position: function() {
-            if (!this[0]) return null;
-            var a = this[0],
-                b = this.offsetParent(),
-                d = this.offset(),
-                f = /^body|html$/i.test(b[0].nodeName) ? {
+            var b, c, d = {
                     top: 0,
                     left: 0
-                } : b.offset();
-            d.top -= parseFloat(c.curCSS(a, "marginTop", true)) || 0;
-            d.left -= parseFloat(c.curCSS(a, "marginLeft", true)) || 0;
-            f.top += parseFloat(c.curCSS(b[0], "borderTopWidth", true)) || 0;
-            f.left += parseFloat(c.curCSS(b[0], "borderLeftWidth", true)) || 0;
-            return {
-                top: d.top -
-                    f.top,
-                left: d.left - f.left
+                },
+                e = this[0],
+                f = e && e.ownerDocument;
+            if (f) return b = f.documentElement, m.contains(b, e) ? (typeof e.getBoundingClientRect !== K && (d = e.getBoundingClientRect()), c = dd(f), {
+                top: d.top + (c.pageYOffset || b.scrollTop) - (b.clientTop || 0),
+                left: d.left + (c.pageXOffset || b.scrollLeft) - (b.clientLeft || 0)
+            }) : d
+        },
+        position: function() {
+            if (this[0]) {
+                var a, b, c = {
+                        top: 0,
+                        left: 0
+                    },
+                    d = this[0];
+                return "fixed" === m.css(d, "position") ? b = d.getBoundingClientRect() : (a = this.offsetParent(), b = this.offset(), m.nodeName(a[0], "html") || (c = a.offset()), c.top += m.css(a[0], "borderTopWidth", !0), c.left += m.css(a[0], "borderLeftWidth", !0)), {
+                    top: b.top - c.top - m.css(d, "marginTop", !0),
+                    left: b.left - c.left - m.css(d, "marginLeft", !0)
+                }
             }
         },
         offsetParent: function() {
             return this.map(function() {
-                for (var a = this.offsetParent || s.body; a && !/^body|html$/i.test(a.nodeName) && c.css(a, "position") === "static";) a = a.offsetParent;
-                return a
+                var a = this.offsetParent || cd;
+                while (a && !m.nodeName(a, "html") && "static" === m.css(a, "position")) a = a.offsetParent;
+                return a || cd
             })
         }
-    });
-    c.each(["Left", "Top"], function(a, b) {
-        var d = "scroll" + b;
-        c.fn[d] = function(f) {
-            var e = this[0],
-                j;
-            if (!e) return null;
-            if (f !== w) return this.each(function() {
-                if (j = wa(this)) j.scrollTo(!a ? f : c(j).scrollLeft(), a ? f : c(j).scrollTop());
-                else this[d] = f
-            });
-            else return (j = wa(e)) ? "pageXOffset" in j ? j[a ? "pageYOffset" :
-                "pageXOffset"] : c.support.boxModel && j.document.documentElement[d] || j.document.body[d] : e[d]
-        }
-    });
-    c.each(["Height", "Width"], function(a, b) {
-        var d = b.toLowerCase();
-        c.fn["inner" + b] = function() {
-            return this[0] ? c.css(this[0], d, false, "padding") : null
-        };
-        c.fn["outer" + b] = function(f) {
-            return this[0] ? c.css(this[0], d, false, f ? "margin" : "border") : null
-        };
-        c.fn[d] = function(f) {
-            var e = this[0];
-            if (!e) return f == null ? null : this;
-            if (c.isFunction(f)) return this.each(function(j) {
-                var i = c(this);
-                i[d](f.call(this, j, i[d]()))
-            });
-            return "scrollTo" in
-                e && e.document ? e.document.compatMode === "CSS1Compat" && e.document.documentElement["client" + b] || e.document.body["client" + b] : e.nodeType === 9 ? Math.max(e.documentElement["client" + b], e.body["scroll" + b], e.documentElement["scroll" + b], e.body["offset" + b], e.documentElement["offset" + b]) : f === w ? c.css(e, d) : this.css(d, typeof f === "string" ? f : f + "px")
-        }
-    });
-    A.jQuery = A.$ = c
-})(window);
+    }), m.each({
+        scrollLeft: "pageXOffset",
+        scrollTop: "pageYOffset"
+    }, function(a, b) {
+        var c = /Y/.test(b);
+        m.fn[a] = function(d) {
+            return V(this, function(a, d, e) {
+                var f = dd(a);
+                return void 0 === e ? f ? b in f ? f[b] : f.document.documentElement[d] : a[d] : void(f ? f.scrollTo(c ? m(f).scrollLeft() : e, c ? e : m(f).scrollTop()) : a[d] = e)
+            }, a, d, arguments.length, null)
+        }
+    }), m.each(["top", "left"], function(a, b) {
+        m.cssHooks[b] = Lb(k.pixelPosition, function(a, c) {
+            return c ? (c = Jb(a, b), Hb.test(c) ? m(a).position()[b] + "px" : c) : void 0
+        })
+    }), m.each({
+        Height: "height",
+        Width: "width"
+    }, function(a, b) {
+        m.each({
+            padding: "inner" + a,
+            content: b,
+            "": "outer" + a
+        }, function(c, d) {
+            m.fn[d] = function(d, e) {
+                var f = arguments.length && (c || "boolean" != typeof d),
+                    g = c || (d === !0 || e === !0 ? "margin" : "border");
+                return V(this, function(b, c, d) {
+                    var e;
+                    return m.isWindow(b) ? b.document.documentElement["client" + a] : 9 === b.nodeType ? (e = b.documentElement, Math.max(b.body["scroll" + a], e["scroll" + a], b.body["offset" + a], e["offset" + a], e["client" + a])) : void 0 === d ? m.css(b, c, g) : m.style(b, c, d, g)
+                }, b, f ? d : void 0, f, null)
+            }
+        })
+    }), m.fn.size = function() {
+        return this.length
+    }, m.fn.andSelf = m.fn.addBack, "function" == typeof define && define.amd && define("jquery", [], function() {
+        return m
+    });
+    var ed = a.jQuery,
+        fd = a.$;
+    return m.noConflict = function(b) {
+        return a.$ === m && (a.$ = fd), b && a.jQuery === m && (a.jQuery = ed), m
+    }, typeof b === K && (a.jQuery = a.$ = m), m
+});
```

### Comparing `myhdl-0.8.1/doc/build/html/_static/ajax-loader.gif` & `myhdl-0.9.0/doc/build/html/_static/ajax-loader.gif`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/doctools.js` & `myhdl-0.9.0/doc/build/html/_static/doctools.js`

 * *Files 11% similar despite different names*

#### js-beautify {}

```diff
@@ -1,14 +1,14 @@
 /*
  * doctools.js
  * ~~~~~~~~~~~
  *
  * Sphinx JavaScript utilities for all documentation.
  *
- * :copyright: Copyright 2007-2011 by the Sphinx team, see AUTHORS.
+ * :copyright: Copyright 2007-2015 by the Sphinx team, see AUTHORS.
  * :license: BSD, see LICENSE for details.
  *
  */
 
 /**
  * select a different prefix for underscore
  */
@@ -28,15 +28,15 @@
  */
 
 /**
  * small helper function to urldecode strings
  */
 jQuery.urldecode = function(x) {
     return decodeURIComponent(x).replace(/\+/g, ' ');
-}
+};
 
 /**
  * small helper function to urlencode strings
  */
 jQuery.urlencode = encodeURIComponent;
 
 /**
@@ -58,26 +58,14 @@
         else
             result[key] = [value];
     }
     return result;
 };
 
 /**
- * small function to check if an array contains
- * a given item.
- */
-jQuery.contains = function(arr, item) {
-    for (var i = 0; i < arr.length; i++) {
-        if (arr[i] == item)
-            return true;
-    }
-    return false;
-};
-
-/**
  * highlight a given string on a jquery object by wrapping it in
  * span elements with the given class name.
  */
 jQuery.fn.highlightText = function(text, className) {
     function highlight(node) {
         if (node.nodeType == 3) {
             var val = node.nodeValue;
@@ -98,14 +86,37 @@
         }
     }
     return this.each(function() {
         highlight(this);
     });
 };
 
+/*
+ * backward compatibility for jQuery.browser
+ * This will be supported until firefox bug is fixed.
+ */
+if (!jQuery.browser) {
+    jQuery.uaMatch = function(ua) {
+        ua = ua.toLowerCase();
+
+        var match = /(chrome)[ \/]([\w.]+)/.exec(ua) ||
+            /(webkit)[ \/]([\w.]+)/.exec(ua) ||
+            /(opera)(?:.*version|)[ \/]([\w.]+)/.exec(ua) ||
+            /(msie) ([\w.]+)/.exec(ua) ||
+            ua.indexOf("compatible") < 0 && /(mozilla)(?:.*? rv:([\w.]+)|)/.exec(ua) || [];
+
+        return {
+            browser: match[1] || "",
+            version: match[2] || "0"
+        };
+    };
+    jQuery.browser = {};
+    jQuery.browser[jQuery.uaMatch(navigator.userAgent).browser] = true;
+}
+
 /**
  * Small JavaScript module for the documentation.
  */
 var Documentation = {
 
     init: function() {
         this.fixFirefoxAnchorBug();
@@ -161,30 +172,34 @@
             attr('title', _('Permalink to this definition')).
             appendTo(this);
         });
     },
 
     /**
      * workaround a firefox stupidity
+     * see: https://bugzilla.mozilla.org/show_bug.cgi?id=645075
      */
     fixFirefoxAnchorBug: function() {
-        if (document.location.hash && $.browser.mozilla)
+        if (document.location.hash)
             window.setTimeout(function() {
                 document.location.href += '';
             }, 10);
     },
 
     /**
      * highlight the search words provided in the url in the text
      */
     highlightSearchWords: function() {
         var params = $.getQueryParameters();
         var terms = (params.highlight) ? params.highlight[0].split(/\s+/) : [];
         if (terms.length) {
             var body = $('div.body');
+            if (!body.length) {
+                body = $('body');
+            }
             window.setTimeout(function() {
                 $.each(terms, function() {
                     body.highlightText(this.toLowerCase(), 'highlighted');
                 });
             }, 10);
             $('<p class="highlight-link"><a href="javascript:Documentation.' +
                     'hideSearchWords()">' + _('Hide Search Matches') + '</a></p>')
```

### Comparing `myhdl-0.8.1/doc/build/html/_static/searchtools.js` & `myhdl-0.9.0/doc/build/html/_static/searchtools.js`

 * *Files 7% similar despite different names*

#### js-beautify {}

```diff
@@ -1,45 +1,18 @@
 /*
  * searchtools.js_t
  * ~~~~~~~~~~~~~~~~
  *
  * Sphinx JavaScript utilties for the full-text search.
  *
- * :copyright: Copyright 2007-2011 by the Sphinx team, see AUTHORS.
+ * :copyright: Copyright 2007-2015 by the Sphinx team, see AUTHORS.
  * :license: BSD, see LICENSE for details.
  *
  */
 
-/**
- * helper function to return a node containing the
- * search summary for a given text. keywords is a list
- * of stemmed words, hlwords is the list of normal, unstemmed
- * words. the first one is used to find the occurance, the
- * latter for highlighting it.
- */
-
-jQuery.makeSearchSummary = function(text, keywords, hlwords) {
-    var textLower = text.toLowerCase();
-    var start = 0;
-    $.each(keywords, function() {
-        var i = textLower.indexOf(this.toLowerCase());
-        if (i > -1)
-            start = i;
-    });
-    start = Math.max(start - 120, 0);
-    var excerpt = ((start > 0) ? '...' : '') +
-        $.trim(text.substr(start, 240)) +
-        ((start + 240 - text.length) ? '...' : '');
-    var rv = $('<div class="context"></div>').text(excerpt);
-    $.each(hlwords, function() {
-        rv = rv.highlightText(this, 'highlighted');
-    });
-    return rv;
-}
-
 
 /**
  * Porter Stemmer
  */
 var Stemmer = function() {
 
     var step2list = {
@@ -213,14 +186,48 @@
         if (firstch == "y")
             w = firstch.toLowerCase() + w.substr(1);
         return w;
     }
 }
 
 
+
+/**
+ * Simple result scoring code.
+ */
+var Scorer = {
+    // Implement the following function to further tweak the score for each result
+    // The function takes a result array [filename, title, anchor, descr, score]
+    // and returns the new score.
+    /*
+    score: function(result) {
+      return result[4];
+    },
+    */
+
+    // query matches the full name of an object
+    objNameMatch: 11,
+    // or matches in the last dotted part of the object name
+    objPartialMatch: 6,
+    // Additive scores depending on the priority of the object
+    objPrio: {
+        0: 15, // used to be importantResults
+        1: 5, // used to be objectResults
+        2: -5
+    }, // used to be unimportantResults
+    //  Used when the priority is not in the mapping.
+    objPrioDefault: 0,
+
+    // query found in title
+    title: 15,
+    // query found in terms
+    term: 5
+};
+
+
 /**
  * Search Module
  */
 var Search = {
 
     _index: null,
     _queued_query: null,
@@ -236,17 +243,21 @@
     },
 
     loadIndex: function(url) {
         $.ajax({
             type: "GET",
             url: url,
             data: null,
-            success: null,
             dataType: "script",
-            cache: true
+            cache: true,
+            complete: function(jqxhr, textstatus) {
+                if (textstatus != "success") {
+                    document.getElementById("searchindexloader").src = url;
+                }
+            }
         });
     },
 
     setIndex: function(index) {
         var q;
         this._index = index;
         if ((q = this._queued_query) !== null) {
@@ -268,27 +279,28 @@
     },
 
     startPulse: function() {
         if (this._pulse_status >= 0)
             return;
 
         function pulse() {
+            var i;
             Search._pulse_status = (Search._pulse_status + 1) % 4;
             var dotString = '';
-            for (var i = 0; i < Search._pulse_status; i++)
+            for (i = 0; i < Search._pulse_status; i++)
                 dotString += '.';
             Search.dots.text(dotString);
             if (Search._pulse_status > -1)
                 window.setTimeout(pulse, 500);
-        };
+        }
         pulse();
     },
 
     /**
-     * perform a search for something
+     * perform a search for something (or wait until index is loaded)
      */
     performSearch: function(query) {
         // create the required interface elements
         this.out = $('#search-results');
         this.title = $('<h2>' + _('Searching') + '</h2>').appendTo(this.out);
         this.dots = $('<span></span>').appendTo(this.title);
         this.status = $('<p style="display: none"></p>').appendTo(this.out);
@@ -300,148 +312,115 @@
         // index already loaded, the browser was quick!
         if (this.hasIndex())
             this.query(query);
         else
             this.deferQuery(query);
     },
 
+    /**
+     * execute search (requires search index to be loaded)
+     */
     query: function(query) {
-        var stopwords = ["and", "then", "into", "it", "as", "are", "in", "if", "for", "no", "there", "their", "was", "is", "be", "to", "that", "but", "they", "not", "such", "with", "by", "a", "on", "these", "of", "will", "this", "near", "the", "or", "at"];
+        var i;
+        var stopwords = ["a", "and", "are", "as", "at", "be", "but", "by", "for", "if", "in", "into", "is", "it", "near", "no", "not", "of", "on", "or", "such", "that", "the", "their", "then", "there", "these", "they", "this", "to", "was", "will", "with"];
 
-        // Stem the searchterms and add them to the correct list
+        // stem the searchterms and add them to the correct list
         var stemmer = new Stemmer();
         var searchterms = [];
         var excluded = [];
         var hlterms = [];
         var tmp = query.split(/\s+/);
         var objectterms = [];
-        for (var i = 0; i < tmp.length; i++) {
-            if (tmp[i] != "") {
+        for (i = 0; i < tmp.length; i++) {
+            if (tmp[i] !== "") {
                 objectterms.push(tmp[i].toLowerCase());
             }
 
-            if ($u.indexOf(stopwords, tmp[i]) != -1 || tmp[i].match(/^\d+$/) ||
-                tmp[i] == "") {
+            if ($u.indexOf(stopwords, tmp[i].toLowerCase()) != -1 || tmp[i].match(/^\d+$/) ||
+                tmp[i] === "") {
                 // skip this "word"
                 continue;
             }
             // stem the word
-            var word = stemmer.stemWord(tmp[i]).toLowerCase();
+            var word = stemmer.stemWord(tmp[i].toLowerCase());
+            var toAppend;
             // select the correct list
             if (word[0] == '-') {
-                var toAppend = excluded;
+                toAppend = excluded;
                 word = word.substr(1);
             } else {
-                var toAppend = searchterms;
+                toAppend = searchterms;
                 hlterms.push(tmp[i].toLowerCase());
             }
             // only add if not already in the list
-            if (!$.contains(toAppend, word))
+            if (!$u.contains(toAppend, word))
                 toAppend.push(word);
-        };
+        }
         var highlightstring = '?highlight=' + $.urlencode(hlterms.join(" "));
 
         // console.debug('SEARCH: searching for:');
         // console.info('required: ', searchterms);
         // console.info('excluded: ', excluded);
 
         // prepare search
-        var filenames = this._index.filenames;
-        var titles = this._index.titles;
         var terms = this._index.terms;
-        var fileMap = {};
-        var files = null;
-        // different result priorities
-        var importantResults = [];
-        var objectResults = [];
-        var regularResults = [];
-        var unimportantResults = [];
+        var titleterms = this._index.titleterms;
+
+        // array of [filename, title, anchor, descr, score]
+        var results = [];
         $('#search-progress').empty();
 
         // lookup as object
-        for (var i = 0; i < objectterms.length; i++) {
+        for (i = 0; i < objectterms.length; i++) {
             var others = [].concat(objectterms.slice(0, i),
-                objectterms.slice(i + 1, objectterms.length))
-            var results = this.performObjectSearch(objectterms[i], others);
-            // Assume first word is most likely to be the object,
-            // other words more likely to be in description.
-            // Therefore put matches for earlier words first.
-            // (Results are eventually used in reverse order).
-            objectResults = results[0].concat(objectResults);
-            importantResults = results[1].concat(importantResults);
-            unimportantResults = results[2].concat(unimportantResults);
+                objectterms.slice(i + 1, objectterms.length));
+            results = results.concat(this.performObjectSearch(objectterms[i], others));
         }
 
-        // perform the search on the required terms
-        for (var i = 0; i < searchterms.length; i++) {
-            var word = searchterms[i];
-            // no match but word was a required one
-            if ((files = terms[word]) == null)
-                break;
-            if (files.length == undefined) {
-                files = [files];
-            }
-            // create the mapping
-            for (var j = 0; j < files.length; j++) {
-                var file = files[j];
-                if (file in fileMap)
-                    fileMap[file].push(word);
-                else
-                    fileMap[file] = [word];
-            }
-        }
-
-        // now check if the files don't contain excluded terms
-        for (var file in fileMap) {
-            var valid = true;
-
-            // check if all requirements are matched
-            if (fileMap[file].length != searchterms.length)
-                continue;
-
-            // ensure that none of the excluded terms is in the
-            // search result.
-            for (var i = 0; i < excluded.length; i++) {
-                if (terms[excluded[i]] == file ||
-                    $.contains(terms[excluded[i]] || [], file)) {
-                    valid = false;
-                    break;
-                }
+        // lookup as search terms in fulltext
+        results = results.concat(this.performTermsSearch(searchterms, excluded, terms, Scorer.term))
+            .concat(this.performTermsSearch(searchterms, excluded, titleterms, Scorer.title));
+
+        // let the scorer override scores with a custom scoring function
+        if (Scorer.score) {
+            for (i = 0; i < results.length; i++)
+                results[i][4] = Scorer.score(results[i]);
+        }
+
+        // now sort the results by score (in opposite order of appearance, since the
+        // display function below uses pop() to retrieve items) and then
+        // alphabetically
+        results.sort(function(a, b) {
+            var left = a[4];
+            var right = b[4];
+            if (left > right) {
+                return 1;
+            } else if (left < right) {
+                return -1;
+            } else {
+                // same score: sort alphabetically
+                left = a[1].toLowerCase();
+                right = b[1].toLowerCase();
+                return (left > right) ? -1 : ((left < right) ? 1 : 0);
             }
-
-            // if we have still a valid result we can add it
-            // to the result list
-            if (valid)
-                regularResults.push([filenames[file], titles[file], '', null]);
-        }
-
-        // delete unused variables in order to not waste
-        // memory until list is retrieved completely
-        delete filenames, titles, terms;
-
-        // now sort the regular results descending by title
-        regularResults.sort(function(a, b) {
-            var left = a[1].toLowerCase();
-            var right = b[1].toLowerCase();
-            return (left > right) ? -1 : ((left < right) ? 1 : 0);
         });
 
-        // combine all results
-        var results = unimportantResults.concat(regularResults)
-            .concat(objectResults).concat(importantResults);
+        // for debugging
+        //Search.lastresults = results.slice();  // a copy
+        //console.info('search results:', Search.lastresults);
 
         // print the results
         var resultCount = results.length;
 
         function displayNextItem() {
             // results left, load the summary and display it
             if (results.length) {
                 var item = results.pop();
                 var listItem = $('<li style="display:none"></li>');
-                if (DOCUMENTATION_OPTIONS.FILE_SUFFIX == '') {
+                if (DOCUMENTATION_OPTIONS.FILE_SUFFIX === '') {
                     // dirhtml builder
                     var dirname = item[0] + '/';
                     if (dirname.match(/\/index\/$/)) {
                         dirname = dirname.substring(0, dirname.length - 6);
                     } else if (dirname == 'index/') {
                         dirname = '';
                     }
@@ -457,25 +436,28 @@
                 if (item[3]) {
                     listItem.append($('<span> (' + item[3] + ')</span>'));
                     Search.output.append(listItem);
                     listItem.slideDown(5, function() {
                         displayNextItem();
                     });
                 } else if (DOCUMENTATION_OPTIONS.HAS_SOURCE) {
-                    $.get(DOCUMENTATION_OPTIONS.URL_ROOT + '_sources/' +
-                        item[0] + '.txt',
-                        function(data) {
-                            if (data != '') {
-                                listItem.append($.makeSearchSummary(data, searchterms, hlterms));
-                                Search.output.append(listItem);
+                    $.ajax({
+                        url: DOCUMENTATION_OPTIONS.URL_ROOT + '_sources/' + item[0] + '.txt',
+                        dataType: "text",
+                        complete: function(jqxhr, textstatus) {
+                            var data = jqxhr.responseText;
+                            if (data !== '' && data !== undefined) {
+                                listItem.append(Search.makeSearchSummary(data, searchterms, hlterms));
                             }
+                            Search.output.append(listItem);
                             listItem.slideDown(5, function() {
                                 displayNextItem();
                             });
-                        }, "text");
+                        }
+                    });
                 } else {
                     // no source available, just display title
                     Search.output.append(listItem);
                     listItem.slideDown(5, function() {
                         displayNextItem();
                     });
                 }
@@ -490,82 +472,158 @@
                     Search.status.text(_('Search finished, found %s page(s) matching the search query.').replace('%s', resultCount));
                 Search.status.fadeIn(500);
             }
         }
         displayNextItem();
     },
 
+    /**
+     * search for object names
+     */
     performObjectSearch: function(object, otherterms) {
         var filenames = this._index.filenames;
         var objects = this._index.objects;
         var objnames = this._index.objnames;
         var titles = this._index.titles;
 
-        var importantResults = [];
-        var objectResults = [];
-        var unimportantResults = [];
+        var i;
+        var results = [];
 
         for (var prefix in objects) {
             for (var name in objects[prefix]) {
                 var fullname = (prefix ? prefix + '.' : '') + name;
                 if (fullname.toLowerCase().indexOf(object) > -1) {
+                    var score = 0;
+                    var parts = fullname.split('.');
+                    // check for different match types: exact matches of full name or
+                    // "last name" (i.e. last dotted part)
+                    if (fullname == object || parts[parts.length - 1] == object) {
+                        score += Scorer.objNameMatch;
+                        // matches in last name
+                    } else if (parts[parts.length - 1].indexOf(object) > -1) {
+                        score += Scorer.objPartialMatch;
+                    }
                     var match = objects[prefix][name];
                     var objname = objnames[match[1]][2];
                     var title = titles[match[0]];
                     // If more than one term searched for, we require other words to be
                     // found in the name/title/description
                     if (otherterms.length > 0) {
                         var haystack = (prefix + ' ' + name + ' ' +
                             objname + ' ' + title).toLowerCase();
                         var allfound = true;
-                        for (var i = 0; i < otherterms.length; i++) {
+                        for (i = 0; i < otherterms.length; i++) {
                             if (haystack.indexOf(otherterms[i]) == -1) {
                                 allfound = false;
                                 break;
                             }
                         }
                         if (!allfound) {
                             continue;
                         }
                     }
                     var descr = objname + _(', in ') + title;
-                    anchor = match[3];
-                    if (anchor == '')
+
+                    var anchor = match[3];
+                    if (anchor === '')
                         anchor = fullname;
                     else if (anchor == '-')
                         anchor = objnames[match[1]][1] + '-' + fullname;
-                    result = [filenames[match[0]], fullname, '#' + anchor, descr];
-                    switch (match[2]) {
-                        case 1:
-                            objectResults.push(result);
-                            break;
-                        case 0:
-                            importantResults.push(result);
-                            break;
-                        case 2:
-                            unimportantResults.push(result);
-                            break;
+                    // add custom score for some objects according to scorer
+                    if (Scorer.objPrio.hasOwnProperty(match[2])) {
+                        score += Scorer.objPrio[match[2]];
+                    } else {
+                        score += Scorer.objPrioDefault;
                     }
+                    results.push([filenames[match[0]], fullname, '#' + anchor, descr, score]);
                 }
             }
         }
 
-        // sort results descending
-        objectResults.sort(function(a, b) {
-            return (a[1] > b[1]) ? -1 : ((a[1] < b[1]) ? 1 : 0);
-        });
+        return results;
+    },
 
-        importantResults.sort(function(a, b) {
-            return (a[1] > b[1]) ? -1 : ((a[1] < b[1]) ? 1 : 0);
-        });
+    /**
+     * search for full-text terms in the index
+     */
+    performTermsSearch: function(searchterms, excluded, terms, score) {
+        var filenames = this._index.filenames;
+        var titles = this._index.titles;
 
-        unimportantResults.sort(function(a, b) {
-            return (a[1] > b[1]) ? -1 : ((a[1] < b[1]) ? 1 : 0);
-        });
+        var i, j, file, files;
+        var fileMap = {};
+        var results = [];
 
-        return [importantResults, objectResults, unimportantResults]
+        // perform the search on the required terms
+        for (i = 0; i < searchterms.length; i++) {
+            var word = searchterms[i];
+            // no match but word was a required one
+            if ((files = terms[word]) === undefined)
+                break;
+            if (files.length === undefined) {
+                files = [files];
+            }
+            // create the mapping
+            for (j = 0; j < files.length; j++) {
+                file = files[j];
+                if (file in fileMap)
+                    fileMap[file].push(word);
+                else
+                    fileMap[file] = [word];
+            }
+        }
+
+        // now check if the files don't contain excluded terms
+        for (file in fileMap) {
+            var valid = true;
+
+            // check if all requirements are matched
+            if (fileMap[file].length != searchterms.length)
+                continue;
+
+            // ensure that none of the excluded terms is in the search result
+            for (i = 0; i < excluded.length; i++) {
+                if (terms[excluded[i]] == file ||
+                    $u.contains(terms[excluded[i]] || [], file)) {
+                    valid = false;
+                    break;
+                }
+            }
+
+            // if we have still a valid result we can add it to the result list
+            if (valid) {
+                results.push([filenames[file], titles[file], '', null, score]);
+            }
+        }
+        return results;
+    },
+
+    /**
+     * helper function to return a node containing the
+     * search summary for a given text. keywords is a list
+     * of stemmed words, hlwords is the list of normal, unstemmed
+     * words. the first one is used to find the occurance, the
+     * latter for highlighting it.
+     */
+    makeSearchSummary: function(text, keywords, hlwords) {
+        var textLower = text.toLowerCase();
+        var start = 0;
+        $.each(keywords, function() {
+            var i = textLower.indexOf(this.toLowerCase());
+            if (i > -1)
+                start = i;
+        });
+        start = Math.max(start - 120, 0);
+        var excerpt = ((start > 0) ? '...' : '') +
+            $.trim(text.substr(start, 240)) +
+            ((start + 240 - text.length) ? '...' : '');
+        var rv = $('<div class="context"></div>').text(excerpt);
+        $.each(hlwords, function() {
+            rv = rv.highlightText(this, 'highlighted');
+        });
+        return rv;
     }
-}
+};
 
 $(document).ready(function() {
     Search.init();
 });
```

### Comparing `myhdl-0.8.1/doc/build/html/_static/default.css` & `myhdl-0.9.0/doc/build/html/_static/default.css`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/websupport.js` & `myhdl-0.9.0/doc/build/html/_static/websupport.js`

 * *Files 3% similar despite different names*

#### js-beautify {}

```diff
@@ -1,14 +1,14 @@
 /*
  * websupport.js
  * ~~~~~~~~~~~~~
  *
  * sphinx.websupport utilties for all documentation.
  *
- * :copyright: Copyright 2007-2011 by the Sphinx team, see AUTHORS.
+ * :copyright: Copyright 2007-2015 by the Sphinx team, see AUTHORS.
  * :license: BSD, see LICENSE for details.
  *
  */
 
 (function($) {
     $.fn.autogrow = function() {
         return this.each(function() {
@@ -46,59 +46,59 @@
 
     function init() {
         initEvents();
         initComparator();
     }
 
     function initEvents() {
-        $('a.comment-close').live("click", function(event) {
+        $(document).on("click", 'a.comment-close', function(event) {
             event.preventDefault();
             hide($(this).attr('id').substring(2));
         });
-        $('a.vote').live("click", function(event) {
+        $(document).on("click", 'a.vote', function(event) {
             event.preventDefault();
             handleVote($(this));
         });
-        $('a.reply').live("click", function(event) {
+        $(document).on("click", 'a.reply', function(event) {
             event.preventDefault();
             openReply($(this).attr('id').substring(2));
         });
-        $('a.close-reply').live("click", function(event) {
+        $(document).on("click", 'a.close-reply', function(event) {
             event.preventDefault();
             closeReply($(this).attr('id').substring(2));
         });
-        $('a.sort-option').live("click", function(event) {
+        $(document).on("click", 'a.sort-option', function(event) {
             event.preventDefault();
             handleReSort($(this));
         });
-        $('a.show-proposal').live("click", function(event) {
+        $(document).on("click", 'a.show-proposal', function(event) {
             event.preventDefault();
             showProposal($(this).attr('id').substring(2));
         });
-        $('a.hide-proposal').live("click", function(event) {
+        $(document).on("click", 'a.hide-proposal', function(event) {
             event.preventDefault();
             hideProposal($(this).attr('id').substring(2));
         });
-        $('a.show-propose-change').live("click", function(event) {
+        $(document).on("click", 'a.show-propose-change', function(event) {
             event.preventDefault();
             showProposeChange($(this).attr('id').substring(2));
         });
-        $('a.hide-propose-change').live("click", function(event) {
+        $(document).on("click", 'a.hide-propose-change', function(event) {
             event.preventDefault();
             hideProposeChange($(this).attr('id').substring(2));
         });
-        $('a.accept-comment').live("click", function(event) {
+        $(document).on("click", 'a.accept-comment', function(event) {
             event.preventDefault();
             acceptComment($(this).attr('id').substring(2));
         });
-        $('a.delete-comment').live("click", function(event) {
+        $(document).on("click", 'a.delete-comment', function(event) {
             event.preventDefault();
             deleteComment($(this).attr('id').substring(2));
         });
-        $('a.comment-markup').live("click", function(event) {
+        $(document).on("click", 'a.comment-markup', function(event) {
             event.preventDefault();
             toggleCommentMarkupBox($(this).attr('id').substring(2));
         });
     }
 
     /**
      * Set comp, which is a comparator function used for sorting and
@@ -716,16 +716,16 @@
         loading comments... <img src="<%loadingImage%>" alt="" /></div>\
       <ul id="cl<%id%>" class="comment-ul"></ul>\
       <div id="ca<%id%>">\
       <p class="add-a-comment">Add a comment\
         (<a href="#" class="comment-markup" id="ab<%id%>">markup</a>):</p>\
       <div class="comment-markup-box" id="mb<%id%>">\
         reStructured text markup: <i>*emph*</i>, <b>**strong**</b>, \
-        <tt>``code``</tt>, \
-        code blocks: <tt>::</tt> and an indented block after blank line</div>\
+        <code>``code``</code>, \
+        code blocks: <code>::</code> and an indented block after blank line</div>\
       <form method="post" id="cf<%id%>" class="comment-form" action="">\
         <textarea name="comment" cols="80"></textarea>\
         <p class="propose-button">\
           <a href="#" id="pc<%id%>" class="show-propose-change">\
             Propose a change &#9657;\
           </a>\
           <a href="#" id="hc<%id%>" class="hide-propose-change">\
```

### Comparing `myhdl-0.8.1/doc/build/html/_static/myhdl_logo_header.png` & `myhdl-0.9.0/doc/build/html/_static/myhdl_logo_header.png`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/comment-bright.png` & `myhdl-0.9.0/doc/build/html/_static/comment-bright.png`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/sphinxdoc.css` & `myhdl-0.9.0/doc/build/html/_static/sphinxdoc.css`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_static/comment-close.png` & `myhdl-0.9.0/doc/build/html/_static/comment-close.png`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/whatsnew/0.8.html` & `myhdl-0.9.0/doc/build/html/whatsnew/0.8.html`

 * *Files 11% similar despite different names*

```diff
@@ -1,76 +1,63 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>What’s new in MyHDL 0.8 &mdash; MyHDL 0.8 documentation</title>
+    <title>What’s new in MyHDL 0.8 &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="next" title="What’s new in MyHDL 0.7" href="0.7.html" />
-    <link rel="prev" title="Reference" href="../manual/reference.html" /> 
+    <link rel="prev" title="Python 3 Support" href="../python3.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="0.7.html" title="What’s new in MyHDL 0.7"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="../manual/reference.html" title="Reference"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">What&#8217;s new in MyHDL 0.8</a><ul>
 <li><a class="reference internal" href="#modular-bit-vector-types">Modular bit vector types</a><ul>
 <li><a class="reference internal" href="#rationale">Rationale</a></li>
 <li><a class="reference internal" href="#solution">Solution</a></li>
 <li><a class="reference internal" href="#implementation">Implementation</a></li>
 <li><a class="reference internal" href="#interface">Interface</a></li>
 <li><a class="reference internal" href="#conversion">Conversion</a></li>
 <li><a class="reference internal" href="#see-also">See also</a></li>
 </ul>
 </li>
-<li><a class="reference internal" href="#always-seq-decorator"><tt class="docutils literal"><span class="pre">always_seq</span></tt> decorator</a><ul>
+<li><a class="reference internal" href="#always-seq-decorator"><code class="docutils literal"><span class="pre">always_seq</span></code> decorator</a><ul>
 <li><a class="reference internal" href="#id1">Rationale</a></li>
 <li><a class="reference internal" href="#id2">Solution</a></li>
 <li><a class="reference internal" href="#id3">Interface</a></li>
 <li><a class="reference internal" href="#id4">Conversion</a></li>
 <li><a class="reference internal" href="#limitations">Limitations</a><ul>
 <li><a class="reference internal" href="#all-registers-in-a-process-are-reset">All registers in a process are reset</a></li>
 <li><a class="reference internal" href="#register-inferencing-from-variables-is-not-supported">Register inferencing from variables is not supported</a></li>
@@ -82,35 +69,39 @@
 <li><a class="reference internal" href="#other-improvements">Other improvements</a><ul>
 <li><a class="reference internal" href="#conversion-of-top-level-class-methods">Conversion of top-level class methods</a><ul>
 <li><a class="reference internal" href="#example">Example</a></li>
 <li><a class="reference internal" href="#id6">See also</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#tracing-lists-of-signals">Tracing lists of signals</a></li>
-<li><a class="reference internal" href="#library-attribute-for-tovhdl"><tt class="docutils literal"><span class="pre">library</span></tt> attribute for <tt class="docutils literal"><span class="pre">toVHDL()</span></tt></a></li>
-<li><a class="reference internal" href="#timescale-attribute-for-tracesignals"><tt class="docutils literal"><span class="pre">timescale</span></tt> attribute for <tt class="docutils literal"><span class="pre">traceSignals()</span></tt></a></li>
+<li><a class="reference internal" href="#library-attribute-for-tovhdl"><code class="docutils literal"><span class="pre">library</span></code> attribute for <code class="docutils literal"><span class="pre">toVHDL()</span></code></a></li>
+<li><a class="reference internal" href="#timescale-attribute-for-tracesignals"><code class="docutils literal"><span class="pre">timescale</span></code> attribute for <code class="docutils literal"><span class="pre">traceSignals()</span></code></a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#acknowledgments">Acknowledgments</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="../manual/reference.html"
-                        title="previous chapter">Reference</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="0.7.html"
-                        title="next chapter">What&#8217;s new in MyHDL 0.7</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/whatsnew/0.8.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+      <li>Previous: <a href="../python3.html" title="previous chapter">Python 3 Support</a></li>
+      <li>Next: <a href="0.7.html" title="next chapter">What&#8217;s new in MyHDL 0.7</a></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/whatsnew/0.8.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -121,24 +112,24 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="what-s-new-in-myhdl-0-8">
 <span id="new08"></span><h1>What&#8217;s new in MyHDL 0.8<a class="headerlink" href="#what-s-new-in-myhdl-0-8" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="modular-bit-vector-types">
 <h2>Modular bit vector types<a class="headerlink" href="#modular-bit-vector-types" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="rationale">
 <h3>Rationale<a class="headerlink" href="#rationale" title="Permalink to this headline">¶</a></h3>
 <p>In hardware modeling, there is often a need for the elegant
-modeling of wrap-around behavior. <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> instances
+modeling of wrap-around behavior. <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> instances
 don&#8217;t provide this automatically, because they assert
 that any assigned value is within the bound constraints.
 Therefore, one has currently has to use other language
 features for wrap-around modeling.</p>
 <p>Often, this is straightforward. For example, the wrap-around
 condition for a counter is often decoded explicitly, as it
 is needed for other purposes. Also, the modulo
@@ -146,15 +137,15 @@
 <p>However, in some important cases the current solution is
 not satisfactory. For example, we would like to describe
 a free running counter using a variable and augmented
 assignment as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">count</span> <span class="o">+=</span> <span class="mi">1</span>
 </pre></div>
 </div>
-<p>This is not possible with the <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> type, as we
+<p>This is not possible with the <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> type, as we
 cannot add the modulo behavior to this description. A similar
 problem exist of for a left shift as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">shifter</span> <span class="o">&lt;&lt;=</span> <span class="mi">4</span>
 </pre></div>
 </div>
 <p>These operations can only supported directly with a new type.
 For these reasons, it was felt that this would be a useful
@@ -163,79 +154,80 @@
 <div class="section" id="solution">
 <h3>Solution<a class="headerlink" href="#solution" title="Permalink to this headline">¶</a></h3>
 <p>The proposed solution is to borrow the idea behind Ada modular types.
 These are natural integer types with wrap-around behaviour.</p>
 <p>The wrap-around behavior of modular types is based on the sound
 mathematical concept of modulo arithmetic. Therefore, the modulus is
 not limited to powers of 2.</p>
-<p>Ada&#8217;s modular type is called <tt class="xref py py-class docutils literal"><span class="pre">mod</span></tt>. In MyHDL, we want also
-want to give it &#8220;bit-vector&#8221; support, like <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>. Therefore,
-proposed MyHDL type is called <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a>.</p>
+<p>Ada&#8217;s modular type is called <code class="xref py py-class docutils literal"><span class="pre">mod</span></code>. In MyHDL, we want also
+want to give it &#8220;bit-vector&#8221; support, like <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>. Therefore,
+proposed MyHDL type is called <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a>.</p>
 </div>
 <div class="section" id="implementation">
 <h3>Implementation<a class="headerlink" href="#implementation" title="Permalink to this headline">¶</a></h3>
-<p><a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> is implemented as a subclass of  <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>.
+<p><a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> is implemented as a subclass of  <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>.
 The two classes have an identical interface and work together
 in a straightforward way for arithmetic operations.</p>
 <p>The only difference is how the bounds are handled: out-of-bound values
-result in an error with <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>, and in wrap-around with
-<a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a>. The Wrap-around behavior would be defined as follows, with val
+result in an error with <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>, and in wrap-around with
+<a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a>. The Wrap-around behavior would be defined as follows, with val
 denoting the current value and min/max the bounds:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">%</span> <span class="p">(</span><span class="nb">max</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">+</span> <span class="nb">min</span>
 </pre></div>
 </div>
 </div>
 <div class="section" id="interface">
 <h3>Interface<a class="headerlink" href="#interface" title="Permalink to this headline">¶</a></h3>
 <dl class="class">
 <dt>
-<em class="property">class </em><tt class="descname">modbv</tt><big>(</big><em>[val=0] [, min=None]  [, max=None]</em><big>)</big></dt>
-<dd><p>The <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> class implements modular bit vector types.</p>
-<p>It is implemented as a subclass of <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a>
+<em class="property">class </em><code class="descname">modbv</code><span class="sig-paren">(</span><em>[val=0] [, min=None]  [, max=None]</em><span class="sig-paren">)</span></dt>
+<dd><p>The <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> class implements modular bit vector types.</p>
+<p>It is implemented as a subclass of <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a>
 and supports the same parameters and operators.
 The difference is in the handling of the <em>min</em> and <em>max</em> boundaries.
 Instead of throwing an exception when those constraints are exceeded,
-the value of <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> objects wraps around according to the
+the value of <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> objects wraps around according to the
 following formula:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">%</span> <span class="p">(</span><span class="nb">max</span> <span class="o">-</span> <span class="nb">min</span><span class="p">)</span> <span class="o">+</span> <span class="nb">min</span>
 </pre></div>
 </div>
 <p>This formula is a generalization of modulo wrap-around behavior that
 is often useful when describing hardware system behavior.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="conversion">
 <h3>Conversion<a class="headerlink" href="#conversion" title="Permalink to this headline">¶</a></h3>
-<p><em class="dfn">Full-range</em> <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a> objects are those where the max bound is
+<p><em class="dfn">Full-range</em> <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a> objects are those where the max bound is
 a power of 2, and the min bound is 0 or the negative of the max bound.
 For these objects, conversion worked out-of-the-box because this
 corresponds to the target types in Verilog and VHDL.</p>
-<p>Currently, conversion is restricted to full-range <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><tt class="xref py py-class docutils literal"><span class="pre">modbv</span></tt></a>
+<p>Currently, conversion is restricted to full-range <a class="reference internal" href="../manual/reference.html#myhdl.modbv" title="myhdl.modbv"><code class="xref py py-class docutils literal"><span class="pre">modbv</span></code></a>
 objects.  It may be possible to support conversion of the modulo
 behavior of more general cases, but this requires more sophistication
 in the converter. This may be considered in the future.</p>
 </div>
 <div class="section" id="see-also">
 <h3>See also<a class="headerlink" href="#see-also" title="Permalink to this headline">¶</a></h3>
 <p>For a more in-depth discussion, see <a class="reference external" href="http://www.myhdl.org/doku.php/meps:mep-106">mep-106</a>.</p>
 </div>
 </div>
 <div class="section" id="always-seq-decorator">
-<h2><tt class="docutils literal"><span class="pre">always_seq</span></tt> decorator<a class="headerlink" href="#always-seq-decorator" title="Permalink to this headline">¶</a></h2>
+<h2><code class="docutils literal"><span class="pre">always_seq</span></code> decorator<a class="headerlink" href="#always-seq-decorator" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="id1">
 <h3>Rationale<a class="headerlink" href="#id1" title="Permalink to this headline">¶</a></h3>
 <p>In classical synthesizable RTL coding, the reset behavior is described
 explicitly. A typical template is as follows:</p>
-<div class="highlight-python"><pre>@always(clock.posedge, reset.negedge)
+<div class="highlight-python"><div class="highlight"><pre>@always(clock.posedge, reset.negedge)
 def seq():
     if reset == 0:
         &lt;reset code&gt;
     else:
-        &lt;functional code&gt;</pre>
+        &lt;functional code&gt;
+</pre></div>
 </div>
 <p>The reset behavior is described using a the top-level if-else
 structure with a number of assignments under the if. A significant
 piece of code at a prominent location is therefore dedicated to
 non-functional behavior.</p>
 <p>Reset behavior coding is error-prone. For a proper gate-level
 implementation, most if not all registers should typically be
@@ -252,25 +244,26 @@
 <h3>Solution<a class="headerlink" href="#id2" title="Permalink to this headline">¶</a></h3>
 <p>The proposed solution is to infer the reset structure automatically.
 The main idea is to use the initial values of signals as the
 specification of reset values. This is possible in MyHDL, because
 all objects are constructed with an initial value. The assumption
 is that the initial value also specifies the desired reset value.</p>
 <p>The solution is implemented with two new MyHDL constructs. The first
-one is a new decorator called <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a>. Using this
+one is a new decorator called <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a>. Using this
 decorator, code with identical behavior as in the previous section can
 be described as follows:</p>
-<div class="highlight-python"><pre>@always_seq(clock.posedge, reset=reset)
-    &lt;functional code&gt;</pre>
+<div class="highlight-python"><div class="highlight"><pre>@always_seq(clock.posedge, reset=reset)
+    &lt;functional code&gt;
+</pre></div>
 </div>
-<p>The <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a> decorator takes two arguments: a clock edge
+<p>The <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a> decorator takes two arguments: a clock edge
 and a reset signal. It inspects the code to find the registers, and
 uses the initial values to construct the reset behavior.</p>
 <p>The second construct is a specialized signal subclass called
-<a class="reference internal" href="../manual/reference.html#myhdl.ResetSignal" title="myhdl.ResetSignal"><tt class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></tt></a>. It is used as follows:</p>
+<a class="reference internal" href="../manual/reference.html#myhdl.ResetSignal" title="myhdl.ResetSignal"><code class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></code></a>. It is used as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">reset</span> <span class="o">=</span> <span class="n">ResetSignal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">active</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span> <span class="n">async</span><span class="o">=</span><span class="bp">True</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>The ResetSignal constructor has three arguments: the initial value as
 usual, an <em>active</em> argument with the active level, and an <em>async</em> argument
 that specifies whether the reset style is asynchronous or synchronous.</p>
 <p>The proposed solution has some very desirable features.</p>
@@ -284,51 +277,52 @@
 behavior, and the sensitivity list is automatically correct according
 to the reset style.</p>
 <p>Traditionally, the reset behavior is spread out over all sequential
 processes. Therefore, it has to be debugged by investigating all those
 processes. Even worse, if a change in style or active level is
 required, all processes are affected. In contrast, with the proposed
 technique all reset features are specified at single location in the
-<a class="reference internal" href="../manual/reference.html#myhdl.ResetSignal" title="myhdl.ResetSignal"><tt class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></tt></a> constructor. Changes are trivial. For example, to
+<a class="reference internal" href="../manual/reference.html#myhdl.ResetSignal" title="myhdl.ResetSignal"><code class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></code></a> constructor. Changes are trivial. For example, to
 change to an active high synchronous reset one merely has to change
 the constructor as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">reset</span> <span class="o">=</span> <span class="n">ResetSignal</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">active</span><span class="o">=</span><span class="mi">1</span><span class="p">,</span> <span class="n">async</span><span class="o">=</span><span class="bp">False</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>Occasionally, it is useful to have registers without reset at
 all. The proposed technique is also useful in that case. In
-particular, the <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a> decorator accepts <tt class="docutils literal"><span class="pre">None</span></tt> as the reset
+particular, the <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a> decorator accepts <code class="docutils literal"><span class="pre">None</span></code> as the reset
 argument:</p>
-<div class="highlight-python"><pre>@always_seq(clock.posedge, reset=None)</pre>
+<div class="highlight-python"><div class="highlight"><pre>@always_seq(clock.posedge, reset=None)
+</pre></div>
 </div>
 <p>A reviewer will have no doubt what the intention is. In contrast, in
 the case of a traditional always block, the reviewer may think that
 the designer has delayed the detailed reset coding for later and then
 forgotten about it.</p>
 </div>
 <div class="section" id="id3">
 <h3>Interface<a class="headerlink" href="#id3" title="Permalink to this headline">¶</a></h3>
 <dl class="function">
 <dt>
-<tt class="descname">always_seq</tt><big>(</big><em>edge</em>, <em>reset</em><big>)</big></dt>
-<dd><p>The <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a> decorator is used to describe sequential (clocked) logic.</p>
-<p>The <em>edge</em> parameter should be a clock edge (<tt class="docutils literal"><span class="pre">clock.posedge</span></tt> or <tt class="docutils literal"><span class="pre">clock.negedge</span></tt>).
-The <em>reset</em> parameter should a <a class="reference internal" href="../manual/reference.html#myhdl.ResetSignal" title="myhdl.ResetSignal"><tt class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></tt></a> object.</p>
+<code class="descname">always_seq</code><span class="sig-paren">(</span><em>edge</em>, <em>reset</em><span class="sig-paren">)</span></dt>
+<dd><p>The <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a> decorator is used to describe sequential (clocked) logic.</p>
+<p>The <em>edge</em> parameter should be a clock edge (<code class="docutils literal"><span class="pre">clock.posedge</span></code> or <code class="docutils literal"><span class="pre">clock.negedge</span></code>).
+The <em>reset</em> parameter should a <a class="reference internal" href="../manual/reference.html#myhdl.ResetSignal" title="myhdl.ResetSignal"><code class="xref py py-class docutils literal"><span class="pre">ResetSignal</span></code></a> object.</p>
 </dd></dl>
 
 <dl class="class">
 <dt>
-<em class="property">class </em><tt class="descname">ResetSignal</tt><big>(</big><em>val</em>, <em>active</em>, <em>async</em><big>)</big></dt>
+<em class="property">class </em><code class="descname">ResetSignal</code><span class="sig-paren">(</span><em>val</em>, <em>active</em>, <em>async</em><span class="sig-paren">)</span></dt>
 <dd><blockquote>
-<div>This <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> subclass defines reset signals. <em>val</em>, <em>active</em>, and <em>async</em>
+<div>This <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> subclass defines reset signals. <em>val</em>, <em>active</em>, and <em>async</em>
 are mandatory arguments.
 <em>val</em> is a boolean value that specifies the intial value,
 <em>active</em> is a boolean value that specifies the active level.
 <em>async</em> is a boolean value that specifies the reset style:
-asynchronous (<tt class="docutils literal"><span class="pre">True</span></tt>) or asynchronous (<tt class="docutils literal"><span class="pre">False</span></tt>).</div></blockquote>
+asynchronous (<code class="docutils literal"><span class="pre">True</span></code>) or asynchronous (<code class="docutils literal"><span class="pre">False</span></code>).</div></blockquote>
 </dd></dl>
 
 </div>
 <div class="section" id="id4">
 <h3>Conversion<a class="headerlink" href="#id4" title="Permalink to this headline">¶</a></h3>
 <p>As modeling the reset behavior is a typical task in synthesizable RTL
 coding, the proposed technique is fully convertible to Verilog and
@@ -349,22 +343,22 @@
 </div>
 <div class="section" id="register-inferencing-from-variables-is-not-supported">
 <h4>Register inferencing from variables is not supported<a class="headerlink" href="#register-inferencing-from-variables-is-not-supported" title="Permalink to this headline">¶</a></h4>
 <p>An important limitation is that the proposed technique is limited to
 registers inferred from signals. Registers inferred from variables are
 not supported, because such state variables cannot be described in
 classic functions (in particular the functions required by MyHDL
-decorators such as <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a> and <a class="reference internal" href="../manual/reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a>).</p>
+decorators such as <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a> and <a class="reference internal" href="../manual/reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a>).</p>
 <p>In fact, the reason is a Python2 limitation. Currently, to infer
-registers from variables, one has to use the <a class="reference internal" href="../manual/reference.html#myhdl.instance" title="myhdl.instance"><tt class="xref py py-func docutils literal"><span class="pre">instance()</span></tt></a> decorator and
-declare the state variables outside an infinite <tt class="docutils literal"><span class="pre">while</span> <span class="pre">True</span></tt> loop.</p>
+registers from variables, one has to use the <a class="reference internal" href="../manual/reference.html#myhdl.instance" title="myhdl.instance"><code class="xref py py-func docutils literal"><span class="pre">instance()</span></code></a> decorator and
+declare the state variables outside an infinite <code class="docutils literal"><span class="pre">while</span> <span class="pre">True</span></code> loop.</p>
 <p>In Python3, this limitation can be lifted with the introduction of the
-<tt class="docutils literal"><span class="pre">nonlocal</span></tt> declaration. This will make it possible for functions to
+<code class="docutils literal"><span class="pre">nonlocal</span></code> declaration. This will make it possible for functions to
 modify variables in the enclosing scope. It should be possible to
-adapt the <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><tt class="xref py py-func docutils literal"><span class="pre">always_seq()</span></tt></a> and <a class="reference internal" href="../manual/reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a> decorators to support such
+adapt the <a class="reference internal" href="../manual/reference.html#myhdl.always_seq" title="myhdl.always_seq"><code class="xref py py-func docutils literal"><span class="pre">always_seq()</span></code></a> and <a class="reference internal" href="../manual/reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a> decorators to support such
 variables.</p>
 </div>
 </div>
 <div class="section" id="id5">
 <h3>See also<a class="headerlink" href="#id5" title="Permalink to this headline">¶</a></h3>
 <p>For a more in-depth discussion, see <a class="reference external" href="http://www.myhdl.org/doku.php/meps:mep-109">mep-109</a>.</p>
 </div>
@@ -411,23 +405,23 @@
 in a waveform viewer</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">delay_taps</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="nb">min</span><span class="o">=-</span><span class="mi">8</span><span class="p">,</span><span class="nb">max</span><span class="o">=</span><span class="mi">8</span><span class="p">))</span> <span class="k">for</span> <span class="n">ii</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="mi">3</span><span class="p">)]</span>
 </pre></div>
 </div>
 <img alt="../_images/los.png" class="align-center" src="../_images/los.png" />
 </div>
 <div class="section" id="library-attribute-for-tovhdl">
-<h3><tt class="docutils literal"><span class="pre">library</span></tt> attribute for <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a><a class="headerlink" href="#library-attribute-for-tovhdl" title="Permalink to this headline">¶</a></h3>
-<p><a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a> now has a <tt class="docutils literal"><span class="pre">library</span></tt> function that
+<h3><code class="docutils literal"><span class="pre">library</span></code> attribute for <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a><a class="headerlink" href="#library-attribute-for-tovhdl" title="Permalink to this headline">¶</a></h3>
+<p><a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a> now has a <code class="docutils literal"><span class="pre">library</span></code> function that
 can be used to set the library name in the
 VHDL output. The assigned value should be a string.
 The default library is &#8220;work&#8221;.</p>
 </div>
 <div class="section" id="timescale-attribute-for-tracesignals">
-<h3><tt class="docutils literal"><span class="pre">timescale</span></tt> attribute for <a class="reference internal" href="../manual/reference.html#myhdl.traceSignals" title="myhdl.traceSignals"><tt class="xref py py-func docutils literal"><span class="pre">traceSignals()</span></tt></a><a class="headerlink" href="#timescale-attribute-for-tracesignals" title="Permalink to this headline">¶</a></h3>
-<p><a class="reference internal" href="../manual/reference.html#myhdl.traceSignals" title="myhdl.traceSignals"><tt class="xref py py-func docutils literal"><span class="pre">traceSignals()</span></tt></a> now has a <tt class="docutils literal"><span class="pre">timescale</span></tt> attribute
+<h3><code class="docutils literal"><span class="pre">timescale</span></code> attribute for <a class="reference internal" href="../manual/reference.html#myhdl.traceSignals" title="myhdl.traceSignals"><code class="xref py py-func docutils literal"><span class="pre">traceSignals()</span></code></a><a class="headerlink" href="#timescale-attribute-for-tracesignals" title="Permalink to this headline">¶</a></h3>
+<p><a class="reference internal" href="../manual/reference.html#myhdl.traceSignals" title="myhdl.traceSignals"><code class="xref py py-func docutils literal"><span class="pre">traceSignals()</span></code></a> now has a <code class="docutils literal"><span class="pre">timescale</span></code> attribute
 that can be used to set the timescale
 in the VCD output. The assigned value should be a string.
 The default timescale is &#8220;1ns&#8221;.</p>
 </div>
 </div>
 <div class="section" id="acknowledgments">
 <h2>Acknowledgments<a class="headerlink" href="#acknowledgments" title="Permalink to this headline">¶</a></h2>
@@ -442,29 +436,24 @@
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="0.7.html" title="What’s new in MyHDL 0.7"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="../manual/reference.html" title="Reference"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/whatsnew/0.8.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,13 +1,8 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._8
           o _M_o_d_u_l_a_r_ _b_i_t_ _v_e_c_t_o_r_ _t_y_p_e_s
                 # _R_a_t_i_o_n_a_l_e
                 # _S_o_l_u_t_i_o_n
                 # _I_m_p_l_e_m_e_n_t_a_t_i_o_n
                 # _I_n_t_e_r_f_a_c_e
@@ -26,18 +21,18 @@
                 # _C_o_n_v_e_r_s_i_o_n_ _o_f_ _t_o_p_-_l_e_v_e_l_ _c_l_a_s_s_ _m_e_t_h_o_d_s
                       # _E_x_a_m_p_l_e
                       # _S_e_e_ _a_l_s_o
                 # _T_r_a_c_i_n_g_ _l_i_s_t_s_ _o_f_ _s_i_g_n_a_l_s
                 # _l_i_b_r_a_r_y_ _a_t_t_r_i_b_u_t_e_ _f_o_r_ _t_o_V_H_D_L_(_)
                 # _t_i_m_e_s_c_a_l_e_ _a_t_t_r_i_b_u_t_e_ _f_o_r_ _t_r_a_c_e_S_i_g_n_a_l_s_(_)
           o _A_c_k_n_o_w_l_e_d_g_m_e_n_t_s
-****** PPrreevviioouuss ttooppiicc ******
-_R_e_f_e_r_e_n_c_e
-****** NNeexxtt ttooppiicc ******
-_W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._7
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o Previous: _P_y_t_h_o_n_ _3_ _S_u_p_p_o_r_t
+          o Next: _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._7
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ WWhhaatt?’ss nneeww iinn MMyyHHDDLL 00..88_?¶ ************
 ********** MMoodduullaarr bbiitt vveeccttoorr ttyyppeess_?¶ **********
@@ -240,14 +235,8 @@
 timescale is “1ns”.
 ********** AAcckknnoowwlleeddggmmeennttss_?¶ **********
 Several people have contributed to MyHDL 0.8 by giving feedback, making
 suggestions, fixing bugs and implementing features. In particular, I would like
 to thank Christopher Felton and Frederik Teichert.
 I would also like to thank _E_a_s_i_c_s for the opportunity to use MyHDL in
 industrial projects.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/whatsnew/0.7.html` & `myhdl-0.9.0/doc/build/html/whatsnew/0.7.html`

 * *Files 10% similar despite different names*

```diff
@@ -1,104 +1,95 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>What’s new in MyHDL 0.7 &mdash; MyHDL 0.8 documentation</title>
+    <title>What’s new in MyHDL 0.7 &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
     <link rel="next" title="What’s new in MyHDL 0.6" href="0.6.html" />
-    <link rel="prev" title="What’s new in MyHDL 0.8" href="0.8.html" /> 
+    <link rel="prev" title="What’s new in MyHDL 0.8" href="0.8.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="0.6.html" title="What’s new in MyHDL 0.6"
-             accesskey="N">next</a> |</li>
-        <li class="right" >
-          <a href="0.8.html" title="What’s new in MyHDL 0.8"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">What&#8217;s new in MyHDL 0.7</a><ul>
-<li><a class="reference internal" href="#conversion-to-vhdl-verilog-rewritten-with-the-ast-module">Conversion to VHDL/Verilog rewritten with the <tt class="docutils literal"><span class="pre">ast</span></tt> module</a></li>
+<li><a class="reference internal" href="#conversion-to-vhdl-verilog-rewritten-with-the-ast-module">Conversion to VHDL/Verilog rewritten with the <code class="docutils literal"><span class="pre">ast</span></code> module</a></li>
 <li><a class="reference internal" href="#shadow-signals">Shadow signals</a><ul>
 <li><a class="reference internal" href="#background">Background</a></li>
 <li><a class="reference internal" href="#introducing-shadow-signals">Introducing shadow signals</a></li>
 <li><a class="reference internal" href="#concrete-shadow-signal-subclasses">Concrete shadow signal subclasses</a></li>
 <li><a class="reference internal" href="#example">Example</a></li>
 </ul>
 </li>
-<li><a class="reference internal" href="#using-signal-and-intbv-objects-as-indices">Using <tt class="docutils literal"><span class="pre">Signal</span></tt> and <tt class="docutils literal"><span class="pre">intbv</span></tt> objects as indices</a></li>
+<li><a class="reference internal" href="#using-signal-and-intbv-objects-as-indices">Using <code class="docutils literal"><span class="pre">Signal</span></code> and <code class="docutils literal"><span class="pre">intbv</span></code> objects as indices</a></li>
 <li><a class="reference internal" href="#new-configuration-attributes-for-conversion-file-headers">New configuration attributes for conversion file headers</a></li>
 <li><a class="reference internal" href="#conversion-propagates-docstrings">Conversion propagates docstrings</a></li>
 <li><a class="reference internal" href="#new-method-to-specify-user-defined-code">New method to specify user-defined code</a></li>
 <li><a class="reference internal" href="#more-powerful-mapping-to-case-statements">More powerful mapping to case statements</a></li>
 <li><a class="reference internal" href="#small-changes">Small changes</a><ul>
-<li><a class="reference internal" href="#signaltype-as-the-base-class-of-signals"><tt class="docutils literal"><span class="pre">SignalType</span></tt> as the base class of Signals</a></li>
-<li><a class="reference internal" href="#default-value-of-intbv-objects">Default value of <tt class="docutils literal"><span class="pre">intbv</span></tt> objects</a></li>
+<li><a class="reference internal" href="#signaltype-as-the-base-class-of-signals"><code class="docutils literal"><span class="pre">SignalType</span></code> as the base class of Signals</a></li>
+<li><a class="reference internal" href="#default-value-of-intbv-objects">Default value of <code class="docutils literal"><span class="pre">intbv</span></code> objects</a></li>
 <li><a class="reference internal" href="#combinatorial-always-blocks-use-blocking-assignments">Combinatorial always blocks use blocking assignments</a></li>
 <li><a class="reference internal" href="#no-synthesis-pragmas-in-verilog-output">No synthesis pragmas in Verilog output</a></li>
 </ul>
 </li>
 <li><a class="reference internal" href="#python-version">Python version</a></li>
 <li><a class="reference internal" href="#acknowledgments">Acknowledgments</a></li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="0.8.html"
-                        title="previous chapter">What&#8217;s new in MyHDL 0.8</a></p>
-  <h4>Next topic</h4>
-  <p class="topless"><a href="0.6.html"
-                        title="next chapter">What&#8217;s new in MyHDL 0.6</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/whatsnew/0.7.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+      <li>Previous: <a href="0.8.html" title="previous chapter">What&#8217;s new in MyHDL 0.8</a></li>
+      <li>Next: <a href="0.6.html" title="next chapter">What&#8217;s new in MyHDL 0.6</a></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/whatsnew/0.7.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -109,25 +100,25 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="what-s-new-in-myhdl-0-7">
 <span id="new07"></span><h1>What&#8217;s new in MyHDL 0.7<a class="headerlink" href="#what-s-new-in-myhdl-0-7" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="conversion-to-vhdl-verilog-rewritten-with-the-ast-module">
-<h2>Conversion to VHDL/Verilog rewritten with the <tt class="docutils literal"><span class="pre">ast</span></tt> module<a class="headerlink" href="#conversion-to-vhdl-verilog-rewritten-with-the-ast-module" title="Permalink to this headline">¶</a></h2>
+<h2>Conversion to VHDL/Verilog rewritten with the <code class="docutils literal"><span class="pre">ast</span></code> module<a class="headerlink" href="#conversion-to-vhdl-verilog-rewritten-with-the-ast-module" title="Permalink to this headline">¶</a></h2>
 <p>The most important code change is a change that hopefully no-one will
-notice :-).  The conversion code is now based on the <tt class="docutils literal"><span class="pre">ast</span></tt> package
-instead of the <tt class="docutils literal"><span class="pre">compiler</span></tt> package.  Since Python 2.6, the
-<tt class="docutils literal"><span class="pre">compiler</span></tt> package is deprecated and replaced by the new <tt class="docutils literal"><span class="pre">ast</span></tt>
-package in the standard library. In Python 3, the <tt class="docutils literal"><span class="pre">compiler</span></tt> package
+notice :-).  The conversion code is now based on the <code class="docutils literal"><span class="pre">ast</span></code> package
+instead of the <code class="docutils literal"><span class="pre">compiler</span></code> package.  Since Python 2.6, the
+<code class="docutils literal"><span class="pre">compiler</span></code> package is deprecated and replaced by the new <code class="docutils literal"><span class="pre">ast</span></code>
+package in the standard library. In Python 3, the <code class="docutils literal"><span class="pre">compiler</span></code> package
 is no longer available.</p>
 <p>This was a considerable effort, spent on re-implementing existing
 behavior instead of on new interesting features.  This was
 unfortunate, but it had to be done with priority.  Now the conversion
 code is ready for the future.</p>
 </div>
 <div class="section" id="shadow-signals">
@@ -160,194 +151,195 @@
 parent signal values. For simulation, the transformation is defined by
 a generator which is automatically created and added to the list of
 generators to be simulated. For conversion, the constructor defines
 a piece of dedicated Verilog and VHDL code which is automatically
 added to the convertor output.</p>
 <p>Currently, three kinds of shadow signals have been implemented.  The
 original inspiration for shadow signals was to have solution for
-structural slicing. This is the purpose of the <a class="reference internal" href="../manual/reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><tt class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></tt></a>
+structural slicing. This is the purpose of the <a class="reference internal" href="../manual/reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><code class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></code></a>
 subclass. The opposite is also useful: a signal that shadows a
 composition of other signals. This is the purpose of the
-<a class="reference internal" href="../manual/reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><tt class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></tt></a> subclass.</p>
+<a class="reference internal" href="../manual/reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><code class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></code></a> subclass.</p>
 <p>As often is the case, the idea of shadow signals had some useful side
-effects.  In particular, I realized that the <a class="reference internal" href="../manual/reference.html#myhdl.TristateSignal" title="myhdl.TristateSignal"><tt class="xref py py-class docutils literal"><span class="pre">TristateSignal</span></tt></a>
+effects.  In particular, I realized that the <a class="reference internal" href="../manual/reference.html#myhdl.TristateSignal" title="myhdl.TristateSignal"><code class="xref py py-class docutils literal"><span class="pre">TristateSignal</span></code></a>
 proposed in <a class="reference external" href="http://www.myhdl.org/doku.php/meps:mep-103">mep-103</a>  could be interpreted as a shadow signal of
 its drivers. With the machinery of the shadow signal in place, it
 became easier to support this for simulation and conversion.</p>
 </div>
 <div class="section" id="concrete-shadow-signal-subclasses">
 <h3>Concrete shadow signal subclasses<a class="headerlink" href="#concrete-shadow-signal-subclasses" title="Permalink to this headline">¶</a></h3>
 <dl class="class">
 <dt>
-<em class="property">class </em><tt class="descname">_SliceSignal</tt><big>(</big><em>sig</em>, <em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><big>)</big></dt>
+<em class="property">class </em><code class="descname">_SliceSignal</code><span class="sig-paren">(</span><em>sig</em>, <em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><span class="sig-paren">)</span></dt>
 <dd></dd></dl>
 
 <p>This class implements read-only structural slicing and indexing. It creates a new
 signal that shadows the slice or index of the parent signal <em>sig</em>. If the
 <em>right</em> parameter is omitted, you get indexing instead of slicing.
 Parameters <em>left</em>  and <em>right</em> have the usual meaning for slice
 indices: in particular, <em>left</em> is non-inclusive but <em>right</em>
 is inclusive. <em>sig</em> should be appropriate for slicing and indexing, which
-means it should be based on <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> in practice.</p>
+means it should be based on <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> in practice.</p>
 <p>The class constructors is not intended to be used explicitly. Instead,
-regular signals now have a call interface that returns a <a class="reference internal" href="../manual/reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><tt class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></tt></a>:</p>
+regular signals now have a call interface that returns a <a class="reference internal" href="../manual/reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><code class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></code></a>:</p>
 <dl class="method">
 <dt>
-<tt class="descclassname">Signal.</tt><tt class="descname">__call__</tt><big>(</big><em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><big>)</big></dt>
+<code class="descclassname">Signal.</code><code class="descname">__call__</code><span class="sig-paren">(</span><em>left</em><span class="optional">[</span>, <em>right=None</em><span class="optional">]</span><span class="sig-paren">)</span></dt>
 <dd></dd></dl>
 
 <p>Therefore, instead of:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">sl</span> <span class="o">=</span> <span class="n">_SliceSignal</span><span class="p">(</span><span class="n">sig</span><span class="p">,</span> <span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>you can do:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">sl</span> <span class="o">=</span> <span class="n">sig</span><span class="p">(</span><span class="n">left</span><span class="p">,</span> <span class="n">right</span><span class="p">)</span>
 </pre></div>
 </div>
 <p>Obviously, the call interface was intended to be similar to a slicing interface. Of course,
 it is not exactly the same which may seem inconvenient. On the other hand, there are Python
 functions with a similar slicing functionality and a similar interface, such as the
-<tt class="docutils literal"><span class="pre">range</span></tt> function.
+<code class="docutils literal"><span class="pre">range</span></code> function.
 Moreover, the call interface conveys the notion that something is being constructed, which
 is what really happens.</p>
 <dl class="class">
 <dt>
-<em class="property">class </em><tt class="descname">ConcatSignal</tt><big>(</big><em>*args</em><big>)</big></dt>
+<em class="property">class </em><code class="descname">ConcatSignal</code><span class="sig-paren">(</span><em>*args</em><span class="sig-paren">)</span></dt>
 <dd></dd></dl>
 
 <p>This class creates a new signal that shadows the concatenation
 of its parent signal values. You can pass an arbitrary number
 of signals to the constructor. The signal arguments should be bit-oriented
 with a defined number of bits.</p>
 <dl class="class">
 <dt>
-<em class="property">class </em><tt class="descname">TristateSignal</tt><big>(</big><em>val</em><big>)</big></dt>
+<em class="property">class </em><code class="descname">TristateSignal</code><span class="sig-paren">(</span><em>val</em><span class="sig-paren">)</span></dt>
 <dd><blockquote>
 <div>This class is used to construct a new tristate signal. The
 underlying type is specified by the <em>val</em>
 parameter.
 It is a Signal subclass and has the usual attributes, with
-one exception: it doesn&#8217;t support the <tt class="docutils literal"><span class="pre">next</span></tt>
+one exception: it doesn&#8217;t support the <code class="docutils literal"><span class="pre">next</span></code>
 attribute. Consequently, direct signal assignment to a tristate
 signal is not supported.
-The initial value is the tristate value <tt class="docutils literal"><span class="pre">None</span></tt>.
+The initial value is the tristate value <code class="docutils literal"><span class="pre">None</span></code>.
 The current value of a tristate is determined by resolving the
 values from its drivers. When exactly one driver value is
-different from <tt class="docutils literal"><span class="pre">None</span></tt>, that is the resolved value; otherwise
-it is <tt class="docutils literal"><span class="pre">None</span></tt>. When more than one driver value is different
-from <tt class="docutils literal"><span class="pre">None</span></tt>, a contention warning is issued.</div></blockquote>
+different from <code class="docutils literal"><span class="pre">None</span></code>, that is the resolved value; otherwise
+it is <code class="docutils literal"><span class="pre">None</span></code>. When more than one driver value is different
+from <code class="docutils literal"><span class="pre">None</span></code>, a contention warning is issued.</div></blockquote>
 </dd></dl>
 
 <p>This class has the following method:</p>
 <dl class="method">
 <dt>
-<tt class="descname">driver</tt><big>(</big><big>)</big></dt>
+<code class="descname">driver</code><span class="sig-paren">(</span><span class="sig-paren">)</span></dt>
 <dd><blockquote>
 <div>Returns a new driver to the tristate signal. It is initialized
-to <tt class="docutils literal"><span class="pre">None</span></tt>.
-A driver object is an instance of a special <a class="reference internal" href="../manual/reference.html#myhdl.SignalType" title="myhdl.SignalType"><tt class="xref py py-class docutils literal"><span class="pre">SignalType</span></tt></a>
-subclass. In particular, its <tt class="docutils literal"><span class="pre">next</span></tt> attribute can be used to
+to <code class="docutils literal"><span class="pre">None</span></code>.
+A driver object is an instance of a special <a class="reference internal" href="../manual/reference.html#myhdl.SignalType" title="myhdl.SignalType"><code class="xref py py-class docutils literal"><span class="pre">SignalType</span></code></a>
+subclass. In particular, its <code class="docutils literal"><span class="pre">next</span></code> attribute can be used to
 assign a new value to it.</div></blockquote>
 </dd></dl>
 
 </div>
 <div class="section" id="example">
 <h3>Example<a class="headerlink" href="#example" title="Permalink to this headline">¶</a></h3>
 <p>A typical application of shadow signals is conversion of
 list of signals to bit vectors and vice versa.</p>
 <p>For example, suppose we have a system with N requesters that
-need arbitration. Each requester has a <tt class="docutils literal"><span class="pre">request</span></tt> output
-and a <tt class="docutils literal"><span class="pre">grant</span></tt> input. To connect them in the system, we can
+need arbitration. Each requester has a <code class="docutils literal"><span class="pre">request</span></code> output
+and a <code class="docutils literal"><span class="pre">grant</span></code> input. To connect them in the system, we can
 use list of signals. For example, a list of request signals
 can be constructed as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">request_list</span> <span class="o">=</span> <span class="p">[</span><span class="n">Signal</span><span class="p">(</span><span class="nb">bool</span><span class="p">())</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">M</span><span class="p">)]</span>
 </pre></div>
 </div>
 <p>Suppose that an arbiter module is available that is
 instantiated as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">arb</span> <span class="o">=</span> <span class="n">arbiter</span><span class="p">(</span><span class="n">grant_vector</span><span class="p">,</span> <span class="n">request_vector</span><span class="p">,</span> <span class="n">clock</span><span class="p">,</span> <span class="n">reset</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>The <tt class="docutils literal"><span class="pre">request_vector</span></tt> input is a bit vector that can have
-any of its bits asserted. The <tt class="docutils literal"><span class="pre">grant_vector</span></tt> is an output
+<p>The <code class="docutils literal"><span class="pre">request_vector</span></code> input is a bit vector that can have
+any of its bits asserted. The <code class="docutils literal"><span class="pre">grant_vector</span></code> is an output
 bit vector with just a single bit asserted, or none.
 Such a module is typically based on bit vectors because
 they are easy to process in RTL code. In MyHDL, a bit vector
-is modeled using the <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> type.</p>
+is modeled using the <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> type.</p>
 <p>We need a way to &#8220;connect&#8221; the list of signals to the
 bit vector and vice versa. Of course, we can do this with explicit
 code, but shadow signals can do this automatically. For
-example, we can construct a <tt class="docutils literal"><span class="pre">request_vector</span></tt> as a
-<a class="reference internal" href="../manual/reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><tt class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></tt></a> object:</p>
-<div class="highlight-python"><pre>request_vector = ConcatSignal(*reversed(request_list)</pre>
+example, we can construct a <code class="docutils literal"><span class="pre">request_vector</span></code> as a
+<a class="reference internal" href="../manual/reference.html#myhdl.ConcatSignal" title="myhdl.ConcatSignal"><code class="xref py py-class docutils literal"><span class="pre">ConcatSignal</span></code></a> object:</p>
+<div class="highlight-python"><div class="highlight"><pre>request_vector = ConcatSignal(*reversed(request_list)
+</pre></div>
 </div>
 <p>Note that we reverse the list first. This is done because the index range
-of lists is the inverse of the range of <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> bit vectors.
+of lists is the inverse of the range of <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> bit vectors.
 By reversing, the indices correspond to the same bit.</p>
-<p>The inverse problem exist for the <tt class="docutils literal"><span class="pre">grant_vector</span></tt>. It would be defined as follows:</p>
+<p>The inverse problem exist for the <code class="docutils literal"><span class="pre">grant_vector</span></code>. It would be defined as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">grant_vector</span> <span class="o">=</span> <span class="n">Signal</span><span class="p">(</span><span class="n">intbv</span><span class="p">(</span><span class="mi">0</span><span class="p">)[</span><span class="n">M</span><span class="p">:])</span>
 </pre></div>
 </div>
 <p>To construct a list of signals that are connected automatically to the
-bit vector, we can use the <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> call interface to construct
-<a class="reference internal" href="../manual/reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><tt class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></tt></a> objects:</p>
+bit vector, we can use the <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> call interface to construct
+<a class="reference internal" href="../manual/reference.html#myhdl._SliceSignal" title="myhdl._SliceSignal"><code class="xref py py-class docutils literal"><span class="pre">_SliceSignal</span></code></a> objects:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">grant_list</span> <span class="o">=</span> <span class="p">[</span><span class="n">grant_vector</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="k">for</span> <span class="n">i</span> <span class="ow">in</span> <span class="nb">range</span><span class="p">(</span><span class="n">M</span><span class="p">)]</span>
 </pre></div>
 </div>
 <p>Note the round brackets used for this type of slicing. Also, it may not be
 necessary to construct this list explicitly. You can simply use
-<tt class="docutils literal"><span class="pre">grant_vector(i)</span></tt> in an instantiation.</p>
+<code class="docutils literal"><span class="pre">grant_vector(i)</span></code> in an instantiation.</p>
 <p>To decide when to use normal or shadow signals, consider the data
 flow. Use normal signals to connect to <em>outputs</em>. Use shadow signals to
 transform these signals so that they can be used as <em>inputs</em>.</p>
 </div>
 </div>
 <div class="section" id="using-signal-and-intbv-objects-as-indices">
-<h2>Using <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> and <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects as indices<a class="headerlink" href="#using-signal-and-intbv-objects-as-indices" title="Permalink to this headline">¶</a></h2>
-<p>Previously, it was necessary convert <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-class docutils literal"><span class="pre">Signal</span></tt></a> and <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects
-explicitly to <tt class="xref py py-class docutils literal"><span class="pre">int</span></tt> when using them as indices for
+<h2>Using <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> and <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects as indices<a class="headerlink" href="#using-signal-and-intbv-objects-as-indices" title="Permalink to this headline">¶</a></h2>
+<p>Previously, it was necessary convert <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-class docutils literal"><span class="pre">Signal</span></code></a> and <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects
+explicitly to <a class="reference external" href="http://docs.python.org/library/functions.html#int" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">int</span></code></a> when using them as indices for
 indexing and slicing. This conversion is no longer required;
 the objects can be used directly.
-The corresponding classes now have an <tt class="xref py py-func docutils literal"><span class="pre">__index__()</span></tt> method
+The corresponding classes now have an <code class="xref py py-func docutils literal"><span class="pre">__index__()</span></code> method
 that takes care of the type conversion automatically.
 This feature is fully supported by the VHDL/Verilog convertor.</p>
 </div>
 <div class="section" id="new-configuration-attributes-for-conversion-file-headers">
 <h2>New configuration attributes for conversion file headers<a class="headerlink" href="#new-configuration-attributes-for-conversion-file-headers" title="Permalink to this headline">¶</a></h2>
 <p>New configuration attributes are available to control the file
 headers of converted output files.</p>
 <dl class="attribute">
 <dt id="myhdl.toVerilog.no_myhdl_header">
-<tt class="descclassname">toVerilog.</tt><tt class="descname">no_myhdl_header</tt><a class="headerlink" href="#myhdl.toVerilog.no_myhdl_header" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">toVerilog.</code><code class="descname">no_myhdl_header</code><a class="headerlink" href="#myhdl.toVerilog.no_myhdl_header" title="Permalink to this definition">¶</a></dt>
 <dd><p>Specifies that MyHDL conversion to Verilog should not generate a
 default header. Default value is <em>False</em>.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.toVHDL.no_myhdl_header">
-<tt class="descclassname">toVHDL.</tt><tt class="descname">no_myhdl_header</tt><a class="headerlink" href="#myhdl.toVHDL.no_myhdl_header" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">toVHDL.</code><code class="descname">no_myhdl_header</code><a class="headerlink" href="#myhdl.toVHDL.no_myhdl_header" title="Permalink to this definition">¶</a></dt>
 <dd><p>Specifies that MyHDL conversion to VHDL should not generate a
 default header. Default value is <em>False</em>.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.toVerilog.header">
-<tt class="descclassname">toVerilog.</tt><tt class="descname">header</tt><a class="headerlink" href="#myhdl.toVerilog.header" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">toVerilog.</code><code class="descname">header</code><a class="headerlink" href="#myhdl.toVerilog.header" title="Permalink to this definition">¶</a></dt>
 <dd><p>Specifies an additional custom header for Verilog output.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.toVHDL.header">
-<tt class="descclassname">toVHDL.</tt><tt class="descname">header</tt><a class="headerlink" href="#myhdl.toVHDL.header" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">toVHDL.</code><code class="descname">header</code><a class="headerlink" href="#myhdl.toVHDL.header" title="Permalink to this definition">¶</a></dt>
 <dd><p>Specifies an additional custom header for VHDL output.</p>
 </dd></dl>
 
 <p>The value for the custom headers should be a string
-that is suitable for the standard <a class="reference external" href="http://docs.python.org/library/string.html#string.Template" title="(in Python v2.7)"><tt class="xref py py-class docutils literal"><span class="pre">string.Template</span></tt></a> constructor.
-A number of variables (indicated by a <tt class="docutils literal"><span class="pre">$</span></tt> prefix)
+that is suitable for the standard <a class="reference external" href="http://docs.python.org/library/string.html#string.Template" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">string.Template</span></code></a> constructor.
+A number of variables (indicated by a <code class="docutils literal"><span class="pre">$</span></code> prefix)
 are available for string interpolation.
 For example, the standard header is defined as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">myhdl_header</span> <span class="o">=</span> <span class="s">&quot;&quot;&quot;</span><span class="se">\</span>
 <span class="s">-- File: $filename</span>
 <span class="s">-- Generated by MyHDL $version</span>
 <span class="s">-- Date: $date</span>
 <span class="s">&quot;&quot;&quot;</span>
@@ -370,15 +362,15 @@
 not present in the parse tree. Therefore, these are not
 propagated. With docstrings, you have an elegant way to specify which
 comments should be propagated and which not.</p>
 </div>
 <div class="section" id="new-method-to-specify-user-defined-code">
 <h2>New method to specify user-defined code<a class="headerlink" href="#new-method-to-specify-user-defined-code" title="Permalink to this headline">¶</a></h2>
 <p>The current way to specify user-defined code for conversion is through
-the <tt class="docutils literal"><span class="pre">__vhdl__</span></tt> and <tt class="docutils literal"><span class="pre">__verilog__</span></tt> hooks.  This method has a number
+the <code class="docutils literal"><span class="pre">__vhdl__</span></code> and <code class="docutils literal"><span class="pre">__verilog__</span></code> hooks.  This method has a number
 of disadvantages.</p>
 <p>First, the use of &#8220;magic&#8221; variables (whose names start and end with
 double underscores) was a bad choice.  According to Python
 conventions, such variables should be reserved for the Python language
 itself.  Moreover, when new hooks would become desirable, we would
 have to specify additional magic variables.</p>
 <p>A second problem that standard Python strings were used to define
@@ -386,85 +378,85 @@
 names from the context for interpolation. Typically, these are
 multiple-line strings that may be quite lengthy. When something
 goes wrong with the string interpolation, the error messages may
 be quite cryptic as the line and column information is not present.</p>
 <p>For these reasons, a new way to specify user-defined code has
 been implemented that avoids these problems.</p>
 <p>The proper way to specify meta-information of a function is by using
-function attributes. Suppose a function <tt class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></tt> defines
+function attributes. Suppose a function <code class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></code> defines
 a hardware module. We can now specify user-defined code for it
 with the following function attributes:</p>
 <dl class="attribute">
 <dt>
-<tt class="descname">&lt;func&gt;.vhdl_code</tt></dt>
+<code class="descname">&lt;func&gt;.vhdl_code</code></dt>
 <dd><p>A template string for user-defined code in the VHDL output.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt>
-<tt class="descname">&lt;func&gt;.verilog_code</tt></dt>
+<code class="descname">&lt;func&gt;.verilog_code</code></dt>
 <dd><p>A template string for user-defined code in the Verilog output.</p>
 </dd></dl>
 
 <p>When such a function attribute is defined, the normal conversion
 process is bypassed and the user-defined code is inserted instead.
 The template strings should be suitable for the standard
-<a class="reference external" href="http://docs.python.org/library/string.html#string.Template" title="(in Python v2.7)"><tt class="xref py py-class docutils literal"><span class="pre">string.Template</span></tt></a> constructor. They can contain interpolation
-variables (indicated by a <tt class="docutils literal"><span class="pre">$</span></tt> prefix) for all signals in the
+<a class="reference external" href="http://docs.python.org/library/string.html#string.Template" title="(in Python v2.7)"><code class="xref py py-class docutils literal"><span class="pre">string.Template</span></code></a> constructor. They can contain interpolation
+variables (indicated by a <code class="docutils literal"><span class="pre">$</span></code> prefix) for all signals in the
 context. Note that the function attribute can be defined anywhere where
-<tt class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></tt> is visible, either outside or inside the function
+<code class="xref py py-func docutils literal"><span class="pre">&lt;func&gt;()</span></code> is visible, either outside or inside the function
 itself.</p>
 <p>The old method for user-defined code is still available but
 is deprecated and will be unsupported in the future.</p>
 </div>
 <div class="section" id="more-powerful-mapping-to-case-statements">
 <h2>More powerful mapping to case statements<a class="headerlink" href="#more-powerful-mapping-to-case-statements" title="Permalink to this headline">¶</a></h2>
 <p>The convertor has become more powerful to map if-then-else structures
 to case statements in VHDL and Verilog. Previously, only
 if-then-else structures testing enumerated types were considered.
 Now, integer tests are considered also.</p>
 </div>
 <div class="section" id="small-changes">
 <h2>Small changes<a class="headerlink" href="#small-changes" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="signaltype-as-the-base-class-of-signals">
-<h3><a class="reference internal" href="../manual/reference.html#myhdl.SignalType" title="myhdl.SignalType"><tt class="xref py py-class docutils literal"><span class="pre">SignalType</span></tt></a> as the base class of Signals<a class="headerlink" href="#signaltype-as-the-base-class-of-signals" title="Permalink to this headline">¶</a></h3>
-<p><a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-func docutils literal"><span class="pre">Signal()</span></tt></a> has become a function instead of
+<h3><a class="reference internal" href="../manual/reference.html#myhdl.SignalType" title="myhdl.SignalType"><code class="xref py py-class docutils literal"><span class="pre">SignalType</span></code></a> as the base class of Signals<a class="headerlink" href="#signaltype-as-the-base-class-of-signals" title="Permalink to this headline">¶</a></h3>
+<p><a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-func docutils literal"><span class="pre">Signal()</span></code></a> has become a function instead of
 a class. It returns different Signal subtypes
 depending on parameters. This implies that you
-cannot use <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><tt class="xref py py-func docutils literal"><span class="pre">Signal()</span></tt></a> for type checking.</p>
-<p>The base type of all Signals is now <a class="reference internal" href="../manual/reference.html#myhdl.SignalType" title="myhdl.SignalType"><tt class="xref py py-class docutils literal"><span class="pre">SignalType</span></tt></a>.
+cannot use <a class="reference internal" href="../manual/reference.html#myhdl.Signal" title="myhdl.Signal"><code class="xref py py-func docutils literal"><span class="pre">Signal()</span></code></a> for type checking.</p>
+<p>The base type of all Signals is now <a class="reference internal" href="../manual/reference.html#myhdl.SignalType" title="myhdl.SignalType"><code class="xref py py-class docutils literal"><span class="pre">SignalType</span></code></a>.
 This type can be used to check whether an object
 is a Signal instance.</p>
 </div>
 <div class="section" id="default-value-of-intbv-objects">
-<h3>Default value of <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects<a class="headerlink" href="#default-value-of-intbv-objects" title="Permalink to this headline">¶</a></h3>
-<p>The default initial value of an <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object has been
-changed from <em>None</em> to <tt class="docutils literal"><span class="pre">0</span></tt>. Though this is backward-incompatible,
+<h3>Default value of <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects<a class="headerlink" href="#default-value-of-intbv-objects" title="Permalink to this headline">¶</a></h3>
+<p>The default initial value of an <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object has been
+changed from <em>None</em> to <code class="docutils literal"><span class="pre">0</span></code>. Though this is backward-incompatible,
 the <em>None</em> value never has been put to good use, so this is
 most likely not an issue.</p>
 </div>
 <div class="section" id="combinatorial-always-blocks-use-blocking-assignments">
 <h3>Combinatorial always blocks use blocking assignments<a class="headerlink" href="#combinatorial-always-blocks-use-blocking-assignments" title="Permalink to this headline">¶</a></h3>
 <p>The convertor now uses blocking assignments for combinatorial
 always blocks in Verilog. This is in line with generally
 accepted Verilog coding conventions.</p>
 </div>
 <div class="section" id="no-synthesis-pragmas-in-verilog-output">
 <h3>No synthesis pragmas in Verilog output<a class="headerlink" href="#no-synthesis-pragmas-in-verilog-output" title="Permalink to this headline">¶</a></h3>
 <p>The convertor no longer outputs the synthesis pragmas
-<tt class="docutils literal"><span class="pre">full_case</span></tt> and <tt class="docutils literal"><span class="pre">parallel_case</span></tt>. These pragmas do
+<code class="docutils literal"><span class="pre">full_case</span></code> and <code class="docutils literal"><span class="pre">parallel_case</span></code>. These pragmas do
 more harm than good as they can cause simulation-synthesis
 mismatches. Synthesis tools should be able to infer the
 appropriate optimizations from the source code directly.</p>
 </div>
 </div>
 <div class="section" id="python-version">
 <h2>Python version<a class="headerlink" href="#python-version" title="Permalink to this headline">¶</a></h2>
 <p>MyHDL 0.7 requires Python 2.6, mainly because of its
-dependency on the new <tt class="docutils literal"><span class="pre">ast</span></tt> package.</p>
+dependency on the new <code class="docutils literal"><span class="pre">ast</span></code> package.</p>
 </div>
 <div class="section" id="acknowledgments">
 <h2>Acknowledgments<a class="headerlink" href="#acknowledgments" title="Permalink to this headline">¶</a></h2>
 <p>Several people have contributed to MyHDL 0.7 by giving feedback,
 making suggestions, fixing bugs and implementing features.
 In particular, I would like to thank
 Benoit Allard,
@@ -482,29 +474,24 @@
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="0.6.html" title="What’s new in MyHDL 0.6"
-             >next</a> |</li>
-        <li class="right" >
-          <a href="0.8.html" title="What’s new in MyHDL 0.8"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/whatsnew/0.7.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,13 +1,8 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._7
           o _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_H_D_L_/_V_e_r_i_l_o_g_ _r_e_w_r_i_t_t_e_n_ _w_i_t_h_ _t_h_e_ _a_s_t_ _m_o_d_u_l_e
           o _S_h_a_d_o_w_ _s_i_g_n_a_l_s
                 # _B_a_c_k_g_r_o_u_n_d
                 # _I_n_t_r_o_d_u_c_i_n_g_ _s_h_a_d_o_w_ _s_i_g_n_a_l_s
                 # _C_o_n_c_r_e_t_e_ _s_h_a_d_o_w_ _s_i_g_n_a_l_ _s_u_b_c_l_a_s_s_e_s
@@ -20,18 +15,18 @@
           o _S_m_a_l_l_ _c_h_a_n_g_e_s
                 # _S_i_g_n_a_l_T_y_p_e_ _a_s_ _t_h_e_ _b_a_s_e_ _c_l_a_s_s_ _o_f_ _S_i_g_n_a_l_s
                 # _D_e_f_a_u_l_t_ _v_a_l_u_e_ _o_f_ _i_n_t_b_v_ _o_b_j_e_c_t_s
                 # _C_o_m_b_i_n_a_t_o_r_i_a_l_ _a_l_w_a_y_s_ _b_l_o_c_k_s_ _u_s_e_ _b_l_o_c_k_i_n_g_ _a_s_s_i_g_n_m_e_n_t_s
                 # _N_o_ _s_y_n_t_h_e_s_i_s_ _p_r_a_g_m_a_s_ _i_n_ _V_e_r_i_l_o_g_ _o_u_t_p_u_t
           o _P_y_t_h_o_n_ _v_e_r_s_i_o_n
           o _A_c_k_n_o_w_l_e_d_g_m_e_n_t_s
-****** PPrreevviioouuss ttooppiicc ******
-_W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._8
-****** NNeexxtt ttooppiicc ******
-_W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._6
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o Previous: _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._8
+          o Next: _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._6
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ WWhhaatt?’ss nneeww iinn MMyyHHDDLL 00..77_?¶ ************
 ********** CCoonnvveerrssiioonn ttoo VVHHDDLL//VVeerriilloogg rreewwrriitttteenn wwiitthh tthhee aasstt mmoodduullee_?¶ **********
@@ -152,15 +147,15 @@
 Note the round brackets used for this type of slicing. Also, it may not be
 necessary to construct this list explicitly. You can simply use grant_vector(i)
 in an instantiation.
 To decide when to use normal or shadow signals, consider the data flow. Use
 normal signals to connect to oouuttppuuttss. Use shadow signals to transform these
 signals so that they can be used as iinnppuuttss.
 ********** UUssiinngg _SS_ii_gg_nn_aa_ll aanndd _ii_nn_tt_bb_vv oobbjjeeccttss aass iinnddiicceess_?¶ **********
-Previously, it was necessary convert _S_i_g_n_a_l and _i_n_t_b_v objects explicitly to int
+Previously, it was necessary convert _S_i_g_n_a_l and _i_n_t_b_v objects explicitly to _i_n_t
 when using them as indices for indexing and slicing. This conversion is no
 longer required; the objects can be used directly. The corresponding classes
 now have an __index__() method that takes care of the type conversion
 automatically. This feature is fully supported by the VHDL/Verilog convertor.
 ********** NNeeww ccoonnffiigguurraattiioonn aattttrriibbuutteess ffoorr ccoonnvveerrssiioonn ffiillee hheeaaddeerrss_?¶ **********
 New configuration attributes are available to control the file headers of
 converted output files.
@@ -258,14 +253,8 @@
 Several people have contributed to MyHDL 0.7 by giving feedback, making
 suggestions, fixing bugs and implementing features. In particular, I would like
 to thank Benoit Allard, Günter Dannoritzer, Tom Dillon, Knut Eldhuset, Angel
 Ezquerra, Christopher Felton, and Jian LUO.
 Thanks to Francesco Balau for packaging MyHDL for Ubuntu.
 I would also like to thank _E_a_s_i_c_s for the opportunity to use MyHDL in
 industrial projects.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _n_e_x_t |
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/whatsnew/0.6.html` & `myhdl-0.9.0/doc/build/html/whatsnew/0.6.html`

 * *Files 9% similar despite different names*

```diff
@@ -1,58 +1,49 @@
-
-
 <!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
 
 
 <html xmlns="http://www.w3.org/1999/xhtml">
   <head>
     <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
     
-    <title>What’s new in MyHDL 0.6 &mdash; MyHDL 0.8 documentation</title>
+    <title>What’s new in MyHDL 0.6 &mdash; MyHDL 0.9.0 documentation</title>
     
     <link rel="stylesheet" href="../_static/myhdl.css" type="text/css" />
     <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
     
     <script type="text/javascript">
       var DOCUMENTATION_OPTIONS = {
         URL_ROOT:    '../',
-        VERSION:     '0.8',
+        VERSION:     '0.9.0',
         COLLAPSE_INDEX: false,
         FILE_SUFFIX: '.html',
         HAS_SOURCE:  true
       };
     </script>
     <script type="text/javascript" src="../_static/jquery.js"></script>
     <script type="text/javascript" src="../_static/underscore.js"></script>
     <script type="text/javascript" src="../_static/doctools.js"></script>
-    <link rel="top" title="MyHDL 0.8 documentation" href="../index.html" />
-    <link rel="prev" title="What’s new in MyHDL 0.7" href="0.7.html" /> 
+    <link rel="top" title="MyHDL 0.9.0 documentation" href="../index.html" />
+    <link rel="next" title="What’s new in MyHDL 0.5" href="0.5.html" />
+    <link rel="prev" title="What’s new in MyHDL 0.7" href="0.7.html" />
+   
+  
+  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9">
+
   </head>
-  <body>
+  <body role="document">
 <div style="background-color: white; text-align: left; padding: 5px 5px 2px 15px">
 <a href="http://www.myhdl.org">
     <img src="../_static/myhdl_logo_header.png" border=0 alt="MyHDL" />
 </a>
 </div>
 
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             accesskey="I">index</a></li>
-        <li class="right" >
-          <a href="0.7.html" title="What’s new in MyHDL 0.7"
-             accesskey="P">previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
 
-      <div class="sphinxsidebar">
+      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
         <div class="sphinxsidebarwrapper">
   <h3><a href="../index.html">Table Of Contents</a></h3>
   <ul>
 <li><a class="reference internal" href="#">What&#8217;s new in MyHDL 0.6</a><ul>
 <li><a class="reference internal" href="#conversion-to-vhdl">Conversion to VHDL</a><ul>
 <li><a class="reference internal" href="#rationale">Rationale</a></li>
 <li><a class="reference internal" href="#advantages">Advantages</a></li>
@@ -93,24 +84,31 @@
 <li><a class="reference internal" href="#instances-function">instances() function</a></li>
 <li><a class="reference internal" href="#conversion-of-printing-without-a-newline">Conversion of printing without a newline</a></li>
 </ul>
 </li>
 </ul>
 </li>
 </ul>
-
-  <h4>Previous topic</h4>
-  <p class="topless"><a href="0.7.html"
-                        title="previous chapter">What&#8217;s new in MyHDL 0.7</a></p>
-  <h3>This Page</h3>
-  <ul class="this-page-menu">
-    <li><a href="../_sources/whatsnew/0.6.txt"
-           rel="nofollow">Show Source</a></li>
-  </ul>
-<div id="searchbox" style="display: none">
+<div class="relations">
+<h3>Related Topics</h3>
+<ul>
+  <li><a href="../index.html">Documentation overview</a><ul>
+      <li>Previous: <a href="0.7.html" title="previous chapter">What&#8217;s new in MyHDL 0.7</a></li>
+      <li>Next: <a href="0.5.html" title="next chapter">What&#8217;s new in MyHDL 0.5</a></li>
+  </ul></li>
+</ul>
+</div>
+  <div role="note" aria-label="source link">
+    <h3>This Page</h3>
+    <ul class="this-page-menu">
+      <li><a href="../_sources/whatsnew/0.6.txt"
+            rel="nofollow">Show Source</a></li>
+    </ul>
+   </div>
+<div id="searchbox" style="display: none" role="search">
   <h3>Quick search</h3>
     <form class="search" action="../search.html" method="get">
       <input type="text" name="q" />
       <input type="submit" value="Go" />
       <input type="hidden" name="check_keywords" value="yes" />
       <input type="hidden" name="area" value="default" />
     </form>
@@ -121,15 +119,15 @@
 <script type="text/javascript">$('#searchbox').show(0);</script>
         </div>
       </div>
 
     <div class="document">
       <div class="documentwrapper">
         <div class="bodywrapper">
-          <div class="body">
+          <div class="body" role="main">
             
   <div class="section" id="what-s-new-in-myhdl-0-6">
 <span id="new06"></span><h1>What&#8217;s new in MyHDL 0.6<a class="headerlink" href="#what-s-new-in-myhdl-0-6" title="Permalink to this headline">¶</a></h1>
 <div class="section" id="conversion-to-vhdl">
 <h2>Conversion to VHDL<a class="headerlink" href="#conversion-to-vhdl" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="rationale">
 <h3>Rationale<a class="headerlink" href="#rationale" title="Permalink to this headline">¶</a></h3>
@@ -152,18 +150,18 @@
 <p>MyHDL to VHDL conversion offers the following advantages:</p>
 <dl class="docutils">
 <dt>MyHDL integration in a VHDL-based design flow</dt>
 <dd>Designers can start using MyHDL and benefit from its power and
 flexibility, within the context of their proven design flow.</dd>
 <dt>The convertor automates a number of hard tasks</dt>
 <dd>The convertor automates a number of tasks that are hard to do in
-VHDL directly. For example, when mixing <tt class="docutils literal"><span class="pre">unsigned</span></tt> and <tt class="docutils literal"><span class="pre">signed</span></tt>
+VHDL directly. For example, when mixing <code class="docutils literal"><span class="pre">unsigned</span></code> and <code class="docutils literal"><span class="pre">signed</span></code>
 types it can be difficult to describe the desired behavior
 correctly.  In contrast, a MyHDL designer can use the high-level
-<tt class="docutils literal"><span class="pre">intbv</span></tt> type, and let the convertor deal with type
+<code class="docutils literal"><span class="pre">intbv</span></code> type, and let the convertor deal with type
 conversions and resizings.</dd>
 <dt>MyHDL as an IP development platform</dt>
 <dd>The possibility to convert the same MyHDL source to equivalent
 Verilog and VHDL creates a novel application: using MyHDL as an IP
 development platform. IP developers can serve customers for both
 target languages from a single MyHDL code base. Moreover, MyHDL&#8217;s
 flexibility and parametrizability make it ideally suited to this
@@ -180,39 +178,39 @@
 for both target languages. The goal is that all MyHDL code that can be
 converted to Verilog can be converted to VHDL also, and
 vice versa. This has been achieved except for a few minor issues due
 to limitations of the target languages.</p>
 </div>
 <div class="section" id="user-interface">
 <h4>User interface<a class="headerlink" href="#user-interface" title="Permalink to this headline">¶</a></h4>
-<p>Conversion to VHDL is implemented by the following function in the <tt class="docutils literal"><span class="pre">myhdl</span></tt> package:</p>
+<p>Conversion to VHDL is implemented by the following function in the <code class="docutils literal"><span class="pre">myhdl</span></code> package:</p>
 <dl class="function">
 <dt>
-<tt class="descname">toVHDL</tt><big>(</big><em>func[, *args][, **kwargs]</em><big>)</big></dt>
+<code class="descname">toVHDL</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span></dt>
 <dd><p>Converts a MyHDL design instance to equivalent VHDL
-code. <em>func</em> is a function that returns an instance. <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a>
+code. <em>func</em> is a function that returns an instance. <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a>
 calls <em>func</em> under its control and passes <em>*args</em> and
 <em>**kwargs</em> to the call.</p>
 <p>The return value is the same as the one returned by the call
-<tt class="docutils literal"><span class="pre">func(*args,</span> <span class="pre">**kwargs)</span></tt>. It can be assigned to an instance name.
+<code class="docutils literal"><span class="pre">func(*args,</span> <span class="pre">**kwargs)</span></code>. It can be assigned to an instance name.
 The top-level instance name and the basename of the Verilog
-output filename is <tt class="docutils literal"><span class="pre">func.func_name</span></tt> by default.</p>
+output filename is <code class="docutils literal"><span class="pre">func.func_name</span></code> by default.</p>
 </dd></dl>
 
-<p><a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a> has the following attributes:</p>
+<p><a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a> has the following attributes:</p>
 <dl class="attribute">
 <dt id="myhdl.toVHDL.name">
-<tt class="descclassname">toVHDL.</tt><tt class="descname">name</tt><a class="headerlink" href="#myhdl.toVHDL.name" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">toVHDL.</code><code class="descname">name</code><a class="headerlink" href="#myhdl.toVHDL.name" title="Permalink to this definition">¶</a></dt>
 <dd><p>This attribute is used to overwrite the default top-level
 instance name and the basename of the VHDL output.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.toVHDL.component_declarations">
-<tt class="descclassname">toVHDL.</tt><tt class="descname">component_declarations</tt><a class="headerlink" href="#myhdl.toVHDL.component_declarations" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">toVHDL.</code><code class="descname">component_declarations</code><a class="headerlink" href="#myhdl.toVHDL.component_declarations" title="Permalink to this definition">¶</a></dt>
 <dd><p>This attribute can be used to add component declarations to the
 VHDL output. When a string is assigned to it, it will be copied
 to the appropriate place in the output file.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="type-mapping">
@@ -231,100 +229,101 @@
 <thead valign="bottom">
 <tr class="row-odd"><th class="head">MyHDL type</th>
 <th class="head">VHDL type</th>
 <th class="head">Notes</th>
 </tr>
 </thead>
 <tbody valign="top">
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">int</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">integer</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">int</span></code></td>
+<td><code class="docutils literal"><span class="pre">integer</span></code></td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">bool</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">std_logic</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">bool</span></code></td>
+<td><code class="docutils literal"><span class="pre">std_logic</span></code></td>
 <td>(1)</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">intbv</span></tt> with <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">unsigned</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">intbv</span></code> with <code class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">unsigned</span></code></td>
 <td>(2)</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">intbv</span></tt> with  <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">signed</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">intbv</span></code> with  <code class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">signed</span></code></td>
 <td>(2)</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">enum</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">enum</span></code></td>
 <td>dedicated enumeration type</td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">tuple</span></tt> of <tt class="docutils literal"><span class="pre">int</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">tuple</span></code> of <code class="docutils literal"><span class="pre">int</span></code></td>
 <td>mapped to case statement</td>
 <td>(3)</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">list</span></tt> of <tt class="docutils literal"><span class="pre">bool</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">std_logic</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">list</span></code> of <code class="docutils literal"><span class="pre">bool</span></code></td>
+<td><code class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">std_logic</span></code></td>
 <td>&nbsp;</td>
 </tr>
-<tr class="row-odd"><td><tt class="docutils literal"><span class="pre">list</span></tt> of <tt class="docutils literal"><span class="pre">intbv</span></tt> with <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">unsigned</span></tt></td>
+<tr class="row-odd"><td><code class="docutils literal"><span class="pre">list</span></code> of <code class="docutils literal"><span class="pre">intbv</span></code> with <code class="docutils literal"><span class="pre">min</span> <span class="pre">&gt;=</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">unsigned</span></code></td>
 <td>(4)</td>
 </tr>
-<tr class="row-even"><td><tt class="docutils literal"><span class="pre">list</span></tt> of <tt class="docutils literal"><span class="pre">intbv</span></tt> with <tt class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></tt></td>
-<td><tt class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">signed</span></tt></td>
+<tr class="row-even"><td><code class="docutils literal"><span class="pre">list</span></code> of <code class="docutils literal"><span class="pre">intbv</span></code> with <code class="docutils literal"><span class="pre">min</span> <span class="pre">&lt;</span> <span class="pre">0</span></code></td>
+<td><code class="docutils literal"><span class="pre">array</span> <span class="pre">of</span> <span class="pre">signed</span></code></td>
 <td>(4)</td>
 </tr>
 </tbody>
 </table>
 <p>Notes:</p>
 <ol class="arabic simple">
-<li>The VHDL <tt class="docutils literal"><span class="pre">std_logic</span></tt> type is defined in the standard VHDL package
-<tt class="docutils literal"><span class="pre">IEEE.std_logic_1164</span></tt>.</li>
-<li>The VHDL <tt class="docutils literal"><span class="pre">unsigned</span></tt> and <tt class="docutils literal"><span class="pre">signed</span></tt> types used are those from the
-standard VHDL packages <tt class="docutils literal"><span class="pre">IEEE.numeric_std</span></tt>.</li>
-<li>A MyHDL <tt class="docutils literal"><span class="pre">tuple</span></tt> of <tt class="docutils literal"><span class="pre">int</span></tt> is used for ROM inference, and can only be
+<li>The VHDL <code class="docutils literal"><span class="pre">std_logic</span></code> type is defined in the standard VHDL package
+<code class="docutils literal"><span class="pre">IEEE.std_logic_1164</span></code>.</li>
+<li>The VHDL <code class="docutils literal"><span class="pre">unsigned</span></code> and <code class="docutils literal"><span class="pre">signed</span></code> types used are those from the
+standard VHDL packages <code class="docutils literal"><span class="pre">IEEE.numeric_std</span></code>.</li>
+<li>A MyHDL <code class="docutils literal"><span class="pre">tuple</span></code> of <code class="docutils literal"><span class="pre">int</span></code> is used for ROM inference, and can only be
 used in a very specific way: an indexing operation into the tuple
 should be the rhs of an assignment.</li>
 <li>All list members should have identical value constraints.</li>
 </ol>
 <p>The table as presented applies to MyHDL variables. They are mapped to
-VHDL variables (except for the case of a <tt class="docutils literal"><span class="pre">tuple</span></tt> of <tt class="docutils literal"><span class="pre">int</span></tt>).</p>
-<p>The convertor also supports MyHDL signals that use <tt class="docutils literal"><span class="pre">bool</span></tt>,
-<tt class="docutils literal"><span class="pre">intbv</span></tt> or <tt class="docutils literal"><span class="pre">enum</span></tt> objects as their underlying type. These are mapped to
+VHDL variables (except for the case of a <code class="docutils literal"><span class="pre">tuple</span></code> of <code class="docutils literal"><span class="pre">int</span></code>).</p>
+<p>The convertor also supports MyHDL signals that use <code class="docutils literal"><span class="pre">bool</span></code>,
+<code class="docutils literal"><span class="pre">intbv</span></code> or <code class="docutils literal"><span class="pre">enum</span></code> objects as their underlying type. These are mapped to
 VHDL signals with a type as specified in the table above.</p>
 <p>The convertor supports MyHDL list of signals provided the underlying
-signal type is either <tt class="docutils literal"><span class="pre">bool</span></tt> or <tt class="docutils literal"><span class="pre">intbv</span></tt>. They may be mapped to a VHDL
+signal type is either <code class="docutils literal"><span class="pre">bool</span></code> or <code class="docutils literal"><span class="pre">intbv</span></code>. They may be mapped to a VHDL
 signal with a VHDL type as specified in the table.
 However, list of signals are not always mapped to a corresponding VHDL
-signal. See <a class="reference internal" href="#new06-listofsigs"><em>Conversion of lists of signals</em></a> for more info.</p>
+signal. See <a class="reference internal" href="#new06-listofsigs"><span>Conversion of lists of signals</span></a> for more info.</p>
 </div>
 <div class="section" id="template-transformation">
 <h4>Template transformation<a class="headerlink" href="#template-transformation" title="Permalink to this headline">¶</a></h4>
 <p>There is a difference between VHDL and Verilog in the way in which
 sensitivity to signal edges is specified. In Verilog, edge specifiers
 can be used directly in the sensitivity list. In VHDL, this is not
 possible: only signals can be used in the sensitivity list. To check
-for an edge, one uses the <tt class="docutils literal"><span class="pre">rising_edge()</span></tt> or <tt class="docutils literal"><span class="pre">falling_edge()</span></tt>
+for an edge, one uses the <code class="docutils literal"><span class="pre">rising_edge()</span></code> or <code class="docutils literal"><span class="pre">falling_edge()</span></code>
 functions in the code.</p>
 <p>MyHDL follows the Verilog scheme to specify edges in the sensitivity
 list. Consequently, when mapping such code to VHDL, it needs to be
 transformed to equivalent VHDL. This is an important issue because it
 affects all synthesizable templates that infer sequential logic.</p>
 <p>We will illustrate this feature with some examples. This is the MyHDL
 code for a D flip-flop:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">)</span>
 <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
     <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">d</span>
 </pre></div>
 </div>
 <p>It is converted to VHDL as follows:</p>
-<div class="highlight-python"><pre>DFF_LOGIC: process (clk) is
+<div class="highlight-python"><div class="highlight"><pre>DFF_LOGIC: process (clk) is
 begin
     if rising_edge(clk) then
         q &lt;= d;
     end if;
-end process DFF_LOGIC;</pre>
+end process DFF_LOGIC;
+</pre></div>
 </div>
 <p>The convertor can handle the more general case. For example, this is
 MyHDL code for a D flip-flop with asynchronous set, asynchronous
 reset, and preference of set over reset:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="nd">@always</span><span class="p">(</span><span class="n">clk</span><span class="o">.</span><span class="n">posedge</span><span class="p">,</span> <span class="nb">set</span><span class="o">.</span><span class="n">negedge</span><span class="p">,</span> <span class="n">rst</span><span class="o">.</span><span class="n">negedge</span><span class="p">)</span>
 <span class="k">def</span> <span class="nf">logic</span><span class="p">():</span>
     <span class="k">if</span> <span class="nb">set</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
@@ -332,24 +331,25 @@
     <span class="k">elif</span> <span class="n">rst</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
         <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="mi">0</span>
     <span class="k">else</span><span class="p">:</span>
         <span class="n">q</span><span class="o">.</span><span class="n">next</span> <span class="o">=</span> <span class="n">d</span>
 </pre></div>
 </div>
 <p>This is converted to VHDL as follows:</p>
-<div class="highlight-python"><pre>DFFSR_LOGIC: process (clk, set, rst) is
+<div class="highlight-python"><div class="highlight"><pre>DFFSR_LOGIC: process (clk, set, rst) is
 begin
-    if (set = '0') then
-        q &lt;= '1';
-    elsif (rst = '0') then
-        q &lt;= '0';
+    if (set = &#39;0&#39;) then
+        q &lt;= &#39;1&#39;;
+    elsif (rst = &#39;0&#39;) then
+        q &lt;= &#39;0&#39;;
     elsif rising_edge(clk) then
         q &lt;= d;
     end if;
-end process DFFSR_LOGIC;</pre>
+end process DFFSR_LOGIC;
+</pre></div>
 </div>
 <p>All cases with practical utility can be handled in this way. However,
 there are other cases that cannot be transformed to equivalent
 VHDL. The convertor will detect those cases and give an error.</p>
 </div>
 </div>
 </div>
@@ -388,21 +388,21 @@
 code works correctly. In previous MyHDL versions, the proposed
 verification technique was co-simulation: use the same MyHDL test
 bench to simulate the converted Verilog code and the original MyHDL
 code. While co-simulation works well, there are a number of issues
 with it:</p>
 <ul class="simple">
 <li>Co-simulation requires that the HDL simulator has an interface to
-its internal workings, such as <tt class="docutils literal"><span class="pre">vpi</span></tt> for Verilog and <tt class="docutils literal"><span class="pre">vhpi</span></tt> for
+its internal workings, such as <code class="docutils literal"><span class="pre">vpi</span></code> for Verilog and <code class="docutils literal"><span class="pre">vhpi</span></code> for
 VHDL.</li>
-<li><tt class="docutils literal"><span class="pre">vpi</span></tt> for Verilog is well-established and available for
-open-source simulators such as Icarus and cver. However, <tt class="docutils literal"><span class="pre">vhpi</span></tt> for
+<li><code class="docutils literal"><span class="pre">vpi</span></code> for Verilog is well-established and available for
+open-source simulators such as Icarus and cver. However, <code class="docutils literal"><span class="pre">vhpi</span></code> for
 VHDL is much less established; it is unclear whether there is an open
 source solution that is powerful enough for MyHDL&#8217;s purposes.</li>
-<li>Even though <tt class="docutils literal"><span class="pre">vpi</span></tt> is a &#8220;standard&#8221;, there are differences between
+<li>Even though <code class="docutils literal"><span class="pre">vpi</span></code> is a &#8220;standard&#8221;, there are differences between
 various simulators. Therefore, some customization is typically required
 per Verilog simulator.</li>
 <li>MyHDL co-simulation uses unix-style interprocess communication
 that doesn&#8217;t work on Windows natively. This is an exception to the
 rest of MyHDL that should run on any Python platform.</li>
 </ul>
 <p>The conclusion is that co-simulation is probably not a viable solution
@@ -412,87 +412,87 @@
 this is not a fully general solution either, as there are important
 restrictions on the kind of code that can be converted. However, with
 the additional features that have been developed, it should be a
 useful solution for verifying converted code.</p>
 </div>
 <div class="section" id="print-statement">
 <h3>Print statement<a class="headerlink" href="#print-statement" title="Permalink to this headline">¶</a></h3>
-<p>In previous MyHDL versions, <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> statement conversion to Verilog was
+<p>In previous MyHDL versions, <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> statement conversion to Verilog was
 supported in a quick and dirty way, by merely copying the format
 string without checks. With the advent of VHDL conversion, this has
 now been implemented more rigorously. This was necessary because VHDL
 doesn&#8217;t work with format strings. Rather, the format string
-specification has to be converted to a sequence of VHDL <tt class="docutils literal"><span class="pre">write</span></tt> and
-<tt class="docutils literal"><span class="pre">writeline</span></tt> calls.</p>
-<p>A <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> statement with multiple arguments:</p>
+specification has to be converted to a sequence of VHDL <code class="docutils literal"><span class="pre">write</span></code> and
+<code class="docutils literal"><span class="pre">writeline</span></code> calls.</p>
+<p>A <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> statement with multiple arguments:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">print</span> <span class="n">arg1</span><span class="p">,</span> <span class="n">arg2</span><span class="p">,</span> <span class="o">...</span>
 </pre></div>
 </div>
 <p>is supported. However, there are restrictions on the arguments.
 First, they should be of one of the following forms:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">arg</span>
 <span class="n">formatstring</span> <span class="o">%</span> <span class="n">arg</span>
 <span class="n">formatstring</span> <span class="o">%</span> <span class="p">(</span><span class="n">arg1</span><span class="p">,</span> <span class="n">arg2</span><span class="p">,</span> <span class="o">...</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>where <tt class="docutils literal"><span class="pre">arg</span></tt> is a <tt class="docutils literal"><span class="pre">bool</span></tt>, <tt class="docutils literal"><span class="pre">int</span></tt>, <tt class="docutils literal"><span class="pre">intbv</span></tt>, <tt class="docutils literal"><span class="pre">enum</span></tt>, or a
-<tt class="docutils literal"><span class="pre">Signal</span></tt> of these types.</p>
-<p>The <tt class="docutils literal"><span class="pre">formatstring</span></tt> contains ordinary characters and conversion
+<p>where <code class="docutils literal"><span class="pre">arg</span></code> is a <code class="docutils literal"><span class="pre">bool</span></code>, <code class="docutils literal"><span class="pre">int</span></code>, <code class="docutils literal"><span class="pre">intbv</span></code>, <code class="docutils literal"><span class="pre">enum</span></code>, or a
+<code class="docutils literal"><span class="pre">Signal</span></code> of these types.</p>
+<p>The <code class="docutils literal"><span class="pre">formatstring</span></code> contains ordinary characters and conversion
 specifiers as in Python. However, the only supported conversion specifiers
-are <tt class="docutils literal"><span class="pre">%s</span></tt> and <tt class="docutils literal"><span class="pre">%d</span></tt>.
+are <code class="docutils literal"><span class="pre">%s</span></code> and <code class="docutils literal"><span class="pre">%d</span></code>.
 Justification and width specification are thus not supported.</p>
 <p>Printing without a newline:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">print</span> <span class="n">arg1</span> <span class="p">,</span>
 </pre></div>
 </div>
 <p>is not supported. This is because the solution is based on
-<tt class="docutils literal"><span class="pre">std.textio</span></tt>. In VHDL <tt class="docutils literal"><span class="pre">std.textio</span></tt>, subsequent <tt class="docutils literal"><span class="pre">write()</span></tt> calls to
-a line are only printed upon a <tt class="docutils literal"><span class="pre">writeline()</span></tt> call. As a
-normal <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> implies a newline, the correct behavior can be
-guaranteed, but for a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> without newline this is not
+<code class="docutils literal"><span class="pre">std.textio</span></code>. In VHDL <code class="docutils literal"><span class="pre">std.textio</span></code>, subsequent <code class="docutils literal"><span class="pre">write()</span></code> calls to
+a line are only printed upon a <code class="docutils literal"><span class="pre">writeline()</span></code> call. As a
+normal <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> implies a newline, the correct behavior can be
+guaranteed, but for a <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> without newline this is not
 possible. In the future, other techniques may be used and this
 restriction may be lifted.</p>
 </div>
 <div class="section" id="assert-statement">
 <h3>Assert statement<a class="headerlink" href="#assert-statement" title="Permalink to this headline">¶</a></h3>
-<p>An <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a> statement in Python looks as follow:</p>
+<p>An <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a> statement in Python looks as follow:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="k">assert</span> <span class="n">test_expression</span>
 </pre></div>
 </div>
-<p>It can be converted provided <tt class="docutils literal"><span class="pre">test_expression</span></tt> is convertible.</p>
+<p>It can be converted provided <code class="docutils literal"><span class="pre">test_expression</span></code> is convertible.</p>
 </div>
 <div class="section" id="delay-objects">
 <h3>Delay objects<a class="headerlink" href="#delay-objects" title="Permalink to this headline">¶</a></h3>
 <p>Delay objects are constructed as follows:</p>
 <div class="highlight-python"><div class="highlight"><pre><span class="n">delay</span><span class="p">(</span><span class="n">t</span><span class="p">)</span>
 </pre></div>
 </div>
-<p>with <tt class="docutils literal"><span class="pre">t</span></tt> an integer. They are used in <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">yield</span></tt></a> statements and
-as the argument of <a class="reference internal" href="../manual/reference.html#myhdl.always" title="myhdl.always"><tt class="xref py py-func docutils literal"><span class="pre">always()</span></tt></a> decorators, to specify delays.
+<p>with <code class="docutils literal"><span class="pre">t</span></code> an integer. They are used in <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#yield" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">yield</span></code></a> statements and
+as the argument of <a class="reference internal" href="../manual/reference.html#myhdl.always" title="myhdl.always"><code class="xref py py-func docutils literal"><span class="pre">always()</span></code></a> decorators, to specify delays.
 They can now be converted.</p>
 </div>
 <div class="section" id="methodology-notes">
 <h3>Methodology notes<a class="headerlink" href="#methodology-notes" title="Permalink to this headline">¶</a></h3>
 <p>The question is whether the conversion restrictions permit to develop
 sufficiently complex test benches. In this section, we present some
 insights about this.</p>
 <p>The most important restrictions are the types that can be used. These
 remain &#8220;hardware-oriented&#8221; as before.</p>
 <p>Even in the previous MyHDL release, the &#8220;convertible subset&#8221; was much
-wider than the &#8220;synthesis subset&#8221;. For example, <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">while</span></tt></a> and
-<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">raise</span></tt></a> statement were already convertible.</p>
-<p>The support for <a class="reference internal" href="../manual/reference.html#myhdl.delay" title="myhdl.delay"><tt class="xref py py-func docutils literal"><span class="pre">delay()</span></tt></a> objects is the most important new feature
+wider than the &#8220;synthesis subset&#8221;. For example, <a class="reference external" href="http://docs.python.org/reference/compound_stmts.html#while" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">while</span></code></a> and
+<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#raise" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">raise</span></code></a> statement were already convertible.</p>
+<p>The support for <a class="reference internal" href="../manual/reference.html#myhdl.delay" title="myhdl.delay"><code class="xref py py-func docutils literal"><span class="pre">delay()</span></code></a> objects is the most important new feature
 to write high-level models and test benches.</p>
-<p>With the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">print</span></tt></a> statement, simple debugging can be done.</p>
-<p>Of particular interest is the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a> statement. Originally,
-<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a> statements were only intended to insert debugging
+<p>With the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#print" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">print</span></code></a> statement, simple debugging can be done.</p>
+<p>Of particular interest is the <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a> statement. Originally,
+<a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a> statements were only intended to insert debugging
 assertions in code. Recently, there is a tendency to use them to write
 self-checking unit tests, controlled by unit test frameworks such as
-<tt class="docutils literal"><span class="pre">py.test</span></tt>. In particular, they are a powerful way to write
-self-checking test benches for MyHDL designs. As <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><tt class="xref std std-keyword docutils literal"><span class="pre">assert</span></tt></a>
+<code class="docutils literal"><span class="pre">py.test</span></code>. In particular, they are a powerful way to write
+self-checking test benches for MyHDL designs. As <a class="reference external" href="http://docs.python.org/reference/simple_stmts.html#assert" title="(in Python v2.7)"><code class="xref std std-keyword docutils literal"><span class="pre">assert</span></code></a>
 statements are now convertible, a whole test suite in MyHDL can be
 converted to an equivalent test suite in Verilog and VHDL.</p>
 <p>Finally, the same techniques as for synthesizable code can be used
 to master complexity. In particular, any code outside generators
 is executed during elaboration, and therefore not considered in
 the conversion process. This feature can for example be used for
 complex calculations that set up constants or expected results.
@@ -509,96 +509,96 @@
 MyHDL convertor itself.</p>
 </div>
 <div class="section" id="id1">
 <h3>Approach<a class="headerlink" href="#id1" title="Permalink to this headline">¶</a></h3>
 <p>To verify the convertor output, a methodology has been developed and
 implemented that doesn&#8217;t rely on co-simulation and works for both
 Verilog and VHDL.</p>
-<p>The solution builds on the features explained in section <a class="reference internal" href="#new06-test"><em>Conversion of test benches</em></a>.
+<p>The solution builds on the features explained in section <a class="reference internal" href="#new06-test"><span>Conversion of test benches</span></a>.
 The idea is basically to convert the test bench as well as the
-functional code. In particular, <tt class="docutils literal"><span class="pre">print</span></tt> statements in MyHDL are
+functional code. In particular, <code class="docutils literal"><span class="pre">print</span></code> statements in MyHDL are
 converted to equivalent statements in the HDL. The verification
 process consists of running both the MyHDL and the HDL simulation,
 comparing the simulation output, and reporting any differences.</p>
 <p>The goal is to make the verification process as easy as possible. The
-use of <tt class="docutils literal"><span class="pre">print</span></tt> statements to debug a design is a very common and
+use of <code class="docutils literal"><span class="pre">print</span></code> statements to debug a design is a very common and
 simple technique. The verification process itself is implemented in a
-single function with an interface that is identical to <tt class="docutils literal"><span class="pre">toVHDL</span></tt> and
-<tt class="docutils literal"><span class="pre">toVerilog</span></tt>.</p>
+single function with an interface that is identical to <code class="docutils literal"><span class="pre">toVHDL</span></code> and
+<code class="docutils literal"><span class="pre">toVerilog</span></code>.</p>
 <p>As this is a native Python solution, it runs on any platform on which
 the HDL simulator runs. Moreover, any HDL simulator can be used as no
-<tt class="docutils literal"><span class="pre">vpi</span></tt> or <tt class="docutils literal"><span class="pre">vhpi</span></tt> capabilities are needed. Of course, per HDL
+<code class="docutils literal"><span class="pre">vpi</span></code> or <code class="docutils literal"><span class="pre">vhpi</span></code> capabilities are needed. Of course, per HDL
 simulator some customization is required to define the details on how
 it is used. This needs to be done once per HDL simulator and is fully
 under user control.</p>
 </div>
 <div class="section" id="verification-interface">
 <h3>Verification interface<a class="headerlink" href="#verification-interface" title="Permalink to this headline">¶</a></h3>
 <p>All functions related to conversion verification are implemented in
-the <tt class="docutils literal"><span class="pre">myhdl.conversion</span></tt> package. (To keep the <tt class="docutils literal"><span class="pre">myhdl</span></tt> namespace
-clean, they are not available from the <tt class="docutils literal"><span class="pre">myhdl</span></tt> namespace directly.)</p>
+the <code class="docutils literal"><span class="pre">myhdl.conversion</span></code> package. (To keep the <code class="docutils literal"><span class="pre">myhdl</span></code> namespace
+clean, they are not available from the <code class="docutils literal"><span class="pre">myhdl</span></code> namespace directly.)</p>
 <dl class="function">
 <dt id="myhdl.verify">
-<tt class="descname">verify</tt><big>(</big><em>func[, *args][, **kwargs]</em><big>)</big><a class="headerlink" href="#myhdl.verify" title="Permalink to this definition">¶</a></dt>
-<dd><p>Used like <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a>. It converts MyHDL code,
+<code class="descname">verify</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.verify" title="Permalink to this definition">¶</a></dt>
+<dd><p>Used like <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a>. It converts MyHDL code,
 simulates both the MyHDL code and the HDL code and reports any
 differences. The default HDL simulator is GHDL.</p>
 </dd></dl>
 
 <dl class="function">
 <dt id="myhdl.analyze">
-<tt class="descname">analyze</tt><big>(</big><em>func[, *args][, **kwargs]</em><big>)</big><a class="headerlink" href="#myhdl.analyze" title="Permalink to this definition">¶</a></dt>
-<dd><p>Used like <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><tt class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></tt></a>. It converts MyHDL code, and analyzes the
+<code class="descname">analyze</code><span class="sig-paren">(</span><em>func[, *args][, **kwargs]</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.analyze" title="Permalink to this definition">¶</a></dt>
+<dd><p>Used like <a class="reference internal" href="../manual/reference.html#myhdl.toVHDL" title="myhdl.toVHDL"><code class="xref py py-func docutils literal"><span class="pre">toVHDL()</span></code></a>. It converts MyHDL code, and analyzes the
 resulting HDL.
 Used to verify whether the HDL output is syntactically correct.</p>
 </dd></dl>
 
 <p>The two previous functions have the following attribute:</p>
 <dl class="attribute">
 <dt id="myhdl.analyze.simulator">
-<tt class="descclassname">analyze.</tt><tt class="descname">simulator</tt><a class="headerlink" href="#myhdl.analyze.simulator" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">analyze.</code><code class="descname">simulator</code><a class="headerlink" href="#myhdl.analyze.simulator" title="Permalink to this definition">¶</a></dt>
 <dd><p>Used to set the name of the HDL analyzer. GHDL
 is the default.</p>
 </dd></dl>
 
 <dl class="attribute">
 <dt id="myhdl.verify.simulator">
-<tt class="descclassname">verify.</tt><tt class="descname">simulator</tt><a class="headerlink" href="#myhdl.verify.simulator" title="Permalink to this definition">¶</a></dt>
+<code class="descclassname">verify.</code><code class="descname">simulator</code><a class="headerlink" href="#myhdl.verify.simulator" title="Permalink to this definition">¶</a></dt>
 <dd><p>Used to set the name of the HDL simulator. GHDL
 is the default.</p>
 </dd></dl>
 
 </div>
 <div class="section" id="hdl-simulator-registration">
 <h3>HDL simulator registration<a class="headerlink" href="#hdl-simulator-registration" title="Permalink to this headline">¶</a></h3>
 <p>To be able to use a HDL simulator to verify conversions, it needs to
 be registered first. This is needed once per simulator (or rather, per
 set of analysis and simulation commands). Registering is done with the
 following function:</p>
 <dl class="function">
 <dt id="myhdl.registerSimulator">
-<tt class="descname">registerSimulator</tt><big>(</big><em>name=None</em>, <em>hdl=None</em>, <em>analyze=None</em>, <em>elaborate=None</em>, <em>simulate=None</em>, <em>offset=0</em><big>)</big><a class="headerlink" href="#myhdl.registerSimulator" title="Permalink to this definition">¶</a></dt>
-<dd><p>Registers a particular HDL simulator to be used by  <a class="reference internal" href="#myhdl.verify" title="myhdl.verify"><tt class="xref py py-func docutils literal"><span class="pre">verify()</span></tt></a>
-and <a class="reference internal" href="#myhdl.analyze" title="myhdl.analyze"><tt class="xref py py-func docutils literal"><span class="pre">analyze()</span></tt></a>. <em>name</em> is the name of the simulator.
-<em>hdl</em> specifies the HDL: <tt class="docutils literal"><span class="pre">&quot;VHDL&quot;</span></tt> or <tt class="docutils literal"><span class="pre">&quot;Verilog&quot;</span></tt>.
+<code class="descname">registerSimulator</code><span class="sig-paren">(</span><em>name=None</em>, <em>hdl=None</em>, <em>analyze=None</em>, <em>elaborate=None</em>, <em>simulate=None</em>, <em>offset=0</em><span class="sig-paren">)</span><a class="headerlink" href="#myhdl.registerSimulator" title="Permalink to this definition">¶</a></dt>
+<dd><p>Registers a particular HDL simulator to be used by  <a class="reference internal" href="#myhdl.verify" title="myhdl.verify"><code class="xref py py-func docutils literal"><span class="pre">verify()</span></code></a>
+and <a class="reference internal" href="#myhdl.analyze" title="myhdl.analyze"><code class="xref py py-func docutils literal"><span class="pre">analyze()</span></code></a>. <em>name</em> is the name of the simulator.
+<em>hdl</em> specifies the HDL: <code class="docutils literal"><span class="pre">&quot;VHDL&quot;</span></code> or <code class="docutils literal"><span class="pre">&quot;Verilog&quot;</span></code>.
 <em>analyze</em> is a command string to analyze the HDL source code.
 <em>elaborate</em> is a command string to elaborate the HDL
 code. This command is optional.
 <em>simulate</em> is a command string to simulate the HDL code.
 <em>offset</em> is an integer specifying the number of initial lines to be ignored
 from the HDL simulator output.</p>
 <p>The command strings should be string templates that refer to the
-<tt class="docutils literal"><span class="pre">topname</span></tt> variable that specifies the design name. The templates
-can also use the <tt class="docutils literal"><span class="pre">unitname</span></tt> variable which is the lower case
-version of <tt class="docutils literal"><span class="pre">topname</span></tt>.
+<code class="docutils literal"><span class="pre">topname</span></code> variable that specifies the design name. The templates
+can also use the <code class="docutils literal"><span class="pre">unitname</span></code> variable which is the lower case
+version of <code class="docutils literal"><span class="pre">topname</span></code>.
 The command strings can assume that a subdirectory called
-<tt class="docutils literal"><span class="pre">work</span></tt> is available in the current working directory. Analysis and
+<code class="docutils literal"><span class="pre">work</span></code> is available in the current working directory. Analysis and
 elaboration results can be put there if desired.</p>
-<p>The <a class="reference internal" href="#myhdl.analyze" title="myhdl.analyze"><tt class="xref py py-func docutils literal"><span class="pre">analyze()</span></tt></a> function runs the <em>analyze</em> command.
-The <a class="reference internal" href="#myhdl.verify" title="myhdl.verify"><tt class="xref py py-func docutils literal"><span class="pre">verify()</span></tt></a> function runs the <em>analyze</em> command, then the
+<p>The <a class="reference internal" href="#myhdl.analyze" title="myhdl.analyze"><code class="xref py py-func docutils literal"><span class="pre">analyze()</span></code></a> function runs the <em>analyze</em> command.
+The <a class="reference internal" href="#myhdl.verify" title="myhdl.verify"><code class="xref py py-func docutils literal"><span class="pre">verify()</span></code></a> function runs the <em>analyze</em> command, then the
 <em>elaborate</em> command if any, and then the <em>simulate</em> command.</p>
 <p>The GHDL simulator is registered by default, but its
 registration can be overwritten if required.</p>
 </dd></dl>
 
 <div class="section" id="example-preregistered-hdl-simulators">
 <h4>Example: preregistered HDL simulators<a class="headerlink" href="#example-preregistered-hdl-simulators" title="Permalink to this headline">¶</a></h4>
@@ -639,25 +639,25 @@
 </div>
 </div>
 </div>
 <div class="section" id="new-modeling-features">
 <h2>New modeling features<a class="headerlink" href="#new-modeling-features" title="Permalink to this headline">¶</a></h2>
 <div class="section" id="new-signed-method-for-intbv">
 <h3>New signed() method for intbv<a class="headerlink" href="#new-signed-method-for-intbv" title="Permalink to this headline">¶</a></h3>
-<p>The <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> object has a new method <tt class="xref py py-meth docutils literal"><span class="pre">signed()</span></tt> that
+<p>The <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> object has a new method <code class="xref py py-meth docutils literal"><span class="pre">signed()</span></code> that
 implements sign extension. The extended bit is the msb bit of
 the bit representation of the object.</p>
-<p>Clearly, this method only has an effect for <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><tt class="xref py py-class docutils literal"><span class="pre">intbv</span></tt></a> objects
+<p>Clearly, this method only has an effect for <a class="reference internal" href="../manual/reference.html#myhdl.intbv" title="myhdl.intbv"><code class="xref py py-class docutils literal"><span class="pre">intbv</span></code></a> objects
 whose valid values are a finite range of positive integers.</p>
 <p>This method can be converted to VHDL and Verilog.</p>
 </div>
 <div class="section" id="always-comb-and-list-of-signals">
 <h3>always_comb and list of signals<a class="headerlink" href="#always-comb-and-list-of-signals" title="Permalink to this headline">¶</a></h3>
 <p>In the previous MyHDL release, one could use lists of signals
-in an <a class="reference internal" href="../manual/reference.html#myhdl.always_comb" title="myhdl.always_comb"><tt class="xref py py-func docutils literal"><span class="pre">always_comb()</span></tt></a> block, but they were not considered to infer
+in an <a class="reference internal" href="../manual/reference.html#myhdl.always_comb" title="myhdl.always_comb"><code class="xref py py-func docutils literal"><span class="pre">always_comb()</span></code></a> block, but they were not considered to infer
 the sensitivity list. To several users, this was unexpected
 behavior, or even a bug.</p>
 <p>In the present release, lists of signals are considered and
 the corresponding signals are added to the sensitivity list.
 The convertor to Verilog and VHDL is adapted accordingly.</p>
 </div>
 </div>
@@ -679,49 +679,47 @@
 easily converted into code with decorators.</p>
 <p>For pure modeling, it doesn&#8217;t matter how generators are created and
 this will remain so. Therefore, designers can continue to experiment
 with innovative modeling concepts in the fullest generality.</p>
 </div>
 <div class="section" id="instances-function">
 <h3>instances() function<a class="headerlink" href="#instances-function" title="Permalink to this headline">¶</a></h3>
-<p>The <a class="reference internal" href="../manual/reference.html#myhdl.instances" title="myhdl.instances"><tt class="xref py py-func docutils literal"><span class="pre">instances()</span></tt></a> function can be used to automatically lookup and
+<p>The <a class="reference internal" href="../manual/reference.html#myhdl.instances" title="myhdl.instances"><code class="xref py py-func docutils literal"><span class="pre">instances()</span></code></a> function can be used to automatically lookup and
 return the instances that are defined in a MyHDL module.  In accordance
-with the section <a class="reference internal" href="#new06-deco"><em>Decorator usage</em></a>, its functionality has been
+with the section <a class="reference internal" href="#new06-deco"><span>Decorator usage</span></a>, its functionality has been
 changed. Only generators created by decorators are considered when
 looking up instances.</p>
 </div>
 <div class="section" id="conversion-of-printing-without-a-newline">
 <h3>Conversion of printing without a newline<a class="headerlink" href="#conversion-of-printing-without-a-newline" title="Permalink to this headline">¶</a></h3>
 <p>Printing without a newline (a print statement followed by a comma) is
 no longer supported by the convertor to Verilog. This is done to be
 compatible with the convertor to VHDL. Currently, the VHDL solution
-relies on <tt class="docutils literal"><span class="pre">std.textio</span></tt> and this implies that printing without a
+relies on <code class="docutils literal"><span class="pre">std.textio</span></code> and this implies that printing without a
 newline cannot be reliably converted.</p>
 </div>
 </div>
 </div>
 
 
           </div>
         </div>
       </div>
       <div class="clearer"></div>
     </div>
-    <div class="related">
-      <h3>Navigation</h3>
-      <ul>
-        <li class="right" style="margin-right: 10px">
-          <a href="../genindex.html" title="General Index"
-             >index</a></li>
-        <li class="right" >
-          <a href="0.7.html" title="What’s new in MyHDL 0.7"
-             >previous</a> |</li>
-        <li><a href="../index.html">MyHDL 0.8 documentation</a> &raquo;</li> 
-      </ul>
-    </div>
     <div class="footer">
-        &copy; Copyright 2014, Jan Decaluwe.
-      Last updated on Apr 08, 2014.
-      Created using <a href="http://sphinx.pocoo.org/">Sphinx</a> 1.1.3.
+      &copy;2015, Jan Decaluwe.
+      
+      |
+      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.3.1</a>
+      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.6</a>
+      
+      |
+      <a href="../_sources/whatsnew/0.6.txt"
+          rel="nofollow">Page source</a>
     </div>
+
+    
+
+    
   </body>
 </html>
```

#### html2text {}

```diff
@@ -1,12 +1,8 @@
 _[_M_y_H_D_L_]
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
 ******** _TT_aa_bb_ll_ee_ _OO_ff_ _CC_oo_nn_tt_ee_nn_tt_ss ********
     * _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._6
           o _C_o_n_v_e_r_s_i_o_n_ _t_o_ _V_H_D_L
                 # _R_a_t_i_o_n_a_l_e
                 # _A_d_v_a_n_t_a_g_e_s
                 # _S_o_l_u_t_i_o_n_ _d_e_s_c_r_i_p_t_i_o_n
                       # _A_p_p_r_o_a_c_h
@@ -28,16 +24,18 @@
           o _N_e_w_ _m_o_d_e_l_i_n_g_ _f_e_a_t_u_r_e_s
                 # _N_e_w_ _s_i_g_n_e_d_(_)_ _m_e_t_h_o_d_ _f_o_r_ _i_n_t_b_v
                 # _a_l_w_a_y_s___c_o_m_b_ _a_n_d_ _l_i_s_t_ _o_f_ _s_i_g_n_a_l_s
           o _B_a_c_k_w_a_r_d_s_ _i_n_c_o_m_p_a_t_i_b_l_e_ _c_h_a_n_g_e_s
                 # _D_e_c_o_r_a_t_o_r_ _u_s_a_g_e
                 # _i_n_s_t_a_n_c_e_s_(_)_ _f_u_n_c_t_i_o_n
                 # _C_o_n_v_e_r_s_i_o_n_ _o_f_ _p_r_i_n_t_i_n_g_ _w_i_t_h_o_u_t_ _a_ _n_e_w_l_i_n_e
-****** PPrreevviioouuss ttooppiicc ******
-_W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._7
+******** RReellaatteedd TTooppiiccss ********
+    * _D_o_c_u_m_e_n_t_a_t_i_o_n_ _o_v_e_r_v_i_e_w
+          o Previous: _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._7
+          o Next: _W_h_a_t_’_s_ _n_e_w_ _i_n_ _M_y_H_D_L_ _0_._5
 ******** TThhiiss PPaaggee ********
     * _S_h_o_w_ _S_o_u_r_c_e
 ******** QQuuiicckk sseeaarrcchh ********
 [q                   ][Go]
 Enter search terms or a module, class or function name.
 ************ WWhhaatt?’ss nneeww iinn MMyyHHDDLL 00..66_?¶ ************
 ********** CCoonnvveerrssiioonn ttoo VVHHDDLL_?¶ **********
@@ -128,15 +126,15 @@
 variables (except for the case of a tuple of int).
 The convertor also supports MyHDL signals that use bool, intbv or enum objects
 as their underlying type. These are mapped to VHDL signals with a type as
 specified in the table above.
 The convertor supports MyHDL list of signals provided the underlying signal
 type is either bool or intbv. They may be mapped to a VHDL signal with a VHDL
 type as specified in the table. However, list of signals are not always mapped
-to a corresponding VHDL signal. See _CC_oo_nn_vv_ee_rr_ss_ii_oo_nn_ _oo_ff_ _ll_ii_ss_tt_ss_ _oo_ff_ _ss_ii_gg_nn_aa_ll_ss for more
+to a corresponding VHDL signal. See _C_o_n_v_e_r_s_i_o_n_ _o_f_ _l_i_s_t_s_ _o_f_ _s_i_g_n_a_l_s for more
 info.
 ****** TTeemmppllaattee ttrraannssffoorrmmaattiioonn_?¶ ******
 There is a difference between VHDL and Verilog in the way in which sensitivity
 to signal edges is specified. In Verilog, edge specifiers can be used directly
 in the sensitivity list. In VHDL, this is not possible: only signals can be
 used in the sensitivity list. To check for an edge, one uses the rising_edge()
 or falling_edge() functions in the code.
@@ -292,16 +290,16 @@
 Note
 This functionality is not needed in a typical design flow. It is only relevant
 to debug the MyHDL convertor itself.
 ******** AApppprrooaacchh_?¶ ********
 To verify the convertor output, a methodology has been developed and
 implemented that doesn’t rely on co-simulation and works for both Verilog and
 VHDL.
-The solution builds on the features explained in section _CC_oo_nn_vv_ee_rr_ss_ii_oo_nn_ _oo_ff_ _tt_ee_ss_tt
-_bb_ee_nn_cc_hh_ee_ss. The idea is basically to convert the test bench as well as the
+The solution builds on the features explained in section _C_o_n_v_e_r_s_i_o_n_ _o_f_ _t_e_s_t
+_b_e_n_c_h_e_s. The idea is basically to convert the test bench as well as the
 functional code. In particular, print statements in MyHDL are converted to
 equivalent statements in the HDL. The verification process consists of running
 both the MyHDL and the HDL simulation, comparing the simulation output, and
 reporting any differences.
 The goal is to make the verification process as easy as possible. The use of
 print statements to debug a design is a very common and simple technique. The
 verification process itself is implemented in a single function with an
@@ -407,20 +405,15 @@
 without decorators, can always be easily converted into code with decorators.
 For pure modeling, it doesn’t matter how generators are created and this will
 remain so. Therefore, designers can continue to experiment with innovative
 modeling concepts in the fullest generality.
 ******** iinnssttaanncceess(()) ffuunnccttiioonn_?¶ ********
 The _i_n_s_t_a_n_c_e_s_(_) function can be used to automatically lookup and return the
 instances that are defined in a MyHDL module. In accordance with the section
-_DD_ee_cc_oo_rr_aa_tt_oo_rr_ _uu_ss_aa_gg_ee, its functionality has been changed. Only generators created by
+_D_e_c_o_r_a_t_o_r_ _u_s_a_g_e, its functionality has been changed. Only generators created by
 decorators are considered when looking up instances.
 ******** CCoonnvveerrssiioonn ooff pprriinnttiinngg wwiitthhoouutt aa nneewwlliinnee_?¶ ********
 Printing without a newline (a print statement followed by a comma) is no longer
 supported by the convertor to Verilog. This is done to be compatible with the
 convertor to VHDL. Currently, the VHDL solution relies on std.textio and this
 implies that printing without a newline cannot be reliably converted.
-******** NNaavviiggaattiioonn ********
-    * _i_n_d_e_x
-    * _p_r_e_v_i_o_u_s |
-    * _M_y_H_D_L_ _0_._8_ _d_o_c_u_m_e_n_t_a_t_i_o_n »
-© Copyright 2014, Jan Decaluwe. Last updated on Apr 08, 2014. Created using
-_S_p_h_i_n_x 1.1.3.
+©2015, Jan Decaluwe. | Powered by _S_p_h_i_n_x_ _1_._3_._1 & _A_l_a_b_a_s_t_e_r_ _0_._7_._6 | _P_a_g_e_ _s_o_u_r_c_e
```

### Comparing `myhdl-0.8.1/doc/build/html/_images/los.png` & `myhdl-0.9.0/doc/build/html/_images/los.png`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/doc/build/html/_images/tbfsm.png` & `myhdl-0.9.0/doc/build/html/_images/tbfsm1.png`

 * *Files identical despite different names*

### Comparing `myhdl-0.8.1/CHANGES.txt` & `myhdl-0.9.0/CHANGES.txt`

 * *Files 7% similar despite different names*

```diff
@@ -1,7 +1,14 @@
+Release 0.9.0 11-Jul-2015 
+-------------------------
+
+Full details about new features and changes can be found here:
+
+    http://docs.myhdl.org/en/latest/whatsnew/0.9.html
+
 Release 0.8.1 26-Aug-2014 
 -------------------------
 
 Maintenance release for 0.8.
 
 Release 0.8 20-May-2013 
 -----------------------
```

