--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml new_schem.twx new_schem.ncd -o new_schem.twr
new_schem.pcf -ucf PHY - Copy.ucf -ucf GenIO - Copy.ucf

Design file:              new_schem.ncd
Physical constraint file: new_schem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2517 paths analyzed, 571 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.241ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_10/XLXI_1/read_address_counter_minus_one_1 (SLICE_X24Y41.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_4 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_4 to XLXI_10/XLXI_1/read_address_counter_minus_one_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.YQ       Tcko                  0.587   XLXI_10/XLXI_1/read_address_counter<5>
                                                       XLXI_10/XLXI_1/read_address_counter_4
    SLICE_X13Y28.F4      net (fanout=9)        3.195   XLXI_10/XLXI_1/read_address_counter<4>
    SLICE_X13Y28.COUT    Topcyf                1.162   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y41.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y41.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<1>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_1
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (3.126ns logic, 6.084ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_0 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_0 to XLXI_10/XLXI_1/read_address_counter_minus_one_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.YQ       Tcko                  0.652   XLXI_10/XLXI_1/read_address_counter<1>
                                                       XLXI_10/XLXI_1/read_address_counter_0
    SLICE_X13Y27.F1      net (fanout=8)        2.243   XLXI_10/XLXI_1/read_address_counter<0>
    SLICE_X13Y27.COUT    Topcyf                1.162   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y41.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y41.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<1>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_1
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (3.309ns logic, 5.132ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_3 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_3 to XLXI_10/XLXI_1/read_address_counter_minus_one_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.XQ       Tcko                  0.592   XLXI_10/XLXI_1/read_address_counter<3>
                                                       XLXI_10/XLXI_1/read_address_counter_3
    SLICE_X13Y27.G2      net (fanout=7)        2.396   XLXI_10/XLXI_1/read_address_counter<3>
    SLICE_X13Y27.COUT    Topcyg                1.001   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y41.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y41.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<1>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_1
    -------------------------------------------------  ---------------------------
    Total                                      8.373ns (3.088ns logic, 5.285ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/XLXI_1/read_address_counter_minus_one_0 (SLICE_X24Y41.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_4 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_4 to XLXI_10/XLXI_1/read_address_counter_minus_one_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.YQ       Tcko                  0.587   XLXI_10/XLXI_1/read_address_counter<5>
                                                       XLXI_10/XLXI_1/read_address_counter_4
    SLICE_X13Y28.F4      net (fanout=9)        3.195   XLXI_10/XLXI_1/read_address_counter<4>
    SLICE_X13Y28.COUT    Topcyf                1.162   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y41.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y41.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<1>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_0
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (3.126ns logic, 6.084ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_0 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_0 to XLXI_10/XLXI_1/read_address_counter_minus_one_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.YQ       Tcko                  0.652   XLXI_10/XLXI_1/read_address_counter<1>
                                                       XLXI_10/XLXI_1/read_address_counter_0
    SLICE_X13Y27.F1      net (fanout=8)        2.243   XLXI_10/XLXI_1/read_address_counter<0>
    SLICE_X13Y27.COUT    Topcyf                1.162   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y41.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y41.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<1>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_0
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (3.309ns logic, 5.132ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_3 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_3 to XLXI_10/XLXI_1/read_address_counter_minus_one_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.XQ       Tcko                  0.592   XLXI_10/XLXI_1/read_address_counter<3>
                                                       XLXI_10/XLXI_1/read_address_counter_3
    SLICE_X13Y27.G2      net (fanout=7)        2.396   XLXI_10/XLXI_1/read_address_counter<3>
    SLICE_X13Y27.COUT    Topcyg                1.001   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y41.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y41.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<1>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_0
    -------------------------------------------------  ---------------------------
    Total                                      8.373ns (3.088ns logic, 5.285ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/XLXI_1/read_address_counter_minus_one_2 (SLICE_X24Y40.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_4 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.210ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_4 to XLXI_10/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.YQ       Tcko                  0.587   XLXI_10/XLXI_1/read_address_counter<5>
                                                       XLXI_10/XLXI_1/read_address_counter_4
    SLICE_X13Y28.F4      net (fanout=9)        3.195   XLXI_10/XLXI_1/read_address_counter<4>
    SLICE_X13Y28.COUT    Topcyf                1.162   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y40.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y40.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (3.126ns logic, 6.084ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_0 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.441ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_0 to XLXI_10/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.YQ       Tcko                  0.652   XLXI_10/XLXI_1/read_address_counter<1>
                                                       XLXI_10/XLXI_1/read_address_counter_0
    SLICE_X13Y27.F1      net (fanout=8)        2.243   XLXI_10/XLXI_1/read_address_counter<0>
    SLICE_X13Y27.COUT    Topcyf                1.162   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<0>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<0>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y40.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y40.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      8.441ns (3.309ns logic, 5.132ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/XLXI_1/read_address_counter_3 (FF)
  Destination:          XLXI_10/XLXI_1/read_address_counter_minus_one_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.373ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.107 - 0.138)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/XLXI_1/read_address_counter_3 to XLXI_10/XLXI_1/read_address_counter_minus_one_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.XQ       Tcko                  0.592   XLXI_10/XLXI_1/read_address_counter<3>
                                                       XLXI_10/XLXI_1/read_address_counter_3
    SLICE_X13Y27.G2      net (fanout=7)        2.396   XLXI_10/XLXI_1/read_address_counter<3>
    SLICE_X13Y27.COUT    Topcyg                1.001   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_lut<1>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<1>
    SLICE_X13Y28.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<2>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.CIN     net (fanout=1)        0.000   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<3>
    SLICE_X13Y29.COUT    Tbyp                  0.118   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<4>
                                                       XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.G2      net (fanout=2)        1.174   XLXI_10/XLXI_1/Mcompar_empty_cmp_eq0000_cy<5>
    SLICE_X15Y37.Y       Tilo                  0.704   XLXI_10/XLXI_1/read_address_counter_not0001
                                                       XLXI_10/XLXI_1/read_address_counter_not00011
    SLICE_X24Y40.CE      net (fanout=18)       1.715   XLXI_10/XLXI_1/read_address_counter_not0001
    SLICE_X24Y40.CLK     Tceck                 0.555   XLXI_10/XLXI_1/read_address_counter_minus_one<2>
                                                       XLXI_10/XLXI_1/read_address_counter_minus_one_2
    -------------------------------------------------  ---------------------------
    Total                                      8.373ns (3.088ns logic, 5.285ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_10/XLXI_2/RAMB16_S4_S9_inst.B (RAMB16_X0Y3.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/XLXI_1/read_address_counter_10 (FF)
  Destination:          XLXI_10/XLXI_2/RAMB16_S4_S9_inst.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.055 - 0.028)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/XLXI_1/read_address_counter_10 to XLXI_10/XLXI_2/RAMB16_S4_S9_inst.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.XQ      Tcko                  0.473   XLXI_10/XLXI_1/read_address_counter<10>
                                                       XLXI_10/XLXI_1/read_address_counter_10
    RAMB16_X0Y3.ADDRB13  net (fanout=7)        0.738   XLXI_10/XLXI_1/read_address_counter<10>
    RAMB16_X0Y3.CLKB     Tbcka       (-Th)     0.131   XLXI_10/XLXI_2/RAMB16_S4_S9_inst
                                                       XLXI_10/XLXI_2/RAMB16_S4_S9_inst.B
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.342ns logic, 0.738ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/XLXI_115/XLXI_155/cntCol_4 (SLICE_X67Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/XLXI_115/XLXI_155/ActiveX (FF)
  Destination:          XLXI_5/XLXI_115/XLXI_155/cntCol_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.011 - 0.013)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/XLXI_115/XLXI_155/ActiveX to XLXI_5/XLXI_115/XLXI_155/cntCol_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y52.YQ      Tcko                  0.470   XLXI_5/XLXI_115/XLXI_155/ActiveX
                                                       XLXI_5/XLXI_115/XLXI_155/ActiveX
    SLICE_X67Y55.CE      net (fanout=5)        0.540   XLXI_5/XLXI_115/XLXI_155/ActiveX
    SLICE_X67Y55.CLK     Tckce       (-Th)    -0.069   XLXI_5/XLXI_115/XLXI_155/cntCol<4>
                                                       XLXI_5/XLXI_115/XLXI_155/cntCol_4
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.539ns logic, 0.540ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/I_ModeCtrl/cntMod30_0 (SLICE_X54Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/I_ModeCtrl/cntMod30_0 (FF)
  Destination:          XLXI_5/I_ModeCtrl/cntMod30_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/I_ModeCtrl/cntMod30_0 to XLXI_5/I_ModeCtrl/cntMod30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y38.XQ      Tcko                  0.474   XLXI_5/I_ModeCtrl/cntMod30<0>
                                                       XLXI_5/I_ModeCtrl/cntMod30_0
    SLICE_X54Y38.BX      net (fanout=7)        0.503   XLXI_5/I_ModeCtrl/cntMod30<0>
    SLICE_X54Y38.CLK     Tckdi       (-Th)    -0.134   XLXI_5/I_ModeCtrl/cntMod30<0>
                                                       XLXI_5/I_ModeCtrl/cntMod30_0
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.608ns logic, 0.503ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_5/XLXI_3/CLKA
  Logical resource: XLXI_5/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_5/XLXI_3/CLKA
  Logical resource: XLXI_5/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_5/XLXI_3/CLKA
  Logical resource: XLXI_5/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.241|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2517 paths, 0 nets, and 986 connections

Design statistics:
   Minimum period:   9.241ns{1}   (Maximum frequency: 108.213MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 23 23:25:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



