```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    assign out = (c & b) | (c & a) | (c & d) | (c & ~d & ~b) | (~c & a & b);

endmodule
```