Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 23 16:16:38 2023
| Host         : QinOMEN running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 94
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 5          |
| TIMING-9  | Warning          | Unknown CDC Logic                              | 1          |
| TIMING-18 | Warning          | Missing input or output delay                  | 86         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_1_0 and clk_out1_design_1_clk_wiz_1_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_1_0] -to [get_clocks clk_out1_design_1_clk_wiz_1_0_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_1_0_1 and clk_out1_design_1_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_1_0_1] -to [get_clocks clk_out1_design_1_clk_wiz_1_0]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_ps2_0/U0/axi_ps2_v1_0_S_AXI_inst/FSM_onehot_state[17]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[10]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[11]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[12]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[13]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[14]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[15]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[16]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[17]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[1]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[2]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[3]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[4]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[5]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[6]/CLR, design_1_i/axi_ps2_0/U0/Wrapper/Ps2Interface/FSM_onehot_state_reg[7]/CLR (the first 15 of 18 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on MISO relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on PS2_Clk_tri_io relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on PS2_Data_tri_io relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on button_tri_io[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on button_tri_io[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on button_tri_io[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on button_tri_io[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on button_tri_io[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dual_seven_seg_led_disp_tri_io[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dual_seven_seg_led_disp_tri_io[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dual_seven_seg_led_disp_tri_io[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dual_seven_seg_led_disp_tri_io[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dual_seven_seg_led_disp_tri_io[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dual_seven_seg_led_disp_tri_io[5] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dual_seven_seg_led_disp_tri_io[6] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[10] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[11] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[12] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[13] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[14] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[15] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[5] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[6] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[7] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[8] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on led_tri_io[9] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[10] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[11] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[12] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[13] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[14] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[15] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[5] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[6] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[7] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[8] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on sw_tri_i[9] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on MOSI relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on SCLK0 relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on SCLK1 relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on SS0[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on SS1[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_blue[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_blue[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_blue[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_blue[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_blue[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_blue[5] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_clk relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_de relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_dps relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_green[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_green[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_green[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_green[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_green[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_green[5] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_hsync relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_red[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_red[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_red[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_red[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_red[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_red[5] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on VGA_INTF_0_vsync relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>


