{"prompt": "How do I reduce power consumption in a chip design?", "response": "Strategies to reduce power consumption:\n\n**1. Clock Gating:**\n```verilog\n// Disable clock when logic is idle\nwire gated_clk = clk & enable;\n\nalways @(posedge gated_clk) begin\n    // Logic only runs when enabled\n    data_reg <= data_in;\nend\n```\n\n**2. Multi-Threshold Voltage (Multi-VT):**\n- High-VT: Low leakage, slow (non-critical paths)\n- Standard-VT: Balanced\n- Low-VT: Fast, high leakage (critical paths only)\n\n**3. Power Gating:**\n- Shut down unused blocks completely\n- Use power switches\n```\n# In constraints\nset_power_gating domain1 -state off\n```\n\n**4. Dynamic Voltage/Frequency Scaling (DVFS):**\n- Lower voltage when high performance not needed\n- Reduce frequency during idle\n\n**5. Design Optimization:**\n- Reduce switching activity\n- Minimize capacitance\n- Short interconnects\n- Efficient FSM encoding\n\n**6. Technology Selection:**\n- Smaller process node (but higher leakage!)\n- SOI (Silicon-On-Insulator)\n- FinFET technology\n\n**Power Components:**\n```\nTotal Power = Dynamic + Static\n\nDynamic = \u03b1 \u00d7 C \u00d7 V\u00b2 \u00d7 f\n  \u03b1 = switching activity\n  C = capacitance\n  V = voltage\n  f = frequency\n\nStatic = Leakage \u00d7 V\n```\n\n**Power Analysis:**\n```tcl\n# In synthesis tool\nreport_power\nread_saif activity.saif\nupdate_power\nreport_power -hier\n```\n\n**Expected Savings:**\n- Clock gating: 20-40% dynamic power\n- Multi-VT: 15-30% leakage power\n- Power gating: 50-90% block power\n- DVFS: 30-70% (mode dependent)", "metadata": {"phase": "power_analysis", "source": "synthetic", "tool": "general"}}
