# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../project_1.srcs/sources_1/ip/video_bram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/ip/video_bram/sim/video_bram.v"
verilog xil_defaultlib  "../../../../project/src/SCCB_interface.v"
verilog xil_defaultlib  "../../../../project/src/OV7670_config_rom.v"
verilog xil_defaultlib  "../../../../project/src/OV7670_config.v"
verilog xil_defaultlib  "../../../../project/src/camera_read.v"
verilog xil_defaultlib  "../../../../project/src/camera_configure.v"
verilog xil_defaultlib  "../../../../project/src/project_top.v"
verilog xil_defaultlib  "../../../project_1.srcs/sim_1/new/bram_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
