INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/axi_vip_axi4pc.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/xil_common_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/axi_vip_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of package 'axi_vip_pkg' [C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/axi_vip_pkg.sv:51]
WARNING: [VRFC 10-3669] re-analyze package 'slv_m00_axi_vip_pkg' since package 'axi_vip_pkg' is overwritten or removed [C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/slv_m00_axi_vip_pkg.sv:5]
WARNING: [VRFC 10-3669] re-analyze package '$unit_axi_vip_axi4pc_sv_1771021870' since package 'slv_m00_axi_vip_pkg' is overwritten or removed [C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/axi_vip_axi4pc.sv:1]
WARNING: [VRFC 10-3669] re-analyze interface 'axi_vip_if' since interface '$unit_axi_vip_axi4pc_sv_1771021870' is overwritten or removed [C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/axi_vip_if.sv:118]
WARNING: [VRFC 10-3669] re-analyze package 'mst_s00_axi_lite_vip_pkg' since package 'axi_vip_pkg' is overwritten or removed [C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/mst_s00_axi_lite_vip_pkg.sv:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/axi_vip_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sources_1/imports/axi_testbench/axi_vip_v1_1_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_vip_v1_1_11_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/mst_s00_axi_lite_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mst_s00_axi_lite_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/mst_s00_axi_lite_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/slv_m00_axi_vip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slv_m00_axi_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/slv_m00_axi_vip_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/LAB/Graduation_Project/eyeriss_0808/eyeriss_0808.srcs/sim_1/imports/axi_testbench/tb_axi_vip_env.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_axi_vip_env
