{"sha": "34f921d8b8d544df586cc45d0c3e72928bddeaaa", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MzRmOTIxZDhiOGQ1NDRkZjU4NmNjNDVkMGMzZTcyOTI4YmRkZWFhYQ==", "commit": {"author": {"name": "Richard Stallman", "email": "rms@gnu.org", "date": "1993-06-14T18:06:44Z"}, "committer": {"name": "Richard Stallman", "email": "rms@gnu.org", "date": "1993-06-14T18:06:44Z"}, "message": "(iorsi3): Explicitly set length to 1.\n\n(andsi3, lshrsi3, rotrsi3, rotlsi3): Likewise.\n(ashift and ashiftrt by const_int_operand): Likewise.\n((and (ashift)) optimizer): Likewise.\n\nFrom-SVN: r4676", "tree": {"sha": "d35c75e0618854428a28085ececd99bb7a3f886f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d35c75e0618854428a28085ececd99bb7a3f886f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/34f921d8b8d544df586cc45d0c3e72928bddeaaa", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/34f921d8b8d544df586cc45d0c3e72928bddeaaa", "html_url": "https://github.com/Rust-GCC/gccrs/commit/34f921d8b8d544df586cc45d0c3e72928bddeaaa", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/34f921d8b8d544df586cc45d0c3e72928bddeaaa/comments", "author": null, "committer": null, "parents": [{"sha": "dbf85761b58b9dcc84cc4c5bebe4f77d8140c097", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/dbf85761b58b9dcc84cc4c5bebe4f77d8140c097", "html_url": "https://github.com/Rust-GCC/gccrs/commit/dbf85761b58b9dcc84cc4c5bebe4f77d8140c097"}], "stats": {"total": 32, "additions": 24, "deletions": 8}, "files": [{"sha": "98f5042075d8c5645852751a6ec39e0d23cced44", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 24, "deletions": 8, "changes": 32, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/34f921d8b8d544df586cc45d0c3e72928bddeaaa/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/34f921d8b8d544df586cc45d0c3e72928bddeaaa/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=34f921d8b8d544df586cc45d0c3e72928bddeaaa", "patch": "@@ -2149,7 +2149,9 @@\n \t(and:SI (match_operand:SI 1 \"register_operand\" \"%r,0\")\n \t\t(match_operand:SI 2 \"and_operand\" \"rO,P\")))]\n   \"\"\n-  \"* return output_and (operands); \")\n+  \"* return output_and (operands); \"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \n (define_insn \"\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n@@ -2204,7 +2206,9 @@\n \t(ior:SI (match_operand:SI 1 \"register_operand\" \"0\")\n \t\t(match_operand:SI 2 \"ior_operand\" \"\")))]\n   \"\"\n-  \"* return output_ior (operands); \")\n+  \"* return output_ior (operands); \"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \n (define_insn \"\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n@@ -2461,7 +2465,9 @@\n \t(ashift:SI (match_operand:SI 1 \"register_operand\" \"r\")\n \t\t   (match_operand:SI 2 \"const_int_operand\" \"n\")))]\n   \"\"\n-  \"zdep %1,%P2,%L2,%0\")\n+  \"zdep %1,%P2,%L2,%0\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \n ; Match cases of op1 a CONST_INT here that zvdep_imm doesn't handle.\n ; Doing it like this makes slightly better code since reload can\n@@ -2514,7 +2520,9 @@\n \t(ashiftrt:SI (match_operand:SI 1 \"register_operand\" \"r\")\n \t\t     (match_operand:SI 2 \"const_int_operand\" \"n\")))]\n   \"\"\n-  \"extrs %1,%P2,%L2,%0\")\n+  \"extrs %1,%P2,%L2,%0\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \n (define_insn \"vextrs32\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n@@ -2531,7 +2539,9 @@\n   \"\"\n   \"@\n    vshd 0,%1,%0\n-   extru %1,%P2,%L2,%0\")\n+   extru %1,%P2,%L2,%0\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \n (define_insn \"rotrsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r,r\")\n@@ -2547,7 +2557,9 @@\n     }\n   else\n     return \\\"vshd %1,%1,%0\\\";\n-}\")\n+}\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \n (define_insn \"rotlsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n@@ -2558,7 +2570,9 @@\n {\n   operands[2] = GEN_INT ((32 - INTVAL (operands[2])) & 31);\n   return \\\"shd %1,%1,%2,%0\\\";\n-}\")\n+}\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \n (define_insn \"\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n@@ -2596,7 +2610,9 @@\n   operands[3] = GEN_INT (exact_log2 (1 + (INTVAL (operands[3]) >> cnt)));\n   operands[2] = GEN_INT (31 - cnt);\n   return \\\"zdep %1,%2,%3,%0\\\";\n-}\")\n+}\"\n+  [(set_attr \"type\" \"binary\")\n+   (set_attr \"length\" \"1\")])\n \f\n ;; Unconditional and other jump instructions.\n "}]}