// Seed: 3163669792
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output integer id_3,
    output logic id_4,
    output id_5,
    input id_6
    , id_11,
    input id_7,
    input logic id_8,
    output logic id_9,
    input id_10
);
  always @(posedge id_8)
    if (-id_8) id_3 = id_6;
    else begin
      SystemTFIdentifier(id_2, 1 || 1 || id_10);
    end
  logic id_12;
endmodule
