
PWR_Control_from_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d9b8  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  0800dba0  0800dba0  0000eba0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dfd4  0800dfd4  0000f214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dfd4  0800dfd4  0000efd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfdc  0800dfdc  0000f214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfdc  0800dfdc  0000efdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dfe0  0800dfe0  0000efe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800dfe4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005338  20000214  0800e1f8  0000f214  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000554c  0800e1f8  0000f54c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d6d  00000000  00000000  0000f23d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000443f  00000000  00000000  00026faa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b8  00000000  00000000  0002b3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe3  00000000  00000000  0002c8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e596  00000000  00000000  0002d88b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dfbf  00000000  00000000  0004be21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e86a  00000000  00000000  00069de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010864a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006718  00000000  00000000  00108690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0010eda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000214 	.word	0x20000214
 8000204:	00000000 	.word	0x00000000
 8000208:	0800db88 	.word	0x0800db88

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000218 	.word	0x20000218
 8000224:	0800db88 	.word	0x0800db88

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	@ 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dce:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	@ 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	@ 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	@ 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__gesf2>:
 800101c:	f04f 3cff 	mov.w	ip, #4294967295
 8001020:	e006      	b.n	8001030 <__cmpsf2+0x4>
 8001022:	bf00      	nop

08001024 <__lesf2>:
 8001024:	f04f 0c01 	mov.w	ip, #1
 8001028:	e002      	b.n	8001030 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__cmpsf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001034:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001038:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800103c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001040:	bf18      	it	ne
 8001042:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001046:	d011      	beq.n	800106c <__cmpsf2+0x40>
 8001048:	b001      	add	sp, #4
 800104a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800104e:	bf18      	it	ne
 8001050:	ea90 0f01 	teqne	r0, r1
 8001054:	bf58      	it	pl
 8001056:	ebb2 0003 	subspl.w	r0, r2, r3
 800105a:	bf88      	it	hi
 800105c:	17c8      	asrhi	r0, r1, #31
 800105e:	bf38      	it	cc
 8001060:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001064:	bf18      	it	ne
 8001066:	f040 0001 	orrne.w	r0, r0, #1
 800106a:	4770      	bx	lr
 800106c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001070:	d102      	bne.n	8001078 <__cmpsf2+0x4c>
 8001072:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001076:	d105      	bne.n	8001084 <__cmpsf2+0x58>
 8001078:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800107c:	d1e4      	bne.n	8001048 <__cmpsf2+0x1c>
 800107e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001082:	d0e1      	beq.n	8001048 <__cmpsf2+0x1c>
 8001084:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__aeabi_cfrcmple>:
 800108c:	4684      	mov	ip, r0
 800108e:	4608      	mov	r0, r1
 8001090:	4661      	mov	r1, ip
 8001092:	e7ff      	b.n	8001094 <__aeabi_cfcmpeq>

08001094 <__aeabi_cfcmpeq>:
 8001094:	b50f      	push	{r0, r1, r2, r3, lr}
 8001096:	f7ff ffc9 	bl	800102c <__cmpsf2>
 800109a:	2800      	cmp	r0, #0
 800109c:	bf48      	it	mi
 800109e:	f110 0f00 	cmnmi.w	r0, #0
 80010a2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010a4 <__aeabi_fcmpeq>:
 80010a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a8:	f7ff fff4 	bl	8001094 <__aeabi_cfcmpeq>
 80010ac:	bf0c      	ite	eq
 80010ae:	2001      	moveq	r0, #1
 80010b0:	2000      	movne	r0, #0
 80010b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b6:	bf00      	nop

080010b8 <__aeabi_fcmplt>:
 80010b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010bc:	f7ff ffea 	bl	8001094 <__aeabi_cfcmpeq>
 80010c0:	bf34      	ite	cc
 80010c2:	2001      	movcc	r0, #1
 80010c4:	2000      	movcs	r0, #0
 80010c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ca:	bf00      	nop

080010cc <__aeabi_fcmple>:
 80010cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d0:	f7ff ffe0 	bl	8001094 <__aeabi_cfcmpeq>
 80010d4:	bf94      	ite	ls
 80010d6:	2001      	movls	r0, #1
 80010d8:	2000      	movhi	r0, #0
 80010da:	f85d fb08 	ldr.w	pc, [sp], #8
 80010de:	bf00      	nop

080010e0 <__aeabi_fcmpge>:
 80010e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e4:	f7ff ffd2 	bl	800108c <__aeabi_cfrcmple>
 80010e8:	bf94      	ite	ls
 80010ea:	2001      	movls	r0, #1
 80010ec:	2000      	movhi	r0, #0
 80010ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f2:	bf00      	nop

080010f4 <__aeabi_fcmpgt>:
 80010f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f8:	f7ff ffc8 	bl	800108c <__aeabi_cfrcmple>
 80010fc:	bf34      	ite	cc
 80010fe:	2001      	movcc	r0, #1
 8001100:	2000      	movcs	r0, #0
 8001102:	f85d fb08 	ldr.w	pc, [sp], #8
 8001106:	bf00      	nop

08001108 <__aeabi_f2uiz>:
 8001108:	0042      	lsls	r2, r0, #1
 800110a:	d20e      	bcs.n	800112a <__aeabi_f2uiz+0x22>
 800110c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001110:	d30b      	bcc.n	800112a <__aeabi_f2uiz+0x22>
 8001112:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001116:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800111a:	d409      	bmi.n	8001130 <__aeabi_f2uiz+0x28>
 800111c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001120:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001124:	fa23 f002 	lsr.w	r0, r3, r2
 8001128:	4770      	bx	lr
 800112a:	f04f 0000 	mov.w	r0, #0
 800112e:	4770      	bx	lr
 8001130:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001134:	d101      	bne.n	800113a <__aeabi_f2uiz+0x32>
 8001136:	0242      	lsls	r2, r0, #9
 8001138:	d102      	bne.n	8001140 <__aeabi_f2uiz+0x38>
 800113a:	f04f 30ff 	mov.w	r0, #4294967295
 800113e:	4770      	bx	lr
 8001140:	f04f 0000 	mov.w	r0, #0
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <COM_BUS>:
bool run_state = 0;

static uint8_t txBuffer[64];
static uint8_t rxBuffer[64];

static inline USART_TypeDef* COM_BUS(void) { return USART2; }
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
 800114c:	4b02      	ldr	r3, [pc, #8]	@ (8001158 <COM_BUS+0x10>)
 800114e:	4618      	mov	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	40004400 	.word	0x40004400

0800115c <check_start>:

void check_start(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
    if (check_start_flag)
 8001160:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <check_start+0x28>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <check_start+0x24>
    {
        run_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_1);
 8001168:	2102      	movs	r1, #2
 800116a:	4807      	ldr	r0, [pc, #28]	@ (8001188 <check_start+0x2c>)
 800116c:	f002 fa54 	bl	8003618 <HAL_GPIO_ReadPin>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	bf14      	ite	ne
 8001176:	2301      	movne	r3, #1
 8001178:	2300      	moveq	r3, #0
 800117a:	b2da      	uxtb	r2, r3
 800117c:	4b03      	ldr	r3, [pc, #12]	@ (800118c <check_start+0x30>)
 800117e:	701a      	strb	r2, [r3, #0]
    }
}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20003461 	.word	0x20003461
 8001188:	40010c00 	.word	0x40010c00
 800118c:	20000230 	.word	0x20000230

08001190 <transmit_data>:

void transmit_data(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
    if (transmit_data_flag && run_state)
 8001194:	4b27      	ldr	r3, [pc, #156]	@ (8001234 <transmit_data+0xa4>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d048      	beq.n	800122e <transmit_data+0x9e>
 800119c:	4b26      	ldr	r3, [pc, #152]	@ (8001238 <transmit_data+0xa8>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d044      	beq.n	800122e <transmit_data+0x9e>
    {
        transmit_data_flag = false;
 80011a4:	4b23      	ldr	r3, [pc, #140]	@ (8001234 <transmit_data+0xa4>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
        UartHAL_FlushRx(COM_BUS());
 80011aa:	f7ff ffcd 	bl	8001148 <COM_BUS>
 80011ae:	4603      	mov	r3, r0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f001 faaa 	bl	800270a <UartHAL_FlushRx>
        
        txBuffer[0] = 0xFF;
 80011b6:	4b21      	ldr	r3, [pc, #132]	@ (800123c <transmit_data+0xac>)
 80011b8:	22ff      	movs	r2, #255	@ 0xff
 80011ba:	701a      	strb	r2, [r3, #0]
        txBuffer[1] = 0x00;
 80011bc:	4b1f      	ldr	r3, [pc, #124]	@ (800123c <transmit_data+0xac>)
 80011be:	2200      	movs	r2, #0
 80011c0:	705a      	strb	r2, [r3, #1]
        txBuffer[2] = (uint8_t)((timer_sync_count) & 0xFF);
 80011c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <transmit_data+0xb0>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b1c      	ldr	r3, [pc, #112]	@ (800123c <transmit_data+0xac>)
 80011ca:	709a      	strb	r2, [r3, #2]
        txBuffer[3] = (uint8_t)((timer_sync_count >> 8) & 0xFF);
 80011cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001240 <transmit_data+0xb0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	0a1b      	lsrs	r3, r3, #8
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	4b19      	ldr	r3, [pc, #100]	@ (800123c <transmit_data+0xac>)
 80011d6:	70da      	strb	r2, [r3, #3]
        txBuffer[4] = (uint8_t)((timer_sync_count >> 16) & 0xFF);
 80011d8:	4b19      	ldr	r3, [pc, #100]	@ (8001240 <transmit_data+0xb0>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	0c1b      	lsrs	r3, r3, #16
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	4b16      	ldr	r3, [pc, #88]	@ (800123c <transmit_data+0xac>)
 80011e2:	711a      	strb	r2, [r3, #4]
        txBuffer[5] = (uint8_t)((timer_sync_count >> 24) & 0xFF);
 80011e4:	4b16      	ldr	r3, [pc, #88]	@ (8001240 <transmit_data+0xb0>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	0e1b      	lsrs	r3, r3, #24
 80011ea:	b2da      	uxtb	r2, r3
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <transmit_data+0xac>)
 80011ee:	715a      	strb	r2, [r3, #5]
        txBuffer[6] = (uint8_t)((stepper_pos) & 0xFF);
 80011f0:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <transmit_data+0xb4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	b2da      	uxtb	r2, r3
 80011f6:	4b11      	ldr	r3, [pc, #68]	@ (800123c <transmit_data+0xac>)
 80011f8:	719a      	strb	r2, [r3, #6]
        txBuffer[7] = (uint8_t)((stepper_pos >> 8) & 0xFF);
 80011fa:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <transmit_data+0xb4>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	121b      	asrs	r3, r3, #8
 8001200:	b2da      	uxtb	r2, r3
 8001202:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <transmit_data+0xac>)
 8001204:	71da      	strb	r2, [r3, #7]
        txBuffer[8] = (uint8_t)((stepper_pos >> 16) & 0xFF);
 8001206:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <transmit_data+0xb4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	141b      	asrs	r3, r3, #16
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <transmit_data+0xac>)
 8001210:	721a      	strb	r2, [r3, #8]
        txBuffer[9] = (uint8_t)((stepper_pos >> 24) & 0xFF);
 8001212:	4b0c      	ldr	r3, [pc, #48]	@ (8001244 <transmit_data+0xb4>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	161b      	asrs	r3, r3, #24
 8001218:	b2da      	uxtb	r2, r3
 800121a:	4b08      	ldr	r3, [pc, #32]	@ (800123c <transmit_data+0xac>)
 800121c:	725a      	strb	r2, [r3, #9]
        
        UartHAL_Send(COM_BUS(), txBuffer, 10);
 800121e:	f7ff ff93 	bl	8001148 <COM_BUS>
 8001222:	4603      	mov	r3, r0
 8001224:	220a      	movs	r2, #10
 8001226:	4905      	ldr	r1, [pc, #20]	@ (800123c <transmit_data+0xac>)
 8001228:	4618      	mov	r0, r3
 800122a:	f001 fad1 	bl	80027d0 <UartHAL_Send>
    }
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20003462 	.word	0x20003462
 8001238:	20000230 	.word	0x20000230
 800123c:	20000234 	.word	0x20000234
 8001240:	2000346c 	.word	0x2000346c
 8001244:	200034b8 	.word	0x200034b8

08001248 <flags_init>:

uint32_t flowmeter_window_ticks = MS_TO_TICKS(FLOW_WINDOW_MS);
uint32_t serial_send_ticks_threshold      = MS_TO_TICKS(SERIAL_SEND_MS);
uint32_t pump_ticks_threshold = MS_TO_TICKS(PUMP_SAMPLE_TIME_MS);

void flags_init(void) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
	usb_serial_flag = 0;
 800124e:	4b06      	ldr	r3, [pc, #24]	@ (8001268 <flags_init+0x20>)
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
	volatile uint8_t request_dump_long_term = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	71fb      	strb	r3, [r7, #7]
	volatile uint8_t stream_enabled = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	71bb      	strb	r3, [r7, #6]
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	20004e54 	.word	0x20004e54

0800126c <FlowLUT_GetDutyForFlow>:
#include "tim.h"
#include "usbd_cdc_if.h"

/* --- General interpolation --- */
uint16_t FlowLUT_GetDutyForFlow(float desired_flow)
{
 800126c:	b590      	push	{r4, r7, lr}
 800126e:	b087      	sub	sp, #28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
    if (FlowLUT.n_points == 0)
 8001274:	4b4b      	ldr	r3, [pc, #300]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d101      	bne.n	8001280 <FlowLUT_GetDutyForFlow+0x14>
        return PUMP_DUTY_MIN;
 800127c:	2300      	movs	r3, #0
 800127e:	e08c      	b.n	800139a <FlowLUT_GetDutyForFlow+0x12e>

    /* Clamp */
    if (desired_flow <= FlowLUT.points[0].flow_lmin)
 8001280:	4b48      	ldr	r3, [pc, #288]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4619      	mov	r1, r3
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff ff1f 	bl	80010cc <__aeabi_fcmple>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d003      	beq.n	800129c <FlowLUT_GetDutyForFlow+0x30>
        return FlowLUT.points[0].duty;
 8001294:	4b43      	ldr	r3, [pc, #268]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	889b      	ldrh	r3, [r3, #4]
 800129a:	e07e      	b.n	800139a <FlowLUT_GetDutyForFlow+0x12e>
    if (desired_flow >= FlowLUT.points[FlowLUT.n_points - 1].flow_lmin)
 800129c:	4b41      	ldr	r3, [pc, #260]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 800129e:	685a      	ldr	r2, [r3, #4]
 80012a0:	4b40      	ldr	r3, [pc, #256]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80012a8:	3b01      	subs	r3, #1
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4413      	add	r3, r2
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4619      	mov	r1, r3
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ff14 	bl	80010e0 <__aeabi_fcmpge>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d00a      	beq.n	80012d4 <FlowLUT_GetDutyForFlow+0x68>
        return FlowLUT.points[FlowLUT.n_points - 1].duty;
 80012be:	4b39      	ldr	r3, [pc, #228]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 80012c0:	685a      	ldr	r2, [r3, #4]
 80012c2:	4b38      	ldr	r3, [pc, #224]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 80012ca:	3b01      	subs	r3, #1
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	4413      	add	r3, r2
 80012d0:	889b      	ldrh	r3, [r3, #4]
 80012d2:	e062      	b.n	800139a <FlowLUT_GetDutyForFlow+0x12e>

    /* Linear interpolation */
    for (size_t i = 0; i < FlowLUT.n_points - 1; i++) {
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	e058      	b.n	800138c <FlowLUT_GetDutyForFlow+0x120>
        FlowLUT_Point_t *p0 = &FlowLUT.points[i];
 80012da:	4b32      	ldr	r3, [pc, #200]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	4413      	add	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
        FlowLUT_Point_t *p1 = &FlowLUT.points[i + 1];
 80012e6:	4b2f      	ldr	r3, [pc, #188]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	3301      	adds	r3, #1
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	4413      	add	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

        if (desired_flow >= p0->flow_lmin && desired_flow <= p1->flow_lmin) {
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4619      	mov	r1, r3
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f7ff fef0 	bl	80010e0 <__aeabi_fcmpge>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d03f      	beq.n	8001386 <FlowLUT_GetDutyForFlow+0x11a>
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4619      	mov	r1, r3
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fedd 	bl	80010cc <__aeabi_fcmple>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d036      	beq.n	8001386 <FlowLUT_GetDutyForFlow+0x11a>
            float t = (desired_flow - p0->flow_lmin) / (p1->flow_lmin - p0->flow_lmin);
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4619      	mov	r1, r3
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff fc22 	bl	8000b68 <__aeabi_fsub>
 8001324:	4603      	mov	r3, r0
 8001326:	461c      	mov	r4, r3
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	4610      	mov	r0, r2
 8001334:	f7ff fc18 	bl	8000b68 <__aeabi_fsub>
 8001338:	4603      	mov	r3, r0
 800133a:	4619      	mov	r1, r3
 800133c:	4620      	mov	r0, r4
 800133e:	f7ff fdd1 	bl	8000ee4 <__aeabi_fdiv>
 8001342:	4603      	mov	r3, r0
 8001344:	60bb      	str	r3, [r7, #8]
            return (uint16_t)(p0->duty + t * (p1->duty - p0->duty));
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	889b      	ldrh	r3, [r3, #4]
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fcc2 	bl	8000cd4 <__aeabi_i2f>
 8001350:	4604      	mov	r4, r0
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	889b      	ldrh	r3, [r3, #4]
 8001356:	461a      	mov	r2, r3
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	889b      	ldrh	r3, [r3, #4]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fcb8 	bl	8000cd4 <__aeabi_i2f>
 8001364:	4603      	mov	r3, r0
 8001366:	68b9      	ldr	r1, [r7, #8]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fd07 	bl	8000d7c <__aeabi_fmul>
 800136e:	4603      	mov	r3, r0
 8001370:	4619      	mov	r1, r3
 8001372:	4620      	mov	r0, r4
 8001374:	f7ff fbfa 	bl	8000b6c <__addsf3>
 8001378:	4603      	mov	r3, r0
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff fec4 	bl	8001108 <__aeabi_f2uiz>
 8001380:	4603      	mov	r3, r0
 8001382:	b29b      	uxth	r3, r3
 8001384:	e009      	b.n	800139a <FlowLUT_GetDutyForFlow+0x12e>
    for (size_t i = 0; i < FlowLUT.n_points - 1; i++) {
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3301      	adds	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <FlowLUT_GetDutyForFlow+0x138>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	3b01      	subs	r3, #1
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	429a      	cmp	r2, r3
 8001396:	d3a0      	bcc.n	80012da <FlowLUT_GetDutyForFlow+0x6e>
        }
    }

    return PUMP_DUTY_MAX; // fallback
 8001398:	2331      	movs	r3, #49	@ 0x31
}
 800139a:	4618      	mov	r0, r3
 800139c:	371c      	adds	r7, #28
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd90      	pop	{r4, r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000038 	.word	0x20000038

080013a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0308 	add.w	r3, r7, #8
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b2d      	ldr	r3, [pc, #180]	@ (8001474 <MX_GPIO_Init+0xcc>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a2c      	ldr	r2, [pc, #176]	@ (8001474 <MX_GPIO_Init+0xcc>)
 80013c2:	f043 0304 	orr.w	r3, r3, #4
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001474 <MX_GPIO_Init+0xcc>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d4:	4b27      	ldr	r3, [pc, #156]	@ (8001474 <MX_GPIO_Init+0xcc>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a26      	ldr	r2, [pc, #152]	@ (8001474 <MX_GPIO_Init+0xcc>)
 80013da:	f043 0308 	orr.w	r3, r3, #8
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b24      	ldr	r3, [pc, #144]	@ (8001474 <MX_GPIO_Init+0xcc>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0308 	and.w	r3, r3, #8
 80013e8:	603b      	str	r3, [r7, #0]
 80013ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	21a1      	movs	r1, #161	@ 0xa1
 80013f0:	4821      	ldr	r0, [pc, #132]	@ (8001478 <MX_GPIO_Init+0xd0>)
 80013f2:	f002 f928 	bl	8003646 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80013fc:	481f      	ldr	r0, [pc, #124]	@ (800147c <MX_GPIO_Init+0xd4>)
 80013fe:	f002 f922 	bl	8003646 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_7;
 8001402:	23a1      	movs	r3, #161	@ 0xa1
 8001404:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2302      	movs	r3, #2
 8001410:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001412:	f107 0308 	add.w	r3, r7, #8
 8001416:	4619      	mov	r1, r3
 8001418:	4817      	ldr	r0, [pc, #92]	@ (8001478 <MX_GPIO_Init+0xd0>)
 800141a:	f001 ff69 	bl	80032f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800141e:	2301      	movs	r3, #1
 8001420:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001426:	2301      	movs	r3, #1
 8001428:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142a:	f107 0308 	add.w	r3, r7, #8
 800142e:	4619      	mov	r1, r3
 8001430:	4812      	ldr	r0, [pc, #72]	@ (800147c <MX_GPIO_Init+0xd4>)
 8001432:	f001 ff5d 	bl	80032f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001436:	2306      	movs	r3, #6
 8001438:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800143e:	2302      	movs	r3, #2
 8001440:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4619      	mov	r1, r3
 8001448:	480c      	ldr	r0, [pc, #48]	@ (800147c <MX_GPIO_Init+0xd4>)
 800144a:	f001 ff51 	bl	80032f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800144e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001452:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001454:	2301      	movs	r3, #1
 8001456:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145c:	2302      	movs	r3, #2
 800145e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001460:	f107 0308 	add.w	r3, r7, #8
 8001464:	4619      	mov	r1, r3
 8001466:	4805      	ldr	r0, [pc, #20]	@ (800147c <MX_GPIO_Init+0xd4>)
 8001468:	f001 ff42 	bl	80032f0 <HAL_GPIO_Init>

}
 800146c:	bf00      	nop
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	40021000 	.word	0x40021000
 8001478:	40010800 	.word	0x40010800
 800147c:	40010c00 	.word	0x40010c00

08001480 <InjectionAndFlow_Init>:
/* --- External HAL tick function --- */
extern uint32_t HAL_GetTick(void);

/* Initialization */
void InjectionAndFlow_Init(void)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001486:	b672      	cpsid	i
}
 8001488:	bf00      	nop
    __disable_irq();

    Flow_State.pulse_count_window = 0;
 800148a:	4b3a      	ldr	r3, [pc, #232]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
    Flow_State.pulse_count_total = 0;
 8001490:	4b38      	ldr	r3, [pc, #224]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 8001492:	2200      	movs	r2, #0
 8001494:	605a      	str	r2, [r3, #4]

    Flow_State.short_term_index = 0;
 8001496:	4b37      	ldr	r3, [pc, #220]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 8001498:	2200      	movs	r2, #0
 800149a:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
    Flow_State.short_term_count = 0;
 800149e:	4b35      	ldr	r3, [pc, #212]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    Flow_State.last_flow_lmin = 0.0f;
 80014a6:	4b33      	ldr	r3, [pc, #204]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    Flow_State.total_litres = 0.0f;
 80014b0:	4b30      	ldr	r3, [pc, #192]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

    Pump_Control.duty_pump = 0;
 80014ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);  // Ensure PWM = 0
 80014c0:	4b2e      	ldr	r3, [pc, #184]	@ (800157c <InjectionAndFlow_Init+0xfc>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2200      	movs	r2, #0
 80014c6:	635a      	str	r2, [r3, #52]	@ 0x34
    Pump_Control.pump_flag = 0;
 80014c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	605a      	str	r2, [r3, #4]
    Pump_Control.pump_counter = 0;
 80014ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	811a      	strh	r2, [r3, #8]

		#if RECORD_PULSE_TIMESTAMPS
				Flow_State.pulse_delta_index = 0;
 80014d4:	4b27      	ldr	r3, [pc, #156]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 80014d6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80014da:	461a      	mov	r2, r3
 80014dc:	2300      	movs	r3, #0
 80014de:	f8c2 3fbc 	str.w	r3, [r2, #4028]	@ 0xfbc
				Flow_State.delta_accumulator = 0;
 80014e2:	4b24      	ldr	r3, [pc, #144]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 80014e4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80014e8:	461a      	mov	r2, r3
 80014ea:	2300      	movs	r3, #0
 80014ec:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
		#endif
	
		#if ENABLE_PI_CONTROL
				Pump_Control.kp = PI_Kp;    // initial proportional gain
 80014f0:	4b21      	ldr	r3, [pc, #132]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 80014f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014f6:	615a      	str	r2, [r3, #20]
				Pump_Control.ki = PI_Ki;    // initial integral gain
 80014f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 80014fa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80014fe:	619a      	str	r2, [r3, #24]
				Pump_Control.pi_integral = 0.0f;
 8001500:	4b1d      	ldr	r3, [pc, #116]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 8001502:	f04f 0200 	mov.w	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsie i" : : : "memory");
 8001508:	b662      	cpsie	i
}
 800150a:	bf00      	nop
		#endif

    __enable_irq();
		
		//clear the buffer and flags for incoming desired flow requests...
		for (uint16_t i = 0; i < FLOW_SCHEDULE_LEN; i++) {
 800150c:	2300      	movs	r3, #0
 800150e:	80fb      	strh	r3, [r7, #6]
 8001510:	e00a      	b.n	8001528 <InjectionAndFlow_Init+0xa8>
				Pump_Control.flow_schedule[i] = 0.0f;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4a18      	ldr	r2, [pc, #96]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 8001516:	3306      	adds	r3, #6
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	605a      	str	r2, [r3, #4]
		for (uint16_t i = 0; i < FLOW_SCHEDULE_LEN; i++) {
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	3301      	adds	r3, #1
 8001526:	80fb      	strh	r3, [r7, #6]
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	2b7f      	cmp	r3, #127	@ 0x7f
 800152c:	d9f1      	bls.n	8001512 <InjectionAndFlow_Init+0x92>
		}
		Pump_Control.schedule_head = 0;
 800152e:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 8001530:	2200      	movs	r2, #0
 8001532:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
		Pump_Control.schedule_tail = 0;
 8001536:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 8001538:	2200      	movs	r2, #0
 800153a:	f8a3 221e 	strh.w	r2, [r3, #542]	@ 0x21e
		Pump_Control.instantaneous_desired_flow = 0.0f;
 800153e:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <InjectionAndFlow_Init+0xf8>)
 8001540:	f04f 0200 	mov.w	r2, #0
 8001544:	60da      	str	r2, [r3, #12]
		
		// --- Clear short-term pulse buffer ---
		for (uint16_t i = 0; i < SHORT_TERM_PULSE_BUFFER_SIZE; i++) {
 8001546:	2300      	movs	r3, #0
 8001548:	80bb      	strh	r3, [r7, #4]
 800154a:	e009      	b.n	8001560 <InjectionAndFlow_Init+0xe0>
				Flow_State.short_term_pulses[i] = UNPOPULATED_ELEMENT_MARKER;
 800154c:	88bb      	ldrh	r3, [r7, #4]
 800154e:	4a09      	ldr	r2, [pc, #36]	@ (8001574 <InjectionAndFlow_Init+0xf4>)
 8001550:	3302      	adds	r3, #2
 8001552:	f64f 71fc 	movw	r1, #65532	@ 0xfffc
 8001556:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (uint16_t i = 0; i < SHORT_TERM_PULSE_BUFFER_SIZE; i++) {
 800155a:	88bb      	ldrh	r3, [r7, #4]
 800155c:	3301      	adds	r3, #1
 800155e:	80bb      	strh	r3, [r7, #4]
 8001560:	88bb      	ldrh	r3, [r7, #4]
 8001562:	2b31      	cmp	r3, #49	@ 0x31
 8001564:	d9f2      	bls.n	800154c <InjectionAndFlow_Init+0xcc>
		}
}
 8001566:	bf00      	nop
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	bc80      	pop	{r7}
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	20000278 	.word	0x20000278
 8001578:	2000323c 	.word	0x2000323c
 800157c:	200034bc 	.word	0x200034bc

08001580 <FlowMeter_GetPulseDeltaCount>:

#if RECORD_PULSE_TIMESTAMPS
uint32_t FlowMeter_GetPulseDeltaCount(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
    return Flow_State.pulse_delta_index;
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <FlowMeter_GetPulseDeltaCount+0x18>)
 8001586:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800158a:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
}
 800158e:	4618      	mov	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	20000278 	.word	0x20000278

0800159c <FlowMeter_GetPulseDeltas>:

const volatile uint16_t* FlowMeter_GetPulseDeltas(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
    return Flow_State.pulse_deltas;
 80015a0:	4b02      	ldr	r3, [pc, #8]	@ (80015ac <FlowMeter_GetPulseDeltas+0x10>)
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	20000354 	.word	0x20000354

080015b0 <FlowMeter_TickHook>:
    Flow_State.delta_accumulator = 0;
    __enable_irq();
}

void FlowMeter_TickHook(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
    Flow_State.delta_accumulator++;
 80015b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <FlowMeter_TickHook+0x78>)
 80015b6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80015ba:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 80015be:	3301      	adds	r3, #1
 80015c0:	4a19      	ldr	r2, [pc, #100]	@ (8001628 <FlowMeter_TickHook+0x78>)
 80015c2:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80015c6:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0

    if (Flow_State.delta_accumulator >= (PULSE_DELTA_SOFT_MAX + 1)) {
 80015ca:	4b17      	ldr	r3, [pc, #92]	@ (8001628 <FlowMeter_TickHook+0x78>)
 80015cc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80015d0:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 80015d4:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 80015d8:	4293      	cmp	r3, r2
 80015da:	d921      	bls.n	8001620 <FlowMeter_TickHook+0x70>
        if (Flow_State.pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 80015dc:	4b12      	ldr	r3, [pc, #72]	@ (8001628 <FlowMeter_TickHook+0x78>)
 80015de:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80015e2:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80015e6:	f241 726f 	movw	r2, #5999	@ 0x176f
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d811      	bhi.n	8001612 <FlowMeter_TickHook+0x62>
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001628 <FlowMeter_TickHook+0x78>)
 80015f0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80015f4:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80015f8:	1c5a      	adds	r2, r3, #1
 80015fa:	490b      	ldr	r1, [pc, #44]	@ (8001628 <FlowMeter_TickHook+0x78>)
 80015fc:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 8001600:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 8001604:	4a08      	ldr	r2, [pc, #32]	@ (8001628 <FlowMeter_TickHook+0x78>)
 8001606:	336c      	adds	r3, #108	@ 0x6c
 8001608:	005b      	lsls	r3, r3, #1
 800160a:	4413      	add	r3, r2
 800160c:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8001610:	809a      	strh	r2, [r3, #4]
        }
        Flow_State.delta_accumulator = 0;
 8001612:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <FlowMeter_TickHook+0x78>)
 8001614:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001618:	461a      	mov	r2, r3
 800161a:	2300      	movs	r3, #0
 800161c:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
    }
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	20000278 	.word	0x20000278

0800162c <FlowMeter_PulseCallback>:

/**
 * Call on every pulse (TIM3 IC interrupt)
 */
void FlowMeter_PulseCallback(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001632:	f001 fbdf 	bl	8002df4 <HAL_GetTick>
 8001636:	6078      	str	r0, [r7, #4]

    /* --- Short-term buffer --- */
    Flow_State.short_term_pulses[Flow_State.short_term_index] = now;
 8001638:	4b3c      	ldr	r3, [pc, #240]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 800163a:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800163e:	b29b      	uxth	r3, r3
 8001640:	493a      	ldr	r1, [pc, #232]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 8001642:	3302      	adds	r3, #2
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    Flow_State.short_term_index =
        (Flow_State.short_term_index + 1) % SHORT_TERM_PULSE_BUFFER_SIZE;
 800164a:	4b38      	ldr	r3, [pc, #224]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 800164c:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8001650:	b29b      	uxth	r3, r3
 8001652:	3301      	adds	r3, #1
 8001654:	4a36      	ldr	r2, [pc, #216]	@ (8001730 <FlowMeter_PulseCallback+0x104>)
 8001656:	fb82 1203 	smull	r1, r2, r2, r3
 800165a:	1111      	asrs	r1, r2, #4
 800165c:	17da      	asrs	r2, r3, #31
 800165e:	1a8a      	subs	r2, r1, r2
 8001660:	2132      	movs	r1, #50	@ 0x32
 8001662:	fb01 f202 	mul.w	r2, r1, r2
 8001666:	1a9a      	subs	r2, r3, r2
    Flow_State.short_term_index =
 8001668:	b292      	uxth	r2, r2
 800166a:	4b30      	ldr	r3, [pc, #192]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 800166c:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    if (Flow_State.short_term_count < SHORT_TERM_PULSE_BUFFER_SIZE)
 8001670:	4b2e      	ldr	r3, [pc, #184]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 8001672:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8001676:	b29b      	uxth	r3, r3
 8001678:	2b31      	cmp	r3, #49	@ 0x31
 800167a:	d808      	bhi.n	800168e <FlowMeter_PulseCallback+0x62>
        Flow_State.short_term_count++;
 800167c:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 800167e:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8001682:	b29b      	uxth	r3, r3
 8001684:	3301      	adds	r3, #1
 8001686:	b29a      	uxth	r2, r3
 8001688:	4b28      	ldr	r3, [pc, #160]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 800168a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    /* --- Long-term counting --- */
    Flow_State.pulse_count_window++;
 800168e:	4b27      	ldr	r3, [pc, #156]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	3301      	adds	r3, #1
 8001694:	4a25      	ldr	r2, [pc, #148]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 8001696:	6013      	str	r3, [r2, #0]
    Flow_State.pulse_count_total++;
 8001698:	4b24      	ldr	r3, [pc, #144]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	3301      	adds	r3, #1
 800169e:	4a23      	ldr	r2, [pc, #140]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016a0:	6053      	str	r3, [r2, #4]

#if RECORD_PULSE_TIMESTAMPS
    if (Flow_State.pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 80016a2:	4b22      	ldr	r3, [pc, #136]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016a4:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80016a8:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80016ac:	f241 726f 	movw	r2, #5999	@ 0x176f
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d830      	bhi.n	8001716 <FlowMeter_PulseCallback+0xea>
        uint32_t d = Flow_State.delta_accumulator;
 80016b4:	4b1d      	ldr	r3, [pc, #116]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016b6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80016ba:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 80016be:	603b      	str	r3, [r7, #0]

        if (d > PULSE_DELTA_SOFT_MAX)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d912      	bls.n	80016f0 <FlowMeter_PulseCallback+0xc4>
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 80016ca:	4b18      	ldr	r3, [pc, #96]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016cc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80016d0:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80016d4:	1c5a      	adds	r2, r3, #1
 80016d6:	4915      	ldr	r1, [pc, #84]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016d8:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 80016dc:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 80016e0:	4a12      	ldr	r2, [pc, #72]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016e2:	336c      	adds	r3, #108	@ 0x6c
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	4413      	add	r3, r2
 80016e8:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 80016ec:	809a      	strh	r2, [r3, #4]
 80016ee:	e012      	b.n	8001716 <FlowMeter_PulseCallback+0xea>
        else
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = (uint16_t)d;
 80016f0:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016f2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80016f6:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80016fa:	1c5a      	adds	r2, r3, #1
 80016fc:	490b      	ldr	r1, [pc, #44]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 80016fe:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 8001702:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 8001706:	683a      	ldr	r2, [r7, #0]
 8001708:	b291      	uxth	r1, r2
 800170a:	4a08      	ldr	r2, [pc, #32]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 800170c:	336c      	adds	r3, #108	@ 0x6c
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4413      	add	r3, r2
 8001712:	460a      	mov	r2, r1
 8001714:	809a      	strh	r2, [r3, #4]
    }
    Flow_State.delta_accumulator = 0;
 8001716:	4b05      	ldr	r3, [pc, #20]	@ (800172c <FlowMeter_PulseCallback+0x100>)
 8001718:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800171c:	461a      	mov	r2, r3
 800171e:	2300      	movs	r3, #0
 8001720:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
#endif
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000278 	.word	0x20000278
 8001730:	51eb851f 	.word	0x51eb851f

08001734 <FlowMeter_UpdateInstantaneous>:

/**
 * Update instantaneous flow (L/min)
 */
void FlowMeter_UpdateInstantaneous(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08e      	sub	sp, #56	@ 0x38
 8001738:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800173a:	b672      	cpsid	i
}
 800173c:	bf00      	nop
    __disable_irq();
    uint16_t count = Flow_State.short_term_count;
 800173e:	4b5b      	ldr	r3, [pc, #364]	@ (80018ac <FlowMeter_UpdateInstantaneous+0x178>)
 8001740:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8001744:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t index = Flow_State.short_term_index;
 8001746:	4b59      	ldr	r3, [pc, #356]	@ (80018ac <FlowMeter_UpdateInstantaneous+0x178>)
 8001748:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 800174c:	843b      	strh	r3, [r7, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 800174e:	b662      	cpsie	i
}
 8001750:	bf00      	nop
    __enable_irq();

    if (count == 0) {
 8001752:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001754:	2b00      	cmp	r3, #0
 8001756:	d105      	bne.n	8001764 <FlowMeter_UpdateInstantaneous+0x30>
        Flow_State.last_flow_lmin = 0.0f;
 8001758:	4b54      	ldr	r3, [pc, #336]	@ (80018ac <FlowMeter_UpdateInstantaneous+0x178>)
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        return;
 8001762:	e0a0      	b.n	80018a6 <FlowMeter_UpdateInstantaneous+0x172>
    }

    uint32_t now = HAL_GetTick();
 8001764:	f001 fb46 	bl	8002df4 <HAL_GetTick>
 8001768:	61f8      	str	r0, [r7, #28]
    uint32_t window_start = now - FLOW_WINDOW_MS;
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3b64      	subs	r3, #100	@ 0x64
 800176e:	61bb      	str	r3, [r7, #24]

    uint16_t pulses_in_window = 0;
 8001770:	2300      	movs	r3, #0
 8001772:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint16_t oldest_index =
        (index + SHORT_TERM_PULSE_BUFFER_SIZE - count) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001774:	8c3b      	ldrh	r3, [r7, #32]
 8001776:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800177a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	4a4c      	ldr	r2, [pc, #304]	@ (80018b0 <FlowMeter_UpdateInstantaneous+0x17c>)
 8001780:	fb82 1203 	smull	r1, r2, r2, r3
 8001784:	1111      	asrs	r1, r2, #4
 8001786:	17da      	asrs	r2, r3, #31
 8001788:	1a8a      	subs	r2, r1, r2
 800178a:	2132      	movs	r1, #50	@ 0x32
 800178c:	fb01 f202 	mul.w	r2, r1, r2
 8001790:	1a9a      	subs	r2, r3, r2
    uint16_t oldest_index =
 8001792:	4613      	mov	r3, r2
 8001794:	82fb      	strh	r3, [r7, #22]

    for (uint16_t i = 0; i < count; i++) {
 8001796:	2300      	movs	r3, #0
 8001798:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800179a:	e01c      	b.n	80017d6 <FlowMeter_UpdateInstantaneous+0xa2>
        uint16_t buf_index =
            (oldest_index + i) % SHORT_TERM_PULSE_BUFFER_SIZE;
 800179c:	8afa      	ldrh	r2, [r7, #22]
 800179e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80017a0:	4413      	add	r3, r2
 80017a2:	4a43      	ldr	r2, [pc, #268]	@ (80018b0 <FlowMeter_UpdateInstantaneous+0x17c>)
 80017a4:	fb82 1203 	smull	r1, r2, r2, r3
 80017a8:	1111      	asrs	r1, r2, #4
 80017aa:	17da      	asrs	r2, r3, #31
 80017ac:	1a8a      	subs	r2, r1, r2
 80017ae:	2132      	movs	r1, #50	@ 0x32
 80017b0:	fb01 f202 	mul.w	r2, r1, r2
 80017b4:	1a9a      	subs	r2, r3, r2
        uint16_t buf_index =
 80017b6:	4613      	mov	r3, r2
 80017b8:	80fb      	strh	r3, [r7, #6]
        if (Flow_State.short_term_pulses[buf_index] >= window_start)
 80017ba:	88fb      	ldrh	r3, [r7, #6]
 80017bc:	4a3b      	ldr	r2, [pc, #236]	@ (80018ac <FlowMeter_UpdateInstantaneous+0x178>)
 80017be:	3302      	adds	r3, #2
 80017c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d802      	bhi.n	80017d0 <FlowMeter_UpdateInstantaneous+0x9c>
            pulses_in_window++;
 80017ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80017cc:	3301      	adds	r3, #1
 80017ce:	86fb      	strh	r3, [r7, #54]	@ 0x36
    for (uint16_t i = 0; i < count; i++) {
 80017d0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80017d2:	3301      	adds	r3, #1
 80017d4:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80017d6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80017d8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80017da:	429a      	cmp	r2, r3
 80017dc:	d3de      	bcc.n	800179c <FlowMeter_UpdateInstantaneous+0x68>
    }

    if (pulses_in_window < 2) {
 80017de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d805      	bhi.n	80017f0 <FlowMeter_UpdateInstantaneous+0xbc>
        Flow_State.last_flow_lmin = 0.0f;
 80017e4:	4b31      	ldr	r3, [pc, #196]	@ (80018ac <FlowMeter_UpdateInstantaneous+0x178>)
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        return;
 80017ee:	e05a      	b.n	80018a6 <FlowMeter_UpdateInstantaneous+0x172>
    }

    uint32_t t_first = 0xFFFFFFFF;
 80017f0:	f04f 33ff 	mov.w	r3, #4294967295
 80017f4:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t t_last = 0;
 80017f6:	2300      	movs	r3, #0
 80017f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (uint16_t i = 0; i < count; i++) {
 80017fa:	2300      	movs	r3, #0
 80017fc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80017fe:	e027      	b.n	8001850 <FlowMeter_UpdateInstantaneous+0x11c>
        uint16_t buf_index =
            (oldest_index + i) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001800:	8afa      	ldrh	r2, [r7, #22]
 8001802:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001804:	4413      	add	r3, r2
 8001806:	4a2a      	ldr	r2, [pc, #168]	@ (80018b0 <FlowMeter_UpdateInstantaneous+0x17c>)
 8001808:	fb82 1203 	smull	r1, r2, r2, r3
 800180c:	1111      	asrs	r1, r2, #4
 800180e:	17da      	asrs	r2, r3, #31
 8001810:	1a8a      	subs	r2, r1, r2
 8001812:	2132      	movs	r1, #50	@ 0x32
 8001814:	fb01 f202 	mul.w	r2, r1, r2
 8001818:	1a9a      	subs	r2, r3, r2
        uint16_t buf_index =
 800181a:	4613      	mov	r3, r2
 800181c:	81fb      	strh	r3, [r7, #14]
        uint32_t t = Flow_State.short_term_pulses[buf_index];
 800181e:	89fb      	ldrh	r3, [r7, #14]
 8001820:	4a22      	ldr	r2, [pc, #136]	@ (80018ac <FlowMeter_UpdateInstantaneous+0x178>)
 8001822:	3302      	adds	r3, #2
 8001824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001828:	60bb      	str	r3, [r7, #8]
        if (t >= window_start) {
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	429a      	cmp	r2, r3
 8001830:	d30b      	bcc.n	800184a <FlowMeter_UpdateInstantaneous+0x116>
            if (t < t_first) t_first = t;
 8001832:	68ba      	ldr	r2, [r7, #8]
 8001834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001836:	429a      	cmp	r2, r3
 8001838:	d201      	bcs.n	800183e <FlowMeter_UpdateInstantaneous+0x10a>
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	633b      	str	r3, [r7, #48]	@ 0x30
            if (t > t_last) t_last = t;
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001842:	429a      	cmp	r2, r3
 8001844:	d901      	bls.n	800184a <FlowMeter_UpdateInstantaneous+0x116>
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (uint16_t i = 0; i < count; i++) {
 800184a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800184c:	3301      	adds	r3, #1
 800184e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8001850:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8001852:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001854:	429a      	cmp	r2, r3
 8001856:	d3d3      	bcc.n	8001800 <FlowMeter_UpdateInstantaneous+0xcc>
        }
    }

    uint32_t delta_ms = t_last - t_first;
 8001858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800185a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (delta_ms == 0) delta_ms = 1;
 8001860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001862:	2b00      	cmp	r3, #0
 8001864:	d101      	bne.n	800186a <FlowMeter_UpdateInstantaneous+0x136>
 8001866:	2301      	movs	r3, #1
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24

    float litres =
        (float)(pulses_in_window - 1) / FLOW_PULSES_PER_LITRE;
 800186a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800186c:	3b01      	subs	r3, #1
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff fa30 	bl	8000cd4 <__aeabi_i2f>
 8001874:	4603      	mov	r3, r0
    float litres =
 8001876:	490f      	ldr	r1, [pc, #60]	@ (80018b4 <FlowMeter_UpdateInstantaneous+0x180>)
 8001878:	4618      	mov	r0, r3
 800187a:	f7ff fb33 	bl	8000ee4 <__aeabi_fdiv>
 800187e:	4603      	mov	r3, r0
 8001880:	613b      	str	r3, [r7, #16]

    Flow_State.last_flow_lmin =
        litres / ((float)delta_ms / 60000.0f);
 8001882:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001884:	f7ff fa22 	bl	8000ccc <__aeabi_ui2f>
 8001888:	4603      	mov	r3, r0
 800188a:	490b      	ldr	r1, [pc, #44]	@ (80018b8 <FlowMeter_UpdateInstantaneous+0x184>)
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fb29 	bl	8000ee4 <__aeabi_fdiv>
 8001892:	4603      	mov	r3, r0
 8001894:	4619      	mov	r1, r3
 8001896:	6938      	ldr	r0, [r7, #16]
 8001898:	f7ff fb24 	bl	8000ee4 <__aeabi_fdiv>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
    Flow_State.last_flow_lmin =
 80018a0:	4b02      	ldr	r3, [pc, #8]	@ (80018ac <FlowMeter_UpdateInstantaneous+0x178>)
 80018a2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
}
 80018a6:	3738      	adds	r7, #56	@ 0x38
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	20000278 	.word	0x20000278
 80018b0:	51eb851f 	.word	0x51eb851f
 80018b4:	45b7c000 	.word	0x45b7c000
 80018b8:	476a6000 	.word	0x476a6000

080018bc <FlowMeter_UpdateTotal>:

/**
 * Update cumulative total volume
 */
void FlowMeter_UpdateTotal(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
    Flow_State.total_litres =
        (float)Flow_State.pulse_count_total / (float)FLOW_PULSES_PER_LITRE;
 80018c0:	4b08      	ldr	r3, [pc, #32]	@ (80018e4 <FlowMeter_UpdateTotal+0x28>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fa01 	bl	8000ccc <__aeabi_ui2f>
 80018ca:	4603      	mov	r3, r0
 80018cc:	4906      	ldr	r1, [pc, #24]	@ (80018e8 <FlowMeter_UpdateTotal+0x2c>)
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7ff fb08 	bl	8000ee4 <__aeabi_fdiv>
 80018d4:	4603      	mov	r3, r0
 80018d6:	461a      	mov	r2, r3
    Flow_State.total_litres =
 80018d8:	4b02      	ldr	r3, [pc, #8]	@ (80018e4 <FlowMeter_UpdateTotal+0x28>)
 80018da:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	20000278 	.word	0x20000278
 80018e8:	45b7c000 	.word	0x45b7c000

080018ec <FlowMeter_GetFlow_Lmin>:

float FlowMeter_GetFlow_Lmin(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
    return Flow_State.last_flow_lmin;
 80018f0:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <FlowMeter_GetFlow_Lmin+0x14>)
 80018f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	20000278 	.word	0x20000278

08001904 <FlowMeter_GetTotalLitres>:

float FlowMeter_GetTotalLitres(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
    return Flow_State.total_litres;
 8001908:	4b03      	ldr	r3, [pc, #12]	@ (8001918 <FlowMeter_GetTotalLitres+0x14>)
 800190a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
}
 800190e:	4618      	mov	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20000278 	.word	0x20000278

0800191c <PumpControl_UpdatePI>:

#if ENABLE_PI_CONTROL
void PumpControl_UpdatePI(void)
{
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
    float error = Pump_Control.instantaneous_desired_flow - Flow_State.last_flow_lmin;
 8001922:	4b28      	ldr	r3, [pc, #160]	@ (80019c4 <PumpControl_UpdatePI+0xa8>)
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	4a28      	ldr	r2, [pc, #160]	@ (80019c8 <PumpControl_UpdatePI+0xac>)
 8001928:	f8d2 20d4 	ldr.w	r2, [r2, #212]	@ 0xd4
 800192c:	4611      	mov	r1, r2
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff f91a 	bl	8000b68 <__aeabi_fsub>
 8001934:	4603      	mov	r3, r0
 8001936:	60bb      	str	r3, [r7, #8]

    // Convert sample time to seconds
    float dt = (float)PUMP_SAMPLE_TIME_MS / 1000.0f;
 8001938:	4b24      	ldr	r3, [pc, #144]	@ (80019cc <PumpControl_UpdatePI+0xb0>)
 800193a:	607b      	str	r3, [r7, #4]

    // Update integral term
    Pump_Control.pi_integral += error * dt;
 800193c:	4b21      	ldr	r3, [pc, #132]	@ (80019c4 <PumpControl_UpdatePI+0xa8>)
 800193e:	691c      	ldr	r4, [r3, #16]
 8001940:	6879      	ldr	r1, [r7, #4]
 8001942:	68b8      	ldr	r0, [r7, #8]
 8001944:	f7ff fa1a 	bl	8000d7c <__aeabi_fmul>
 8001948:	4603      	mov	r3, r0
 800194a:	4619      	mov	r1, r3
 800194c:	4620      	mov	r0, r4
 800194e:	f7ff f90d 	bl	8000b6c <__addsf3>
 8001952:	4603      	mov	r3, r0
 8001954:	461a      	mov	r2, r3
 8001956:	4b1b      	ldr	r3, [pc, #108]	@ (80019c4 <PumpControl_UpdatePI+0xa8>)
 8001958:	611a      	str	r2, [r3, #16]

    // Compute PI output
    float duty = Pump_Control.kp * error + Pump_Control.ki * Pump_Control.pi_integral;
 800195a:	4b1a      	ldr	r3, [pc, #104]	@ (80019c4 <PumpControl_UpdatePI+0xa8>)
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	68b9      	ldr	r1, [r7, #8]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fa0b 	bl	8000d7c <__aeabi_fmul>
 8001966:	4603      	mov	r3, r0
 8001968:	461c      	mov	r4, r3
 800196a:	4b16      	ldr	r3, [pc, #88]	@ (80019c4 <PumpControl_UpdatePI+0xa8>)
 800196c:	699b      	ldr	r3, [r3, #24]
 800196e:	4a15      	ldr	r2, [pc, #84]	@ (80019c4 <PumpControl_UpdatePI+0xa8>)
 8001970:	6912      	ldr	r2, [r2, #16]
 8001972:	4611      	mov	r1, r2
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fa01 	bl	8000d7c <__aeabi_fmul>
 800197a:	4603      	mov	r3, r0
 800197c:	4619      	mov	r1, r3
 800197e:	4620      	mov	r0, r4
 8001980:	f7ff f8f4 	bl	8000b6c <__addsf3>
 8001984:	4603      	mov	r3, r0
 8001986:	60fb      	str	r3, [r7, #12]

    // Clamp to limits
    if (duty < PUMP_DUTY_MIN) duty = PUMP_DUTY_MIN;
 8001988:	f04f 0100 	mov.w	r1, #0
 800198c:	68f8      	ldr	r0, [r7, #12]
 800198e:	f7ff fb93 	bl	80010b8 <__aeabi_fcmplt>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d002      	beq.n	800199e <PumpControl_UpdatePI+0x82>
 8001998:	f04f 0300 	mov.w	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
    if (duty > PUMP_DUTY_MAX) duty = PUMP_DUTY_MAX;
 800199e:	490c      	ldr	r1, [pc, #48]	@ (80019d0 <PumpControl_UpdatePI+0xb4>)
 80019a0:	68f8      	ldr	r0, [r7, #12]
 80019a2:	f7ff fba7 	bl	80010f4 <__aeabi_fcmpgt>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <PumpControl_UpdatePI+0x94>
 80019ac:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <PumpControl_UpdatePI+0xb4>)
 80019ae:	60fb      	str	r3, [r7, #12]

    Pump_Control.duty_pump = (uint32_t)duty;
 80019b0:	68f8      	ldr	r0, [r7, #12]
 80019b2:	f7ff fba9 	bl	8001108 <__aeabi_f2uiz>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4a02      	ldr	r2, [pc, #8]	@ (80019c4 <PumpControl_UpdatePI+0xa8>)
 80019ba:	6013      	str	r3, [r2, #0]
}
 80019bc:	bf00      	nop
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd90      	pop	{r4, r7, pc}
 80019c4:	2000323c 	.word	0x2000323c
 80019c8:	20000278 	.word	0x20000278
 80019cc:	3c23d70a 	.word	0x3c23d70a
 80019d0:	42440000 	.word	0x42440000

080019d4 <update_pump_state>:
#endif

void update_pump_state(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
    if (Pump_Control.pump_flag) {
 80019da:	4b30      	ldr	r3, [pc, #192]	@ (8001a9c <update_pump_state+0xc8>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d058      	beq.n	8001a94 <update_pump_state+0xc0>
        Pump_Control.pump_flag = 0;
 80019e2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a9c <update_pump_state+0xc8>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	605a      	str	r2, [r3, #4]
			
		// --- Update desired flow from schedule safely with MIN_LOOKAHEAD ---
		uint16_t head = Pump_Control.schedule_head;
 80019e8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a9c <update_pump_state+0xc8>)
 80019ea:	f8b3 321c 	ldrh.w	r3, [r3, #540]	@ 0x21c
 80019ee:	81bb      	strh	r3, [r7, #12]
		uint16_t tail = Pump_Control.schedule_tail;
 80019f0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a9c <update_pump_state+0xc8>)
 80019f2:	f8b3 321e 	ldrh.w	r3, [r3, #542]	@ 0x21e
 80019f6:	817b      	strh	r3, [r7, #10]

		// Compute next head index
		uint16_t next_head = (head + 1) % FLOW_SCHEDULE_LEN;
 80019f8:	89bb      	ldrh	r3, [r7, #12]
 80019fa:	3301      	adds	r3, #1
 80019fc:	425a      	negs	r2, r3
 80019fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a02:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001a06:	bf58      	it	pl
 8001a08:	4253      	negpl	r3, r2
 8001a0a:	813b      	strh	r3, [r7, #8]

		// Compute safe tail position (distance must be > MIN_LOOKAHEAD)
		uint16_t distance;
		if (tail >= head)
 8001a0c:	897a      	ldrh	r2, [r7, #10]
 8001a0e:	89bb      	ldrh	r3, [r7, #12]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d304      	bcc.n	8001a1e <update_pump_state+0x4a>
				distance = tail - head;
 8001a14:	897a      	ldrh	r2, [r7, #10]
 8001a16:	89bb      	ldrh	r3, [r7, #12]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	81fb      	strh	r3, [r7, #14]
 8001a1c:	e005      	b.n	8001a2a <update_pump_state+0x56>
		else
				distance = FLOW_SCHEDULE_LEN - (head - tail);
 8001a1e:	897a      	ldrh	r2, [r7, #10]
 8001a20:	89bb      	ldrh	r3, [r7, #12]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	3380      	adds	r3, #128	@ 0x80
 8001a28:	81fb      	strh	r3, [r7, #14]

		if (distance > FLOW_SCHEDULE_MIN_LOOKAHEAD) {
 8001a2a:	89fb      	ldrh	r3, [r7, #14]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d00b      	beq.n	8001a48 <update_pump_state+0x74>
				// Safe to advance head and consume next value
				Pump_Control.instantaneous_desired_flow = Pump_Control.flow_schedule[head];
 8001a30:	89bb      	ldrh	r3, [r7, #12]
 8001a32:	4a1a      	ldr	r2, [pc, #104]	@ (8001a9c <update_pump_state+0xc8>)
 8001a34:	3306      	adds	r3, #6
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	4a17      	ldr	r2, [pc, #92]	@ (8001a9c <update_pump_state+0xc8>)
 8001a3e:	60d3      	str	r3, [r2, #12]
				Pump_Control.schedule_head = next_head;
 8001a40:	4a16      	ldr	r2, [pc, #88]	@ (8001a9c <update_pump_state+0xc8>)
 8001a42:	893b      	ldrh	r3, [r7, #8]
 8001a44:	f8a2 321c 	strh.w	r3, [r2, #540]	@ 0x21c
		} else {
				// Buffer too low: hold last value
				// instantaneous_desired_flow unchanged
		}
		
		  float flow_diff = Pump_Control.instantaneous_desired_flow - Flow_State.last_flow_lmin;
 8001a48:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <update_pump_state+0xc8>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	4a14      	ldr	r2, [pc, #80]	@ (8001aa0 <update_pump_state+0xcc>)
 8001a4e:	f8d2 20d4 	ldr.w	r2, [r2, #212]	@ 0xd4
 8001a52:	4611      	mov	r1, r2
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff f887 	bl	8000b68 <__aeabi_fsub>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	607b      	str	r3, [r7, #4]

		
		#if ENABLE_LOOKUP_TABLE
        if (fabsf(flow_diff) >= FLOW_DIFF_LUT_THRESHOLD) {
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001a64:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fb39 	bl	80010e0 <__aeabi_fcmpge>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d008      	beq.n	8001a86 <update_pump_state+0xb2>
            // Only use LUT if difference is large
            Pump_Control.duty_pump = FlowLUT_GetDutyForFlow(Pump_Control.instantaneous_desired_flow);
 8001a74:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <update_pump_state+0xc8>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fbf7 	bl	800126c <FlowLUT_GetDutyForFlow>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <update_pump_state+0xc8>)
 8001a84:	601a      	str	r2, [r3, #0]
        }
			#endif

        #if ENABLE_PI_CONTROL
            // Use PI controller only when LUT not triggered
            PumpControl_UpdatePI();
 8001a86:	f7ff ff49 	bl	800191c <PumpControl_UpdatePI>
        #endif

        // Apply new pump duty
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, Pump_Control.duty_pump);
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <update_pump_state+0xd0>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a03      	ldr	r2, [pc, #12]	@ (8001a9c <update_pump_state+0xc8>)
 8001a90:	6812      	ldr	r2, [r2, #0]
 8001a92:	635a      	str	r2, [r3, #52]	@ 0x34
		}
}
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	2000323c 	.word	0x2000323c
 8001aa0:	20000278 	.word	0x20000278
 8001aa4:	200034bc 	.word	0x200034bc

08001aa8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aac:	f001 f94a 	bl	8002d44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ab0:	f000 f830 	bl	8001b14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab4:	f7ff fc78 	bl	80013a8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001ab8:	f000 fbe6 	bl	8002288 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001abc:	f000 fc58 	bl	8002370 <MX_TIM3_Init>
  MX_TIM6_Init();
 8001ac0:	f000 fcc6 	bl	8002450 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8001ac4:	f000 ffa2 	bl	8002a0c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001ac8:	f000 ffce 	bl	8002a68 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	
  HAL_TIM_Base_Start_IT(&htim6); // start TIM6 system clock
 8001acc:	480e      	ldr	r0, [pc, #56]	@ (8001b08 <main+0x60>)
 8001ace:	f003 fe8b 	bl	80057e8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // start TIM2 for PWM for injection pump
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	480d      	ldr	r0, [pc, #52]	@ (8001b0c <main+0x64>)
 8001ad6:	f003 ff3f 	bl	8005958 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // start TIM3 for flowmeter input capture.
 8001ada:	2100      	movs	r1, #0
 8001adc:	480c      	ldr	r0, [pc, #48]	@ (8001b10 <main+0x68>)
 8001ade:	f004 f84d 	bl	8005b7c <HAL_TIM_IC_Start_IT>
	
	// Custom Init functions:
	InjectionAndFlow_Init();
 8001ae2:	f7ff fccd 	bl	8001480 <InjectionAndFlow_Init>
	flags_init();
 8001ae6:	f7ff fbaf 	bl	8001248 <flags_init>

    /* USER CODE BEGIN 3 */
//    hall_status_check();
//    lasers_shutdown();
		
      check_start();
 8001aea:	f7ff fb37 	bl	800115c <check_start>
      motor_test();
 8001aee:	f000 fac9 	bl	8002084 <motor_test>
      motor_read();
 8001af2:	f000 faf7 	bl	80020e4 <motor_read>
      transmit_data();
 8001af6:	f7ff fb4b 	bl	8001190 <transmit_data>
		
			#if ENABLE_USB_SERIAL_DEBUG
					USB_serial_send_debug();
 8001afa:	f001 f877 	bl	8002bec <USB_serial_send_debug>
			#endif
		
			update_pump_state();
 8001afe:	f7ff ff69 	bl	80019d4 <update_pump_state>
      check_start();
 8001b02:	bf00      	nop
 8001b04:	e7f1      	b.n	8001aea <main+0x42>
 8001b06:	bf00      	nop
 8001b08:	2000354c 	.word	0x2000354c
 8001b0c:	200034bc 	.word	0x200034bc
 8001b10:	20003504 	.word	0x20003504

08001b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b096      	sub	sp, #88	@ 0x58
 8001b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b1a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b1e:	2228      	movs	r2, #40	@ 0x28
 8001b20:	2100      	movs	r1, #0
 8001b22:	4618      	mov	r0, r3
 8001b24:	f009 ff0f 	bl	800b946 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]
 8001b42:	60da      	str	r2, [r3, #12]
 8001b44:	611a      	str	r2, [r3, #16]
 8001b46:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b4c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b50:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b56:	2301      	movs	r3, #1
 8001b58:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b62:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001b64:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001b68:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b6a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f003 f924 	bl	8004dbc <HAL_RCC_OscConfig>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001b7a:	f000 f8df 	bl	8001d3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b7e:	230f      	movs	r3, #15
 8001b80:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b82:	2302      	movs	r3, #2
 8001b84:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b86:	2300      	movs	r3, #0
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b90:	2300      	movs	r3, #0
 8001b92:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b94:	f107 031c 	add.w	r3, r7, #28
 8001b98:	2101      	movs	r1, #1
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f003 fb90 	bl	80052c0 <HAL_RCC_ClockConfig>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001ba6:	f000 f8c9 	bl	8001d3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001baa:	2310      	movs	r3, #16
 8001bac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001bae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bb2:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bb4:	1d3b      	adds	r3, r7, #4
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f003 fd10 	bl	80055dc <HAL_RCCEx_PeriphCLKConfig>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d001      	beq.n	8001bc6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001bc2:	f000 f8bb 	bl	8001d3c <Error_Handler>
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	3758      	adds	r7, #88	@ 0x58
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a06      	ldr	r2, [pc, #24]	@ (8001bf8 <HAL_TIM_IC_CaptureCallback+0x28>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d105      	bne.n	8001bee <HAL_TIM_IC_CaptureCallback+0x1e>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	7f1b      	ldrb	r3, [r3, #28]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d101      	bne.n	8001bee <HAL_TIM_IC_CaptureCallback+0x1e>
        FlowMeter_PulseCallback(); // call the function directly from the ISR for better real-time timestamping.
 8001bea:	f7ff fd1f 	bl	800162c <FlowMeter_PulseCallback>
    }
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40000400 	.word	0x40000400

08001bfc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6) {
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a3a      	ldr	r2, [pc, #232]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d16d      	bne.n	8001cea <HAL_TIM_PeriodElapsedCallback+0xee>
				#if RECORD_PULSE_TIMESTAMPS
						FlowMeter_TickHook(); // for recording flowmeter pulse timestamps.
 8001c0e:	f7ff fccf 	bl	80015b0 <FlowMeter_TickHook>
						// GPT says that this is light for the ISR. Roughly 200 nanoseconds of time. Reevaluate and confirm if critical.
				#endif
			
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001c12:	2201      	movs	r2, #1
 8001c14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c18:	4837      	ldr	r0, [pc, #220]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001c1a:	f001 fd14 	bl	8003646 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c24:	4834      	ldr	r0, [pc, #208]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001c26:	f001 fd0e 	bl	8003646 <HAL_GPIO_WritePin>
			
				// tim6_tick++;   // new extern counter variable (CONFIG.h)
				
        hall_check_flag = true;
 8001c2a:	4b34      	ldr	r3, [pc, #208]	@ (8001cfc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	701a      	strb	r2, [r3, #0]
        lasers_flag = true;
 8001c30:	4b33      	ldr	r3, [pc, #204]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	701a      	strb	r2, [r3, #0]
        stepper_rx_check_flag = true;
 8001c36:	4b33      	ldr	r3, [pc, #204]	@ (8001d04 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001c38:	2201      	movs	r2, #1
 8001c3a:	701a      	strb	r2, [r3, #0]
        check_start_flag = true;
 8001c3c:	4b32      	ldr	r3, [pc, #200]	@ (8001d08 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001c3e:	2201      	movs	r2, #1
 8001c40:	701a      	strb	r2, [r3, #0]
			
        if (++timer_cnt_1s >= 10000) {
 8001c42:	4b32      	ldr	r3, [pc, #200]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	3301      	adds	r3, #1
 8001c48:	4a30      	ldr	r2, [pc, #192]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001c4a:	6013      	str	r3, [r2, #0]
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d905      	bls.n	8001c64 <HAL_TIM_PeriodElapsedCallback+0x68>
						timer_cnt_1s = 0;
 8001c58:	4b2c      	ldr	r3, [pc, #176]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
						motor_flag = true;
 8001c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001d10 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001c60:	2201      	movs	r2, #1
 8001c62:	701a      	strb	r2, [r3, #0]
        }
				
        if (++timer_cnt_2ms >= 20) {
 8001c64:	4b2b      	ldr	r3, [pc, #172]	@ (8001d14 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	4b29      	ldr	r3, [pc, #164]	@ (8001d14 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001c6e:	701a      	strb	r2, [r3, #0]
 8001c70:	4b28      	ldr	r3, [pc, #160]	@ (8001d14 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	2b13      	cmp	r3, #19
 8001c76:	d908      	bls.n	8001c8a <HAL_TIM_PeriodElapsedCallback+0x8e>
						timer_cnt_2ms = 0;
 8001c78:	4b26      	ldr	r3, [pc, #152]	@ (8001d14 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	701a      	strb	r2, [r3, #0]
						motor_read_flag = true;
 8001c7e:	4b26      	ldr	r3, [pc, #152]	@ (8001d18 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
						transmit_data_flag = true;
 8001c84:	4b25      	ldr	r3, [pc, #148]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	701a      	strb	r2, [r3, #0]
        }
				
				if (++usb_serial_timer >= serial_send_ticks_threshold) {
 8001c8a:	4b25      	ldr	r3, [pc, #148]	@ (8001d20 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	4a23      	ldr	r2, [pc, #140]	@ (8001d20 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	4b22      	ldr	r3, [pc, #136]	@ (8001d20 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	4b22      	ldr	r3, [pc, #136]	@ (8001d24 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d305      	bcc.n	8001cac <HAL_TIM_PeriodElapsedCallback+0xb0>
						usb_serial_timer = 0;
 8001ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d20 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
						usb_serial_flag = 1;
 8001ca6:	4b20      	ldr	r3, [pc, #128]	@ (8001d28 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
        }
				
				if (++Pump_Control.pump_counter >= pump_ticks_threshold) {
 8001cac:	4b1f      	ldr	r3, [pc, #124]	@ (8001d2c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001cae:	891b      	ldrh	r3, [r3, #8]
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d2c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001cb8:	4611      	mov	r1, r2
 8001cba:	8119      	strh	r1, [r3, #8]
 8001cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d305      	bcc.n	8001cd0 <HAL_TIM_PeriodElapsedCallback+0xd4>
						Pump_Control.pump_counter = 0;
 8001cc4:	4b19      	ldr	r3, [pc, #100]	@ (8001d2c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	811a      	strh	r2, [r3, #8]
						Pump_Control.pump_flag = 1;
 8001cca:	4b18      	ldr	r3, [pc, #96]	@ (8001d2c <HAL_TIM_PeriodElapsedCallback+0x130>)
 8001ccc:	2201      	movs	r2, #1
 8001cce:	605a      	str	r2, [r3, #4]
        }
				
        if (run_state) {
 8001cd0:	4b18      	ldr	r3, [pc, #96]	@ (8001d34 <HAL_TIM_PeriodElapsedCallback+0x138>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d005      	beq.n	8001ce4 <HAL_TIM_PeriodElapsedCallback+0xe8>
						timer_sync_count++;
 8001cd8:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	4a16      	ldr	r2, [pc, #88]	@ (8001d38 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001ce0:	6013      	str	r3, [r2, #0]
						timer_sync_count = 0;
        }
				
				
    }
}
 8001ce2:	e002      	b.n	8001cea <HAL_TIM_PeriodElapsedCallback+0xee>
						timer_sync_count = 0;
 8001ce4:	4b14      	ldr	r3, [pc, #80]	@ (8001d38 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40001000 	.word	0x40001000
 8001cf8:	40010c00 	.word	0x40010c00
 8001cfc:	2000345c 	.word	0x2000345c
 8001d00:	2000345d 	.word	0x2000345d
 8001d04:	20003460 	.word	0x20003460
 8001d08:	20003461 	.word	0x20003461
 8001d0c:	20003464 	.word	0x20003464
 8001d10:	2000345e 	.word	0x2000345e
 8001d14:	20003468 	.word	0x20003468
 8001d18:	2000345f 	.word	0x2000345f
 8001d1c:	20003462 	.word	0x20003462
 8001d20:	20003470 	.word	0x20003470
 8001d24:	20000000 	.word	0x20000000
 8001d28:	20004e54 	.word	0x20004e54
 8001d2c:	2000323c 	.word	0x2000323c
 8001d30:	20000004 	.word	0x20000004
 8001d34:	20000230 	.word	0x20000230
 8001d38:	2000346c 	.word	0x2000346c

08001d3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d40:	b672      	cpsid	i
}
 8001d42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d44:	bf00      	nop
 8001d46:	e7fd      	b.n	8001d44 <Error_Handler+0x8>

08001d48 <MKS_BUS>:
// Static variables
static uint8_t txBuffer[64];
static uint8_t rxBuffer[64];

// Private helper
static inline USART_TypeDef* MKS_BUS(void) { return USART3; }
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	4b02      	ldr	r3, [pc, #8]	@ (8001d58 <MKS_BUS+0x10>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	40004800 	.word	0x40004800

08001d5c <getCheckSum>:

uint8_t getCheckSum(uint8_t *buffer, uint8_t size) {
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	70fb      	strb	r3, [r7, #3]
    uint16_t sum = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < size; i++) sum += buffer[i];
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	737b      	strb	r3, [r7, #13]
 8001d70:	e00a      	b.n	8001d88 <getCheckSum+0x2c>
 8001d72:	7b7b      	ldrb	r3, [r7, #13]
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	4413      	add	r3, r2
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	89fb      	ldrh	r3, [r7, #14]
 8001d7e:	4413      	add	r3, r2
 8001d80:	81fb      	strh	r3, [r7, #14]
 8001d82:	7b7b      	ldrb	r3, [r7, #13]
 8001d84:	3301      	adds	r3, #1
 8001d86:	737b      	strb	r3, [r7, #13]
 8001d88:	7b7a      	ldrb	r2, [r7, #13]
 8001d8a:	78fb      	ldrb	r3, [r7, #3]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d3f0      	bcc.n	8001d72 <getCheckSum+0x16>
    return (uint8_t)(sum & 0xFF);
 8001d90:	89fb      	ldrh	r3, [r7, #14]
 8001d92:	b2db      	uxtb	r3, r3
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr
	...

08001da0 <positionMode2Run>:
    txBuffer[10] = getCheckSum(txBuffer, 10);

    UartHAL_Send(MKS_BUS(), txBuffer, 11);
}

void positionMode2Run(uint8_t slaveAddr, uint16_t speed, uint8_t acc, int32_t absPulses) {
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	4603      	mov	r3, r0
 8001daa:	71fb      	strb	r3, [r7, #7]
 8001dac:	460b      	mov	r3, r1
 8001dae:	80bb      	strh	r3, [r7, #4]
 8001db0:	4613      	mov	r3, r2
 8001db2:	71bb      	strb	r3, [r7, #6]
    if (speed > 3000) speed = 3000;
 8001db4:	88bb      	ldrh	r3, [r7, #4]
 8001db6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d902      	bls.n	8001dc4 <positionMode2Run+0x24>
 8001dbe:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001dc2:	80bb      	strh	r3, [r7, #4]

    txBuffer[0] = 0xFA;
 8001dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e40 <positionMode2Run+0xa0>)
 8001dc6:	22fa      	movs	r2, #250	@ 0xfa
 8001dc8:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;
 8001dca:	4a1d      	ldr	r2, [pc, #116]	@ (8001e40 <positionMode2Run+0xa0>)
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0xFE;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e40 <positionMode2Run+0xa0>)
 8001dd2:	22fe      	movs	r2, #254	@ 0xfe
 8001dd4:	709a      	strb	r2, [r3, #2]
    
    // Byte 4-5: Speed (16-bit, no direction bit mixing here per Manual Page 38)
    txBuffer[3] = (uint8_t)((speed >> 8) & 0xFF);
 8001dd6:	88bb      	ldrh	r3, [r7, #4]
 8001dd8:	0a1b      	lsrs	r3, r3, #8
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4b18      	ldr	r3, [pc, #96]	@ (8001e40 <positionMode2Run+0xa0>)
 8001de0:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = (uint8_t)(speed & 0xFF);
 8001de2:	88bb      	ldrh	r3, [r7, #4]
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	4b16      	ldr	r3, [pc, #88]	@ (8001e40 <positionMode2Run+0xa0>)
 8001de8:	711a      	strb	r2, [r3, #4]
    
    txBuffer[5] = acc;
 8001dea:	4a15      	ldr	r2, [pc, #84]	@ (8001e40 <positionMode2Run+0xa0>)
 8001dec:	79bb      	ldrb	r3, [r7, #6]
 8001dee:	7153      	strb	r3, [r2, #5]
    
    // Bytes 7-10: Absolute Pulses (int32_t Big Endian)
    txBuffer[6] = (uint8_t)((absPulses >> 24) & 0xFF);
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	161b      	asrs	r3, r3, #24
 8001df4:	b2da      	uxtb	r2, r3
 8001df6:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <positionMode2Run+0xa0>)
 8001df8:	719a      	strb	r2, [r3, #6]
    txBuffer[7] = (uint8_t)((absPulses >> 16) & 0xFF);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	141b      	asrs	r3, r3, #16
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	4b0f      	ldr	r3, [pc, #60]	@ (8001e40 <positionMode2Run+0xa0>)
 8001e02:	71da      	strb	r2, [r3, #7]
    txBuffer[8] = (uint8_t)((absPulses >> 8)  & 0xFF);
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	121b      	asrs	r3, r3, #8
 8001e08:	b2da      	uxtb	r2, r3
 8001e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e40 <positionMode2Run+0xa0>)
 8001e0c:	721a      	strb	r2, [r3, #8]
    txBuffer[9] = (uint8_t)( absPulses        & 0xFF);
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	4b0b      	ldr	r3, [pc, #44]	@ (8001e40 <positionMode2Run+0xa0>)
 8001e14:	725a      	strb	r2, [r3, #9]
    
    txBuffer[10] = getCheckSum(txBuffer, 10);
 8001e16:	210a      	movs	r1, #10
 8001e18:	4809      	ldr	r0, [pc, #36]	@ (8001e40 <positionMode2Run+0xa0>)
 8001e1a:	f7ff ff9f 	bl	8001d5c <getCheckSum>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461a      	mov	r2, r3
 8001e22:	4b07      	ldr	r3, [pc, #28]	@ (8001e40 <positionMode2Run+0xa0>)
 8001e24:	729a      	strb	r2, [r3, #10]

    UartHAL_Send(MKS_BUS(), txBuffer, 11);
 8001e26:	f7ff ff8f 	bl	8001d48 <MKS_BUS>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	220b      	movs	r2, #11
 8001e2e:	4904      	ldr	r1, [pc, #16]	@ (8001e40 <positionMode2Run+0xa0>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f000 fccd 	bl	80027d0 <UartHAL_Send>
}
 8001e36:	bf00      	nop
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20003474 	.word	0x20003474

08001e44 <readStepperPosTx>:

void readStepperPosTx(uint8_t slaveAddr) {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	71fb      	strb	r3, [r7, #7]
    UartHAL_FlushRx(MKS_BUS());
 8001e4e:	f7ff ff7b 	bl	8001d48 <MKS_BUS>
 8001e52:	4603      	mov	r3, r0
 8001e54:	4618      	mov	r0, r3
 8001e56:	f000 fc58 	bl	800270a <UartHAL_FlushRx>
    txBuffer[0] = 0xFA;          // Frame header
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001e94 <readStepperPosTx+0x50>)
 8001e5c:	22fa      	movs	r2, #250	@ 0xfa
 8001e5e:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;      // Slave address
 8001e60:	4a0c      	ldr	r2, [pc, #48]	@ (8001e94 <readStepperPosTx+0x50>)
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0x31;           // Position read command
 8001e66:	4b0b      	ldr	r3, [pc, #44]	@ (8001e94 <readStepperPosTx+0x50>)
 8001e68:	2231      	movs	r2, #49	@ 0x31
 8001e6a:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = getCheckSum(txBuffer, 3); // Checksum (FA + Addr + 30)
 8001e6c:	2103      	movs	r1, #3
 8001e6e:	4809      	ldr	r0, [pc, #36]	@ (8001e94 <readStepperPosTx+0x50>)
 8001e70:	f7ff ff74 	bl	8001d5c <getCheckSum>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <readStepperPosTx+0x50>)
 8001e7a:	70da      	strb	r2, [r3, #3]
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
 8001e7c:	f7ff ff64 	bl	8001d48 <MKS_BUS>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2204      	movs	r2, #4
 8001e84:	4903      	ldr	r1, [pc, #12]	@ (8001e94 <readStepperPosTx+0x50>)
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 fca2 	bl	80027d0 <UartHAL_Send>
}
 8001e8c:	bf00      	nop
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20003474 	.word	0x20003474

08001e98 <readStepperPos>:
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
}

uint8_t readStepperPos(uint8_t ID)
{
 8001e98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e9c:	b08e      	sub	sp, #56	@ 0x38
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	73fb      	strb	r3, [r7, #15]
    uint8_t Rx_total = UartHAL_RxAvailable(MKS_BUS());
 8001ea4:	f7ff ff50 	bl	8001d48 <MKS_BUS>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f000 fd70 	bl	8002990 <UartHAL_RxAvailable>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (Rx_total < 10) return 0; // need at least 10 bytes
 8001eb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001eba:	2b09      	cmp	r3, #9
 8001ebc:	d801      	bhi.n	8001ec2 <readStepperPos+0x2a>
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	e0d8      	b.n	8002074 <readStepperPos+0x1dc>
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
    uint8_t success_cnt = 0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buffer[10];
    uint16_t checksum = 0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	86bb      	strh	r3, [r7, #52]	@ 0x34

    for (uint8_t i = 0; i < Rx_total; i++) {
 8001ecc:	2300      	movs	r3, #0
 8001ece:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8001ed2:	e0c7      	b.n	8002064 <readStepperPos+0x1cc>
        uint8_t temp = UartHAL_Read(MKS_BUS());
 8001ed4:	f7ff ff38 	bl	8001d48 <MKS_BUS>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4618      	mov	r0, r3
 8001edc:	f000 fc36 	bl	800274c <UartHAL_Read>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

        if (success_cnt == 0 && temp == 0xFB) {
 8001ee6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d10d      	bne.n	8001f0a <readStepperPos+0x72>
 8001eee:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ef2:	2bfb      	cmp	r3, #251	@ 0xfb
 8001ef4:	d109      	bne.n	8001f0a <readStepperPos+0x72>
            buffer[0] = temp;
 8001ef6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001efa:	753b      	strb	r3, [r7, #20]
            checksum = temp;
 8001efc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f00:	86bb      	strh	r3, [r7, #52]	@ 0x34
            success_cnt = 1;
 8001f02:	2301      	movs	r3, #1
 8001f04:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001f08:	e0a7      	b.n	800205a <readStepperPos+0x1c2>
        }
        if (success_cnt == 1) {
 8001f0a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d115      	bne.n	8001f3e <readStepperPos+0xa6>
            buffer[1] = temp;
 8001f12:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f16:	757b      	strb	r3, [r7, #21]
            checksum += temp;
 8001f18:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001f20:	4413      	add	r3, r2
 8001f22:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (temp != ID) { success_cnt = 0; continue; }
 8001f24:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d003      	beq.n	8001f36 <readStepperPos+0x9e>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001f34:	e091      	b.n	800205a <readStepperPos+0x1c2>
            success_cnt = 2;
 8001f36:	2302      	movs	r3, #2
 8001f38:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001f3c:	e08d      	b.n	800205a <readStepperPos+0x1c2>
        }
        if (success_cnt == 2) {
 8001f3e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f42:	2b02      	cmp	r3, #2
 8001f44:	d114      	bne.n	8001f70 <readStepperPos+0xd8>
            buffer[2] = temp;
 8001f46:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f4a:	75bb      	strb	r3, [r7, #22]
            checksum += temp;
 8001f4c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f50:	b29a      	uxth	r2, r3
 8001f52:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001f54:	4413      	add	r3, r2
 8001f56:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (temp != 0x31) { success_cnt = 0; continue; }
 8001f58:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f5c:	2b31      	cmp	r3, #49	@ 0x31
 8001f5e:	d003      	beq.n	8001f68 <readStepperPos+0xd0>
 8001f60:	2300      	movs	r3, #0
 8001f62:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001f66:	e078      	b.n	800205a <readStepperPos+0x1c2>
            success_cnt = 3;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001f6e:	e074      	b.n	800205a <readStepperPos+0x1c2>
        }
        if (success_cnt >= 3 && success_cnt < 9) {
 8001f70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d919      	bls.n	8001fac <readStepperPos+0x114>
 8001f78:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f7c:	2b08      	cmp	r3, #8
 8001f7e:	d815      	bhi.n	8001fac <readStepperPos+0x114>
            buffer[success_cnt] = temp;
 8001f80:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001f84:	3330      	adds	r3, #48	@ 0x30
 8001f86:	f107 0208 	add.w	r2, r7, #8
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001f90:	f803 2c24 	strb.w	r2, [r3, #-36]
            checksum += temp;
 8001f94:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001f9c:	4413      	add	r3, r2
 8001f9e:	86bb      	strh	r3, [r7, #52]	@ 0x34
            success_cnt++;
 8001fa0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            continue;
 8001faa:	e056      	b.n	800205a <readStepperPos+0x1c2>
        }
        if (success_cnt == 9) {
 8001fac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001fb0:	2b09      	cmp	r3, #9
 8001fb2:	d152      	bne.n	800205a <readStepperPos+0x1c2>
            uint8_t receivedChecksum = temp;
 8001fb4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001fb8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            if ((checksum & 0xFF) == receivedChecksum) {
 8001fbc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d145      	bne.n	8002054 <readStepperPos+0x1bc>
                // --- Assemble full 48-bit signed position ---
                int64_t pos = 0;
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	f04f 0300 	mov.w	r3, #0
 8001fd0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
                for (int j = 0; j < 6; j++) {
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fd8:	e022      	b.n	8002020 <readStepperPos+0x188>
                    pos = (pos << 8) | buffer[3 + j];
 8001fda:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	f04f 0300 	mov.w	r3, #0
 8001fe6:	020b      	lsls	r3, r1, #8
 8001fe8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8001fec:	0202      	lsls	r2, r0, #8
 8001fee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ff0:	3103      	adds	r1, #3
 8001ff2:	3130      	adds	r1, #48	@ 0x30
 8001ff4:	f107 0008 	add.w	r0, r7, #8
 8001ff8:	4401      	add	r1, r0
 8001ffa:	f811 1c24 	ldrb.w	r1, [r1, #-36]
 8001ffe:	b2c9      	uxtb	r1, r1
 8002000:	2000      	movs	r0, #0
 8002002:	468a      	mov	sl, r1
 8002004:	4683      	mov	fp, r0
 8002006:	ea42 010a 	orr.w	r1, r2, sl
 800200a:	6039      	str	r1, [r7, #0]
 800200c:	ea43 030b 	orr.w	r3, r3, fp
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002016:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
                for (int j = 0; j < 6; j++) {
 800201a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800201c:	3301      	adds	r3, #1
 800201e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002022:	2b05      	cmp	r3, #5
 8002024:	ddd9      	ble.n	8001fda <readStepperPos+0x142>
                }
                if (pos & ((int64_t)1 << 47)) {
 8002026:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800202a:	f04f 0800 	mov.w	r8, #0
 800202e:	f403 4900 	and.w	r9, r3, #32768	@ 0x8000
 8002032:	ea58 0309 	orrs.w	r3, r8, r9
 8002036:	d008      	beq.n	800204a <readStepperPos+0x1b2>
                    pos |= ~((int64_t)0xFFFFFFFFFFFF);
 8002038:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800203c:	4614      	mov	r4, r2
 800203e:	ea6f 4503 	mvn.w	r5, r3, lsl #16
 8002042:	ea6f 4515 	mvn.w	r5, r5, lsr #16
 8002046:	e9c7 450a 	strd	r4, r5, [r7, #40]	@ 0x28
                }
                stepper_pos = (int32_t)pos;
 800204a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800204c:	4a0c      	ldr	r2, [pc, #48]	@ (8002080 <readStepperPos+0x1e8>)
 800204e:	6013      	str	r3, [r2, #0]
//                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//                HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);
                return 1; // success
 8002050:	2301      	movs	r3, #1
 8002052:	e00f      	b.n	8002074 <readStepperPos+0x1dc>
            }
            success_cnt = 0;
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    for (uint8_t i = 0; i < Rx_total; i++) {
 800205a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800205e:	3301      	adds	r3, #1
 8002060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8002064:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002068:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800206c:	429a      	cmp	r2, r3
 800206e:	f4ff af31 	bcc.w	8001ed4 <readStepperPos+0x3c>
        }
    }
    return 0;
 8002072:	2300      	movs	r3, #0
 8002074:	4618      	mov	r0, r3
 8002076:	3738      	adds	r7, #56	@ 0x38
 8002078:	46bd      	mov	sp, r7
 800207a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800207e:	bf00      	nop
 8002080:	200034b8 	.word	0x200034b8

08002084 <motor_test>:
bool state = 0;
bool stepper_rx_check_start = false;
int32_t stepper_pos = 0;

void motor_test(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
    if (motor_flag)
 8002088:	4b14      	ldr	r3, [pc, #80]	@ (80020dc <motor_test+0x58>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d022      	beq.n	80020d6 <motor_test+0x52>
    {
        motor_flag = false;
 8002090:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <motor_test+0x58>)
 8002092:	2200      	movs	r2, #0
 8002094:	701a      	strb	r2, [r3, #0]
        state ^= 1;
 8002096:	4b12      	ldr	r3, [pc, #72]	@ (80020e0 <motor_test+0x5c>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	f083 0301 	eor.w	r3, r3, #1
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	bf14      	ite	ne
 80020a4:	2301      	movne	r3, #1
 80020a6:	2300      	moveq	r3, #0
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	4b0d      	ldr	r3, [pc, #52]	@ (80020e0 <motor_test+0x5c>)
 80020ac:	701a      	strb	r2, [r3, #0]
        if (state)
 80020ae:	4b0c      	ldr	r3, [pc, #48]	@ (80020e0 <motor_test+0x5c>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d008      	beq.n	80020c8 <motor_test+0x44>
        {
            positionMode2Run(0x03, 1000, 150, 3100);
 80020b6:	f640 431c 	movw	r3, #3100	@ 0xc1c
 80020ba:	2296      	movs	r2, #150	@ 0x96
 80020bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020c0:	2003      	movs	r0, #3
 80020c2:	f7ff fe6d 	bl	8001da0 <positionMode2Run>
        else
        {
            positionMode2Run(0x03, 1000, 150, 100);
        }
    }
}
 80020c6:	e006      	b.n	80020d6 <motor_test+0x52>
            positionMode2Run(0x03, 1000, 150, 100);
 80020c8:	2364      	movs	r3, #100	@ 0x64
 80020ca:	2296      	movs	r2, #150	@ 0x96
 80020cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020d0:	2003      	movs	r0, #3
 80020d2:	f7ff fe65 	bl	8001da0 <positionMode2Run>
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	2000345e 	.word	0x2000345e
 80020e0:	200034b4 	.word	0x200034b4

080020e4 <motor_read>:

void motor_read(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
    if (motor_read_flag && run_state)
 80020e8:	4b14      	ldr	r3, [pc, #80]	@ (800213c <motor_read+0x58>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d00c      	beq.n	800210a <motor_read+0x26>
 80020f0:	4b13      	ldr	r3, [pc, #76]	@ (8002140 <motor_read+0x5c>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d008      	beq.n	800210a <motor_read+0x26>
    {
        motor_read_flag = false;
 80020f8:	4b10      	ldr	r3, [pc, #64]	@ (800213c <motor_read+0x58>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	701a      	strb	r2, [r3, #0]
        readStepperPosTx(0x03);
 80020fe:	2003      	movs	r0, #3
 8002100:	f7ff fea0 	bl	8001e44 <readStepperPosTx>
        stepper_rx_check_start = true;
 8002104:	4b0f      	ldr	r3, [pc, #60]	@ (8002144 <motor_read+0x60>)
 8002106:	2201      	movs	r2, #1
 8002108:	701a      	strb	r2, [r3, #0]
    }
    if (stepper_rx_check_flag && stepper_rx_check_start)
 800210a:	4b0f      	ldr	r3, [pc, #60]	@ (8002148 <motor_read+0x64>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d011      	beq.n	8002136 <motor_read+0x52>
 8002112:	4b0c      	ldr	r3, [pc, #48]	@ (8002144 <motor_read+0x60>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00d      	beq.n	8002136 <motor_read+0x52>
    {
        stepper_rx_check_flag = false;
 800211a:	4b0b      	ldr	r3, [pc, #44]	@ (8002148 <motor_read+0x64>)
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
        stepper_rx_check_start = !readStepperPos(0x03);
 8002120:	2003      	movs	r0, #3
 8002122:	f7ff feb9 	bl	8001e98 <readStepperPos>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	bf0c      	ite	eq
 800212c:	2301      	moveq	r3, #1
 800212e:	2300      	movne	r3, #0
 8002130:	b2da      	uxtb	r2, r3
 8002132:	4b04      	ldr	r3, [pc, #16]	@ (8002144 <motor_read+0x60>)
 8002134:	701a      	strb	r2, [r3, #0]
    }
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	2000345f 	.word	0x2000345f
 8002140:	20000230 	.word	0x20000230
 8002144:	200034b5 	.word	0x200034b5
 8002148:	20003460 	.word	0x20003460

0800214c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002152:	4b15      	ldr	r3, [pc, #84]	@ (80021a8 <HAL_MspInit+0x5c>)
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	4a14      	ldr	r2, [pc, #80]	@ (80021a8 <HAL_MspInit+0x5c>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	6193      	str	r3, [r2, #24]
 800215e:	4b12      	ldr	r3, [pc, #72]	@ (80021a8 <HAL_MspInit+0x5c>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800216a:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <HAL_MspInit+0x5c>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	4a0e      	ldr	r2, [pc, #56]	@ (80021a8 <HAL_MspInit+0x5c>)
 8002170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002174:	61d3      	str	r3, [r2, #28]
 8002176:	4b0c      	ldr	r3, [pc, #48]	@ (80021a8 <HAL_MspInit+0x5c>)
 8002178:	69db      	ldr	r3, [r3, #28]
 800217a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002182:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <HAL_MspInit+0x60>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <HAL_MspInit+0x60>)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800219e:	bf00      	nop
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr
 80021a8:	40021000 	.word	0x40021000
 80021ac:	40010000 	.word	0x40010000

080021b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <NMI_Handler+0x4>

080021b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <HardFault_Handler+0x4>

080021c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021c4:	bf00      	nop
 80021c6:	e7fd      	b.n	80021c4 <MemManage_Handler+0x4>

080021c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <BusFault_Handler+0x4>

080021d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <UsageFault_Handler+0x4>

080021d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bc80      	pop	{r7}
 80021ee:	4770      	bx	lr

080021f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bc80      	pop	{r7}
 80021fa:	4770      	bx	lr

080021fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002200:	f000 fde6 	bl	8002dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}

08002208 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800220c:	4802      	ldr	r0, [pc, #8]	@ (8002218 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800220e:	f001 fa32 	bl	8003676 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20005124 	.word	0x20005124

0800221c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002220:	4802      	ldr	r0, [pc, #8]	@ (800222c <TIM3_IRQHandler+0x10>)
 8002222:	f003 fdc5 	bl	8005db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20003504 	.word	0x20003504

08002230 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
    UartHAL_IRQHandler(USART2);
 8002234:	4803      	ldr	r0, [pc, #12]	@ (8002244 <USART2_IRQHandler+0x14>)
 8002236:	f000 fb30 	bl	800289a <UartHAL_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800223a:	4803      	ldr	r0, [pc, #12]	@ (8002248 <USART2_IRQHandler+0x18>)
 800223c:	f004 fdbc 	bl	8006db8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002240:	bf00      	nop
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40004400 	.word	0x40004400
 8002248:	20004dc4 	.word	0x20004dc4

0800224c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
    UartHAL_IRQHandler(USART3);
 8002250:	4803      	ldr	r0, [pc, #12]	@ (8002260 <USART3_IRQHandler+0x14>)
 8002252:	f000 fb22 	bl	800289a <UartHAL_IRQHandler>
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002256:	4803      	ldr	r0, [pc, #12]	@ (8002264 <USART3_IRQHandler+0x18>)
 8002258:	f004 fdae 	bl	8006db8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40004800 	.word	0x40004800
 8002264:	20004e0c 	.word	0x20004e0c

08002268 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <TIM6_IRQHandler+0x10>)
 800226e:	f003 fd9f 	bl	8005db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	2000354c 	.word	0x2000354c

0800227c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	bc80      	pop	{r7}
 8002286:	4770      	bx	lr

08002288 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b08e      	sub	sp, #56	@ 0x38
 800228c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800228e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	605a      	str	r2, [r3, #4]
 8002298:	609a      	str	r2, [r3, #8]
 800229a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800229c:	f107 0320 	add.w	r3, r7, #32
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022a6:	1d3b      	adds	r3, r7, #4
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
 80022b4:	615a      	str	r2, [r3, #20]
 80022b6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022b8:	4b2c      	ldr	r3, [pc, #176]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 80022c0:	4b2a      	ldr	r3, [pc, #168]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022c2:	2247      	movs	r2, #71	@ 0x47
 80022c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022c6:	4b29      	ldr	r3, [pc, #164]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 80022cc:	4b27      	ldr	r3, [pc, #156]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022ce:	2231      	movs	r2, #49	@ 0x31
 80022d0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022d2:	4b26      	ldr	r3, [pc, #152]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022d8:	4b24      	ldr	r3, [pc, #144]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022da:	2280      	movs	r2, #128	@ 0x80
 80022dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022de:	4823      	ldr	r0, [pc, #140]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022e0:	f003 fa32 	bl	8005748 <HAL_TIM_Base_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80022ea:	f7ff fd27 	bl	8001d3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022f4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022f8:	4619      	mov	r1, r3
 80022fa:	481c      	ldr	r0, [pc, #112]	@ (800236c <MX_TIM2_Init+0xe4>)
 80022fc:	f003 ffa6 	bl	800624c <HAL_TIM_ConfigClockSource>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8002306:	f7ff fd19 	bl	8001d3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800230a:	4818      	ldr	r0, [pc, #96]	@ (800236c <MX_TIM2_Init+0xe4>)
 800230c:	f003 facc 	bl	80058a8 <HAL_TIM_PWM_Init>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8002316:	f7ff fd11 	bl	8001d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231a:	2300      	movs	r3, #0
 800231c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002322:	f107 0320 	add.w	r3, r7, #32
 8002326:	4619      	mov	r1, r3
 8002328:	4810      	ldr	r0, [pc, #64]	@ (800236c <MX_TIM2_Init+0xe4>)
 800232a:	f004 fc77 	bl	8006c1c <HAL_TIMEx_MasterConfigSynchronization>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002334:	f7ff fd02 	bl	8001d3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002338:	2360      	movs	r3, #96	@ 0x60
 800233a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002340:	2300      	movs	r3, #0
 8002342:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002348:	1d3b      	adds	r3, r7, #4
 800234a:	2200      	movs	r2, #0
 800234c:	4619      	mov	r1, r3
 800234e:	4807      	ldr	r0, [pc, #28]	@ (800236c <MX_TIM2_Init+0xe4>)
 8002350:	f003 feba 	bl	80060c8 <HAL_TIM_PWM_ConfigChannel>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800235a:	f7ff fcef 	bl	8001d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800235e:	4803      	ldr	r0, [pc, #12]	@ (800236c <MX_TIM2_Init+0xe4>)
 8002360:	f000 f91e 	bl	80025a0 <HAL_TIM_MspPostInit>

}
 8002364:	bf00      	nop
 8002366:	3738      	adds	r7, #56	@ 0x38
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	200034bc 	.word	0x200034bc

08002370 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08a      	sub	sp, #40	@ 0x28
 8002374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002376:	f107 0318 	add.w	r3, r7, #24
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	605a      	str	r2, [r3, #4]
 8002380:	609a      	str	r2, [r3, #8]
 8002382:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002384:	f107 0310 	add.w	r3, r7, #16
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
 800238c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800238e:	463b      	mov	r3, r7
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800239a:	4b2b      	ldr	r3, [pc, #172]	@ (8002448 <MX_TIM3_Init+0xd8>)
 800239c:	4a2b      	ldr	r2, [pc, #172]	@ (800244c <MX_TIM3_Init+0xdc>)
 800239e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80023a0:	4b29      	ldr	r3, [pc, #164]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023a2:	2247      	movs	r2, #71	@ 0x47
 80023a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a6:	4b28      	ldr	r3, [pc, #160]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80023ac:	4b26      	ldr	r3, [pc, #152]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023b4:	4b24      	ldr	r3, [pc, #144]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ba:	4b23      	ldr	r3, [pc, #140]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023bc:	2200      	movs	r2, #0
 80023be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80023c0:	4821      	ldr	r0, [pc, #132]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023c2:	f003 f9c1 	bl	8005748 <HAL_TIM_Base_Init>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80023cc:	f7ff fcb6 	bl	8001d3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80023d6:	f107 0318 	add.w	r3, r7, #24
 80023da:	4619      	mov	r1, r3
 80023dc:	481a      	ldr	r0, [pc, #104]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023de:	f003 ff35 	bl	800624c <HAL_TIM_ConfigClockSource>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80023e8:	f7ff fca8 	bl	8001d3c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80023ec:	4816      	ldr	r0, [pc, #88]	@ (8002448 <MX_TIM3_Init+0xd8>)
 80023ee:	f003 fb6d 	bl	8005acc <HAL_TIM_IC_Init>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80023f8:	f7ff fca0 	bl	8001d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023fc:	2300      	movs	r3, #0
 80023fe:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002404:	f107 0310 	add.w	r3, r7, #16
 8002408:	4619      	mov	r1, r3
 800240a:	480f      	ldr	r0, [pc, #60]	@ (8002448 <MX_TIM3_Init+0xd8>)
 800240c:	f004 fc06 	bl	8006c1c <HAL_TIMEx_MasterConfigSynchronization>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d001      	beq.n	800241a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002416:	f7ff fc91 	bl	8001d3c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800241a:	2300      	movs	r3, #0
 800241c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800241e:	2301      	movs	r3, #1
 8002420:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002422:	2300      	movs	r3, #0
 8002424:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800242a:	463b      	mov	r3, r7
 800242c:	2200      	movs	r2, #0
 800242e:	4619      	mov	r1, r3
 8002430:	4805      	ldr	r0, [pc, #20]	@ (8002448 <MX_TIM3_Init+0xd8>)
 8002432:	f003 fdad 	bl	8005f90 <HAL_TIM_IC_ConfigChannel>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 800243c:	f7ff fc7e 	bl	8001d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002440:	bf00      	nop
 8002442:	3728      	adds	r7, #40	@ 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20003504 	.word	0x20003504
 800244c:	40000400 	.word	0x40000400

08002450 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b082      	sub	sp, #8
 8002454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002456:	463b      	mov	r3, r7
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
 800245c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800245e:	4b14      	ldr	r3, [pc, #80]	@ (80024b0 <MX_TIM6_Init+0x60>)
 8002460:	4a14      	ldr	r2, [pc, #80]	@ (80024b4 <MX_TIM6_Init+0x64>)
 8002462:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <MX_TIM6_Init+0x60>)
 8002466:	2247      	movs	r2, #71	@ 0x47
 8002468:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800246a:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <MX_TIM6_Init+0x60>)
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002470:	4b0f      	ldr	r3, [pc, #60]	@ (80024b0 <MX_TIM6_Init+0x60>)
 8002472:	2263      	movs	r2, #99	@ 0x63
 8002474:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002476:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <MX_TIM6_Init+0x60>)
 8002478:	2200      	movs	r2, #0
 800247a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800247c:	480c      	ldr	r0, [pc, #48]	@ (80024b0 <MX_TIM6_Init+0x60>)
 800247e:	f003 f963 	bl	8005748 <HAL_TIM_Base_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8002488:	f7ff fc58 	bl	8001d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800248c:	2300      	movs	r3, #0
 800248e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002490:	2300      	movs	r3, #0
 8002492:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002494:	463b      	mov	r3, r7
 8002496:	4619      	mov	r1, r3
 8002498:	4805      	ldr	r0, [pc, #20]	@ (80024b0 <MX_TIM6_Init+0x60>)
 800249a:	f004 fbbf 	bl	8006c1c <HAL_TIMEx_MasterConfigSynchronization>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 80024a4:	f7ff fc4a 	bl	8001d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80024a8:	bf00      	nop
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	2000354c 	.word	0x2000354c
 80024b4:	40001000 	.word	0x40001000

080024b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	@ 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 0318 	add.w	r3, r7, #24
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024d6:	d10c      	bne.n	80024f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	4a2c      	ldr	r2, [pc, #176]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 80024de:	f043 0301 	orr.w	r3, r3, #1
 80024e2:	61d3      	str	r3, [r2, #28]
 80024e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	f003 0301 	and.w	r3, r3, #1
 80024ec:	617b      	str	r3, [r7, #20]
 80024ee:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80024f0:	e04a      	b.n	8002588 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM3)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a27      	ldr	r2, [pc, #156]	@ (8002594 <HAL_TIM_Base_MspInit+0xdc>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d12c      	bne.n	8002556 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024fc:	4b24      	ldr	r3, [pc, #144]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 80024fe:	69db      	ldr	r3, [r3, #28]
 8002500:	4a23      	ldr	r2, [pc, #140]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 8002502:	f043 0302 	orr.w	r3, r3, #2
 8002506:	61d3      	str	r3, [r2, #28]
 8002508:	4b21      	ldr	r3, [pc, #132]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	613b      	str	r3, [r7, #16]
 8002512:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002514:	4b1e      	ldr	r3, [pc, #120]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	4a1d      	ldr	r2, [pc, #116]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 800251a:	f043 0304 	orr.w	r3, r3, #4
 800251e:	6193      	str	r3, [r2, #24]
 8002520:	4b1b      	ldr	r3, [pc, #108]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	f003 0304 	and.w	r3, r3, #4
 8002528:	60fb      	str	r3, [r7, #12]
 800252a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800252c:	2340      	movs	r3, #64	@ 0x40
 800252e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002530:	2300      	movs	r3, #0
 8002532:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002534:	2300      	movs	r3, #0
 8002536:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002538:	f107 0318 	add.w	r3, r7, #24
 800253c:	4619      	mov	r1, r3
 800253e:	4816      	ldr	r0, [pc, #88]	@ (8002598 <HAL_TIM_Base_MspInit+0xe0>)
 8002540:	f000 fed6 	bl	80032f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8002544:	2200      	movs	r2, #0
 8002546:	2103      	movs	r1, #3
 8002548:	201d      	movs	r0, #29
 800254a:	f000 fd58 	bl	8002ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800254e:	201d      	movs	r0, #29
 8002550:	f000 fd71 	bl	8003036 <HAL_NVIC_EnableIRQ>
}
 8002554:	e018      	b.n	8002588 <HAL_TIM_Base_MspInit+0xd0>
  else if(tim_baseHandle->Instance==TIM6)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a10      	ldr	r2, [pc, #64]	@ (800259c <HAL_TIM_Base_MspInit+0xe4>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d113      	bne.n	8002588 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002560:	4b0b      	ldr	r3, [pc, #44]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	4a0a      	ldr	r2, [pc, #40]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 8002566:	f043 0310 	orr.w	r3, r3, #16
 800256a:	61d3      	str	r3, [r2, #28]
 800256c:	4b08      	ldr	r3, [pc, #32]	@ (8002590 <HAL_TIM_Base_MspInit+0xd8>)
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	f003 0310 	and.w	r3, r3, #16
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002578:	2200      	movs	r2, #0
 800257a:	2100      	movs	r1, #0
 800257c:	2036      	movs	r0, #54	@ 0x36
 800257e:	f000 fd3e 	bl	8002ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002582:	2036      	movs	r0, #54	@ 0x36
 8002584:	f000 fd57 	bl	8003036 <HAL_NVIC_EnableIRQ>
}
 8002588:	bf00      	nop
 800258a:	3728      	adds	r7, #40	@ 0x28
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40021000 	.word	0x40021000
 8002594:	40000400 	.word	0x40000400
 8002598:	40010800 	.word	0x40010800
 800259c:	40001000 	.word	0x40001000

080025a0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a8:	f107 030c 	add.w	r3, r7, #12
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	605a      	str	r2, [r3, #4]
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025be:	d12a      	bne.n	8002616 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c0:	4b17      	ldr	r3, [pc, #92]	@ (8002620 <HAL_TIM_MspPostInit+0x80>)
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	4a16      	ldr	r2, [pc, #88]	@ (8002620 <HAL_TIM_MspPostInit+0x80>)
 80025c6:	f043 0304 	orr.w	r3, r3, #4
 80025ca:	6193      	str	r3, [r2, #24]
 80025cc:	4b14      	ldr	r3, [pc, #80]	@ (8002620 <HAL_TIM_MspPostInit+0x80>)
 80025ce:	699b      	ldr	r3, [r3, #24]
 80025d0:	f003 0304 	and.w	r3, r3, #4
 80025d4:	60bb      	str	r3, [r7, #8]
 80025d6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80025d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
 80025e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e2:	2302      	movs	r3, #2
 80025e4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025e6:	f107 030c 	add.w	r3, r7, #12
 80025ea:	4619      	mov	r1, r3
 80025ec:	480d      	ldr	r0, [pc, #52]	@ (8002624 <HAL_TIM_MspPostInit+0x84>)
 80025ee:	f000 fe7f 	bl	80032f0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 80025f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002628 <HAL_TIM_MspPostInit+0x88>)
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	61fb      	str	r3, [r7, #28]
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025fe:	61fb      	str	r3, [r7, #28]
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002606:	61fb      	str	r3, [r7, #28]
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800260e:	61fb      	str	r3, [r7, #28]
 8002610:	4a05      	ldr	r2, [pc, #20]	@ (8002628 <HAL_TIM_MspPostInit+0x88>)
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002616:	bf00      	nop
 8002618:	3720      	adds	r7, #32
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40021000 	.word	0x40021000
 8002624:	40010800 	.word	0x40010800
 8002628:	40010000 	.word	0x40010000

0800262c <_get_port>:
    uint8_t attached;
} UartHAL_Port;

static UartHAL_Port _ports[3];  // support USART1/2/3

static inline UartHAL_Port* _get_port(USART_TypeDef *inst) {
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
    if (inst == USART1) return &_ports[0];
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a0b      	ldr	r2, [pc, #44]	@ (8002664 <_get_port+0x38>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d101      	bne.n	8002640 <_get_port+0x14>
 800263c:	4b0a      	ldr	r3, [pc, #40]	@ (8002668 <_get_port+0x3c>)
 800263e:	e00c      	b.n	800265a <_get_port+0x2e>
    if (inst == USART2) return &_ports[1];
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a0a      	ldr	r2, [pc, #40]	@ (800266c <_get_port+0x40>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d101      	bne.n	800264c <_get_port+0x20>
 8002648:	4b09      	ldr	r3, [pc, #36]	@ (8002670 <_get_port+0x44>)
 800264a:	e006      	b.n	800265a <_get_port+0x2e>
    if (inst == USART3) return &_ports[2];
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	4a09      	ldr	r2, [pc, #36]	@ (8002674 <_get_port+0x48>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d101      	bne.n	8002658 <_get_port+0x2c>
 8002654:	4b08      	ldr	r3, [pc, #32]	@ (8002678 <_get_port+0x4c>)
 8002656:	e000      	b.n	800265a <_get_port+0x2e>
    return NULL;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr
 8002664:	40013800 	.word	0x40013800
 8002668:	20003594 	.word	0x20003594
 800266c:	40004400 	.word	0x40004400
 8002670:	20003da4 	.word	0x20003da4
 8002674:	40004800 	.word	0x40004800
 8002678:	200045b4 	.word	0x200045b4

0800267c <_nxt>:

static inline uint16_t _nxt(uint16_t i, uint16_t mod) { return (uint16_t)((i + 1u) % mod); }
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	460a      	mov	r2, r1
 8002686:	80fb      	strh	r3, [r7, #6]
 8002688:	4613      	mov	r3, r2
 800268a:	80bb      	strh	r3, [r7, #4]
 800268c:	88fb      	ldrh	r3, [r7, #6]
 800268e:	3301      	adds	r3, #1
 8002690:	88ba      	ldrh	r2, [r7, #4]
 8002692:	fbb3 f1f2 	udiv	r1, r3, r2
 8002696:	fb01 f202 	mul.w	r2, r1, r2
 800269a:	1a9b      	subs	r3, r3, r2
 800269c:	b29b      	uxth	r3, r3
 800269e:	4618      	mov	r0, r3
 80026a0:	370c      	adds	r7, #12
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bc80      	pop	{r7}
 80026a6:	4770      	bx	lr

080026a8 <UartHAL_Attach>:

void UartHAL_Attach(USART_TypeDef *inst) {
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ffbb 	bl	800262c <_get_port>
 80026b6:	60f8      	str	r0, [r7, #12]
    if (!p) return;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d021      	beq.n	8002702 <UartHAL_Attach+0x5a>
    p->inst = inst;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	601a      	str	r2, [r3, #0]
    p->rx_head = p->rx_tail = 0;
 80026c4:	2100      	movs	r1, #0
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	460a      	mov	r2, r1
 80026ca:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	460a      	mov	r2, r1
 80026d2:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    p->tx_head = p->tx_tail = 0;
 80026d6:	2100      	movs	r1, #0
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	460a      	mov	r2, r1
 80026dc:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	460a      	mov	r2, r1
 80026e4:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    p->attached = 1u;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 280c 	strb.w	r2, [r3, #2060]	@ 0x80c

    // Enable RXNE interrupt so RX is always captured
    // (CubeMX already enabled clocks/GPIO/IRQ; MX_USARTx_Init called before.)
    p->inst->CR1 |= USART_CR1_RXNEIE;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0220 	orr.w	r2, r2, #32
 80026fe:	60da      	str	r2, [r3, #12]
 8002700:	e000      	b.n	8002704 <UartHAL_Attach+0x5c>
    if (!p) return;
 8002702:	bf00      	nop
}
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <UartHAL_FlushRx>:
    if (!p || !p->attached) return;
    if (enable) p->inst->CR1 |= USART_CR1_RXNEIE;
    else        p->inst->CR1 &= ~USART_CR1_RXNEIE;
}

void UartHAL_FlushRx(USART_TypeDef *inst) {
 800270a:	b580      	push	{r7, lr}
 800270c:	b084      	sub	sp, #16
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff ff8a 	bl	800262c <_get_port>
 8002718:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d011      	beq.n	8002744 <UartHAL_FlushRx+0x3a>
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00c      	beq.n	8002744 <UartHAL_FlushRx+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 800272a:	b672      	cpsid	i
}
 800272c:	bf00      	nop
    __disable_irq();
    p->rx_head = p->rx_tail = 0;
 800272e:	2100      	movs	r1, #0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	460a      	mov	r2, r1
 8002734:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	460a      	mov	r2, r1
 800273c:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
  __ASM volatile ("cpsie i" : : : "memory");
 8002740:	b662      	cpsie	i
}
 8002742:	e000      	b.n	8002746 <UartHAL_FlushRx+0x3c>
    if (!p || !p->attached) return;
 8002744:	bf00      	nop
    __enable_irq();
}
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <UartHAL_Read>:

int16_t UartHAL_Read(USART_TypeDef *inst) {
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f7ff ff69 	bl	800262c <_get_port>
 800275a:	60b8      	str	r0, [r7, #8]
    if (!p || !p->attached) return -1;
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d004      	beq.n	800276c <UartHAL_Read+0x20>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002768:	2b00      	cmp	r3, #0
 800276a:	d102      	bne.n	8002772 <UartHAL_Read+0x26>
 800276c:	f04f 33ff 	mov.w	r3, #4294967295
 8002770:	e02a      	b.n	80027c8 <UartHAL_Read+0x7c>
    int16_t out = -1;
 8002772:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002776:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8002778:	b672      	cpsid	i
}
 800277a:	bf00      	nop
    __disable_irq();
    if (p->rx_head != p->rx_tail) {
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002782:	b29a      	uxth	r2, r3
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 800278a:	b29b      	uxth	r3, r3
 800278c:	429a      	cmp	r2, r3
 800278e:	d017      	beq.n	80027c0 <UartHAL_Read+0x74>
        out = p->rx[p->rx_tail];
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002796:	b29b      	uxth	r3, r3
 8002798:	461a      	mov	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	4413      	add	r3, r2
 800279e:	791b      	ldrb	r3, [r3, #4]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	81fb      	strh	r3, [r7, #14]
        p->rx_tail = _nxt(p->rx_tail, UART_HAL_RX_SZ);
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7ff ff63 	bl	800267c <_nxt>
 80027b6:	4603      	mov	r3, r0
 80027b8:	461a      	mov	r2, r3
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
  __ASM volatile ("cpsie i" : : : "memory");
 80027c0:	b662      	cpsie	i
}
 80027c2:	bf00      	nop
    }
    __enable_irq();
    return out;
 80027c4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3710      	adds	r7, #16
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <UartHAL_Send>:

uint16_t UartHAL_Send(USART_TypeDef *inst, const uint8_t *buf, uint16_t len) {
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	4613      	mov	r3, r2
 80027dc:	80fb      	strh	r3, [r7, #6]
    UartHAL_Port *p = _get_port(inst);
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f7ff ff24 	bl	800262c <_get_port>
 80027e4:	61b8      	str	r0, [r7, #24]
    if (!p || !p->attached || !buf || !len) return 0;
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00a      	beq.n	8002802 <UartHAL_Send+0x32>
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d005      	beq.n	8002802 <UartHAL_Send+0x32>
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d002      	beq.n	8002802 <UartHAL_Send+0x32>
 80027fc:	88fb      	ldrh	r3, [r7, #6]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <UartHAL_Send+0x36>
 8002802:	2300      	movs	r3, #0
 8002804:	e045      	b.n	8002892 <UartHAL_Send+0xc2>

    uint16_t accepted = 0;
 8002806:	2300      	movs	r3, #0
 8002808:	83fb      	strh	r3, [r7, #30]
  __ASM volatile ("cpsid i" : : : "memory");
 800280a:	b672      	cpsid	i
}
 800280c:	bf00      	nop
    __disable_irq();
    for (; accepted < len; ++accepted) {
 800280e:	e025      	b.n	800285c <UartHAL_Send+0x8c>
        uint16_t n = _nxt(p->tx_head, UART_HAL_TX_SZ);
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002816:	b29b      	uxth	r3, r3
 8002818:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff ff2d 	bl	800267c <_nxt>
 8002822:	4603      	mov	r3, r0
 8002824:	82fb      	strh	r3, [r7, #22]
        if (n == p->tx_tail) break; // full
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 800282c:	b29b      	uxth	r3, r3
 800282e:	8afa      	ldrh	r2, [r7, #22]
 8002830:	429a      	cmp	r2, r3
 8002832:	d018      	beq.n	8002866 <UartHAL_Send+0x96>
        p->tx[p->tx_head] = buf[accepted];
 8002834:	8bfb      	ldrh	r3, [r7, #30]
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	4413      	add	r3, r2
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	f8b2 2808 	ldrh.w	r2, [r2, #2056]	@ 0x808
 8002840:	b292      	uxth	r2, r2
 8002842:	4611      	mov	r1, r2
 8002844:	781a      	ldrb	r2, [r3, #0]
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	440b      	add	r3, r1
 800284a:	f883 2408 	strb.w	r2, [r3, #1032]	@ 0x408
        p->tx_head = n;
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	8afa      	ldrh	r2, [r7, #22]
 8002852:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    for (; accepted < len; ++accepted) {
 8002856:	8bfb      	ldrh	r3, [r7, #30]
 8002858:	3301      	adds	r3, #1
 800285a:	83fb      	strh	r3, [r7, #30]
 800285c:	8bfa      	ldrh	r2, [r7, #30]
 800285e:	88fb      	ldrh	r3, [r7, #6]
 8002860:	429a      	cmp	r2, r3
 8002862:	d3d5      	bcc.n	8002810 <UartHAL_Send+0x40>
 8002864:	e000      	b.n	8002868 <UartHAL_Send+0x98>
        if (n == p->tx_tail) break; // full
 8002866:	bf00      	nop
    }
    // Kick TXE interrupt to start draining
    if (p->tx_head != p->tx_tail) {
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 800286e:	b29a      	uxth	r2, r3
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002876:	b29b      	uxth	r3, r3
 8002878:	429a      	cmp	r2, r3
 800287a:	d007      	beq.n	800288c <UartHAL_Send+0xbc>
        p->inst->CR1 |= USART_CR1_TXEIE;
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800288a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 800288c:	b662      	cpsie	i
}
 800288e:	bf00      	nop
    }
    __enable_irq();
    return accepted;
 8002890:	8bfb      	ldrh	r3, [r7, #30]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3720      	adds	r7, #32
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <UartHAL_IRQHandler>:

void UartHAL_IRQHandler(USART_TypeDef *inst) {
 800289a:	b580      	push	{r7, lr}
 800289c:	b086      	sub	sp, #24
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff fec2 	bl	800262c <_get_port>
 80028a8:	6178      	str	r0, [r7, #20]
    if (!p || !p->attached) return;
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d06b      	beq.n	8002988 <UartHAL_IRQHandler+0xee>
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d066      	beq.n	8002988 <UartHAL_IRQHandler+0xee>

    uint32_t sr = p->inst->SR;
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	613b      	str	r3, [r7, #16]

    // RXNE: data available
    if (sr & USART_SR_RXNE) {
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	f003 0320 	and.w	r3, r3, #32
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d022      	beq.n	8002912 <UartHAL_IRQHandler+0x78>
        uint8_t b = (uint8_t)p->inst->DR; // read DR clears RXNE
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	73fb      	strb	r3, [r7, #15]
        uint16_t n = _nxt(p->rx_head, UART_HAL_RX_SZ);
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 80028da:	b29b      	uxth	r3, r3
 80028dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff fecb 	bl	800267c <_nxt>
 80028e6:	4603      	mov	r3, r0
 80028e8:	81bb      	strh	r3, [r7, #12]
        if (n != p->rx_tail) {
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	89ba      	ldrh	r2, [r7, #12]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d00c      	beq.n	8002912 <UartHAL_IRQHandler+0x78>
            p->rx[p->rx_head] = b;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 80028fe:	b29b      	uxth	r3, r3
 8002900:	461a      	mov	r2, r3
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	4413      	add	r3, r2
 8002906:	7bfa      	ldrb	r2, [r7, #15]
 8002908:	711a      	strb	r2, [r3, #4]
            p->rx_head = n;
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	89ba      	ldrh	r2, [r7, #12]
 800290e:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
            // overflow -> drop byte
        }
    }

    // TXE: data register empty -> send next if any
    if ((p->inst->CR1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800291c:	2b00      	cmp	r3, #0
 800291e:	d034      	beq.n	800298a <UartHAL_IRQHandler+0xf0>
 8002920:	693b      	ldr	r3, [r7, #16]
 8002922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002926:	2b00      	cmp	r3, #0
 8002928:	d02f      	beq.n	800298a <UartHAL_IRQHandler+0xf0>
        if (p->tx_tail != p->tx_head) {
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002930:	b29a      	uxth	r2, r3
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002938:	b29b      	uxth	r3, r3
 800293a:	429a      	cmp	r2, r3
 800293c:	d01b      	beq.n	8002976 <UartHAL_IRQHandler+0xdc>
            p->inst->DR = p->tx[p->tx_tail];
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002944:	b29b      	uxth	r3, r3
 8002946:	461a      	mov	r2, r3
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	4413      	add	r3, r2
 800294c:	f893 3408 	ldrb.w	r3, [r3, #1032]	@ 0x408
 8002950:	b2da      	uxtb	r2, r3
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	605a      	str	r2, [r3, #4]
            p->tx_tail = _nxt(p->tx_tail, UART_HAL_TX_SZ);
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 800295e:	b29b      	uxth	r3, r3
 8002960:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002964:	4618      	mov	r0, r3
 8002966:	f7ff fe89 	bl	800267c <_nxt>
 800296a:	4603      	mov	r3, r0
 800296c:	461a      	mov	r2, r3
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 8002974:	e009      	b.n	800298a <UartHAL_IRQHandler+0xf0>
        } else {
            // nothing to send -> disable TXE interrupt
            p->inst->CR1 &= ~USART_CR1_TXEIE;
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68da      	ldr	r2, [r3, #12]
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	e000      	b.n	800298a <UartHAL_IRQHandler+0xf0>
    if (!p || !p->attached) return;
 8002988:	bf00      	nop
        }
    }

    // Optional: handle ORE by reading DR if needed; RXNE path already reads DR.
    // if (sr & USART_SR_ORE) { volatile uint8_t dummy = p->inst->DR; (void)dummy; }
}
 800298a:	3718      	adds	r7, #24
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <UartHAL_RxAvailable>:

// Add to uart_hal.c
uint16_t UartHAL_RxAvailable(USART_TypeDef *inst)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff fe47 	bl	800262c <_get_port>
 800299e:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return 0;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d004      	beq.n	80029b0 <UartHAL_RxAvailable+0x20>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <UartHAL_RxAvailable+0x24>
 80029b0:	2300      	movs	r3, #0
 80029b2:	e027      	b.n	8002a04 <UartHAL_RxAvailable+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
 80029b4:	b672      	cpsid	i
}
 80029b6:	bf00      	nop
    
    __disable_irq();
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 80029be:	b29a      	uxth	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80029c6:	b29b      	uxth	r3, r3
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d30a      	bcc.n	80029e2 <UartHAL_RxAvailable+0x52>
                       (p->rx_head - p->rx_tail) : 
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80029da:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	b29b      	uxth	r3, r3
 80029e0:	e00c      	b.n	80029fc <UartHAL_RxAvailable+0x6c>
                       (UART_HAL_RX_SZ - p->rx_tail + p->rx_head);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 80029f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029fa:	b29b      	uxth	r3, r3
 80029fc:	817b      	strh	r3, [r7, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 80029fe:	b662      	cpsie	i
}
 8002a00:	bf00      	nop
    __enable_irq();
    
    return available;
 8002a02:	897b      	ldrh	r3, [r7, #10]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a10:	4b12      	ldr	r3, [pc, #72]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a12:	4a13      	ldr	r2, [pc, #76]	@ (8002a60 <MX_USART2_UART_Init+0x54>)
 8002a14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8002a16:	4b11      	ldr	r3, [pc, #68]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a18:	4a12      	ldr	r2, [pc, #72]	@ (8002a64 <MX_USART2_UART_Init+0x58>)
 8002a1a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a22:	4b0e      	ldr	r3, [pc, #56]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a28:	4b0c      	ldr	r3, [pc, #48]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a30:	220c      	movs	r2, #12
 8002a32:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a34:	4b09      	ldr	r3, [pc, #36]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a3a:	4b08      	ldr	r3, [pc, #32]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a40:	4806      	ldr	r0, [pc, #24]	@ (8002a5c <MX_USART2_UART_Init+0x50>)
 8002a42:	f004 f969 	bl	8006d18 <HAL_UART_Init>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 8002a4c:	f7ff f976 	bl	8001d3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
    UartHAL_Attach(USART2);
 8002a50:	4803      	ldr	r0, [pc, #12]	@ (8002a60 <MX_USART2_UART_Init+0x54>)
 8002a52:	f7ff fe29 	bl	80026a8 <UartHAL_Attach>
  /* USER CODE END USART2_Init 2 */

}
 8002a56:	bf00      	nop
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20004dc4 	.word	0x20004dc4
 8002a60:	40004400 	.word	0x40004400
 8002a64:	000f4240 	.word	0x000f4240

08002a68 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002a6c:	4b12      	ldr	r3, [pc, #72]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a6e:	4a13      	ldr	r2, [pc, #76]	@ (8002abc <MX_USART3_UART_Init+0x54>)
 8002a70:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 256000;
 8002a72:	4b11      	ldr	r3, [pc, #68]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a74:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8002a78:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a80:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002a86:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a8e:	220c      	movs	r2, #12
 8002a90:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a92:	4b09      	ldr	r3, [pc, #36]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a98:	4b07      	ldr	r3, [pc, #28]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002a9e:	4806      	ldr	r0, [pc, #24]	@ (8002ab8 <MX_USART3_UART_Init+0x50>)
 8002aa0:	f004 f93a 	bl	8006d18 <HAL_UART_Init>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002aaa:	f7ff f947 	bl	8001d3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
    UartHAL_Attach(USART3);
 8002aae:	4803      	ldr	r0, [pc, #12]	@ (8002abc <MX_USART3_UART_Init+0x54>)
 8002ab0:	f7ff fdfa 	bl	80026a8 <UartHAL_Attach>
  /* USER CODE END USART3_Init 2 */

}
 8002ab4:	bf00      	nop
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20004e0c 	.word	0x20004e0c
 8002abc:	40004800 	.word	0x40004800

08002ac0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b08a      	sub	sp, #40	@ 0x28
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac8:	f107 0318 	add.w	r3, r7, #24
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a3f      	ldr	r2, [pc, #252]	@ (8002bd8 <HAL_UART_MspInit+0x118>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d138      	bne.n	8002b52 <HAL_UART_MspInit+0x92>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ae0:	4b3e      	ldr	r3, [pc, #248]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002ae2:	69db      	ldr	r3, [r3, #28]
 8002ae4:	4a3d      	ldr	r2, [pc, #244]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002ae6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002aea:	61d3      	str	r3, [r2, #28]
 8002aec:	4b3b      	ldr	r3, [pc, #236]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af4:	617b      	str	r3, [r7, #20]
 8002af6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af8:	4b38      	ldr	r3, [pc, #224]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	4a37      	ldr	r2, [pc, #220]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002afe:	f043 0304 	orr.w	r3, r3, #4
 8002b02:	6193      	str	r3, [r2, #24]
 8002b04:	4b35      	ldr	r3, [pc, #212]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	f003 0304 	and.w	r3, r3, #4
 8002b0c:	613b      	str	r3, [r7, #16]
 8002b0e:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b10:	2304      	movs	r3, #4
 8002b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b14:	2302      	movs	r3, #2
 8002b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1c:	f107 0318 	add.w	r3, r7, #24
 8002b20:	4619      	mov	r1, r3
 8002b22:	482f      	ldr	r0, [pc, #188]	@ (8002be0 <HAL_UART_MspInit+0x120>)
 8002b24:	f000 fbe4 	bl	80032f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b28:	2308      	movs	r3, #8
 8002b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b34:	f107 0318 	add.w	r3, r7, #24
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4829      	ldr	r0, [pc, #164]	@ (8002be0 <HAL_UART_MspInit+0x120>)
 8002b3c:	f000 fbd8 	bl	80032f0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002b40:	2200      	movs	r2, #0
 8002b42:	2102      	movs	r1, #2
 8002b44:	2026      	movs	r0, #38	@ 0x26
 8002b46:	f000 fa5a 	bl	8002ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b4a:	2026      	movs	r0, #38	@ 0x26
 8002b4c:	f000 fa73 	bl	8003036 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002b50:	e03e      	b.n	8002bd0 <HAL_UART_MspInit+0x110>
  else if(uartHandle->Instance==USART3)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a23      	ldr	r2, [pc, #140]	@ (8002be4 <HAL_UART_MspInit+0x124>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d139      	bne.n	8002bd0 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002b5e:	69db      	ldr	r3, [r3, #28]
 8002b60:	4a1e      	ldr	r2, [pc, #120]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002b62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b66:	61d3      	str	r3, [r2, #28]
 8002b68:	4b1c      	ldr	r3, [pc, #112]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002b6a:	69db      	ldr	r3, [r3, #28]
 8002b6c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b70:	60fb      	str	r3, [r7, #12]
 8002b72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b74:	4b19      	ldr	r3, [pc, #100]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	4a18      	ldr	r2, [pc, #96]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002b7a:	f043 0308 	orr.w	r3, r3, #8
 8002b7e:	6193      	str	r3, [r2, #24]
 8002b80:	4b16      	ldr	r3, [pc, #88]	@ (8002bdc <HAL_UART_MspInit+0x11c>)
 8002b82:	699b      	ldr	r3, [r3, #24]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b92:	2302      	movs	r3, #2
 8002b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b96:	2303      	movs	r3, #3
 8002b98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b9a:	f107 0318 	add.w	r3, r7, #24
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4811      	ldr	r0, [pc, #68]	@ (8002be8 <HAL_UART_MspInit+0x128>)
 8002ba2:	f000 fba5 	bl	80032f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ba6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002baa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bac:	2300      	movs	r3, #0
 8002bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bb4:	f107 0318 	add.w	r3, r7, #24
 8002bb8:	4619      	mov	r1, r3
 8002bba:	480b      	ldr	r0, [pc, #44]	@ (8002be8 <HAL_UART_MspInit+0x128>)
 8002bbc:	f000 fb98 	bl	80032f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	2027      	movs	r0, #39	@ 0x27
 8002bc6:	f000 fa1a 	bl	8002ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002bca:	2027      	movs	r0, #39	@ 0x27
 8002bcc:	f000 fa33 	bl	8003036 <HAL_NVIC_EnableIRQ>
}
 8002bd0:	bf00      	nop
 8002bd2:	3728      	adds	r7, #40	@ 0x28
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	40004400 	.word	0x40004400
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40010800 	.word	0x40010800
 8002be4:	40004800 	.word	0x40004800
 8002be8:	40010c00 	.word	0x40010c00

08002bec <USB_serial_send_debug>:
#include "config.h"
#include "flow_lut.h"

int8_t usb_serial_flag;

void USB_serial_send_debug() {
 8002bec:	b5b0      	push	{r4, r5, r7, lr}
 8002bee:	b0a0      	sub	sp, #128	@ 0x80
 8002bf0:	af04      	add	r7, sp, #16
	// if (stream_enabled) {
	if (1) {
		// if (usb_serial_flag) {
		if (1) {
		
		usb_serial_flag = 0;
 8002bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c60 <USB_serial_send_debug+0x74>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
		
		FlowMeter_UpdateInstantaneous();
 8002bf8:	f7fe fd9c 	bl	8001734 <FlowMeter_UpdateInstantaneous>
		FlowMeter_UpdateTotal();
 8002bfc:	f7fe fe5e 	bl	80018bc <FlowMeter_UpdateTotal>
		
		float flow = FlowMeter_GetFlow_Lmin();
 8002c00:	f7fe fe74 	bl	80018ec <FlowMeter_GetFlow_Lmin>
 8002c04:	66f8      	str	r0, [r7, #108]	@ 0x6c
		float volume = FlowMeter_GetTotalLitres();
 8002c06:	f7fe fe7d 	bl	8001904 <FlowMeter_GetTotalLitres>
 8002c0a:	66b8      	str	r0, [r7, #104]	@ 0x68

		char msg[96];
		int len = snprintf(msg, sizeof(msg),
 8002c0c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002c0e:	f7fd fc77 	bl	8000500 <__aeabi_f2d>
 8002c12:	4604      	mov	r4, r0
 8002c14:	460d      	mov	r5, r1
 8002c16:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8002c18:	f7fd fc72 	bl	8000500 <__aeabi_f2d>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	1d38      	adds	r0, r7, #4
 8002c22:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002c26:	e9cd 4500 	strd	r4, r5, [sp]
 8002c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8002c64 <USB_serial_send_debug+0x78>)
 8002c2c:	2160      	movs	r1, #96	@ 0x60
 8002c2e:	f008 fe11 	bl	800b854 <sniprintf>
 8002c32:	6678      	str	r0, [r7, #100]	@ 0x64
				"Flow: %.3f L/min | Volume: %.4f L\r\n",
				flow, volume);

		CDC_Transmit_FS((uint8_t*)msg, len);
 8002c34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	1d3b      	adds	r3, r7, #4
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f007 fee5 	bl	800aa0c <CDC_Transmit_FS>
		}
	}
	
	if (request_dump_long_term)
 8002c42:	4b09      	ldr	r3, [pc, #36]	@ (8002c68 <USB_serial_send_debug+0x7c>)
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <USB_serial_send_debug+0x6c>
    {
        request_dump_long_term = 0;
 8002c4c:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <USB_serial_send_debug+0x7c>)
 8002c4e:	2200      	movs	r2, #0
 8002c50:	701a      	strb	r2, [r3, #0]
        Dump_LongTerm_Memory_USB();
 8002c52:	f000 f80b 	bl	8002c6c <Dump_LongTerm_Memory_USB>
        return;
 8002c56:	bf00      	nop
    }
	
}
 8002c58:	3770      	adds	r7, #112	@ 0x70
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20004e54 	.word	0x20004e54
 8002c64:	0800dba0 	.word	0x0800dba0
 8002c68:	20000274 	.word	0x20000274

08002c6c <Dump_LongTerm_Memory_USB>:

void Dump_LongTerm_Memory_USB(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b0a0      	sub	sp, #128	@ 0x80
 8002c70:	af02      	add	r7, sp, #8
  __ASM volatile ("cpsid i" : : : "memory");
 8002c72:	b672      	cpsid	i
}
 8002c74:	bf00      	nop

    uint32_t count;

    // Take atomic snapshot of count
    __disable_irq();
    count = FlowMeter_GetPulseDeltaCount();
 8002c76:	f7fe fc83 	bl	8001580 <FlowMeter_GetPulseDeltaCount>
 8002c7a:	66f8      	str	r0, [r7, #108]	@ 0x6c
  __ASM volatile ("cpsie i" : : : "memory");
 8002c7c:	b662      	cpsie	i
}
 8002c7e:	bf00      	nop
    __enable_irq();

    char header[64];
    int len = snprintf(header, sizeof(header),
 8002c80:	f107 0020 	add.w	r0, r7, #32
 8002c84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002c86:	4a2b      	ldr	r2, [pc, #172]	@ (8002d34 <Dump_LongTerm_Memory_USB+0xc8>)
 8002c88:	2140      	movs	r1, #64	@ 0x40
 8002c8a:	f008 fde3 	bl	800b854 <sniprintf>
 8002c8e:	6778      	str	r0, [r7, #116]	@ 0x74
                       "\r\nLONGTERM_DUMP,count=%lu\r\n", count);
    CDC_Transmit_FS((uint8_t*)header, len);
 8002c90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	f107 0320 	add.w	r3, r7, #32
 8002c98:	4611      	mov	r1, r2
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f007 feb6 	bl	800aa0c <CDC_Transmit_FS>

    const volatile uint16_t* deltas = FlowMeter_GetPulseDeltas();
 8002ca0:	f7fe fc7c 	bl	800159c <FlowMeter_GetPulseDeltas>
 8002ca4:	66b8      	str	r0, [r7, #104]	@ 0x68

    char line[32];

    for (uint32_t i = 0; i < count; i++)
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	673b      	str	r3, [r7, #112]	@ 0x70
 8002caa:	e02f      	b.n	8002d0c <Dump_LongTerm_Memory_USB+0xa0>
    {
        uint16_t v = deltas[i];
 8002cac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002cb2:	4413      	add	r3, r2
 8002cb4:	881b      	ldrh	r3, [r3, #0]
 8002cb6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

        if (v == PULSE_OVERFLOW_MARKER)
 8002cba:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002cbe:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d107      	bne.n	8002cd6 <Dump_LongTerm_Memory_USB+0x6a>
        {
            len = snprintf(line, sizeof(line), "%lu,OVERFLOW\r\n", i);
 8002cc6:	4638      	mov	r0, r7
 8002cc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cca:	4a1b      	ldr	r2, [pc, #108]	@ (8002d38 <Dump_LongTerm_Memory_USB+0xcc>)
 8002ccc:	2120      	movs	r1, #32
 8002cce:	f008 fdc1 	bl	800b854 <sniprintf>
 8002cd2:	6778      	str	r0, [r7, #116]	@ 0x74
 8002cd4:	e00d      	b.n	8002cf2 <Dump_LongTerm_Memory_USB+0x86>
        }
        else
        {
            len = snprintf(line, sizeof(line), "%lu,%u\r\n", i, v);
 8002cd6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002cda:	4638      	mov	r0, r7
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ce0:	4a16      	ldr	r2, [pc, #88]	@ (8002d3c <Dump_LongTerm_Memory_USB+0xd0>)
 8002ce2:	2120      	movs	r1, #32
 8002ce4:	f008 fdb6 	bl	800b854 <sniprintf>
 8002ce8:	6778      	str	r0, [r7, #116]	@ 0x74
        }

        // Wait if USB is busy (non-blocking safe version)
        while (CDC_Transmit_FS((uint8_t*)line, len) == USBD_BUSY)
 8002cea:	e002      	b.n	8002cf2 <Dump_LongTerm_Memory_USB+0x86>
        {
            HAL_Delay(1);
 8002cec:	2001      	movs	r0, #1
 8002cee:	f000 f88b 	bl	8002e08 <HAL_Delay>
        while (CDC_Transmit_FS((uint8_t*)line, len) == USBD_BUSY)
 8002cf2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	463b      	mov	r3, r7
 8002cf8:	4611      	mov	r1, r2
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f007 fe86 	bl	800aa0c <CDC_Transmit_FS>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d0f2      	beq.n	8002cec <Dump_LongTerm_Memory_USB+0x80>
    for (uint32_t i = 0; i < count; i++)
 8002d06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d08:	3301      	adds	r3, #1
 8002d0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002d0c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002d0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d3cb      	bcc.n	8002cac <Dump_LongTerm_Memory_USB+0x40>
        }
    }

    const char *footer = "END_LONGTERM_DUMP\r\n";
 8002d14:	4b0a      	ldr	r3, [pc, #40]	@ (8002d40 <Dump_LongTerm_Memory_USB+0xd4>)
 8002d16:	667b      	str	r3, [r7, #100]	@ 0x64
    CDC_Transmit_FS((uint8_t*)footer, strlen(footer));
 8002d18:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002d1a:	f7fd fa85 	bl	8000228 <strlen>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	4619      	mov	r1, r3
 8002d24:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002d26:	f007 fe71 	bl	800aa0c <CDC_Transmit_FS>
}
 8002d2a:	bf00      	nop
 8002d2c:	3778      	adds	r7, #120	@ 0x78
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	0800dbc4 	.word	0x0800dbc4
 8002d38:	0800dbe0 	.word	0x0800dbe0
 8002d3c:	0800dbf0 	.word	0x0800dbf0
 8002d40:	0800dbfc 	.word	0x0800dbfc

08002d44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d48:	4b08      	ldr	r3, [pc, #32]	@ (8002d6c <HAL_Init+0x28>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a07      	ldr	r2, [pc, #28]	@ (8002d6c <HAL_Init+0x28>)
 8002d4e:	f043 0310 	orr.w	r3, r3, #16
 8002d52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d54:	2003      	movs	r0, #3
 8002d56:	f000 f947 	bl	8002fe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d5a:	200f      	movs	r0, #15
 8002d5c:	f000 f808 	bl	8002d70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d60:	f7ff f9f4 	bl	800214c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	40022000 	.word	0x40022000

08002d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d78:	4b12      	ldr	r3, [pc, #72]	@ (8002dc4 <HAL_InitTick+0x54>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4b12      	ldr	r3, [pc, #72]	@ (8002dc8 <HAL_InitTick+0x58>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	4619      	mov	r1, r3
 8002d82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 f95f 	bl	8003052 <HAL_SYSTICK_Config>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e00e      	b.n	8002dbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b0f      	cmp	r3, #15
 8002da2:	d80a      	bhi.n	8002dba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002da4:	2200      	movs	r2, #0
 8002da6:	6879      	ldr	r1, [r7, #4]
 8002da8:	f04f 30ff 	mov.w	r0, #4294967295
 8002dac:	f000 f927 	bl	8002ffe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002db0:	4a06      	ldr	r2, [pc, #24]	@ (8002dcc <HAL_InitTick+0x5c>)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002db6:	2300      	movs	r3, #0
 8002db8:	e000      	b.n	8002dbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3708      	adds	r7, #8
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20000040 	.word	0x20000040
 8002dc8:	20000048 	.word	0x20000048
 8002dcc:	20000044 	.word	0x20000044

08002dd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dd4:	4b05      	ldr	r3, [pc, #20]	@ (8002dec <HAL_IncTick+0x1c>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4b05      	ldr	r3, [pc, #20]	@ (8002df0 <HAL_IncTick+0x20>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4413      	add	r3, r2
 8002de0:	4a03      	ldr	r2, [pc, #12]	@ (8002df0 <HAL_IncTick+0x20>)
 8002de2:	6013      	str	r3, [r2, #0]
}
 8002de4:	bf00      	nop
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bc80      	pop	{r7}
 8002dea:	4770      	bx	lr
 8002dec:	20000048 	.word	0x20000048
 8002df0:	20004e58 	.word	0x20004e58

08002df4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  return uwTick;
 8002df8:	4b02      	ldr	r3, [pc, #8]	@ (8002e04 <HAL_GetTick+0x10>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc80      	pop	{r7}
 8002e02:	4770      	bx	lr
 8002e04:	20004e58 	.word	0x20004e58

08002e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e10:	f7ff fff0 	bl	8002df4 <HAL_GetTick>
 8002e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e20:	d005      	beq.n	8002e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e22:	4b0a      	ldr	r3, [pc, #40]	@ (8002e4c <HAL_Delay+0x44>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	461a      	mov	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e2e:	bf00      	nop
 8002e30:	f7ff ffe0 	bl	8002df4 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d8f7      	bhi.n	8002e30 <HAL_Delay+0x28>
  {
  }
}
 8002e40:	bf00      	nop
 8002e42:	bf00      	nop
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000048 	.word	0x20000048

08002e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e60:	4b0c      	ldr	r3, [pc, #48]	@ (8002e94 <__NVIC_SetPriorityGrouping+0x44>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e78:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e82:	4a04      	ldr	r2, [pc, #16]	@ (8002e94 <__NVIC_SetPriorityGrouping+0x44>)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	60d3      	str	r3, [r2, #12]
}
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e9c:	4b04      	ldr	r3, [pc, #16]	@ (8002eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	0a1b      	lsrs	r3, r3, #8
 8002ea2:	f003 0307 	and.w	r3, r3, #7
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bc80      	pop	{r7}
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	db0b      	blt.n	8002ede <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	f003 021f 	and.w	r2, r3, #31
 8002ecc:	4906      	ldr	r1, [pc, #24]	@ (8002ee8 <__NVIC_EnableIRQ+0x34>)
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	095b      	lsrs	r3, r3, #5
 8002ed4:	2001      	movs	r0, #1
 8002ed6:	fa00 f202 	lsl.w	r2, r0, r2
 8002eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr
 8002ee8:	e000e100 	.word	0xe000e100

08002eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	6039      	str	r1, [r7, #0]
 8002ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	db0a      	blt.n	8002f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	b2da      	uxtb	r2, r3
 8002f04:	490c      	ldr	r1, [pc, #48]	@ (8002f38 <__NVIC_SetPriority+0x4c>)
 8002f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0a:	0112      	lsls	r2, r2, #4
 8002f0c:	b2d2      	uxtb	r2, r2
 8002f0e:	440b      	add	r3, r1
 8002f10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f14:	e00a      	b.n	8002f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	4908      	ldr	r1, [pc, #32]	@ (8002f3c <__NVIC_SetPriority+0x50>)
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	f003 030f 	and.w	r3, r3, #15
 8002f22:	3b04      	subs	r3, #4
 8002f24:	0112      	lsls	r2, r2, #4
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	440b      	add	r3, r1
 8002f2a:	761a      	strb	r2, [r3, #24]
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bc80      	pop	{r7}
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	e000e100 	.word	0xe000e100
 8002f3c:	e000ed00 	.word	0xe000ed00

08002f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b089      	sub	sp, #36	@ 0x24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	f1c3 0307 	rsb	r3, r3, #7
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	bf28      	it	cs
 8002f5e:	2304      	movcs	r3, #4
 8002f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	3304      	adds	r3, #4
 8002f66:	2b06      	cmp	r3, #6
 8002f68:	d902      	bls.n	8002f70 <NVIC_EncodePriority+0x30>
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	3b03      	subs	r3, #3
 8002f6e:	e000      	b.n	8002f72 <NVIC_EncodePriority+0x32>
 8002f70:	2300      	movs	r3, #0
 8002f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f74:	f04f 32ff 	mov.w	r2, #4294967295
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43da      	mvns	r2, r3
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	401a      	ands	r2, r3
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f88:	f04f 31ff 	mov.w	r1, #4294967295
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f92:	43d9      	mvns	r1, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f98:	4313      	orrs	r3, r2
         );
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3724      	adds	r7, #36	@ 0x24
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr

08002fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fb4:	d301      	bcc.n	8002fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e00f      	b.n	8002fda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fba:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe4 <SysTick_Config+0x40>)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fc2:	210f      	movs	r1, #15
 8002fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fc8:	f7ff ff90 	bl	8002eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fcc:	4b05      	ldr	r3, [pc, #20]	@ (8002fe4 <SysTick_Config+0x40>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fd2:	4b04      	ldr	r3, [pc, #16]	@ (8002fe4 <SysTick_Config+0x40>)
 8002fd4:	2207      	movs	r2, #7
 8002fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	e000e010 	.word	0xe000e010

08002fe8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	f7ff ff2d 	bl	8002e50 <__NVIC_SetPriorityGrouping>
}
 8002ff6:	bf00      	nop
 8002ff8:	3708      	adds	r7, #8
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b086      	sub	sp, #24
 8003002:	af00      	add	r7, sp, #0
 8003004:	4603      	mov	r3, r0
 8003006:	60b9      	str	r1, [r7, #8]
 8003008:	607a      	str	r2, [r7, #4]
 800300a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003010:	f7ff ff42 	bl	8002e98 <__NVIC_GetPriorityGrouping>
 8003014:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	68b9      	ldr	r1, [r7, #8]
 800301a:	6978      	ldr	r0, [r7, #20]
 800301c:	f7ff ff90 	bl	8002f40 <NVIC_EncodePriority>
 8003020:	4602      	mov	r2, r0
 8003022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003026:	4611      	mov	r1, r2
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff ff5f 	bl	8002eec <__NVIC_SetPriority>
}
 800302e:	bf00      	nop
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	4603      	mov	r3, r0
 800303e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff ff35 	bl	8002eb4 <__NVIC_EnableIRQ>
}
 800304a:	bf00      	nop
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	b082      	sub	sp, #8
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff ffa2 	bl	8002fa4 <SysTick_Config>
 8003060:	4603      	mov	r3, r0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800306a:	b480      	push	{r7}
 800306c:	b085      	sub	sp, #20
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003072:	2300      	movs	r3, #0
 8003074:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d008      	beq.n	8003094 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2204      	movs	r2, #4
 8003086:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e020      	b.n	80030d6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f022 020e 	bic.w	r2, r2, #14
 80030a2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 0201 	bic.w	r2, r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030bc:	2101      	movs	r1, #1
 80030be:	fa01 f202 	lsl.w	r2, r1, r2
 80030c2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3714      	adds	r7, #20
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr

080030e0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e8:	2300      	movs	r3, #0
 80030ea:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d005      	beq.n	8003104 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2204      	movs	r2, #4
 80030fc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	73fb      	strb	r3, [r7, #15]
 8003102:	e0d6      	b.n	80032b2 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 020e 	bic.w	r2, r2, #14
 8003112:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0201 	bic.w	r2, r2, #1
 8003122:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	4b64      	ldr	r3, [pc, #400]	@ (80032bc <HAL_DMA_Abort_IT+0x1dc>)
 800312c:	429a      	cmp	r2, r3
 800312e:	d958      	bls.n	80031e2 <HAL_DMA_Abort_IT+0x102>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a62      	ldr	r2, [pc, #392]	@ (80032c0 <HAL_DMA_Abort_IT+0x1e0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d04f      	beq.n	80031da <HAL_DMA_Abort_IT+0xfa>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a61      	ldr	r2, [pc, #388]	@ (80032c4 <HAL_DMA_Abort_IT+0x1e4>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d048      	beq.n	80031d6 <HAL_DMA_Abort_IT+0xf6>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a5f      	ldr	r2, [pc, #380]	@ (80032c8 <HAL_DMA_Abort_IT+0x1e8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d040      	beq.n	80031d0 <HAL_DMA_Abort_IT+0xf0>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a5e      	ldr	r2, [pc, #376]	@ (80032cc <HAL_DMA_Abort_IT+0x1ec>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d038      	beq.n	80031ca <HAL_DMA_Abort_IT+0xea>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a5c      	ldr	r2, [pc, #368]	@ (80032d0 <HAL_DMA_Abort_IT+0x1f0>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d030      	beq.n	80031c4 <HAL_DMA_Abort_IT+0xe4>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a5b      	ldr	r2, [pc, #364]	@ (80032d4 <HAL_DMA_Abort_IT+0x1f4>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d028      	beq.n	80031be <HAL_DMA_Abort_IT+0xde>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a52      	ldr	r2, [pc, #328]	@ (80032bc <HAL_DMA_Abort_IT+0x1dc>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d020      	beq.n	80031b8 <HAL_DMA_Abort_IT+0xd8>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a57      	ldr	r2, [pc, #348]	@ (80032d8 <HAL_DMA_Abort_IT+0x1f8>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d019      	beq.n	80031b4 <HAL_DMA_Abort_IT+0xd4>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a55      	ldr	r2, [pc, #340]	@ (80032dc <HAL_DMA_Abort_IT+0x1fc>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d012      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xd0>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a54      	ldr	r2, [pc, #336]	@ (80032e0 <HAL_DMA_Abort_IT+0x200>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d00a      	beq.n	80031aa <HAL_DMA_Abort_IT+0xca>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a52      	ldr	r2, [pc, #328]	@ (80032e4 <HAL_DMA_Abort_IT+0x204>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d102      	bne.n	80031a4 <HAL_DMA_Abort_IT+0xc4>
 800319e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031a2:	e01b      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031a8:	e018      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031ae:	e015      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031b0:	2310      	movs	r3, #16
 80031b2:	e013      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031b4:	2301      	movs	r3, #1
 80031b6:	e011      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031bc:	e00e      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80031c2:	e00b      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031c8:	e008      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031ce:	e005      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031d4:	e002      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031d6:	2310      	movs	r3, #16
 80031d8:	e000      	b.n	80031dc <HAL_DMA_Abort_IT+0xfc>
 80031da:	2301      	movs	r3, #1
 80031dc:	4a42      	ldr	r2, [pc, #264]	@ (80032e8 <HAL_DMA_Abort_IT+0x208>)
 80031de:	6053      	str	r3, [r2, #4]
 80031e0:	e057      	b.n	8003292 <HAL_DMA_Abort_IT+0x1b2>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a36      	ldr	r2, [pc, #216]	@ (80032c0 <HAL_DMA_Abort_IT+0x1e0>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d04f      	beq.n	800328c <HAL_DMA_Abort_IT+0x1ac>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a34      	ldr	r2, [pc, #208]	@ (80032c4 <HAL_DMA_Abort_IT+0x1e4>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d048      	beq.n	8003288 <HAL_DMA_Abort_IT+0x1a8>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a33      	ldr	r2, [pc, #204]	@ (80032c8 <HAL_DMA_Abort_IT+0x1e8>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d040      	beq.n	8003282 <HAL_DMA_Abort_IT+0x1a2>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a31      	ldr	r2, [pc, #196]	@ (80032cc <HAL_DMA_Abort_IT+0x1ec>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d038      	beq.n	800327c <HAL_DMA_Abort_IT+0x19c>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a30      	ldr	r2, [pc, #192]	@ (80032d0 <HAL_DMA_Abort_IT+0x1f0>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d030      	beq.n	8003276 <HAL_DMA_Abort_IT+0x196>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a2e      	ldr	r2, [pc, #184]	@ (80032d4 <HAL_DMA_Abort_IT+0x1f4>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d028      	beq.n	8003270 <HAL_DMA_Abort_IT+0x190>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a26      	ldr	r2, [pc, #152]	@ (80032bc <HAL_DMA_Abort_IT+0x1dc>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d020      	beq.n	800326a <HAL_DMA_Abort_IT+0x18a>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a2a      	ldr	r2, [pc, #168]	@ (80032d8 <HAL_DMA_Abort_IT+0x1f8>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d019      	beq.n	8003266 <HAL_DMA_Abort_IT+0x186>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a29      	ldr	r2, [pc, #164]	@ (80032dc <HAL_DMA_Abort_IT+0x1fc>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d012      	beq.n	8003262 <HAL_DMA_Abort_IT+0x182>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a27      	ldr	r2, [pc, #156]	@ (80032e0 <HAL_DMA_Abort_IT+0x200>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00a      	beq.n	800325c <HAL_DMA_Abort_IT+0x17c>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a26      	ldr	r2, [pc, #152]	@ (80032e4 <HAL_DMA_Abort_IT+0x204>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d102      	bne.n	8003256 <HAL_DMA_Abort_IT+0x176>
 8003250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003254:	e01b      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 8003256:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800325a:	e018      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 800325c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003260:	e015      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 8003262:	2310      	movs	r3, #16
 8003264:	e013      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 8003266:	2301      	movs	r3, #1
 8003268:	e011      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 800326a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800326e:	e00e      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 8003270:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003274:	e00b      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 8003276:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800327a:	e008      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 800327c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003280:	e005      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 8003282:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003286:	e002      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 8003288:	2310      	movs	r3, #16
 800328a:	e000      	b.n	800328e <HAL_DMA_Abort_IT+0x1ae>
 800328c:	2301      	movs	r3, #1
 800328e:	4a17      	ldr	r2, [pc, #92]	@ (80032ec <HAL_DMA_Abort_IT+0x20c>)
 8003290:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d003      	beq.n	80032b2 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	4798      	blx	r3
    } 
  }
  return status;
 80032b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40020080 	.word	0x40020080
 80032c0:	40020008 	.word	0x40020008
 80032c4:	4002001c 	.word	0x4002001c
 80032c8:	40020030 	.word	0x40020030
 80032cc:	40020044 	.word	0x40020044
 80032d0:	40020058 	.word	0x40020058
 80032d4:	4002006c 	.word	0x4002006c
 80032d8:	40020408 	.word	0x40020408
 80032dc:	4002041c 	.word	0x4002041c
 80032e0:	40020430 	.word	0x40020430
 80032e4:	40020444 	.word	0x40020444
 80032e8:	40020400 	.word	0x40020400
 80032ec:	40020000 	.word	0x40020000

080032f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b08b      	sub	sp, #44	@ 0x2c
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032fa:	2300      	movs	r3, #0
 80032fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80032fe:	2300      	movs	r3, #0
 8003300:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003302:	e179      	b.n	80035f8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003304:	2201      	movs	r2, #1
 8003306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	69fa      	ldr	r2, [r7, #28]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	429a      	cmp	r2, r3
 800331e:	f040 8168 	bne.w	80035f2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	4a96      	ldr	r2, [pc, #600]	@ (8003580 <HAL_GPIO_Init+0x290>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d05e      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 800332c:	4a94      	ldr	r2, [pc, #592]	@ (8003580 <HAL_GPIO_Init+0x290>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d875      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 8003332:	4a94      	ldr	r2, [pc, #592]	@ (8003584 <HAL_GPIO_Init+0x294>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d058      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 8003338:	4a92      	ldr	r2, [pc, #584]	@ (8003584 <HAL_GPIO_Init+0x294>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d86f      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 800333e:	4a92      	ldr	r2, [pc, #584]	@ (8003588 <HAL_GPIO_Init+0x298>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d052      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 8003344:	4a90      	ldr	r2, [pc, #576]	@ (8003588 <HAL_GPIO_Init+0x298>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d869      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 800334a:	4a90      	ldr	r2, [pc, #576]	@ (800358c <HAL_GPIO_Init+0x29c>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d04c      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 8003350:	4a8e      	ldr	r2, [pc, #568]	@ (800358c <HAL_GPIO_Init+0x29c>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d863      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 8003356:	4a8e      	ldr	r2, [pc, #568]	@ (8003590 <HAL_GPIO_Init+0x2a0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d046      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
 800335c:	4a8c      	ldr	r2, [pc, #560]	@ (8003590 <HAL_GPIO_Init+0x2a0>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d85d      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 8003362:	2b12      	cmp	r3, #18
 8003364:	d82a      	bhi.n	80033bc <HAL_GPIO_Init+0xcc>
 8003366:	2b12      	cmp	r3, #18
 8003368:	d859      	bhi.n	800341e <HAL_GPIO_Init+0x12e>
 800336a:	a201      	add	r2, pc, #4	@ (adr r2, 8003370 <HAL_GPIO_Init+0x80>)
 800336c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003370:	080033eb 	.word	0x080033eb
 8003374:	080033c5 	.word	0x080033c5
 8003378:	080033d7 	.word	0x080033d7
 800337c:	08003419 	.word	0x08003419
 8003380:	0800341f 	.word	0x0800341f
 8003384:	0800341f 	.word	0x0800341f
 8003388:	0800341f 	.word	0x0800341f
 800338c:	0800341f 	.word	0x0800341f
 8003390:	0800341f 	.word	0x0800341f
 8003394:	0800341f 	.word	0x0800341f
 8003398:	0800341f 	.word	0x0800341f
 800339c:	0800341f 	.word	0x0800341f
 80033a0:	0800341f 	.word	0x0800341f
 80033a4:	0800341f 	.word	0x0800341f
 80033a8:	0800341f 	.word	0x0800341f
 80033ac:	0800341f 	.word	0x0800341f
 80033b0:	0800341f 	.word	0x0800341f
 80033b4:	080033cd 	.word	0x080033cd
 80033b8:	080033e1 	.word	0x080033e1
 80033bc:	4a75      	ldr	r2, [pc, #468]	@ (8003594 <HAL_GPIO_Init+0x2a4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d013      	beq.n	80033ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80033c2:	e02c      	b.n	800341e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68db      	ldr	r3, [r3, #12]
 80033c8:	623b      	str	r3, [r7, #32]
          break;
 80033ca:	e029      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	3304      	adds	r3, #4
 80033d2:	623b      	str	r3, [r7, #32]
          break;
 80033d4:	e024      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	3308      	adds	r3, #8
 80033dc:	623b      	str	r3, [r7, #32]
          break;
 80033de:	e01f      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	330c      	adds	r3, #12
 80033e6:	623b      	str	r3, [r7, #32]
          break;
 80033e8:	e01a      	b.n	8003420 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d102      	bne.n	80033f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80033f2:	2304      	movs	r3, #4
 80033f4:	623b      	str	r3, [r7, #32]
          break;
 80033f6:	e013      	b.n	8003420 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d105      	bne.n	800340c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003400:	2308      	movs	r3, #8
 8003402:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	69fa      	ldr	r2, [r7, #28]
 8003408:	611a      	str	r2, [r3, #16]
          break;
 800340a:	e009      	b.n	8003420 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800340c:	2308      	movs	r3, #8
 800340e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69fa      	ldr	r2, [r7, #28]
 8003414:	615a      	str	r2, [r3, #20]
          break;
 8003416:	e003      	b.n	8003420 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003418:	2300      	movs	r3, #0
 800341a:	623b      	str	r3, [r7, #32]
          break;
 800341c:	e000      	b.n	8003420 <HAL_GPIO_Init+0x130>
          break;
 800341e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2bff      	cmp	r3, #255	@ 0xff
 8003424:	d801      	bhi.n	800342a <HAL_GPIO_Init+0x13a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	e001      	b.n	800342e <HAL_GPIO_Init+0x13e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	3304      	adds	r3, #4
 800342e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	2bff      	cmp	r3, #255	@ 0xff
 8003434:	d802      	bhi.n	800343c <HAL_GPIO_Init+0x14c>
 8003436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	e002      	b.n	8003442 <HAL_GPIO_Init+0x152>
 800343c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343e:	3b08      	subs	r3, #8
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	210f      	movs	r1, #15
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	fa01 f303 	lsl.w	r3, r1, r3
 8003450:	43db      	mvns	r3, r3
 8003452:	401a      	ands	r2, r3
 8003454:	6a39      	ldr	r1, [r7, #32]
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	fa01 f303 	lsl.w	r3, r1, r3
 800345c:	431a      	orrs	r2, r3
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	f000 80c1 	beq.w	80035f2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003470:	4b49      	ldr	r3, [pc, #292]	@ (8003598 <HAL_GPIO_Init+0x2a8>)
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	4a48      	ldr	r2, [pc, #288]	@ (8003598 <HAL_GPIO_Init+0x2a8>)
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	6193      	str	r3, [r2, #24]
 800347c:	4b46      	ldr	r3, [pc, #280]	@ (8003598 <HAL_GPIO_Init+0x2a8>)
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003488:	4a44      	ldr	r2, [pc, #272]	@ (800359c <HAL_GPIO_Init+0x2ac>)
 800348a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800348c:	089b      	lsrs	r3, r3, #2
 800348e:	3302      	adds	r3, #2
 8003490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003494:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003498:	f003 0303 	and.w	r3, r3, #3
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	220f      	movs	r2, #15
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	4013      	ands	r3, r2
 80034aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a3c      	ldr	r2, [pc, #240]	@ (80035a0 <HAL_GPIO_Init+0x2b0>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d01f      	beq.n	80034f4 <HAL_GPIO_Init+0x204>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a3b      	ldr	r2, [pc, #236]	@ (80035a4 <HAL_GPIO_Init+0x2b4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d019      	beq.n	80034f0 <HAL_GPIO_Init+0x200>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a3a      	ldr	r2, [pc, #232]	@ (80035a8 <HAL_GPIO_Init+0x2b8>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d013      	beq.n	80034ec <HAL_GPIO_Init+0x1fc>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a39      	ldr	r2, [pc, #228]	@ (80035ac <HAL_GPIO_Init+0x2bc>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d00d      	beq.n	80034e8 <HAL_GPIO_Init+0x1f8>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a38      	ldr	r2, [pc, #224]	@ (80035b0 <HAL_GPIO_Init+0x2c0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d007      	beq.n	80034e4 <HAL_GPIO_Init+0x1f4>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a37      	ldr	r2, [pc, #220]	@ (80035b4 <HAL_GPIO_Init+0x2c4>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d101      	bne.n	80034e0 <HAL_GPIO_Init+0x1f0>
 80034dc:	2305      	movs	r3, #5
 80034de:	e00a      	b.n	80034f6 <HAL_GPIO_Init+0x206>
 80034e0:	2306      	movs	r3, #6
 80034e2:	e008      	b.n	80034f6 <HAL_GPIO_Init+0x206>
 80034e4:	2304      	movs	r3, #4
 80034e6:	e006      	b.n	80034f6 <HAL_GPIO_Init+0x206>
 80034e8:	2303      	movs	r3, #3
 80034ea:	e004      	b.n	80034f6 <HAL_GPIO_Init+0x206>
 80034ec:	2302      	movs	r3, #2
 80034ee:	e002      	b.n	80034f6 <HAL_GPIO_Init+0x206>
 80034f0:	2301      	movs	r3, #1
 80034f2:	e000      	b.n	80034f6 <HAL_GPIO_Init+0x206>
 80034f4:	2300      	movs	r3, #0
 80034f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034f8:	f002 0203 	and.w	r2, r2, #3
 80034fc:	0092      	lsls	r2, r2, #2
 80034fe:	4093      	lsls	r3, r2
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	4313      	orrs	r3, r2
 8003504:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003506:	4925      	ldr	r1, [pc, #148]	@ (800359c <HAL_GPIO_Init+0x2ac>)
 8003508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350a:	089b      	lsrs	r3, r3, #2
 800350c:	3302      	adds	r3, #2
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d006      	beq.n	800352e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003520:	4b25      	ldr	r3, [pc, #148]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003522:	689a      	ldr	r2, [r3, #8]
 8003524:	4924      	ldr	r1, [pc, #144]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	4313      	orrs	r3, r2
 800352a:	608b      	str	r3, [r1, #8]
 800352c:	e006      	b.n	800353c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800352e:	4b22      	ldr	r3, [pc, #136]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003530:	689a      	ldr	r2, [r3, #8]
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	43db      	mvns	r3, r3
 8003536:	4920      	ldr	r1, [pc, #128]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003538:	4013      	ands	r3, r2
 800353a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d006      	beq.n	8003556 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003548:	4b1b      	ldr	r3, [pc, #108]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 800354a:	68da      	ldr	r2, [r3, #12]
 800354c:	491a      	ldr	r1, [pc, #104]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	4313      	orrs	r3, r2
 8003552:	60cb      	str	r3, [r1, #12]
 8003554:	e006      	b.n	8003564 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003556:	4b18      	ldr	r3, [pc, #96]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003558:	68da      	ldr	r2, [r3, #12]
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	43db      	mvns	r3, r3
 800355e:	4916      	ldr	r1, [pc, #88]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003560:	4013      	ands	r3, r2
 8003562:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d025      	beq.n	80035bc <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003570:	4b11      	ldr	r3, [pc, #68]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	4910      	ldr	r1, [pc, #64]	@ (80035b8 <HAL_GPIO_Init+0x2c8>)
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	4313      	orrs	r3, r2
 800357a:	604b      	str	r3, [r1, #4]
 800357c:	e025      	b.n	80035ca <HAL_GPIO_Init+0x2da>
 800357e:	bf00      	nop
 8003580:	10320000 	.word	0x10320000
 8003584:	10310000 	.word	0x10310000
 8003588:	10220000 	.word	0x10220000
 800358c:	10210000 	.word	0x10210000
 8003590:	10120000 	.word	0x10120000
 8003594:	10110000 	.word	0x10110000
 8003598:	40021000 	.word	0x40021000
 800359c:	40010000 	.word	0x40010000
 80035a0:	40010800 	.word	0x40010800
 80035a4:	40010c00 	.word	0x40010c00
 80035a8:	40011000 	.word	0x40011000
 80035ac:	40011400 	.word	0x40011400
 80035b0:	40011800 	.word	0x40011800
 80035b4:	40011c00 	.word	0x40011c00
 80035b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035bc:	4b15      	ldr	r3, [pc, #84]	@ (8003614 <HAL_GPIO_Init+0x324>)
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	43db      	mvns	r3, r3
 80035c4:	4913      	ldr	r1, [pc, #76]	@ (8003614 <HAL_GPIO_Init+0x324>)
 80035c6:	4013      	ands	r3, r2
 80035c8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d006      	beq.n	80035e4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003614 <HAL_GPIO_Init+0x324>)
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	490e      	ldr	r1, [pc, #56]	@ (8003614 <HAL_GPIO_Init+0x324>)
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	4313      	orrs	r3, r2
 80035e0:	600b      	str	r3, [r1, #0]
 80035e2:	e006      	b.n	80035f2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80035e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003614 <HAL_GPIO_Init+0x324>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	43db      	mvns	r3, r3
 80035ec:	4909      	ldr	r1, [pc, #36]	@ (8003614 <HAL_GPIO_Init+0x324>)
 80035ee:	4013      	ands	r3, r2
 80035f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80035f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f4:	3301      	adds	r3, #1
 80035f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	f47f ae7e 	bne.w	8003304 <HAL_GPIO_Init+0x14>
  }
}
 8003608:	bf00      	nop
 800360a:	bf00      	nop
 800360c:	372c      	adds	r7, #44	@ 0x2c
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr
 8003614:	40010400 	.word	0x40010400

08003618 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	460b      	mov	r3, r1
 8003622:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	887b      	ldrh	r3, [r7, #2]
 800362a:	4013      	ands	r3, r2
 800362c:	2b00      	cmp	r3, #0
 800362e:	d002      	beq.n	8003636 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
 8003634:	e001      	b.n	800363a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003636:	2300      	movs	r3, #0
 8003638:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800363a:	7bfb      	ldrb	r3, [r7, #15]
}
 800363c:	4618      	mov	r0, r3
 800363e:	3714      	adds	r7, #20
 8003640:	46bd      	mov	sp, r7
 8003642:	bc80      	pop	{r7}
 8003644:	4770      	bx	lr

08003646 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
 800364e:	460b      	mov	r3, r1
 8003650:	807b      	strh	r3, [r7, #2]
 8003652:	4613      	mov	r3, r2
 8003654:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003656:	787b      	ldrb	r3, [r7, #1]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d003      	beq.n	8003664 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800365c:	887a      	ldrh	r2, [r7, #2]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003662:	e003      	b.n	800366c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003664:	887b      	ldrh	r3, [r7, #2]
 8003666:	041a      	lsls	r2, r3, #16
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	611a      	str	r2, [r3, #16]
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	bc80      	pop	{r7}
 8003674:	4770      	bx	lr

08003676 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003676:	b580      	push	{r7, lr}
 8003678:	b088      	sub	sp, #32
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f006 f8fb 	bl	800987e <USB_ReadInterrupts>
 8003688:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d003      	beq.n	800369c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 fabb 	bl	8003c10 <PCD_EP_ISR_Handler>

    return;
 800369a:	e119      	b.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d013      	beq.n	80036ce <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036b8:	b292      	uxth	r2, r2
 80036ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	f007 fa1f 	bl	800ab02 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80036c4:	2100      	movs	r1, #0
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 f905 	bl	80038d6 <HAL_PCD_SetAddress>

    return;
 80036cc:	e100      	b.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d00c      	beq.n	80036f2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80036ea:	b292      	uxth	r2, r2
 80036ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80036f0:	e0ee      	b.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00c      	beq.n	8003716 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003704:	b29a      	uxth	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800370e:	b292      	uxth	r2, r2
 8003710:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8003714:	e0dc      	b.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8003716:	69bb      	ldr	r3, [r7, #24]
 8003718:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d027      	beq.n	8003770 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003728:	b29a      	uxth	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 0204 	bic.w	r2, r2, #4
 8003732:	b292      	uxth	r2, r2
 8003734:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003740:	b29a      	uxth	r2, r3
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0208 	bic.w	r2, r2, #8
 800374a:	b292      	uxth	r2, r2
 800374c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f007 fa0f 	bl	800ab74 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800375e:	b29a      	uxth	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003768:	b292      	uxth	r2, r2
 800376a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800376e:	e0af      	b.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 8083 	beq.w	8003882 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800377c:	2300      	movs	r3, #0
 800377e:	77fb      	strb	r3, [r7, #31]
 8003780:	e010      	b.n	80037a4 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	7ffb      	ldrb	r3, [r7, #31]
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	441a      	add	r2, r3
 800378e:	7ffb      	ldrb	r3, [r7, #31]
 8003790:	8812      	ldrh	r2, [r2, #0]
 8003792:	b292      	uxth	r2, r2
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	3320      	adds	r3, #32
 8003798:	443b      	add	r3, r7
 800379a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 800379e:	7ffb      	ldrb	r3, [r7, #31]
 80037a0:	3301      	adds	r3, #1
 80037a2:	77fb      	strb	r3, [r7, #31]
 80037a4:	7ffb      	ldrb	r3, [r7, #31]
 80037a6:	2b07      	cmp	r3, #7
 80037a8:	d9eb      	bls.n	8003782 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80037b2:	b29a      	uxth	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0201 	orr.w	r2, r2, #1
 80037bc:	b292      	uxth	r2, r2
 80037be:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f022 0201 	bic.w	r2, r2, #1
 80037d4:	b292      	uxth	r2, r2
 80037d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80037da:	bf00      	nop
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0f6      	beq.n	80037dc <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037f6:	b29a      	uxth	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003800:	b292      	uxth	r2, r2
 8003802:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8003806:	2300      	movs	r3, #0
 8003808:	77fb      	strb	r3, [r7, #31]
 800380a:	e00f      	b.n	800382c <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800380c:	7ffb      	ldrb	r3, [r7, #31]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6812      	ldr	r2, [r2, #0]
 8003812:	4611      	mov	r1, r2
 8003814:	7ffa      	ldrb	r2, [r7, #31]
 8003816:	0092      	lsls	r2, r2, #2
 8003818:	440a      	add	r2, r1
 800381a:	005b      	lsls	r3, r3, #1
 800381c:	3320      	adds	r3, #32
 800381e:	443b      	add	r3, r7
 8003820:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003824:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8003826:	7ffb      	ldrb	r3, [r7, #31]
 8003828:	3301      	adds	r3, #1
 800382a:	77fb      	strb	r3, [r7, #31]
 800382c:	7ffb      	ldrb	r3, [r7, #31]
 800382e:	2b07      	cmp	r3, #7
 8003830:	d9ec      	bls.n	800380c <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800383a:	b29a      	uxth	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f042 0208 	orr.w	r2, r2, #8
 8003844:	b292      	uxth	r2, r2
 8003846:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003852:	b29a      	uxth	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800385c:	b292      	uxth	r2, r2
 800385e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800386a:	b29a      	uxth	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f042 0204 	orr.w	r2, r2, #4
 8003874:	b292      	uxth	r2, r2
 8003876:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f007 f960 	bl	800ab40 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8003880:	e026      	b.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00f      	beq.n	80038ac <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003894:	b29a      	uxth	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800389e:	b292      	uxth	r2, r2
 80038a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f007 f91e 	bl	800aae6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80038aa:	e011      	b.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00c      	beq.n	80038d0 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80038be:	b29a      	uxth	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038c8:	b292      	uxth	r2, r2
 80038ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80038ce:	bf00      	nop
  }
}
 80038d0:	3720      	adds	r7, #32
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b082      	sub	sp, #8
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
 80038de:	460b      	mov	r3, r1
 80038e0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_PCD_SetAddress+0x1a>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e012      	b.n	8003916 <HAL_PCD_SetAddress+0x40>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	78fa      	ldrb	r2, [r7, #3]
 80038fc:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	78fa      	ldrb	r2, [r7, #3]
 8003904:	4611      	mov	r1, r2
 8003906:	4618      	mov	r0, r3
 8003908:	f005 ffa6 	bl	8009858 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003914:	2300      	movs	r3, #0
}
 8003916:	4618      	mov	r0, r3
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b084      	sub	sp, #16
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	4608      	mov	r0, r1
 8003928:	4611      	mov	r1, r2
 800392a:	461a      	mov	r2, r3
 800392c:	4603      	mov	r3, r0
 800392e:	70fb      	strb	r3, [r7, #3]
 8003930:	460b      	mov	r3, r1
 8003932:	803b      	strh	r3, [r7, #0]
 8003934:	4613      	mov	r3, r2
 8003936:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003938:	2300      	movs	r3, #0
 800393a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800393c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003940:	2b00      	cmp	r3, #0
 8003942:	da0e      	bge.n	8003962 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003944:	78fb      	ldrb	r3, [r7, #3]
 8003946:	f003 0207 	and.w	r2, r3, #7
 800394a:	4613      	mov	r3, r2
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	3310      	adds	r3, #16
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	4413      	add	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2201      	movs	r2, #1
 800395e:	705a      	strb	r2, [r3, #1]
 8003960:	e00e      	b.n	8003980 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003962:	78fb      	ldrb	r3, [r7, #3]
 8003964:	f003 0207 	and.w	r2, r3, #7
 8003968:	4613      	mov	r3, r2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	4413      	add	r3, r2
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	4413      	add	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003980:	78fb      	ldrb	r3, [r7, #3]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	b2da      	uxtb	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800398c:	883a      	ldrh	r2, [r7, #0]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	78ba      	ldrb	r2, [r7, #2]
 8003996:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003998:	78bb      	ldrb	r3, [r7, #2]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d102      	bne.n	80039a4 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d101      	bne.n	80039b2 <HAL_PCD_EP_Open+0x94>
 80039ae:	2302      	movs	r3, #2
 80039b0:	e00e      	b.n	80039d0 <HAL_PCD_EP_Open+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68f9      	ldr	r1, [r7, #12]
 80039c0:	4618      	mov	r0, r3
 80039c2:	f003 fedb 	bl	800777c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80039ce:	7afb      	ldrb	r3, [r7, #11]
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	603b      	str	r3, [r7, #0]
 80039e4:	460b      	mov	r3, r1
 80039e6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039e8:	7afb      	ldrb	r3, [r7, #11]
 80039ea:	f003 0207 	and.w	r2, r3, #7
 80039ee:	4613      	mov	r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	00db      	lsls	r3, r3, #3
 80039f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	4413      	add	r3, r2
 80039fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	2200      	movs	r2, #0
 8003a16:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a18:	7afb      	ldrb	r3, [r7, #11]
 8003a1a:	f003 0307 	and.w	r3, r3, #7
 8003a1e:	b2da      	uxtb	r2, r3
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6979      	ldr	r1, [r7, #20]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f004 fa66 	bl	8007efc <USB_EPStartXfer>

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b086      	sub	sp, #24
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	60f8      	str	r0, [r7, #12]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
 8003a46:	460b      	mov	r3, r1
 8003a48:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a4a:	7afb      	ldrb	r3, [r7, #11]
 8003a4c:	f003 0207 	and.w	r2, r3, #7
 8003a50:	4613      	mov	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	4413      	add	r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	3310      	adds	r3, #16
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	683a      	ldr	r2, [r7, #0]
 8003a78:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	2201      	movs	r2, #1
 8003a84:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a86:	7afb      	ldrb	r3, [r7, #11]
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	b2da      	uxtb	r2, r3
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	6979      	ldr	r1, [r7, #20]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f004 fa2f 	bl	8007efc <USB_EPStartXfer>

  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3718      	adds	r7, #24
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003ab4:	78fb      	ldrb	r3, [r7, #3]
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	7912      	ldrb	r2, [r2, #4]
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e04c      	b.n	8003b60 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ac6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	da0e      	bge.n	8003aec <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ace:	78fb      	ldrb	r3, [r7, #3]
 8003ad0:	f003 0207 	and.w	r2, r3, #7
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	3310      	adds	r3, #16
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	705a      	strb	r2, [r3, #1]
 8003aea:	e00c      	b.n	8003b06 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	4613      	mov	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	4413      	add	r3, r2
 8003af4:	00db      	lsls	r3, r3, #3
 8003af6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003afa:	687a      	ldr	r2, [r7, #4]
 8003afc:	4413      	add	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2201      	movs	r2, #1
 8003b0a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b0c:	78fb      	ldrb	r3, [r7, #3]
 8003b0e:	f003 0307 	and.w	r3, r3, #7
 8003b12:	b2da      	uxtb	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d101      	bne.n	8003b26 <HAL_PCD_EP_SetStall+0x7e>
 8003b22:	2302      	movs	r3, #2
 8003b24:	e01c      	b.n	8003b60 <HAL_PCD_EP_SetStall+0xb8>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68f9      	ldr	r1, [r7, #12]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f005 fd92 	bl	800965e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b3a:	78fb      	ldrb	r3, [r7, #3]
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d108      	bne.n	8003b56 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4610      	mov	r0, r2
 8003b52:	f005 fea3 	bl	800989c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003b74:	78fb      	ldrb	r3, [r7, #3]
 8003b76:	f003 030f 	and.w	r3, r3, #15
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	7912      	ldrb	r2, [r2, #4]
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d901      	bls.n	8003b86 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e040      	b.n	8003c08 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	da0e      	bge.n	8003bac <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b8e:	78fb      	ldrb	r3, [r7, #3]
 8003b90:	f003 0207 	and.w	r2, r3, #7
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	3310      	adds	r3, #16
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	705a      	strb	r2, [r3, #1]
 8003baa:	e00e      	b.n	8003bca <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	f003 0207 	and.w	r2, r3, #7
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	4413      	add	r3, r2
 8003bb8:	00db      	lsls	r3, r3, #3
 8003bba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	f003 0307 	and.w	r3, r3, #7
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d101      	bne.n	8003bea <HAL_PCD_EP_ClrStall+0x82>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e00e      	b.n	8003c08 <HAL_PCD_EP_ClrStall+0xa0>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68f9      	ldr	r1, [r7, #12]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f005 fd80 	bl	80096fe <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	3710      	adds	r7, #16
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}

08003c10 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b096      	sub	sp, #88	@ 0x58
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003c18:	e3bb      	b.n	8004392 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003c22:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003c26:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	f003 030f 	and.w	r3, r3, #15
 8003c30:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003c34:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f040 8175 	bne.w	8003f28 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003c3e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003c42:	f003 0310 	and.w	r3, r3, #16
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d14e      	bne.n	8003ce8 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	881b      	ldrh	r3, [r3, #0]
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c5a:	81fb      	strh	r3, [r7, #14]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	89fb      	ldrh	r3, [r7, #14]
 8003c62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	3310      	adds	r3, #16
 8003c72:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	461a      	mov	r2, r3
 8003c80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4413      	add	r3, r2
 8003c88:	3302      	adds	r3, #2
 8003c8a:	005b      	lsls	r3, r3, #1
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6812      	ldr	r2, [r2, #0]
 8003c90:	4413      	add	r3, r2
 8003c92:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003c96:	881b      	ldrh	r3, [r3, #0]
 8003c98:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c9e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003ca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ca2:	695a      	ldr	r2, [r3, #20]
 8003ca4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ca6:	69db      	ldr	r3, [r3, #28]
 8003ca8:	441a      	add	r2, r3
 8003caa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cac:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003cae:	2100      	movs	r1, #0
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f006 fefe 	bl	800aab2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	7b5b      	ldrb	r3, [r3, #13]
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 8368 	beq.w	8004392 <PCD_EP_ISR_Handler+0x782>
 8003cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f040 8363 	bne.w	8004392 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	7b5b      	ldrb	r3, [r3, #13]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	735a      	strb	r2, [r3, #13]
 8003ce6:	e354      	b.n	8004392 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003cee:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003cfa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d034      	beq.n	8003d70 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	461a      	mov	r2, r3
 8003d12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	00db      	lsls	r3, r3, #3
 8003d18:	4413      	add	r3, r2
 8003d1a:	3306      	adds	r3, #6
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	4413      	add	r3, r2
 8003d24:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003d28:	881b      	ldrh	r3, [r3, #0]
 8003d2a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d30:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6818      	ldr	r0, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8003d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d3e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003d40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d42:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	f005 fdfa 	bl	800993e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	881b      	ldrh	r3, [r3, #0]
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003d56:	4013      	ands	r3, r2
 8003d58:	823b      	strh	r3, [r7, #16]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	8a3a      	ldrh	r2, [r7, #16]
 8003d60:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d64:	b292      	uxth	r2, r2
 8003d66:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f006 fe75 	bl	800aa58 <HAL_PCD_SetupStageCallback>
 8003d6e:	e310      	b.n	8004392 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003d70:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	f280 830c 	bge.w	8004392 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	881b      	ldrh	r3, [r3, #0]
 8003d80:	b29a      	uxth	r2, r3
 8003d82:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003d86:	4013      	ands	r3, r2
 8003d88:	83fb      	strh	r3, [r7, #30]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	8bfa      	ldrh	r2, [r7, #30]
 8003d90:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d94:	b292      	uxth	r2, r2
 8003d96:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	461a      	mov	r2, r3
 8003da4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	4413      	add	r3, r2
 8003dac:	3306      	adds	r3, #6
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	6812      	ldr	r2, [r2, #0]
 8003db4:	4413      	add	r3, r2
 8003db6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003dc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dc2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d019      	beq.n	8003e00 <PCD_EP_ISR_Handler+0x1f0>
 8003dcc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dce:	695b      	ldr	r3, [r3, #20]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d015      	beq.n	8003e00 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6818      	ldr	r0, [r3, #0]
 8003dd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dda:	6959      	ldr	r1, [r3, #20]
 8003ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dde:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003de0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003de2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	f005 fdaa 	bl	800993e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003dea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dec:	695a      	ldr	r2, [r3, #20]
 8003dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	441a      	add	r2, r3
 8003df4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003df6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003df8:	2100      	movs	r1, #0
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f006 fe3e 	bl	800aa7c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	881b      	ldrh	r3, [r3, #0]
 8003e06:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003e0a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003e0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	f040 82bd 	bne.w	8004392 <PCD_EP_ISR_Handler+0x782>
 8003e18:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003e1c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003e20:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e24:	f000 82b5 	beq.w	8004392 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	61bb      	str	r3, [r7, #24]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	461a      	mov	r2, r3
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	61bb      	str	r3, [r7, #24]
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003e46:	617b      	str	r3, [r7, #20]
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	881b      	ldrh	r3, [r3, #0]
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	801a      	strh	r2, [r3, #0]
 8003e58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e5a:	691b      	ldr	r3, [r3, #16]
 8003e5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e5e:	d91d      	bls.n	8003e9c <PCD_EP_ISR_Handler+0x28c>
 8003e60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e62:	691b      	ldr	r3, [r3, #16]
 8003e64:	095b      	lsrs	r3, r3, #5
 8003e66:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	f003 031f 	and.w	r3, r3, #31
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d102      	bne.n	8003e7a <PCD_EP_ISR_Handler+0x26a>
 8003e74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e76:	3b01      	subs	r3, #1
 8003e78:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	029b      	lsls	r3, r3, #10
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	801a      	strh	r2, [r3, #0]
 8003e9a:	e026      	b.n	8003eea <PCD_EP_ISR_Handler+0x2da>
 8003e9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <PCD_EP_ISR_Handler+0x2aa>
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	881b      	ldrh	r3, [r3, #0]
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003eae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	801a      	strh	r2, [r3, #0]
 8003eb8:	e017      	b.n	8003eea <PCD_EP_ISR_Handler+0x2da>
 8003eba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	085b      	lsrs	r3, r3, #1
 8003ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ec2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <PCD_EP_ISR_Handler+0x2c4>
 8003ece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	881b      	ldrh	r3, [r3, #0]
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	029b      	lsls	r3, r3, #10
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	881b      	ldrh	r3, [r3, #0]
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ef6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003efa:	827b      	strh	r3, [r7, #18]
 8003efc:	8a7b      	ldrh	r3, [r7, #18]
 8003efe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003f02:	827b      	strh	r3, [r7, #18]
 8003f04:	8a7b      	ldrh	r3, [r7, #18]
 8003f06:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003f0a:	827b      	strh	r3, [r7, #18]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	8a7b      	ldrh	r3, [r7, #18]
 8003f12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	8013      	strh	r3, [r2, #0]
 8003f26:	e234      	b.n	8004392 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4413      	add	r3, r2
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003f3c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	f280 80fc 	bge.w	800413e <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	461a      	mov	r2, r3
 8003f4c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003f50:	009b      	lsls	r3, r3, #2
 8003f52:	4413      	add	r3, r2
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	b29a      	uxth	r2, r3
 8003f58:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	461a      	mov	r2, r3
 8003f68:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003f6c:	009b      	lsls	r3, r3, #2
 8003f6e:	4413      	add	r3, r2
 8003f70:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8003f74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8003f7c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	4413      	add	r3, r2
 8003f90:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8003f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f94:	7b1b      	ldrb	r3, [r3, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d125      	bne.n	8003fe6 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	461a      	mov	r2, r3
 8003fa6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	4413      	add	r3, r2
 8003fae:	3306      	adds	r3, #6
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6812      	ldr	r2, [r2, #0]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003fbc:	881b      	ldrh	r3, [r3, #0]
 8003fbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fc2:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8003fc6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	f000 8092 	beq.w	80040f4 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6818      	ldr	r0, [r3, #0]
 8003fd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fd6:	6959      	ldr	r1, [r3, #20]
 8003fd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fda:	88da      	ldrh	r2, [r3, #6]
 8003fdc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003fe0:	f005 fcad 	bl	800993e <USB_ReadPMA>
 8003fe4:	e086      	b.n	80040f4 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003fe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fe8:	78db      	ldrb	r3, [r3, #3]
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d10a      	bne.n	8004004 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003fee:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f9d9 	bl	80043ae <HAL_PCD_EP_DB_Receive>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8004002:	e077      	b.n	80040f4 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	461a      	mov	r2, r3
 800400a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4413      	add	r3, r2
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	b29b      	uxth	r3, r3
 8004016:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800401a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800401e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	461a      	mov	r2, r3
 8004028:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	441a      	add	r2, r3
 8004030:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8004034:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004038:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800403c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004040:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004044:	b29b      	uxth	r3, r3
 8004046:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	461a      	mov	r2, r3
 800404e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	b29b      	uxth	r3, r3
 800405a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d024      	beq.n	80040ac <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800406a:	b29b      	uxth	r3, r3
 800406c:	461a      	mov	r2, r3
 800406e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	4413      	add	r3, r2
 8004076:	3302      	adds	r3, #2
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	6812      	ldr	r2, [r2, #0]
 800407e:	4413      	add	r3, r2
 8004080:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004084:	881b      	ldrh	r3, [r3, #0]
 8004086:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800408a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800408e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8004092:	2b00      	cmp	r3, #0
 8004094:	d02e      	beq.n	80040f4 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6818      	ldr	r0, [r3, #0]
 800409a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800409c:	6959      	ldr	r1, [r3, #20]
 800409e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040a0:	891a      	ldrh	r2, [r3, #8]
 80040a2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80040a6:	f005 fc4a 	bl	800993e <USB_ReadPMA>
 80040aa:	e023      	b.n	80040f4 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	461a      	mov	r2, r3
 80040b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	4413      	add	r3, r2
 80040c0:	3306      	adds	r3, #6
 80040c2:	005b      	lsls	r3, r3, #1
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	6812      	ldr	r2, [r2, #0]
 80040c8:	4413      	add	r3, r2
 80040ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040d4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80040d8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d009      	beq.n	80040f4 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6818      	ldr	r0, [r3, #0]
 80040e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040e6:	6959      	ldr	r1, [r3, #20]
 80040e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040ea:	895a      	ldrh	r2, [r3, #10]
 80040ec:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80040f0:	f005 fc25 	bl	800993e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80040f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040f6:	69da      	ldr	r2, [r3, #28]
 80040f8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80040fc:	441a      	add	r2, r3
 80040fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004100:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004104:	695a      	ldr	r2, [r3, #20]
 8004106:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800410a:	441a      	add	r2, r3
 800410c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800410e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d005      	beq.n	8004124 <PCD_EP_ISR_Handler+0x514>
 8004118:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800411c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	429a      	cmp	r2, r3
 8004122:	d206      	bcs.n	8004132 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004124:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	4619      	mov	r1, r3
 800412a:	6878      	ldr	r0, [r7, #4]
 800412c:	f006 fca6 	bl	800aa7c <HAL_PCD_DataOutStageCallback>
 8004130:	e005      	b.n	800413e <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004138:	4618      	mov	r0, r3
 800413a:	f003 fedf 	bl	8007efc <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800413e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 8123 	beq.w	8004392 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 800414c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8004150:	4613      	mov	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	3310      	adds	r3, #16
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	4413      	add	r3, r2
 800415e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	461a      	mov	r2, r3
 8004166:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	4413      	add	r3, r2
 800416e:	881b      	ldrh	r3, [r3, #0]
 8004170:	b29b      	uxth	r3, r3
 8004172:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8004176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800417a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	461a      	mov	r2, r3
 8004184:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	441a      	add	r2, r3
 800418c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004190:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004194:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004198:	b29b      	uxth	r3, r3
 800419a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800419c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800419e:	78db      	ldrb	r3, [r3, #3]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	f040 80a2 	bne.w	80042ea <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 80041a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041a8:	2200      	movs	r2, #0
 80041aa:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80041ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ae:	7b1b      	ldrb	r3, [r3, #12]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f000 8093 	beq.w	80042dc <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80041b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80041ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d046      	beq.n	8004250 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041c4:	785b      	ldrb	r3, [r3, #1]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d126      	bne.n	8004218 <PCD_EP_ISR_Handler+0x608>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80041d8:	b29b      	uxth	r3, r3
 80041da:	461a      	mov	r2, r3
 80041dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041de:	4413      	add	r3, r2
 80041e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80041e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	011a      	lsls	r2, r3, #4
 80041e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ea:	4413      	add	r3, r2
 80041ec:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80041f0:	623b      	str	r3, [r7, #32]
 80041f2:	6a3b      	ldr	r3, [r7, #32]
 80041f4:	881b      	ldrh	r3, [r3, #0]
 80041f6:	b29b      	uxth	r3, r3
 80041f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	6a3b      	ldr	r3, [r7, #32]
 8004200:	801a      	strh	r2, [r3, #0]
 8004202:	6a3b      	ldr	r3, [r7, #32]
 8004204:	881b      	ldrh	r3, [r3, #0]
 8004206:	b29b      	uxth	r3, r3
 8004208:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800420c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004210:	b29a      	uxth	r2, r3
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	801a      	strh	r2, [r3, #0]
 8004216:	e061      	b.n	80042dc <PCD_EP_ISR_Handler+0x6cc>
 8004218:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800421a:	785b      	ldrb	r3, [r3, #1]
 800421c:	2b01      	cmp	r3, #1
 800421e:	d15d      	bne.n	80042dc <PCD_EP_ISR_Handler+0x6cc>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800422e:	b29b      	uxth	r3, r3
 8004230:	461a      	mov	r2, r3
 8004232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004234:	4413      	add	r3, r2
 8004236:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004238:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	011a      	lsls	r2, r3, #4
 800423e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004240:	4413      	add	r3, r2
 8004242:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004246:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424a:	2200      	movs	r2, #0
 800424c:	801a      	strh	r2, [r3, #0]
 800424e:	e045      	b.n	80042dc <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004256:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004258:	785b      	ldrb	r3, [r3, #1]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d126      	bne.n	80042ac <PCD_EP_ISR_Handler+0x69c>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	637b      	str	r3, [r7, #52]	@ 0x34
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800426c:	b29b      	uxth	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004272:	4413      	add	r3, r2
 8004274:	637b      	str	r3, [r7, #52]	@ 0x34
 8004276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	011a      	lsls	r2, r3, #4
 800427c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800427e:	4413      	add	r3, r2
 8004280:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004284:	633b      	str	r3, [r7, #48]	@ 0x30
 8004286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004288:	881b      	ldrh	r3, [r3, #0]
 800428a:	b29b      	uxth	r3, r3
 800428c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004290:	b29a      	uxth	r2, r3
 8004292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004294:	801a      	strh	r2, [r3, #0]
 8004296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004298:	881b      	ldrh	r3, [r3, #0]
 800429a:	b29b      	uxth	r3, r3
 800429c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a8:	801a      	strh	r2, [r3, #0]
 80042aa:	e017      	b.n	80042dc <PCD_EP_ISR_Handler+0x6cc>
 80042ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ae:	785b      	ldrb	r3, [r3, #1]
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d113      	bne.n	80042dc <PCD_EP_ISR_Handler+0x6cc>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042bc:	b29b      	uxth	r3, r3
 80042be:	461a      	mov	r2, r3
 80042c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042c2:	4413      	add	r3, r2
 80042c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	011a      	lsls	r2, r3, #4
 80042cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ce:	4413      	add	r3, r2
 80042d0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80042d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d8:	2200      	movs	r2, #0
 80042da:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80042dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	4619      	mov	r1, r3
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f006 fbe5 	bl	800aab2 <HAL_PCD_DataInStageCallback>
 80042e8:	e053      	b.n	8004392 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80042ea:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80042ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d146      	bne.n	8004384 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042fe:	b29b      	uxth	r3, r3
 8004300:	461a      	mov	r2, r3
 8004302:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	00db      	lsls	r3, r3, #3
 8004308:	4413      	add	r3, r2
 800430a:	3302      	adds	r3, #2
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	4413      	add	r3, r2
 8004314:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800431e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8004322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004324:	699a      	ldr	r2, [r3, #24]
 8004326:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800432a:	429a      	cmp	r2, r3
 800432c:	d907      	bls.n	800433e <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 800432e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004330:	699a      	ldr	r2, [r3, #24]
 8004332:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004336:	1ad2      	subs	r2, r2, r3
 8004338:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800433a:	619a      	str	r2, [r3, #24]
 800433c:	e002      	b.n	8004344 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 800433e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004340:	2200      	movs	r2, #0
 8004342:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8004344:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d106      	bne.n	800435a <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800434c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	4619      	mov	r1, r3
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f006 fbad 	bl	800aab2 <HAL_PCD_DataInStageCallback>
 8004358:	e01b      	b.n	8004392 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800435a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800435c:	695a      	ldr	r2, [r3, #20]
 800435e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004362:	441a      	add	r2, r3
 8004364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004366:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8004368:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800436a:	69da      	ldr	r2, [r3, #28]
 800436c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004370:	441a      	add	r2, r3
 8004372:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004374:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800437c:	4618      	mov	r0, r3
 800437e:	f003 fdbd 	bl	8007efc <USB_EPStartXfer>
 8004382:	e006      	b.n	8004392 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004384:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004388:	461a      	mov	r2, r3
 800438a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 f91b 	bl	80045c8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800439a:	b29b      	uxth	r3, r3
 800439c:	b21b      	sxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f6ff ac3b 	blt.w	8003c1a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3758      	adds	r7, #88	@ 0x58
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b088      	sub	sp, #32
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	60f8      	str	r0, [r7, #12]
 80043b6:	60b9      	str	r1, [r7, #8]
 80043b8:	4613      	mov	r3, r2
 80043ba:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80043bc:	88fb      	ldrh	r3, [r7, #6]
 80043be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d07e      	beq.n	80044c4 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	461a      	mov	r2, r3
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	4413      	add	r3, r2
 80043da:	3302      	adds	r3, #2
 80043dc:	005b      	lsls	r3, r3, #1
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	6812      	ldr	r2, [r2, #0]
 80043e2:	4413      	add	r3, r2
 80043e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80043e8:	881b      	ldrh	r3, [r3, #0]
 80043ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043ee:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	699a      	ldr	r2, [r3, #24]
 80043f4:	8b7b      	ldrh	r3, [r7, #26]
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d306      	bcc.n	8004408 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	699a      	ldr	r2, [r3, #24]
 80043fe:	8b7b      	ldrh	r3, [r7, #26]
 8004400:	1ad2      	subs	r2, r2, r3
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	619a      	str	r2, [r3, #24]
 8004406:	e002      	b.n	800440e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2200      	movs	r2, #0
 800440c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d123      	bne.n	800445e <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	461a      	mov	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4413      	add	r3, r2
 8004424:	881b      	ldrh	r3, [r3, #0]
 8004426:	b29b      	uxth	r3, r3
 8004428:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800442c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004430:	833b      	strh	r3, [r7, #24]
 8004432:	8b3b      	ldrh	r3, [r7, #24]
 8004434:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004438:	833b      	strh	r3, [r7, #24]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	461a      	mov	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	441a      	add	r2, r3
 8004448:	8b3b      	ldrh	r3, [r7, #24]
 800444a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800444e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004456:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800445a:	b29b      	uxth	r3, r3
 800445c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800445e:	88fb      	ldrh	r3, [r7, #6]
 8004460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004464:	2b00      	cmp	r3, #0
 8004466:	d01f      	beq.n	80044a8 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	461a      	mov	r2, r3
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	781b      	ldrb	r3, [r3, #0]
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4413      	add	r3, r2
 8004476:	881b      	ldrh	r3, [r3, #0]
 8004478:	b29b      	uxth	r3, r3
 800447a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800447e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004482:	82fb      	strh	r3, [r7, #22]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	461a      	mov	r2, r3
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	441a      	add	r2, r3
 8004492:	8afb      	ldrh	r3, [r7, #22]
 8004494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800449c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80044a8:	8b7b      	ldrh	r3, [r7, #26]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	f000 8087 	beq.w	80045be <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6818      	ldr	r0, [r3, #0]
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	6959      	ldr	r1, [r3, #20]
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	891a      	ldrh	r2, [r3, #8]
 80044bc:	8b7b      	ldrh	r3, [r7, #26]
 80044be:	f005 fa3e 	bl	800993e <USB_ReadPMA>
 80044c2:	e07c      	b.n	80045be <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	461a      	mov	r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	00db      	lsls	r3, r3, #3
 80044d6:	4413      	add	r3, r2
 80044d8:	3306      	adds	r3, #6
 80044da:	005b      	lsls	r3, r3, #1
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	6812      	ldr	r2, [r2, #0]
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80044e6:	881b      	ldrh	r3, [r3, #0]
 80044e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80044ec:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	699a      	ldr	r2, [r3, #24]
 80044f2:	8b7b      	ldrh	r3, [r7, #26]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d306      	bcc.n	8004506 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	699a      	ldr	r2, [r3, #24]
 80044fc:	8b7b      	ldrh	r3, [r7, #26]
 80044fe:	1ad2      	subs	r2, r2, r3
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	619a      	str	r2, [r3, #24]
 8004504:	e002      	b.n	800450c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	2200      	movs	r2, #0
 800450a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	699b      	ldr	r3, [r3, #24]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d123      	bne.n	800455c <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	461a      	mov	r2, r3
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	881b      	ldrh	r3, [r3, #0]
 8004524:	b29b      	uxth	r3, r3
 8004526:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800452a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800452e:	83fb      	strh	r3, [r7, #30]
 8004530:	8bfb      	ldrh	r3, [r7, #30]
 8004532:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004536:	83fb      	strh	r3, [r7, #30]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	461a      	mov	r2, r3
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	441a      	add	r2, r3
 8004546:	8bfb      	ldrh	r3, [r7, #30]
 8004548:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800454c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004550:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004554:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004558:	b29b      	uxth	r3, r3
 800455a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800455c:	88fb      	ldrh	r3, [r7, #6]
 800455e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d11f      	bne.n	80045a6 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	461a      	mov	r2, r3
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	781b      	ldrb	r3, [r3, #0]
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	881b      	ldrh	r3, [r3, #0]
 8004576:	b29b      	uxth	r3, r3
 8004578:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800457c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004580:	83bb      	strh	r3, [r7, #28]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	441a      	add	r2, r3
 8004590:	8bbb      	ldrh	r3, [r7, #28]
 8004592:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004596:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800459a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800459e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80045a6:	8b7b      	ldrh	r3, [r7, #26]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d008      	beq.n	80045be <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6818      	ldr	r0, [r3, #0]
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	6959      	ldr	r1, [r3, #20]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	895a      	ldrh	r2, [r3, #10]
 80045b8:	8b7b      	ldrh	r3, [r7, #26]
 80045ba:	f005 f9c0 	bl	800993e <USB_ReadPMA>
    }
  }

  return count;
 80045be:	8b7b      	ldrh	r3, [r7, #26]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3720      	adds	r7, #32
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b0a4      	sub	sp, #144	@ 0x90
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	4613      	mov	r3, r2
 80045d4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80045d6:	88fb      	ldrh	r3, [r7, #6]
 80045d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 81dd 	beq.w	800499c <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	461a      	mov	r2, r3
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	781b      	ldrb	r3, [r3, #0]
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	4413      	add	r3, r2
 80045f6:	3302      	adds	r3, #2
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	68fa      	ldr	r2, [r7, #12]
 80045fc:	6812      	ldr	r2, [r2, #0]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004604:	881b      	ldrh	r3, [r3, #0]
 8004606:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800460a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	699a      	ldr	r2, [r3, #24]
 8004612:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004616:	429a      	cmp	r2, r3
 8004618:	d907      	bls.n	800462a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	699a      	ldr	r2, [r3, #24]
 800461e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004622:	1ad2      	subs	r2, r2, r3
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	619a      	str	r2, [r3, #24]
 8004628:	e002      	b.n	8004630 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	2200      	movs	r2, #0
 800462e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	2b00      	cmp	r3, #0
 8004636:	f040 80b9 	bne.w	80047ac <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	785b      	ldrb	r3, [r3, #1]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d126      	bne.n	8004690 <HAL_PCD_EP_DB_Transmit+0xc8>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004650:	b29b      	uxth	r3, r3
 8004652:	461a      	mov	r2, r3
 8004654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004656:	4413      	add	r3, r2
 8004658:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	011a      	lsls	r2, r3, #4
 8004660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004662:	4413      	add	r3, r2
 8004664:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004668:	62bb      	str	r3, [r7, #40]	@ 0x28
 800466a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466c:	881b      	ldrh	r3, [r3, #0]
 800466e:	b29b      	uxth	r3, r3
 8004670:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004674:	b29a      	uxth	r2, r3
 8004676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004678:	801a      	strh	r2, [r3, #0]
 800467a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467c:	881b      	ldrh	r3, [r3, #0]
 800467e:	b29b      	uxth	r3, r3
 8004680:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004684:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004688:	b29a      	uxth	r2, r3
 800468a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800468c:	801a      	strh	r2, [r3, #0]
 800468e:	e01a      	b.n	80046c6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	785b      	ldrb	r3, [r3, #1]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d116      	bne.n	80046c6 <HAL_PCD_EP_DB_Transmit+0xfe>
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	637b      	str	r3, [r7, #52]	@ 0x34
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	461a      	mov	r2, r3
 80046aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046ac:	4413      	add	r3, r2
 80046ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	011a      	lsls	r2, r3, #4
 80046b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046b8:	4413      	add	r3, r2
 80046ba:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80046be:	633b      	str	r3, [r7, #48]	@ 0x30
 80046c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c2:	2200      	movs	r2, #0
 80046c4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	785b      	ldrb	r3, [r3, #1]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d126      	bne.n	8004722 <HAL_PCD_EP_DB_Transmit+0x15a>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	61fb      	str	r3, [r7, #28]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	461a      	mov	r2, r3
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	4413      	add	r3, r2
 80046ea:	61fb      	str	r3, [r7, #28]
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	011a      	lsls	r2, r3, #4
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	4413      	add	r3, r2
 80046f6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80046fa:	61bb      	str	r3, [r7, #24]
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	881b      	ldrh	r3, [r3, #0]
 8004700:	b29b      	uxth	r3, r3
 8004702:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004706:	b29a      	uxth	r2, r3
 8004708:	69bb      	ldr	r3, [r7, #24]
 800470a:	801a      	strh	r2, [r3, #0]
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	881b      	ldrh	r3, [r3, #0]
 8004710:	b29b      	uxth	r3, r3
 8004712:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004716:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800471a:	b29a      	uxth	r2, r3
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	801a      	strh	r2, [r3, #0]
 8004720:	e017      	b.n	8004752 <HAL_PCD_EP_DB_Transmit+0x18a>
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	785b      	ldrb	r3, [r3, #1]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d113      	bne.n	8004752 <HAL_PCD_EP_DB_Transmit+0x18a>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004732:	b29b      	uxth	r3, r3
 8004734:	461a      	mov	r2, r3
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	4413      	add	r3, r2
 800473a:	627b      	str	r3, [r7, #36]	@ 0x24
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	011a      	lsls	r2, r3, #4
 8004742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004744:	4413      	add	r3, r2
 8004746:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800474a:	623b      	str	r3, [r7, #32]
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	2200      	movs	r2, #0
 8004750:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	4619      	mov	r1, r3
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f006 f9aa 	bl	800aab2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800475e:	88fb      	ldrh	r3, [r7, #6]
 8004760:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 82fc 	beq.w	8004d62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	461a      	mov	r2, r3
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	4413      	add	r3, r2
 8004778:	881b      	ldrh	r3, [r3, #0]
 800477a:	b29b      	uxth	r3, r3
 800477c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004780:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004784:	82fb      	strh	r3, [r7, #22]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	441a      	add	r2, r3
 8004794:	8afb      	ldrh	r3, [r7, #22]
 8004796:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800479a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800479e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	8013      	strh	r3, [r2, #0]
 80047aa:	e2da      	b.n	8004d62 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80047ac:	88fb      	ldrh	r3, [r7, #6]
 80047ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d021      	beq.n	80047fa <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	781b      	ldrb	r3, [r3, #0]
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	4413      	add	r3, r2
 80047c4:	881b      	ldrh	r3, [r3, #0]
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047d0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	461a      	mov	r2, r3
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	441a      	add	r2, r3
 80047e2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80047e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80047f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004800:	2b01      	cmp	r3, #1
 8004802:	f040 82ae 	bne.w	8004d62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004806:	68bb      	ldr	r3, [r7, #8]
 8004808:	695a      	ldr	r2, [r3, #20]
 800480a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800480e:	441a      	add	r2, r3
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	69da      	ldr	r2, [r3, #28]
 8004818:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800481c:	441a      	add	r2, r3
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	6a1a      	ldr	r2, [r3, #32]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	429a      	cmp	r2, r3
 800482c:	d30b      	bcc.n	8004846 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	691b      	ldr	r3, [r3, #16]
 8004832:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	6a1a      	ldr	r2, [r3, #32]
 800483a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800483e:	1ad2      	subs	r2, r2, r3
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	621a      	str	r2, [r3, #32]
 8004844:	e017      	b.n	8004876 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d108      	bne.n	8004860 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 800484e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004852:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800485e:	e00a      	b.n	8004876 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	6a1b      	ldr	r3, [r3, #32]
 800486c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2200      	movs	r2, #0
 8004874:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	785b      	ldrb	r3, [r3, #1]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d165      	bne.n	800494a <HAL_PCD_EP_DB_Transmit+0x382>
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800488c:	b29b      	uxth	r3, r3
 800488e:	461a      	mov	r2, r3
 8004890:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004892:	4413      	add	r3, r2
 8004894:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	011a      	lsls	r2, r3, #4
 800489c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800489e:	4413      	add	r3, r2
 80048a0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80048a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a8:	881b      	ldrh	r3, [r3, #0]
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80048b0:	b29a      	uxth	r2, r3
 80048b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b4:	801a      	strh	r2, [r3, #0]
 80048b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80048bc:	d91d      	bls.n	80048fa <HAL_PCD_EP_DB_Transmit+0x332>
 80048be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048c2:	095b      	lsrs	r3, r3, #5
 80048c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048ca:	f003 031f 	and.w	r3, r3, #31
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d102      	bne.n	80048d8 <HAL_PCD_EP_DB_Transmit+0x310>
 80048d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048d4:	3b01      	subs	r3, #1
 80048d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048da:	881b      	ldrh	r3, [r3, #0]
 80048dc:	b29a      	uxth	r2, r3
 80048de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	029b      	lsls	r3, r3, #10
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	4313      	orrs	r3, r2
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f6:	801a      	strh	r2, [r3, #0]
 80048f8:	e044      	b.n	8004984 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80048fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10a      	bne.n	8004918 <HAL_PCD_EP_DB_Transmit+0x350>
 8004902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004904:	881b      	ldrh	r3, [r3, #0]
 8004906:	b29b      	uxth	r3, r3
 8004908:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800490c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004910:	b29a      	uxth	r2, r3
 8004912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004914:	801a      	strh	r2, [r3, #0]
 8004916:	e035      	b.n	8004984 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004918:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800491c:	085b      	lsrs	r3, r3, #1
 800491e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004920:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004924:	f003 0301 	and.w	r3, r3, #1
 8004928:	2b00      	cmp	r3, #0
 800492a:	d002      	beq.n	8004932 <HAL_PCD_EP_DB_Transmit+0x36a>
 800492c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800492e:	3301      	adds	r3, #1
 8004930:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004934:	881b      	ldrh	r3, [r3, #0]
 8004936:	b29a      	uxth	r2, r3
 8004938:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800493a:	b29b      	uxth	r3, r3
 800493c:	029b      	lsls	r3, r3, #10
 800493e:	b29b      	uxth	r3, r3
 8004940:	4313      	orrs	r3, r2
 8004942:	b29a      	uxth	r2, r3
 8004944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004946:	801a      	strh	r2, [r3, #0]
 8004948:	e01c      	b.n	8004984 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	785b      	ldrb	r3, [r3, #1]
 800494e:	2b01      	cmp	r3, #1
 8004950:	d118      	bne.n	8004984 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	647b      	str	r3, [r7, #68]	@ 0x44
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004960:	b29b      	uxth	r3, r3
 8004962:	461a      	mov	r2, r3
 8004964:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004966:	4413      	add	r3, r2
 8004968:	647b      	str	r3, [r7, #68]	@ 0x44
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	011a      	lsls	r2, r3, #4
 8004970:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004972:	4413      	add	r3, r2
 8004974:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004978:	643b      	str	r3, [r7, #64]	@ 0x40
 800497a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800497e:	b29a      	uxth	r2, r3
 8004980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004982:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6818      	ldr	r0, [r3, #0]
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	6959      	ldr	r1, [r3, #20]
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	891a      	ldrh	r2, [r3, #8]
 8004990:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004994:	b29b      	uxth	r3, r3
 8004996:	f004 ff8c 	bl	80098b2 <USB_WritePMA>
 800499a:	e1e2      	b.n	8004d62 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	461a      	mov	r2, r3
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	00db      	lsls	r3, r3, #3
 80049ae:	4413      	add	r3, r2
 80049b0:	3306      	adds	r3, #6
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	6812      	ldr	r2, [r2, #0]
 80049b8:	4413      	add	r3, r2
 80049ba:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80049be:	881b      	ldrh	r3, [r3, #0]
 80049c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049c4:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	699a      	ldr	r2, [r3, #24]
 80049cc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d307      	bcc.n	80049e4 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	699a      	ldr	r2, [r3, #24]
 80049d8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80049dc:	1ad2      	subs	r2, r2, r3
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	619a      	str	r2, [r3, #24]
 80049e2:	e002      	b.n	80049ea <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	2200      	movs	r2, #0
 80049e8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f040 80c0 	bne.w	8004b74 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	785b      	ldrb	r3, [r3, #1]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d126      	bne.n	8004a4a <HAL_PCD_EP_DB_Transmit+0x482>
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a10:	4413      	add	r3, r2
 8004a12:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	011a      	lsls	r2, r3, #4
 8004a1a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a1c:	4413      	add	r3, r2
 8004a1e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004a22:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a26:	881b      	ldrh	r3, [r3, #0]
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a32:	801a      	strh	r2, [r3, #0]
 8004a34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a36:	881b      	ldrh	r3, [r3, #0]
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a42:	b29a      	uxth	r2, r3
 8004a44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a46:	801a      	strh	r2, [r3, #0]
 8004a48:	e01a      	b.n	8004a80 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	785b      	ldrb	r3, [r3, #1]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d116      	bne.n	8004a80 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a66:	4413      	add	r3, r2
 8004a68:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	781b      	ldrb	r3, [r3, #0]
 8004a6e:	011a      	lsls	r2, r3, #4
 8004a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a72:	4413      	add	r3, r2
 8004a74:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004a78:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	677b      	str	r3, [r7, #116]	@ 0x74
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	785b      	ldrb	r3, [r3, #1]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d12b      	bne.n	8004ae6 <HAL_PCD_EP_DB_Transmit+0x51e>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	461a      	mov	r2, r3
 8004aa0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aa2:	4413      	add	r3, r2
 8004aa4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	781b      	ldrb	r3, [r3, #0]
 8004aaa:	011a      	lsls	r2, r3, #4
 8004aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aae:	4413      	add	r3, r2
 8004ab0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004ab4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004ab8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004aca:	801a      	strh	r2, [r3, #0]
 8004acc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004ad0:	881b      	ldrh	r3, [r3, #0]
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ad8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004ae2:	801a      	strh	r2, [r3, #0]
 8004ae4:	e017      	b.n	8004b16 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	785b      	ldrb	r3, [r3, #1]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d113      	bne.n	8004b16 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	461a      	mov	r2, r3
 8004afa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004afc:	4413      	add	r3, r2
 8004afe:	677b      	str	r3, [r7, #116]	@ 0x74
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	011a      	lsls	r2, r3, #4
 8004b06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004b08:	4413      	add	r3, r2
 8004b0a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004b0e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b12:	2200      	movs	r2, #0
 8004b14:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f005 ffc8 	bl	800aab2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b22:	88fb      	ldrh	r3, [r7, #6]
 8004b24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f040 811a 	bne.w	8004d62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	881b      	ldrh	r3, [r3, #0]
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b48:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	461a      	mov	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	441a      	add	r2, r3
 8004b5a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8004b5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b66:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	8013      	strh	r3, [r2, #0]
 8004b72:	e0f6      	b.n	8004d62 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004b74:	88fb      	ldrh	r3, [r7, #6]
 8004b76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d121      	bne.n	8004bc2 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	461a      	mov	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4413      	add	r3, r2
 8004b8c:	881b      	ldrh	r3, [r3, #0]
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b98:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	441a      	add	r2, r3
 8004baa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004bae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004bba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	f040 80ca 	bne.w	8004d62 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	695a      	ldr	r2, [r3, #20]
 8004bd2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004bd6:	441a      	add	r2, r3
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	69da      	ldr	r2, [r3, #28]
 8004be0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004be4:	441a      	add	r2, r3
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	6a1a      	ldr	r2, [r3, #32]
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d30b      	bcc.n	8004c0e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	6a1a      	ldr	r2, [r3, #32]
 8004c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c06:	1ad2      	subs	r2, r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	621a      	str	r2, [r3, #32]
 8004c0c:	e017      	b.n	8004c3e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d108      	bne.n	8004c28 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004c16:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004c1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004c26:	e00a      	b.n	8004c3e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	2200      	movs	r2, #0
 8004c34:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c44:	68bb      	ldr	r3, [r7, #8]
 8004c46:	785b      	ldrb	r3, [r3, #1]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d165      	bne.n	8004d18 <HAL_PCD_EP_DB_Transmit+0x750>
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c60:	4413      	add	r3, r2
 8004c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	011a      	lsls	r2, r3, #4
 8004c6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c6c:	4413      	add	r3, r2
 8004c6e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004c72:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c76:	881b      	ldrh	r3, [r3, #0]
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004c82:	801a      	strh	r2, [r3, #0]
 8004c84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c88:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c8a:	d91d      	bls.n	8004cc8 <HAL_PCD_EP_DB_Transmit+0x700>
 8004c8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c90:	095b      	lsrs	r3, r3, #5
 8004c92:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c98:	f003 031f 	and.w	r3, r3, #31
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d102      	bne.n	8004ca6 <HAL_PCD_EP_DB_Transmit+0x6de>
 8004ca0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ca6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ca8:	881b      	ldrh	r3, [r3, #0]
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	029b      	lsls	r3, r3, #10
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cc0:	b29a      	uxth	r2, r3
 8004cc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cc4:	801a      	strh	r2, [r3, #0]
 8004cc6:	e041      	b.n	8004d4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004cc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10a      	bne.n	8004ce6 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004cd0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004cd2:	881b      	ldrh	r3, [r3, #0]
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004cda:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ce2:	801a      	strh	r2, [r3, #0]
 8004ce4:	e032      	b.n	8004d4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004ce6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004cea:	085b      	lsrs	r3, r3, #1
 8004cec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004cee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <HAL_PCD_EP_DB_Transmit+0x738>
 8004cfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d02:	881b      	ldrh	r3, [r3, #0]
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	029b      	lsls	r3, r3, #10
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	b29a      	uxth	r2, r3
 8004d12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d14:	801a      	strh	r2, [r3, #0]
 8004d16:	e019      	b.n	8004d4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	785b      	ldrb	r3, [r3, #1]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d115      	bne.n	8004d4c <HAL_PCD_EP_DB_Transmit+0x784>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d2e:	4413      	add	r3, r2
 8004d30:	657b      	str	r3, [r7, #84]	@ 0x54
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	781b      	ldrb	r3, [r3, #0]
 8004d36:	011a      	lsls	r2, r3, #4
 8004d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d3a:	4413      	add	r3, r2
 8004d3c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004d40:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d4a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6818      	ldr	r0, [r3, #0]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	6959      	ldr	r1, [r3, #20]
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	895a      	ldrh	r2, [r3, #10]
 8004d58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	f004 fda8 	bl	80098b2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	461a      	mov	r2, r3
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4413      	add	r3, r2
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d7c:	82bb      	strh	r3, [r7, #20]
 8004d7e:	8abb      	ldrh	r3, [r7, #20]
 8004d80:	f083 0310 	eor.w	r3, r3, #16
 8004d84:	82bb      	strh	r3, [r7, #20]
 8004d86:	8abb      	ldrh	r3, [r7, #20]
 8004d88:	f083 0320 	eor.w	r3, r3, #32
 8004d8c:	82bb      	strh	r3, [r7, #20]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	461a      	mov	r2, r3
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	441a      	add	r2, r3
 8004d9c:	8abb      	ldrh	r3, [r7, #20]
 8004d9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004da2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004da6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004db2:	2300      	movs	r3, #0
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3790      	adds	r7, #144	@ 0x90
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e272      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 8087 	beq.w	8004eea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ddc:	4b92      	ldr	r3, [pc, #584]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f003 030c 	and.w	r3, r3, #12
 8004de4:	2b04      	cmp	r3, #4
 8004de6:	d00c      	beq.n	8004e02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004de8:	4b8f      	ldr	r3, [pc, #572]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f003 030c 	and.w	r3, r3, #12
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d112      	bne.n	8004e1a <HAL_RCC_OscConfig+0x5e>
 8004df4:	4b8c      	ldr	r3, [pc, #560]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e00:	d10b      	bne.n	8004e1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e02:	4b89      	ldr	r3, [pc, #548]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d06c      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x12c>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d168      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e24c      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e22:	d106      	bne.n	8004e32 <HAL_RCC_OscConfig+0x76>
 8004e24:	4b80      	ldr	r3, [pc, #512]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a7f      	ldr	r2, [pc, #508]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e2e:	6013      	str	r3, [r2, #0]
 8004e30:	e02e      	b.n	8004e90 <HAL_RCC_OscConfig+0xd4>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10c      	bne.n	8004e54 <HAL_RCC_OscConfig+0x98>
 8004e3a:	4b7b      	ldr	r3, [pc, #492]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a7a      	ldr	r2, [pc, #488]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	4b78      	ldr	r3, [pc, #480]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a77      	ldr	r2, [pc, #476]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	e01d      	b.n	8004e90 <HAL_RCC_OscConfig+0xd4>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e5c:	d10c      	bne.n	8004e78 <HAL_RCC_OscConfig+0xbc>
 8004e5e:	4b72      	ldr	r3, [pc, #456]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	4a71      	ldr	r2, [pc, #452]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e68:	6013      	str	r3, [r2, #0]
 8004e6a:	4b6f      	ldr	r3, [pc, #444]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a6e      	ldr	r2, [pc, #440]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e74:	6013      	str	r3, [r2, #0]
 8004e76:	e00b      	b.n	8004e90 <HAL_RCC_OscConfig+0xd4>
 8004e78:	4b6b      	ldr	r3, [pc, #428]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a6a      	ldr	r2, [pc, #424]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e82:	6013      	str	r3, [r2, #0]
 8004e84:	4b68      	ldr	r3, [pc, #416]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	4a67      	ldr	r2, [pc, #412]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004e8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d013      	beq.n	8004ec0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e98:	f7fd ffac 	bl	8002df4 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e9e:	e008      	b.n	8004eb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ea0:	f7fd ffa8 	bl	8002df4 <HAL_GetTick>
 8004ea4:	4602      	mov	r2, r0
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	1ad3      	subs	r3, r2, r3
 8004eaa:	2b64      	cmp	r3, #100	@ 0x64
 8004eac:	d901      	bls.n	8004eb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e200      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eb2:	4b5d      	ldr	r3, [pc, #372]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d0f0      	beq.n	8004ea0 <HAL_RCC_OscConfig+0xe4>
 8004ebe:	e014      	b.n	8004eea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec0:	f7fd ff98 	bl	8002df4 <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ec8:	f7fd ff94 	bl	8002df4 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b64      	cmp	r3, #100	@ 0x64
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e1ec      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004eda:	4b53      	ldr	r3, [pc, #332]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1f0      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x10c>
 8004ee6:	e000      	b.n	8004eea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d063      	beq.n	8004fbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ef6:	4b4c      	ldr	r3, [pc, #304]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	f003 030c 	and.w	r3, r3, #12
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00b      	beq.n	8004f1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004f02:	4b49      	ldr	r3, [pc, #292]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f003 030c 	and.w	r3, r3, #12
 8004f0a:	2b08      	cmp	r3, #8
 8004f0c:	d11c      	bne.n	8004f48 <HAL_RCC_OscConfig+0x18c>
 8004f0e:	4b46      	ldr	r3, [pc, #280]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d116      	bne.n	8004f48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f1a:	4b43      	ldr	r3, [pc, #268]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d005      	beq.n	8004f32 <HAL_RCC_OscConfig+0x176>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d001      	beq.n	8004f32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e1c0      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f32:	4b3d      	ldr	r3, [pc, #244]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	00db      	lsls	r3, r3, #3
 8004f40:	4939      	ldr	r1, [pc, #228]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f46:	e03a      	b.n	8004fbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	691b      	ldr	r3, [r3, #16]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d020      	beq.n	8004f92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f50:	4b36      	ldr	r3, [pc, #216]	@ (800502c <HAL_RCC_OscConfig+0x270>)
 8004f52:	2201      	movs	r2, #1
 8004f54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f56:	f7fd ff4d 	bl	8002df4 <HAL_GetTick>
 8004f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f5c:	e008      	b.n	8004f70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f5e:	f7fd ff49 	bl	8002df4 <HAL_GetTick>
 8004f62:	4602      	mov	r2, r0
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	d901      	bls.n	8004f70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e1a1      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f70:	4b2d      	ldr	r3, [pc, #180]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0302 	and.w	r3, r3, #2
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d0f0      	beq.n	8004f5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f7c:	4b2a      	ldr	r3, [pc, #168]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	4927      	ldr	r1, [pc, #156]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	600b      	str	r3, [r1, #0]
 8004f90:	e015      	b.n	8004fbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f92:	4b26      	ldr	r3, [pc, #152]	@ (800502c <HAL_RCC_OscConfig+0x270>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f98:	f7fd ff2c 	bl	8002df4 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fa0:	f7fd ff28 	bl	8002df4 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e180      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0302 	and.w	r3, r3, #2
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1f0      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0308 	and.w	r3, r3, #8
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d03a      	beq.n	8005040 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d019      	beq.n	8005006 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fd2:	4b17      	ldr	r3, [pc, #92]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fd8:	f7fd ff0c 	bl	8002df4 <HAL_GetTick>
 8004fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fde:	e008      	b.n	8004ff2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fe0:	f7fd ff08 	bl	8002df4 <HAL_GetTick>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e160      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8005028 <HAL_RCC_OscConfig+0x26c>)
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0f0      	beq.n	8004fe0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004ffe:	2001      	movs	r0, #1
 8005000:	f000 face 	bl	80055a0 <RCC_Delay>
 8005004:	e01c      	b.n	8005040 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005006:	4b0a      	ldr	r3, [pc, #40]	@ (8005030 <HAL_RCC_OscConfig+0x274>)
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800500c:	f7fd fef2 	bl	8002df4 <HAL_GetTick>
 8005010:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005012:	e00f      	b.n	8005034 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005014:	f7fd feee 	bl	8002df4 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b02      	cmp	r3, #2
 8005020:	d908      	bls.n	8005034 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e146      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
 8005026:	bf00      	nop
 8005028:	40021000 	.word	0x40021000
 800502c:	42420000 	.word	0x42420000
 8005030:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005034:	4b92      	ldr	r3, [pc, #584]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005038:	f003 0302 	and.w	r3, r3, #2
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1e9      	bne.n	8005014 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	f000 80a6 	beq.w	800519a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800504e:	2300      	movs	r3, #0
 8005050:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005052:	4b8b      	ldr	r3, [pc, #556]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d10d      	bne.n	800507a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800505e:	4b88      	ldr	r3, [pc, #544]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005060:	69db      	ldr	r3, [r3, #28]
 8005062:	4a87      	ldr	r2, [pc, #540]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005064:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005068:	61d3      	str	r3, [r2, #28]
 800506a:	4b85      	ldr	r3, [pc, #532]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 800506c:	69db      	ldr	r3, [r3, #28]
 800506e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005072:	60bb      	str	r3, [r7, #8]
 8005074:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005076:	2301      	movs	r3, #1
 8005078:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800507a:	4b82      	ldr	r3, [pc, #520]	@ (8005284 <HAL_RCC_OscConfig+0x4c8>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005082:	2b00      	cmp	r3, #0
 8005084:	d118      	bne.n	80050b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005086:	4b7f      	ldr	r3, [pc, #508]	@ (8005284 <HAL_RCC_OscConfig+0x4c8>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a7e      	ldr	r2, [pc, #504]	@ (8005284 <HAL_RCC_OscConfig+0x4c8>)
 800508c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005090:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005092:	f7fd feaf 	bl	8002df4 <HAL_GetTick>
 8005096:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005098:	e008      	b.n	80050ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800509a:	f7fd feab 	bl	8002df4 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b64      	cmp	r3, #100	@ 0x64
 80050a6:	d901      	bls.n	80050ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e103      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ac:	4b75      	ldr	r3, [pc, #468]	@ (8005284 <HAL_RCC_OscConfig+0x4c8>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0f0      	beq.n	800509a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d106      	bne.n	80050ce <HAL_RCC_OscConfig+0x312>
 80050c0:	4b6f      	ldr	r3, [pc, #444]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050c2:	6a1b      	ldr	r3, [r3, #32]
 80050c4:	4a6e      	ldr	r2, [pc, #440]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050c6:	f043 0301 	orr.w	r3, r3, #1
 80050ca:	6213      	str	r3, [r2, #32]
 80050cc:	e02d      	b.n	800512a <HAL_RCC_OscConfig+0x36e>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d10c      	bne.n	80050f0 <HAL_RCC_OscConfig+0x334>
 80050d6:	4b6a      	ldr	r3, [pc, #424]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	4a69      	ldr	r2, [pc, #420]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050dc:	f023 0301 	bic.w	r3, r3, #1
 80050e0:	6213      	str	r3, [r2, #32]
 80050e2:	4b67      	ldr	r3, [pc, #412]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	4a66      	ldr	r2, [pc, #408]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050e8:	f023 0304 	bic.w	r3, r3, #4
 80050ec:	6213      	str	r3, [r2, #32]
 80050ee:	e01c      	b.n	800512a <HAL_RCC_OscConfig+0x36e>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	2b05      	cmp	r3, #5
 80050f6:	d10c      	bne.n	8005112 <HAL_RCC_OscConfig+0x356>
 80050f8:	4b61      	ldr	r3, [pc, #388]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	4a60      	ldr	r2, [pc, #384]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80050fe:	f043 0304 	orr.w	r3, r3, #4
 8005102:	6213      	str	r3, [r2, #32]
 8005104:	4b5e      	ldr	r3, [pc, #376]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	4a5d      	ldr	r2, [pc, #372]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 800510a:	f043 0301 	orr.w	r3, r3, #1
 800510e:	6213      	str	r3, [r2, #32]
 8005110:	e00b      	b.n	800512a <HAL_RCC_OscConfig+0x36e>
 8005112:	4b5b      	ldr	r3, [pc, #364]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	4a5a      	ldr	r2, [pc, #360]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005118:	f023 0301 	bic.w	r3, r3, #1
 800511c:	6213      	str	r3, [r2, #32]
 800511e:	4b58      	ldr	r3, [pc, #352]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	4a57      	ldr	r2, [pc, #348]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005124:	f023 0304 	bic.w	r3, r3, #4
 8005128:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d015      	beq.n	800515e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005132:	f7fd fe5f 	bl	8002df4 <HAL_GetTick>
 8005136:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005138:	e00a      	b.n	8005150 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800513a:	f7fd fe5b 	bl	8002df4 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005148:	4293      	cmp	r3, r2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e0b1      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005150:	4b4b      	ldr	r3, [pc, #300]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005152:	6a1b      	ldr	r3, [r3, #32]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0ee      	beq.n	800513a <HAL_RCC_OscConfig+0x37e>
 800515c:	e014      	b.n	8005188 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800515e:	f7fd fe49 	bl	8002df4 <HAL_GetTick>
 8005162:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005164:	e00a      	b.n	800517c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005166:	f7fd fe45 	bl	8002df4 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005174:	4293      	cmp	r3, r2
 8005176:	d901      	bls.n	800517c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e09b      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800517c:	4b40      	ldr	r3, [pc, #256]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 800517e:	6a1b      	ldr	r3, [r3, #32]
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1ee      	bne.n	8005166 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005188:	7dfb      	ldrb	r3, [r7, #23]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d105      	bne.n	800519a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800518e:	4b3c      	ldr	r3, [pc, #240]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	4a3b      	ldr	r2, [pc, #236]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005194:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005198:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	69db      	ldr	r3, [r3, #28]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 8087 	beq.w	80052b2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051a4:	4b36      	ldr	r3, [pc, #216]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f003 030c 	and.w	r3, r3, #12
 80051ac:	2b08      	cmp	r3, #8
 80051ae:	d061      	beq.n	8005274 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d146      	bne.n	8005246 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051b8:	4b33      	ldr	r3, [pc, #204]	@ (8005288 <HAL_RCC_OscConfig+0x4cc>)
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051be:	f7fd fe19 	bl	8002df4 <HAL_GetTick>
 80051c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051c4:	e008      	b.n	80051d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c6:	f7fd fe15 	bl	8002df4 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d901      	bls.n	80051d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e06d      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051d8:	4b29      	ldr	r3, [pc, #164]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1f0      	bne.n	80051c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a1b      	ldr	r3, [r3, #32]
 80051e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051ec:	d108      	bne.n	8005200 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80051ee:	4b24      	ldr	r3, [pc, #144]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	4921      	ldr	r1, [pc, #132]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005200:	4b1f      	ldr	r3, [pc, #124]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a19      	ldr	r1, [r3, #32]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005210:	430b      	orrs	r3, r1
 8005212:	491b      	ldr	r1, [pc, #108]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005214:	4313      	orrs	r3, r2
 8005216:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005218:	4b1b      	ldr	r3, [pc, #108]	@ (8005288 <HAL_RCC_OscConfig+0x4cc>)
 800521a:	2201      	movs	r2, #1
 800521c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800521e:	f7fd fde9 	bl	8002df4 <HAL_GetTick>
 8005222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005224:	e008      	b.n	8005238 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005226:	f7fd fde5 	bl	8002df4 <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d901      	bls.n	8005238 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e03d      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005238:	4b11      	ldr	r3, [pc, #68]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d0f0      	beq.n	8005226 <HAL_RCC_OscConfig+0x46a>
 8005244:	e035      	b.n	80052b2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005246:	4b10      	ldr	r3, [pc, #64]	@ (8005288 <HAL_RCC_OscConfig+0x4cc>)
 8005248:	2200      	movs	r2, #0
 800524a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800524c:	f7fd fdd2 	bl	8002df4 <HAL_GetTick>
 8005250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005252:	e008      	b.n	8005266 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005254:	f7fd fdce 	bl	8002df4 <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b02      	cmp	r3, #2
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e026      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005266:	4b06      	ldr	r3, [pc, #24]	@ (8005280 <HAL_RCC_OscConfig+0x4c4>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1f0      	bne.n	8005254 <HAL_RCC_OscConfig+0x498>
 8005272:	e01e      	b.n	80052b2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d107      	bne.n	800528c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e019      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
 8005280:	40021000 	.word	0x40021000
 8005284:	40007000 	.word	0x40007000
 8005288:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800528c:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <HAL_RCC_OscConfig+0x500>)
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a1b      	ldr	r3, [r3, #32]
 800529c:	429a      	cmp	r2, r3
 800529e:	d106      	bne.n	80052ae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d001      	beq.n	80052b2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e000      	b.n	80052b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80052b2:	2300      	movs	r3, #0
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3718      	adds	r7, #24
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	40021000 	.word	0x40021000

080052c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e0d0      	b.n	8005476 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052d4:	4b6a      	ldr	r3, [pc, #424]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	683a      	ldr	r2, [r7, #0]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d910      	bls.n	8005304 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e2:	4b67      	ldr	r3, [pc, #412]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f023 0207 	bic.w	r2, r3, #7
 80052ea:	4965      	ldr	r1, [pc, #404]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052f2:	4b63      	ldr	r3, [pc, #396]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0307 	and.w	r3, r3, #7
 80052fa:	683a      	ldr	r2, [r7, #0]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d001      	beq.n	8005304 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e0b8      	b.n	8005476 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d020      	beq.n	8005352 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0304 	and.w	r3, r3, #4
 8005318:	2b00      	cmp	r3, #0
 800531a:	d005      	beq.n	8005328 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800531c:	4b59      	ldr	r3, [pc, #356]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	4a58      	ldr	r2, [pc, #352]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 8005322:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005326:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0308 	and.w	r3, r3, #8
 8005330:	2b00      	cmp	r3, #0
 8005332:	d005      	beq.n	8005340 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005334:	4b53      	ldr	r3, [pc, #332]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	4a52      	ldr	r2, [pc, #328]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 800533a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800533e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005340:	4b50      	ldr	r3, [pc, #320]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	494d      	ldr	r1, [pc, #308]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 800534e:	4313      	orrs	r3, r2
 8005350:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d040      	beq.n	80053e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d107      	bne.n	8005376 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005366:	4b47      	ldr	r3, [pc, #284]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d115      	bne.n	800539e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e07f      	b.n	8005476 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	2b02      	cmp	r3, #2
 800537c:	d107      	bne.n	800538e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800537e:	4b41      	ldr	r3, [pc, #260]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d109      	bne.n	800539e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e073      	b.n	8005476 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800538e:	4b3d      	ldr	r3, [pc, #244]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0302 	and.w	r3, r3, #2
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e06b      	b.n	8005476 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800539e:	4b39      	ldr	r3, [pc, #228]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f023 0203 	bic.w	r2, r3, #3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	4936      	ldr	r1, [pc, #216]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053b0:	f7fd fd20 	bl	8002df4 <HAL_GetTick>
 80053b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053b6:	e00a      	b.n	80053ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053b8:	f7fd fd1c 	bl	8002df4 <HAL_GetTick>
 80053bc:	4602      	mov	r2, r0
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e053      	b.n	8005476 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ce:	4b2d      	ldr	r3, [pc, #180]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f003 020c 	and.w	r2, r3, #12
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	429a      	cmp	r2, r3
 80053de:	d1eb      	bne.n	80053b8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053e0:	4b27      	ldr	r3, [pc, #156]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f003 0307 	and.w	r3, r3, #7
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d210      	bcs.n	8005410 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053ee:	4b24      	ldr	r3, [pc, #144]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f023 0207 	bic.w	r2, r3, #7
 80053f6:	4922      	ldr	r1, [pc, #136]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053fe:	4b20      	ldr	r3, [pc, #128]	@ (8005480 <HAL_RCC_ClockConfig+0x1c0>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	429a      	cmp	r2, r3
 800540a:	d001      	beq.n	8005410 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e032      	b.n	8005476 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b00      	cmp	r3, #0
 800541a:	d008      	beq.n	800542e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800541c:	4b19      	ldr	r3, [pc, #100]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	4916      	ldr	r1, [pc, #88]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 800542a:	4313      	orrs	r3, r2
 800542c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	2b00      	cmp	r3, #0
 8005438:	d009      	beq.n	800544e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800543a:	4b12      	ldr	r3, [pc, #72]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	490e      	ldr	r1, [pc, #56]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 800544a:	4313      	orrs	r3, r2
 800544c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800544e:	f000 f821 	bl	8005494 <HAL_RCC_GetSysClockFreq>
 8005452:	4602      	mov	r2, r0
 8005454:	4b0b      	ldr	r3, [pc, #44]	@ (8005484 <HAL_RCC_ClockConfig+0x1c4>)
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	091b      	lsrs	r3, r3, #4
 800545a:	f003 030f 	and.w	r3, r3, #15
 800545e:	490a      	ldr	r1, [pc, #40]	@ (8005488 <HAL_RCC_ClockConfig+0x1c8>)
 8005460:	5ccb      	ldrb	r3, [r1, r3]
 8005462:	fa22 f303 	lsr.w	r3, r2, r3
 8005466:	4a09      	ldr	r2, [pc, #36]	@ (800548c <HAL_RCC_ClockConfig+0x1cc>)
 8005468:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800546a:	4b09      	ldr	r3, [pc, #36]	@ (8005490 <HAL_RCC_ClockConfig+0x1d0>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4618      	mov	r0, r3
 8005470:	f7fd fc7e 	bl	8002d70 <HAL_InitTick>

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	40022000 	.word	0x40022000
 8005484:	40021000 	.word	0x40021000
 8005488:	0800dc34 	.word	0x0800dc34
 800548c:	20000040 	.word	0x20000040
 8005490:	20000044 	.word	0x20000044

08005494 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800549a:	2300      	movs	r3, #0
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	2300      	movs	r3, #0
 80054a0:	60bb      	str	r3, [r7, #8]
 80054a2:	2300      	movs	r3, #0
 80054a4:	617b      	str	r3, [r7, #20]
 80054a6:	2300      	movs	r3, #0
 80054a8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80054aa:	2300      	movs	r3, #0
 80054ac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80054ae:	4b1e      	ldr	r3, [pc, #120]	@ (8005528 <HAL_RCC_GetSysClockFreq+0x94>)
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f003 030c 	and.w	r3, r3, #12
 80054ba:	2b04      	cmp	r3, #4
 80054bc:	d002      	beq.n	80054c4 <HAL_RCC_GetSysClockFreq+0x30>
 80054be:	2b08      	cmp	r3, #8
 80054c0:	d003      	beq.n	80054ca <HAL_RCC_GetSysClockFreq+0x36>
 80054c2:	e027      	b.n	8005514 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80054c4:	4b19      	ldr	r3, [pc, #100]	@ (800552c <HAL_RCC_GetSysClockFreq+0x98>)
 80054c6:	613b      	str	r3, [r7, #16]
      break;
 80054c8:	e027      	b.n	800551a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	0c9b      	lsrs	r3, r3, #18
 80054ce:	f003 030f 	and.w	r3, r3, #15
 80054d2:	4a17      	ldr	r2, [pc, #92]	@ (8005530 <HAL_RCC_GetSysClockFreq+0x9c>)
 80054d4:	5cd3      	ldrb	r3, [r2, r3]
 80054d6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d010      	beq.n	8005504 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80054e2:	4b11      	ldr	r3, [pc, #68]	@ (8005528 <HAL_RCC_GetSysClockFreq+0x94>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	0c5b      	lsrs	r3, r3, #17
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	4a11      	ldr	r2, [pc, #68]	@ (8005534 <HAL_RCC_GetSysClockFreq+0xa0>)
 80054ee:	5cd3      	ldrb	r3, [r2, r3]
 80054f0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a0d      	ldr	r2, [pc, #52]	@ (800552c <HAL_RCC_GetSysClockFreq+0x98>)
 80054f6:	fb03 f202 	mul.w	r2, r3, r2
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005500:	617b      	str	r3, [r7, #20]
 8005502:	e004      	b.n	800550e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a0c      	ldr	r2, [pc, #48]	@ (8005538 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005508:	fb02 f303 	mul.w	r3, r2, r3
 800550c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	613b      	str	r3, [r7, #16]
      break;
 8005512:	e002      	b.n	800551a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005514:	4b05      	ldr	r3, [pc, #20]	@ (800552c <HAL_RCC_GetSysClockFreq+0x98>)
 8005516:	613b      	str	r3, [r7, #16]
      break;
 8005518:	bf00      	nop
    }
  }
  return sysclockfreq;
 800551a:	693b      	ldr	r3, [r7, #16]
}
 800551c:	4618      	mov	r0, r3
 800551e:	371c      	adds	r7, #28
 8005520:	46bd      	mov	sp, r7
 8005522:	bc80      	pop	{r7}
 8005524:	4770      	bx	lr
 8005526:	bf00      	nop
 8005528:	40021000 	.word	0x40021000
 800552c:	007a1200 	.word	0x007a1200
 8005530:	0800dc4c 	.word	0x0800dc4c
 8005534:	0800dc5c 	.word	0x0800dc5c
 8005538:	003d0900 	.word	0x003d0900

0800553c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800553c:	b480      	push	{r7}
 800553e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005540:	4b02      	ldr	r3, [pc, #8]	@ (800554c <HAL_RCC_GetHCLKFreq+0x10>)
 8005542:	681b      	ldr	r3, [r3, #0]
}
 8005544:	4618      	mov	r0, r3
 8005546:	46bd      	mov	sp, r7
 8005548:	bc80      	pop	{r7}
 800554a:	4770      	bx	lr
 800554c:	20000040 	.word	0x20000040

08005550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005554:	f7ff fff2 	bl	800553c <HAL_RCC_GetHCLKFreq>
 8005558:	4602      	mov	r2, r0
 800555a:	4b05      	ldr	r3, [pc, #20]	@ (8005570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	0a1b      	lsrs	r3, r3, #8
 8005560:	f003 0307 	and.w	r3, r3, #7
 8005564:	4903      	ldr	r1, [pc, #12]	@ (8005574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005566:	5ccb      	ldrb	r3, [r1, r3]
 8005568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800556c:	4618      	mov	r0, r3
 800556e:	bd80      	pop	{r7, pc}
 8005570:	40021000 	.word	0x40021000
 8005574:	0800dc44 	.word	0x0800dc44

08005578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800557c:	f7ff ffde 	bl	800553c <HAL_RCC_GetHCLKFreq>
 8005580:	4602      	mov	r2, r0
 8005582:	4b05      	ldr	r3, [pc, #20]	@ (8005598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	0adb      	lsrs	r3, r3, #11
 8005588:	f003 0307 	and.w	r3, r3, #7
 800558c:	4903      	ldr	r1, [pc, #12]	@ (800559c <HAL_RCC_GetPCLK2Freq+0x24>)
 800558e:	5ccb      	ldrb	r3, [r1, r3]
 8005590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005594:	4618      	mov	r0, r3
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40021000 	.word	0x40021000
 800559c:	0800dc44 	.word	0x0800dc44

080055a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80055a8:	4b0a      	ldr	r3, [pc, #40]	@ (80055d4 <RCC_Delay+0x34>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a0a      	ldr	r2, [pc, #40]	@ (80055d8 <RCC_Delay+0x38>)
 80055ae:	fba2 2303 	umull	r2, r3, r2, r3
 80055b2:	0a5b      	lsrs	r3, r3, #9
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	fb02 f303 	mul.w	r3, r2, r3
 80055ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80055bc:	bf00      	nop
  }
  while (Delay --);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	1e5a      	subs	r2, r3, #1
 80055c2:	60fa      	str	r2, [r7, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1f9      	bne.n	80055bc <RCC_Delay+0x1c>
}
 80055c8:	bf00      	nop
 80055ca:	bf00      	nop
 80055cc:	3714      	adds	r7, #20
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bc80      	pop	{r7}
 80055d2:	4770      	bx	lr
 80055d4:	20000040 	.word	0x20000040
 80055d8:	10624dd3 	.word	0x10624dd3

080055dc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80055e4:	2300      	movs	r3, #0
 80055e6:	613b      	str	r3, [r7, #16]
 80055e8:	2300      	movs	r3, #0
 80055ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d07d      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80055f8:	2300      	movs	r3, #0
 80055fa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055fc:	4b4f      	ldr	r3, [pc, #316]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10d      	bne.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005608:	4b4c      	ldr	r3, [pc, #304]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800560a:	69db      	ldr	r3, [r3, #28]
 800560c:	4a4b      	ldr	r2, [pc, #300]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800560e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005612:	61d3      	str	r3, [r2, #28]
 8005614:	4b49      	ldr	r3, [pc, #292]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005616:	69db      	ldr	r3, [r3, #28]
 8005618:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800561c:	60bb      	str	r3, [r7, #8]
 800561e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005620:	2301      	movs	r3, #1
 8005622:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005624:	4b46      	ldr	r3, [pc, #280]	@ (8005740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800562c:	2b00      	cmp	r3, #0
 800562e:	d118      	bne.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005630:	4b43      	ldr	r3, [pc, #268]	@ (8005740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a42      	ldr	r2, [pc, #264]	@ (8005740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005636:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800563a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800563c:	f7fd fbda 	bl	8002df4 <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005642:	e008      	b.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005644:	f7fd fbd6 	bl	8002df4 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b64      	cmp	r3, #100	@ 0x64
 8005650:	d901      	bls.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e06d      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005656:	4b3a      	ldr	r3, [pc, #232]	@ (8005740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0f0      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005662:	4b36      	ldr	r3, [pc, #216]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800566a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d02e      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	429a      	cmp	r2, r3
 800567e:	d027      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005680:	4b2e      	ldr	r3, [pc, #184]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005688:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800568a:	4b2e      	ldr	r3, [pc, #184]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800568c:	2201      	movs	r2, #1
 800568e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005690:	4b2c      	ldr	r3, [pc, #176]	@ (8005744 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005692:	2200      	movs	r2, #0
 8005694:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005696:	4a29      	ldr	r2, [pc, #164]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d014      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a6:	f7fd fba5 	bl	8002df4 <HAL_GetTick>
 80056aa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056ac:	e00a      	b.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ae:	f7fd fba1 	bl	8002df4 <HAL_GetTick>
 80056b2:	4602      	mov	r2, r0
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056bc:	4293      	cmp	r3, r2
 80056be:	d901      	bls.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e036      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056c4:	4b1d      	ldr	r3, [pc, #116]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056c6:	6a1b      	ldr	r3, [r3, #32]
 80056c8:	f003 0302 	and.w	r3, r3, #2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d0ee      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80056d0:	4b1a      	ldr	r3, [pc, #104]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	4917      	ldr	r1, [pc, #92]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80056e2:	7dfb      	ldrb	r3, [r7, #23]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d105      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056e8:	4b14      	ldr	r3, [pc, #80]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	4a13      	ldr	r2, [pc, #76]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0302 	and.w	r3, r3, #2
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d008      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005700:	4b0e      	ldr	r3, [pc, #56]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	490b      	ldr	r1, [pc, #44]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800570e:	4313      	orrs	r3, r2
 8005710:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0310 	and.w	r3, r3, #16
 800571a:	2b00      	cmp	r3, #0
 800571c:	d008      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800571e:	4b07      	ldr	r3, [pc, #28]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	4904      	ldr	r1, [pc, #16]	@ (800573c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800572c:	4313      	orrs	r3, r2
 800572e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3718      	adds	r7, #24
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	40021000 	.word	0x40021000
 8005740:	40007000 	.word	0x40007000
 8005744:	42420440 	.word	0x42420440

08005748 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e041      	b.n	80057de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b00      	cmp	r3, #0
 8005764:	d106      	bne.n	8005774 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7fc fea2 	bl	80024b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	3304      	adds	r3, #4
 8005784:	4619      	mov	r1, r3
 8005786:	4610      	mov	r0, r2
 8005788:	f000 fe42 	bl	8006410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2201      	movs	r2, #1
 80057b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057dc:	2300      	movs	r3, #0
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3708      	adds	r7, #8
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
	...

080057e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d001      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e044      	b.n	800588a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68da      	ldr	r2, [r3, #12]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f042 0201 	orr.w	r2, r2, #1
 8005816:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a1d      	ldr	r2, [pc, #116]	@ (8005894 <HAL_TIM_Base_Start_IT+0xac>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d018      	beq.n	8005854 <HAL_TIM_Base_Start_IT+0x6c>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a1c      	ldr	r2, [pc, #112]	@ (8005898 <HAL_TIM_Base_Start_IT+0xb0>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d013      	beq.n	8005854 <HAL_TIM_Base_Start_IT+0x6c>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005834:	d00e      	beq.n	8005854 <HAL_TIM_Base_Start_IT+0x6c>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a18      	ldr	r2, [pc, #96]	@ (800589c <HAL_TIM_Base_Start_IT+0xb4>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d009      	beq.n	8005854 <HAL_TIM_Base_Start_IT+0x6c>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a16      	ldr	r2, [pc, #88]	@ (80058a0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d004      	beq.n	8005854 <HAL_TIM_Base_Start_IT+0x6c>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a15      	ldr	r2, [pc, #84]	@ (80058a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d111      	bne.n	8005878 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2b06      	cmp	r3, #6
 8005864:	d010      	beq.n	8005888 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f042 0201 	orr.w	r2, r2, #1
 8005874:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005876:	e007      	b.n	8005888 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f042 0201 	orr.w	r2, r2, #1
 8005886:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005888:	2300      	movs	r3, #0
}
 800588a:	4618      	mov	r0, r3
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	bc80      	pop	{r7}
 8005892:	4770      	bx	lr
 8005894:	40012c00 	.word	0x40012c00
 8005898:	40013400 	.word	0x40013400
 800589c:	40000400 	.word	0x40000400
 80058a0:	40000800 	.word	0x40000800
 80058a4:	40000c00 	.word	0x40000c00

080058a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d101      	bne.n	80058ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	e041      	b.n	800593e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f839 	bl	8005946 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681a      	ldr	r2, [r3, #0]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	3304      	adds	r3, #4
 80058e4:	4619      	mov	r1, r3
 80058e6:	4610      	mov	r0, r2
 80058e8:	f000 fd92 	bl	8006410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005946:	b480      	push	{r7}
 8005948:	b083      	sub	sp, #12
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800594e:	bf00      	nop
 8005950:	370c      	adds	r7, #12
 8005952:	46bd      	mov	sp, r7
 8005954:	bc80      	pop	{r7}
 8005956:	4770      	bx	lr

08005958 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d109      	bne.n	800597c <HAL_TIM_PWM_Start+0x24>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800596e:	b2db      	uxtb	r3, r3
 8005970:	2b01      	cmp	r3, #1
 8005972:	bf14      	ite	ne
 8005974:	2301      	movne	r3, #1
 8005976:	2300      	moveq	r3, #0
 8005978:	b2db      	uxtb	r3, r3
 800597a:	e022      	b.n	80059c2 <HAL_TIM_PWM_Start+0x6a>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	2b04      	cmp	r3, #4
 8005980:	d109      	bne.n	8005996 <HAL_TIM_PWM_Start+0x3e>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b01      	cmp	r3, #1
 800598c:	bf14      	ite	ne
 800598e:	2301      	movne	r3, #1
 8005990:	2300      	moveq	r3, #0
 8005992:	b2db      	uxtb	r3, r3
 8005994:	e015      	b.n	80059c2 <HAL_TIM_PWM_Start+0x6a>
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b08      	cmp	r3, #8
 800599a:	d109      	bne.n	80059b0 <HAL_TIM_PWM_Start+0x58>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	bf14      	ite	ne
 80059a8:	2301      	movne	r3, #1
 80059aa:	2300      	moveq	r3, #0
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	e008      	b.n	80059c2 <HAL_TIM_PWM_Start+0x6a>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	bf14      	ite	ne
 80059bc:	2301      	movne	r3, #1
 80059be:	2300      	moveq	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e072      	b.n	8005ab0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d104      	bne.n	80059da <HAL_TIM_PWM_Start+0x82>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2202      	movs	r2, #2
 80059d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059d8:	e013      	b.n	8005a02 <HAL_TIM_PWM_Start+0xaa>
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2b04      	cmp	r3, #4
 80059de:	d104      	bne.n	80059ea <HAL_TIM_PWM_Start+0x92>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059e8:	e00b      	b.n	8005a02 <HAL_TIM_PWM_Start+0xaa>
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2b08      	cmp	r3, #8
 80059ee:	d104      	bne.n	80059fa <HAL_TIM_PWM_Start+0xa2>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2202      	movs	r2, #2
 80059f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059f8:	e003      	b.n	8005a02 <HAL_TIM_PWM_Start+0xaa>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2202      	movs	r2, #2
 80059fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2201      	movs	r2, #1
 8005a08:	6839      	ldr	r1, [r7, #0]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f001 f8e1 	bl	8006bd2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a28      	ldr	r2, [pc, #160]	@ (8005ab8 <HAL_TIM_PWM_Start+0x160>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d004      	beq.n	8005a24 <HAL_TIM_PWM_Start+0xcc>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a27      	ldr	r2, [pc, #156]	@ (8005abc <HAL_TIM_PWM_Start+0x164>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d101      	bne.n	8005a28 <HAL_TIM_PWM_Start+0xd0>
 8005a24:	2301      	movs	r3, #1
 8005a26:	e000      	b.n	8005a2a <HAL_TIM_PWM_Start+0xd2>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d007      	beq.n	8005a3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a1d      	ldr	r2, [pc, #116]	@ (8005ab8 <HAL_TIM_PWM_Start+0x160>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d018      	beq.n	8005a7a <HAL_TIM_PWM_Start+0x122>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005abc <HAL_TIM_PWM_Start+0x164>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d013      	beq.n	8005a7a <HAL_TIM_PWM_Start+0x122>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a5a:	d00e      	beq.n	8005a7a <HAL_TIM_PWM_Start+0x122>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a17      	ldr	r2, [pc, #92]	@ (8005ac0 <HAL_TIM_PWM_Start+0x168>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d009      	beq.n	8005a7a <HAL_TIM_PWM_Start+0x122>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a16      	ldr	r2, [pc, #88]	@ (8005ac4 <HAL_TIM_PWM_Start+0x16c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d004      	beq.n	8005a7a <HAL_TIM_PWM_Start+0x122>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a14      	ldr	r2, [pc, #80]	@ (8005ac8 <HAL_TIM_PWM_Start+0x170>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d111      	bne.n	8005a9e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f003 0307 	and.w	r3, r3, #7
 8005a84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2b06      	cmp	r3, #6
 8005a8a:	d010      	beq.n	8005aae <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f042 0201 	orr.w	r2, r2, #1
 8005a9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a9c:	e007      	b.n	8005aae <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f042 0201 	orr.w	r2, r2, #1
 8005aac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	40012c00 	.word	0x40012c00
 8005abc:	40013400 	.word	0x40013400
 8005ac0:	40000400 	.word	0x40000400
 8005ac4:	40000800 	.word	0x40000800
 8005ac8:	40000c00 	.word	0x40000c00

08005acc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e041      	b.n	8005b62 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d106      	bne.n	8005af8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f839 	bl	8005b6a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	3304      	adds	r3, #4
 8005b08:	4619      	mov	r1, r3
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	f000 fc80 	bl	8006410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b60:	2300      	movs	r3, #0
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005b6a:	b480      	push	{r7}
 8005b6c:	b083      	sub	sp, #12
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005b72:	bf00      	nop
 8005b74:	370c      	adds	r7, #12
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bc80      	pop	{r7}
 8005b7a:	4770      	bx	lr

08005b7c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b86:	2300      	movs	r3, #0
 8005b88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d104      	bne.n	8005b9a <HAL_TIM_IC_Start_IT+0x1e>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	e013      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x46>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d104      	bne.n	8005baa <HAL_TIM_IC_Start_IT+0x2e>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	e00b      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x46>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	d104      	bne.n	8005bba <HAL_TIM_IC_Start_IT+0x3e>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	e003      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x46>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d104      	bne.n	8005bd4 <HAL_TIM_IC_Start_IT+0x58>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	e013      	b.n	8005bfc <HAL_TIM_IC_Start_IT+0x80>
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	2b04      	cmp	r3, #4
 8005bd8:	d104      	bne.n	8005be4 <HAL_TIM_IC_Start_IT+0x68>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	e00b      	b.n	8005bfc <HAL_TIM_IC_Start_IT+0x80>
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	2b08      	cmp	r3, #8
 8005be8:	d104      	bne.n	8005bf4 <HAL_TIM_IC_Start_IT+0x78>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	e003      	b.n	8005bfc <HAL_TIM_IC_Start_IT+0x80>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bfe:	7bbb      	ldrb	r3, [r7, #14]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d102      	bne.n	8005c0a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c04:	7b7b      	ldrb	r3, [r7, #13]
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d001      	beq.n	8005c0e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e0c2      	b.n	8005d94 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d104      	bne.n	8005c1e <HAL_TIM_IC_Start_IT+0xa2>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c1c:	e013      	b.n	8005c46 <HAL_TIM_IC_Start_IT+0xca>
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d104      	bne.n	8005c2e <HAL_TIM_IC_Start_IT+0xb2>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c2c:	e00b      	b.n	8005c46 <HAL_TIM_IC_Start_IT+0xca>
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b08      	cmp	r3, #8
 8005c32:	d104      	bne.n	8005c3e <HAL_TIM_IC_Start_IT+0xc2>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c3c:	e003      	b.n	8005c46 <HAL_TIM_IC_Start_IT+0xca>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2202      	movs	r2, #2
 8005c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d104      	bne.n	8005c56 <HAL_TIM_IC_Start_IT+0xda>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2202      	movs	r2, #2
 8005c50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c54:	e013      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x102>
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b04      	cmp	r3, #4
 8005c5a:	d104      	bne.n	8005c66 <HAL_TIM_IC_Start_IT+0xea>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c64:	e00b      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x102>
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b08      	cmp	r3, #8
 8005c6a:	d104      	bne.n	8005c76 <HAL_TIM_IC_Start_IT+0xfa>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2202      	movs	r2, #2
 8005c70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c74:	e003      	b.n	8005c7e <HAL_TIM_IC_Start_IT+0x102>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2202      	movs	r2, #2
 8005c7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b0c      	cmp	r3, #12
 8005c82:	d841      	bhi.n	8005d08 <HAL_TIM_IC_Start_IT+0x18c>
 8005c84:	a201      	add	r2, pc, #4	@ (adr r2, 8005c8c <HAL_TIM_IC_Start_IT+0x110>)
 8005c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c8a:	bf00      	nop
 8005c8c:	08005cc1 	.word	0x08005cc1
 8005c90:	08005d09 	.word	0x08005d09
 8005c94:	08005d09 	.word	0x08005d09
 8005c98:	08005d09 	.word	0x08005d09
 8005c9c:	08005cd3 	.word	0x08005cd3
 8005ca0:	08005d09 	.word	0x08005d09
 8005ca4:	08005d09 	.word	0x08005d09
 8005ca8:	08005d09 	.word	0x08005d09
 8005cac:	08005ce5 	.word	0x08005ce5
 8005cb0:	08005d09 	.word	0x08005d09
 8005cb4:	08005d09 	.word	0x08005d09
 8005cb8:	08005d09 	.word	0x08005d09
 8005cbc:	08005cf7 	.word	0x08005cf7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0202 	orr.w	r2, r2, #2
 8005cce:	60da      	str	r2, [r3, #12]
      break;
 8005cd0:	e01d      	b.n	8005d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68da      	ldr	r2, [r3, #12]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f042 0204 	orr.w	r2, r2, #4
 8005ce0:	60da      	str	r2, [r3, #12]
      break;
 8005ce2:	e014      	b.n	8005d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f042 0208 	orr.w	r2, r2, #8
 8005cf2:	60da      	str	r2, [r3, #12]
      break;
 8005cf4:	e00b      	b.n	8005d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68da      	ldr	r2, [r3, #12]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f042 0210 	orr.w	r2, r2, #16
 8005d04:	60da      	str	r2, [r3, #12]
      break;
 8005d06:	e002      	b.n	8005d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8005d0c:	bf00      	nop
  }

  if (status == HAL_OK)
 8005d0e:	7bfb      	ldrb	r3, [r7, #15]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d13e      	bne.n	8005d92 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	6839      	ldr	r1, [r7, #0]
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f000 ff58 	bl	8006bd2 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a1d      	ldr	r2, [pc, #116]	@ (8005d9c <HAL_TIM_IC_Start_IT+0x220>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d018      	beq.n	8005d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a1b      	ldr	r2, [pc, #108]	@ (8005da0 <HAL_TIM_IC_Start_IT+0x224>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d013      	beq.n	8005d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d3e:	d00e      	beq.n	8005d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a17      	ldr	r2, [pc, #92]	@ (8005da4 <HAL_TIM_IC_Start_IT+0x228>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d009      	beq.n	8005d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a16      	ldr	r2, [pc, #88]	@ (8005da8 <HAL_TIM_IC_Start_IT+0x22c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d004      	beq.n	8005d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a14      	ldr	r2, [pc, #80]	@ (8005dac <HAL_TIM_IC_Start_IT+0x230>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d111      	bne.n	8005d82 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	f003 0307 	and.w	r3, r3, #7
 8005d68:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	2b06      	cmp	r3, #6
 8005d6e:	d010      	beq.n	8005d92 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f042 0201 	orr.w	r2, r2, #1
 8005d7e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d80:	e007      	b.n	8005d92 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f042 0201 	orr.w	r2, r2, #1
 8005d90:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3710      	adds	r7, #16
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	40012c00 	.word	0x40012c00
 8005da0:	40013400 	.word	0x40013400
 8005da4:	40000400 	.word	0x40000400
 8005da8:	40000800 	.word	0x40000800
 8005dac:	40000c00 	.word	0x40000c00

08005db0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	68db      	ldr	r3, [r3, #12]
 8005dbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f003 0302 	and.w	r3, r3, #2
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d020      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d01b      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0202 	mvn.w	r2, #2
 8005de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	f003 0303 	and.w	r3, r3, #3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f7fb fee8 	bl	8001bd0 <HAL_TIM_IC_CaptureCallback>
 8005e00:	e005      	b.n	8005e0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 fae9 	bl	80063da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 faef 	bl	80063ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d020      	beq.n	8005e60 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0304 	and.w	r3, r3, #4
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d01b      	beq.n	8005e60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0204 	mvn.w	r2, #4
 8005e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2202      	movs	r2, #2
 8005e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d003      	beq.n	8005e4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f7fb fec2 	bl	8001bd0 <HAL_TIM_IC_CaptureCallback>
 8005e4c:	e005      	b.n	8005e5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 fac3 	bl	80063da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f000 fac9 	bl	80063ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d020      	beq.n	8005eac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f003 0308 	and.w	r3, r3, #8
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d01b      	beq.n	8005eac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f06f 0208 	mvn.w	r2, #8
 8005e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2204      	movs	r2, #4
 8005e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	f003 0303 	and.w	r3, r3, #3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7fb fe9c 	bl	8001bd0 <HAL_TIM_IC_CaptureCallback>
 8005e98:	e005      	b.n	8005ea6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 fa9d 	bl	80063da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 faa3 	bl	80063ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	f003 0310 	and.w	r3, r3, #16
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d020      	beq.n	8005ef8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f003 0310 	and.w	r3, r3, #16
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d01b      	beq.n	8005ef8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f06f 0210 	mvn.w	r2, #16
 8005ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	2208      	movs	r2, #8
 8005ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	69db      	ldr	r3, [r3, #28]
 8005ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d003      	beq.n	8005ee6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7fb fe76 	bl	8001bd0 <HAL_TIM_IC_CaptureCallback>
 8005ee4:	e005      	b.n	8005ef2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 fa77 	bl	80063da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 fa7d 	bl	80063ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00c      	beq.n	8005f1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d007      	beq.n	8005f1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f06f 0201 	mvn.w	r2, #1
 8005f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f7fb fe70 	bl	8001bfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00c      	beq.n	8005f40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d007      	beq.n	8005f40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 fee3 	bl	8006d06 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00c      	beq.n	8005f64 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d007      	beq.n	8005f64 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 fa4d 	bl	80063fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f003 0320 	and.w	r3, r3, #32
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d00c      	beq.n	8005f88 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f003 0320 	and.w	r3, r3, #32
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d007      	beq.n	8005f88 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f06f 0220 	mvn.w	r2, #32
 8005f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 feb6 	bl	8006cf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f88:	bf00      	nop
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b086      	sub	sp, #24
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	60f8      	str	r0, [r7, #12]
 8005f98:	60b9      	str	r1, [r7, #8]
 8005f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	d101      	bne.n	8005fae <HAL_TIM_IC_ConfigChannel+0x1e>
 8005faa:	2302      	movs	r3, #2
 8005fac:	e088      	b.n	80060c0 <HAL_TIM_IC_ConfigChannel+0x130>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d11b      	bne.n	8005ff4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005fcc:	f000 fc52 	bl	8006874 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	699a      	ldr	r2, [r3, #24]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 020c 	bic.w	r2, r2, #12
 8005fde:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6999      	ldr	r1, [r3, #24]
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	689a      	ldr	r2, [r3, #8]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	430a      	orrs	r2, r1
 8005ff0:	619a      	str	r2, [r3, #24]
 8005ff2:	e060      	b.n	80060b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2b04      	cmp	r3, #4
 8005ff8:	d11c      	bne.n	8006034 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ffe:	68bb      	ldr	r3, [r7, #8]
 8006000:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800600a:	f000 fcc7 	bl	800699c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	699a      	ldr	r2, [r3, #24]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800601c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	6999      	ldr	r1, [r3, #24]
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	021a      	lsls	r2, r3, #8
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	430a      	orrs	r2, r1
 8006030:	619a      	str	r2, [r3, #24]
 8006032:	e040      	b.n	80060b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b08      	cmp	r3, #8
 8006038:	d11b      	bne.n	8006072 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800604a:	f000 fd12 	bl	8006a72 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69da      	ldr	r2, [r3, #28]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f022 020c 	bic.w	r2, r2, #12
 800605c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	69d9      	ldr	r1, [r3, #28]
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	689a      	ldr	r2, [r3, #8]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	430a      	orrs	r2, r1
 800606e:	61da      	str	r2, [r3, #28]
 8006070:	e021      	b.n	80060b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2b0c      	cmp	r3, #12
 8006076:	d11c      	bne.n	80060b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006088:	f000 fd2e 	bl	8006ae8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	69da      	ldr	r2, [r3, #28]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800609a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	69d9      	ldr	r1, [r3, #28]
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	021a      	lsls	r2, r3, #8
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	61da      	str	r2, [r3, #28]
 80060b0:	e001      	b.n	80060b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060be:	7dfb      	ldrb	r3, [r7, #23]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b086      	sub	sp, #24
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	60b9      	str	r1, [r7, #8]
 80060d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060d4:	2300      	movs	r3, #0
 80060d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d101      	bne.n	80060e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060e2:	2302      	movs	r3, #2
 80060e4:	e0ae      	b.n	8006244 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2201      	movs	r2, #1
 80060ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2b0c      	cmp	r3, #12
 80060f2:	f200 809f 	bhi.w	8006234 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80060f6:	a201      	add	r2, pc, #4	@ (adr r2, 80060fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fc:	08006131 	.word	0x08006131
 8006100:	08006235 	.word	0x08006235
 8006104:	08006235 	.word	0x08006235
 8006108:	08006235 	.word	0x08006235
 800610c:	08006171 	.word	0x08006171
 8006110:	08006235 	.word	0x08006235
 8006114:	08006235 	.word	0x08006235
 8006118:	08006235 	.word	0x08006235
 800611c:	080061b3 	.word	0x080061b3
 8006120:	08006235 	.word	0x08006235
 8006124:	08006235 	.word	0x08006235
 8006128:	08006235 	.word	0x08006235
 800612c:	080061f3 	.word	0x080061f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68b9      	ldr	r1, [r7, #8]
 8006136:	4618      	mov	r0, r3
 8006138:	f000 f9f0 	bl	800651c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699a      	ldr	r2, [r3, #24]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0208 	orr.w	r2, r2, #8
 800614a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	699a      	ldr	r2, [r3, #24]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f022 0204 	bic.w	r2, r2, #4
 800615a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6999      	ldr	r1, [r3, #24]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	691a      	ldr	r2, [r3, #16]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	430a      	orrs	r2, r1
 800616c:	619a      	str	r2, [r3, #24]
      break;
 800616e:	e064      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68b9      	ldr	r1, [r7, #8]
 8006176:	4618      	mov	r0, r3
 8006178:	f000 fa40 	bl	80065fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	699a      	ldr	r2, [r3, #24]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800618a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	699a      	ldr	r2, [r3, #24]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800619a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6999      	ldr	r1, [r3, #24]
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	691b      	ldr	r3, [r3, #16]
 80061a6:	021a      	lsls	r2, r3, #8
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	619a      	str	r2, [r3, #24]
      break;
 80061b0:	e043      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	4618      	mov	r0, r3
 80061ba:	f000 fa93 	bl	80066e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	69da      	ldr	r2, [r3, #28]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f042 0208 	orr.w	r2, r2, #8
 80061cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69da      	ldr	r2, [r3, #28]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0204 	bic.w	r2, r2, #4
 80061dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69d9      	ldr	r1, [r3, #28]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	691a      	ldr	r2, [r3, #16]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	61da      	str	r2, [r3, #28]
      break;
 80061f0:	e023      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68b9      	ldr	r1, [r7, #8]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 fae7 	bl	80067cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69da      	ldr	r2, [r3, #28]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800620c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	69da      	ldr	r2, [r3, #28]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800621c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	69d9      	ldr	r1, [r3, #28]
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	691b      	ldr	r3, [r3, #16]
 8006228:	021a      	lsls	r2, r3, #8
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	61da      	str	r2, [r3, #28]
      break;
 8006232:	e002      	b.n	800623a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	75fb      	strb	r3, [r7, #23]
      break;
 8006238:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2200      	movs	r2, #0
 800623e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006242:	7dfb      	ldrb	r3, [r7, #23]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3718      	adds	r7, #24
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b084      	sub	sp, #16
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_TIM_ConfigClockSource+0x1c>
 8006264:	2302      	movs	r3, #2
 8006266:	e0b4      	b.n	80063d2 <HAL_TIM_ConfigClockSource+0x186>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006286:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800628e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68ba      	ldr	r2, [r7, #8]
 8006296:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062a0:	d03e      	beq.n	8006320 <HAL_TIM_ConfigClockSource+0xd4>
 80062a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062a6:	f200 8087 	bhi.w	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062ae:	f000 8086 	beq.w	80063be <HAL_TIM_ConfigClockSource+0x172>
 80062b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062b6:	d87f      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062b8:	2b70      	cmp	r3, #112	@ 0x70
 80062ba:	d01a      	beq.n	80062f2 <HAL_TIM_ConfigClockSource+0xa6>
 80062bc:	2b70      	cmp	r3, #112	@ 0x70
 80062be:	d87b      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062c0:	2b60      	cmp	r3, #96	@ 0x60
 80062c2:	d050      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0x11a>
 80062c4:	2b60      	cmp	r3, #96	@ 0x60
 80062c6:	d877      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062c8:	2b50      	cmp	r3, #80	@ 0x50
 80062ca:	d03c      	beq.n	8006346 <HAL_TIM_ConfigClockSource+0xfa>
 80062cc:	2b50      	cmp	r3, #80	@ 0x50
 80062ce:	d873      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062d0:	2b40      	cmp	r3, #64	@ 0x40
 80062d2:	d058      	beq.n	8006386 <HAL_TIM_ConfigClockSource+0x13a>
 80062d4:	2b40      	cmp	r3, #64	@ 0x40
 80062d6:	d86f      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062d8:	2b30      	cmp	r3, #48	@ 0x30
 80062da:	d064      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062dc:	2b30      	cmp	r3, #48	@ 0x30
 80062de:	d86b      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062e0:	2b20      	cmp	r3, #32
 80062e2:	d060      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	d867      	bhi.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d05c      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062ec:	2b10      	cmp	r3, #16
 80062ee:	d05a      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x15a>
 80062f0:	e062      	b.n	80063b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006302:	f000 fc47 	bl	8006b94 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006314:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	609a      	str	r2, [r3, #8]
      break;
 800631e:	e04f      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006330:	f000 fc30 	bl	8006b94 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	689a      	ldr	r2, [r3, #8]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006342:	609a      	str	r2, [r3, #8]
      break;
 8006344:	e03c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006352:	461a      	mov	r2, r3
 8006354:	f000 faf4 	bl	8006940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2150      	movs	r1, #80	@ 0x50
 800635e:	4618      	mov	r0, r3
 8006360:	f000 fbfe 	bl	8006b60 <TIM_ITRx_SetConfig>
      break;
 8006364:	e02c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006372:	461a      	mov	r2, r3
 8006374:	f000 fb4e 	bl	8006a14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2160      	movs	r1, #96	@ 0x60
 800637e:	4618      	mov	r0, r3
 8006380:	f000 fbee 	bl	8006b60 <TIM_ITRx_SetConfig>
      break;
 8006384:	e01c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006392:	461a      	mov	r2, r3
 8006394:	f000 fad4 	bl	8006940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2140      	movs	r1, #64	@ 0x40
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 fbde 	bl	8006b60 <TIM_ITRx_SetConfig>
      break;
 80063a4:	e00c      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4619      	mov	r1, r3
 80063b0:	4610      	mov	r0, r2
 80063b2:	f000 fbd5 	bl	8006b60 <TIM_ITRx_SetConfig>
      break;
 80063b6:	e003      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	73fb      	strb	r3, [r7, #15]
      break;
 80063bc:	e000      	b.n	80063c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80063be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3710      	adds	r7, #16
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}

080063da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063da:	b480      	push	{r7}
 80063dc:	b083      	sub	sp, #12
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063e2:	bf00      	nop
 80063e4:	370c      	adds	r7, #12
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bc80      	pop	{r7}
 80063ea:	4770      	bx	lr

080063ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063f4:	bf00      	nop
 80063f6:	370c      	adds	r7, #12
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bc80      	pop	{r7}
 80063fc:	4770      	bx	lr

080063fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063fe:	b480      	push	{r7}
 8006400:	b083      	sub	sp, #12
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006406:	bf00      	nop
 8006408:	370c      	adds	r7, #12
 800640a:	46bd      	mov	sp, r7
 800640c:	bc80      	pop	{r7}
 800640e:	4770      	bx	lr

08006410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006410:	b480      	push	{r7}
 8006412:	b085      	sub	sp, #20
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a39      	ldr	r2, [pc, #228]	@ (8006508 <TIM_Base_SetConfig+0xf8>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d013      	beq.n	8006450 <TIM_Base_SetConfig+0x40>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a38      	ldr	r2, [pc, #224]	@ (800650c <TIM_Base_SetConfig+0xfc>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d00f      	beq.n	8006450 <TIM_Base_SetConfig+0x40>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006436:	d00b      	beq.n	8006450 <TIM_Base_SetConfig+0x40>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a35      	ldr	r2, [pc, #212]	@ (8006510 <TIM_Base_SetConfig+0x100>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d007      	beq.n	8006450 <TIM_Base_SetConfig+0x40>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a34      	ldr	r2, [pc, #208]	@ (8006514 <TIM_Base_SetConfig+0x104>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d003      	beq.n	8006450 <TIM_Base_SetConfig+0x40>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a33      	ldr	r2, [pc, #204]	@ (8006518 <TIM_Base_SetConfig+0x108>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d108      	bne.n	8006462 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006456:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	4313      	orrs	r3, r2
 8006460:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a28      	ldr	r2, [pc, #160]	@ (8006508 <TIM_Base_SetConfig+0xf8>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d013      	beq.n	8006492 <TIM_Base_SetConfig+0x82>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a27      	ldr	r2, [pc, #156]	@ (800650c <TIM_Base_SetConfig+0xfc>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d00f      	beq.n	8006492 <TIM_Base_SetConfig+0x82>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006478:	d00b      	beq.n	8006492 <TIM_Base_SetConfig+0x82>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a24      	ldr	r2, [pc, #144]	@ (8006510 <TIM_Base_SetConfig+0x100>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d007      	beq.n	8006492 <TIM_Base_SetConfig+0x82>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a23      	ldr	r2, [pc, #140]	@ (8006514 <TIM_Base_SetConfig+0x104>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d003      	beq.n	8006492 <TIM_Base_SetConfig+0x82>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a22      	ldr	r2, [pc, #136]	@ (8006518 <TIM_Base_SetConfig+0x108>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d108      	bne.n	80064a4 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006498:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	695b      	ldr	r3, [r3, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	689a      	ldr	r2, [r3, #8]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a0f      	ldr	r2, [pc, #60]	@ (8006508 <TIM_Base_SetConfig+0xf8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d003      	beq.n	80064d8 <TIM_Base_SetConfig+0xc8>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	4a0e      	ldr	r2, [pc, #56]	@ (800650c <TIM_Base_SetConfig+0xfc>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d103      	bne.n	80064e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	691a      	ldr	r2, [r3, #16]
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d005      	beq.n	80064fe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	f023 0201 	bic.w	r2, r3, #1
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	611a      	str	r2, [r3, #16]
  }
}
 80064fe:	bf00      	nop
 8006500:	3714      	adds	r7, #20
 8006502:	46bd      	mov	sp, r7
 8006504:	bc80      	pop	{r7}
 8006506:	4770      	bx	lr
 8006508:	40012c00 	.word	0x40012c00
 800650c:	40013400 	.word	0x40013400
 8006510:	40000400 	.word	0x40000400
 8006514:	40000800 	.word	0x40000800
 8006518:	40000c00 	.word	0x40000c00

0800651c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800651c:	b480      	push	{r7}
 800651e:	b087      	sub	sp, #28
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6a1b      	ldr	r3, [r3, #32]
 8006530:	f023 0201 	bic.w	r2, r3, #1
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800654a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	f023 0303 	bic.w	r3, r3, #3
 8006552:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f023 0302 	bic.w	r3, r3, #2
 8006564:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	697a      	ldr	r2, [r7, #20]
 800656c:	4313      	orrs	r3, r2
 800656e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a20      	ldr	r2, [pc, #128]	@ (80065f4 <TIM_OC1_SetConfig+0xd8>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d003      	beq.n	8006580 <TIM_OC1_SetConfig+0x64>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	4a1f      	ldr	r2, [pc, #124]	@ (80065f8 <TIM_OC1_SetConfig+0xdc>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d10c      	bne.n	800659a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	f023 0308 	bic.w	r3, r3, #8
 8006586:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	68db      	ldr	r3, [r3, #12]
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	4313      	orrs	r3, r2
 8006590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	f023 0304 	bic.w	r3, r3, #4
 8006598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a15      	ldr	r2, [pc, #84]	@ (80065f4 <TIM_OC1_SetConfig+0xd8>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d003      	beq.n	80065aa <TIM_OC1_SetConfig+0x8e>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a14      	ldr	r2, [pc, #80]	@ (80065f8 <TIM_OC1_SetConfig+0xdc>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d111      	bne.n	80065ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	695b      	ldr	r3, [r3, #20]
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	697a      	ldr	r2, [r7, #20]
 80065e6:	621a      	str	r2, [r3, #32]
}
 80065e8:	bf00      	nop
 80065ea:	371c      	adds	r7, #28
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bc80      	pop	{r7}
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	40012c00 	.word	0x40012c00
 80065f8:	40013400 	.word	0x40013400

080065fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	f023 0210 	bic.w	r2, r3, #16
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800662a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006632:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	021b      	lsls	r3, r3, #8
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	4313      	orrs	r3, r2
 800663e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	f023 0320 	bic.w	r3, r3, #32
 8006646:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	011b      	lsls	r3, r3, #4
 800664e:	697a      	ldr	r2, [r7, #20]
 8006650:	4313      	orrs	r3, r2
 8006652:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	4a21      	ldr	r2, [pc, #132]	@ (80066dc <TIM_OC2_SetConfig+0xe0>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d003      	beq.n	8006664 <TIM_OC2_SetConfig+0x68>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a20      	ldr	r2, [pc, #128]	@ (80066e0 <TIM_OC2_SetConfig+0xe4>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d10d      	bne.n	8006680 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800666a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	011b      	lsls	r3, r3, #4
 8006672:	697a      	ldr	r2, [r7, #20]
 8006674:	4313      	orrs	r3, r2
 8006676:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800667e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a16      	ldr	r2, [pc, #88]	@ (80066dc <TIM_OC2_SetConfig+0xe0>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d003      	beq.n	8006690 <TIM_OC2_SetConfig+0x94>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a15      	ldr	r2, [pc, #84]	@ (80066e0 <TIM_OC2_SetConfig+0xe4>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d113      	bne.n	80066b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006696:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800669e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	695b      	ldr	r3, [r3, #20]
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	693a      	ldr	r2, [r7, #16]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	693a      	ldr	r2, [r7, #16]
 80066bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	685a      	ldr	r2, [r3, #4]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	621a      	str	r2, [r3, #32]
}
 80066d2:	bf00      	nop
 80066d4:	371c      	adds	r7, #28
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bc80      	pop	{r7}
 80066da:	4770      	bx	lr
 80066dc:	40012c00 	.word	0x40012c00
 80066e0:	40013400 	.word	0x40013400

080066e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b087      	sub	sp, #28
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6a1b      	ldr	r3, [r3, #32]
 80066f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	69db      	ldr	r3, [r3, #28]
 800670a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f023 0303 	bic.w	r3, r3, #3
 800671a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	4313      	orrs	r3, r2
 8006724:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800672c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	021b      	lsls	r3, r3, #8
 8006734:	697a      	ldr	r2, [r7, #20]
 8006736:	4313      	orrs	r3, r2
 8006738:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a21      	ldr	r2, [pc, #132]	@ (80067c4 <TIM_OC3_SetConfig+0xe0>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d003      	beq.n	800674a <TIM_OC3_SetConfig+0x66>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a20      	ldr	r2, [pc, #128]	@ (80067c8 <TIM_OC3_SetConfig+0xe4>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d10d      	bne.n	8006766 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006750:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	021b      	lsls	r3, r3, #8
 8006758:	697a      	ldr	r2, [r7, #20]
 800675a:	4313      	orrs	r3, r2
 800675c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006764:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	4a16      	ldr	r2, [pc, #88]	@ (80067c4 <TIM_OC3_SetConfig+0xe0>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d003      	beq.n	8006776 <TIM_OC3_SetConfig+0x92>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	4a15      	ldr	r2, [pc, #84]	@ (80067c8 <TIM_OC3_SetConfig+0xe4>)
 8006772:	4293      	cmp	r3, r2
 8006774:	d113      	bne.n	800679e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800677c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006784:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	011b      	lsls	r3, r3, #4
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	4313      	orrs	r3, r2
 8006790:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	011b      	lsls	r3, r3, #4
 8006798:	693a      	ldr	r2, [r7, #16]
 800679a:	4313      	orrs	r3, r2
 800679c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	693a      	ldr	r2, [r7, #16]
 80067a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	68fa      	ldr	r2, [r7, #12]
 80067a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	685a      	ldr	r2, [r3, #4]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	621a      	str	r2, [r3, #32]
}
 80067b8:	bf00      	nop
 80067ba:	371c      	adds	r7, #28
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	40012c00 	.word	0x40012c00
 80067c8:	40013400 	.word	0x40013400

080067cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6a1b      	ldr	r3, [r3, #32]
 80067e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006802:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	021b      	lsls	r3, r3, #8
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	4313      	orrs	r3, r2
 800680e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006816:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	031b      	lsls	r3, r3, #12
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	4313      	orrs	r3, r2
 8006822:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	4a11      	ldr	r2, [pc, #68]	@ (800686c <TIM_OC4_SetConfig+0xa0>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d003      	beq.n	8006834 <TIM_OC4_SetConfig+0x68>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a10      	ldr	r2, [pc, #64]	@ (8006870 <TIM_OC4_SetConfig+0xa4>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d109      	bne.n	8006848 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800683a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	019b      	lsls	r3, r3, #6
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	4313      	orrs	r3, r2
 8006846:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	621a      	str	r2, [r3, #32]
}
 8006862:	bf00      	nop
 8006864:	371c      	adds	r7, #28
 8006866:	46bd      	mov	sp, r7
 8006868:	bc80      	pop	{r7}
 800686a:	4770      	bx	lr
 800686c:	40012c00 	.word	0x40012c00
 8006870:	40013400 	.word	0x40013400

08006874 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006874:	b480      	push	{r7}
 8006876:	b087      	sub	sp, #28
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a1b      	ldr	r3, [r3, #32]
 800688c:	f023 0201 	bic.w	r2, r3, #1
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	4a23      	ldr	r2, [pc, #140]	@ (800692c <TIM_TI1_SetConfig+0xb8>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d013      	beq.n	80068ca <TIM_TI1_SetConfig+0x56>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4a22      	ldr	r2, [pc, #136]	@ (8006930 <TIM_TI1_SetConfig+0xbc>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d00f      	beq.n	80068ca <TIM_TI1_SetConfig+0x56>
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068b0:	d00b      	beq.n	80068ca <TIM_TI1_SetConfig+0x56>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	4a1f      	ldr	r2, [pc, #124]	@ (8006934 <TIM_TI1_SetConfig+0xc0>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d007      	beq.n	80068ca <TIM_TI1_SetConfig+0x56>
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006938 <TIM_TI1_SetConfig+0xc4>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d003      	beq.n	80068ca <TIM_TI1_SetConfig+0x56>
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	4a1d      	ldr	r2, [pc, #116]	@ (800693c <TIM_TI1_SetConfig+0xc8>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d101      	bne.n	80068ce <TIM_TI1_SetConfig+0x5a>
 80068ca:	2301      	movs	r3, #1
 80068cc:	e000      	b.n	80068d0 <TIM_TI1_SetConfig+0x5c>
 80068ce:	2300      	movs	r3, #0
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d008      	beq.n	80068e6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	f023 0303 	bic.w	r3, r3, #3
 80068da:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	617b      	str	r3, [r7, #20]
 80068e4:	e003      	b.n	80068ee <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	f043 0301 	orr.w	r3, r3, #1
 80068ec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	011b      	lsls	r3, r3, #4
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	697a      	ldr	r2, [r7, #20]
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f023 030a 	bic.w	r3, r3, #10
 8006908:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	f003 030a 	and.w	r3, r3, #10
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	4313      	orrs	r3, r2
 8006914:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	697a      	ldr	r2, [r7, #20]
 800691a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	693a      	ldr	r2, [r7, #16]
 8006920:	621a      	str	r2, [r3, #32]
}
 8006922:	bf00      	nop
 8006924:	371c      	adds	r7, #28
 8006926:	46bd      	mov	sp, r7
 8006928:	bc80      	pop	{r7}
 800692a:	4770      	bx	lr
 800692c:	40012c00 	.word	0x40012c00
 8006930:	40013400 	.word	0x40013400
 8006934:	40000400 	.word	0x40000400
 8006938:	40000800 	.word	0x40000800
 800693c:	40000c00 	.word	0x40000c00

08006940 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006940:	b480      	push	{r7}
 8006942:	b087      	sub	sp, #28
 8006944:	af00      	add	r7, sp, #0
 8006946:	60f8      	str	r0, [r7, #12]
 8006948:	60b9      	str	r1, [r7, #8]
 800694a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6a1b      	ldr	r3, [r3, #32]
 8006956:	f023 0201 	bic.w	r2, r3, #1
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	699b      	ldr	r3, [r3, #24]
 8006962:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800696a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	011b      	lsls	r3, r3, #4
 8006970:	693a      	ldr	r2, [r7, #16]
 8006972:	4313      	orrs	r3, r2
 8006974:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	f023 030a 	bic.w	r3, r3, #10
 800697c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	4313      	orrs	r3, r2
 8006984:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	693a      	ldr	r2, [r7, #16]
 800698a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	697a      	ldr	r2, [r7, #20]
 8006990:	621a      	str	r2, [r3, #32]
}
 8006992:	bf00      	nop
 8006994:	371c      	adds	r7, #28
 8006996:	46bd      	mov	sp, r7
 8006998:	bc80      	pop	{r7}
 800699a:	4770      	bx	lr

0800699c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800699c:	b480      	push	{r7}
 800699e:	b087      	sub	sp, #28
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]
 80069a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	6a1b      	ldr	r3, [r3, #32]
 80069ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6a1b      	ldr	r3, [r3, #32]
 80069b4:	f023 0210 	bic.w	r2, r3, #16
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	021b      	lsls	r3, r3, #8
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	031b      	lsls	r3, r3, #12
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	693a      	ldr	r2, [r7, #16]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80069ee:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	011b      	lsls	r3, r3, #4
 80069f4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80069f8:	697a      	ldr	r2, [r7, #20]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	693a      	ldr	r2, [r7, #16]
 8006a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	621a      	str	r2, [r3, #32]
}
 8006a0a:	bf00      	nop
 8006a0c:	371c      	adds	r7, #28
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bc80      	pop	{r7}
 8006a12:	4770      	bx	lr

08006a14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b087      	sub	sp, #28
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
 8006a24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6a1b      	ldr	r3, [r3, #32]
 8006a2a:	f023 0210 	bic.w	r2, r3, #16
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	699b      	ldr	r3, [r3, #24]
 8006a36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	031b      	lsls	r3, r3, #12
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	011b      	lsls	r3, r3, #4
 8006a56:	697a      	ldr	r2, [r7, #20]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	621a      	str	r2, [r3, #32]
}
 8006a68:	bf00      	nop
 8006a6a:	371c      	adds	r7, #28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bc80      	pop	{r7}
 8006a70:	4770      	bx	lr

08006a72 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b087      	sub	sp, #28
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	60f8      	str	r0, [r7, #12]
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	607a      	str	r2, [r7, #4]
 8006a7e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	6a1b      	ldr	r3, [r3, #32]
 8006a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	f023 0303 	bic.w	r3, r3, #3
 8006a9e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006aa0:	693a      	ldr	r2, [r7, #16]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006aae:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	011b      	lsls	r3, r3, #4
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	693a      	ldr	r2, [r7, #16]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ac2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	021b      	lsls	r3, r3, #8
 8006ac8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	693a      	ldr	r2, [r7, #16]
 8006ad6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	697a      	ldr	r2, [r7, #20]
 8006adc:	621a      	str	r2, [r3, #32]
}
 8006ade:	bf00      	nop
 8006ae0:	371c      	adds	r7, #28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bc80      	pop	{r7}
 8006ae6:	4770      	bx	lr

08006ae8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b087      	sub	sp, #28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
 8006af4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	69db      	ldr	r3, [r3, #28]
 8006b0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b14:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	021b      	lsls	r3, r3, #8
 8006b1a:	693a      	ldr	r2, [r7, #16]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b26:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	031b      	lsls	r3, r3, #12
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	693a      	ldr	r2, [r7, #16]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b3a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	031b      	lsls	r3, r3, #12
 8006b40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	693a      	ldr	r2, [r7, #16]
 8006b4e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	697a      	ldr	r2, [r7, #20]
 8006b54:	621a      	str	r2, [r3, #32]
}
 8006b56:	bf00      	nop
 8006b58:	371c      	adds	r7, #28
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bc80      	pop	{r7}
 8006b5e:	4770      	bx	lr

08006b60 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b085      	sub	sp, #20
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b76:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b78:	683a      	ldr	r2, [r7, #0]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	4313      	orrs	r3, r2
 8006b7e:	f043 0307 	orr.w	r3, r3, #7
 8006b82:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68fa      	ldr	r2, [r7, #12]
 8006b88:	609a      	str	r2, [r3, #8]
}
 8006b8a:	bf00      	nop
 8006b8c:	3714      	adds	r7, #20
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bc80      	pop	{r7}
 8006b92:	4770      	bx	lr

08006b94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	60b9      	str	r1, [r7, #8]
 8006b9e:	607a      	str	r2, [r7, #4]
 8006ba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	021a      	lsls	r2, r3, #8
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	697a      	ldr	r2, [r7, #20]
 8006bc6:	609a      	str	r2, [r3, #8]
}
 8006bc8:	bf00      	nop
 8006bca:	371c      	adds	r7, #28
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bc80      	pop	{r7}
 8006bd0:	4770      	bx	lr

08006bd2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	b087      	sub	sp, #28
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	60f8      	str	r0, [r7, #12]
 8006bda:	60b9      	str	r1, [r7, #8]
 8006bdc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	f003 031f 	and.w	r3, r3, #31
 8006be4:	2201      	movs	r2, #1
 8006be6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bea:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a1a      	ldr	r2, [r3, #32]
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	43db      	mvns	r3, r3
 8006bf4:	401a      	ands	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6a1a      	ldr	r2, [r3, #32]
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	f003 031f 	and.w	r3, r3, #31
 8006c04:	6879      	ldr	r1, [r7, #4]
 8006c06:	fa01 f303 	lsl.w	r3, r1, r3
 8006c0a:	431a      	orrs	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	621a      	str	r2, [r3, #32]
}
 8006c10:	bf00      	nop
 8006c12:	371c      	adds	r7, #28
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bc80      	pop	{r7}
 8006c18:	4770      	bx	lr
	...

08006c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d101      	bne.n	8006c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c30:	2302      	movs	r3, #2
 8006c32:	e050      	b.n	8006cd6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2202      	movs	r2, #2
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68fa      	ldr	r2, [r7, #12]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68fa      	ldr	r2, [r7, #12]
 8006c6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a1b      	ldr	r2, [pc, #108]	@ (8006ce0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d018      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a19      	ldr	r2, [pc, #100]	@ (8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d013      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c8a:	d00e      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a15      	ldr	r2, [pc, #84]	@ (8006ce8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d009      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a14      	ldr	r2, [pc, #80]	@ (8006cec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d004      	beq.n	8006caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a12      	ldr	r2, [pc, #72]	@ (8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d10c      	bne.n	8006cc4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	68ba      	ldr	r2, [r7, #8]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68ba      	ldr	r2, [r7, #8]
 8006cc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3714      	adds	r7, #20
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bc80      	pop	{r7}
 8006cde:	4770      	bx	lr
 8006ce0:	40012c00 	.word	0x40012c00
 8006ce4:	40013400 	.word	0x40013400
 8006ce8:	40000400 	.word	0x40000400
 8006cec:	40000800 	.word	0x40000800
 8006cf0:	40000c00 	.word	0x40000c00

08006cf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bc80      	pop	{r7}
 8006d04:	4770      	bx	lr

08006d06 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d06:	b480      	push	{r7}
 8006d08:	b083      	sub	sp, #12
 8006d0a:	af00      	add	r7, sp, #0
 8006d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d0e:	bf00      	nop
 8006d10:	370c      	adds	r7, #12
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bc80      	pop	{r7}
 8006d16:	4770      	bx	lr

08006d18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b082      	sub	sp, #8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e042      	b.n	8006db0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d106      	bne.n	8006d44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7fb febe 	bl	8002ac0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2224      	movs	r2, #36	@ 0x24
 8006d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 fc7f 	bl	8007660 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	691a      	ldr	r2, [r3, #16]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	695a      	ldr	r2, [r3, #20]
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68da      	ldr	r2, [r3, #12]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006dae:	2300      	movs	r3, #0
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3708      	adds	r7, #8
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}

08006db8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b0ba      	sub	sp, #232	@ 0xe8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006dde:	2300      	movs	r3, #0
 8006de0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dee:	f003 030f 	and.w	r3, r3, #15
 8006df2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006df6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10f      	bne.n	8006e1e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e02:	f003 0320 	and.w	r3, r3, #32
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d009      	beq.n	8006e1e <HAL_UART_IRQHandler+0x66>
 8006e0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e0e:	f003 0320 	and.w	r3, r3, #32
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d003      	beq.n	8006e1e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 fb63 	bl	80074e2 <UART_Receive_IT>
      return;
 8006e1c:	e25b      	b.n	80072d6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f000 80de 	beq.w	8006fe4 <HAL_UART_IRQHandler+0x22c>
 8006e28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d106      	bne.n	8006e42 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e38:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f000 80d1 	beq.w	8006fe4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e46:	f003 0301 	and.w	r3, r3, #1
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d00b      	beq.n	8006e66 <HAL_UART_IRQHandler+0xae>
 8006e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d005      	beq.n	8006e66 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e5e:	f043 0201 	orr.w	r2, r3, #1
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e6a:	f003 0304 	and.w	r3, r3, #4
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00b      	beq.n	8006e8a <HAL_UART_IRQHandler+0xd2>
 8006e72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d005      	beq.n	8006e8a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e82:	f043 0202 	orr.w	r2, r3, #2
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e8e:	f003 0302 	and.w	r3, r3, #2
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d00b      	beq.n	8006eae <HAL_UART_IRQHandler+0xf6>
 8006e96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d005      	beq.n	8006eae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea6:	f043 0204 	orr.w	r2, r3, #4
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb2:	f003 0308 	and.w	r3, r3, #8
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d011      	beq.n	8006ede <HAL_UART_IRQHandler+0x126>
 8006eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ebe:	f003 0320 	and.w	r3, r3, #32
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d105      	bne.n	8006ed2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eca:	f003 0301 	and.w	r3, r3, #1
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d005      	beq.n	8006ede <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed6:	f043 0208 	orr.w	r2, r3, #8
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	f000 81f2 	beq.w	80072cc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eec:	f003 0320 	and.w	r3, r3, #32
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d008      	beq.n	8006f06 <HAL_UART_IRQHandler+0x14e>
 8006ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ef8:	f003 0320 	and.w	r3, r3, #32
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d002      	beq.n	8006f06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 faee 	bl	80074e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	695b      	ldr	r3, [r3, #20]
 8006f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	bf14      	ite	ne
 8006f14:	2301      	movne	r3, #1
 8006f16:	2300      	moveq	r3, #0
 8006f18:	b2db      	uxtb	r3, r3
 8006f1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f22:	f003 0308 	and.w	r3, r3, #8
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d103      	bne.n	8006f32 <HAL_UART_IRQHandler+0x17a>
 8006f2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d04f      	beq.n	8006fd2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 f9f8 	bl	8007328 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	695b      	ldr	r3, [r3, #20]
 8006f3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d041      	beq.n	8006fca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	3314      	adds	r3, #20
 8006f4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f54:	e853 3f00 	ldrex	r3, [r3]
 8006f58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006f5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	3314      	adds	r3, #20
 8006f6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006f72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006f76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006f7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006f82:	e841 2300 	strex	r3, r2, [r1]
 8006f86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1d9      	bne.n	8006f46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d013      	beq.n	8006fc2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f9e:	4a7e      	ldr	r2, [pc, #504]	@ (8007198 <HAL_UART_IRQHandler+0x3e0>)
 8006fa0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fc f89a 	bl	80030e0 <HAL_DMA_Abort_IT>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d016      	beq.n	8006fe0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006fbc:	4610      	mov	r0, r2
 8006fbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc0:	e00e      	b.n	8006fe0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 f99c 	bl	8007300 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc8:	e00a      	b.n	8006fe0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f998 	bl	8007300 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fd0:	e006      	b.n	8006fe0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f994 	bl	8007300 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006fde:	e175      	b.n	80072cc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe0:	bf00      	nop
    return;
 8006fe2:	e173      	b.n	80072cc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	f040 814f 	bne.w	800728c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006fee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ff2:	f003 0310 	and.w	r3, r3, #16
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 8148 	beq.w	800728c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007000:	f003 0310 	and.w	r3, r3, #16
 8007004:	2b00      	cmp	r3, #0
 8007006:	f000 8141 	beq.w	800728c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800700a:	2300      	movs	r3, #0
 800700c:	60bb      	str	r3, [r7, #8]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	60bb      	str	r3, [r7, #8]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	60bb      	str	r3, [r7, #8]
 800701e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	695b      	ldr	r3, [r3, #20]
 8007026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702a:	2b00      	cmp	r3, #0
 800702c:	f000 80b6 	beq.w	800719c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800703c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007040:	2b00      	cmp	r3, #0
 8007042:	f000 8145 	beq.w	80072d0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800704a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800704e:	429a      	cmp	r2, r3
 8007050:	f080 813e 	bcs.w	80072d0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800705a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007060:	699b      	ldr	r3, [r3, #24]
 8007062:	2b20      	cmp	r3, #32
 8007064:	f000 8088 	beq.w	8007178 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	330c      	adds	r3, #12
 800706e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007072:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007076:	e853 3f00 	ldrex	r3, [r3]
 800707a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800707e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007082:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007086:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	330c      	adds	r3, #12
 8007090:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007094:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007098:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80070a0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80070a4:	e841 2300 	strex	r3, r2, [r1]
 80070a8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80070ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d1d9      	bne.n	8007068 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	3314      	adds	r3, #20
 80070ba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070be:	e853 3f00 	ldrex	r3, [r3]
 80070c2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80070c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80070c6:	f023 0301 	bic.w	r3, r3, #1
 80070ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3314      	adds	r3, #20
 80070d4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80070d8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80070dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070de:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80070e0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80070e4:	e841 2300 	strex	r3, r2, [r1]
 80070e8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80070ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1e1      	bne.n	80070b4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3314      	adds	r3, #20
 80070f6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070fa:	e853 3f00 	ldrex	r3, [r3]
 80070fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007100:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007102:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007106:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	3314      	adds	r3, #20
 8007110:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007114:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007116:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007118:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800711a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800711c:	e841 2300 	strex	r3, r2, [r1]
 8007120:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007122:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007124:	2b00      	cmp	r3, #0
 8007126:	d1e3      	bne.n	80070f0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2220      	movs	r2, #32
 800712c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	330c      	adds	r3, #12
 800713c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007140:	e853 3f00 	ldrex	r3, [r3]
 8007144:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007146:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007148:	f023 0310 	bic.w	r3, r3, #16
 800714c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	330c      	adds	r3, #12
 8007156:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800715a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800715c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800715e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007160:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007162:	e841 2300 	strex	r3, r2, [r1]
 8007166:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007168:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1e3      	bne.n	8007136 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007172:	4618      	mov	r0, r3
 8007174:	f7fb ff79 	bl	800306a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2202      	movs	r2, #2
 800717c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007186:	b29b      	uxth	r3, r3
 8007188:	1ad3      	subs	r3, r2, r3
 800718a:	b29b      	uxth	r3, r3
 800718c:	4619      	mov	r1, r3
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f8bf 	bl	8007312 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007194:	e09c      	b.n	80072d0 <HAL_UART_IRQHandler+0x518>
 8007196:	bf00      	nop
 8007198:	080073ed 	.word	0x080073ed
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 808e 	beq.w	80072d4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80071b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 8089 	beq.w	80072d4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	330c      	adds	r3, #12
 80071c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071cc:	e853 3f00 	ldrex	r3, [r3]
 80071d0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	330c      	adds	r3, #12
 80071e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80071e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80071e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071ee:	e841 2300 	strex	r3, r2, [r1]
 80071f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1e3      	bne.n	80071c2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	3314      	adds	r3, #20
 8007200:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007204:	e853 3f00 	ldrex	r3, [r3]
 8007208:	623b      	str	r3, [r7, #32]
   return(result);
 800720a:	6a3b      	ldr	r3, [r7, #32]
 800720c:	f023 0301 	bic.w	r3, r3, #1
 8007210:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	3314      	adds	r3, #20
 800721a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800721e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007220:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007222:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007224:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007226:	e841 2300 	strex	r3, r2, [r1]
 800722a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800722c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1e3      	bne.n	80071fa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2220      	movs	r2, #32
 8007236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	330c      	adds	r3, #12
 8007246:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	e853 3f00 	ldrex	r3, [r3]
 800724e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f023 0310 	bic.w	r3, r3, #16
 8007256:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	330c      	adds	r3, #12
 8007260:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007264:	61fa      	str	r2, [r7, #28]
 8007266:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007268:	69b9      	ldr	r1, [r7, #24]
 800726a:	69fa      	ldr	r2, [r7, #28]
 800726c:	e841 2300 	strex	r3, r2, [r1]
 8007270:	617b      	str	r3, [r7, #20]
   return(result);
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1e3      	bne.n	8007240 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800727e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007282:	4619      	mov	r1, r3
 8007284:	6878      	ldr	r0, [r7, #4]
 8007286:	f000 f844 	bl	8007312 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800728a:	e023      	b.n	80072d4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800728c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007294:	2b00      	cmp	r3, #0
 8007296:	d009      	beq.n	80072ac <HAL_UART_IRQHandler+0x4f4>
 8007298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d003      	beq.n	80072ac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f8b5 	bl	8007414 <UART_Transmit_IT>
    return;
 80072aa:	e014      	b.n	80072d6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00e      	beq.n	80072d6 <HAL_UART_IRQHandler+0x51e>
 80072b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d008      	beq.n	80072d6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 f8f4 	bl	80074b2 <UART_EndTransmit_IT>
    return;
 80072ca:	e004      	b.n	80072d6 <HAL_UART_IRQHandler+0x51e>
    return;
 80072cc:	bf00      	nop
 80072ce:	e002      	b.n	80072d6 <HAL_UART_IRQHandler+0x51e>
      return;
 80072d0:	bf00      	nop
 80072d2:	e000      	b.n	80072d6 <HAL_UART_IRQHandler+0x51e>
      return;
 80072d4:	bf00      	nop
  }
}
 80072d6:	37e8      	adds	r7, #232	@ 0xe8
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}

080072dc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80072e4:	bf00      	nop
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr

080072ee <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80072ee:	b480      	push	{r7}
 80072f0:	b083      	sub	sp, #12
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80072f6:	bf00      	nop
 80072f8:	370c      	adds	r7, #12
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bc80      	pop	{r7}
 80072fe:	4770      	bx	lr

08007300 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007308:	bf00      	nop
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	bc80      	pop	{r7}
 8007310:	4770      	bx	lr

08007312 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007312:	b480      	push	{r7}
 8007314:	b083      	sub	sp, #12
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
 800731a:	460b      	mov	r3, r1
 800731c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800731e:	bf00      	nop
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	bc80      	pop	{r7}
 8007326:	4770      	bx	lr

08007328 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007328:	b480      	push	{r7}
 800732a:	b095      	sub	sp, #84	@ 0x54
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	330c      	adds	r3, #12
 8007336:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007342:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	330c      	adds	r3, #12
 800734e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007350:	643a      	str	r2, [r7, #64]	@ 0x40
 8007352:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007356:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007358:	e841 2300 	strex	r3, r2, [r1]
 800735c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800735e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e5      	bne.n	8007330 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	3314      	adds	r3, #20
 800736a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736c:	6a3b      	ldr	r3, [r7, #32]
 800736e:	e853 3f00 	ldrex	r3, [r3]
 8007372:	61fb      	str	r3, [r7, #28]
   return(result);
 8007374:	69fb      	ldr	r3, [r7, #28]
 8007376:	f023 0301 	bic.w	r3, r3, #1
 800737a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	3314      	adds	r3, #20
 8007382:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007384:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007386:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007388:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800738a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800738c:	e841 2300 	strex	r3, r2, [r1]
 8007390:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1e5      	bne.n	8007364 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800739c:	2b01      	cmp	r3, #1
 800739e:	d119      	bne.n	80073d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	330c      	adds	r3, #12
 80073a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	e853 3f00 	ldrex	r3, [r3]
 80073ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	f023 0310 	bic.w	r3, r3, #16
 80073b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	330c      	adds	r3, #12
 80073be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073c0:	61ba      	str	r2, [r7, #24]
 80073c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c4:	6979      	ldr	r1, [r7, #20]
 80073c6:	69ba      	ldr	r2, [r7, #24]
 80073c8:	e841 2300 	strex	r3, r2, [r1]
 80073cc:	613b      	str	r3, [r7, #16]
   return(result);
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d1e5      	bne.n	80073a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2220      	movs	r2, #32
 80073d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80073e2:	bf00      	nop
 80073e4:	3754      	adds	r7, #84	@ 0x54
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bc80      	pop	{r7}
 80073ea:	4770      	bx	lr

080073ec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b084      	sub	sp, #16
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2200      	movs	r2, #0
 80073fe:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2200      	movs	r2, #0
 8007404:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007406:	68f8      	ldr	r0, [r7, #12]
 8007408:	f7ff ff7a 	bl	8007300 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800740c:	bf00      	nop
 800740e:	3710      	adds	r7, #16
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007414:	b480      	push	{r7}
 8007416:	b085      	sub	sp, #20
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007422:	b2db      	uxtb	r3, r3
 8007424:	2b21      	cmp	r3, #33	@ 0x21
 8007426:	d13e      	bne.n	80074a6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007430:	d114      	bne.n	800745c <UART_Transmit_IT+0x48>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d110      	bne.n	800745c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a1b      	ldr	r3, [r3, #32]
 800743e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	881b      	ldrh	r3, [r3, #0]
 8007444:	461a      	mov	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800744e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6a1b      	ldr	r3, [r3, #32]
 8007454:	1c9a      	adds	r2, r3, #2
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	621a      	str	r2, [r3, #32]
 800745a:	e008      	b.n	800746e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6a1b      	ldr	r3, [r3, #32]
 8007460:	1c59      	adds	r1, r3, #1
 8007462:	687a      	ldr	r2, [r7, #4]
 8007464:	6211      	str	r1, [r2, #32]
 8007466:	781a      	ldrb	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007472:	b29b      	uxth	r3, r3
 8007474:	3b01      	subs	r3, #1
 8007476:	b29b      	uxth	r3, r3
 8007478:	687a      	ldr	r2, [r7, #4]
 800747a:	4619      	mov	r1, r3
 800747c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10f      	bne.n	80074a2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68da      	ldr	r2, [r3, #12]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007490:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68da      	ldr	r2, [r3, #12]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80074a2:	2300      	movs	r3, #0
 80074a4:	e000      	b.n	80074a8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80074a6:	2302      	movs	r3, #2
  }
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bc80      	pop	{r7}
 80074b0:	4770      	bx	lr

080074b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b082      	sub	sp, #8
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80074c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2220      	movs	r2, #32
 80074ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7ff ff02 	bl	80072dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3708      	adds	r7, #8
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}

080074e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b08c      	sub	sp, #48	@ 0x30
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	2b22      	cmp	r3, #34	@ 0x22
 80074f4:	f040 80ae 	bne.w	8007654 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	689b      	ldr	r3, [r3, #8]
 80074fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007500:	d117      	bne.n	8007532 <UART_Receive_IT+0x50>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d113      	bne.n	8007532 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800750a:	2300      	movs	r3, #0
 800750c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007512:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	b29b      	uxth	r3, r3
 800751c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007520:	b29a      	uxth	r2, r3
 8007522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007524:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800752a:	1c9a      	adds	r2, r3, #2
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007530:	e026      	b.n	8007580 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007536:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007538:	2300      	movs	r3, #0
 800753a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007544:	d007      	beq.n	8007556 <UART_Receive_IT+0x74>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10a      	bne.n	8007564 <UART_Receive_IT+0x82>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d106      	bne.n	8007564 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	b2da      	uxtb	r2, r3
 800755e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007560:	701a      	strb	r2, [r3, #0]
 8007562:	e008      	b.n	8007576 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	b2db      	uxtb	r3, r3
 800756c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007570:	b2da      	uxtb	r2, r3
 8007572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007574:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800757a:	1c5a      	adds	r2, r3, #1
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007584:	b29b      	uxth	r3, r3
 8007586:	3b01      	subs	r3, #1
 8007588:	b29b      	uxth	r3, r3
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	4619      	mov	r1, r3
 800758e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007590:	2b00      	cmp	r3, #0
 8007592:	d15d      	bne.n	8007650 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68da      	ldr	r2, [r3, #12]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f022 0220 	bic.w	r2, r2, #32
 80075a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	68da      	ldr	r2, [r3, #12]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80075b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	695a      	ldr	r2, [r3, #20]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f022 0201 	bic.w	r2, r2, #1
 80075c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2220      	movs	r2, #32
 80075c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2200      	movs	r2, #0
 80075d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d135      	bne.n	8007646 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	330c      	adds	r3, #12
 80075e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	e853 3f00 	ldrex	r3, [r3]
 80075ee:	613b      	str	r3, [r7, #16]
   return(result);
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	f023 0310 	bic.w	r3, r3, #16
 80075f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	330c      	adds	r3, #12
 80075fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007600:	623a      	str	r2, [r7, #32]
 8007602:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007604:	69f9      	ldr	r1, [r7, #28]
 8007606:	6a3a      	ldr	r2, [r7, #32]
 8007608:	e841 2300 	strex	r3, r2, [r1]
 800760c:	61bb      	str	r3, [r7, #24]
   return(result);
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d1e5      	bne.n	80075e0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0310 	and.w	r3, r3, #16
 800761e:	2b10      	cmp	r3, #16
 8007620:	d10a      	bne.n	8007638 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	60fb      	str	r3, [r7, #12]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800763c:	4619      	mov	r1, r3
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f7ff fe67 	bl	8007312 <HAL_UARTEx_RxEventCallback>
 8007644:	e002      	b.n	800764c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7ff fe51 	bl	80072ee <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800764c:	2300      	movs	r3, #0
 800764e:	e002      	b.n	8007656 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007650:	2300      	movs	r3, #0
 8007652:	e000      	b.n	8007656 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007654:	2302      	movs	r3, #2
  }
}
 8007656:	4618      	mov	r0, r3
 8007658:	3730      	adds	r7, #48	@ 0x30
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
	...

08007660 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	68da      	ldr	r2, [r3, #12]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	430a      	orrs	r2, r1
 800767c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	689a      	ldr	r2, [r3, #8]
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	431a      	orrs	r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	695b      	ldr	r3, [r3, #20]
 800768c:	4313      	orrs	r3, r2
 800768e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800769a:	f023 030c 	bic.w	r3, r3, #12
 800769e:	687a      	ldr	r2, [r7, #4]
 80076a0:	6812      	ldr	r2, [r2, #0]
 80076a2:	68b9      	ldr	r1, [r7, #8]
 80076a4:	430b      	orrs	r3, r1
 80076a6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	695b      	ldr	r3, [r3, #20]
 80076ae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	699a      	ldr	r2, [r3, #24]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	430a      	orrs	r2, r1
 80076bc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007774 <UART_SetConfig+0x114>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d103      	bne.n	80076d0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80076c8:	f7fd ff56 	bl	8005578 <HAL_RCC_GetPCLK2Freq>
 80076cc:	60f8      	str	r0, [r7, #12]
 80076ce:	e002      	b.n	80076d6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80076d0:	f7fd ff3e 	bl	8005550 <HAL_RCC_GetPCLK1Freq>
 80076d4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80076d6:	68fa      	ldr	r2, [r7, #12]
 80076d8:	4613      	mov	r3, r2
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	009a      	lsls	r2, r3, #2
 80076e0:	441a      	add	r2, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80076ec:	4a22      	ldr	r2, [pc, #136]	@ (8007778 <UART_SetConfig+0x118>)
 80076ee:	fba2 2303 	umull	r2, r3, r2, r3
 80076f2:	095b      	lsrs	r3, r3, #5
 80076f4:	0119      	lsls	r1, r3, #4
 80076f6:	68fa      	ldr	r2, [r7, #12]
 80076f8:	4613      	mov	r3, r2
 80076fa:	009b      	lsls	r3, r3, #2
 80076fc:	4413      	add	r3, r2
 80076fe:	009a      	lsls	r2, r3, #2
 8007700:	441a      	add	r2, r3
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	fbb2 f2f3 	udiv	r2, r2, r3
 800770c:	4b1a      	ldr	r3, [pc, #104]	@ (8007778 <UART_SetConfig+0x118>)
 800770e:	fba3 0302 	umull	r0, r3, r3, r2
 8007712:	095b      	lsrs	r3, r3, #5
 8007714:	2064      	movs	r0, #100	@ 0x64
 8007716:	fb00 f303 	mul.w	r3, r0, r3
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	011b      	lsls	r3, r3, #4
 800771e:	3332      	adds	r3, #50	@ 0x32
 8007720:	4a15      	ldr	r2, [pc, #84]	@ (8007778 <UART_SetConfig+0x118>)
 8007722:	fba2 2303 	umull	r2, r3, r2, r3
 8007726:	095b      	lsrs	r3, r3, #5
 8007728:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800772c:	4419      	add	r1, r3
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	4613      	mov	r3, r2
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	4413      	add	r3, r2
 8007736:	009a      	lsls	r2, r3, #2
 8007738:	441a      	add	r2, r3
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	fbb2 f2f3 	udiv	r2, r2, r3
 8007744:	4b0c      	ldr	r3, [pc, #48]	@ (8007778 <UART_SetConfig+0x118>)
 8007746:	fba3 0302 	umull	r0, r3, r3, r2
 800774a:	095b      	lsrs	r3, r3, #5
 800774c:	2064      	movs	r0, #100	@ 0x64
 800774e:	fb00 f303 	mul.w	r3, r0, r3
 8007752:	1ad3      	subs	r3, r2, r3
 8007754:	011b      	lsls	r3, r3, #4
 8007756:	3332      	adds	r3, #50	@ 0x32
 8007758:	4a07      	ldr	r2, [pc, #28]	@ (8007778 <UART_SetConfig+0x118>)
 800775a:	fba2 2303 	umull	r2, r3, r2, r3
 800775e:	095b      	lsrs	r3, r3, #5
 8007760:	f003 020f 	and.w	r2, r3, #15
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	440a      	add	r2, r1
 800776a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800776c:	bf00      	nop
 800776e:	3710      	adds	r7, #16
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}
 8007774:	40013800 	.word	0x40013800
 8007778:	51eb851f 	.word	0x51eb851f

0800777c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800777c:	b480      	push	{r7}
 800777e:	b09d      	sub	sp, #116	@ 0x74
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007786:	2300      	movs	r3, #0
 8007788:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800778c:	687a      	ldr	r2, [r7, #4]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	781b      	ldrb	r3, [r3, #0]
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	4413      	add	r3, r2
 8007796:	881b      	ldrh	r3, [r3, #0]
 8007798:	b29b      	uxth	r3, r3
 800779a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800779e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077a2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	78db      	ldrb	r3, [r3, #3]
 80077aa:	2b03      	cmp	r3, #3
 80077ac:	d81f      	bhi.n	80077ee <USB_ActivateEndpoint+0x72>
 80077ae:	a201      	add	r2, pc, #4	@ (adr r2, 80077b4 <USB_ActivateEndpoint+0x38>)
 80077b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b4:	080077c5 	.word	0x080077c5
 80077b8:	080077e1 	.word	0x080077e1
 80077bc:	080077f7 	.word	0x080077f7
 80077c0:	080077d3 	.word	0x080077d3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80077c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80077c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80077cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80077d0:	e012      	b.n	80077f8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80077d2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80077d6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80077da:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80077de:	e00b      	b.n	80077f8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80077e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80077e4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80077e8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80077ec:	e004      	b.n	80077f8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80077ee:	2301      	movs	r3, #1
 80077f0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80077f4:	e000      	b.n	80077f8 <USB_ActivateEndpoint+0x7c>
      break;
 80077f6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	781b      	ldrb	r3, [r3, #0]
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	441a      	add	r2, r3
 8007802:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007806:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800780a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800780e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007816:	b29b      	uxth	r3, r3
 8007818:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	781b      	ldrb	r3, [r3, #0]
 8007820:	009b      	lsls	r3, r3, #2
 8007822:	4413      	add	r3, r2
 8007824:	881b      	ldrh	r3, [r3, #0]
 8007826:	b29b      	uxth	r3, r3
 8007828:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800782c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007830:	b29b      	uxth	r3, r3
 8007832:	683a      	ldr	r2, [r7, #0]
 8007834:	7812      	ldrb	r2, [r2, #0]
 8007836:	4313      	orrs	r3, r2
 8007838:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800783c:	687a      	ldr	r2, [r7, #4]
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	441a      	add	r2, r3
 8007846:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800784a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800784e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007852:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007856:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800785a:	b29b      	uxth	r3, r3
 800785c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	7b1b      	ldrb	r3, [r3, #12]
 8007862:	2b00      	cmp	r3, #0
 8007864:	f040 8178 	bne.w	8007b58 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	785b      	ldrb	r3, [r3, #1]
 800786c:	2b00      	cmp	r3, #0
 800786e:	f000 8084 	beq.w	800797a <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	61bb      	str	r3, [r7, #24]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800787c:	b29b      	uxth	r3, r3
 800787e:	461a      	mov	r2, r3
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	4413      	add	r3, r2
 8007884:	61bb      	str	r3, [r7, #24]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	781b      	ldrb	r3, [r3, #0]
 800788a:	011a      	lsls	r2, r3, #4
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	4413      	add	r3, r2
 8007890:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007894:	617b      	str	r3, [r7, #20]
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	88db      	ldrh	r3, [r3, #6]
 800789a:	085b      	lsrs	r3, r3, #1
 800789c:	b29b      	uxth	r3, r3
 800789e:	005b      	lsls	r3, r3, #1
 80078a0:	b29a      	uxth	r2, r3
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80078a6:	687a      	ldr	r2, [r7, #4]
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	781b      	ldrb	r3, [r3, #0]
 80078ac:	009b      	lsls	r3, r3, #2
 80078ae:	4413      	add	r3, r2
 80078b0:	881b      	ldrh	r3, [r3, #0]
 80078b2:	827b      	strh	r3, [r7, #18]
 80078b4:	8a7b      	ldrh	r3, [r7, #18]
 80078b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d01b      	beq.n	80078f6 <USB_ActivateEndpoint+0x17a>
 80078be:	687a      	ldr	r2, [r7, #4]
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	009b      	lsls	r3, r3, #2
 80078c6:	4413      	add	r3, r2
 80078c8:	881b      	ldrh	r3, [r3, #0]
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078d4:	823b      	strh	r3, [r7, #16]
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	441a      	add	r2, r3
 80078e0:	8a3b      	ldrh	r3, [r7, #16]
 80078e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	78db      	ldrb	r3, [r3, #3]
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d020      	beq.n	8007940 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	781b      	ldrb	r3, [r3, #0]
 8007904:	009b      	lsls	r3, r3, #2
 8007906:	4413      	add	r3, r2
 8007908:	881b      	ldrh	r3, [r3, #0]
 800790a:	b29b      	uxth	r3, r3
 800790c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007910:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007914:	81bb      	strh	r3, [r7, #12]
 8007916:	89bb      	ldrh	r3, [r7, #12]
 8007918:	f083 0320 	eor.w	r3, r3, #32
 800791c:	81bb      	strh	r3, [r7, #12]
 800791e:	687a      	ldr	r2, [r7, #4]
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	009b      	lsls	r3, r3, #2
 8007926:	441a      	add	r2, r3
 8007928:	89bb      	ldrh	r3, [r7, #12]
 800792a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800792e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007932:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800793a:	b29b      	uxth	r3, r3
 800793c:	8013      	strh	r3, [r2, #0]
 800793e:	e2d5      	b.n	8007eec <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	4413      	add	r3, r2
 800794a:	881b      	ldrh	r3, [r3, #0]
 800794c:	b29b      	uxth	r3, r3
 800794e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007952:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007956:	81fb      	strh	r3, [r7, #14]
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	781b      	ldrb	r3, [r3, #0]
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	441a      	add	r2, r3
 8007962:	89fb      	ldrh	r3, [r7, #14]
 8007964:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007968:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800796c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007974:	b29b      	uxth	r3, r3
 8007976:	8013      	strh	r3, [r2, #0]
 8007978:	e2b8      	b.n	8007eec <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	633b      	str	r3, [r7, #48]	@ 0x30
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007984:	b29b      	uxth	r3, r3
 8007986:	461a      	mov	r2, r3
 8007988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798a:	4413      	add	r3, r2
 800798c:	633b      	str	r3, [r7, #48]	@ 0x30
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	011a      	lsls	r2, r3, #4
 8007994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007996:	4413      	add	r3, r2
 8007998:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800799c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	88db      	ldrh	r3, [r3, #6]
 80079a2:	085b      	lsrs	r3, r3, #1
 80079a4:	b29b      	uxth	r3, r3
 80079a6:	005b      	lsls	r3, r3, #1
 80079a8:	b29a      	uxth	r2, r3
 80079aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ac:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80079b8:	b29b      	uxth	r3, r3
 80079ba:	461a      	mov	r2, r3
 80079bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079be:	4413      	add	r3, r2
 80079c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	781b      	ldrb	r3, [r3, #0]
 80079c6:	011a      	lsls	r2, r3, #4
 80079c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079ca:	4413      	add	r3, r2
 80079cc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80079d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80079d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d4:	881b      	ldrh	r3, [r3, #0]
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80079dc:	b29a      	uxth	r2, r3
 80079de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e0:	801a      	strh	r2, [r3, #0]
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80079e8:	d91d      	bls.n	8007a26 <USB_ActivateEndpoint+0x2aa>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	095b      	lsrs	r3, r3, #5
 80079f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	f003 031f 	and.w	r3, r3, #31
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d102      	bne.n	8007a04 <USB_ActivateEndpoint+0x288>
 80079fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a00:	3b01      	subs	r3, #1
 8007a02:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a06:	881b      	ldrh	r3, [r3, #0]
 8007a08:	b29a      	uxth	r2, r3
 8007a0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	029b      	lsls	r3, r3, #10
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	4313      	orrs	r3, r2
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a1e:	b29a      	uxth	r2, r3
 8007a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a22:	801a      	strh	r2, [r3, #0]
 8007a24:	e026      	b.n	8007a74 <USB_ActivateEndpoint+0x2f8>
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	691b      	ldr	r3, [r3, #16]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d10a      	bne.n	8007a44 <USB_ActivateEndpoint+0x2c8>
 8007a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a30:	881b      	ldrh	r3, [r3, #0]
 8007a32:	b29b      	uxth	r3, r3
 8007a34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a3c:	b29a      	uxth	r2, r3
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a40:	801a      	strh	r2, [r3, #0]
 8007a42:	e017      	b.n	8007a74 <USB_ActivateEndpoint+0x2f8>
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	691b      	ldr	r3, [r3, #16]
 8007a48:	085b      	lsrs	r3, r3, #1
 8007a4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	691b      	ldr	r3, [r3, #16]
 8007a50:	f003 0301 	and.w	r3, r3, #1
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d002      	beq.n	8007a5e <USB_ActivateEndpoint+0x2e2>
 8007a58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a5a:	3301      	adds	r3, #1
 8007a5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a60:	881b      	ldrh	r3, [r3, #0]
 8007a62:	b29a      	uxth	r2, r3
 8007a64:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a66:	b29b      	uxth	r3, r3
 8007a68:	029b      	lsls	r3, r3, #10
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a72:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	781b      	ldrb	r3, [r3, #0]
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	4413      	add	r3, r2
 8007a7e:	881b      	ldrh	r3, [r3, #0]
 8007a80:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007a82:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007a84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d01b      	beq.n	8007ac4 <USB_ActivateEndpoint+0x348>
 8007a8c:	687a      	ldr	r2, [r7, #4]
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	781b      	ldrb	r3, [r3, #0]
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	4413      	add	r3, r2
 8007a96:	881b      	ldrh	r3, [r3, #0]
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007aa2:	843b      	strh	r3, [r7, #32]
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	441a      	add	r2, r3
 8007aae:	8c3b      	ldrh	r3, [r7, #32]
 8007ab0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ab4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ab8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007abc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d124      	bne.n	8007b16 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007acc:	687a      	ldr	r2, [r7, #4]
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	781b      	ldrb	r3, [r3, #0]
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	4413      	add	r3, r2
 8007ad6:	881b      	ldrh	r3, [r3, #0]
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ae2:	83bb      	strh	r3, [r7, #28]
 8007ae4:	8bbb      	ldrh	r3, [r7, #28]
 8007ae6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007aea:	83bb      	strh	r3, [r7, #28]
 8007aec:	8bbb      	ldrh	r3, [r7, #28]
 8007aee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007af2:	83bb      	strh	r3, [r7, #28]
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	441a      	add	r2, r3
 8007afe:	8bbb      	ldrh	r3, [r7, #28]
 8007b00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b10:	b29b      	uxth	r3, r3
 8007b12:	8013      	strh	r3, [r2, #0]
 8007b14:	e1ea      	b.n	8007eec <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	009b      	lsls	r3, r3, #2
 8007b1e:	4413      	add	r3, r2
 8007b20:	881b      	ldrh	r3, [r3, #0]
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b2c:	83fb      	strh	r3, [r7, #30]
 8007b2e:	8bfb      	ldrh	r3, [r7, #30]
 8007b30:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007b34:	83fb      	strh	r3, [r7, #30]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	781b      	ldrb	r3, [r3, #0]
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	441a      	add	r2, r3
 8007b40:	8bfb      	ldrh	r3, [r7, #30]
 8007b42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b4a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	8013      	strh	r3, [r2, #0]
 8007b56:	e1c9      	b.n	8007eec <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	78db      	ldrb	r3, [r3, #3]
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	d11e      	bne.n	8007b9e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007b60:	687a      	ldr	r2, [r7, #4]
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	4413      	add	r3, r2
 8007b6a:	881b      	ldrh	r3, [r3, #0]
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b76:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007b7a:	687a      	ldr	r2, [r7, #4]
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	781b      	ldrb	r3, [r3, #0]
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	441a      	add	r2, r3
 8007b84:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007b88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b90:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007b94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	8013      	strh	r3, [r2, #0]
 8007b9c:	e01d      	b.n	8007bda <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	781b      	ldrb	r3, [r3, #0]
 8007ba4:	009b      	lsls	r3, r3, #2
 8007ba6:	4413      	add	r3, r2
 8007ba8:	881b      	ldrh	r3, [r3, #0]
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007bb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bb4:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	781b      	ldrb	r3, [r3, #0]
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	441a      	add	r2, r3
 8007bc2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007bc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	461a      	mov	r2, r3
 8007be8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bea:	4413      	add	r3, r2
 8007bec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	011a      	lsls	r2, r3, #4
 8007bf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bf6:	4413      	add	r3, r2
 8007bf8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	891b      	ldrh	r3, [r3, #8]
 8007c02:	085b      	lsrs	r3, r3, #1
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	005b      	lsls	r3, r3, #1
 8007c08:	b29a      	uxth	r2, r3
 8007c0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c0c:	801a      	strh	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c1e:	4413      	add	r3, r2
 8007c20:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	011a      	lsls	r2, r3, #4
 8007c28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c2a:	4413      	add	r3, r2
 8007c2c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007c30:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	895b      	ldrh	r3, [r3, #10]
 8007c36:	085b      	lsrs	r3, r3, #1
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	005b      	lsls	r3, r3, #1
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c40:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	785b      	ldrb	r3, [r3, #1]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	f040 8093 	bne.w	8007d72 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	009b      	lsls	r3, r3, #2
 8007c54:	4413      	add	r3, r2
 8007c56:	881b      	ldrh	r3, [r3, #0]
 8007c58:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8007c5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007c60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d01b      	beq.n	8007ca0 <USB_ActivateEndpoint+0x524>
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	781b      	ldrb	r3, [r3, #0]
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	881b      	ldrh	r3, [r3, #0]
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c7e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007c80:	687a      	ldr	r2, [r7, #4]
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	781b      	ldrb	r3, [r3, #0]
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	441a      	add	r2, r3
 8007c8a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007c8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c94:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007ca0:	687a      	ldr	r2, [r7, #4]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	781b      	ldrb	r3, [r3, #0]
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	881b      	ldrh	r3, [r3, #0]
 8007cac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007cae:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d01b      	beq.n	8007cf0 <USB_ActivateEndpoint+0x574>
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	009b      	lsls	r3, r3, #2
 8007cc0:	4413      	add	r3, r2
 8007cc2:	881b      	ldrh	r3, [r3, #0]
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cce:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	441a      	add	r2, r3
 8007cda:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007cdc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ce0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ce4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ce8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	009b      	lsls	r3, r3, #2
 8007cf8:	4413      	add	r3, r2
 8007cfa:	881b      	ldrh	r3, [r3, #0]
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d06:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007d08:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007d0a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007d0e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007d10:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007d12:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007d16:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	441a      	add	r2, r3
 8007d22:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007d24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	009b      	lsls	r3, r3, #2
 8007d40:	4413      	add	r3, r2
 8007d42:	881b      	ldrh	r3, [r3, #0]
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d4e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	441a      	add	r2, r3
 8007d5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007d5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007d60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007d64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	8013      	strh	r3, [r2, #0]
 8007d70:	e0bc      	b.n	8007eec <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4413      	add	r3, r2
 8007d7c:	881b      	ldrh	r3, [r3, #0]
 8007d7e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007d82:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8007d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d01d      	beq.n	8007dca <USB_ActivateEndpoint+0x64e>
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4413      	add	r3, r2
 8007d98:	881b      	ldrh	r3, [r3, #0]
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007da0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007da4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	781b      	ldrb	r3, [r3, #0]
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	441a      	add	r2, r3
 8007db2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007db6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007dba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007dbe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	009b      	lsls	r3, r3, #2
 8007dd2:	4413      	add	r3, r2
 8007dd4:	881b      	ldrh	r3, [r3, #0]
 8007dd6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007dda:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8007dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d01d      	beq.n	8007e22 <USB_ActivateEndpoint+0x6a6>
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	4413      	add	r3, r2
 8007df0:	881b      	ldrh	r3, [r3, #0]
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007df8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dfc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	441a      	add	r2, r3
 8007e0a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007e0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e1a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e22:	683b      	ldr	r3, [r7, #0]
 8007e24:	78db      	ldrb	r3, [r3, #3]
 8007e26:	2b01      	cmp	r3, #1
 8007e28:	d024      	beq.n	8007e74 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	4413      	add	r3, r2
 8007e34:	881b      	ldrh	r3, [r3, #0]
 8007e36:	b29b      	uxth	r3, r3
 8007e38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e40:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007e44:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007e48:	f083 0320 	eor.w	r3, r3, #32
 8007e4c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	441a      	add	r2, r3
 8007e5a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007e5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e6e:	b29b      	uxth	r3, r3
 8007e70:	8013      	strh	r3, [r2, #0]
 8007e72:	e01d      	b.n	8007eb0 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e74:	687a      	ldr	r2, [r7, #4]
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	4413      	add	r3, r2
 8007e7e:	881b      	ldrh	r3, [r3, #0]
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e8a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	441a      	add	r2, r3
 8007e98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007e9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007ea0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ea4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	781b      	ldrb	r3, [r3, #0]
 8007eb6:	009b      	lsls	r3, r3, #2
 8007eb8:	4413      	add	r3, r2
 8007eba:	881b      	ldrh	r3, [r3, #0]
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ec2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ec6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	441a      	add	r2, r3
 8007ed4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8007ed8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007edc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ee0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ee4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8007eec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3774      	adds	r7, #116	@ 0x74
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bc80      	pop	{r7}
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop

08007efc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b0c2      	sub	sp, #264	@ 0x108
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f0a:	6018      	str	r0, [r3, #0]
 8007f0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f14:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	785b      	ldrb	r3, [r3, #1]
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	f040 86b7 	bne.w	8008c96 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007f28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	699a      	ldr	r2, [r3, #24]
 8007f34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d908      	bls.n	8007f56 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007f44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	691b      	ldr	r3, [r3, #16]
 8007f50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007f54:	e007      	b.n	8007f66 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007f56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007f66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	7b1b      	ldrb	r3, [r3, #12]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d13a      	bne.n	8007fec <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007f76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6959      	ldr	r1, [r3, #20]
 8007f82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	88da      	ldrh	r2, [r3, #6]
 8007f8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007f98:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007f9c:	6800      	ldr	r0, [r0, #0]
 8007f9e:	f001 fc88 	bl	80098b2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007fa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fa6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	613b      	str	r3, [r7, #16]
 8007fae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	613b      	str	r3, [r7, #16]
 8007fc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	011a      	lsls	r2, r3, #4
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	4413      	add	r3, r2
 8007fd8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007fdc:	60fb      	str	r3, [r7, #12]
 8007fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fe2:	b29a      	uxth	r2, r3
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	801a      	strh	r2, [r3, #0]
 8007fe8:	f000 be1f 	b.w	8008c2a <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8007fec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ff0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	78db      	ldrb	r3, [r3, #3]
 8007ff8:	2b02      	cmp	r3, #2
 8007ffa:	f040 8462 	bne.w	80088c2 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8007ffe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008002:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	6a1a      	ldr	r2, [r3, #32]
 800800a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800800e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	691b      	ldr	r3, [r3, #16]
 8008016:	429a      	cmp	r2, r3
 8008018:	f240 83df 	bls.w	80087da <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800801c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008020:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800802a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	009b      	lsls	r3, r3, #2
 8008034:	4413      	add	r3, r2
 8008036:	881b      	ldrh	r3, [r3, #0]
 8008038:	b29b      	uxth	r3, r3
 800803a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800803e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008042:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8008046:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800804a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	441a      	add	r2, r3
 8008060:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8008064:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008068:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800806c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008074:	b29b      	uxth	r3, r3
 8008076:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008078:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800807c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	6a1a      	ldr	r2, [r3, #32]
 8008084:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008088:	1ad2      	subs	r2, r2, r3
 800808a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800808e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008096:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800809a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	781b      	ldrb	r3, [r3, #0]
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	4413      	add	r3, r2
 80080b0:	881b      	ldrh	r3, [r3, #0]
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	f000 81c7 	beq.w	800844c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80080be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80080ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	785b      	ldrb	r3, [r3, #1]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d177      	bne.n	80081ca <USB_EPStartXfer+0x2ce>
 80080da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	461a      	mov	r2, r3
 80080f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080fa:	4413      	add	r3, r2
 80080fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008102:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	011a      	lsls	r2, r3, #4
 800810c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800810e:	4413      	add	r3, r2
 8008110:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008114:	627b      	str	r3, [r7, #36]	@ 0x24
 8008116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008118:	881b      	ldrh	r3, [r3, #0]
 800811a:	b29b      	uxth	r3, r3
 800811c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008120:	b29a      	uxth	r2, r3
 8008122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008124:	801a      	strh	r2, [r3, #0]
 8008126:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800812a:	2b3e      	cmp	r3, #62	@ 0x3e
 800812c:	d921      	bls.n	8008172 <USB_EPStartXfer+0x276>
 800812e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008132:	095b      	lsrs	r3, r3, #5
 8008134:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008138:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800813c:	f003 031f 	and.w	r3, r3, #31
 8008140:	2b00      	cmp	r3, #0
 8008142:	d104      	bne.n	800814e <USB_EPStartXfer+0x252>
 8008144:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008148:	3b01      	subs	r3, #1
 800814a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800814e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008150:	881b      	ldrh	r3, [r3, #0]
 8008152:	b29a      	uxth	r2, r3
 8008154:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008158:	b29b      	uxth	r3, r3
 800815a:	029b      	lsls	r3, r3, #10
 800815c:	b29b      	uxth	r3, r3
 800815e:	4313      	orrs	r3, r2
 8008160:	b29b      	uxth	r3, r3
 8008162:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008166:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800816a:	b29a      	uxth	r2, r3
 800816c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816e:	801a      	strh	r2, [r3, #0]
 8008170:	e050      	b.n	8008214 <USB_EPStartXfer+0x318>
 8008172:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008176:	2b00      	cmp	r3, #0
 8008178:	d10a      	bne.n	8008190 <USB_EPStartXfer+0x294>
 800817a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817c:	881b      	ldrh	r3, [r3, #0]
 800817e:	b29b      	uxth	r3, r3
 8008180:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008184:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008188:	b29a      	uxth	r2, r3
 800818a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818c:	801a      	strh	r2, [r3, #0]
 800818e:	e041      	b.n	8008214 <USB_EPStartXfer+0x318>
 8008190:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008194:	085b      	lsrs	r3, r3, #1
 8008196:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800819a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800819e:	f003 0301 	and.w	r3, r3, #1
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d004      	beq.n	80081b0 <USB_EPStartXfer+0x2b4>
 80081a6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80081aa:	3301      	adds	r3, #1
 80081ac:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80081b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b2:	881b      	ldrh	r3, [r3, #0]
 80081b4:	b29a      	uxth	r2, r3
 80081b6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	029b      	lsls	r3, r3, #10
 80081be:	b29b      	uxth	r3, r3
 80081c0:	4313      	orrs	r3, r2
 80081c2:	b29a      	uxth	r2, r3
 80081c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c6:	801a      	strh	r2, [r3, #0]
 80081c8:	e024      	b.n	8008214 <USB_EPStartXfer+0x318>
 80081ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	785b      	ldrb	r3, [r3, #1]
 80081d6:	2b01      	cmp	r3, #1
 80081d8:	d11c      	bne.n	8008214 <USB_EPStartXfer+0x318>
 80081da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081e8:	b29b      	uxth	r3, r3
 80081ea:	461a      	mov	r2, r3
 80081ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ee:	4413      	add	r3, r2
 80081f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80081f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	011a      	lsls	r2, r3, #4
 8008200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008202:	4413      	add	r3, r2
 8008204:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008208:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800820a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800820e:	b29a      	uxth	r2, r3
 8008210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008212:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008218:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	895b      	ldrh	r3, [r3, #10]
 8008220:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008228:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	6959      	ldr	r1, [r3, #20]
 8008230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008234:	b29b      	uxth	r3, r3
 8008236:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800823a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800823e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008242:	6800      	ldr	r0, [r0, #0]
 8008244:	f001 fb35 	bl	80098b2 <USB_WritePMA>
            ep->xfer_buff += len;
 8008248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800824c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	695a      	ldr	r2, [r3, #20]
 8008254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008258:	441a      	add	r2, r3
 800825a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800825e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008266:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800826a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6a1a      	ldr	r2, [r3, #32]
 8008272:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008276:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	691b      	ldr	r3, [r3, #16]
 800827e:	429a      	cmp	r2, r3
 8008280:	d90f      	bls.n	80082a2 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8008282:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008286:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	6a1a      	ldr	r2, [r3, #32]
 800828e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008292:	1ad2      	subs	r2, r2, r3
 8008294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008298:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	621a      	str	r2, [r3, #32]
 80082a0:	e00e      	b.n	80082c0 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80082a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	6a1b      	ldr	r3, [r3, #32]
 80082ae:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80082b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2200      	movs	r2, #0
 80082be:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80082c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	785b      	ldrb	r3, [r3, #1]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d177      	bne.n	80083c0 <USB_EPStartXfer+0x4c4>
 80082d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	61bb      	str	r3, [r7, #24]
 80082dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	461a      	mov	r2, r3
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	4413      	add	r3, r2
 80082f2:	61bb      	str	r3, [r7, #24]
 80082f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	011a      	lsls	r2, r3, #4
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	4413      	add	r3, r2
 8008306:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800830a:	617b      	str	r3, [r7, #20]
 800830c:	697b      	ldr	r3, [r7, #20]
 800830e:	881b      	ldrh	r3, [r3, #0]
 8008310:	b29b      	uxth	r3, r3
 8008312:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008316:	b29a      	uxth	r2, r3
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	801a      	strh	r2, [r3, #0]
 800831c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008320:	2b3e      	cmp	r3, #62	@ 0x3e
 8008322:	d921      	bls.n	8008368 <USB_EPStartXfer+0x46c>
 8008324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008328:	095b      	lsrs	r3, r3, #5
 800832a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800832e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008332:	f003 031f 	and.w	r3, r3, #31
 8008336:	2b00      	cmp	r3, #0
 8008338:	d104      	bne.n	8008344 <USB_EPStartXfer+0x448>
 800833a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800833e:	3b01      	subs	r3, #1
 8008340:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	881b      	ldrh	r3, [r3, #0]
 8008348:	b29a      	uxth	r2, r3
 800834a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800834e:	b29b      	uxth	r3, r3
 8008350:	029b      	lsls	r3, r3, #10
 8008352:	b29b      	uxth	r3, r3
 8008354:	4313      	orrs	r3, r2
 8008356:	b29b      	uxth	r3, r3
 8008358:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800835c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008360:	b29a      	uxth	r2, r3
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	801a      	strh	r2, [r3, #0]
 8008366:	e056      	b.n	8008416 <USB_EPStartXfer+0x51a>
 8008368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800836c:	2b00      	cmp	r3, #0
 800836e:	d10a      	bne.n	8008386 <USB_EPStartXfer+0x48a>
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	881b      	ldrh	r3, [r3, #0]
 8008374:	b29b      	uxth	r3, r3
 8008376:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800837a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800837e:	b29a      	uxth	r2, r3
 8008380:	697b      	ldr	r3, [r7, #20]
 8008382:	801a      	strh	r2, [r3, #0]
 8008384:	e047      	b.n	8008416 <USB_EPStartXfer+0x51a>
 8008386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800838a:	085b      	lsrs	r3, r3, #1
 800838c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008390:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008394:	f003 0301 	and.w	r3, r3, #1
 8008398:	2b00      	cmp	r3, #0
 800839a:	d004      	beq.n	80083a6 <USB_EPStartXfer+0x4aa>
 800839c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083a0:	3301      	adds	r3, #1
 80083a2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	881b      	ldrh	r3, [r3, #0]
 80083aa:	b29a      	uxth	r2, r3
 80083ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	029b      	lsls	r3, r3, #10
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	4313      	orrs	r3, r2
 80083b8:	b29a      	uxth	r2, r3
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	801a      	strh	r2, [r3, #0]
 80083be:	e02a      	b.n	8008416 <USB_EPStartXfer+0x51a>
 80083c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	785b      	ldrb	r3, [r3, #1]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d122      	bne.n	8008416 <USB_EPStartXfer+0x51a>
 80083d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	623b      	str	r3, [r7, #32]
 80083dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	461a      	mov	r2, r3
 80083ee:	6a3b      	ldr	r3, [r7, #32]
 80083f0:	4413      	add	r3, r2
 80083f2:	623b      	str	r3, [r7, #32]
 80083f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	011a      	lsls	r2, r3, #4
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	4413      	add	r3, r2
 8008406:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800840a:	61fb      	str	r3, [r7, #28]
 800840c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008410:	b29a      	uxth	r2, r3
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008416:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800841a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	891b      	ldrh	r3, [r3, #8]
 8008422:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008426:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800842a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	6959      	ldr	r1, [r3, #20]
 8008432:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008436:	b29b      	uxth	r3, r3
 8008438:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800843c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008440:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008444:	6800      	ldr	r0, [r0, #0]
 8008446:	f001 fa34 	bl	80098b2 <USB_WritePMA>
 800844a:	e3ee      	b.n	8008c2a <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800844c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008450:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	785b      	ldrb	r3, [r3, #1]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d177      	bne.n	800854c <USB_EPStartXfer+0x650>
 800845c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008460:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800846c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008476:	b29b      	uxth	r3, r3
 8008478:	461a      	mov	r2, r3
 800847a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800847c:	4413      	add	r3, r2
 800847e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008480:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	781b      	ldrb	r3, [r3, #0]
 800848c:	011a      	lsls	r2, r3, #4
 800848e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008490:	4413      	add	r3, r2
 8008492:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008496:	647b      	str	r3, [r7, #68]	@ 0x44
 8008498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800849a:	881b      	ldrh	r3, [r3, #0]
 800849c:	b29b      	uxth	r3, r3
 800849e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084a6:	801a      	strh	r2, [r3, #0]
 80084a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80084ae:	d921      	bls.n	80084f4 <USB_EPStartXfer+0x5f8>
 80084b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b4:	095b      	lsrs	r3, r3, #5
 80084b6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80084ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084be:	f003 031f 	and.w	r3, r3, #31
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d104      	bne.n	80084d0 <USB_EPStartXfer+0x5d4>
 80084c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80084ca:	3b01      	subs	r3, #1
 80084cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80084d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084d2:	881b      	ldrh	r3, [r3, #0]
 80084d4:	b29a      	uxth	r2, r3
 80084d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80084da:	b29b      	uxth	r3, r3
 80084dc:	029b      	lsls	r3, r3, #10
 80084de:	b29b      	uxth	r3, r3
 80084e0:	4313      	orrs	r3, r2
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084ec:	b29a      	uxth	r2, r3
 80084ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084f0:	801a      	strh	r2, [r3, #0]
 80084f2:	e056      	b.n	80085a2 <USB_EPStartXfer+0x6a6>
 80084f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d10a      	bne.n	8008512 <USB_EPStartXfer+0x616>
 80084fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084fe:	881b      	ldrh	r3, [r3, #0]
 8008500:	b29b      	uxth	r3, r3
 8008502:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008506:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800850a:	b29a      	uxth	r2, r3
 800850c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800850e:	801a      	strh	r2, [r3, #0]
 8008510:	e047      	b.n	80085a2 <USB_EPStartXfer+0x6a6>
 8008512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008516:	085b      	lsrs	r3, r3, #1
 8008518:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800851c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008520:	f003 0301 	and.w	r3, r3, #1
 8008524:	2b00      	cmp	r3, #0
 8008526:	d004      	beq.n	8008532 <USB_EPStartXfer+0x636>
 8008528:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800852c:	3301      	adds	r3, #1
 800852e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008532:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008534:	881b      	ldrh	r3, [r3, #0]
 8008536:	b29a      	uxth	r2, r3
 8008538:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800853c:	b29b      	uxth	r3, r3
 800853e:	029b      	lsls	r3, r3, #10
 8008540:	b29b      	uxth	r3, r3
 8008542:	4313      	orrs	r3, r2
 8008544:	b29a      	uxth	r2, r3
 8008546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008548:	801a      	strh	r2, [r3, #0]
 800854a:	e02a      	b.n	80085a2 <USB_EPStartXfer+0x6a6>
 800854c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008550:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	785b      	ldrb	r3, [r3, #1]
 8008558:	2b01      	cmp	r3, #1
 800855a:	d122      	bne.n	80085a2 <USB_EPStartXfer+0x6a6>
 800855c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008560:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	653b      	str	r3, [r7, #80]	@ 0x50
 8008568:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800856c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008576:	b29b      	uxth	r3, r3
 8008578:	461a      	mov	r2, r3
 800857a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800857c:	4413      	add	r3, r2
 800857e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008580:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008584:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	011a      	lsls	r2, r3, #4
 800858e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008590:	4413      	add	r3, r2
 8008592:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008598:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800859c:	b29a      	uxth	r2, r3
 800859e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085a0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80085a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	891b      	ldrh	r3, [r3, #8]
 80085ae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80085b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	6959      	ldr	r1, [r3, #20]
 80085be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80085c8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80085cc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80085d0:	6800      	ldr	r0, [r0, #0]
 80085d2:	f001 f96e 	bl	80098b2 <USB_WritePMA>
            ep->xfer_buff += len;
 80085d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	695a      	ldr	r2, [r3, #20]
 80085e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085e6:	441a      	add	r2, r3
 80085e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80085f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	6a1a      	ldr	r2, [r3, #32]
 8008600:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008604:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	691b      	ldr	r3, [r3, #16]
 800860c:	429a      	cmp	r2, r3
 800860e:	d90f      	bls.n	8008630 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008610:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008614:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	6a1a      	ldr	r2, [r3, #32]
 800861c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008620:	1ad2      	subs	r2, r2, r3
 8008622:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008626:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	621a      	str	r2, [r3, #32]
 800862e:	e00e      	b.n	800864e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008630:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008634:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	6a1b      	ldr	r3, [r3, #32]
 800863c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008640:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008644:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2200      	movs	r2, #0
 800864c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800864e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008652:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	643b      	str	r3, [r7, #64]	@ 0x40
 800865a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800865e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	785b      	ldrb	r3, [r3, #1]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d177      	bne.n	800875a <USB_EPStartXfer+0x85e>
 800866a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800866e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008676:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800867a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008684:	b29b      	uxth	r3, r3
 8008686:	461a      	mov	r2, r3
 8008688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868a:	4413      	add	r3, r2
 800868c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800868e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008692:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	781b      	ldrb	r3, [r3, #0]
 800869a:	011a      	lsls	r2, r3, #4
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	4413      	add	r3, r2
 80086a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80086a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80086a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086a8:	881b      	ldrh	r3, [r3, #0]
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086b0:	b29a      	uxth	r2, r3
 80086b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086b4:	801a      	strh	r2, [r3, #0]
 80086b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80086bc:	d921      	bls.n	8008702 <USB_EPStartXfer+0x806>
 80086be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086c2:	095b      	lsrs	r3, r3, #5
 80086c4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80086c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086cc:	f003 031f 	and.w	r3, r3, #31
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d104      	bne.n	80086de <USB_EPStartXfer+0x7e2>
 80086d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086d8:	3b01      	subs	r3, #1
 80086da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80086de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086e0:	881b      	ldrh	r3, [r3, #0]
 80086e2:	b29a      	uxth	r2, r3
 80086e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	029b      	lsls	r3, r3, #10
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	4313      	orrs	r3, r2
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086fa:	b29a      	uxth	r2, r3
 80086fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086fe:	801a      	strh	r2, [r3, #0]
 8008700:	e050      	b.n	80087a4 <USB_EPStartXfer+0x8a8>
 8008702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008706:	2b00      	cmp	r3, #0
 8008708:	d10a      	bne.n	8008720 <USB_EPStartXfer+0x824>
 800870a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800870c:	881b      	ldrh	r3, [r3, #0]
 800870e:	b29b      	uxth	r3, r3
 8008710:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008714:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008718:	b29a      	uxth	r2, r3
 800871a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800871c:	801a      	strh	r2, [r3, #0]
 800871e:	e041      	b.n	80087a4 <USB_EPStartXfer+0x8a8>
 8008720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800872a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800872e:	f003 0301 	and.w	r3, r3, #1
 8008732:	2b00      	cmp	r3, #0
 8008734:	d004      	beq.n	8008740 <USB_EPStartXfer+0x844>
 8008736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800873a:	3301      	adds	r3, #1
 800873c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008742:	881b      	ldrh	r3, [r3, #0]
 8008744:	b29a      	uxth	r2, r3
 8008746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800874a:	b29b      	uxth	r3, r3
 800874c:	029b      	lsls	r3, r3, #10
 800874e:	b29b      	uxth	r3, r3
 8008750:	4313      	orrs	r3, r2
 8008752:	b29a      	uxth	r2, r3
 8008754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008756:	801a      	strh	r2, [r3, #0]
 8008758:	e024      	b.n	80087a4 <USB_EPStartXfer+0x8a8>
 800875a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800875e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	785b      	ldrb	r3, [r3, #1]
 8008766:	2b01      	cmp	r3, #1
 8008768:	d11c      	bne.n	80087a4 <USB_EPStartXfer+0x8a8>
 800876a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800876e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008778:	b29b      	uxth	r3, r3
 800877a:	461a      	mov	r2, r3
 800877c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800877e:	4413      	add	r3, r2
 8008780:	643b      	str	r3, [r7, #64]	@ 0x40
 8008782:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008786:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	781b      	ldrb	r3, [r3, #0]
 800878e:	011a      	lsls	r2, r3, #4
 8008790:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008792:	4413      	add	r3, r2
 8008794:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008798:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800879a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800879e:	b29a      	uxth	r2, r3
 80087a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80087a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	895b      	ldrh	r3, [r3, #10]
 80087b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80087b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	6959      	ldr	r1, [r3, #20]
 80087c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80087ca:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80087ce:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80087d2:	6800      	ldr	r0, [r0, #0]
 80087d4:	f001 f86d 	bl	80098b2 <USB_WritePMA>
 80087d8:	e227      	b.n	8008c2a <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80087da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	6a1b      	ldr	r3, [r3, #32]
 80087e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80087ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	4413      	add	r3, r2
 8008804:	881b      	ldrh	r3, [r3, #0]
 8008806:	b29b      	uxth	r3, r3
 8008808:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800880c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008810:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008814:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008818:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008822:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	781b      	ldrb	r3, [r3, #0]
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	441a      	add	r2, r3
 800882e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008832:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008836:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800883a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800883e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008842:	b29b      	uxth	r3, r3
 8008844:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008846:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800884a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008852:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008856:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008860:	b29b      	uxth	r3, r3
 8008862:	461a      	mov	r2, r3
 8008864:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008866:	4413      	add	r3, r2
 8008868:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800886a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800886e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	781b      	ldrb	r3, [r3, #0]
 8008876:	011a      	lsls	r2, r3, #4
 8008878:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800887a:	4413      	add	r3, r2
 800887c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008880:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008886:	b29a      	uxth	r2, r3
 8008888:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800888a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800888c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008890:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	891b      	ldrh	r3, [r3, #8]
 8008898:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800889c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	6959      	ldr	r1, [r3, #20]
 80088a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80088b2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80088b6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80088ba:	6800      	ldr	r0, [r0, #0]
 80088bc:	f000 fff9 	bl	80098b2 <USB_WritePMA>
 80088c0:	e1b3      	b.n	8008c2a <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80088c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	6a1a      	ldr	r2, [r3, #32]
 80088ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d2:	1ad2      	subs	r2, r2, r3
 80088d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80088e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	781b      	ldrb	r3, [r3, #0]
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	4413      	add	r3, r2
 80088fa:	881b      	ldrh	r3, [r3, #0]
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008902:	2b00      	cmp	r3, #0
 8008904:	f000 80c6 	beq.w	8008a94 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008908:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800890c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	673b      	str	r3, [r7, #112]	@ 0x70
 8008914:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008918:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	785b      	ldrb	r3, [r3, #1]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d177      	bne.n	8008a14 <USB_EPStartXfer+0xb18>
 8008924:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008928:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008930:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008934:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800893e:	b29b      	uxth	r3, r3
 8008940:	461a      	mov	r2, r3
 8008942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008944:	4413      	add	r3, r2
 8008946:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800894c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	011a      	lsls	r2, r3, #4
 8008956:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008958:	4413      	add	r3, r2
 800895a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800895e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008960:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008962:	881b      	ldrh	r3, [r3, #0]
 8008964:	b29b      	uxth	r3, r3
 8008966:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800896a:	b29a      	uxth	r2, r3
 800896c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800896e:	801a      	strh	r2, [r3, #0]
 8008970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008974:	2b3e      	cmp	r3, #62	@ 0x3e
 8008976:	d921      	bls.n	80089bc <USB_EPStartXfer+0xac0>
 8008978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800897c:	095b      	lsrs	r3, r3, #5
 800897e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008982:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008986:	f003 031f 	and.w	r3, r3, #31
 800898a:	2b00      	cmp	r3, #0
 800898c:	d104      	bne.n	8008998 <USB_EPStartXfer+0xa9c>
 800898e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008992:	3b01      	subs	r3, #1
 8008994:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8008998:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800899a:	881b      	ldrh	r3, [r3, #0]
 800899c:	b29a      	uxth	r2, r3
 800899e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80089a2:	b29b      	uxth	r3, r3
 80089a4:	029b      	lsls	r3, r3, #10
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	4313      	orrs	r3, r2
 80089aa:	b29b      	uxth	r3, r3
 80089ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089b4:	b29a      	uxth	r2, r3
 80089b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089b8:	801a      	strh	r2, [r3, #0]
 80089ba:	e050      	b.n	8008a5e <USB_EPStartXfer+0xb62>
 80089bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d10a      	bne.n	80089da <USB_EPStartXfer+0xade>
 80089c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089c6:	881b      	ldrh	r3, [r3, #0]
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089d2:	b29a      	uxth	r2, r3
 80089d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089d6:	801a      	strh	r2, [r3, #0]
 80089d8:	e041      	b.n	8008a5e <USB_EPStartXfer+0xb62>
 80089da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089de:	085b      	lsrs	r3, r3, #1
 80089e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80089e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089e8:	f003 0301 	and.w	r3, r3, #1
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d004      	beq.n	80089fa <USB_EPStartXfer+0xafe>
 80089f0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80089f4:	3301      	adds	r3, #1
 80089f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80089fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089fc:	881b      	ldrh	r3, [r3, #0]
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	029b      	lsls	r3, r3, #10
 8008a08:	b29b      	uxth	r3, r3
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	b29a      	uxth	r2, r3
 8008a0e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a10:	801a      	strh	r2, [r3, #0]
 8008a12:	e024      	b.n	8008a5e <USB_EPStartXfer+0xb62>
 8008a14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	785b      	ldrb	r3, [r3, #1]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d11c      	bne.n	8008a5e <USB_EPStartXfer+0xb62>
 8008a24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	461a      	mov	r2, r3
 8008a36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a38:	4413      	add	r3, r2
 8008a3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8008a3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	011a      	lsls	r2, r3, #4
 8008a4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a4c:	4413      	add	r3, r2
 8008a4e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008a52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a58:	b29a      	uxth	r2, r3
 8008a5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a5c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8008a5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	895b      	ldrh	r3, [r3, #10]
 8008a6a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008a6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	6959      	ldr	r1, [r3, #20]
 8008a7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008a84:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008a88:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008a8c:	6800      	ldr	r0, [r0, #0]
 8008a8e:	f000 ff10 	bl	80098b2 <USB_WritePMA>
 8008a92:	e0ca      	b.n	8008c2a <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008a94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	785b      	ldrb	r3, [r3, #1]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d177      	bne.n	8008b94 <USB_EPStartXfer+0xc98>
 8008aa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008aa8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008ab0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ab4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ac4:	4413      	add	r3, r2
 8008ac6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008ac8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008acc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	011a      	lsls	r2, r3, #4
 8008ad6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ad8:	4413      	add	r3, r2
 8008ada:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008ade:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008ae0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ae2:	881b      	ldrh	r3, [r3, #0]
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008aea:	b29a      	uxth	r2, r3
 8008aec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008aee:	801a      	strh	r2, [r3, #0]
 8008af0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008af4:	2b3e      	cmp	r3, #62	@ 0x3e
 8008af6:	d921      	bls.n	8008b3c <USB_EPStartXfer+0xc40>
 8008af8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008afc:	095b      	lsrs	r3, r3, #5
 8008afe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008b02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b06:	f003 031f 	and.w	r3, r3, #31
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d104      	bne.n	8008b18 <USB_EPStartXfer+0xc1c>
 8008b0e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008b12:	3b01      	subs	r3, #1
 8008b14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008b18:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b1a:	881b      	ldrh	r3, [r3, #0]
 8008b1c:	b29a      	uxth	r2, r3
 8008b1e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	029b      	lsls	r3, r3, #10
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b34:	b29a      	uxth	r2, r3
 8008b36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b38:	801a      	strh	r2, [r3, #0]
 8008b3a:	e05c      	b.n	8008bf6 <USB_EPStartXfer+0xcfa>
 8008b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d10a      	bne.n	8008b5a <USB_EPStartXfer+0xc5e>
 8008b44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b46:	881b      	ldrh	r3, [r3, #0]
 8008b48:	b29b      	uxth	r3, r3
 8008b4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b52:	b29a      	uxth	r2, r3
 8008b54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b56:	801a      	strh	r2, [r3, #0]
 8008b58:	e04d      	b.n	8008bf6 <USB_EPStartXfer+0xcfa>
 8008b5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b5e:	085b      	lsrs	r3, r3, #1
 8008b60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008b64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b68:	f003 0301 	and.w	r3, r3, #1
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d004      	beq.n	8008b7a <USB_EPStartXfer+0xc7e>
 8008b70:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008b74:	3301      	adds	r3, #1
 8008b76:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008b7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b7c:	881b      	ldrh	r3, [r3, #0]
 8008b7e:	b29a      	uxth	r2, r3
 8008b80:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	029b      	lsls	r3, r3, #10
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	4313      	orrs	r3, r2
 8008b8c:	b29a      	uxth	r2, r3
 8008b8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b90:	801a      	strh	r2, [r3, #0]
 8008b92:	e030      	b.n	8008bf6 <USB_EPStartXfer+0xcfa>
 8008b94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b98:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	785b      	ldrb	r3, [r3, #1]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d128      	bne.n	8008bf6 <USB_EPStartXfer+0xcfa>
 8008ba4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ba8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008bb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008bc8:	4413      	add	r3, r2
 8008bca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008bce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	781b      	ldrb	r3, [r3, #0]
 8008bda:	011a      	lsls	r2, r3, #4
 8008bdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008be0:	4413      	add	r3, r2
 8008be2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008be6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008bea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008bf4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008bf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008bfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	891b      	ldrh	r3, [r3, #8]
 8008c02:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	6959      	ldr	r1, [r3, #20]
 8008c12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008c1c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008c20:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008c24:	6800      	ldr	r0, [r0, #0]
 8008c26:	f000 fe44 	bl	80098b2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008c2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c32:	681a      	ldr	r2, [r3, #0]
 8008c34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	4413      	add	r3, r2
 8008c44:	881b      	ldrh	r3, [r3, #0]
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c50:	817b      	strh	r3, [r7, #10]
 8008c52:	897b      	ldrh	r3, [r7, #10]
 8008c54:	f083 0310 	eor.w	r3, r3, #16
 8008c58:	817b      	strh	r3, [r7, #10]
 8008c5a:	897b      	ldrh	r3, [r7, #10]
 8008c5c:	f083 0320 	eor.w	r3, r3, #32
 8008c60:	817b      	strh	r3, [r7, #10]
 8008c62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c66:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	781b      	ldrb	r3, [r3, #0]
 8008c78:	009b      	lsls	r3, r3, #2
 8008c7a:	441a      	add	r2, r3
 8008c7c:	897b      	ldrh	r3, [r7, #10]
 8008c7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008c82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008c8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	8013      	strh	r3, [r2, #0]
 8008c92:	f000 bcde 	b.w	8009652 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008c96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	7b1b      	ldrb	r3, [r3, #12]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	f040 80bb 	bne.w	8008e1e <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008ca8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	699a      	ldr	r2, [r3, #24]
 8008cb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d917      	bls.n	8008cf4 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8008cc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8008cd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	699a      	ldr	r2, [r3, #24]
 8008ce0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ce4:	1ad2      	subs	r2, r2, r3
 8008ce6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	619a      	str	r2, [r3, #24]
 8008cf2:	e00e      	b.n	8008d12 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8008cf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	699b      	ldr	r3, [r3, #24]
 8008d00:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8008d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	461a      	mov	r2, r3
 8008d32:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008d36:	4413      	add	r3, r2
 8008d38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008d3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	011a      	lsls	r2, r3, #4
 8008d4a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008d4e:	4413      	add	r3, r2
 8008d50:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008d54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008d58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d5c:	881b      	ldrh	r3, [r3, #0]
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d64:	b29a      	uxth	r2, r3
 8008d66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d6a:	801a      	strh	r2, [r3, #0]
 8008d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d70:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d72:	d924      	bls.n	8008dbe <USB_EPStartXfer+0xec2>
 8008d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d78:	095b      	lsrs	r3, r3, #5
 8008d7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008d7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d82:	f003 031f 	and.w	r3, r3, #31
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d104      	bne.n	8008d94 <USB_EPStartXfer+0xe98>
 8008d8a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008d8e:	3b01      	subs	r3, #1
 8008d90:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008d94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d98:	881b      	ldrh	r3, [r3, #0]
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	029b      	lsls	r3, r3, #10
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	4313      	orrs	r3, r2
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008db2:	b29a      	uxth	r2, r3
 8008db4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008db8:	801a      	strh	r2, [r3, #0]
 8008dba:	f000 bc10 	b.w	80095de <USB_EPStartXfer+0x16e2>
 8008dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d10c      	bne.n	8008de0 <USB_EPStartXfer+0xee4>
 8008dc6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008dca:	881b      	ldrh	r3, [r3, #0]
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dd6:	b29a      	uxth	r2, r3
 8008dd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ddc:	801a      	strh	r2, [r3, #0]
 8008dde:	e3fe      	b.n	80095de <USB_EPStartXfer+0x16e2>
 8008de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008de4:	085b      	lsrs	r3, r3, #1
 8008de6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dee:	f003 0301 	and.w	r3, r3, #1
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d004      	beq.n	8008e00 <USB_EPStartXfer+0xf04>
 8008df6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008dfa:	3301      	adds	r3, #1
 8008dfc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008e00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e04:	881b      	ldrh	r3, [r3, #0]
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8008e0c:	b29b      	uxth	r3, r3
 8008e0e:	029b      	lsls	r3, r3, #10
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	4313      	orrs	r3, r2
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008e1a:	801a      	strh	r2, [r3, #0]
 8008e1c:	e3df      	b.n	80095de <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008e1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	78db      	ldrb	r3, [r3, #3]
 8008e2a:	2b02      	cmp	r3, #2
 8008e2c:	f040 8218 	bne.w	8009260 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008e30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	785b      	ldrb	r3, [r3, #1]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	f040 809d 	bne.w	8008f7c <USB_EPStartXfer+0x1080>
 8008e42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	461a      	mov	r2, r3
 8008e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e66:	4413      	add	r3, r2
 8008e68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	781b      	ldrb	r3, [r3, #0]
 8008e78:	011a      	lsls	r2, r3, #4
 8008e7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008e7e:	4413      	add	r3, r2
 8008e80:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008e84:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008e88:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e8c:	881b      	ldrh	r3, [r3, #0]
 8008e8e:	b29b      	uxth	r3, r3
 8008e90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e94:	b29a      	uxth	r2, r3
 8008e96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008e9a:	801a      	strh	r2, [r3, #0]
 8008e9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ea0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	691b      	ldr	r3, [r3, #16]
 8008ea8:	2b3e      	cmp	r3, #62	@ 0x3e
 8008eaa:	d92b      	bls.n	8008f04 <USB_EPStartXfer+0x1008>
 8008eac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	095b      	lsrs	r3, r3, #5
 8008eba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008ebe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ec2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	f003 031f 	and.w	r3, r3, #31
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d104      	bne.n	8008edc <USB_EPStartXfer+0xfe0>
 8008ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ed6:	3b01      	subs	r3, #1
 8008ed8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008edc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ee0:	881b      	ldrh	r3, [r3, #0]
 8008ee2:	b29a      	uxth	r2, r3
 8008ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	029b      	lsls	r3, r3, #10
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ef6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008efa:	b29a      	uxth	r2, r3
 8008efc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f00:	801a      	strh	r2, [r3, #0]
 8008f02:	e070      	b.n	8008fe6 <USB_EPStartXfer+0x10ea>
 8008f04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d10c      	bne.n	8008f2e <USB_EPStartXfer+0x1032>
 8008f14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f18:	881b      	ldrh	r3, [r3, #0]
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f2a:	801a      	strh	r2, [r3, #0]
 8008f2c:	e05b      	b.n	8008fe6 <USB_EPStartXfer+0x10ea>
 8008f2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	691b      	ldr	r3, [r3, #16]
 8008f3a:	085b      	lsrs	r3, r3, #1
 8008f3c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008f40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	f003 0301 	and.w	r3, r3, #1
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d004      	beq.n	8008f5e <USB_EPStartXfer+0x1062>
 8008f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f58:	3301      	adds	r3, #1
 8008f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008f5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f62:	881b      	ldrh	r3, [r3, #0]
 8008f64:	b29a      	uxth	r2, r3
 8008f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f6a:	b29b      	uxth	r3, r3
 8008f6c:	029b      	lsls	r3, r3, #10
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	4313      	orrs	r3, r2
 8008f72:	b29a      	uxth	r2, r3
 8008f74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008f78:	801a      	strh	r2, [r3, #0]
 8008f7a:	e034      	b.n	8008fe6 <USB_EPStartXfer+0x10ea>
 8008f7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	785b      	ldrb	r3, [r3, #1]
 8008f88:	2b01      	cmp	r3, #1
 8008f8a:	d12c      	bne.n	8008fe6 <USB_EPStartXfer+0x10ea>
 8008f8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f90:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008fa8:	b29b      	uxth	r3, r3
 8008faa:	461a      	mov	r2, r3
 8008fac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008fb0:	4413      	add	r3, r2
 8008fb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008fb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	011a      	lsls	r2, r3, #4
 8008fc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008fc8:	4413      	add	r3, r2
 8008fca:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008fce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008fd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	b29a      	uxth	r2, r3
 8008fe0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008fe4:	801a      	strh	r2, [r3, #0]
 8008fe6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008ff4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ff8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	785b      	ldrb	r3, [r3, #1]
 8009000:	2b00      	cmp	r3, #0
 8009002:	f040 809d 	bne.w	8009140 <USB_EPStartXfer+0x1244>
 8009006:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800900a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009014:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009018:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009022:	b29b      	uxth	r3, r3
 8009024:	461a      	mov	r2, r3
 8009026:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800902a:	4413      	add	r3, r2
 800902c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009030:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009034:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	011a      	lsls	r2, r3, #4
 800903e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009042:	4413      	add	r3, r2
 8009044:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009048:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800904c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009050:	881b      	ldrh	r3, [r3, #0]
 8009052:	b29b      	uxth	r3, r3
 8009054:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009058:	b29a      	uxth	r2, r3
 800905a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800905e:	801a      	strh	r2, [r3, #0]
 8009060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009064:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	2b3e      	cmp	r3, #62	@ 0x3e
 800906e:	d92b      	bls.n	80090c8 <USB_EPStartXfer+0x11cc>
 8009070:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009074:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	691b      	ldr	r3, [r3, #16]
 800907c:	095b      	lsrs	r3, r3, #5
 800907e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009082:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009086:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	691b      	ldr	r3, [r3, #16]
 800908e:	f003 031f 	and.w	r3, r3, #31
 8009092:	2b00      	cmp	r3, #0
 8009094:	d104      	bne.n	80090a0 <USB_EPStartXfer+0x11a4>
 8009096:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800909a:	3b01      	subs	r3, #1
 800909c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80090a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	b29a      	uxth	r2, r3
 80090a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	029b      	lsls	r3, r3, #10
 80090b0:	b29b      	uxth	r3, r3
 80090b2:	4313      	orrs	r3, r2
 80090b4:	b29b      	uxth	r3, r3
 80090b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090be:	b29a      	uxth	r2, r3
 80090c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80090c4:	801a      	strh	r2, [r3, #0]
 80090c6:	e069      	b.n	800919c <USB_EPStartXfer+0x12a0>
 80090c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	691b      	ldr	r3, [r3, #16]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d10c      	bne.n	80090f2 <USB_EPStartXfer+0x11f6>
 80090d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80090dc:	881b      	ldrh	r3, [r3, #0]
 80090de:	b29b      	uxth	r3, r3
 80090e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090e8:	b29a      	uxth	r2, r3
 80090ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80090ee:	801a      	strh	r2, [r3, #0]
 80090f0:	e054      	b.n	800919c <USB_EPStartXfer+0x12a0>
 80090f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	691b      	ldr	r3, [r3, #16]
 80090fe:	085b      	lsrs	r3, r3, #1
 8009100:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009104:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009108:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	691b      	ldr	r3, [r3, #16]
 8009110:	f003 0301 	and.w	r3, r3, #1
 8009114:	2b00      	cmp	r3, #0
 8009116:	d004      	beq.n	8009122 <USB_EPStartXfer+0x1226>
 8009118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800911c:	3301      	adds	r3, #1
 800911e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009122:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009126:	881b      	ldrh	r3, [r3, #0]
 8009128:	b29a      	uxth	r2, r3
 800912a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800912e:	b29b      	uxth	r3, r3
 8009130:	029b      	lsls	r3, r3, #10
 8009132:	b29b      	uxth	r3, r3
 8009134:	4313      	orrs	r3, r2
 8009136:	b29a      	uxth	r2, r3
 8009138:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800913c:	801a      	strh	r2, [r3, #0]
 800913e:	e02d      	b.n	800919c <USB_EPStartXfer+0x12a0>
 8009140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009144:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	785b      	ldrb	r3, [r3, #1]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d125      	bne.n	800919c <USB_EPStartXfer+0x12a0>
 8009150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009154:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800915e:	b29b      	uxth	r3, r3
 8009160:	461a      	mov	r2, r3
 8009162:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009166:	4413      	add	r3, r2
 8009168:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800916c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009170:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	011a      	lsls	r2, r3, #4
 800917a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800917e:	4413      	add	r3, r2
 8009180:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009184:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009188:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800918c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	691b      	ldr	r3, [r3, #16]
 8009194:	b29a      	uxth	r2, r3
 8009196:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800919a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800919c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	69db      	ldr	r3, [r3, #28]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f000 8218 	beq.w	80095de <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80091ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80091bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	4413      	add	r3, r2
 80091c8:	881b      	ldrh	r3, [r3, #0]
 80091ca:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80091ce:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80091d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d005      	beq.n	80091e6 <USB_EPStartXfer+0x12ea>
 80091da:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80091de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d10d      	bne.n	8009202 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80091e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80091ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f040 81f5 	bne.w	80095de <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80091f4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80091f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f040 81ee 	bne.w	80095de <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009202:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009206:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800920a:	681a      	ldr	r2, [r3, #0]
 800920c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009210:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4413      	add	r3, r2
 800921c:	881b      	ldrh	r3, [r3, #0]
 800921e:	b29b      	uxth	r3, r3
 8009220:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009224:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009228:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800922c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009230:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009234:	681a      	ldr	r2, [r3, #0]
 8009236:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800923a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	781b      	ldrb	r3, [r3, #0]
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	441a      	add	r2, r3
 8009246:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800924a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800924e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009252:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009256:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800925a:	b29b      	uxth	r3, r3
 800925c:	8013      	strh	r3, [r2, #0]
 800925e:	e1be      	b.n	80095de <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009260:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009264:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	78db      	ldrb	r3, [r3, #3]
 800926c:	2b01      	cmp	r3, #1
 800926e:	f040 81b4 	bne.w	80095da <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009272:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009276:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	699a      	ldr	r2, [r3, #24]
 800927e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009282:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	691b      	ldr	r3, [r3, #16]
 800928a:	429a      	cmp	r2, r3
 800928c:	d917      	bls.n	80092be <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800928e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009292:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	691b      	ldr	r3, [r3, #16]
 800929a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800929e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	699a      	ldr	r2, [r3, #24]
 80092aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092ae:	1ad2      	subs	r2, r2, r3
 80092b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	619a      	str	r2, [r3, #24]
 80092bc:	e00e      	b.n	80092dc <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80092be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	699b      	ldr	r3, [r3, #24]
 80092ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 80092ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	2200      	movs	r2, #0
 80092da:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80092dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	785b      	ldrb	r3, [r3, #1]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	f040 8085 	bne.w	80093f8 <USB_EPStartXfer+0x14fc>
 80092ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80092fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009300:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800930a:	b29b      	uxth	r3, r3
 800930c:	461a      	mov	r2, r3
 800930e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8009312:	4413      	add	r3, r2
 8009314:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009318:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800931c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	781b      	ldrb	r3, [r3, #0]
 8009324:	011a      	lsls	r2, r3, #4
 8009326:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800932a:	4413      	add	r3, r2
 800932c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009330:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009334:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009338:	881b      	ldrh	r3, [r3, #0]
 800933a:	b29b      	uxth	r3, r3
 800933c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009340:	b29a      	uxth	r2, r3
 8009342:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009346:	801a      	strh	r2, [r3, #0]
 8009348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800934c:	2b3e      	cmp	r3, #62	@ 0x3e
 800934e:	d923      	bls.n	8009398 <USB_EPStartXfer+0x149c>
 8009350:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009354:	095b      	lsrs	r3, r3, #5
 8009356:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800935a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800935e:	f003 031f 	and.w	r3, r3, #31
 8009362:	2b00      	cmp	r3, #0
 8009364:	d104      	bne.n	8009370 <USB_EPStartXfer+0x1474>
 8009366:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800936a:	3b01      	subs	r3, #1
 800936c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009370:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009374:	881b      	ldrh	r3, [r3, #0]
 8009376:	b29a      	uxth	r2, r3
 8009378:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800937c:	b29b      	uxth	r3, r3
 800937e:	029b      	lsls	r3, r3, #10
 8009380:	b29b      	uxth	r3, r3
 8009382:	4313      	orrs	r3, r2
 8009384:	b29b      	uxth	r3, r3
 8009386:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800938a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800938e:	b29a      	uxth	r2, r3
 8009390:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009394:	801a      	strh	r2, [r3, #0]
 8009396:	e060      	b.n	800945a <USB_EPStartXfer+0x155e>
 8009398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800939c:	2b00      	cmp	r3, #0
 800939e:	d10c      	bne.n	80093ba <USB_EPStartXfer+0x14be>
 80093a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80093a4:	881b      	ldrh	r3, [r3, #0]
 80093a6:	b29b      	uxth	r3, r3
 80093a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093b0:	b29a      	uxth	r2, r3
 80093b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80093b6:	801a      	strh	r2, [r3, #0]
 80093b8:	e04f      	b.n	800945a <USB_EPStartXfer+0x155e>
 80093ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093be:	085b      	lsrs	r3, r3, #1
 80093c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80093c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d004      	beq.n	80093da <USB_EPStartXfer+0x14de>
 80093d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093d4:	3301      	adds	r3, #1
 80093d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80093da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80093de:	881b      	ldrh	r3, [r3, #0]
 80093e0:	b29a      	uxth	r2, r3
 80093e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	029b      	lsls	r3, r3, #10
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	4313      	orrs	r3, r2
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80093f4:	801a      	strh	r2, [r3, #0]
 80093f6:	e030      	b.n	800945a <USB_EPStartXfer+0x155e>
 80093f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	785b      	ldrb	r3, [r3, #1]
 8009404:	2b01      	cmp	r3, #1
 8009406:	d128      	bne.n	800945a <USB_EPStartXfer+0x155e>
 8009408:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800940c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009416:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800941a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009424:	b29b      	uxth	r3, r3
 8009426:	461a      	mov	r2, r3
 8009428:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800942c:	4413      	add	r3, r2
 800942e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009432:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009436:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	011a      	lsls	r2, r3, #4
 8009440:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009444:	4413      	add	r3, r2
 8009446:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800944a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800944e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009452:	b29a      	uxth	r2, r3
 8009454:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009458:	801a      	strh	r2, [r3, #0]
 800945a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800945e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800946c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	785b      	ldrb	r3, [r3, #1]
 8009474:	2b00      	cmp	r3, #0
 8009476:	f040 8085 	bne.w	8009584 <USB_EPStartXfer+0x1688>
 800947a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800947e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009488:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800948c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009496:	b29b      	uxth	r3, r3
 8009498:	461a      	mov	r2, r3
 800949a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800949e:	4413      	add	r3, r2
 80094a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80094a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	781b      	ldrb	r3, [r3, #0]
 80094b0:	011a      	lsls	r2, r3, #4
 80094b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80094b6:	4413      	add	r3, r2
 80094b8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80094bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80094c0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80094c4:	881b      	ldrh	r3, [r3, #0]
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80094d2:	801a      	strh	r2, [r3, #0]
 80094d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80094da:	d923      	bls.n	8009524 <USB_EPStartXfer+0x1628>
 80094dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094e0:	095b      	lsrs	r3, r3, #5
 80094e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80094e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094ea:	f003 031f 	and.w	r3, r3, #31
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d104      	bne.n	80094fc <USB_EPStartXfer+0x1600>
 80094f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80094f6:	3b01      	subs	r3, #1
 80094f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80094fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009500:	881b      	ldrh	r3, [r3, #0]
 8009502:	b29a      	uxth	r2, r3
 8009504:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009508:	b29b      	uxth	r3, r3
 800950a:	029b      	lsls	r3, r3, #10
 800950c:	b29b      	uxth	r3, r3
 800950e:	4313      	orrs	r3, r2
 8009510:	b29b      	uxth	r3, r3
 8009512:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009516:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800951a:	b29a      	uxth	r2, r3
 800951c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009520:	801a      	strh	r2, [r3, #0]
 8009522:	e05c      	b.n	80095de <USB_EPStartXfer+0x16e2>
 8009524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009528:	2b00      	cmp	r3, #0
 800952a:	d10c      	bne.n	8009546 <USB_EPStartXfer+0x164a>
 800952c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009530:	881b      	ldrh	r3, [r3, #0]
 8009532:	b29b      	uxth	r3, r3
 8009534:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009538:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800953c:	b29a      	uxth	r2, r3
 800953e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009542:	801a      	strh	r2, [r3, #0]
 8009544:	e04b      	b.n	80095de <USB_EPStartXfer+0x16e2>
 8009546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800954a:	085b      	lsrs	r3, r3, #1
 800954c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009554:	f003 0301 	and.w	r3, r3, #1
 8009558:	2b00      	cmp	r3, #0
 800955a:	d004      	beq.n	8009566 <USB_EPStartXfer+0x166a>
 800955c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009560:	3301      	adds	r3, #1
 8009562:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009566:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800956a:	881b      	ldrh	r3, [r3, #0]
 800956c:	b29a      	uxth	r2, r3
 800956e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009572:	b29b      	uxth	r3, r3
 8009574:	029b      	lsls	r3, r3, #10
 8009576:	b29b      	uxth	r3, r3
 8009578:	4313      	orrs	r3, r2
 800957a:	b29a      	uxth	r2, r3
 800957c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009580:	801a      	strh	r2, [r3, #0]
 8009582:	e02c      	b.n	80095de <USB_EPStartXfer+0x16e2>
 8009584:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009588:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	785b      	ldrb	r3, [r3, #1]
 8009590:	2b01      	cmp	r3, #1
 8009592:	d124      	bne.n	80095de <USB_EPStartXfer+0x16e2>
 8009594:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009598:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	461a      	mov	r2, r3
 80095a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80095aa:	4413      	add	r3, r2
 80095ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80095b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	011a      	lsls	r2, r3, #4
 80095be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80095c2:	4413      	add	r3, r2
 80095c4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80095c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80095d6:	801a      	strh	r2, [r3, #0]
 80095d8:	e001      	b.n	80095de <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80095da:	2301      	movs	r3, #1
 80095dc:	e03a      	b.n	8009654 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80095de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	781b      	ldrb	r3, [r3, #0]
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	4413      	add	r3, r2
 80095f8:	881b      	ldrh	r3, [r3, #0]
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009600:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009604:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009608:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800960c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009610:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009614:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009618:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800961c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009620:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009624:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800962e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	781b      	ldrb	r3, [r3, #0]
 8009636:	009b      	lsls	r3, r3, #2
 8009638:	441a      	add	r2, r3
 800963a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800963e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009642:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009646:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800964a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800964e:	b29b      	uxth	r3, r3
 8009650:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800965e:	b480      	push	{r7}
 8009660:	b085      	sub	sp, #20
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
 8009666:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	785b      	ldrb	r3, [r3, #1]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d020      	beq.n	80096b2 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009670:	687a      	ldr	r2, [r7, #4]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	4413      	add	r3, r2
 800967a:	881b      	ldrh	r3, [r3, #0]
 800967c:	b29b      	uxth	r3, r3
 800967e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009682:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009686:	81bb      	strh	r3, [r7, #12]
 8009688:	89bb      	ldrh	r3, [r7, #12]
 800968a:	f083 0310 	eor.w	r3, r3, #16
 800968e:	81bb      	strh	r3, [r7, #12]
 8009690:	687a      	ldr	r2, [r7, #4]
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	781b      	ldrb	r3, [r3, #0]
 8009696:	009b      	lsls	r3, r3, #2
 8009698:	441a      	add	r2, r3
 800969a:	89bb      	ldrh	r3, [r7, #12]
 800969c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	8013      	strh	r3, [r2, #0]
 80096b0:	e01f      	b.n	80096f2 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	009b      	lsls	r3, r3, #2
 80096ba:	4413      	add	r3, r2
 80096bc:	881b      	ldrh	r3, [r3, #0]
 80096be:	b29b      	uxth	r3, r3
 80096c0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80096c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096c8:	81fb      	strh	r3, [r7, #14]
 80096ca:	89fb      	ldrh	r3, [r7, #14]
 80096cc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80096d0:	81fb      	strh	r3, [r7, #14]
 80096d2:	687a      	ldr	r2, [r7, #4]
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	441a      	add	r2, r3
 80096dc:	89fb      	ldrh	r3, [r7, #14]
 80096de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80096e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80096e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80096ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80096f2:	2300      	movs	r3, #0
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3714      	adds	r7, #20
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bc80      	pop	{r7}
 80096fc:	4770      	bx	lr

080096fe <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80096fe:	b480      	push	{r7}
 8009700:	b087      	sub	sp, #28
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
 8009706:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	7b1b      	ldrb	r3, [r3, #12]
 800970c:	2b00      	cmp	r3, #0
 800970e:	f040 809d 	bne.w	800984c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	785b      	ldrb	r3, [r3, #1]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d04c      	beq.n	80097b4 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800971a:	687a      	ldr	r2, [r7, #4]
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	781b      	ldrb	r3, [r3, #0]
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	4413      	add	r3, r2
 8009724:	881b      	ldrh	r3, [r3, #0]
 8009726:	823b      	strh	r3, [r7, #16]
 8009728:	8a3b      	ldrh	r3, [r7, #16]
 800972a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800972e:	2b00      	cmp	r3, #0
 8009730:	d01b      	beq.n	800976a <USB_EPClearStall+0x6c>
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	009b      	lsls	r3, r3, #2
 800973a:	4413      	add	r3, r2
 800973c:	881b      	ldrh	r3, [r3, #0]
 800973e:	b29b      	uxth	r3, r3
 8009740:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009744:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009748:	81fb      	strh	r3, [r7, #14]
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	441a      	add	r2, r3
 8009754:	89fb      	ldrh	r3, [r7, #14]
 8009756:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800975a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800975e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009762:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009766:	b29b      	uxth	r3, r3
 8009768:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	78db      	ldrb	r3, [r3, #3]
 800976e:	2b01      	cmp	r3, #1
 8009770:	d06c      	beq.n	800984c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	781b      	ldrb	r3, [r3, #0]
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	4413      	add	r3, r2
 800977c:	881b      	ldrh	r3, [r3, #0]
 800977e:	b29b      	uxth	r3, r3
 8009780:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009788:	81bb      	strh	r3, [r7, #12]
 800978a:	89bb      	ldrh	r3, [r7, #12]
 800978c:	f083 0320 	eor.w	r3, r3, #32
 8009790:	81bb      	strh	r3, [r7, #12]
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	781b      	ldrb	r3, [r3, #0]
 8009798:	009b      	lsls	r3, r3, #2
 800979a:	441a      	add	r2, r3
 800979c:	89bb      	ldrh	r3, [r7, #12]
 800979e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	8013      	strh	r3, [r2, #0]
 80097b2:	e04b      	b.n	800984c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80097b4:	687a      	ldr	r2, [r7, #4]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	009b      	lsls	r3, r3, #2
 80097bc:	4413      	add	r3, r2
 80097be:	881b      	ldrh	r3, [r3, #0]
 80097c0:	82fb      	strh	r3, [r7, #22]
 80097c2:	8afb      	ldrh	r3, [r7, #22]
 80097c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d01b      	beq.n	8009804 <USB_EPClearStall+0x106>
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	4413      	add	r3, r2
 80097d6:	881b      	ldrh	r3, [r3, #0]
 80097d8:	b29b      	uxth	r3, r3
 80097da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097e2:	82bb      	strh	r3, [r7, #20]
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	441a      	add	r2, r3
 80097ee:	8abb      	ldrh	r3, [r7, #20]
 80097f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80097f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80097f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80097fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009800:	b29b      	uxth	r3, r3
 8009802:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4413      	add	r3, r2
 800980e:	881b      	ldrh	r3, [r3, #0]
 8009810:	b29b      	uxth	r3, r3
 8009812:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009816:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800981a:	827b      	strh	r3, [r7, #18]
 800981c:	8a7b      	ldrh	r3, [r7, #18]
 800981e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009822:	827b      	strh	r3, [r7, #18]
 8009824:	8a7b      	ldrh	r3, [r7, #18]
 8009826:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800982a:	827b      	strh	r3, [r7, #18]
 800982c:	687a      	ldr	r2, [r7, #4]
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	441a      	add	r2, r3
 8009836:	8a7b      	ldrh	r3, [r7, #18]
 8009838:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800983c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009840:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009848:	b29b      	uxth	r3, r3
 800984a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800984c:	2300      	movs	r3, #0
}
 800984e:	4618      	mov	r0, r3
 8009850:	371c      	adds	r7, #28
 8009852:	46bd      	mov	sp, r7
 8009854:	bc80      	pop	{r7}
 8009856:	4770      	bx	lr

08009858 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009858:	b480      	push	{r7}
 800985a:	b083      	sub	sp, #12
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	460b      	mov	r3, r1
 8009862:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009864:	78fb      	ldrb	r3, [r7, #3]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d103      	bne.n	8009872 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2280      	movs	r2, #128	@ 0x80
 800986e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009872:	2300      	movs	r3, #0
}
 8009874:	4618      	mov	r0, r3
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	bc80      	pop	{r7}
 800987c:	4770      	bx	lr

0800987e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800987e:	b480      	push	{r7}
 8009880:	b085      	sub	sp, #20
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800988c:	b29b      	uxth	r3, r3
 800988e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009890:	68fb      	ldr	r3, [r7, #12]
}
 8009892:	4618      	mov	r0, r3
 8009894:	3714      	adds	r7, #20
 8009896:	46bd      	mov	sp, r7
 8009898:	bc80      	pop	{r7}
 800989a:	4770      	bx	lr

0800989c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800989c:	b480      	push	{r7}
 800989e:	b083      	sub	sp, #12
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
 80098a4:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bc80      	pop	{r7}
 80098b0:	4770      	bx	lr

080098b2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b08b      	sub	sp, #44	@ 0x2c
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	60f8      	str	r0, [r7, #12]
 80098ba:	60b9      	str	r1, [r7, #8]
 80098bc:	4611      	mov	r1, r2
 80098be:	461a      	mov	r2, r3
 80098c0:	460b      	mov	r3, r1
 80098c2:	80fb      	strh	r3, [r7, #6]
 80098c4:	4613      	mov	r3, r2
 80098c6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80098c8:	88bb      	ldrh	r3, [r7, #4]
 80098ca:	3301      	adds	r3, #1
 80098cc:	085b      	lsrs	r3, r3, #1
 80098ce:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80098d4:	68bb      	ldr	r3, [r7, #8]
 80098d6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80098d8:	88fb      	ldrh	r3, [r7, #6]
 80098da:	005a      	lsls	r2, r3, #1
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	4413      	add	r3, r2
 80098e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80098e4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80098e6:	69bb      	ldr	r3, [r7, #24]
 80098e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80098ea:	e01f      	b.n	800992c <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	781b      	ldrb	r3, [r3, #0]
 80098f0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	3301      	adds	r3, #1
 80098f6:	781b      	ldrb	r3, [r3, #0]
 80098f8:	b21b      	sxth	r3, r3
 80098fa:	021b      	lsls	r3, r3, #8
 80098fc:	b21a      	sxth	r2, r3
 80098fe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009902:	4313      	orrs	r3, r2
 8009904:	b21b      	sxth	r3, r3
 8009906:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009908:	6a3b      	ldr	r3, [r7, #32]
 800990a:	8a7a      	ldrh	r2, [r7, #18]
 800990c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800990e:	6a3b      	ldr	r3, [r7, #32]
 8009910:	3302      	adds	r3, #2
 8009912:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8009914:	6a3b      	ldr	r3, [r7, #32]
 8009916:	3302      	adds	r3, #2
 8009918:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800991a:	69fb      	ldr	r3, [r7, #28]
 800991c:	3301      	adds	r3, #1
 800991e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	3301      	adds	r3, #1
 8009924:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8009926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009928:	3b01      	subs	r3, #1
 800992a:	627b      	str	r3, [r7, #36]	@ 0x24
 800992c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992e:	2b00      	cmp	r3, #0
 8009930:	d1dc      	bne.n	80098ec <USB_WritePMA+0x3a>
  }
}
 8009932:	bf00      	nop
 8009934:	bf00      	nop
 8009936:	372c      	adds	r7, #44	@ 0x2c
 8009938:	46bd      	mov	sp, r7
 800993a:	bc80      	pop	{r7}
 800993c:	4770      	bx	lr

0800993e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800993e:	b480      	push	{r7}
 8009940:	b08b      	sub	sp, #44	@ 0x2c
 8009942:	af00      	add	r7, sp, #0
 8009944:	60f8      	str	r0, [r7, #12]
 8009946:	60b9      	str	r1, [r7, #8]
 8009948:	4611      	mov	r1, r2
 800994a:	461a      	mov	r2, r3
 800994c:	460b      	mov	r3, r1
 800994e:	80fb      	strh	r3, [r7, #6]
 8009950:	4613      	mov	r3, r2
 8009952:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009954:	88bb      	ldrh	r3, [r7, #4]
 8009956:	085b      	lsrs	r3, r3, #1
 8009958:	b29b      	uxth	r3, r3
 800995a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009964:	88fb      	ldrh	r3, [r7, #6]
 8009966:	005a      	lsls	r2, r3, #1
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	4413      	add	r3, r2
 800996c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009970:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009972:	69bb      	ldr	r3, [r7, #24]
 8009974:	627b      	str	r3, [r7, #36]	@ 0x24
 8009976:	e01b      	b.n	80099b0 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8009978:	6a3b      	ldr	r3, [r7, #32]
 800997a:	881b      	ldrh	r3, [r3, #0]
 800997c:	b29b      	uxth	r3, r3
 800997e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009980:	6a3b      	ldr	r3, [r7, #32]
 8009982:	3302      	adds	r3, #2
 8009984:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	b2da      	uxtb	r2, r3
 800998a:	69fb      	ldr	r3, [r7, #28]
 800998c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	3301      	adds	r3, #1
 8009992:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8009994:	693b      	ldr	r3, [r7, #16]
 8009996:	0a1b      	lsrs	r3, r3, #8
 8009998:	b2da      	uxtb	r2, r3
 800999a:	69fb      	ldr	r3, [r7, #28]
 800999c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800999e:	69fb      	ldr	r3, [r7, #28]
 80099a0:	3301      	adds	r3, #1
 80099a2:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80099a4:	6a3b      	ldr	r3, [r7, #32]
 80099a6:	3302      	adds	r3, #2
 80099a8:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80099aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ac:	3b01      	subs	r3, #1
 80099ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80099b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1e0      	bne.n	8009978 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80099b6:	88bb      	ldrh	r3, [r7, #4]
 80099b8:	f003 0301 	and.w	r3, r3, #1
 80099bc:	b29b      	uxth	r3, r3
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d007      	beq.n	80099d2 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80099c2:	6a3b      	ldr	r3, [r7, #32]
 80099c4:	881b      	ldrh	r3, [r3, #0]
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	b2da      	uxtb	r2, r3
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	701a      	strb	r2, [r3, #0]
  }
}
 80099d2:	bf00      	nop
 80099d4:	372c      	adds	r7, #44	@ 0x2c
 80099d6:	46bd      	mov	sp, r7
 80099d8:	bc80      	pop	{r7}
 80099da:	4770      	bx	lr

080099dc <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80099dc:	b480      	push	{r7}
 80099de:	b087      	sub	sp, #28
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	60f8      	str	r0, [r7, #12]
 80099e4:	60b9      	str	r1, [r7, #8]
 80099e6:	4613      	mov	r3, r2
 80099e8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099f0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	68ba      	ldr	r2, [r7, #8]
 80099f6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80099fa:	88fa      	ldrh	r2, [r7, #6]
 80099fc:	697b      	ldr	r3, [r7, #20]
 80099fe:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	371c      	adds	r7, #28
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bc80      	pop	{r7}
 8009a0c:	4770      	bx	lr

08009a0e <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009a0e:	b580      	push	{r7, lr}
 8009a10:	b084      	sub	sp, #16
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a1c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d01c      	beq.n	8009a62 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d115      	bne.n	8009a5e <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	2201      	movs	r2, #1
 8009a36:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	2181      	movs	r1, #129	@ 0x81
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f001 f949 	bl	800acec <USBD_LL_Transmit>

      return USBD_OK;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	e002      	b.n	8009a64 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	e000      	b.n	8009a64 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009a62:	2302      	movs	r3, #2
  }
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3710      	adds	r7, #16
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009a6c:	b480      	push	{r7}
 8009a6e:	b083      	sub	sp, #12
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009a74:	2300      	movs	r3, #0
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	370c      	adds	r7, #12
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bc80      	pop	{r7}
 8009a7e:	4770      	bx	lr

08009a80 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b084      	sub	sp, #16
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	460b      	mov	r3, r1
 8009a8a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009a8c:	2302      	movs	r3, #2
 8009a8e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00c      	beq.n	8009ab4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	78fa      	ldrb	r2, [r7, #3]
 8009aa4:	4611      	mov	r1, r2
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	4798      	blx	r3
 8009aaa:	4603      	mov	r3, r0
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d101      	bne.n	8009ab4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3710      	adds	r7, #16
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009abe:	b580      	push	{r7, lr}
 8009ac0:	b082      	sub	sp, #8
 8009ac2:	af00      	add	r7, sp, #0
 8009ac4:	6078      	str	r0, [r7, #4]
 8009ac6:	460b      	mov	r3, r1
 8009ac8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ad0:	685b      	ldr	r3, [r3, #4]
 8009ad2:	78fa      	ldrb	r2, [r7, #3]
 8009ad4:	4611      	mov	r1, r2
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	4798      	blx	r3

  return USBD_OK;
 8009ada:	2300      	movs	r3, #0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3708      	adds	r7, #8
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}

08009ae4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b082      	sub	sp, #8
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009af4:	6839      	ldr	r1, [r7, #0]
 8009af6:	4618      	mov	r0, r3
 8009af8:	f000 fed7 	bl	800a8aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009b0a:	461a      	mov	r2, r3
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009b18:	f003 031f 	and.w	r3, r3, #31
 8009b1c:	2b02      	cmp	r3, #2
 8009b1e:	d016      	beq.n	8009b4e <USBD_LL_SetupStage+0x6a>
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	d81c      	bhi.n	8009b5e <USBD_LL_SetupStage+0x7a>
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d002      	beq.n	8009b2e <USBD_LL_SetupStage+0x4a>
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d008      	beq.n	8009b3e <USBD_LL_SetupStage+0x5a>
 8009b2c:	e017      	b.n	8009b5e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009b34:	4619      	mov	r1, r3
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 f9ca 	bl	8009ed0 <USBD_StdDevReq>
      break;
 8009b3c:	e01a      	b.n	8009b74 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009b44:	4619      	mov	r1, r3
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 fa2c 	bl	8009fa4 <USBD_StdItfReq>
      break;
 8009b4c:	e012      	b.n	8009b74 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009b54:	4619      	mov	r1, r3
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f000 fa6c 	bl	800a034 <USBD_StdEPReq>
      break;
 8009b5c:	e00a      	b.n	8009b74 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009b64:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009b68:	b2db      	uxtb	r3, r3
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f001 f835 	bl	800abdc <USBD_LL_StallEP>
      break;
 8009b72:	bf00      	nop
  }

  return USBD_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3708      	adds	r7, #8
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b086      	sub	sp, #24
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	60f8      	str	r0, [r7, #12]
 8009b86:	460b      	mov	r3, r1
 8009b88:	607a      	str	r2, [r7, #4]
 8009b8a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009b8c:	7afb      	ldrb	r3, [r7, #11]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d14b      	bne.n	8009c2a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009b98:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009ba0:	2b03      	cmp	r3, #3
 8009ba2:	d134      	bne.n	8009c0e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	68da      	ldr	r2, [r3, #12]
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	691b      	ldr	r3, [r3, #16]
 8009bac:	429a      	cmp	r2, r3
 8009bae:	d919      	bls.n	8009be4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	68da      	ldr	r2, [r3, #12]
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	691b      	ldr	r3, [r3, #16]
 8009bb8:	1ad2      	subs	r2, r2, r3
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	68da      	ldr	r2, [r3, #12]
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d203      	bcs.n	8009bd2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	e002      	b.n	8009bd8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	461a      	mov	r2, r3
 8009bda:	6879      	ldr	r1, [r7, #4]
 8009bdc:	68f8      	ldr	r0, [r7, #12]
 8009bde:	f000 fedc 	bl	800a99a <USBD_CtlContinueRx>
 8009be2:	e038      	b.n	8009c56 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009bea:	691b      	ldr	r3, [r3, #16]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d00a      	beq.n	8009c06 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009bf6:	2b03      	cmp	r3, #3
 8009bf8:	d105      	bne.n	8009c06 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c00:	691b      	ldr	r3, [r3, #16]
 8009c02:	68f8      	ldr	r0, [r7, #12]
 8009c04:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f000 fed9 	bl	800a9be <USBD_CtlSendStatus>
 8009c0c:	e023      	b.n	8009c56 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009c14:	2b05      	cmp	r3, #5
 8009c16:	d11e      	bne.n	8009c56 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009c20:	2100      	movs	r1, #0
 8009c22:	68f8      	ldr	r0, [r7, #12]
 8009c24:	f000 ffda 	bl	800abdc <USBD_LL_StallEP>
 8009c28:	e015      	b.n	8009c56 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c30:	699b      	ldr	r3, [r3, #24]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00d      	beq.n	8009c52 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009c3c:	2b03      	cmp	r3, #3
 8009c3e:	d108      	bne.n	8009c52 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c46:	699b      	ldr	r3, [r3, #24]
 8009c48:	7afa      	ldrb	r2, [r7, #11]
 8009c4a:	4611      	mov	r1, r2
 8009c4c:	68f8      	ldr	r0, [r7, #12]
 8009c4e:	4798      	blx	r3
 8009c50:	e001      	b.n	8009c56 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009c52:	2302      	movs	r3, #2
 8009c54:	e000      	b.n	8009c58 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009c56:	2300      	movs	r3, #0
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3718      	adds	r7, #24
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b086      	sub	sp, #24
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	460b      	mov	r3, r1
 8009c6a:	607a      	str	r2, [r7, #4]
 8009c6c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009c6e:	7afb      	ldrb	r3, [r7, #11]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d17f      	bne.n	8009d74 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	3314      	adds	r3, #20
 8009c78:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d15c      	bne.n	8009d3e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	68da      	ldr	r2, [r3, #12]
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	691b      	ldr	r3, [r3, #16]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d915      	bls.n	8009cbc <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009c90:	697b      	ldr	r3, [r7, #20]
 8009c92:	68da      	ldr	r2, [r3, #12]
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	691b      	ldr	r3, [r3, #16]
 8009c98:	1ad2      	subs	r2, r2, r3
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	b29b      	uxth	r3, r3
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	6879      	ldr	r1, [r7, #4]
 8009ca8:	68f8      	ldr	r0, [r7, #12]
 8009caa:	f000 fe64 	bl	800a976 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cae:	2300      	movs	r3, #0
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	2100      	movs	r1, #0
 8009cb4:	68f8      	ldr	r0, [r7, #12]
 8009cb6:	f001 f83c 	bl	800ad32 <USBD_LL_PrepareReceive>
 8009cba:	e04e      	b.n	8009d5a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009cbc:	697b      	ldr	r3, [r7, #20]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	697a      	ldr	r2, [r7, #20]
 8009cc2:	6912      	ldr	r2, [r2, #16]
 8009cc4:	fbb3 f1f2 	udiv	r1, r3, r2
 8009cc8:	fb01 f202 	mul.w	r2, r1, r2
 8009ccc:	1a9b      	subs	r3, r3, r2
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d11c      	bne.n	8009d0c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	689a      	ldr	r2, [r3, #8]
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d316      	bcc.n	8009d0c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	689a      	ldr	r2, [r3, #8]
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d20f      	bcs.n	8009d0c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009cec:	2200      	movs	r2, #0
 8009cee:	2100      	movs	r1, #0
 8009cf0:	68f8      	ldr	r0, [r7, #12]
 8009cf2:	f000 fe40 	bl	800a976 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cfe:	2300      	movs	r3, #0
 8009d00:	2200      	movs	r2, #0
 8009d02:	2100      	movs	r1, #0
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f001 f814 	bl	800ad32 <USBD_LL_PrepareReceive>
 8009d0a:	e026      	b.n	8009d5a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d12:	68db      	ldr	r3, [r3, #12]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d00a      	beq.n	8009d2e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009d1e:	2b03      	cmp	r3, #3
 8009d20:	d105      	bne.n	8009d2e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d28:	68db      	ldr	r3, [r3, #12]
 8009d2a:	68f8      	ldr	r0, [r7, #12]
 8009d2c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009d2e:	2180      	movs	r1, #128	@ 0x80
 8009d30:	68f8      	ldr	r0, [r7, #12]
 8009d32:	f000 ff53 	bl	800abdc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	f000 fe54 	bl	800a9e4 <USBD_CtlReceiveStatus>
 8009d3c:	e00d      	b.n	8009d5a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009d44:	2b04      	cmp	r3, #4
 8009d46:	d004      	beq.n	8009d52 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d103      	bne.n	8009d5a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009d52:	2180      	movs	r1, #128	@ 0x80
 8009d54:	68f8      	ldr	r0, [r7, #12]
 8009d56:	f000 ff41 	bl	800abdc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d11d      	bne.n	8009da0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f7ff fe81 	bl	8009a6c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009d72:	e015      	b.n	8009da0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d7a:	695b      	ldr	r3, [r3, #20]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d00d      	beq.n	8009d9c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009d86:	2b03      	cmp	r3, #3
 8009d88:	d108      	bne.n	8009d9c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d90:	695b      	ldr	r3, [r3, #20]
 8009d92:	7afa      	ldrb	r2, [r7, #11]
 8009d94:	4611      	mov	r1, r2
 8009d96:	68f8      	ldr	r0, [r7, #12]
 8009d98:	4798      	blx	r3
 8009d9a:	e001      	b.n	8009da0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009d9c:	2302      	movs	r3, #2
 8009d9e:	e000      	b.n	8009da2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009da0:	2300      	movs	r3, #0
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3718      	adds	r7, #24
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}

08009daa <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	b082      	sub	sp, #8
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009db2:	2340      	movs	r3, #64	@ 0x40
 8009db4:	2200      	movs	r2, #0
 8009db6:	2100      	movs	r1, #0
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 fee9 	bl	800ab90 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2240      	movs	r2, #64	@ 0x40
 8009dca:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009dce:	2340      	movs	r3, #64	@ 0x40
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	2180      	movs	r1, #128	@ 0x80
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f000 fedb 	bl	800ab90 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2201      	movs	r2, #1
 8009dde:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2240      	movs	r2, #64	@ 0x40
 8009de4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2201      	movs	r2, #1
 8009dea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d009      	beq.n	8009e22 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	687a      	ldr	r2, [r7, #4]
 8009e18:	6852      	ldr	r2, [r2, #4]
 8009e1a:	b2d2      	uxtb	r2, r2
 8009e1c:	4611      	mov	r1, r2
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	4798      	blx	r3
  }

  return USBD_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b083      	sub	sp, #12
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
 8009e34:	460b      	mov	r3, r1
 8009e36:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	78fa      	ldrb	r2, [r7, #3]
 8009e3c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	370c      	adds	r7, #12
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bc80      	pop	{r7}
 8009e48:	4770      	bx	lr

08009e4a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b083      	sub	sp, #12
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2204      	movs	r2, #4
 8009e62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009e66:	2300      	movs	r3, #0
}
 8009e68:	4618      	mov	r0, r3
 8009e6a:	370c      	adds	r7, #12
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bc80      	pop	{r7}
 8009e70:	4770      	bx	lr

08009e72 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009e72:	b480      	push	{r7}
 8009e74:	b083      	sub	sp, #12
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e80:	2b04      	cmp	r3, #4
 8009e82:	d105      	bne.n	8009e90 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	370c      	adds	r7, #12
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bc80      	pop	{r7}
 8009e9a:	4770      	bx	lr

08009e9c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b082      	sub	sp, #8
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009eaa:	2b03      	cmp	r3, #3
 8009eac:	d10b      	bne.n	8009ec6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eb4:	69db      	ldr	r3, [r3, #28]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d005      	beq.n	8009ec6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ec0:	69db      	ldr	r3, [r3, #28]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3708      	adds	r7, #8
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009eda:	2300      	movs	r3, #0
 8009edc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	781b      	ldrb	r3, [r3, #0]
 8009ee2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ee6:	2b40      	cmp	r3, #64	@ 0x40
 8009ee8:	d005      	beq.n	8009ef6 <USBD_StdDevReq+0x26>
 8009eea:	2b40      	cmp	r3, #64	@ 0x40
 8009eec:	d84f      	bhi.n	8009f8e <USBD_StdDevReq+0xbe>
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d009      	beq.n	8009f06 <USBD_StdDevReq+0x36>
 8009ef2:	2b20      	cmp	r3, #32
 8009ef4:	d14b      	bne.n	8009f8e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009efc:	689b      	ldr	r3, [r3, #8]
 8009efe:	6839      	ldr	r1, [r7, #0]
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	4798      	blx	r3
      break;
 8009f04:	e048      	b.n	8009f98 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	785b      	ldrb	r3, [r3, #1]
 8009f0a:	2b09      	cmp	r3, #9
 8009f0c:	d839      	bhi.n	8009f82 <USBD_StdDevReq+0xb2>
 8009f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009f14 <USBD_StdDevReq+0x44>)
 8009f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f14:	08009f65 	.word	0x08009f65
 8009f18:	08009f79 	.word	0x08009f79
 8009f1c:	08009f83 	.word	0x08009f83
 8009f20:	08009f6f 	.word	0x08009f6f
 8009f24:	08009f83 	.word	0x08009f83
 8009f28:	08009f47 	.word	0x08009f47
 8009f2c:	08009f3d 	.word	0x08009f3d
 8009f30:	08009f83 	.word	0x08009f83
 8009f34:	08009f5b 	.word	0x08009f5b
 8009f38:	08009f51 	.word	0x08009f51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009f3c:	6839      	ldr	r1, [r7, #0]
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 f9dc 	bl	800a2fc <USBD_GetDescriptor>
          break;
 8009f44:	e022      	b.n	8009f8c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009f46:	6839      	ldr	r1, [r7, #0]
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f000 fb3f 	bl	800a5cc <USBD_SetAddress>
          break;
 8009f4e:	e01d      	b.n	8009f8c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009f50:	6839      	ldr	r1, [r7, #0]
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 fb7e 	bl	800a654 <USBD_SetConfig>
          break;
 8009f58:	e018      	b.n	8009f8c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009f5a:	6839      	ldr	r1, [r7, #0]
 8009f5c:	6878      	ldr	r0, [r7, #4]
 8009f5e:	f000 fc07 	bl	800a770 <USBD_GetConfig>
          break;
 8009f62:	e013      	b.n	8009f8c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009f64:	6839      	ldr	r1, [r7, #0]
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 fc37 	bl	800a7da <USBD_GetStatus>
          break;
 8009f6c:	e00e      	b.n	8009f8c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009f6e:	6839      	ldr	r1, [r7, #0]
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f000 fc65 	bl	800a840 <USBD_SetFeature>
          break;
 8009f76:	e009      	b.n	8009f8c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009f78:	6839      	ldr	r1, [r7, #0]
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f000 fc74 	bl	800a868 <USBD_ClrFeature>
          break;
 8009f80:	e004      	b.n	8009f8c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009f82:	6839      	ldr	r1, [r7, #0]
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 fcc9 	bl	800a91c <USBD_CtlError>
          break;
 8009f8a:	bf00      	nop
      }
      break;
 8009f8c:	e004      	b.n	8009f98 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009f8e:	6839      	ldr	r1, [r7, #0]
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 fcc3 	bl	800a91c <USBD_CtlError>
      break;
 8009f96:	bf00      	nop
  }

  return ret;
 8009f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3710      	adds	r7, #16
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}
 8009fa2:	bf00      	nop

08009fa4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	781b      	ldrb	r3, [r3, #0]
 8009fb6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009fba:	2b40      	cmp	r3, #64	@ 0x40
 8009fbc:	d005      	beq.n	8009fca <USBD_StdItfReq+0x26>
 8009fbe:	2b40      	cmp	r3, #64	@ 0x40
 8009fc0:	d82e      	bhi.n	800a020 <USBD_StdItfReq+0x7c>
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <USBD_StdItfReq+0x26>
 8009fc6:	2b20      	cmp	r3, #32
 8009fc8:	d12a      	bne.n	800a020 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009fd0:	3b01      	subs	r3, #1
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d81d      	bhi.n	800a012 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	889b      	ldrh	r3, [r3, #4]
 8009fda:	b2db      	uxtb	r3, r3
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d813      	bhi.n	800a008 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009fe6:	689b      	ldr	r3, [r3, #8]
 8009fe8:	6839      	ldr	r1, [r7, #0]
 8009fea:	6878      	ldr	r0, [r7, #4]
 8009fec:	4798      	blx	r3
 8009fee:	4603      	mov	r3, r0
 8009ff0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	88db      	ldrh	r3, [r3, #6]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d110      	bne.n	800a01c <USBD_StdItfReq+0x78>
 8009ffa:	7bfb      	ldrb	r3, [r7, #15]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d10d      	bne.n	800a01c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 fcdc 	bl	800a9be <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a006:	e009      	b.n	800a01c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a008:	6839      	ldr	r1, [r7, #0]
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	f000 fc86 	bl	800a91c <USBD_CtlError>
          break;
 800a010:	e004      	b.n	800a01c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a012:	6839      	ldr	r1, [r7, #0]
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 fc81 	bl	800a91c <USBD_CtlError>
          break;
 800a01a:	e000      	b.n	800a01e <USBD_StdItfReq+0x7a>
          break;
 800a01c:	bf00      	nop
      }
      break;
 800a01e:	e004      	b.n	800a02a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a020:	6839      	ldr	r1, [r7, #0]
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fc7a 	bl	800a91c <USBD_CtlError>
      break;
 800a028:	bf00      	nop
  }

  return USBD_OK;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3710      	adds	r7, #16
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b084      	sub	sp, #16
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
 800a03c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a03e:	2300      	movs	r3, #0
 800a040:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	889b      	ldrh	r3, [r3, #4]
 800a046:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a050:	2b40      	cmp	r3, #64	@ 0x40
 800a052:	d007      	beq.n	800a064 <USBD_StdEPReq+0x30>
 800a054:	2b40      	cmp	r3, #64	@ 0x40
 800a056:	f200 8146 	bhi.w	800a2e6 <USBD_StdEPReq+0x2b2>
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00a      	beq.n	800a074 <USBD_StdEPReq+0x40>
 800a05e:	2b20      	cmp	r3, #32
 800a060:	f040 8141 	bne.w	800a2e6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	6839      	ldr	r1, [r7, #0]
 800a06e:	6878      	ldr	r0, [r7, #4]
 800a070:	4798      	blx	r3
      break;
 800a072:	e13d      	b.n	800a2f0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a07c:	2b20      	cmp	r3, #32
 800a07e:	d10a      	bne.n	800a096 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a086:	689b      	ldr	r3, [r3, #8]
 800a088:	6839      	ldr	r1, [r7, #0]
 800a08a:	6878      	ldr	r0, [r7, #4]
 800a08c:	4798      	blx	r3
 800a08e:	4603      	mov	r3, r0
 800a090:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a092:	7bfb      	ldrb	r3, [r7, #15]
 800a094:	e12d      	b.n	800a2f2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	785b      	ldrb	r3, [r3, #1]
 800a09a:	2b03      	cmp	r3, #3
 800a09c:	d007      	beq.n	800a0ae <USBD_StdEPReq+0x7a>
 800a09e:	2b03      	cmp	r3, #3
 800a0a0:	f300 811b 	bgt.w	800a2da <USBD_StdEPReq+0x2a6>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d072      	beq.n	800a18e <USBD_StdEPReq+0x15a>
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d03a      	beq.n	800a122 <USBD_StdEPReq+0xee>
 800a0ac:	e115      	b.n	800a2da <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	d002      	beq.n	800a0be <USBD_StdEPReq+0x8a>
 800a0b8:	2b03      	cmp	r3, #3
 800a0ba:	d015      	beq.n	800a0e8 <USBD_StdEPReq+0xb4>
 800a0bc:	e02b      	b.n	800a116 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a0be:	7bbb      	ldrb	r3, [r7, #14]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d00c      	beq.n	800a0de <USBD_StdEPReq+0xaa>
 800a0c4:	7bbb      	ldrb	r3, [r7, #14]
 800a0c6:	2b80      	cmp	r3, #128	@ 0x80
 800a0c8:	d009      	beq.n	800a0de <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a0ca:	7bbb      	ldrb	r3, [r7, #14]
 800a0cc:	4619      	mov	r1, r3
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 fd84 	bl	800abdc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a0d4:	2180      	movs	r1, #128	@ 0x80
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f000 fd80 	bl	800abdc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a0dc:	e020      	b.n	800a120 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a0de:	6839      	ldr	r1, [r7, #0]
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f000 fc1b 	bl	800a91c <USBD_CtlError>
              break;
 800a0e6:	e01b      	b.n	800a120 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	885b      	ldrh	r3, [r3, #2]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d10e      	bne.n	800a10e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a0f0:	7bbb      	ldrb	r3, [r7, #14]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d00b      	beq.n	800a10e <USBD_StdEPReq+0xda>
 800a0f6:	7bbb      	ldrb	r3, [r7, #14]
 800a0f8:	2b80      	cmp	r3, #128	@ 0x80
 800a0fa:	d008      	beq.n	800a10e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	88db      	ldrh	r3, [r3, #6]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d104      	bne.n	800a10e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a104:	7bbb      	ldrb	r3, [r7, #14]
 800a106:	4619      	mov	r1, r3
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f000 fd67 	bl	800abdc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 fc55 	bl	800a9be <USBD_CtlSendStatus>

              break;
 800a114:	e004      	b.n	800a120 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a116:	6839      	ldr	r1, [r7, #0]
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 fbff 	bl	800a91c <USBD_CtlError>
              break;
 800a11e:	bf00      	nop
          }
          break;
 800a120:	e0e0      	b.n	800a2e4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a128:	2b02      	cmp	r3, #2
 800a12a:	d002      	beq.n	800a132 <USBD_StdEPReq+0xfe>
 800a12c:	2b03      	cmp	r3, #3
 800a12e:	d015      	beq.n	800a15c <USBD_StdEPReq+0x128>
 800a130:	e026      	b.n	800a180 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a132:	7bbb      	ldrb	r3, [r7, #14]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d00c      	beq.n	800a152 <USBD_StdEPReq+0x11e>
 800a138:	7bbb      	ldrb	r3, [r7, #14]
 800a13a:	2b80      	cmp	r3, #128	@ 0x80
 800a13c:	d009      	beq.n	800a152 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a13e:	7bbb      	ldrb	r3, [r7, #14]
 800a140:	4619      	mov	r1, r3
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 fd4a 	bl	800abdc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a148:	2180      	movs	r1, #128	@ 0x80
 800a14a:	6878      	ldr	r0, [r7, #4]
 800a14c:	f000 fd46 	bl	800abdc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a150:	e01c      	b.n	800a18c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a152:	6839      	ldr	r1, [r7, #0]
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 fbe1 	bl	800a91c <USBD_CtlError>
              break;
 800a15a:	e017      	b.n	800a18c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	885b      	ldrh	r3, [r3, #2]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d112      	bne.n	800a18a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a164:	7bbb      	ldrb	r3, [r7, #14]
 800a166:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d004      	beq.n	800a178 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a16e:	7bbb      	ldrb	r3, [r7, #14]
 800a170:	4619      	mov	r1, r3
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 fd51 	bl	800ac1a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	f000 fc20 	bl	800a9be <USBD_CtlSendStatus>
              }
              break;
 800a17e:	e004      	b.n	800a18a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a180:	6839      	ldr	r1, [r7, #0]
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fbca 	bl	800a91c <USBD_CtlError>
              break;
 800a188:	e000      	b.n	800a18c <USBD_StdEPReq+0x158>
              break;
 800a18a:	bf00      	nop
          }
          break;
 800a18c:	e0aa      	b.n	800a2e4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a194:	2b02      	cmp	r3, #2
 800a196:	d002      	beq.n	800a19e <USBD_StdEPReq+0x16a>
 800a198:	2b03      	cmp	r3, #3
 800a19a:	d032      	beq.n	800a202 <USBD_StdEPReq+0x1ce>
 800a19c:	e097      	b.n	800a2ce <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a19e:	7bbb      	ldrb	r3, [r7, #14]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d007      	beq.n	800a1b4 <USBD_StdEPReq+0x180>
 800a1a4:	7bbb      	ldrb	r3, [r7, #14]
 800a1a6:	2b80      	cmp	r3, #128	@ 0x80
 800a1a8:	d004      	beq.n	800a1b4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a1aa:	6839      	ldr	r1, [r7, #0]
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f000 fbb5 	bl	800a91c <USBD_CtlError>
                break;
 800a1b2:	e091      	b.n	800a2d8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	da0b      	bge.n	800a1d4 <USBD_StdEPReq+0x1a0>
 800a1bc:	7bbb      	ldrb	r3, [r7, #14]
 800a1be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a1c2:	4613      	mov	r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	4413      	add	r3, r2
 800a1c8:	009b      	lsls	r3, r3, #2
 800a1ca:	3310      	adds	r3, #16
 800a1cc:	687a      	ldr	r2, [r7, #4]
 800a1ce:	4413      	add	r3, r2
 800a1d0:	3304      	adds	r3, #4
 800a1d2:	e00b      	b.n	800a1ec <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a1d4:	7bbb      	ldrb	r3, [r7, #14]
 800a1d6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1da:	4613      	mov	r3, r2
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	4413      	add	r3, r2
 800a1e0:	009b      	lsls	r3, r3, #2
 800a1e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a1e6:	687a      	ldr	r2, [r7, #4]
 800a1e8:	4413      	add	r3, r2
 800a1ea:	3304      	adds	r3, #4
 800a1ec:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	2202      	movs	r2, #2
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 fb9f 	bl	800a93e <USBD_CtlSendData>
              break;
 800a200:	e06a      	b.n	800a2d8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a202:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a206:	2b00      	cmp	r3, #0
 800a208:	da11      	bge.n	800a22e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a20a:	7bbb      	ldrb	r3, [r7, #14]
 800a20c:	f003 020f 	and.w	r2, r3, #15
 800a210:	6879      	ldr	r1, [r7, #4]
 800a212:	4613      	mov	r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	4413      	add	r3, r2
 800a218:	009b      	lsls	r3, r3, #2
 800a21a:	440b      	add	r3, r1
 800a21c:	3318      	adds	r3, #24
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d117      	bne.n	800a254 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a224:	6839      	ldr	r1, [r7, #0]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fb78 	bl	800a91c <USBD_CtlError>
                  break;
 800a22c:	e054      	b.n	800a2d8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a22e:	7bbb      	ldrb	r3, [r7, #14]
 800a230:	f003 020f 	and.w	r2, r3, #15
 800a234:	6879      	ldr	r1, [r7, #4]
 800a236:	4613      	mov	r3, r2
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	4413      	add	r3, r2
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	440b      	add	r3, r1
 800a240:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d104      	bne.n	800a254 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a24a:	6839      	ldr	r1, [r7, #0]
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f000 fb65 	bl	800a91c <USBD_CtlError>
                  break;
 800a252:	e041      	b.n	800a2d8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a254:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	da0b      	bge.n	800a274 <USBD_StdEPReq+0x240>
 800a25c:	7bbb      	ldrb	r3, [r7, #14]
 800a25e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a262:	4613      	mov	r3, r2
 800a264:	009b      	lsls	r3, r3, #2
 800a266:	4413      	add	r3, r2
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	3310      	adds	r3, #16
 800a26c:	687a      	ldr	r2, [r7, #4]
 800a26e:	4413      	add	r3, r2
 800a270:	3304      	adds	r3, #4
 800a272:	e00b      	b.n	800a28c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a274:	7bbb      	ldrb	r3, [r7, #14]
 800a276:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a27a:	4613      	mov	r3, r2
 800a27c:	009b      	lsls	r3, r3, #2
 800a27e:	4413      	add	r3, r2
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	4413      	add	r3, r2
 800a28a:	3304      	adds	r3, #4
 800a28c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a28e:	7bbb      	ldrb	r3, [r7, #14]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d002      	beq.n	800a29a <USBD_StdEPReq+0x266>
 800a294:	7bbb      	ldrb	r3, [r7, #14]
 800a296:	2b80      	cmp	r3, #128	@ 0x80
 800a298:	d103      	bne.n	800a2a2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	2200      	movs	r2, #0
 800a29e:	601a      	str	r2, [r3, #0]
 800a2a0:	e00e      	b.n	800a2c0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a2a2:	7bbb      	ldrb	r3, [r7, #14]
 800a2a4:	4619      	mov	r1, r3
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fcd6 	bl	800ac58 <USBD_LL_IsStallEP>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d003      	beq.n	800a2ba <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	2201      	movs	r2, #1
 800a2b6:	601a      	str	r2, [r3, #0]
 800a2b8:	e002      	b.n	800a2c0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	2202      	movs	r2, #2
 800a2c4:	4619      	mov	r1, r3
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 fb39 	bl	800a93e <USBD_CtlSendData>
              break;
 800a2cc:	e004      	b.n	800a2d8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a2ce:	6839      	ldr	r1, [r7, #0]
 800a2d0:	6878      	ldr	r0, [r7, #4]
 800a2d2:	f000 fb23 	bl	800a91c <USBD_CtlError>
              break;
 800a2d6:	bf00      	nop
          }
          break;
 800a2d8:	e004      	b.n	800a2e4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a2da:	6839      	ldr	r1, [r7, #0]
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 fb1d 	bl	800a91c <USBD_CtlError>
          break;
 800a2e2:	bf00      	nop
      }
      break;
 800a2e4:	e004      	b.n	800a2f0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a2e6:	6839      	ldr	r1, [r7, #0]
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f000 fb17 	bl	800a91c <USBD_CtlError>
      break;
 800a2ee:	bf00      	nop
  }

  return ret;
 800a2f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3710      	adds	r7, #16
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}
	...

0800a2fc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b084      	sub	sp, #16
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
 800a304:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a306:	2300      	movs	r3, #0
 800a308:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a30a:	2300      	movs	r3, #0
 800a30c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a30e:	2300      	movs	r3, #0
 800a310:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	885b      	ldrh	r3, [r3, #2]
 800a316:	0a1b      	lsrs	r3, r3, #8
 800a318:	b29b      	uxth	r3, r3
 800a31a:	3b01      	subs	r3, #1
 800a31c:	2b06      	cmp	r3, #6
 800a31e:	f200 8128 	bhi.w	800a572 <USBD_GetDescriptor+0x276>
 800a322:	a201      	add	r2, pc, #4	@ (adr r2, 800a328 <USBD_GetDescriptor+0x2c>)
 800a324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a328:	0800a345 	.word	0x0800a345
 800a32c:	0800a35d 	.word	0x0800a35d
 800a330:	0800a39d 	.word	0x0800a39d
 800a334:	0800a573 	.word	0x0800a573
 800a338:	0800a573 	.word	0x0800a573
 800a33c:	0800a513 	.word	0x0800a513
 800a340:	0800a53f 	.word	0x0800a53f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	7c12      	ldrb	r2, [r2, #16]
 800a350:	f107 0108 	add.w	r1, r7, #8
 800a354:	4610      	mov	r0, r2
 800a356:	4798      	blx	r3
 800a358:	60f8      	str	r0, [r7, #12]
      break;
 800a35a:	e112      	b.n	800a582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	7c1b      	ldrb	r3, [r3, #16]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d10d      	bne.n	800a380 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a36a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a36c:	f107 0208 	add.w	r2, r7, #8
 800a370:	4610      	mov	r0, r2
 800a372:	4798      	blx	r3
 800a374:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	3301      	adds	r3, #1
 800a37a:	2202      	movs	r2, #2
 800a37c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a37e:	e100      	b.n	800a582 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a388:	f107 0208 	add.w	r2, r7, #8
 800a38c:	4610      	mov	r0, r2
 800a38e:	4798      	blx	r3
 800a390:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	3301      	adds	r3, #1
 800a396:	2202      	movs	r2, #2
 800a398:	701a      	strb	r2, [r3, #0]
      break;
 800a39a:	e0f2      	b.n	800a582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	885b      	ldrh	r3, [r3, #2]
 800a3a0:	b2db      	uxtb	r3, r3
 800a3a2:	2b05      	cmp	r3, #5
 800a3a4:	f200 80ac 	bhi.w	800a500 <USBD_GetDescriptor+0x204>
 800a3a8:	a201      	add	r2, pc, #4	@ (adr r2, 800a3b0 <USBD_GetDescriptor+0xb4>)
 800a3aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ae:	bf00      	nop
 800a3b0:	0800a3c9 	.word	0x0800a3c9
 800a3b4:	0800a3fd 	.word	0x0800a3fd
 800a3b8:	0800a431 	.word	0x0800a431
 800a3bc:	0800a465 	.word	0x0800a465
 800a3c0:	0800a499 	.word	0x0800a499
 800a3c4:	0800a4cd 	.word	0x0800a4cd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d00b      	beq.n	800a3ec <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	7c12      	ldrb	r2, [r2, #16]
 800a3e0:	f107 0108 	add.w	r1, r7, #8
 800a3e4:	4610      	mov	r0, r2
 800a3e6:	4798      	blx	r3
 800a3e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3ea:	e091      	b.n	800a510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3ec:	6839      	ldr	r1, [r7, #0]
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fa94 	bl	800a91c <USBD_CtlError>
            err++;
 800a3f4:	7afb      	ldrb	r3, [r7, #11]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	72fb      	strb	r3, [r7, #11]
          break;
 800a3fa:	e089      	b.n	800a510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a402:	689b      	ldr	r3, [r3, #8]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d00b      	beq.n	800a420 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a40e:	689b      	ldr	r3, [r3, #8]
 800a410:	687a      	ldr	r2, [r7, #4]
 800a412:	7c12      	ldrb	r2, [r2, #16]
 800a414:	f107 0108 	add.w	r1, r7, #8
 800a418:	4610      	mov	r0, r2
 800a41a:	4798      	blx	r3
 800a41c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a41e:	e077      	b.n	800a510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a420:	6839      	ldr	r1, [r7, #0]
 800a422:	6878      	ldr	r0, [r7, #4]
 800a424:	f000 fa7a 	bl	800a91c <USBD_CtlError>
            err++;
 800a428:	7afb      	ldrb	r3, [r7, #11]
 800a42a:	3301      	adds	r3, #1
 800a42c:	72fb      	strb	r3, [r7, #11]
          break;
 800a42e:	e06f      	b.n	800a510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d00b      	beq.n	800a454 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a442:	68db      	ldr	r3, [r3, #12]
 800a444:	687a      	ldr	r2, [r7, #4]
 800a446:	7c12      	ldrb	r2, [r2, #16]
 800a448:	f107 0108 	add.w	r1, r7, #8
 800a44c:	4610      	mov	r0, r2
 800a44e:	4798      	blx	r3
 800a450:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a452:	e05d      	b.n	800a510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a454:	6839      	ldr	r1, [r7, #0]
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f000 fa60 	bl	800a91c <USBD_CtlError>
            err++;
 800a45c:	7afb      	ldrb	r3, [r7, #11]
 800a45e:	3301      	adds	r3, #1
 800a460:	72fb      	strb	r3, [r7, #11]
          break;
 800a462:	e055      	b.n	800a510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a46a:	691b      	ldr	r3, [r3, #16]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d00b      	beq.n	800a488 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a476:	691b      	ldr	r3, [r3, #16]
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	7c12      	ldrb	r2, [r2, #16]
 800a47c:	f107 0108 	add.w	r1, r7, #8
 800a480:	4610      	mov	r0, r2
 800a482:	4798      	blx	r3
 800a484:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a486:	e043      	b.n	800a510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a488:	6839      	ldr	r1, [r7, #0]
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f000 fa46 	bl	800a91c <USBD_CtlError>
            err++;
 800a490:	7afb      	ldrb	r3, [r7, #11]
 800a492:	3301      	adds	r3, #1
 800a494:	72fb      	strb	r3, [r7, #11]
          break;
 800a496:	e03b      	b.n	800a510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a49e:	695b      	ldr	r3, [r3, #20]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d00b      	beq.n	800a4bc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4aa:	695b      	ldr	r3, [r3, #20]
 800a4ac:	687a      	ldr	r2, [r7, #4]
 800a4ae:	7c12      	ldrb	r2, [r2, #16]
 800a4b0:	f107 0108 	add.w	r1, r7, #8
 800a4b4:	4610      	mov	r0, r2
 800a4b6:	4798      	blx	r3
 800a4b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4ba:	e029      	b.n	800a510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4bc:	6839      	ldr	r1, [r7, #0]
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 fa2c 	bl	800a91c <USBD_CtlError>
            err++;
 800a4c4:	7afb      	ldrb	r3, [r7, #11]
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	72fb      	strb	r3, [r7, #11]
          break;
 800a4ca:	e021      	b.n	800a510 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4d2:	699b      	ldr	r3, [r3, #24]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00b      	beq.n	800a4f0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800a4de:	699b      	ldr	r3, [r3, #24]
 800a4e0:	687a      	ldr	r2, [r7, #4]
 800a4e2:	7c12      	ldrb	r2, [r2, #16]
 800a4e4:	f107 0108 	add.w	r1, r7, #8
 800a4e8:	4610      	mov	r0, r2
 800a4ea:	4798      	blx	r3
 800a4ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4ee:	e00f      	b.n	800a510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4f0:	6839      	ldr	r1, [r7, #0]
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f000 fa12 	bl	800a91c <USBD_CtlError>
            err++;
 800a4f8:	7afb      	ldrb	r3, [r7, #11]
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	72fb      	strb	r3, [r7, #11]
          break;
 800a4fe:	e007      	b.n	800a510 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a500:	6839      	ldr	r1, [r7, #0]
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f000 fa0a 	bl	800a91c <USBD_CtlError>
          err++;
 800a508:	7afb      	ldrb	r3, [r7, #11]
 800a50a:	3301      	adds	r3, #1
 800a50c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a50e:	e038      	b.n	800a582 <USBD_GetDescriptor+0x286>
 800a510:	e037      	b.n	800a582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	7c1b      	ldrb	r3, [r3, #16]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d109      	bne.n	800a52e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a522:	f107 0208 	add.w	r2, r7, #8
 800a526:	4610      	mov	r0, r2
 800a528:	4798      	blx	r3
 800a52a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a52c:	e029      	b.n	800a582 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a52e:	6839      	ldr	r1, [r7, #0]
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 f9f3 	bl	800a91c <USBD_CtlError>
        err++;
 800a536:	7afb      	ldrb	r3, [r7, #11]
 800a538:	3301      	adds	r3, #1
 800a53a:	72fb      	strb	r3, [r7, #11]
      break;
 800a53c:	e021      	b.n	800a582 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	7c1b      	ldrb	r3, [r3, #16]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d10d      	bne.n	800a562 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a54c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a54e:	f107 0208 	add.w	r2, r7, #8
 800a552:	4610      	mov	r0, r2
 800a554:	4798      	blx	r3
 800a556:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	3301      	adds	r3, #1
 800a55c:	2207      	movs	r2, #7
 800a55e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a560:	e00f      	b.n	800a582 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a562:	6839      	ldr	r1, [r7, #0]
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f9d9 	bl	800a91c <USBD_CtlError>
        err++;
 800a56a:	7afb      	ldrb	r3, [r7, #11]
 800a56c:	3301      	adds	r3, #1
 800a56e:	72fb      	strb	r3, [r7, #11]
      break;
 800a570:	e007      	b.n	800a582 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a572:	6839      	ldr	r1, [r7, #0]
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f000 f9d1 	bl	800a91c <USBD_CtlError>
      err++;
 800a57a:	7afb      	ldrb	r3, [r7, #11]
 800a57c:	3301      	adds	r3, #1
 800a57e:	72fb      	strb	r3, [r7, #11]
      break;
 800a580:	bf00      	nop
  }

  if (err != 0U)
 800a582:	7afb      	ldrb	r3, [r7, #11]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d11c      	bne.n	800a5c2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a588:	893b      	ldrh	r3, [r7, #8]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d011      	beq.n	800a5b2 <USBD_GetDescriptor+0x2b6>
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	88db      	ldrh	r3, [r3, #6]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d00d      	beq.n	800a5b2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	88da      	ldrh	r2, [r3, #6]
 800a59a:	893b      	ldrh	r3, [r7, #8]
 800a59c:	4293      	cmp	r3, r2
 800a59e:	bf28      	it	cs
 800a5a0:	4613      	movcs	r3, r2
 800a5a2:	b29b      	uxth	r3, r3
 800a5a4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a5a6:	893b      	ldrh	r3, [r7, #8]
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	68f9      	ldr	r1, [r7, #12]
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f000 f9c6 	bl	800a93e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	88db      	ldrh	r3, [r3, #6]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d104      	bne.n	800a5c4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 f9ff 	bl	800a9be <USBD_CtlSendStatus>
 800a5c0:	e000      	b.n	800a5c4 <USBD_GetDescriptor+0x2c8>
    return;
 800a5c2:	bf00      	nop
    }
  }
}
 800a5c4:	3710      	adds	r7, #16
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	bf00      	nop

0800a5cc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	889b      	ldrh	r3, [r3, #4]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d130      	bne.n	800a640 <USBD_SetAddress+0x74>
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	88db      	ldrh	r3, [r3, #6]
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d12c      	bne.n	800a640 <USBD_SetAddress+0x74>
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	885b      	ldrh	r3, [r3, #2]
 800a5ea:	2b7f      	cmp	r3, #127	@ 0x7f
 800a5ec:	d828      	bhi.n	800a640 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	885b      	ldrh	r3, [r3, #2]
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5f8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a600:	2b03      	cmp	r3, #3
 800a602:	d104      	bne.n	800a60e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a604:	6839      	ldr	r1, [r7, #0]
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 f988 	bl	800a91c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a60c:	e01d      	b.n	800a64a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	7bfa      	ldrb	r2, [r7, #15]
 800a612:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a616:	7bfb      	ldrb	r3, [r7, #15]
 800a618:	4619      	mov	r1, r3
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 fb47 	bl	800acae <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f000 f9cc 	bl	800a9be <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a626:	7bfb      	ldrb	r3, [r7, #15]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d004      	beq.n	800a636 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2202      	movs	r2, #2
 800a630:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a634:	e009      	b.n	800a64a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2201      	movs	r2, #1
 800a63a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a63e:	e004      	b.n	800a64a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a640:	6839      	ldr	r1, [r7, #0]
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f000 f96a 	bl	800a91c <USBD_CtlError>
  }
}
 800a648:	bf00      	nop
 800a64a:	bf00      	nop
 800a64c:	3710      	adds	r7, #16
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
	...

0800a654 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b082      	sub	sp, #8
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
 800a65c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	885b      	ldrh	r3, [r3, #2]
 800a662:	b2da      	uxtb	r2, r3
 800a664:	4b41      	ldr	r3, [pc, #260]	@ (800a76c <USBD_SetConfig+0x118>)
 800a666:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a668:	4b40      	ldr	r3, [pc, #256]	@ (800a76c <USBD_SetConfig+0x118>)
 800a66a:	781b      	ldrb	r3, [r3, #0]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d904      	bls.n	800a67a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a670:	6839      	ldr	r1, [r7, #0]
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f000 f952 	bl	800a91c <USBD_CtlError>
 800a678:	e075      	b.n	800a766 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a680:	2b02      	cmp	r3, #2
 800a682:	d002      	beq.n	800a68a <USBD_SetConfig+0x36>
 800a684:	2b03      	cmp	r3, #3
 800a686:	d023      	beq.n	800a6d0 <USBD_SetConfig+0x7c>
 800a688:	e062      	b.n	800a750 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a68a:	4b38      	ldr	r3, [pc, #224]	@ (800a76c <USBD_SetConfig+0x118>)
 800a68c:	781b      	ldrb	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d01a      	beq.n	800a6c8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a692:	4b36      	ldr	r3, [pc, #216]	@ (800a76c <USBD_SetConfig+0x118>)
 800a694:	781b      	ldrb	r3, [r3, #0]
 800a696:	461a      	mov	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2203      	movs	r2, #3
 800a6a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a6a4:	4b31      	ldr	r3, [pc, #196]	@ (800a76c <USBD_SetConfig+0x118>)
 800a6a6:	781b      	ldrb	r3, [r3, #0]
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f7ff f9e8 	bl	8009a80 <USBD_SetClassConfig>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	2b02      	cmp	r3, #2
 800a6b4:	d104      	bne.n	800a6c0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a6b6:	6839      	ldr	r1, [r7, #0]
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f000 f92f 	bl	800a91c <USBD_CtlError>
            return;
 800a6be:	e052      	b.n	800a766 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 f97c 	bl	800a9be <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a6c6:	e04e      	b.n	800a766 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f000 f978 	bl	800a9be <USBD_CtlSendStatus>
        break;
 800a6ce:	e04a      	b.n	800a766 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a6d0:	4b26      	ldr	r3, [pc, #152]	@ (800a76c <USBD_SetConfig+0x118>)
 800a6d2:	781b      	ldrb	r3, [r3, #0]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d112      	bne.n	800a6fe <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	2202      	movs	r2, #2
 800a6dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800a6e0:	4b22      	ldr	r3, [pc, #136]	@ (800a76c <USBD_SetConfig+0x118>)
 800a6e2:	781b      	ldrb	r3, [r3, #0]
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a6ea:	4b20      	ldr	r3, [pc, #128]	@ (800a76c <USBD_SetConfig+0x118>)
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	4619      	mov	r1, r3
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f7ff f9e4 	bl	8009abe <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 f961 	bl	800a9be <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a6fc:	e033      	b.n	800a766 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a6fe:	4b1b      	ldr	r3, [pc, #108]	@ (800a76c <USBD_SetConfig+0x118>)
 800a700:	781b      	ldrb	r3, [r3, #0]
 800a702:	461a      	mov	r2, r3
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d01d      	beq.n	800a748 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	b2db      	uxtb	r3, r3
 800a712:	4619      	mov	r1, r3
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f7ff f9d2 	bl	8009abe <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a71a:	4b14      	ldr	r3, [pc, #80]	@ (800a76c <USBD_SetConfig+0x118>)
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	461a      	mov	r2, r3
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a724:	4b11      	ldr	r3, [pc, #68]	@ (800a76c <USBD_SetConfig+0x118>)
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	4619      	mov	r1, r3
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7ff f9a8 	bl	8009a80 <USBD_SetClassConfig>
 800a730:	4603      	mov	r3, r0
 800a732:	2b02      	cmp	r3, #2
 800a734:	d104      	bne.n	800a740 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a736:	6839      	ldr	r1, [r7, #0]
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f000 f8ef 	bl	800a91c <USBD_CtlError>
            return;
 800a73e:	e012      	b.n	800a766 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	f000 f93c 	bl	800a9be <USBD_CtlSendStatus>
        break;
 800a746:	e00e      	b.n	800a766 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 f938 	bl	800a9be <USBD_CtlSendStatus>
        break;
 800a74e:	e00a      	b.n	800a766 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a750:	6839      	ldr	r1, [r7, #0]
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f000 f8e2 	bl	800a91c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a758:	4b04      	ldr	r3, [pc, #16]	@ (800a76c <USBD_SetConfig+0x118>)
 800a75a:	781b      	ldrb	r3, [r3, #0]
 800a75c:	4619      	mov	r1, r3
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f7ff f9ad 	bl	8009abe <USBD_ClrClassConfig>
        break;
 800a764:	bf00      	nop
    }
  }
}
 800a766:	3708      	adds	r7, #8
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	20004e5c 	.word	0x20004e5c

0800a770 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b082      	sub	sp, #8
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	88db      	ldrh	r3, [r3, #6]
 800a77e:	2b01      	cmp	r3, #1
 800a780:	d004      	beq.n	800a78c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a782:	6839      	ldr	r1, [r7, #0]
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f8c9 	bl	800a91c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a78a:	e022      	b.n	800a7d2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a792:	2b02      	cmp	r3, #2
 800a794:	dc02      	bgt.n	800a79c <USBD_GetConfig+0x2c>
 800a796:	2b00      	cmp	r3, #0
 800a798:	dc03      	bgt.n	800a7a2 <USBD_GetConfig+0x32>
 800a79a:	e015      	b.n	800a7c8 <USBD_GetConfig+0x58>
 800a79c:	2b03      	cmp	r3, #3
 800a79e:	d00b      	beq.n	800a7b8 <USBD_GetConfig+0x48>
 800a7a0:	e012      	b.n	800a7c8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	3308      	adds	r3, #8
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f000 f8c4 	bl	800a93e <USBD_CtlSendData>
        break;
 800a7b6:	e00c      	b.n	800a7d2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	3304      	adds	r3, #4
 800a7bc:	2201      	movs	r2, #1
 800a7be:	4619      	mov	r1, r3
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	f000 f8bc 	bl	800a93e <USBD_CtlSendData>
        break;
 800a7c6:	e004      	b.n	800a7d2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a7c8:	6839      	ldr	r1, [r7, #0]
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 f8a6 	bl	800a91c <USBD_CtlError>
        break;
 800a7d0:	bf00      	nop
}
 800a7d2:	bf00      	nop
 800a7d4:	3708      	adds	r7, #8
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b082      	sub	sp, #8
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
 800a7e2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7ea:	3b01      	subs	r3, #1
 800a7ec:	2b02      	cmp	r3, #2
 800a7ee:	d81e      	bhi.n	800a82e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	88db      	ldrh	r3, [r3, #6]
 800a7f4:	2b02      	cmp	r3, #2
 800a7f6:	d004      	beq.n	800a802 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a7f8:	6839      	ldr	r1, [r7, #0]
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	f000 f88e 	bl	800a91c <USBD_CtlError>
        break;
 800a800:	e01a      	b.n	800a838 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2201      	movs	r2, #1
 800a806:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d005      	beq.n	800a81e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	68db      	ldr	r3, [r3, #12]
 800a816:	f043 0202 	orr.w	r2, r3, #2
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	330c      	adds	r3, #12
 800a822:	2202      	movs	r2, #2
 800a824:	4619      	mov	r1, r3
 800a826:	6878      	ldr	r0, [r7, #4]
 800a828:	f000 f889 	bl	800a93e <USBD_CtlSendData>
      break;
 800a82c:	e004      	b.n	800a838 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a82e:	6839      	ldr	r1, [r7, #0]
 800a830:	6878      	ldr	r0, [r7, #4]
 800a832:	f000 f873 	bl	800a91c <USBD_CtlError>
      break;
 800a836:	bf00      	nop
  }
}
 800a838:	bf00      	nop
 800a83a:	3708      	adds	r7, #8
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b082      	sub	sp, #8
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	885b      	ldrh	r3, [r3, #2]
 800a84e:	2b01      	cmp	r3, #1
 800a850:	d106      	bne.n	800a860 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2201      	movs	r2, #1
 800a856:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800a85a:	6878      	ldr	r0, [r7, #4]
 800a85c:	f000 f8af 	bl	800a9be <USBD_CtlSendStatus>
  }
}
 800a860:	bf00      	nop
 800a862:	3708      	adds	r7, #8
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}

0800a868 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a878:	3b01      	subs	r3, #1
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	d80b      	bhi.n	800a896 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	885b      	ldrh	r3, [r3, #2]
 800a882:	2b01      	cmp	r3, #1
 800a884:	d10c      	bne.n	800a8a0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2200      	movs	r2, #0
 800a88a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 f895 	bl	800a9be <USBD_CtlSendStatus>
      }
      break;
 800a894:	e004      	b.n	800a8a0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a896:	6839      	ldr	r1, [r7, #0]
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 f83f 	bl	800a91c <USBD_CtlError>
      break;
 800a89e:	e000      	b.n	800a8a2 <USBD_ClrFeature+0x3a>
      break;
 800a8a0:	bf00      	nop
  }
}
 800a8a2:	bf00      	nop
 800a8a4:	3708      	adds	r7, #8
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}

0800a8aa <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a8aa:	b480      	push	{r7}
 800a8ac:	b083      	sub	sp, #12
 800a8ae:	af00      	add	r7, sp, #0
 800a8b0:	6078      	str	r0, [r7, #4]
 800a8b2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	781a      	ldrb	r2, [r3, #0]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	785a      	ldrb	r2, [r3, #1]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	3302      	adds	r3, #2
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	461a      	mov	r2, r3
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	3303      	adds	r3, #3
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	021b      	lsls	r3, r3, #8
 800a8d4:	b29b      	uxth	r3, r3
 800a8d6:	4413      	add	r3, r2
 800a8d8:	b29a      	uxth	r2, r3
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	3305      	adds	r3, #5
 800a8ea:	781b      	ldrb	r3, [r3, #0]
 800a8ec:	021b      	lsls	r3, r3, #8
 800a8ee:	b29b      	uxth	r3, r3
 800a8f0:	4413      	add	r3, r2
 800a8f2:	b29a      	uxth	r2, r3
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a8f8:	683b      	ldr	r3, [r7, #0]
 800a8fa:	3306      	adds	r3, #6
 800a8fc:	781b      	ldrb	r3, [r3, #0]
 800a8fe:	461a      	mov	r2, r3
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	3307      	adds	r3, #7
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	021b      	lsls	r3, r3, #8
 800a908:	b29b      	uxth	r3, r3
 800a90a:	4413      	add	r3, r2
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	80da      	strh	r2, [r3, #6]

}
 800a912:	bf00      	nop
 800a914:	370c      	adds	r7, #12
 800a916:	46bd      	mov	sp, r7
 800a918:	bc80      	pop	{r7}
 800a91a:	4770      	bx	lr

0800a91c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b082      	sub	sp, #8
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a926:	2180      	movs	r1, #128	@ 0x80
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 f957 	bl	800abdc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a92e:	2100      	movs	r1, #0
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	f000 f953 	bl	800abdc <USBD_LL_StallEP>
}
 800a936:	bf00      	nop
 800a938:	3708      	adds	r7, #8
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}

0800a93e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a93e:	b580      	push	{r7, lr}
 800a940:	b084      	sub	sp, #16
 800a942:	af00      	add	r7, sp, #0
 800a944:	60f8      	str	r0, [r7, #12]
 800a946:	60b9      	str	r1, [r7, #8]
 800a948:	4613      	mov	r3, r2
 800a94a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	2202      	movs	r2, #2
 800a950:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a954:	88fa      	ldrh	r2, [r7, #6]
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a95a:	88fa      	ldrh	r2, [r7, #6]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a960:	88fb      	ldrh	r3, [r7, #6]
 800a962:	68ba      	ldr	r2, [r7, #8]
 800a964:	2100      	movs	r1, #0
 800a966:	68f8      	ldr	r0, [r7, #12]
 800a968:	f000 f9c0 	bl	800acec <USBD_LL_Transmit>

  return USBD_OK;
 800a96c:	2300      	movs	r3, #0
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3710      	adds	r7, #16
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a976:	b580      	push	{r7, lr}
 800a978:	b084      	sub	sp, #16
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	60f8      	str	r0, [r7, #12]
 800a97e:	60b9      	str	r1, [r7, #8]
 800a980:	4613      	mov	r3, r2
 800a982:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a984:	88fb      	ldrh	r3, [r7, #6]
 800a986:	68ba      	ldr	r2, [r7, #8]
 800a988:	2100      	movs	r1, #0
 800a98a:	68f8      	ldr	r0, [r7, #12]
 800a98c:	f000 f9ae 	bl	800acec <USBD_LL_Transmit>

  return USBD_OK;
 800a990:	2300      	movs	r3, #0
}
 800a992:	4618      	mov	r0, r3
 800a994:	3710      	adds	r7, #16
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a99a:	b580      	push	{r7, lr}
 800a99c:	b084      	sub	sp, #16
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	60f8      	str	r0, [r7, #12]
 800a9a2:	60b9      	str	r1, [r7, #8]
 800a9a4:	4613      	mov	r3, r2
 800a9a6:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9a8:	88fb      	ldrh	r3, [r7, #6]
 800a9aa:	68ba      	ldr	r2, [r7, #8]
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	68f8      	ldr	r0, [r7, #12]
 800a9b0:	f000 f9bf 	bl	800ad32 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9b4:	2300      	movs	r3, #0
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b082      	sub	sp, #8
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2204      	movs	r2, #4
 800a9ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	2100      	movs	r1, #0
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 f989 	bl	800acec <USBD_LL_Transmit>

  return USBD_OK;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3708      	adds	r7, #8
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b082      	sub	sp, #8
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2205      	movs	r2, #5
 800a9f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	2100      	movs	r1, #0
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 f999 	bl	800ad32 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa00:	2300      	movs	r3, #0
}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3708      	adds	r7, #8
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
	...

0800aa0c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	b084      	sub	sp, #16
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	460b      	mov	r3, r1
 800aa16:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800aa1c:	4b0d      	ldr	r3, [pc, #52]	@ (800aa54 <CDC_Transmit_FS+0x48>)
 800aa1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa22:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d001      	beq.n	800aa32 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e00b      	b.n	800aa4a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aa32:	887b      	ldrh	r3, [r7, #2]
 800aa34:	461a      	mov	r2, r3
 800aa36:	6879      	ldr	r1, [r7, #4]
 800aa38:	4806      	ldr	r0, [pc, #24]	@ (800aa54 <CDC_Transmit_FS+0x48>)
 800aa3a:	f7fe ffcf 	bl	80099dc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aa3e:	4805      	ldr	r0, [pc, #20]	@ (800aa54 <CDC_Transmit_FS+0x48>)
 800aa40:	f7fe ffe5 	bl	8009a0e <USBD_CDC_TransmitPacket>
 800aa44:	4603      	mov	r3, r0
 800aa46:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aa48:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3710      	adds	r7, #16
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
 800aa52:	bf00      	nop
 800aa54:	20004e60 	.word	0x20004e60

0800aa58 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b082      	sub	sp, #8
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	4610      	mov	r0, r2
 800aa70:	f7ff f838 	bl	8009ae4 <USBD_LL_SetupStage>
}
 800aa74:	bf00      	nop
 800aa76:	3708      	adds	r7, #8
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b082      	sub	sp, #8
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	460b      	mov	r3, r1
 800aa86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800aa8e:	78fa      	ldrb	r2, [r7, #3]
 800aa90:	6879      	ldr	r1, [r7, #4]
 800aa92:	4613      	mov	r3, r2
 800aa94:	009b      	lsls	r3, r3, #2
 800aa96:	4413      	add	r3, r2
 800aa98:	00db      	lsls	r3, r3, #3
 800aa9a:	440b      	add	r3, r1
 800aa9c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aaa0:	681a      	ldr	r2, [r3, #0]
 800aaa2:	78fb      	ldrb	r3, [r7, #3]
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	f7ff f86a 	bl	8009b7e <USBD_LL_DataOutStage>
}
 800aaaa:	bf00      	nop
 800aaac:	3708      	adds	r7, #8
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}

0800aab2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aab2:	b580      	push	{r7, lr}
 800aab4:	b082      	sub	sp, #8
 800aab6:	af00      	add	r7, sp, #0
 800aab8:	6078      	str	r0, [r7, #4]
 800aaba:	460b      	mov	r3, r1
 800aabc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800aac4:	78fa      	ldrb	r2, [r7, #3]
 800aac6:	6879      	ldr	r1, [r7, #4]
 800aac8:	4613      	mov	r3, r2
 800aaca:	009b      	lsls	r3, r3, #2
 800aacc:	4413      	add	r3, r2
 800aace:	00db      	lsls	r3, r3, #3
 800aad0:	440b      	add	r3, r1
 800aad2:	3324      	adds	r3, #36	@ 0x24
 800aad4:	681a      	ldr	r2, [r3, #0]
 800aad6:	78fb      	ldrb	r3, [r7, #3]
 800aad8:	4619      	mov	r1, r3
 800aada:	f7ff f8c1 	bl	8009c60 <USBD_LL_DataInStage>
}
 800aade:	bf00      	nop
 800aae0:	3708      	adds	r7, #8
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b082      	sub	sp, #8
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	f7ff f9d1 	bl	8009e9c <USBD_LL_SOF>
}
 800aafa:	bf00      	nop
 800aafc:	3708      	adds	r7, #8
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab02:	b580      	push	{r7, lr}
 800ab04:	b084      	sub	sp, #16
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	799b      	ldrb	r3, [r3, #6]
 800ab12:	2b02      	cmp	r3, #2
 800ab14:	d001      	beq.n	800ab1a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ab16:	f7f7 f911 	bl	8001d3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ab20:	7bfa      	ldrb	r2, [r7, #15]
 800ab22:	4611      	mov	r1, r2
 800ab24:	4618      	mov	r0, r3
 800ab26:	f7ff f981 	bl	8009e2c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ab30:	4618      	mov	r0, r3
 800ab32:	f7ff f93a 	bl	8009daa <USBD_LL_Reset>
}
 800ab36:	bf00      	nop
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
	...

0800ab40 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b082      	sub	sp, #8
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f7ff f97b 	bl	8009e4a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	7a9b      	ldrb	r3, [r3, #10]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d005      	beq.n	800ab68 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ab5c:	4b04      	ldr	r3, [pc, #16]	@ (800ab70 <HAL_PCD_SuspendCallback+0x30>)
 800ab5e:	691b      	ldr	r3, [r3, #16]
 800ab60:	4a03      	ldr	r2, [pc, #12]	@ (800ab70 <HAL_PCD_SuspendCallback+0x30>)
 800ab62:	f043 0306 	orr.w	r3, r3, #6
 800ab66:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ab68:	bf00      	nop
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}
 800ab70:	e000ed00 	.word	0xe000ed00

0800ab74 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ab82:	4618      	mov	r0, r3
 800ab84:	f7ff f975 	bl	8009e72 <USBD_LL_Resume>
}
 800ab88:	bf00      	nop
 800ab8a:	3708      	adds	r7, #8
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	bd80      	pop	{r7, pc}

0800ab90 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b084      	sub	sp, #16
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	4608      	mov	r0, r1
 800ab9a:	4611      	mov	r1, r2
 800ab9c:	461a      	mov	r2, r3
 800ab9e:	4603      	mov	r3, r0
 800aba0:	70fb      	strb	r3, [r7, #3]
 800aba2:	460b      	mov	r3, r1
 800aba4:	70bb      	strb	r3, [r7, #2]
 800aba6:	4613      	mov	r3, r2
 800aba8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abaa:	2300      	movs	r3, #0
 800abac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abae:	2300      	movs	r3, #0
 800abb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800abb8:	78bb      	ldrb	r3, [r7, #2]
 800abba:	883a      	ldrh	r2, [r7, #0]
 800abbc:	78f9      	ldrb	r1, [r7, #3]
 800abbe:	f7f8 feae 	bl	800391e <HAL_PCD_EP_Open>
 800abc2:	4603      	mov	r3, r0
 800abc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800abc6:	7bfb      	ldrb	r3, [r7, #15]
 800abc8:	4618      	mov	r0, r3
 800abca:	f000 f8d5 	bl	800ad78 <USBD_Get_USB_Status>
 800abce:	4603      	mov	r3, r0
 800abd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800abd2:	7bbb      	ldrb	r3, [r7, #14]
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	460b      	mov	r3, r1
 800abe6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800abe8:	2300      	movs	r3, #0
 800abea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800abec:	2300      	movs	r3, #0
 800abee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800abf6:	78fa      	ldrb	r2, [r7, #3]
 800abf8:	4611      	mov	r1, r2
 800abfa:	4618      	mov	r0, r3
 800abfc:	f7f8 ff54 	bl	8003aa8 <HAL_PCD_EP_SetStall>
 800ac00:	4603      	mov	r3, r0
 800ac02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac04:	7bfb      	ldrb	r3, [r7, #15]
 800ac06:	4618      	mov	r0, r3
 800ac08:	f000 f8b6 	bl	800ad78 <USBD_Get_USB_Status>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac10:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3710      	adds	r7, #16
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bd80      	pop	{r7, pc}

0800ac1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac1a:	b580      	push	{r7, lr}
 800ac1c:	b084      	sub	sp, #16
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
 800ac22:	460b      	mov	r3, r1
 800ac24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac26:	2300      	movs	r3, #0
 800ac28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ac34:	78fa      	ldrb	r2, [r7, #3]
 800ac36:	4611      	mov	r1, r2
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f7f8 ff95 	bl	8003b68 <HAL_PCD_EP_ClrStall>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac42:	7bfb      	ldrb	r3, [r7, #15]
 800ac44:	4618      	mov	r0, r3
 800ac46:	f000 f897 	bl	800ad78 <USBD_Get_USB_Status>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	3710      	adds	r7, #16
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bd80      	pop	{r7, pc}

0800ac58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac58:	b480      	push	{r7}
 800ac5a:	b085      	sub	sp, #20
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	460b      	mov	r3, r1
 800ac62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ac6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ac6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	da0b      	bge.n	800ac8c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ac74:	78fb      	ldrb	r3, [r7, #3]
 800ac76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac7a:	68f9      	ldr	r1, [r7, #12]
 800ac7c:	4613      	mov	r3, r2
 800ac7e:	009b      	lsls	r3, r3, #2
 800ac80:	4413      	add	r3, r2
 800ac82:	00db      	lsls	r3, r3, #3
 800ac84:	440b      	add	r3, r1
 800ac86:	3312      	adds	r3, #18
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	e00b      	b.n	800aca4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ac8c:	78fb      	ldrb	r3, [r7, #3]
 800ac8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ac92:	68f9      	ldr	r1, [r7, #12]
 800ac94:	4613      	mov	r3, r2
 800ac96:	009b      	lsls	r3, r3, #2
 800ac98:	4413      	add	r3, r2
 800ac9a:	00db      	lsls	r3, r3, #3
 800ac9c:	440b      	add	r3, r1
 800ac9e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800aca2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3714      	adds	r7, #20
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bc80      	pop	{r7}
 800acac:	4770      	bx	lr

0800acae <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b084      	sub	sp, #16
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
 800acb6:	460b      	mov	r3, r1
 800acb8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acba:	2300      	movs	r3, #0
 800acbc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acbe:	2300      	movs	r3, #0
 800acc0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800acc8:	78fa      	ldrb	r2, [r7, #3]
 800acca:	4611      	mov	r1, r2
 800accc:	4618      	mov	r0, r3
 800acce:	f7f8 fe02 	bl	80038d6 <HAL_PCD_SetAddress>
 800acd2:	4603      	mov	r3, r0
 800acd4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acd6:	7bfb      	ldrb	r3, [r7, #15]
 800acd8:	4618      	mov	r0, r3
 800acda:	f000 f84d 	bl	800ad78 <USBD_Get_USB_Status>
 800acde:	4603      	mov	r3, r0
 800ace0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ace2:	7bbb      	ldrb	r3, [r7, #14]
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3710      	adds	r7, #16
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b086      	sub	sp, #24
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	607a      	str	r2, [r7, #4]
 800acf6:	461a      	mov	r2, r3
 800acf8:	460b      	mov	r3, r1
 800acfa:	72fb      	strb	r3, [r7, #11]
 800acfc:	4613      	mov	r3, r2
 800acfe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad00:	2300      	movs	r3, #0
 800ad02:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad04:	2300      	movs	r3, #0
 800ad06:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ad0e:	893b      	ldrh	r3, [r7, #8]
 800ad10:	7af9      	ldrb	r1, [r7, #11]
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	f7f8 fe91 	bl	8003a3a <HAL_PCD_EP_Transmit>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad1c:	7dfb      	ldrb	r3, [r7, #23]
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f000 f82a 	bl	800ad78 <USBD_Get_USB_Status>
 800ad24:	4603      	mov	r3, r0
 800ad26:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad28:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3718      	adds	r7, #24
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}

0800ad32 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ad32:	b580      	push	{r7, lr}
 800ad34:	b086      	sub	sp, #24
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	60f8      	str	r0, [r7, #12]
 800ad3a:	607a      	str	r2, [r7, #4]
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	460b      	mov	r3, r1
 800ad40:	72fb      	strb	r3, [r7, #11]
 800ad42:	4613      	mov	r3, r2
 800ad44:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad46:	2300      	movs	r3, #0
 800ad48:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800ad54:	893b      	ldrh	r3, [r7, #8]
 800ad56:	7af9      	ldrb	r1, [r7, #11]
 800ad58:	687a      	ldr	r2, [r7, #4]
 800ad5a:	f7f8 fe3d 	bl	80039d8 <HAL_PCD_EP_Receive>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad62:	7dfb      	ldrb	r3, [r7, #23]
 800ad64:	4618      	mov	r0, r3
 800ad66:	f000 f807 	bl	800ad78 <USBD_Get_USB_Status>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ad6e:	7dbb      	ldrb	r3, [r7, #22]
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3718      	adds	r7, #24
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}

0800ad78 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b085      	sub	sp, #20
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	4603      	mov	r3, r0
 800ad80:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad82:	2300      	movs	r3, #0
 800ad84:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ad86:	79fb      	ldrb	r3, [r7, #7]
 800ad88:	2b03      	cmp	r3, #3
 800ad8a:	d817      	bhi.n	800adbc <USBD_Get_USB_Status+0x44>
 800ad8c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad94 <USBD_Get_USB_Status+0x1c>)
 800ad8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad92:	bf00      	nop
 800ad94:	0800ada5 	.word	0x0800ada5
 800ad98:	0800adab 	.word	0x0800adab
 800ad9c:	0800adb1 	.word	0x0800adb1
 800ada0:	0800adb7 	.word	0x0800adb7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ada4:	2300      	movs	r3, #0
 800ada6:	73fb      	strb	r3, [r7, #15]
    break;
 800ada8:	e00b      	b.n	800adc2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800adaa:	2302      	movs	r3, #2
 800adac:	73fb      	strb	r3, [r7, #15]
    break;
 800adae:	e008      	b.n	800adc2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800adb0:	2301      	movs	r3, #1
 800adb2:	73fb      	strb	r3, [r7, #15]
    break;
 800adb4:	e005      	b.n	800adc2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800adb6:	2302      	movs	r3, #2
 800adb8:	73fb      	strb	r3, [r7, #15]
    break;
 800adba:	e002      	b.n	800adc2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800adbc:	2302      	movs	r3, #2
 800adbe:	73fb      	strb	r3, [r7, #15]
    break;
 800adc0:	bf00      	nop
  }
  return usb_status;
 800adc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800adc4:	4618      	mov	r0, r3
 800adc6:	3714      	adds	r7, #20
 800adc8:	46bd      	mov	sp, r7
 800adca:	bc80      	pop	{r7}
 800adcc:	4770      	bx	lr
 800adce:	bf00      	nop

0800add0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800add0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800add2:	e003      	b.n	800addc <LoopCopyDataInit>

0800add4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800add4:	4b0b      	ldr	r3, [pc, #44]	@ (800ae04 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800add6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800add8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800adda:	3104      	adds	r1, #4

0800addc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800addc:	480a      	ldr	r0, [pc, #40]	@ (800ae08 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800adde:	4b0b      	ldr	r3, [pc, #44]	@ (800ae0c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800ade0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800ade2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800ade4:	d3f6      	bcc.n	800add4 <CopyDataInit>
  ldr r2, =_sbss
 800ade6:	4a0a      	ldr	r2, [pc, #40]	@ (800ae10 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800ade8:	e002      	b.n	800adf0 <LoopFillZerobss>

0800adea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800adea:	2300      	movs	r3, #0
  str r3, [r2], #4
 800adec:	f842 3b04 	str.w	r3, [r2], #4

0800adf0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800adf0:	4b08      	ldr	r3, [pc, #32]	@ (800ae14 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800adf2:	429a      	cmp	r2, r3
  bcc FillZerobss
 800adf4:	d3f9      	bcc.n	800adea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800adf6:	f7f7 fa41 	bl	800227c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800adfa:	f000 fdf7 	bl	800b9ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800adfe:	f7f6 fe53 	bl	8001aa8 <main>
  bx lr
 800ae02:	4770      	bx	lr
  ldr r3, =_sidata
 800ae04:	0800dfe4 	.word	0x0800dfe4
  ldr r0, =_sdata
 800ae08:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800ae0c:	20000214 	.word	0x20000214
  ldr r2, =_sbss
 800ae10:	20000214 	.word	0x20000214
  ldr r3, = _ebss
 800ae14:	2000554c 	.word	0x2000554c

0800ae18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800ae18:	e7fe      	b.n	800ae18 <ADC1_2_IRQHandler>

0800ae1a <__cvt>:
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae20:	461d      	mov	r5, r3
 800ae22:	bfbb      	ittet	lt
 800ae24:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800ae28:	461d      	movlt	r5, r3
 800ae2a:	2300      	movge	r3, #0
 800ae2c:	232d      	movlt	r3, #45	@ 0x2d
 800ae2e:	b088      	sub	sp, #32
 800ae30:	4614      	mov	r4, r2
 800ae32:	bfb8      	it	lt
 800ae34:	4614      	movlt	r4, r2
 800ae36:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ae38:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800ae3a:	7013      	strb	r3, [r2, #0]
 800ae3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ae3e:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800ae42:	f023 0820 	bic.w	r8, r3, #32
 800ae46:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae4a:	d005      	beq.n	800ae58 <__cvt+0x3e>
 800ae4c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ae50:	d100      	bne.n	800ae54 <__cvt+0x3a>
 800ae52:	3601      	adds	r6, #1
 800ae54:	2302      	movs	r3, #2
 800ae56:	e000      	b.n	800ae5a <__cvt+0x40>
 800ae58:	2303      	movs	r3, #3
 800ae5a:	aa07      	add	r2, sp, #28
 800ae5c:	9204      	str	r2, [sp, #16]
 800ae5e:	aa06      	add	r2, sp, #24
 800ae60:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ae64:	e9cd 3600 	strd	r3, r6, [sp]
 800ae68:	4622      	mov	r2, r4
 800ae6a:	462b      	mov	r3, r5
 800ae6c:	f000 fe7c 	bl	800bb68 <_dtoa_r>
 800ae70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ae74:	4607      	mov	r7, r0
 800ae76:	d119      	bne.n	800aeac <__cvt+0x92>
 800ae78:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ae7a:	07db      	lsls	r3, r3, #31
 800ae7c:	d50e      	bpl.n	800ae9c <__cvt+0x82>
 800ae7e:	eb00 0906 	add.w	r9, r0, r6
 800ae82:	2200      	movs	r2, #0
 800ae84:	2300      	movs	r3, #0
 800ae86:	4620      	mov	r0, r4
 800ae88:	4629      	mov	r1, r5
 800ae8a:	f7f5 fdf9 	bl	8000a80 <__aeabi_dcmpeq>
 800ae8e:	b108      	cbz	r0, 800ae94 <__cvt+0x7a>
 800ae90:	f8cd 901c 	str.w	r9, [sp, #28]
 800ae94:	2230      	movs	r2, #48	@ 0x30
 800ae96:	9b07      	ldr	r3, [sp, #28]
 800ae98:	454b      	cmp	r3, r9
 800ae9a:	d31e      	bcc.n	800aeda <__cvt+0xc0>
 800ae9c:	4638      	mov	r0, r7
 800ae9e:	9b07      	ldr	r3, [sp, #28]
 800aea0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800aea2:	1bdb      	subs	r3, r3, r7
 800aea4:	6013      	str	r3, [r2, #0]
 800aea6:	b008      	add	sp, #32
 800aea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aeb0:	eb00 0906 	add.w	r9, r0, r6
 800aeb4:	d1e5      	bne.n	800ae82 <__cvt+0x68>
 800aeb6:	7803      	ldrb	r3, [r0, #0]
 800aeb8:	2b30      	cmp	r3, #48	@ 0x30
 800aeba:	d10a      	bne.n	800aed2 <__cvt+0xb8>
 800aebc:	2200      	movs	r2, #0
 800aebe:	2300      	movs	r3, #0
 800aec0:	4620      	mov	r0, r4
 800aec2:	4629      	mov	r1, r5
 800aec4:	f7f5 fddc 	bl	8000a80 <__aeabi_dcmpeq>
 800aec8:	b918      	cbnz	r0, 800aed2 <__cvt+0xb8>
 800aeca:	f1c6 0601 	rsb	r6, r6, #1
 800aece:	f8ca 6000 	str.w	r6, [sl]
 800aed2:	f8da 3000 	ldr.w	r3, [sl]
 800aed6:	4499      	add	r9, r3
 800aed8:	e7d3      	b.n	800ae82 <__cvt+0x68>
 800aeda:	1c59      	adds	r1, r3, #1
 800aedc:	9107      	str	r1, [sp, #28]
 800aede:	701a      	strb	r2, [r3, #0]
 800aee0:	e7d9      	b.n	800ae96 <__cvt+0x7c>

0800aee2 <__exponent>:
 800aee2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aee4:	2900      	cmp	r1, #0
 800aee6:	bfb6      	itet	lt
 800aee8:	232d      	movlt	r3, #45	@ 0x2d
 800aeea:	232b      	movge	r3, #43	@ 0x2b
 800aeec:	4249      	neglt	r1, r1
 800aeee:	2909      	cmp	r1, #9
 800aef0:	7002      	strb	r2, [r0, #0]
 800aef2:	7043      	strb	r3, [r0, #1]
 800aef4:	dd29      	ble.n	800af4a <__exponent+0x68>
 800aef6:	f10d 0307 	add.w	r3, sp, #7
 800aefa:	461d      	mov	r5, r3
 800aefc:	270a      	movs	r7, #10
 800aefe:	fbb1 f6f7 	udiv	r6, r1, r7
 800af02:	461a      	mov	r2, r3
 800af04:	fb07 1416 	mls	r4, r7, r6, r1
 800af08:	3430      	adds	r4, #48	@ 0x30
 800af0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800af0e:	460c      	mov	r4, r1
 800af10:	2c63      	cmp	r4, #99	@ 0x63
 800af12:	4631      	mov	r1, r6
 800af14:	f103 33ff 	add.w	r3, r3, #4294967295
 800af18:	dcf1      	bgt.n	800aefe <__exponent+0x1c>
 800af1a:	3130      	adds	r1, #48	@ 0x30
 800af1c:	1e94      	subs	r4, r2, #2
 800af1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800af22:	4623      	mov	r3, r4
 800af24:	1c41      	adds	r1, r0, #1
 800af26:	42ab      	cmp	r3, r5
 800af28:	d30a      	bcc.n	800af40 <__exponent+0x5e>
 800af2a:	f10d 0309 	add.w	r3, sp, #9
 800af2e:	1a9b      	subs	r3, r3, r2
 800af30:	42ac      	cmp	r4, r5
 800af32:	bf88      	it	hi
 800af34:	2300      	movhi	r3, #0
 800af36:	3302      	adds	r3, #2
 800af38:	4403      	add	r3, r0
 800af3a:	1a18      	subs	r0, r3, r0
 800af3c:	b003      	add	sp, #12
 800af3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af40:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af44:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af48:	e7ed      	b.n	800af26 <__exponent+0x44>
 800af4a:	2330      	movs	r3, #48	@ 0x30
 800af4c:	3130      	adds	r1, #48	@ 0x30
 800af4e:	7083      	strb	r3, [r0, #2]
 800af50:	70c1      	strb	r1, [r0, #3]
 800af52:	1d03      	adds	r3, r0, #4
 800af54:	e7f1      	b.n	800af3a <__exponent+0x58>
	...

0800af58 <_printf_float>:
 800af58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af5c:	b091      	sub	sp, #68	@ 0x44
 800af5e:	460c      	mov	r4, r1
 800af60:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800af64:	4616      	mov	r6, r2
 800af66:	461f      	mov	r7, r3
 800af68:	4605      	mov	r5, r0
 800af6a:	f000 fcf5 	bl	800b958 <_localeconv_r>
 800af6e:	6803      	ldr	r3, [r0, #0]
 800af70:	4618      	mov	r0, r3
 800af72:	9308      	str	r3, [sp, #32]
 800af74:	f7f5 f958 	bl	8000228 <strlen>
 800af78:	2300      	movs	r3, #0
 800af7a:	930e      	str	r3, [sp, #56]	@ 0x38
 800af7c:	f8d8 3000 	ldr.w	r3, [r8]
 800af80:	9009      	str	r0, [sp, #36]	@ 0x24
 800af82:	3307      	adds	r3, #7
 800af84:	f023 0307 	bic.w	r3, r3, #7
 800af88:	f103 0208 	add.w	r2, r3, #8
 800af8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800af90:	f8d4 b000 	ldr.w	fp, [r4]
 800af94:	f8c8 2000 	str.w	r2, [r8]
 800af98:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800afa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800afa2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800afa6:	f04f 32ff 	mov.w	r2, #4294967295
 800afaa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800afae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800afb2:	4b9c      	ldr	r3, [pc, #624]	@ (800b224 <_printf_float+0x2cc>)
 800afb4:	f7f5 fd96 	bl	8000ae4 <__aeabi_dcmpun>
 800afb8:	bb70      	cbnz	r0, 800b018 <_printf_float+0xc0>
 800afba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800afbe:	f04f 32ff 	mov.w	r2, #4294967295
 800afc2:	4b98      	ldr	r3, [pc, #608]	@ (800b224 <_printf_float+0x2cc>)
 800afc4:	f7f5 fd70 	bl	8000aa8 <__aeabi_dcmple>
 800afc8:	bb30      	cbnz	r0, 800b018 <_printf_float+0xc0>
 800afca:	2200      	movs	r2, #0
 800afcc:	2300      	movs	r3, #0
 800afce:	4640      	mov	r0, r8
 800afd0:	4649      	mov	r1, r9
 800afd2:	f7f5 fd5f 	bl	8000a94 <__aeabi_dcmplt>
 800afd6:	b110      	cbz	r0, 800afde <_printf_float+0x86>
 800afd8:	232d      	movs	r3, #45	@ 0x2d
 800afda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afde:	4a92      	ldr	r2, [pc, #584]	@ (800b228 <_printf_float+0x2d0>)
 800afe0:	4b92      	ldr	r3, [pc, #584]	@ (800b22c <_printf_float+0x2d4>)
 800afe2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800afe6:	bf8c      	ite	hi
 800afe8:	4690      	movhi	r8, r2
 800afea:	4698      	movls	r8, r3
 800afec:	2303      	movs	r3, #3
 800afee:	f04f 0900 	mov.w	r9, #0
 800aff2:	6123      	str	r3, [r4, #16]
 800aff4:	f02b 0304 	bic.w	r3, fp, #4
 800aff8:	6023      	str	r3, [r4, #0]
 800affa:	4633      	mov	r3, r6
 800affc:	4621      	mov	r1, r4
 800affe:	4628      	mov	r0, r5
 800b000:	9700      	str	r7, [sp, #0]
 800b002:	aa0f      	add	r2, sp, #60	@ 0x3c
 800b004:	f000 f9d4 	bl	800b3b0 <_printf_common>
 800b008:	3001      	adds	r0, #1
 800b00a:	f040 8090 	bne.w	800b12e <_printf_float+0x1d6>
 800b00e:	f04f 30ff 	mov.w	r0, #4294967295
 800b012:	b011      	add	sp, #68	@ 0x44
 800b014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b018:	4642      	mov	r2, r8
 800b01a:	464b      	mov	r3, r9
 800b01c:	4640      	mov	r0, r8
 800b01e:	4649      	mov	r1, r9
 800b020:	f7f5 fd60 	bl	8000ae4 <__aeabi_dcmpun>
 800b024:	b148      	cbz	r0, 800b03a <_printf_float+0xe2>
 800b026:	464b      	mov	r3, r9
 800b028:	2b00      	cmp	r3, #0
 800b02a:	bfb8      	it	lt
 800b02c:	232d      	movlt	r3, #45	@ 0x2d
 800b02e:	4a80      	ldr	r2, [pc, #512]	@ (800b230 <_printf_float+0x2d8>)
 800b030:	bfb8      	it	lt
 800b032:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b036:	4b7f      	ldr	r3, [pc, #508]	@ (800b234 <_printf_float+0x2dc>)
 800b038:	e7d3      	b.n	800afe2 <_printf_float+0x8a>
 800b03a:	6863      	ldr	r3, [r4, #4]
 800b03c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800b040:	1c5a      	adds	r2, r3, #1
 800b042:	d13f      	bne.n	800b0c4 <_printf_float+0x16c>
 800b044:	2306      	movs	r3, #6
 800b046:	6063      	str	r3, [r4, #4]
 800b048:	2200      	movs	r2, #0
 800b04a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800b04e:	6023      	str	r3, [r4, #0]
 800b050:	9206      	str	r2, [sp, #24]
 800b052:	aa0e      	add	r2, sp, #56	@ 0x38
 800b054:	e9cd a204 	strd	sl, r2, [sp, #16]
 800b058:	aa0d      	add	r2, sp, #52	@ 0x34
 800b05a:	9203      	str	r2, [sp, #12]
 800b05c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800b060:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800b064:	6863      	ldr	r3, [r4, #4]
 800b066:	4642      	mov	r2, r8
 800b068:	9300      	str	r3, [sp, #0]
 800b06a:	4628      	mov	r0, r5
 800b06c:	464b      	mov	r3, r9
 800b06e:	910a      	str	r1, [sp, #40]	@ 0x28
 800b070:	f7ff fed3 	bl	800ae1a <__cvt>
 800b074:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b076:	4680      	mov	r8, r0
 800b078:	2947      	cmp	r1, #71	@ 0x47
 800b07a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b07c:	d128      	bne.n	800b0d0 <_printf_float+0x178>
 800b07e:	1cc8      	adds	r0, r1, #3
 800b080:	db02      	blt.n	800b088 <_printf_float+0x130>
 800b082:	6863      	ldr	r3, [r4, #4]
 800b084:	4299      	cmp	r1, r3
 800b086:	dd40      	ble.n	800b10a <_printf_float+0x1b2>
 800b088:	f1aa 0a02 	sub.w	sl, sl, #2
 800b08c:	fa5f fa8a 	uxtb.w	sl, sl
 800b090:	4652      	mov	r2, sl
 800b092:	3901      	subs	r1, #1
 800b094:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b098:	910d      	str	r1, [sp, #52]	@ 0x34
 800b09a:	f7ff ff22 	bl	800aee2 <__exponent>
 800b09e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0a0:	4681      	mov	r9, r0
 800b0a2:	1813      	adds	r3, r2, r0
 800b0a4:	2a01      	cmp	r2, #1
 800b0a6:	6123      	str	r3, [r4, #16]
 800b0a8:	dc02      	bgt.n	800b0b0 <_printf_float+0x158>
 800b0aa:	6822      	ldr	r2, [r4, #0]
 800b0ac:	07d2      	lsls	r2, r2, #31
 800b0ae:	d501      	bpl.n	800b0b4 <_printf_float+0x15c>
 800b0b0:	3301      	adds	r3, #1
 800b0b2:	6123      	str	r3, [r4, #16]
 800b0b4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d09e      	beq.n	800affa <_printf_float+0xa2>
 800b0bc:	232d      	movs	r3, #45	@ 0x2d
 800b0be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0c2:	e79a      	b.n	800affa <_printf_float+0xa2>
 800b0c4:	2947      	cmp	r1, #71	@ 0x47
 800b0c6:	d1bf      	bne.n	800b048 <_printf_float+0xf0>
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d1bd      	bne.n	800b048 <_printf_float+0xf0>
 800b0cc:	2301      	movs	r3, #1
 800b0ce:	e7ba      	b.n	800b046 <_printf_float+0xee>
 800b0d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b0d4:	d9dc      	bls.n	800b090 <_printf_float+0x138>
 800b0d6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b0da:	d118      	bne.n	800b10e <_printf_float+0x1b6>
 800b0dc:	2900      	cmp	r1, #0
 800b0de:	6863      	ldr	r3, [r4, #4]
 800b0e0:	dd0b      	ble.n	800b0fa <_printf_float+0x1a2>
 800b0e2:	6121      	str	r1, [r4, #16]
 800b0e4:	b913      	cbnz	r3, 800b0ec <_printf_float+0x194>
 800b0e6:	6822      	ldr	r2, [r4, #0]
 800b0e8:	07d0      	lsls	r0, r2, #31
 800b0ea:	d502      	bpl.n	800b0f2 <_printf_float+0x19a>
 800b0ec:	3301      	adds	r3, #1
 800b0ee:	440b      	add	r3, r1
 800b0f0:	6123      	str	r3, [r4, #16]
 800b0f2:	f04f 0900 	mov.w	r9, #0
 800b0f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b0f8:	e7dc      	b.n	800b0b4 <_printf_float+0x15c>
 800b0fa:	b913      	cbnz	r3, 800b102 <_printf_float+0x1aa>
 800b0fc:	6822      	ldr	r2, [r4, #0]
 800b0fe:	07d2      	lsls	r2, r2, #31
 800b100:	d501      	bpl.n	800b106 <_printf_float+0x1ae>
 800b102:	3302      	adds	r3, #2
 800b104:	e7f4      	b.n	800b0f0 <_printf_float+0x198>
 800b106:	2301      	movs	r3, #1
 800b108:	e7f2      	b.n	800b0f0 <_printf_float+0x198>
 800b10a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b10e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b110:	4299      	cmp	r1, r3
 800b112:	db05      	blt.n	800b120 <_printf_float+0x1c8>
 800b114:	6823      	ldr	r3, [r4, #0]
 800b116:	6121      	str	r1, [r4, #16]
 800b118:	07d8      	lsls	r0, r3, #31
 800b11a:	d5ea      	bpl.n	800b0f2 <_printf_float+0x19a>
 800b11c:	1c4b      	adds	r3, r1, #1
 800b11e:	e7e7      	b.n	800b0f0 <_printf_float+0x198>
 800b120:	2900      	cmp	r1, #0
 800b122:	bfcc      	ite	gt
 800b124:	2201      	movgt	r2, #1
 800b126:	f1c1 0202 	rsble	r2, r1, #2
 800b12a:	4413      	add	r3, r2
 800b12c:	e7e0      	b.n	800b0f0 <_printf_float+0x198>
 800b12e:	6823      	ldr	r3, [r4, #0]
 800b130:	055a      	lsls	r2, r3, #21
 800b132:	d407      	bmi.n	800b144 <_printf_float+0x1ec>
 800b134:	6923      	ldr	r3, [r4, #16]
 800b136:	4642      	mov	r2, r8
 800b138:	4631      	mov	r1, r6
 800b13a:	4628      	mov	r0, r5
 800b13c:	47b8      	blx	r7
 800b13e:	3001      	adds	r0, #1
 800b140:	d12b      	bne.n	800b19a <_printf_float+0x242>
 800b142:	e764      	b.n	800b00e <_printf_float+0xb6>
 800b144:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b148:	f240 80dc 	bls.w	800b304 <_printf_float+0x3ac>
 800b14c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b150:	2200      	movs	r2, #0
 800b152:	2300      	movs	r3, #0
 800b154:	f7f5 fc94 	bl	8000a80 <__aeabi_dcmpeq>
 800b158:	2800      	cmp	r0, #0
 800b15a:	d033      	beq.n	800b1c4 <_printf_float+0x26c>
 800b15c:	2301      	movs	r3, #1
 800b15e:	4631      	mov	r1, r6
 800b160:	4628      	mov	r0, r5
 800b162:	4a35      	ldr	r2, [pc, #212]	@ (800b238 <_printf_float+0x2e0>)
 800b164:	47b8      	blx	r7
 800b166:	3001      	adds	r0, #1
 800b168:	f43f af51 	beq.w	800b00e <_printf_float+0xb6>
 800b16c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800b170:	4543      	cmp	r3, r8
 800b172:	db02      	blt.n	800b17a <_printf_float+0x222>
 800b174:	6823      	ldr	r3, [r4, #0]
 800b176:	07d8      	lsls	r0, r3, #31
 800b178:	d50f      	bpl.n	800b19a <_printf_float+0x242>
 800b17a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b17e:	4631      	mov	r1, r6
 800b180:	4628      	mov	r0, r5
 800b182:	47b8      	blx	r7
 800b184:	3001      	adds	r0, #1
 800b186:	f43f af42 	beq.w	800b00e <_printf_float+0xb6>
 800b18a:	f04f 0900 	mov.w	r9, #0
 800b18e:	f108 38ff 	add.w	r8, r8, #4294967295
 800b192:	f104 0a1a 	add.w	sl, r4, #26
 800b196:	45c8      	cmp	r8, r9
 800b198:	dc09      	bgt.n	800b1ae <_printf_float+0x256>
 800b19a:	6823      	ldr	r3, [r4, #0]
 800b19c:	079b      	lsls	r3, r3, #30
 800b19e:	f100 8102 	bmi.w	800b3a6 <_printf_float+0x44e>
 800b1a2:	68e0      	ldr	r0, [r4, #12]
 800b1a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1a6:	4298      	cmp	r0, r3
 800b1a8:	bfb8      	it	lt
 800b1aa:	4618      	movlt	r0, r3
 800b1ac:	e731      	b.n	800b012 <_printf_float+0xba>
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	4652      	mov	r2, sl
 800b1b2:	4631      	mov	r1, r6
 800b1b4:	4628      	mov	r0, r5
 800b1b6:	47b8      	blx	r7
 800b1b8:	3001      	adds	r0, #1
 800b1ba:	f43f af28 	beq.w	800b00e <_printf_float+0xb6>
 800b1be:	f109 0901 	add.w	r9, r9, #1
 800b1c2:	e7e8      	b.n	800b196 <_printf_float+0x23e>
 800b1c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	dc38      	bgt.n	800b23c <_printf_float+0x2e4>
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	4631      	mov	r1, r6
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	4a19      	ldr	r2, [pc, #100]	@ (800b238 <_printf_float+0x2e0>)
 800b1d2:	47b8      	blx	r7
 800b1d4:	3001      	adds	r0, #1
 800b1d6:	f43f af1a 	beq.w	800b00e <_printf_float+0xb6>
 800b1da:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800b1de:	ea59 0303 	orrs.w	r3, r9, r3
 800b1e2:	d102      	bne.n	800b1ea <_printf_float+0x292>
 800b1e4:	6823      	ldr	r3, [r4, #0]
 800b1e6:	07d9      	lsls	r1, r3, #31
 800b1e8:	d5d7      	bpl.n	800b19a <_printf_float+0x242>
 800b1ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	47b8      	blx	r7
 800b1f4:	3001      	adds	r0, #1
 800b1f6:	f43f af0a 	beq.w	800b00e <_printf_float+0xb6>
 800b1fa:	f04f 0a00 	mov.w	sl, #0
 800b1fe:	f104 0b1a 	add.w	fp, r4, #26
 800b202:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b204:	425b      	negs	r3, r3
 800b206:	4553      	cmp	r3, sl
 800b208:	dc01      	bgt.n	800b20e <_printf_float+0x2b6>
 800b20a:	464b      	mov	r3, r9
 800b20c:	e793      	b.n	800b136 <_printf_float+0x1de>
 800b20e:	2301      	movs	r3, #1
 800b210:	465a      	mov	r2, fp
 800b212:	4631      	mov	r1, r6
 800b214:	4628      	mov	r0, r5
 800b216:	47b8      	blx	r7
 800b218:	3001      	adds	r0, #1
 800b21a:	f43f aef8 	beq.w	800b00e <_printf_float+0xb6>
 800b21e:	f10a 0a01 	add.w	sl, sl, #1
 800b222:	e7ee      	b.n	800b202 <_printf_float+0x2aa>
 800b224:	7fefffff 	.word	0x7fefffff
 800b228:	0800dc62 	.word	0x0800dc62
 800b22c:	0800dc5e 	.word	0x0800dc5e
 800b230:	0800dc6a 	.word	0x0800dc6a
 800b234:	0800dc66 	.word	0x0800dc66
 800b238:	0800dc6e 	.word	0x0800dc6e
 800b23c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b23e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b242:	4553      	cmp	r3, sl
 800b244:	bfa8      	it	ge
 800b246:	4653      	movge	r3, sl
 800b248:	2b00      	cmp	r3, #0
 800b24a:	4699      	mov	r9, r3
 800b24c:	dc36      	bgt.n	800b2bc <_printf_float+0x364>
 800b24e:	f04f 0b00 	mov.w	fp, #0
 800b252:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b256:	f104 021a 	add.w	r2, r4, #26
 800b25a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b25c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b25e:	eba3 0309 	sub.w	r3, r3, r9
 800b262:	455b      	cmp	r3, fp
 800b264:	dc31      	bgt.n	800b2ca <_printf_float+0x372>
 800b266:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b268:	459a      	cmp	sl, r3
 800b26a:	dc3a      	bgt.n	800b2e2 <_printf_float+0x38a>
 800b26c:	6823      	ldr	r3, [r4, #0]
 800b26e:	07da      	lsls	r2, r3, #31
 800b270:	d437      	bmi.n	800b2e2 <_printf_float+0x38a>
 800b272:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b274:	ebaa 0903 	sub.w	r9, sl, r3
 800b278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b27a:	ebaa 0303 	sub.w	r3, sl, r3
 800b27e:	4599      	cmp	r9, r3
 800b280:	bfa8      	it	ge
 800b282:	4699      	movge	r9, r3
 800b284:	f1b9 0f00 	cmp.w	r9, #0
 800b288:	dc33      	bgt.n	800b2f2 <_printf_float+0x39a>
 800b28a:	f04f 0800 	mov.w	r8, #0
 800b28e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b292:	f104 0b1a 	add.w	fp, r4, #26
 800b296:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b298:	ebaa 0303 	sub.w	r3, sl, r3
 800b29c:	eba3 0309 	sub.w	r3, r3, r9
 800b2a0:	4543      	cmp	r3, r8
 800b2a2:	f77f af7a 	ble.w	800b19a <_printf_float+0x242>
 800b2a6:	2301      	movs	r3, #1
 800b2a8:	465a      	mov	r2, fp
 800b2aa:	4631      	mov	r1, r6
 800b2ac:	4628      	mov	r0, r5
 800b2ae:	47b8      	blx	r7
 800b2b0:	3001      	adds	r0, #1
 800b2b2:	f43f aeac 	beq.w	800b00e <_printf_float+0xb6>
 800b2b6:	f108 0801 	add.w	r8, r8, #1
 800b2ba:	e7ec      	b.n	800b296 <_printf_float+0x33e>
 800b2bc:	4642      	mov	r2, r8
 800b2be:	4631      	mov	r1, r6
 800b2c0:	4628      	mov	r0, r5
 800b2c2:	47b8      	blx	r7
 800b2c4:	3001      	adds	r0, #1
 800b2c6:	d1c2      	bne.n	800b24e <_printf_float+0x2f6>
 800b2c8:	e6a1      	b.n	800b00e <_printf_float+0xb6>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	4631      	mov	r1, r6
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	920a      	str	r2, [sp, #40]	@ 0x28
 800b2d2:	47b8      	blx	r7
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	f43f ae9a 	beq.w	800b00e <_printf_float+0xb6>
 800b2da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b2dc:	f10b 0b01 	add.w	fp, fp, #1
 800b2e0:	e7bb      	b.n	800b25a <_printf_float+0x302>
 800b2e2:	4631      	mov	r1, r6
 800b2e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b2e8:	4628      	mov	r0, r5
 800b2ea:	47b8      	blx	r7
 800b2ec:	3001      	adds	r0, #1
 800b2ee:	d1c0      	bne.n	800b272 <_printf_float+0x31a>
 800b2f0:	e68d      	b.n	800b00e <_printf_float+0xb6>
 800b2f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b2f4:	464b      	mov	r3, r9
 800b2f6:	4631      	mov	r1, r6
 800b2f8:	4628      	mov	r0, r5
 800b2fa:	4442      	add	r2, r8
 800b2fc:	47b8      	blx	r7
 800b2fe:	3001      	adds	r0, #1
 800b300:	d1c3      	bne.n	800b28a <_printf_float+0x332>
 800b302:	e684      	b.n	800b00e <_printf_float+0xb6>
 800b304:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b308:	f1ba 0f01 	cmp.w	sl, #1
 800b30c:	dc01      	bgt.n	800b312 <_printf_float+0x3ba>
 800b30e:	07db      	lsls	r3, r3, #31
 800b310:	d536      	bpl.n	800b380 <_printf_float+0x428>
 800b312:	2301      	movs	r3, #1
 800b314:	4642      	mov	r2, r8
 800b316:	4631      	mov	r1, r6
 800b318:	4628      	mov	r0, r5
 800b31a:	47b8      	blx	r7
 800b31c:	3001      	adds	r0, #1
 800b31e:	f43f ae76 	beq.w	800b00e <_printf_float+0xb6>
 800b322:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b326:	4631      	mov	r1, r6
 800b328:	4628      	mov	r0, r5
 800b32a:	47b8      	blx	r7
 800b32c:	3001      	adds	r0, #1
 800b32e:	f43f ae6e 	beq.w	800b00e <_printf_float+0xb6>
 800b332:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b336:	2200      	movs	r2, #0
 800b338:	2300      	movs	r3, #0
 800b33a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b33e:	f7f5 fb9f 	bl	8000a80 <__aeabi_dcmpeq>
 800b342:	b9c0      	cbnz	r0, 800b376 <_printf_float+0x41e>
 800b344:	4653      	mov	r3, sl
 800b346:	f108 0201 	add.w	r2, r8, #1
 800b34a:	4631      	mov	r1, r6
 800b34c:	4628      	mov	r0, r5
 800b34e:	47b8      	blx	r7
 800b350:	3001      	adds	r0, #1
 800b352:	d10c      	bne.n	800b36e <_printf_float+0x416>
 800b354:	e65b      	b.n	800b00e <_printf_float+0xb6>
 800b356:	2301      	movs	r3, #1
 800b358:	465a      	mov	r2, fp
 800b35a:	4631      	mov	r1, r6
 800b35c:	4628      	mov	r0, r5
 800b35e:	47b8      	blx	r7
 800b360:	3001      	adds	r0, #1
 800b362:	f43f ae54 	beq.w	800b00e <_printf_float+0xb6>
 800b366:	f108 0801 	add.w	r8, r8, #1
 800b36a:	45d0      	cmp	r8, sl
 800b36c:	dbf3      	blt.n	800b356 <_printf_float+0x3fe>
 800b36e:	464b      	mov	r3, r9
 800b370:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b374:	e6e0      	b.n	800b138 <_printf_float+0x1e0>
 800b376:	f04f 0800 	mov.w	r8, #0
 800b37a:	f104 0b1a 	add.w	fp, r4, #26
 800b37e:	e7f4      	b.n	800b36a <_printf_float+0x412>
 800b380:	2301      	movs	r3, #1
 800b382:	4642      	mov	r2, r8
 800b384:	e7e1      	b.n	800b34a <_printf_float+0x3f2>
 800b386:	2301      	movs	r3, #1
 800b388:	464a      	mov	r2, r9
 800b38a:	4631      	mov	r1, r6
 800b38c:	4628      	mov	r0, r5
 800b38e:	47b8      	blx	r7
 800b390:	3001      	adds	r0, #1
 800b392:	f43f ae3c 	beq.w	800b00e <_printf_float+0xb6>
 800b396:	f108 0801 	add.w	r8, r8, #1
 800b39a:	68e3      	ldr	r3, [r4, #12]
 800b39c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b39e:	1a5b      	subs	r3, r3, r1
 800b3a0:	4543      	cmp	r3, r8
 800b3a2:	dcf0      	bgt.n	800b386 <_printf_float+0x42e>
 800b3a4:	e6fd      	b.n	800b1a2 <_printf_float+0x24a>
 800b3a6:	f04f 0800 	mov.w	r8, #0
 800b3aa:	f104 0919 	add.w	r9, r4, #25
 800b3ae:	e7f4      	b.n	800b39a <_printf_float+0x442>

0800b3b0 <_printf_common>:
 800b3b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3b4:	4616      	mov	r6, r2
 800b3b6:	4698      	mov	r8, r3
 800b3b8:	688a      	ldr	r2, [r1, #8]
 800b3ba:	690b      	ldr	r3, [r1, #16]
 800b3bc:	4607      	mov	r7, r0
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	bfb8      	it	lt
 800b3c2:	4613      	movlt	r3, r2
 800b3c4:	6033      	str	r3, [r6, #0]
 800b3c6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3ca:	460c      	mov	r4, r1
 800b3cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b3d0:	b10a      	cbz	r2, 800b3d6 <_printf_common+0x26>
 800b3d2:	3301      	adds	r3, #1
 800b3d4:	6033      	str	r3, [r6, #0]
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	0699      	lsls	r1, r3, #26
 800b3da:	bf42      	ittt	mi
 800b3dc:	6833      	ldrmi	r3, [r6, #0]
 800b3de:	3302      	addmi	r3, #2
 800b3e0:	6033      	strmi	r3, [r6, #0]
 800b3e2:	6825      	ldr	r5, [r4, #0]
 800b3e4:	f015 0506 	ands.w	r5, r5, #6
 800b3e8:	d106      	bne.n	800b3f8 <_printf_common+0x48>
 800b3ea:	f104 0a19 	add.w	sl, r4, #25
 800b3ee:	68e3      	ldr	r3, [r4, #12]
 800b3f0:	6832      	ldr	r2, [r6, #0]
 800b3f2:	1a9b      	subs	r3, r3, r2
 800b3f4:	42ab      	cmp	r3, r5
 800b3f6:	dc2b      	bgt.n	800b450 <_printf_common+0xa0>
 800b3f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b3fc:	6822      	ldr	r2, [r4, #0]
 800b3fe:	3b00      	subs	r3, #0
 800b400:	bf18      	it	ne
 800b402:	2301      	movne	r3, #1
 800b404:	0692      	lsls	r2, r2, #26
 800b406:	d430      	bmi.n	800b46a <_printf_common+0xba>
 800b408:	4641      	mov	r1, r8
 800b40a:	4638      	mov	r0, r7
 800b40c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b410:	47c8      	blx	r9
 800b412:	3001      	adds	r0, #1
 800b414:	d023      	beq.n	800b45e <_printf_common+0xae>
 800b416:	6823      	ldr	r3, [r4, #0]
 800b418:	6922      	ldr	r2, [r4, #16]
 800b41a:	f003 0306 	and.w	r3, r3, #6
 800b41e:	2b04      	cmp	r3, #4
 800b420:	bf14      	ite	ne
 800b422:	2500      	movne	r5, #0
 800b424:	6833      	ldreq	r3, [r6, #0]
 800b426:	f04f 0600 	mov.w	r6, #0
 800b42a:	bf08      	it	eq
 800b42c:	68e5      	ldreq	r5, [r4, #12]
 800b42e:	f104 041a 	add.w	r4, r4, #26
 800b432:	bf08      	it	eq
 800b434:	1aed      	subeq	r5, r5, r3
 800b436:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b43a:	bf08      	it	eq
 800b43c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b440:	4293      	cmp	r3, r2
 800b442:	bfc4      	itt	gt
 800b444:	1a9b      	subgt	r3, r3, r2
 800b446:	18ed      	addgt	r5, r5, r3
 800b448:	42b5      	cmp	r5, r6
 800b44a:	d11a      	bne.n	800b482 <_printf_common+0xd2>
 800b44c:	2000      	movs	r0, #0
 800b44e:	e008      	b.n	800b462 <_printf_common+0xb2>
 800b450:	2301      	movs	r3, #1
 800b452:	4652      	mov	r2, sl
 800b454:	4641      	mov	r1, r8
 800b456:	4638      	mov	r0, r7
 800b458:	47c8      	blx	r9
 800b45a:	3001      	adds	r0, #1
 800b45c:	d103      	bne.n	800b466 <_printf_common+0xb6>
 800b45e:	f04f 30ff 	mov.w	r0, #4294967295
 800b462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b466:	3501      	adds	r5, #1
 800b468:	e7c1      	b.n	800b3ee <_printf_common+0x3e>
 800b46a:	2030      	movs	r0, #48	@ 0x30
 800b46c:	18e1      	adds	r1, r4, r3
 800b46e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b472:	1c5a      	adds	r2, r3, #1
 800b474:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b478:	4422      	add	r2, r4
 800b47a:	3302      	adds	r3, #2
 800b47c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b480:	e7c2      	b.n	800b408 <_printf_common+0x58>
 800b482:	2301      	movs	r3, #1
 800b484:	4622      	mov	r2, r4
 800b486:	4641      	mov	r1, r8
 800b488:	4638      	mov	r0, r7
 800b48a:	47c8      	blx	r9
 800b48c:	3001      	adds	r0, #1
 800b48e:	d0e6      	beq.n	800b45e <_printf_common+0xae>
 800b490:	3601      	adds	r6, #1
 800b492:	e7d9      	b.n	800b448 <_printf_common+0x98>

0800b494 <_printf_i>:
 800b494:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b498:	7e0f      	ldrb	r7, [r1, #24]
 800b49a:	4691      	mov	r9, r2
 800b49c:	2f78      	cmp	r7, #120	@ 0x78
 800b49e:	4680      	mov	r8, r0
 800b4a0:	460c      	mov	r4, r1
 800b4a2:	469a      	mov	sl, r3
 800b4a4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b4aa:	d807      	bhi.n	800b4bc <_printf_i+0x28>
 800b4ac:	2f62      	cmp	r7, #98	@ 0x62
 800b4ae:	d80a      	bhi.n	800b4c6 <_printf_i+0x32>
 800b4b0:	2f00      	cmp	r7, #0
 800b4b2:	f000 80d1 	beq.w	800b658 <_printf_i+0x1c4>
 800b4b6:	2f58      	cmp	r7, #88	@ 0x58
 800b4b8:	f000 80b8 	beq.w	800b62c <_printf_i+0x198>
 800b4bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b4c4:	e03a      	b.n	800b53c <_printf_i+0xa8>
 800b4c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b4ca:	2b15      	cmp	r3, #21
 800b4cc:	d8f6      	bhi.n	800b4bc <_printf_i+0x28>
 800b4ce:	a101      	add	r1, pc, #4	@ (adr r1, 800b4d4 <_printf_i+0x40>)
 800b4d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4d4:	0800b52d 	.word	0x0800b52d
 800b4d8:	0800b541 	.word	0x0800b541
 800b4dc:	0800b4bd 	.word	0x0800b4bd
 800b4e0:	0800b4bd 	.word	0x0800b4bd
 800b4e4:	0800b4bd 	.word	0x0800b4bd
 800b4e8:	0800b4bd 	.word	0x0800b4bd
 800b4ec:	0800b541 	.word	0x0800b541
 800b4f0:	0800b4bd 	.word	0x0800b4bd
 800b4f4:	0800b4bd 	.word	0x0800b4bd
 800b4f8:	0800b4bd 	.word	0x0800b4bd
 800b4fc:	0800b4bd 	.word	0x0800b4bd
 800b500:	0800b63f 	.word	0x0800b63f
 800b504:	0800b56b 	.word	0x0800b56b
 800b508:	0800b5f9 	.word	0x0800b5f9
 800b50c:	0800b4bd 	.word	0x0800b4bd
 800b510:	0800b4bd 	.word	0x0800b4bd
 800b514:	0800b661 	.word	0x0800b661
 800b518:	0800b4bd 	.word	0x0800b4bd
 800b51c:	0800b56b 	.word	0x0800b56b
 800b520:	0800b4bd 	.word	0x0800b4bd
 800b524:	0800b4bd 	.word	0x0800b4bd
 800b528:	0800b601 	.word	0x0800b601
 800b52c:	6833      	ldr	r3, [r6, #0]
 800b52e:	1d1a      	adds	r2, r3, #4
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	6032      	str	r2, [r6, #0]
 800b534:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b538:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b53c:	2301      	movs	r3, #1
 800b53e:	e09c      	b.n	800b67a <_printf_i+0x1e6>
 800b540:	6833      	ldr	r3, [r6, #0]
 800b542:	6820      	ldr	r0, [r4, #0]
 800b544:	1d19      	adds	r1, r3, #4
 800b546:	6031      	str	r1, [r6, #0]
 800b548:	0606      	lsls	r6, r0, #24
 800b54a:	d501      	bpl.n	800b550 <_printf_i+0xbc>
 800b54c:	681d      	ldr	r5, [r3, #0]
 800b54e:	e003      	b.n	800b558 <_printf_i+0xc4>
 800b550:	0645      	lsls	r5, r0, #25
 800b552:	d5fb      	bpl.n	800b54c <_printf_i+0xb8>
 800b554:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b558:	2d00      	cmp	r5, #0
 800b55a:	da03      	bge.n	800b564 <_printf_i+0xd0>
 800b55c:	232d      	movs	r3, #45	@ 0x2d
 800b55e:	426d      	negs	r5, r5
 800b560:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b564:	230a      	movs	r3, #10
 800b566:	4858      	ldr	r0, [pc, #352]	@ (800b6c8 <_printf_i+0x234>)
 800b568:	e011      	b.n	800b58e <_printf_i+0xfa>
 800b56a:	6821      	ldr	r1, [r4, #0]
 800b56c:	6833      	ldr	r3, [r6, #0]
 800b56e:	0608      	lsls	r0, r1, #24
 800b570:	f853 5b04 	ldr.w	r5, [r3], #4
 800b574:	d402      	bmi.n	800b57c <_printf_i+0xe8>
 800b576:	0649      	lsls	r1, r1, #25
 800b578:	bf48      	it	mi
 800b57a:	b2ad      	uxthmi	r5, r5
 800b57c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b57e:	6033      	str	r3, [r6, #0]
 800b580:	bf14      	ite	ne
 800b582:	230a      	movne	r3, #10
 800b584:	2308      	moveq	r3, #8
 800b586:	4850      	ldr	r0, [pc, #320]	@ (800b6c8 <_printf_i+0x234>)
 800b588:	2100      	movs	r1, #0
 800b58a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b58e:	6866      	ldr	r6, [r4, #4]
 800b590:	2e00      	cmp	r6, #0
 800b592:	60a6      	str	r6, [r4, #8]
 800b594:	db05      	blt.n	800b5a2 <_printf_i+0x10e>
 800b596:	6821      	ldr	r1, [r4, #0]
 800b598:	432e      	orrs	r6, r5
 800b59a:	f021 0104 	bic.w	r1, r1, #4
 800b59e:	6021      	str	r1, [r4, #0]
 800b5a0:	d04b      	beq.n	800b63a <_printf_i+0x1a6>
 800b5a2:	4616      	mov	r6, r2
 800b5a4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b5a8:	fb03 5711 	mls	r7, r3, r1, r5
 800b5ac:	5dc7      	ldrb	r7, [r0, r7]
 800b5ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b5b2:	462f      	mov	r7, r5
 800b5b4:	42bb      	cmp	r3, r7
 800b5b6:	460d      	mov	r5, r1
 800b5b8:	d9f4      	bls.n	800b5a4 <_printf_i+0x110>
 800b5ba:	2b08      	cmp	r3, #8
 800b5bc:	d10b      	bne.n	800b5d6 <_printf_i+0x142>
 800b5be:	6823      	ldr	r3, [r4, #0]
 800b5c0:	07df      	lsls	r7, r3, #31
 800b5c2:	d508      	bpl.n	800b5d6 <_printf_i+0x142>
 800b5c4:	6923      	ldr	r3, [r4, #16]
 800b5c6:	6861      	ldr	r1, [r4, #4]
 800b5c8:	4299      	cmp	r1, r3
 800b5ca:	bfde      	ittt	le
 800b5cc:	2330      	movle	r3, #48	@ 0x30
 800b5ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b5d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5d6:	1b92      	subs	r2, r2, r6
 800b5d8:	6122      	str	r2, [r4, #16]
 800b5da:	464b      	mov	r3, r9
 800b5dc:	4621      	mov	r1, r4
 800b5de:	4640      	mov	r0, r8
 800b5e0:	f8cd a000 	str.w	sl, [sp]
 800b5e4:	aa03      	add	r2, sp, #12
 800b5e6:	f7ff fee3 	bl	800b3b0 <_printf_common>
 800b5ea:	3001      	adds	r0, #1
 800b5ec:	d14a      	bne.n	800b684 <_printf_i+0x1f0>
 800b5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f2:	b004      	add	sp, #16
 800b5f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5f8:	6823      	ldr	r3, [r4, #0]
 800b5fa:	f043 0320 	orr.w	r3, r3, #32
 800b5fe:	6023      	str	r3, [r4, #0]
 800b600:	2778      	movs	r7, #120	@ 0x78
 800b602:	4832      	ldr	r0, [pc, #200]	@ (800b6cc <_printf_i+0x238>)
 800b604:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b608:	6823      	ldr	r3, [r4, #0]
 800b60a:	6831      	ldr	r1, [r6, #0]
 800b60c:	061f      	lsls	r7, r3, #24
 800b60e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b612:	d402      	bmi.n	800b61a <_printf_i+0x186>
 800b614:	065f      	lsls	r7, r3, #25
 800b616:	bf48      	it	mi
 800b618:	b2ad      	uxthmi	r5, r5
 800b61a:	6031      	str	r1, [r6, #0]
 800b61c:	07d9      	lsls	r1, r3, #31
 800b61e:	bf44      	itt	mi
 800b620:	f043 0320 	orrmi.w	r3, r3, #32
 800b624:	6023      	strmi	r3, [r4, #0]
 800b626:	b11d      	cbz	r5, 800b630 <_printf_i+0x19c>
 800b628:	2310      	movs	r3, #16
 800b62a:	e7ad      	b.n	800b588 <_printf_i+0xf4>
 800b62c:	4826      	ldr	r0, [pc, #152]	@ (800b6c8 <_printf_i+0x234>)
 800b62e:	e7e9      	b.n	800b604 <_printf_i+0x170>
 800b630:	6823      	ldr	r3, [r4, #0]
 800b632:	f023 0320 	bic.w	r3, r3, #32
 800b636:	6023      	str	r3, [r4, #0]
 800b638:	e7f6      	b.n	800b628 <_printf_i+0x194>
 800b63a:	4616      	mov	r6, r2
 800b63c:	e7bd      	b.n	800b5ba <_printf_i+0x126>
 800b63e:	6833      	ldr	r3, [r6, #0]
 800b640:	6825      	ldr	r5, [r4, #0]
 800b642:	1d18      	adds	r0, r3, #4
 800b644:	6961      	ldr	r1, [r4, #20]
 800b646:	6030      	str	r0, [r6, #0]
 800b648:	062e      	lsls	r6, r5, #24
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	d501      	bpl.n	800b652 <_printf_i+0x1be>
 800b64e:	6019      	str	r1, [r3, #0]
 800b650:	e002      	b.n	800b658 <_printf_i+0x1c4>
 800b652:	0668      	lsls	r0, r5, #25
 800b654:	d5fb      	bpl.n	800b64e <_printf_i+0x1ba>
 800b656:	8019      	strh	r1, [r3, #0]
 800b658:	2300      	movs	r3, #0
 800b65a:	4616      	mov	r6, r2
 800b65c:	6123      	str	r3, [r4, #16]
 800b65e:	e7bc      	b.n	800b5da <_printf_i+0x146>
 800b660:	6833      	ldr	r3, [r6, #0]
 800b662:	2100      	movs	r1, #0
 800b664:	1d1a      	adds	r2, r3, #4
 800b666:	6032      	str	r2, [r6, #0]
 800b668:	681e      	ldr	r6, [r3, #0]
 800b66a:	6862      	ldr	r2, [r4, #4]
 800b66c:	4630      	mov	r0, r6
 800b66e:	f000 f9e4 	bl	800ba3a <memchr>
 800b672:	b108      	cbz	r0, 800b678 <_printf_i+0x1e4>
 800b674:	1b80      	subs	r0, r0, r6
 800b676:	6060      	str	r0, [r4, #4]
 800b678:	6863      	ldr	r3, [r4, #4]
 800b67a:	6123      	str	r3, [r4, #16]
 800b67c:	2300      	movs	r3, #0
 800b67e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b682:	e7aa      	b.n	800b5da <_printf_i+0x146>
 800b684:	4632      	mov	r2, r6
 800b686:	4649      	mov	r1, r9
 800b688:	4640      	mov	r0, r8
 800b68a:	6923      	ldr	r3, [r4, #16]
 800b68c:	47d0      	blx	sl
 800b68e:	3001      	adds	r0, #1
 800b690:	d0ad      	beq.n	800b5ee <_printf_i+0x15a>
 800b692:	6823      	ldr	r3, [r4, #0]
 800b694:	079b      	lsls	r3, r3, #30
 800b696:	d413      	bmi.n	800b6c0 <_printf_i+0x22c>
 800b698:	68e0      	ldr	r0, [r4, #12]
 800b69a:	9b03      	ldr	r3, [sp, #12]
 800b69c:	4298      	cmp	r0, r3
 800b69e:	bfb8      	it	lt
 800b6a0:	4618      	movlt	r0, r3
 800b6a2:	e7a6      	b.n	800b5f2 <_printf_i+0x15e>
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	4632      	mov	r2, r6
 800b6a8:	4649      	mov	r1, r9
 800b6aa:	4640      	mov	r0, r8
 800b6ac:	47d0      	blx	sl
 800b6ae:	3001      	adds	r0, #1
 800b6b0:	d09d      	beq.n	800b5ee <_printf_i+0x15a>
 800b6b2:	3501      	adds	r5, #1
 800b6b4:	68e3      	ldr	r3, [r4, #12]
 800b6b6:	9903      	ldr	r1, [sp, #12]
 800b6b8:	1a5b      	subs	r3, r3, r1
 800b6ba:	42ab      	cmp	r3, r5
 800b6bc:	dcf2      	bgt.n	800b6a4 <_printf_i+0x210>
 800b6be:	e7eb      	b.n	800b698 <_printf_i+0x204>
 800b6c0:	2500      	movs	r5, #0
 800b6c2:	f104 0619 	add.w	r6, r4, #25
 800b6c6:	e7f5      	b.n	800b6b4 <_printf_i+0x220>
 800b6c8:	0800dc70 	.word	0x0800dc70
 800b6cc:	0800dc81 	.word	0x0800dc81

0800b6d0 <std>:
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	b510      	push	{r4, lr}
 800b6d4:	4604      	mov	r4, r0
 800b6d6:	e9c0 3300 	strd	r3, r3, [r0]
 800b6da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b6de:	6083      	str	r3, [r0, #8]
 800b6e0:	8181      	strh	r1, [r0, #12]
 800b6e2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b6e4:	81c2      	strh	r2, [r0, #14]
 800b6e6:	6183      	str	r3, [r0, #24]
 800b6e8:	4619      	mov	r1, r3
 800b6ea:	2208      	movs	r2, #8
 800b6ec:	305c      	adds	r0, #92	@ 0x5c
 800b6ee:	f000 f92a 	bl	800b946 <memset>
 800b6f2:	4b0d      	ldr	r3, [pc, #52]	@ (800b728 <std+0x58>)
 800b6f4:	6224      	str	r4, [r4, #32]
 800b6f6:	6263      	str	r3, [r4, #36]	@ 0x24
 800b6f8:	4b0c      	ldr	r3, [pc, #48]	@ (800b72c <std+0x5c>)
 800b6fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b6fc:	4b0c      	ldr	r3, [pc, #48]	@ (800b730 <std+0x60>)
 800b6fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b700:	4b0c      	ldr	r3, [pc, #48]	@ (800b734 <std+0x64>)
 800b702:	6323      	str	r3, [r4, #48]	@ 0x30
 800b704:	4b0c      	ldr	r3, [pc, #48]	@ (800b738 <std+0x68>)
 800b706:	429c      	cmp	r4, r3
 800b708:	d006      	beq.n	800b718 <std+0x48>
 800b70a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b70e:	4294      	cmp	r4, r2
 800b710:	d002      	beq.n	800b718 <std+0x48>
 800b712:	33d0      	adds	r3, #208	@ 0xd0
 800b714:	429c      	cmp	r4, r3
 800b716:	d105      	bne.n	800b724 <std+0x54>
 800b718:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b71c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b720:	f000 b988 	b.w	800ba34 <__retarget_lock_init_recursive>
 800b724:	bd10      	pop	{r4, pc}
 800b726:	bf00      	nop
 800b728:	0800b8c1 	.word	0x0800b8c1
 800b72c:	0800b8e3 	.word	0x0800b8e3
 800b730:	0800b91b 	.word	0x0800b91b
 800b734:	0800b93f 	.word	0x0800b93f
 800b738:	200053fc 	.word	0x200053fc

0800b73c <stdio_exit_handler>:
 800b73c:	4a02      	ldr	r2, [pc, #8]	@ (800b748 <stdio_exit_handler+0xc>)
 800b73e:	4903      	ldr	r1, [pc, #12]	@ (800b74c <stdio_exit_handler+0x10>)
 800b740:	4803      	ldr	r0, [pc, #12]	@ (800b750 <stdio_exit_handler+0x14>)
 800b742:	f000 b869 	b.w	800b818 <_fwalk_sglue>
 800b746:	bf00      	nop
 800b748:	2000004c 	.word	0x2000004c
 800b74c:	0800d3b1 	.word	0x0800d3b1
 800b750:	2000005c 	.word	0x2000005c

0800b754 <cleanup_stdio>:
 800b754:	6841      	ldr	r1, [r0, #4]
 800b756:	4b0c      	ldr	r3, [pc, #48]	@ (800b788 <cleanup_stdio+0x34>)
 800b758:	b510      	push	{r4, lr}
 800b75a:	4299      	cmp	r1, r3
 800b75c:	4604      	mov	r4, r0
 800b75e:	d001      	beq.n	800b764 <cleanup_stdio+0x10>
 800b760:	f001 fe26 	bl	800d3b0 <_fflush_r>
 800b764:	68a1      	ldr	r1, [r4, #8]
 800b766:	4b09      	ldr	r3, [pc, #36]	@ (800b78c <cleanup_stdio+0x38>)
 800b768:	4299      	cmp	r1, r3
 800b76a:	d002      	beq.n	800b772 <cleanup_stdio+0x1e>
 800b76c:	4620      	mov	r0, r4
 800b76e:	f001 fe1f 	bl	800d3b0 <_fflush_r>
 800b772:	68e1      	ldr	r1, [r4, #12]
 800b774:	4b06      	ldr	r3, [pc, #24]	@ (800b790 <cleanup_stdio+0x3c>)
 800b776:	4299      	cmp	r1, r3
 800b778:	d004      	beq.n	800b784 <cleanup_stdio+0x30>
 800b77a:	4620      	mov	r0, r4
 800b77c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b780:	f001 be16 	b.w	800d3b0 <_fflush_r>
 800b784:	bd10      	pop	{r4, pc}
 800b786:	bf00      	nop
 800b788:	200053fc 	.word	0x200053fc
 800b78c:	20005464 	.word	0x20005464
 800b790:	200054cc 	.word	0x200054cc

0800b794 <global_stdio_init.part.0>:
 800b794:	b510      	push	{r4, lr}
 800b796:	4b0b      	ldr	r3, [pc, #44]	@ (800b7c4 <global_stdio_init.part.0+0x30>)
 800b798:	4c0b      	ldr	r4, [pc, #44]	@ (800b7c8 <global_stdio_init.part.0+0x34>)
 800b79a:	4a0c      	ldr	r2, [pc, #48]	@ (800b7cc <global_stdio_init.part.0+0x38>)
 800b79c:	4620      	mov	r0, r4
 800b79e:	601a      	str	r2, [r3, #0]
 800b7a0:	2104      	movs	r1, #4
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	f7ff ff94 	bl	800b6d0 <std>
 800b7a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	2109      	movs	r1, #9
 800b7b0:	f7ff ff8e 	bl	800b6d0 <std>
 800b7b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b7b8:	2202      	movs	r2, #2
 800b7ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7be:	2112      	movs	r1, #18
 800b7c0:	f7ff bf86 	b.w	800b6d0 <std>
 800b7c4:	20005534 	.word	0x20005534
 800b7c8:	200053fc 	.word	0x200053fc
 800b7cc:	0800b73d 	.word	0x0800b73d

0800b7d0 <__sfp_lock_acquire>:
 800b7d0:	4801      	ldr	r0, [pc, #4]	@ (800b7d8 <__sfp_lock_acquire+0x8>)
 800b7d2:	f000 b930 	b.w	800ba36 <__retarget_lock_acquire_recursive>
 800b7d6:	bf00      	nop
 800b7d8:	2000553d 	.word	0x2000553d

0800b7dc <__sfp_lock_release>:
 800b7dc:	4801      	ldr	r0, [pc, #4]	@ (800b7e4 <__sfp_lock_release+0x8>)
 800b7de:	f000 b92b 	b.w	800ba38 <__retarget_lock_release_recursive>
 800b7e2:	bf00      	nop
 800b7e4:	2000553d 	.word	0x2000553d

0800b7e8 <__sinit>:
 800b7e8:	b510      	push	{r4, lr}
 800b7ea:	4604      	mov	r4, r0
 800b7ec:	f7ff fff0 	bl	800b7d0 <__sfp_lock_acquire>
 800b7f0:	6a23      	ldr	r3, [r4, #32]
 800b7f2:	b11b      	cbz	r3, 800b7fc <__sinit+0x14>
 800b7f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7f8:	f7ff bff0 	b.w	800b7dc <__sfp_lock_release>
 800b7fc:	4b04      	ldr	r3, [pc, #16]	@ (800b810 <__sinit+0x28>)
 800b7fe:	6223      	str	r3, [r4, #32]
 800b800:	4b04      	ldr	r3, [pc, #16]	@ (800b814 <__sinit+0x2c>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d1f5      	bne.n	800b7f4 <__sinit+0xc>
 800b808:	f7ff ffc4 	bl	800b794 <global_stdio_init.part.0>
 800b80c:	e7f2      	b.n	800b7f4 <__sinit+0xc>
 800b80e:	bf00      	nop
 800b810:	0800b755 	.word	0x0800b755
 800b814:	20005534 	.word	0x20005534

0800b818 <_fwalk_sglue>:
 800b818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b81c:	4607      	mov	r7, r0
 800b81e:	4688      	mov	r8, r1
 800b820:	4614      	mov	r4, r2
 800b822:	2600      	movs	r6, #0
 800b824:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b828:	f1b9 0901 	subs.w	r9, r9, #1
 800b82c:	d505      	bpl.n	800b83a <_fwalk_sglue+0x22>
 800b82e:	6824      	ldr	r4, [r4, #0]
 800b830:	2c00      	cmp	r4, #0
 800b832:	d1f7      	bne.n	800b824 <_fwalk_sglue+0xc>
 800b834:	4630      	mov	r0, r6
 800b836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b83a:	89ab      	ldrh	r3, [r5, #12]
 800b83c:	2b01      	cmp	r3, #1
 800b83e:	d907      	bls.n	800b850 <_fwalk_sglue+0x38>
 800b840:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b844:	3301      	adds	r3, #1
 800b846:	d003      	beq.n	800b850 <_fwalk_sglue+0x38>
 800b848:	4629      	mov	r1, r5
 800b84a:	4638      	mov	r0, r7
 800b84c:	47c0      	blx	r8
 800b84e:	4306      	orrs	r6, r0
 800b850:	3568      	adds	r5, #104	@ 0x68
 800b852:	e7e9      	b.n	800b828 <_fwalk_sglue+0x10>

0800b854 <sniprintf>:
 800b854:	b40c      	push	{r2, r3}
 800b856:	b530      	push	{r4, r5, lr}
 800b858:	4b18      	ldr	r3, [pc, #96]	@ (800b8bc <sniprintf+0x68>)
 800b85a:	1e0c      	subs	r4, r1, #0
 800b85c:	681d      	ldr	r5, [r3, #0]
 800b85e:	b09d      	sub	sp, #116	@ 0x74
 800b860:	da08      	bge.n	800b874 <sniprintf+0x20>
 800b862:	238b      	movs	r3, #139	@ 0x8b
 800b864:	f04f 30ff 	mov.w	r0, #4294967295
 800b868:	602b      	str	r3, [r5, #0]
 800b86a:	b01d      	add	sp, #116	@ 0x74
 800b86c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b870:	b002      	add	sp, #8
 800b872:	4770      	bx	lr
 800b874:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b878:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b87c:	f04f 0300 	mov.w	r3, #0
 800b880:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b882:	bf0c      	ite	eq
 800b884:	4623      	moveq	r3, r4
 800b886:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b88a:	9304      	str	r3, [sp, #16]
 800b88c:	9307      	str	r3, [sp, #28]
 800b88e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b892:	9002      	str	r0, [sp, #8]
 800b894:	9006      	str	r0, [sp, #24]
 800b896:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b89a:	4628      	mov	r0, r5
 800b89c:	ab21      	add	r3, sp, #132	@ 0x84
 800b89e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b8a0:	a902      	add	r1, sp, #8
 800b8a2:	9301      	str	r3, [sp, #4]
 800b8a4:	f001 fc08 	bl	800d0b8 <_svfiprintf_r>
 800b8a8:	1c43      	adds	r3, r0, #1
 800b8aa:	bfbc      	itt	lt
 800b8ac:	238b      	movlt	r3, #139	@ 0x8b
 800b8ae:	602b      	strlt	r3, [r5, #0]
 800b8b0:	2c00      	cmp	r4, #0
 800b8b2:	d0da      	beq.n	800b86a <sniprintf+0x16>
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	9b02      	ldr	r3, [sp, #8]
 800b8b8:	701a      	strb	r2, [r3, #0]
 800b8ba:	e7d6      	b.n	800b86a <sniprintf+0x16>
 800b8bc:	20000058 	.word	0x20000058

0800b8c0 <__sread>:
 800b8c0:	b510      	push	{r4, lr}
 800b8c2:	460c      	mov	r4, r1
 800b8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8c8:	f000 f86c 	bl	800b9a4 <_read_r>
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	bfab      	itete	ge
 800b8d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8d2:	89a3      	ldrhlt	r3, [r4, #12]
 800b8d4:	181b      	addge	r3, r3, r0
 800b8d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b8da:	bfac      	ite	ge
 800b8dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b8de:	81a3      	strhlt	r3, [r4, #12]
 800b8e0:	bd10      	pop	{r4, pc}

0800b8e2 <__swrite>:
 800b8e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8e6:	461f      	mov	r7, r3
 800b8e8:	898b      	ldrh	r3, [r1, #12]
 800b8ea:	4605      	mov	r5, r0
 800b8ec:	05db      	lsls	r3, r3, #23
 800b8ee:	460c      	mov	r4, r1
 800b8f0:	4616      	mov	r6, r2
 800b8f2:	d505      	bpl.n	800b900 <__swrite+0x1e>
 800b8f4:	2302      	movs	r3, #2
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8fc:	f000 f840 	bl	800b980 <_lseek_r>
 800b900:	89a3      	ldrh	r3, [r4, #12]
 800b902:	4632      	mov	r2, r6
 800b904:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b908:	81a3      	strh	r3, [r4, #12]
 800b90a:	4628      	mov	r0, r5
 800b90c:	463b      	mov	r3, r7
 800b90e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b912:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b916:	f000 b857 	b.w	800b9c8 <_write_r>

0800b91a <__sseek>:
 800b91a:	b510      	push	{r4, lr}
 800b91c:	460c      	mov	r4, r1
 800b91e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b922:	f000 f82d 	bl	800b980 <_lseek_r>
 800b926:	1c43      	adds	r3, r0, #1
 800b928:	89a3      	ldrh	r3, [r4, #12]
 800b92a:	bf15      	itete	ne
 800b92c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b92e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b932:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b936:	81a3      	strheq	r3, [r4, #12]
 800b938:	bf18      	it	ne
 800b93a:	81a3      	strhne	r3, [r4, #12]
 800b93c:	bd10      	pop	{r4, pc}

0800b93e <__sclose>:
 800b93e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b942:	f000 b80d 	b.w	800b960 <_close_r>

0800b946 <memset>:
 800b946:	4603      	mov	r3, r0
 800b948:	4402      	add	r2, r0
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d100      	bne.n	800b950 <memset+0xa>
 800b94e:	4770      	bx	lr
 800b950:	f803 1b01 	strb.w	r1, [r3], #1
 800b954:	e7f9      	b.n	800b94a <memset+0x4>
	...

0800b958 <_localeconv_r>:
 800b958:	4800      	ldr	r0, [pc, #0]	@ (800b95c <_localeconv_r+0x4>)
 800b95a:	4770      	bx	lr
 800b95c:	20000198 	.word	0x20000198

0800b960 <_close_r>:
 800b960:	b538      	push	{r3, r4, r5, lr}
 800b962:	2300      	movs	r3, #0
 800b964:	4d05      	ldr	r5, [pc, #20]	@ (800b97c <_close_r+0x1c>)
 800b966:	4604      	mov	r4, r0
 800b968:	4608      	mov	r0, r1
 800b96a:	602b      	str	r3, [r5, #0]
 800b96c:	f002 f8bc 	bl	800dae8 <_close>
 800b970:	1c43      	adds	r3, r0, #1
 800b972:	d102      	bne.n	800b97a <_close_r+0x1a>
 800b974:	682b      	ldr	r3, [r5, #0]
 800b976:	b103      	cbz	r3, 800b97a <_close_r+0x1a>
 800b978:	6023      	str	r3, [r4, #0]
 800b97a:	bd38      	pop	{r3, r4, r5, pc}
 800b97c:	20005538 	.word	0x20005538

0800b980 <_lseek_r>:
 800b980:	b538      	push	{r3, r4, r5, lr}
 800b982:	4604      	mov	r4, r0
 800b984:	4608      	mov	r0, r1
 800b986:	4611      	mov	r1, r2
 800b988:	2200      	movs	r2, #0
 800b98a:	4d05      	ldr	r5, [pc, #20]	@ (800b9a0 <_lseek_r+0x20>)
 800b98c:	602a      	str	r2, [r5, #0]
 800b98e:	461a      	mov	r2, r3
 800b990:	f002 f8d2 	bl	800db38 <_lseek>
 800b994:	1c43      	adds	r3, r0, #1
 800b996:	d102      	bne.n	800b99e <_lseek_r+0x1e>
 800b998:	682b      	ldr	r3, [r5, #0]
 800b99a:	b103      	cbz	r3, 800b99e <_lseek_r+0x1e>
 800b99c:	6023      	str	r3, [r4, #0]
 800b99e:	bd38      	pop	{r3, r4, r5, pc}
 800b9a0:	20005538 	.word	0x20005538

0800b9a4 <_read_r>:
 800b9a4:	b538      	push	{r3, r4, r5, lr}
 800b9a6:	4604      	mov	r4, r0
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	4611      	mov	r1, r2
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	4d05      	ldr	r5, [pc, #20]	@ (800b9c4 <_read_r+0x20>)
 800b9b0:	602a      	str	r2, [r5, #0]
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	f002 f8c8 	bl	800db48 <_read>
 800b9b8:	1c43      	adds	r3, r0, #1
 800b9ba:	d102      	bne.n	800b9c2 <_read_r+0x1e>
 800b9bc:	682b      	ldr	r3, [r5, #0]
 800b9be:	b103      	cbz	r3, 800b9c2 <_read_r+0x1e>
 800b9c0:	6023      	str	r3, [r4, #0]
 800b9c2:	bd38      	pop	{r3, r4, r5, pc}
 800b9c4:	20005538 	.word	0x20005538

0800b9c8 <_write_r>:
 800b9c8:	b538      	push	{r3, r4, r5, lr}
 800b9ca:	4604      	mov	r4, r0
 800b9cc:	4608      	mov	r0, r1
 800b9ce:	4611      	mov	r1, r2
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	4d05      	ldr	r5, [pc, #20]	@ (800b9e8 <_write_r+0x20>)
 800b9d4:	602a      	str	r2, [r5, #0]
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	f002 f8cc 	bl	800db74 <_write>
 800b9dc:	1c43      	adds	r3, r0, #1
 800b9de:	d102      	bne.n	800b9e6 <_write_r+0x1e>
 800b9e0:	682b      	ldr	r3, [r5, #0]
 800b9e2:	b103      	cbz	r3, 800b9e6 <_write_r+0x1e>
 800b9e4:	6023      	str	r3, [r4, #0]
 800b9e6:	bd38      	pop	{r3, r4, r5, pc}
 800b9e8:	20005538 	.word	0x20005538

0800b9ec <__libc_init_array>:
 800b9ec:	b570      	push	{r4, r5, r6, lr}
 800b9ee:	2600      	movs	r6, #0
 800b9f0:	4d0c      	ldr	r5, [pc, #48]	@ (800ba24 <__libc_init_array+0x38>)
 800b9f2:	4c0d      	ldr	r4, [pc, #52]	@ (800ba28 <__libc_init_array+0x3c>)
 800b9f4:	1b64      	subs	r4, r4, r5
 800b9f6:	10a4      	asrs	r4, r4, #2
 800b9f8:	42a6      	cmp	r6, r4
 800b9fa:	d109      	bne.n	800ba10 <__libc_init_array+0x24>
 800b9fc:	f002 f8c4 	bl	800db88 <_init>
 800ba00:	2600      	movs	r6, #0
 800ba02:	4d0a      	ldr	r5, [pc, #40]	@ (800ba2c <__libc_init_array+0x40>)
 800ba04:	4c0a      	ldr	r4, [pc, #40]	@ (800ba30 <__libc_init_array+0x44>)
 800ba06:	1b64      	subs	r4, r4, r5
 800ba08:	10a4      	asrs	r4, r4, #2
 800ba0a:	42a6      	cmp	r6, r4
 800ba0c:	d105      	bne.n	800ba1a <__libc_init_array+0x2e>
 800ba0e:	bd70      	pop	{r4, r5, r6, pc}
 800ba10:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba14:	4798      	blx	r3
 800ba16:	3601      	adds	r6, #1
 800ba18:	e7ee      	b.n	800b9f8 <__libc_init_array+0xc>
 800ba1a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba1e:	4798      	blx	r3
 800ba20:	3601      	adds	r6, #1
 800ba22:	e7f2      	b.n	800ba0a <__libc_init_array+0x1e>
 800ba24:	0800dfdc 	.word	0x0800dfdc
 800ba28:	0800dfdc 	.word	0x0800dfdc
 800ba2c:	0800dfdc 	.word	0x0800dfdc
 800ba30:	0800dfe0 	.word	0x0800dfe0

0800ba34 <__retarget_lock_init_recursive>:
 800ba34:	4770      	bx	lr

0800ba36 <__retarget_lock_acquire_recursive>:
 800ba36:	4770      	bx	lr

0800ba38 <__retarget_lock_release_recursive>:
 800ba38:	4770      	bx	lr

0800ba3a <memchr>:
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	b510      	push	{r4, lr}
 800ba3e:	b2c9      	uxtb	r1, r1
 800ba40:	4402      	add	r2, r0
 800ba42:	4293      	cmp	r3, r2
 800ba44:	4618      	mov	r0, r3
 800ba46:	d101      	bne.n	800ba4c <memchr+0x12>
 800ba48:	2000      	movs	r0, #0
 800ba4a:	e003      	b.n	800ba54 <memchr+0x1a>
 800ba4c:	7804      	ldrb	r4, [r0, #0]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	428c      	cmp	r4, r1
 800ba52:	d1f6      	bne.n	800ba42 <memchr+0x8>
 800ba54:	bd10      	pop	{r4, pc}

0800ba56 <quorem>:
 800ba56:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba5a:	6903      	ldr	r3, [r0, #16]
 800ba5c:	690c      	ldr	r4, [r1, #16]
 800ba5e:	4607      	mov	r7, r0
 800ba60:	42a3      	cmp	r3, r4
 800ba62:	db7e      	blt.n	800bb62 <quorem+0x10c>
 800ba64:	3c01      	subs	r4, #1
 800ba66:	00a3      	lsls	r3, r4, #2
 800ba68:	f100 0514 	add.w	r5, r0, #20
 800ba6c:	f101 0814 	add.w	r8, r1, #20
 800ba70:	9300      	str	r3, [sp, #0]
 800ba72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba76:	9301      	str	r3, [sp, #4]
 800ba78:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba80:	3301      	adds	r3, #1
 800ba82:	429a      	cmp	r2, r3
 800ba84:	fbb2 f6f3 	udiv	r6, r2, r3
 800ba88:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ba8c:	d32e      	bcc.n	800baec <quorem+0x96>
 800ba8e:	f04f 0a00 	mov.w	sl, #0
 800ba92:	46c4      	mov	ip, r8
 800ba94:	46ae      	mov	lr, r5
 800ba96:	46d3      	mov	fp, sl
 800ba98:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ba9c:	b298      	uxth	r0, r3
 800ba9e:	fb06 a000 	mla	r0, r6, r0, sl
 800baa2:	0c1b      	lsrs	r3, r3, #16
 800baa4:	0c02      	lsrs	r2, r0, #16
 800baa6:	fb06 2303 	mla	r3, r6, r3, r2
 800baaa:	f8de 2000 	ldr.w	r2, [lr]
 800baae:	b280      	uxth	r0, r0
 800bab0:	b292      	uxth	r2, r2
 800bab2:	1a12      	subs	r2, r2, r0
 800bab4:	445a      	add	r2, fp
 800bab6:	f8de 0000 	ldr.w	r0, [lr]
 800baba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800babe:	b29b      	uxth	r3, r3
 800bac0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bac4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bac8:	b292      	uxth	r2, r2
 800baca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bace:	45e1      	cmp	r9, ip
 800bad0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bad4:	f84e 2b04 	str.w	r2, [lr], #4
 800bad8:	d2de      	bcs.n	800ba98 <quorem+0x42>
 800bada:	9b00      	ldr	r3, [sp, #0]
 800badc:	58eb      	ldr	r3, [r5, r3]
 800bade:	b92b      	cbnz	r3, 800baec <quorem+0x96>
 800bae0:	9b01      	ldr	r3, [sp, #4]
 800bae2:	3b04      	subs	r3, #4
 800bae4:	429d      	cmp	r5, r3
 800bae6:	461a      	mov	r2, r3
 800bae8:	d32f      	bcc.n	800bb4a <quorem+0xf4>
 800baea:	613c      	str	r4, [r7, #16]
 800baec:	4638      	mov	r0, r7
 800baee:	f001 f97f 	bl	800cdf0 <__mcmp>
 800baf2:	2800      	cmp	r0, #0
 800baf4:	db25      	blt.n	800bb42 <quorem+0xec>
 800baf6:	4629      	mov	r1, r5
 800baf8:	2000      	movs	r0, #0
 800bafa:	f858 2b04 	ldr.w	r2, [r8], #4
 800bafe:	f8d1 c000 	ldr.w	ip, [r1]
 800bb02:	fa1f fe82 	uxth.w	lr, r2
 800bb06:	fa1f f38c 	uxth.w	r3, ip
 800bb0a:	eba3 030e 	sub.w	r3, r3, lr
 800bb0e:	4403      	add	r3, r0
 800bb10:	0c12      	lsrs	r2, r2, #16
 800bb12:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bb16:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bb1a:	b29b      	uxth	r3, r3
 800bb1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb20:	45c1      	cmp	r9, r8
 800bb22:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bb26:	f841 3b04 	str.w	r3, [r1], #4
 800bb2a:	d2e6      	bcs.n	800bafa <quorem+0xa4>
 800bb2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb34:	b922      	cbnz	r2, 800bb40 <quorem+0xea>
 800bb36:	3b04      	subs	r3, #4
 800bb38:	429d      	cmp	r5, r3
 800bb3a:	461a      	mov	r2, r3
 800bb3c:	d30b      	bcc.n	800bb56 <quorem+0x100>
 800bb3e:	613c      	str	r4, [r7, #16]
 800bb40:	3601      	adds	r6, #1
 800bb42:	4630      	mov	r0, r6
 800bb44:	b003      	add	sp, #12
 800bb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb4a:	6812      	ldr	r2, [r2, #0]
 800bb4c:	3b04      	subs	r3, #4
 800bb4e:	2a00      	cmp	r2, #0
 800bb50:	d1cb      	bne.n	800baea <quorem+0x94>
 800bb52:	3c01      	subs	r4, #1
 800bb54:	e7c6      	b.n	800bae4 <quorem+0x8e>
 800bb56:	6812      	ldr	r2, [r2, #0]
 800bb58:	3b04      	subs	r3, #4
 800bb5a:	2a00      	cmp	r2, #0
 800bb5c:	d1ef      	bne.n	800bb3e <quorem+0xe8>
 800bb5e:	3c01      	subs	r4, #1
 800bb60:	e7ea      	b.n	800bb38 <quorem+0xe2>
 800bb62:	2000      	movs	r0, #0
 800bb64:	e7ee      	b.n	800bb44 <quorem+0xee>
	...

0800bb68 <_dtoa_r>:
 800bb68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb6c:	4614      	mov	r4, r2
 800bb6e:	461d      	mov	r5, r3
 800bb70:	69c7      	ldr	r7, [r0, #28]
 800bb72:	b097      	sub	sp, #92	@ 0x5c
 800bb74:	4681      	mov	r9, r0
 800bb76:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bb7a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800bb7c:	b97f      	cbnz	r7, 800bb9e <_dtoa_r+0x36>
 800bb7e:	2010      	movs	r0, #16
 800bb80:	f000 fe0e 	bl	800c7a0 <malloc>
 800bb84:	4602      	mov	r2, r0
 800bb86:	f8c9 001c 	str.w	r0, [r9, #28]
 800bb8a:	b920      	cbnz	r0, 800bb96 <_dtoa_r+0x2e>
 800bb8c:	21ef      	movs	r1, #239	@ 0xef
 800bb8e:	4bac      	ldr	r3, [pc, #688]	@ (800be40 <_dtoa_r+0x2d8>)
 800bb90:	48ac      	ldr	r0, [pc, #688]	@ (800be44 <_dtoa_r+0x2dc>)
 800bb92:	f001 fc6d 	bl	800d470 <__assert_func>
 800bb96:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bb9a:	6007      	str	r7, [r0, #0]
 800bb9c:	60c7      	str	r7, [r0, #12]
 800bb9e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bba2:	6819      	ldr	r1, [r3, #0]
 800bba4:	b159      	cbz	r1, 800bbbe <_dtoa_r+0x56>
 800bba6:	685a      	ldr	r2, [r3, #4]
 800bba8:	2301      	movs	r3, #1
 800bbaa:	4093      	lsls	r3, r2
 800bbac:	604a      	str	r2, [r1, #4]
 800bbae:	608b      	str	r3, [r1, #8]
 800bbb0:	4648      	mov	r0, r9
 800bbb2:	f000 feeb 	bl	800c98c <_Bfree>
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bbbc:	601a      	str	r2, [r3, #0]
 800bbbe:	1e2b      	subs	r3, r5, #0
 800bbc0:	bfaf      	iteee	ge
 800bbc2:	2300      	movge	r3, #0
 800bbc4:	2201      	movlt	r2, #1
 800bbc6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bbca:	9307      	strlt	r3, [sp, #28]
 800bbcc:	bfa8      	it	ge
 800bbce:	6033      	strge	r3, [r6, #0]
 800bbd0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800bbd4:	4b9c      	ldr	r3, [pc, #624]	@ (800be48 <_dtoa_r+0x2e0>)
 800bbd6:	bfb8      	it	lt
 800bbd8:	6032      	strlt	r2, [r6, #0]
 800bbda:	ea33 0308 	bics.w	r3, r3, r8
 800bbde:	d112      	bne.n	800bc06 <_dtoa_r+0x9e>
 800bbe0:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bbe4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bbe6:	6013      	str	r3, [r2, #0]
 800bbe8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bbec:	4323      	orrs	r3, r4
 800bbee:	f000 855e 	beq.w	800c6ae <_dtoa_r+0xb46>
 800bbf2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bbf4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800be4c <_dtoa_r+0x2e4>
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	f000 8560 	beq.w	800c6be <_dtoa_r+0xb56>
 800bbfe:	f10a 0303 	add.w	r3, sl, #3
 800bc02:	f000 bd5a 	b.w	800c6ba <_dtoa_r+0xb52>
 800bc06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bc0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bc0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc12:	2200      	movs	r2, #0
 800bc14:	2300      	movs	r3, #0
 800bc16:	f7f4 ff33 	bl	8000a80 <__aeabi_dcmpeq>
 800bc1a:	4607      	mov	r7, r0
 800bc1c:	b158      	cbz	r0, 800bc36 <_dtoa_r+0xce>
 800bc1e:	2301      	movs	r3, #1
 800bc20:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bc22:	6013      	str	r3, [r2, #0]
 800bc24:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bc26:	b113      	cbz	r3, 800bc2e <_dtoa_r+0xc6>
 800bc28:	4b89      	ldr	r3, [pc, #548]	@ (800be50 <_dtoa_r+0x2e8>)
 800bc2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bc2c:	6013      	str	r3, [r2, #0]
 800bc2e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800be54 <_dtoa_r+0x2ec>
 800bc32:	f000 bd44 	b.w	800c6be <_dtoa_r+0xb56>
 800bc36:	ab14      	add	r3, sp, #80	@ 0x50
 800bc38:	9301      	str	r3, [sp, #4]
 800bc3a:	ab15      	add	r3, sp, #84	@ 0x54
 800bc3c:	9300      	str	r3, [sp, #0]
 800bc3e:	4648      	mov	r0, r9
 800bc40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bc44:	f001 f984 	bl	800cf50 <__d2b>
 800bc48:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800bc4c:	9003      	str	r0, [sp, #12]
 800bc4e:	2e00      	cmp	r6, #0
 800bc50:	d078      	beq.n	800bd44 <_dtoa_r+0x1dc>
 800bc52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc58:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bc5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc60:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bc64:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bc68:	9712      	str	r7, [sp, #72]	@ 0x48
 800bc6a:	4619      	mov	r1, r3
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	4b7a      	ldr	r3, [pc, #488]	@ (800be58 <_dtoa_r+0x2f0>)
 800bc70:	f7f4 fae6 	bl	8000240 <__aeabi_dsub>
 800bc74:	a36c      	add	r3, pc, #432	@ (adr r3, 800be28 <_dtoa_r+0x2c0>)
 800bc76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7a:	f7f4 fc99 	bl	80005b0 <__aeabi_dmul>
 800bc7e:	a36c      	add	r3, pc, #432	@ (adr r3, 800be30 <_dtoa_r+0x2c8>)
 800bc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc84:	f7f4 fade 	bl	8000244 <__adddf3>
 800bc88:	4604      	mov	r4, r0
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	460d      	mov	r5, r1
 800bc8e:	f7f4 fc25 	bl	80004dc <__aeabi_i2d>
 800bc92:	a369      	add	r3, pc, #420	@ (adr r3, 800be38 <_dtoa_r+0x2d0>)
 800bc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc98:	f7f4 fc8a 	bl	80005b0 <__aeabi_dmul>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	4620      	mov	r0, r4
 800bca2:	4629      	mov	r1, r5
 800bca4:	f7f4 face 	bl	8000244 <__adddf3>
 800bca8:	4604      	mov	r4, r0
 800bcaa:	460d      	mov	r5, r1
 800bcac:	f7f4 ff30 	bl	8000b10 <__aeabi_d2iz>
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	4607      	mov	r7, r0
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	4620      	mov	r0, r4
 800bcb8:	4629      	mov	r1, r5
 800bcba:	f7f4 feeb 	bl	8000a94 <__aeabi_dcmplt>
 800bcbe:	b140      	cbz	r0, 800bcd2 <_dtoa_r+0x16a>
 800bcc0:	4638      	mov	r0, r7
 800bcc2:	f7f4 fc0b 	bl	80004dc <__aeabi_i2d>
 800bcc6:	4622      	mov	r2, r4
 800bcc8:	462b      	mov	r3, r5
 800bcca:	f7f4 fed9 	bl	8000a80 <__aeabi_dcmpeq>
 800bcce:	b900      	cbnz	r0, 800bcd2 <_dtoa_r+0x16a>
 800bcd0:	3f01      	subs	r7, #1
 800bcd2:	2f16      	cmp	r7, #22
 800bcd4:	d854      	bhi.n	800bd80 <_dtoa_r+0x218>
 800bcd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bcda:	4b60      	ldr	r3, [pc, #384]	@ (800be5c <_dtoa_r+0x2f4>)
 800bcdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce4:	f7f4 fed6 	bl	8000a94 <__aeabi_dcmplt>
 800bce8:	2800      	cmp	r0, #0
 800bcea:	d04b      	beq.n	800bd84 <_dtoa_r+0x21c>
 800bcec:	2300      	movs	r3, #0
 800bcee:	3f01      	subs	r7, #1
 800bcf0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bcf2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bcf4:	1b9b      	subs	r3, r3, r6
 800bcf6:	1e5a      	subs	r2, r3, #1
 800bcf8:	bf49      	itett	mi
 800bcfa:	f1c3 0301 	rsbmi	r3, r3, #1
 800bcfe:	2300      	movpl	r3, #0
 800bd00:	9304      	strmi	r3, [sp, #16]
 800bd02:	2300      	movmi	r3, #0
 800bd04:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd06:	bf54      	ite	pl
 800bd08:	9304      	strpl	r3, [sp, #16]
 800bd0a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800bd0c:	2f00      	cmp	r7, #0
 800bd0e:	db3b      	blt.n	800bd88 <_dtoa_r+0x220>
 800bd10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd12:	970e      	str	r7, [sp, #56]	@ 0x38
 800bd14:	443b      	add	r3, r7
 800bd16:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd18:	2300      	movs	r3, #0
 800bd1a:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd1c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bd1e:	2b09      	cmp	r3, #9
 800bd20:	d865      	bhi.n	800bdee <_dtoa_r+0x286>
 800bd22:	2b05      	cmp	r3, #5
 800bd24:	bfc4      	itt	gt
 800bd26:	3b04      	subgt	r3, #4
 800bd28:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800bd2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bd2c:	bfc8      	it	gt
 800bd2e:	2400      	movgt	r4, #0
 800bd30:	f1a3 0302 	sub.w	r3, r3, #2
 800bd34:	bfd8      	it	le
 800bd36:	2401      	movle	r4, #1
 800bd38:	2b03      	cmp	r3, #3
 800bd3a:	d864      	bhi.n	800be06 <_dtoa_r+0x29e>
 800bd3c:	e8df f003 	tbb	[pc, r3]
 800bd40:	2c385553 	.word	0x2c385553
 800bd44:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bd48:	441e      	add	r6, r3
 800bd4a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bd4e:	2b20      	cmp	r3, #32
 800bd50:	bfc1      	itttt	gt
 800bd52:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bd56:	fa08 f803 	lslgt.w	r8, r8, r3
 800bd5a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bd5e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bd62:	bfd6      	itet	le
 800bd64:	f1c3 0320 	rsble	r3, r3, #32
 800bd68:	ea48 0003 	orrgt.w	r0, r8, r3
 800bd6c:	fa04 f003 	lslle.w	r0, r4, r3
 800bd70:	f7f4 fba4 	bl	80004bc <__aeabi_ui2d>
 800bd74:	2201      	movs	r2, #1
 800bd76:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bd7a:	3e01      	subs	r6, #1
 800bd7c:	9212      	str	r2, [sp, #72]	@ 0x48
 800bd7e:	e774      	b.n	800bc6a <_dtoa_r+0x102>
 800bd80:	2301      	movs	r3, #1
 800bd82:	e7b5      	b.n	800bcf0 <_dtoa_r+0x188>
 800bd84:	900f      	str	r0, [sp, #60]	@ 0x3c
 800bd86:	e7b4      	b.n	800bcf2 <_dtoa_r+0x18a>
 800bd88:	9b04      	ldr	r3, [sp, #16]
 800bd8a:	1bdb      	subs	r3, r3, r7
 800bd8c:	9304      	str	r3, [sp, #16]
 800bd8e:	427b      	negs	r3, r7
 800bd90:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd92:	2300      	movs	r3, #0
 800bd94:	930e      	str	r3, [sp, #56]	@ 0x38
 800bd96:	e7c1      	b.n	800bd1c <_dtoa_r+0x1b4>
 800bd98:	2301      	movs	r3, #1
 800bd9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd9e:	eb07 0b03 	add.w	fp, r7, r3
 800bda2:	f10b 0301 	add.w	r3, fp, #1
 800bda6:	2b01      	cmp	r3, #1
 800bda8:	9308      	str	r3, [sp, #32]
 800bdaa:	bfb8      	it	lt
 800bdac:	2301      	movlt	r3, #1
 800bdae:	e006      	b.n	800bdbe <_dtoa_r+0x256>
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	dd28      	ble.n	800be0c <_dtoa_r+0x2a4>
 800bdba:	469b      	mov	fp, r3
 800bdbc:	9308      	str	r3, [sp, #32]
 800bdbe:	2100      	movs	r1, #0
 800bdc0:	2204      	movs	r2, #4
 800bdc2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bdc6:	f102 0514 	add.w	r5, r2, #20
 800bdca:	429d      	cmp	r5, r3
 800bdcc:	d926      	bls.n	800be1c <_dtoa_r+0x2b4>
 800bdce:	6041      	str	r1, [r0, #4]
 800bdd0:	4648      	mov	r0, r9
 800bdd2:	f000 fd9b 	bl	800c90c <_Balloc>
 800bdd6:	4682      	mov	sl, r0
 800bdd8:	2800      	cmp	r0, #0
 800bdda:	d143      	bne.n	800be64 <_dtoa_r+0x2fc>
 800bddc:	4602      	mov	r2, r0
 800bdde:	f240 11af 	movw	r1, #431	@ 0x1af
 800bde2:	4b1f      	ldr	r3, [pc, #124]	@ (800be60 <_dtoa_r+0x2f8>)
 800bde4:	e6d4      	b.n	800bb90 <_dtoa_r+0x28>
 800bde6:	2300      	movs	r3, #0
 800bde8:	e7e3      	b.n	800bdb2 <_dtoa_r+0x24a>
 800bdea:	2300      	movs	r3, #0
 800bdec:	e7d5      	b.n	800bd9a <_dtoa_r+0x232>
 800bdee:	2401      	movs	r4, #1
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bdf4:	9320      	str	r3, [sp, #128]	@ 0x80
 800bdf6:	f04f 3bff 	mov.w	fp, #4294967295
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	2312      	movs	r3, #18
 800bdfe:	f8cd b020 	str.w	fp, [sp, #32]
 800be02:	9221      	str	r2, [sp, #132]	@ 0x84
 800be04:	e7db      	b.n	800bdbe <_dtoa_r+0x256>
 800be06:	2301      	movs	r3, #1
 800be08:	930b      	str	r3, [sp, #44]	@ 0x2c
 800be0a:	e7f4      	b.n	800bdf6 <_dtoa_r+0x28e>
 800be0c:	f04f 0b01 	mov.w	fp, #1
 800be10:	465b      	mov	r3, fp
 800be12:	f8cd b020 	str.w	fp, [sp, #32]
 800be16:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800be1a:	e7d0      	b.n	800bdbe <_dtoa_r+0x256>
 800be1c:	3101      	adds	r1, #1
 800be1e:	0052      	lsls	r2, r2, #1
 800be20:	e7d1      	b.n	800bdc6 <_dtoa_r+0x25e>
 800be22:	bf00      	nop
 800be24:	f3af 8000 	nop.w
 800be28:	636f4361 	.word	0x636f4361
 800be2c:	3fd287a7 	.word	0x3fd287a7
 800be30:	8b60c8b3 	.word	0x8b60c8b3
 800be34:	3fc68a28 	.word	0x3fc68a28
 800be38:	509f79fb 	.word	0x509f79fb
 800be3c:	3fd34413 	.word	0x3fd34413
 800be40:	0800dc9f 	.word	0x0800dc9f
 800be44:	0800dcb6 	.word	0x0800dcb6
 800be48:	7ff00000 	.word	0x7ff00000
 800be4c:	0800dc9b 	.word	0x0800dc9b
 800be50:	0800dc6f 	.word	0x0800dc6f
 800be54:	0800dc6e 	.word	0x0800dc6e
 800be58:	3ff80000 	.word	0x3ff80000
 800be5c:	0800de08 	.word	0x0800de08
 800be60:	0800dd0e 	.word	0x0800dd0e
 800be64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800be68:	6018      	str	r0, [r3, #0]
 800be6a:	9b08      	ldr	r3, [sp, #32]
 800be6c:	2b0e      	cmp	r3, #14
 800be6e:	f200 80a1 	bhi.w	800bfb4 <_dtoa_r+0x44c>
 800be72:	2c00      	cmp	r4, #0
 800be74:	f000 809e 	beq.w	800bfb4 <_dtoa_r+0x44c>
 800be78:	2f00      	cmp	r7, #0
 800be7a:	dd33      	ble.n	800bee4 <_dtoa_r+0x37c>
 800be7c:	4b9c      	ldr	r3, [pc, #624]	@ (800c0f0 <_dtoa_r+0x588>)
 800be7e:	f007 020f 	and.w	r2, r7, #15
 800be82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be86:	05f8      	lsls	r0, r7, #23
 800be88:	e9d3 3400 	ldrd	r3, r4, [r3]
 800be8c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800be90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800be94:	d516      	bpl.n	800bec4 <_dtoa_r+0x35c>
 800be96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be9a:	4b96      	ldr	r3, [pc, #600]	@ (800c0f4 <_dtoa_r+0x58c>)
 800be9c:	2603      	movs	r6, #3
 800be9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bea2:	f7f4 fcaf 	bl	8000804 <__aeabi_ddiv>
 800bea6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800beaa:	f004 040f 	and.w	r4, r4, #15
 800beae:	4d91      	ldr	r5, [pc, #580]	@ (800c0f4 <_dtoa_r+0x58c>)
 800beb0:	b954      	cbnz	r4, 800bec8 <_dtoa_r+0x360>
 800beb2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800beb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800beba:	f7f4 fca3 	bl	8000804 <__aeabi_ddiv>
 800bebe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bec2:	e028      	b.n	800bf16 <_dtoa_r+0x3ae>
 800bec4:	2602      	movs	r6, #2
 800bec6:	e7f2      	b.n	800beae <_dtoa_r+0x346>
 800bec8:	07e1      	lsls	r1, r4, #31
 800beca:	d508      	bpl.n	800bede <_dtoa_r+0x376>
 800becc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bed0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bed4:	f7f4 fb6c 	bl	80005b0 <__aeabi_dmul>
 800bed8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bedc:	3601      	adds	r6, #1
 800bede:	1064      	asrs	r4, r4, #1
 800bee0:	3508      	adds	r5, #8
 800bee2:	e7e5      	b.n	800beb0 <_dtoa_r+0x348>
 800bee4:	f000 80af 	beq.w	800c046 <_dtoa_r+0x4de>
 800bee8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800beec:	427c      	negs	r4, r7
 800beee:	4b80      	ldr	r3, [pc, #512]	@ (800c0f0 <_dtoa_r+0x588>)
 800bef0:	f004 020f 	and.w	r2, r4, #15
 800bef4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800befc:	f7f4 fb58 	bl	80005b0 <__aeabi_dmul>
 800bf00:	2602      	movs	r6, #2
 800bf02:	2300      	movs	r3, #0
 800bf04:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bf08:	4d7a      	ldr	r5, [pc, #488]	@ (800c0f4 <_dtoa_r+0x58c>)
 800bf0a:	1124      	asrs	r4, r4, #4
 800bf0c:	2c00      	cmp	r4, #0
 800bf0e:	f040 808f 	bne.w	800c030 <_dtoa_r+0x4c8>
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d1d3      	bne.n	800bebe <_dtoa_r+0x356>
 800bf16:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800bf1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	f000 8094 	beq.w	800c04a <_dtoa_r+0x4e2>
 800bf22:	2200      	movs	r2, #0
 800bf24:	4620      	mov	r0, r4
 800bf26:	4629      	mov	r1, r5
 800bf28:	4b73      	ldr	r3, [pc, #460]	@ (800c0f8 <_dtoa_r+0x590>)
 800bf2a:	f7f4 fdb3 	bl	8000a94 <__aeabi_dcmplt>
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	f000 808b 	beq.w	800c04a <_dtoa_r+0x4e2>
 800bf34:	9b08      	ldr	r3, [sp, #32]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	f000 8087 	beq.w	800c04a <_dtoa_r+0x4e2>
 800bf3c:	f1bb 0f00 	cmp.w	fp, #0
 800bf40:	dd34      	ble.n	800bfac <_dtoa_r+0x444>
 800bf42:	4620      	mov	r0, r4
 800bf44:	2200      	movs	r2, #0
 800bf46:	4629      	mov	r1, r5
 800bf48:	4b6c      	ldr	r3, [pc, #432]	@ (800c0fc <_dtoa_r+0x594>)
 800bf4a:	f7f4 fb31 	bl	80005b0 <__aeabi_dmul>
 800bf4e:	465c      	mov	r4, fp
 800bf50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bf54:	f107 38ff 	add.w	r8, r7, #4294967295
 800bf58:	3601      	adds	r6, #1
 800bf5a:	4630      	mov	r0, r6
 800bf5c:	f7f4 fabe 	bl	80004dc <__aeabi_i2d>
 800bf60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf64:	f7f4 fb24 	bl	80005b0 <__aeabi_dmul>
 800bf68:	2200      	movs	r2, #0
 800bf6a:	4b65      	ldr	r3, [pc, #404]	@ (800c100 <_dtoa_r+0x598>)
 800bf6c:	f7f4 f96a 	bl	8000244 <__adddf3>
 800bf70:	4605      	mov	r5, r0
 800bf72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bf76:	2c00      	cmp	r4, #0
 800bf78:	d16a      	bne.n	800c050 <_dtoa_r+0x4e8>
 800bf7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	4b60      	ldr	r3, [pc, #384]	@ (800c104 <_dtoa_r+0x59c>)
 800bf82:	f7f4 f95d 	bl	8000240 <__aeabi_dsub>
 800bf86:	4602      	mov	r2, r0
 800bf88:	460b      	mov	r3, r1
 800bf8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf8e:	462a      	mov	r2, r5
 800bf90:	4633      	mov	r3, r6
 800bf92:	f7f4 fd9d 	bl	8000ad0 <__aeabi_dcmpgt>
 800bf96:	2800      	cmp	r0, #0
 800bf98:	f040 8298 	bne.w	800c4cc <_dtoa_r+0x964>
 800bf9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bfa0:	462a      	mov	r2, r5
 800bfa2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bfa6:	f7f4 fd75 	bl	8000a94 <__aeabi_dcmplt>
 800bfaa:	bb38      	cbnz	r0, 800bffc <_dtoa_r+0x494>
 800bfac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bfb0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800bfb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	f2c0 8157 	blt.w	800c26a <_dtoa_r+0x702>
 800bfbc:	2f0e      	cmp	r7, #14
 800bfbe:	f300 8154 	bgt.w	800c26a <_dtoa_r+0x702>
 800bfc2:	4b4b      	ldr	r3, [pc, #300]	@ (800c0f0 <_dtoa_r+0x588>)
 800bfc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bfc8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bfcc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bfd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	f280 80e5 	bge.w	800c1a2 <_dtoa_r+0x63a>
 800bfd8:	9b08      	ldr	r3, [sp, #32]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	f300 80e1 	bgt.w	800c1a2 <_dtoa_r+0x63a>
 800bfe0:	d10c      	bne.n	800bffc <_dtoa_r+0x494>
 800bfe2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	4b46      	ldr	r3, [pc, #280]	@ (800c104 <_dtoa_r+0x59c>)
 800bfea:	f7f4 fae1 	bl	80005b0 <__aeabi_dmul>
 800bfee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bff2:	f7f4 fd63 	bl	8000abc <__aeabi_dcmpge>
 800bff6:	2800      	cmp	r0, #0
 800bff8:	f000 8266 	beq.w	800c4c8 <_dtoa_r+0x960>
 800bffc:	2400      	movs	r4, #0
 800bffe:	4625      	mov	r5, r4
 800c000:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c002:	4656      	mov	r6, sl
 800c004:	ea6f 0803 	mvn.w	r8, r3
 800c008:	2700      	movs	r7, #0
 800c00a:	4621      	mov	r1, r4
 800c00c:	4648      	mov	r0, r9
 800c00e:	f000 fcbd 	bl	800c98c <_Bfree>
 800c012:	2d00      	cmp	r5, #0
 800c014:	f000 80bd 	beq.w	800c192 <_dtoa_r+0x62a>
 800c018:	b12f      	cbz	r7, 800c026 <_dtoa_r+0x4be>
 800c01a:	42af      	cmp	r7, r5
 800c01c:	d003      	beq.n	800c026 <_dtoa_r+0x4be>
 800c01e:	4639      	mov	r1, r7
 800c020:	4648      	mov	r0, r9
 800c022:	f000 fcb3 	bl	800c98c <_Bfree>
 800c026:	4629      	mov	r1, r5
 800c028:	4648      	mov	r0, r9
 800c02a:	f000 fcaf 	bl	800c98c <_Bfree>
 800c02e:	e0b0      	b.n	800c192 <_dtoa_r+0x62a>
 800c030:	07e2      	lsls	r2, r4, #31
 800c032:	d505      	bpl.n	800c040 <_dtoa_r+0x4d8>
 800c034:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c038:	f7f4 faba 	bl	80005b0 <__aeabi_dmul>
 800c03c:	2301      	movs	r3, #1
 800c03e:	3601      	adds	r6, #1
 800c040:	1064      	asrs	r4, r4, #1
 800c042:	3508      	adds	r5, #8
 800c044:	e762      	b.n	800bf0c <_dtoa_r+0x3a4>
 800c046:	2602      	movs	r6, #2
 800c048:	e765      	b.n	800bf16 <_dtoa_r+0x3ae>
 800c04a:	46b8      	mov	r8, r7
 800c04c:	9c08      	ldr	r4, [sp, #32]
 800c04e:	e784      	b.n	800bf5a <_dtoa_r+0x3f2>
 800c050:	4b27      	ldr	r3, [pc, #156]	@ (800c0f0 <_dtoa_r+0x588>)
 800c052:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c054:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c058:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c05c:	4454      	add	r4, sl
 800c05e:	2900      	cmp	r1, #0
 800c060:	d054      	beq.n	800c10c <_dtoa_r+0x5a4>
 800c062:	2000      	movs	r0, #0
 800c064:	4928      	ldr	r1, [pc, #160]	@ (800c108 <_dtoa_r+0x5a0>)
 800c066:	f7f4 fbcd 	bl	8000804 <__aeabi_ddiv>
 800c06a:	4633      	mov	r3, r6
 800c06c:	462a      	mov	r2, r5
 800c06e:	f7f4 f8e7 	bl	8000240 <__aeabi_dsub>
 800c072:	4656      	mov	r6, sl
 800c074:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c078:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c07c:	f7f4 fd48 	bl	8000b10 <__aeabi_d2iz>
 800c080:	4605      	mov	r5, r0
 800c082:	f7f4 fa2b 	bl	80004dc <__aeabi_i2d>
 800c086:	4602      	mov	r2, r0
 800c088:	460b      	mov	r3, r1
 800c08a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c08e:	f7f4 f8d7 	bl	8000240 <__aeabi_dsub>
 800c092:	4602      	mov	r2, r0
 800c094:	460b      	mov	r3, r1
 800c096:	3530      	adds	r5, #48	@ 0x30
 800c098:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c09c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c0a0:	f806 5b01 	strb.w	r5, [r6], #1
 800c0a4:	f7f4 fcf6 	bl	8000a94 <__aeabi_dcmplt>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	d172      	bne.n	800c192 <_dtoa_r+0x62a>
 800c0ac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c0b0:	2000      	movs	r0, #0
 800c0b2:	4911      	ldr	r1, [pc, #68]	@ (800c0f8 <_dtoa_r+0x590>)
 800c0b4:	f7f4 f8c4 	bl	8000240 <__aeabi_dsub>
 800c0b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c0bc:	f7f4 fcea 	bl	8000a94 <__aeabi_dcmplt>
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	f040 80b4 	bne.w	800c22e <_dtoa_r+0x6c6>
 800c0c6:	42a6      	cmp	r6, r4
 800c0c8:	f43f af70 	beq.w	800bfac <_dtoa_r+0x444>
 800c0cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	4b0a      	ldr	r3, [pc, #40]	@ (800c0fc <_dtoa_r+0x594>)
 800c0d4:	f7f4 fa6c 	bl	80005b0 <__aeabi_dmul>
 800c0d8:	2200      	movs	r2, #0
 800c0da:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c0de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0e2:	4b06      	ldr	r3, [pc, #24]	@ (800c0fc <_dtoa_r+0x594>)
 800c0e4:	f7f4 fa64 	bl	80005b0 <__aeabi_dmul>
 800c0e8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c0ec:	e7c4      	b.n	800c078 <_dtoa_r+0x510>
 800c0ee:	bf00      	nop
 800c0f0:	0800de08 	.word	0x0800de08
 800c0f4:	0800dde0 	.word	0x0800dde0
 800c0f8:	3ff00000 	.word	0x3ff00000
 800c0fc:	40240000 	.word	0x40240000
 800c100:	401c0000 	.word	0x401c0000
 800c104:	40140000 	.word	0x40140000
 800c108:	3fe00000 	.word	0x3fe00000
 800c10c:	4631      	mov	r1, r6
 800c10e:	4628      	mov	r0, r5
 800c110:	f7f4 fa4e 	bl	80005b0 <__aeabi_dmul>
 800c114:	4656      	mov	r6, sl
 800c116:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c11a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c11c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c120:	f7f4 fcf6 	bl	8000b10 <__aeabi_d2iz>
 800c124:	4605      	mov	r5, r0
 800c126:	f7f4 f9d9 	bl	80004dc <__aeabi_i2d>
 800c12a:	4602      	mov	r2, r0
 800c12c:	460b      	mov	r3, r1
 800c12e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c132:	f7f4 f885 	bl	8000240 <__aeabi_dsub>
 800c136:	4602      	mov	r2, r0
 800c138:	460b      	mov	r3, r1
 800c13a:	3530      	adds	r5, #48	@ 0x30
 800c13c:	f806 5b01 	strb.w	r5, [r6], #1
 800c140:	42a6      	cmp	r6, r4
 800c142:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c146:	f04f 0200 	mov.w	r2, #0
 800c14a:	d124      	bne.n	800c196 <_dtoa_r+0x62e>
 800c14c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c150:	4bae      	ldr	r3, [pc, #696]	@ (800c40c <_dtoa_r+0x8a4>)
 800c152:	f7f4 f877 	bl	8000244 <__adddf3>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c15e:	f7f4 fcb7 	bl	8000ad0 <__aeabi_dcmpgt>
 800c162:	2800      	cmp	r0, #0
 800c164:	d163      	bne.n	800c22e <_dtoa_r+0x6c6>
 800c166:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c16a:	2000      	movs	r0, #0
 800c16c:	49a7      	ldr	r1, [pc, #668]	@ (800c40c <_dtoa_r+0x8a4>)
 800c16e:	f7f4 f867 	bl	8000240 <__aeabi_dsub>
 800c172:	4602      	mov	r2, r0
 800c174:	460b      	mov	r3, r1
 800c176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c17a:	f7f4 fc8b 	bl	8000a94 <__aeabi_dcmplt>
 800c17e:	2800      	cmp	r0, #0
 800c180:	f43f af14 	beq.w	800bfac <_dtoa_r+0x444>
 800c184:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c186:	1e73      	subs	r3, r6, #1
 800c188:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c18a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c18e:	2b30      	cmp	r3, #48	@ 0x30
 800c190:	d0f8      	beq.n	800c184 <_dtoa_r+0x61c>
 800c192:	4647      	mov	r7, r8
 800c194:	e03b      	b.n	800c20e <_dtoa_r+0x6a6>
 800c196:	4b9e      	ldr	r3, [pc, #632]	@ (800c410 <_dtoa_r+0x8a8>)
 800c198:	f7f4 fa0a 	bl	80005b0 <__aeabi_dmul>
 800c19c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c1a0:	e7bc      	b.n	800c11c <_dtoa_r+0x5b4>
 800c1a2:	4656      	mov	r6, sl
 800c1a4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800c1a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1ac:	4620      	mov	r0, r4
 800c1ae:	4629      	mov	r1, r5
 800c1b0:	f7f4 fb28 	bl	8000804 <__aeabi_ddiv>
 800c1b4:	f7f4 fcac 	bl	8000b10 <__aeabi_d2iz>
 800c1b8:	4680      	mov	r8, r0
 800c1ba:	f7f4 f98f 	bl	80004dc <__aeabi_i2d>
 800c1be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1c2:	f7f4 f9f5 	bl	80005b0 <__aeabi_dmul>
 800c1c6:	4602      	mov	r2, r0
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	4620      	mov	r0, r4
 800c1cc:	4629      	mov	r1, r5
 800c1ce:	f7f4 f837 	bl	8000240 <__aeabi_dsub>
 800c1d2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c1d6:	9d08      	ldr	r5, [sp, #32]
 800c1d8:	f806 4b01 	strb.w	r4, [r6], #1
 800c1dc:	eba6 040a 	sub.w	r4, r6, sl
 800c1e0:	42a5      	cmp	r5, r4
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	d133      	bne.n	800c250 <_dtoa_r+0x6e8>
 800c1e8:	f7f4 f82c 	bl	8000244 <__adddf3>
 800c1ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1f0:	4604      	mov	r4, r0
 800c1f2:	460d      	mov	r5, r1
 800c1f4:	f7f4 fc6c 	bl	8000ad0 <__aeabi_dcmpgt>
 800c1f8:	b9c0      	cbnz	r0, 800c22c <_dtoa_r+0x6c4>
 800c1fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1fe:	4620      	mov	r0, r4
 800c200:	4629      	mov	r1, r5
 800c202:	f7f4 fc3d 	bl	8000a80 <__aeabi_dcmpeq>
 800c206:	b110      	cbz	r0, 800c20e <_dtoa_r+0x6a6>
 800c208:	f018 0f01 	tst.w	r8, #1
 800c20c:	d10e      	bne.n	800c22c <_dtoa_r+0x6c4>
 800c20e:	4648      	mov	r0, r9
 800c210:	9903      	ldr	r1, [sp, #12]
 800c212:	f000 fbbb 	bl	800c98c <_Bfree>
 800c216:	2300      	movs	r3, #0
 800c218:	7033      	strb	r3, [r6, #0]
 800c21a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c21c:	3701      	adds	r7, #1
 800c21e:	601f      	str	r7, [r3, #0]
 800c220:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c222:	2b00      	cmp	r3, #0
 800c224:	f000 824b 	beq.w	800c6be <_dtoa_r+0xb56>
 800c228:	601e      	str	r6, [r3, #0]
 800c22a:	e248      	b.n	800c6be <_dtoa_r+0xb56>
 800c22c:	46b8      	mov	r8, r7
 800c22e:	4633      	mov	r3, r6
 800c230:	461e      	mov	r6, r3
 800c232:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c236:	2a39      	cmp	r2, #57	@ 0x39
 800c238:	d106      	bne.n	800c248 <_dtoa_r+0x6e0>
 800c23a:	459a      	cmp	sl, r3
 800c23c:	d1f8      	bne.n	800c230 <_dtoa_r+0x6c8>
 800c23e:	2230      	movs	r2, #48	@ 0x30
 800c240:	f108 0801 	add.w	r8, r8, #1
 800c244:	f88a 2000 	strb.w	r2, [sl]
 800c248:	781a      	ldrb	r2, [r3, #0]
 800c24a:	3201      	adds	r2, #1
 800c24c:	701a      	strb	r2, [r3, #0]
 800c24e:	e7a0      	b.n	800c192 <_dtoa_r+0x62a>
 800c250:	2200      	movs	r2, #0
 800c252:	4b6f      	ldr	r3, [pc, #444]	@ (800c410 <_dtoa_r+0x8a8>)
 800c254:	f7f4 f9ac 	bl	80005b0 <__aeabi_dmul>
 800c258:	2200      	movs	r2, #0
 800c25a:	2300      	movs	r3, #0
 800c25c:	4604      	mov	r4, r0
 800c25e:	460d      	mov	r5, r1
 800c260:	f7f4 fc0e 	bl	8000a80 <__aeabi_dcmpeq>
 800c264:	2800      	cmp	r0, #0
 800c266:	d09f      	beq.n	800c1a8 <_dtoa_r+0x640>
 800c268:	e7d1      	b.n	800c20e <_dtoa_r+0x6a6>
 800c26a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c26c:	2a00      	cmp	r2, #0
 800c26e:	f000 80ea 	beq.w	800c446 <_dtoa_r+0x8de>
 800c272:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c274:	2a01      	cmp	r2, #1
 800c276:	f300 80cd 	bgt.w	800c414 <_dtoa_r+0x8ac>
 800c27a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c27c:	2a00      	cmp	r2, #0
 800c27e:	f000 80c1 	beq.w	800c404 <_dtoa_r+0x89c>
 800c282:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c286:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c288:	9e04      	ldr	r6, [sp, #16]
 800c28a:	9a04      	ldr	r2, [sp, #16]
 800c28c:	2101      	movs	r1, #1
 800c28e:	441a      	add	r2, r3
 800c290:	9204      	str	r2, [sp, #16]
 800c292:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c294:	4648      	mov	r0, r9
 800c296:	441a      	add	r2, r3
 800c298:	9209      	str	r2, [sp, #36]	@ 0x24
 800c29a:	f000 fc2b 	bl	800caf4 <__i2b>
 800c29e:	4605      	mov	r5, r0
 800c2a0:	b166      	cbz	r6, 800c2bc <_dtoa_r+0x754>
 800c2a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	dd09      	ble.n	800c2bc <_dtoa_r+0x754>
 800c2a8:	42b3      	cmp	r3, r6
 800c2aa:	bfa8      	it	ge
 800c2ac:	4633      	movge	r3, r6
 800c2ae:	9a04      	ldr	r2, [sp, #16]
 800c2b0:	1af6      	subs	r6, r6, r3
 800c2b2:	1ad2      	subs	r2, r2, r3
 800c2b4:	9204      	str	r2, [sp, #16]
 800c2b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2b8:	1ad3      	subs	r3, r2, r3
 800c2ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2be:	b30b      	cbz	r3, 800c304 <_dtoa_r+0x79c>
 800c2c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	f000 80c6 	beq.w	800c454 <_dtoa_r+0x8ec>
 800c2c8:	2c00      	cmp	r4, #0
 800c2ca:	f000 80c0 	beq.w	800c44e <_dtoa_r+0x8e6>
 800c2ce:	4629      	mov	r1, r5
 800c2d0:	4622      	mov	r2, r4
 800c2d2:	4648      	mov	r0, r9
 800c2d4:	f000 fcc6 	bl	800cc64 <__pow5mult>
 800c2d8:	9a03      	ldr	r2, [sp, #12]
 800c2da:	4601      	mov	r1, r0
 800c2dc:	4605      	mov	r5, r0
 800c2de:	4648      	mov	r0, r9
 800c2e0:	f000 fc1e 	bl	800cb20 <__multiply>
 800c2e4:	9903      	ldr	r1, [sp, #12]
 800c2e6:	4680      	mov	r8, r0
 800c2e8:	4648      	mov	r0, r9
 800c2ea:	f000 fb4f 	bl	800c98c <_Bfree>
 800c2ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2f0:	1b1b      	subs	r3, r3, r4
 800c2f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2f4:	f000 80b1 	beq.w	800c45a <_dtoa_r+0x8f2>
 800c2f8:	4641      	mov	r1, r8
 800c2fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c2fc:	4648      	mov	r0, r9
 800c2fe:	f000 fcb1 	bl	800cc64 <__pow5mult>
 800c302:	9003      	str	r0, [sp, #12]
 800c304:	2101      	movs	r1, #1
 800c306:	4648      	mov	r0, r9
 800c308:	f000 fbf4 	bl	800caf4 <__i2b>
 800c30c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c30e:	4604      	mov	r4, r0
 800c310:	2b00      	cmp	r3, #0
 800c312:	f000 81d8 	beq.w	800c6c6 <_dtoa_r+0xb5e>
 800c316:	461a      	mov	r2, r3
 800c318:	4601      	mov	r1, r0
 800c31a:	4648      	mov	r0, r9
 800c31c:	f000 fca2 	bl	800cc64 <__pow5mult>
 800c320:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c322:	4604      	mov	r4, r0
 800c324:	2b01      	cmp	r3, #1
 800c326:	f300 809f 	bgt.w	800c468 <_dtoa_r+0x900>
 800c32a:	9b06      	ldr	r3, [sp, #24]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	f040 8097 	bne.w	800c460 <_dtoa_r+0x8f8>
 800c332:	9b07      	ldr	r3, [sp, #28]
 800c334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c338:	2b00      	cmp	r3, #0
 800c33a:	f040 8093 	bne.w	800c464 <_dtoa_r+0x8fc>
 800c33e:	9b07      	ldr	r3, [sp, #28]
 800c340:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c344:	0d1b      	lsrs	r3, r3, #20
 800c346:	051b      	lsls	r3, r3, #20
 800c348:	b133      	cbz	r3, 800c358 <_dtoa_r+0x7f0>
 800c34a:	9b04      	ldr	r3, [sp, #16]
 800c34c:	3301      	adds	r3, #1
 800c34e:	9304      	str	r3, [sp, #16]
 800c350:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c352:	3301      	adds	r3, #1
 800c354:	9309      	str	r3, [sp, #36]	@ 0x24
 800c356:	2301      	movs	r3, #1
 800c358:	930a      	str	r3, [sp, #40]	@ 0x28
 800c35a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f000 81b8 	beq.w	800c6d2 <_dtoa_r+0xb6a>
 800c362:	6923      	ldr	r3, [r4, #16]
 800c364:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c368:	6918      	ldr	r0, [r3, #16]
 800c36a:	f000 fb77 	bl	800ca5c <__hi0bits>
 800c36e:	f1c0 0020 	rsb	r0, r0, #32
 800c372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c374:	4418      	add	r0, r3
 800c376:	f010 001f 	ands.w	r0, r0, #31
 800c37a:	f000 8082 	beq.w	800c482 <_dtoa_r+0x91a>
 800c37e:	f1c0 0320 	rsb	r3, r0, #32
 800c382:	2b04      	cmp	r3, #4
 800c384:	dd73      	ble.n	800c46e <_dtoa_r+0x906>
 800c386:	9b04      	ldr	r3, [sp, #16]
 800c388:	f1c0 001c 	rsb	r0, r0, #28
 800c38c:	4403      	add	r3, r0
 800c38e:	9304      	str	r3, [sp, #16]
 800c390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c392:	4406      	add	r6, r0
 800c394:	4403      	add	r3, r0
 800c396:	9309      	str	r3, [sp, #36]	@ 0x24
 800c398:	9b04      	ldr	r3, [sp, #16]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	dd05      	ble.n	800c3aa <_dtoa_r+0x842>
 800c39e:	461a      	mov	r2, r3
 800c3a0:	4648      	mov	r0, r9
 800c3a2:	9903      	ldr	r1, [sp, #12]
 800c3a4:	f000 fcb8 	bl	800cd18 <__lshift>
 800c3a8:	9003      	str	r0, [sp, #12]
 800c3aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	dd05      	ble.n	800c3bc <_dtoa_r+0x854>
 800c3b0:	4621      	mov	r1, r4
 800c3b2:	461a      	mov	r2, r3
 800c3b4:	4648      	mov	r0, r9
 800c3b6:	f000 fcaf 	bl	800cd18 <__lshift>
 800c3ba:	4604      	mov	r4, r0
 800c3bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d061      	beq.n	800c486 <_dtoa_r+0x91e>
 800c3c2:	4621      	mov	r1, r4
 800c3c4:	9803      	ldr	r0, [sp, #12]
 800c3c6:	f000 fd13 	bl	800cdf0 <__mcmp>
 800c3ca:	2800      	cmp	r0, #0
 800c3cc:	da5b      	bge.n	800c486 <_dtoa_r+0x91e>
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	220a      	movs	r2, #10
 800c3d2:	4648      	mov	r0, r9
 800c3d4:	9903      	ldr	r1, [sp, #12]
 800c3d6:	f000 fafb 	bl	800c9d0 <__multadd>
 800c3da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3dc:	f107 38ff 	add.w	r8, r7, #4294967295
 800c3e0:	9003      	str	r0, [sp, #12]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	f000 8177 	beq.w	800c6d6 <_dtoa_r+0xb6e>
 800c3e8:	4629      	mov	r1, r5
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	220a      	movs	r2, #10
 800c3ee:	4648      	mov	r0, r9
 800c3f0:	f000 faee 	bl	800c9d0 <__multadd>
 800c3f4:	f1bb 0f00 	cmp.w	fp, #0
 800c3f8:	4605      	mov	r5, r0
 800c3fa:	dc6f      	bgt.n	800c4dc <_dtoa_r+0x974>
 800c3fc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c3fe:	2b02      	cmp	r3, #2
 800c400:	dc49      	bgt.n	800c496 <_dtoa_r+0x92e>
 800c402:	e06b      	b.n	800c4dc <_dtoa_r+0x974>
 800c404:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c406:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c40a:	e73c      	b.n	800c286 <_dtoa_r+0x71e>
 800c40c:	3fe00000 	.word	0x3fe00000
 800c410:	40240000 	.word	0x40240000
 800c414:	9b08      	ldr	r3, [sp, #32]
 800c416:	1e5c      	subs	r4, r3, #1
 800c418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c41a:	42a3      	cmp	r3, r4
 800c41c:	db09      	blt.n	800c432 <_dtoa_r+0x8ca>
 800c41e:	1b1c      	subs	r4, r3, r4
 800c420:	9b08      	ldr	r3, [sp, #32]
 800c422:	2b00      	cmp	r3, #0
 800c424:	f6bf af30 	bge.w	800c288 <_dtoa_r+0x720>
 800c428:	9b04      	ldr	r3, [sp, #16]
 800c42a:	9a08      	ldr	r2, [sp, #32]
 800c42c:	1a9e      	subs	r6, r3, r2
 800c42e:	2300      	movs	r3, #0
 800c430:	e72b      	b.n	800c28a <_dtoa_r+0x722>
 800c432:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c434:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c436:	1ae3      	subs	r3, r4, r3
 800c438:	441a      	add	r2, r3
 800c43a:	940a      	str	r4, [sp, #40]	@ 0x28
 800c43c:	9e04      	ldr	r6, [sp, #16]
 800c43e:	2400      	movs	r4, #0
 800c440:	9b08      	ldr	r3, [sp, #32]
 800c442:	920e      	str	r2, [sp, #56]	@ 0x38
 800c444:	e721      	b.n	800c28a <_dtoa_r+0x722>
 800c446:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c448:	9e04      	ldr	r6, [sp, #16]
 800c44a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c44c:	e728      	b.n	800c2a0 <_dtoa_r+0x738>
 800c44e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c452:	e751      	b.n	800c2f8 <_dtoa_r+0x790>
 800c454:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c456:	9903      	ldr	r1, [sp, #12]
 800c458:	e750      	b.n	800c2fc <_dtoa_r+0x794>
 800c45a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c45e:	e751      	b.n	800c304 <_dtoa_r+0x79c>
 800c460:	2300      	movs	r3, #0
 800c462:	e779      	b.n	800c358 <_dtoa_r+0x7f0>
 800c464:	9b06      	ldr	r3, [sp, #24]
 800c466:	e777      	b.n	800c358 <_dtoa_r+0x7f0>
 800c468:	2300      	movs	r3, #0
 800c46a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c46c:	e779      	b.n	800c362 <_dtoa_r+0x7fa>
 800c46e:	d093      	beq.n	800c398 <_dtoa_r+0x830>
 800c470:	9a04      	ldr	r2, [sp, #16]
 800c472:	331c      	adds	r3, #28
 800c474:	441a      	add	r2, r3
 800c476:	9204      	str	r2, [sp, #16]
 800c478:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c47a:	441e      	add	r6, r3
 800c47c:	441a      	add	r2, r3
 800c47e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c480:	e78a      	b.n	800c398 <_dtoa_r+0x830>
 800c482:	4603      	mov	r3, r0
 800c484:	e7f4      	b.n	800c470 <_dtoa_r+0x908>
 800c486:	9b08      	ldr	r3, [sp, #32]
 800c488:	46b8      	mov	r8, r7
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	dc20      	bgt.n	800c4d0 <_dtoa_r+0x968>
 800c48e:	469b      	mov	fp, r3
 800c490:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c492:	2b02      	cmp	r3, #2
 800c494:	dd1e      	ble.n	800c4d4 <_dtoa_r+0x96c>
 800c496:	f1bb 0f00 	cmp.w	fp, #0
 800c49a:	f47f adb1 	bne.w	800c000 <_dtoa_r+0x498>
 800c49e:	4621      	mov	r1, r4
 800c4a0:	465b      	mov	r3, fp
 800c4a2:	2205      	movs	r2, #5
 800c4a4:	4648      	mov	r0, r9
 800c4a6:	f000 fa93 	bl	800c9d0 <__multadd>
 800c4aa:	4601      	mov	r1, r0
 800c4ac:	4604      	mov	r4, r0
 800c4ae:	9803      	ldr	r0, [sp, #12]
 800c4b0:	f000 fc9e 	bl	800cdf0 <__mcmp>
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	f77f ada3 	ble.w	800c000 <_dtoa_r+0x498>
 800c4ba:	4656      	mov	r6, sl
 800c4bc:	2331      	movs	r3, #49	@ 0x31
 800c4be:	f108 0801 	add.w	r8, r8, #1
 800c4c2:	f806 3b01 	strb.w	r3, [r6], #1
 800c4c6:	e59f      	b.n	800c008 <_dtoa_r+0x4a0>
 800c4c8:	46b8      	mov	r8, r7
 800c4ca:	9c08      	ldr	r4, [sp, #32]
 800c4cc:	4625      	mov	r5, r4
 800c4ce:	e7f4      	b.n	800c4ba <_dtoa_r+0x952>
 800c4d0:	f8dd b020 	ldr.w	fp, [sp, #32]
 800c4d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	f000 8101 	beq.w	800c6de <_dtoa_r+0xb76>
 800c4dc:	2e00      	cmp	r6, #0
 800c4de:	dd05      	ble.n	800c4ec <_dtoa_r+0x984>
 800c4e0:	4629      	mov	r1, r5
 800c4e2:	4632      	mov	r2, r6
 800c4e4:	4648      	mov	r0, r9
 800c4e6:	f000 fc17 	bl	800cd18 <__lshift>
 800c4ea:	4605      	mov	r5, r0
 800c4ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d05c      	beq.n	800c5ac <_dtoa_r+0xa44>
 800c4f2:	4648      	mov	r0, r9
 800c4f4:	6869      	ldr	r1, [r5, #4]
 800c4f6:	f000 fa09 	bl	800c90c <_Balloc>
 800c4fa:	4606      	mov	r6, r0
 800c4fc:	b928      	cbnz	r0, 800c50a <_dtoa_r+0x9a2>
 800c4fe:	4602      	mov	r2, r0
 800c500:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c504:	4b80      	ldr	r3, [pc, #512]	@ (800c708 <_dtoa_r+0xba0>)
 800c506:	f7ff bb43 	b.w	800bb90 <_dtoa_r+0x28>
 800c50a:	692a      	ldr	r2, [r5, #16]
 800c50c:	f105 010c 	add.w	r1, r5, #12
 800c510:	3202      	adds	r2, #2
 800c512:	0092      	lsls	r2, r2, #2
 800c514:	300c      	adds	r0, #12
 800c516:	f000 ff9d 	bl	800d454 <memcpy>
 800c51a:	2201      	movs	r2, #1
 800c51c:	4631      	mov	r1, r6
 800c51e:	4648      	mov	r0, r9
 800c520:	f000 fbfa 	bl	800cd18 <__lshift>
 800c524:	462f      	mov	r7, r5
 800c526:	4605      	mov	r5, r0
 800c528:	f10a 0301 	add.w	r3, sl, #1
 800c52c:	9304      	str	r3, [sp, #16]
 800c52e:	eb0a 030b 	add.w	r3, sl, fp
 800c532:	930a      	str	r3, [sp, #40]	@ 0x28
 800c534:	9b06      	ldr	r3, [sp, #24]
 800c536:	f003 0301 	and.w	r3, r3, #1
 800c53a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c53c:	9b04      	ldr	r3, [sp, #16]
 800c53e:	4621      	mov	r1, r4
 800c540:	9803      	ldr	r0, [sp, #12]
 800c542:	f103 3bff 	add.w	fp, r3, #4294967295
 800c546:	f7ff fa86 	bl	800ba56 <quorem>
 800c54a:	4603      	mov	r3, r0
 800c54c:	4639      	mov	r1, r7
 800c54e:	3330      	adds	r3, #48	@ 0x30
 800c550:	9006      	str	r0, [sp, #24]
 800c552:	9803      	ldr	r0, [sp, #12]
 800c554:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c556:	f000 fc4b 	bl	800cdf0 <__mcmp>
 800c55a:	462a      	mov	r2, r5
 800c55c:	9008      	str	r0, [sp, #32]
 800c55e:	4621      	mov	r1, r4
 800c560:	4648      	mov	r0, r9
 800c562:	f000 fc61 	bl	800ce28 <__mdiff>
 800c566:	68c2      	ldr	r2, [r0, #12]
 800c568:	4606      	mov	r6, r0
 800c56a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c56c:	bb02      	cbnz	r2, 800c5b0 <_dtoa_r+0xa48>
 800c56e:	4601      	mov	r1, r0
 800c570:	9803      	ldr	r0, [sp, #12]
 800c572:	f000 fc3d 	bl	800cdf0 <__mcmp>
 800c576:	4602      	mov	r2, r0
 800c578:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c57a:	4631      	mov	r1, r6
 800c57c:	4648      	mov	r0, r9
 800c57e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800c582:	f000 fa03 	bl	800c98c <_Bfree>
 800c586:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c588:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c58a:	9e04      	ldr	r6, [sp, #16]
 800c58c:	ea42 0103 	orr.w	r1, r2, r3
 800c590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c592:	4319      	orrs	r1, r3
 800c594:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c596:	d10d      	bne.n	800c5b4 <_dtoa_r+0xa4c>
 800c598:	2b39      	cmp	r3, #57	@ 0x39
 800c59a:	d027      	beq.n	800c5ec <_dtoa_r+0xa84>
 800c59c:	9a08      	ldr	r2, [sp, #32]
 800c59e:	2a00      	cmp	r2, #0
 800c5a0:	dd01      	ble.n	800c5a6 <_dtoa_r+0xa3e>
 800c5a2:	9b06      	ldr	r3, [sp, #24]
 800c5a4:	3331      	adds	r3, #49	@ 0x31
 800c5a6:	f88b 3000 	strb.w	r3, [fp]
 800c5aa:	e52e      	b.n	800c00a <_dtoa_r+0x4a2>
 800c5ac:	4628      	mov	r0, r5
 800c5ae:	e7b9      	b.n	800c524 <_dtoa_r+0x9bc>
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	e7e2      	b.n	800c57a <_dtoa_r+0xa12>
 800c5b4:	9908      	ldr	r1, [sp, #32]
 800c5b6:	2900      	cmp	r1, #0
 800c5b8:	db04      	blt.n	800c5c4 <_dtoa_r+0xa5c>
 800c5ba:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800c5bc:	4301      	orrs	r1, r0
 800c5be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5c0:	4301      	orrs	r1, r0
 800c5c2:	d120      	bne.n	800c606 <_dtoa_r+0xa9e>
 800c5c4:	2a00      	cmp	r2, #0
 800c5c6:	ddee      	ble.n	800c5a6 <_dtoa_r+0xa3e>
 800c5c8:	2201      	movs	r2, #1
 800c5ca:	9903      	ldr	r1, [sp, #12]
 800c5cc:	4648      	mov	r0, r9
 800c5ce:	9304      	str	r3, [sp, #16]
 800c5d0:	f000 fba2 	bl	800cd18 <__lshift>
 800c5d4:	4621      	mov	r1, r4
 800c5d6:	9003      	str	r0, [sp, #12]
 800c5d8:	f000 fc0a 	bl	800cdf0 <__mcmp>
 800c5dc:	2800      	cmp	r0, #0
 800c5de:	9b04      	ldr	r3, [sp, #16]
 800c5e0:	dc02      	bgt.n	800c5e8 <_dtoa_r+0xa80>
 800c5e2:	d1e0      	bne.n	800c5a6 <_dtoa_r+0xa3e>
 800c5e4:	07da      	lsls	r2, r3, #31
 800c5e6:	d5de      	bpl.n	800c5a6 <_dtoa_r+0xa3e>
 800c5e8:	2b39      	cmp	r3, #57	@ 0x39
 800c5ea:	d1da      	bne.n	800c5a2 <_dtoa_r+0xa3a>
 800c5ec:	2339      	movs	r3, #57	@ 0x39
 800c5ee:	f88b 3000 	strb.w	r3, [fp]
 800c5f2:	4633      	mov	r3, r6
 800c5f4:	461e      	mov	r6, r3
 800c5f6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c5fa:	3b01      	subs	r3, #1
 800c5fc:	2a39      	cmp	r2, #57	@ 0x39
 800c5fe:	d04e      	beq.n	800c69e <_dtoa_r+0xb36>
 800c600:	3201      	adds	r2, #1
 800c602:	701a      	strb	r2, [r3, #0]
 800c604:	e501      	b.n	800c00a <_dtoa_r+0x4a2>
 800c606:	2a00      	cmp	r2, #0
 800c608:	dd03      	ble.n	800c612 <_dtoa_r+0xaaa>
 800c60a:	2b39      	cmp	r3, #57	@ 0x39
 800c60c:	d0ee      	beq.n	800c5ec <_dtoa_r+0xa84>
 800c60e:	3301      	adds	r3, #1
 800c610:	e7c9      	b.n	800c5a6 <_dtoa_r+0xa3e>
 800c612:	9a04      	ldr	r2, [sp, #16]
 800c614:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c616:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c61a:	428a      	cmp	r2, r1
 800c61c:	d028      	beq.n	800c670 <_dtoa_r+0xb08>
 800c61e:	2300      	movs	r3, #0
 800c620:	220a      	movs	r2, #10
 800c622:	9903      	ldr	r1, [sp, #12]
 800c624:	4648      	mov	r0, r9
 800c626:	f000 f9d3 	bl	800c9d0 <__multadd>
 800c62a:	42af      	cmp	r7, r5
 800c62c:	9003      	str	r0, [sp, #12]
 800c62e:	f04f 0300 	mov.w	r3, #0
 800c632:	f04f 020a 	mov.w	r2, #10
 800c636:	4639      	mov	r1, r7
 800c638:	4648      	mov	r0, r9
 800c63a:	d107      	bne.n	800c64c <_dtoa_r+0xae4>
 800c63c:	f000 f9c8 	bl	800c9d0 <__multadd>
 800c640:	4607      	mov	r7, r0
 800c642:	4605      	mov	r5, r0
 800c644:	9b04      	ldr	r3, [sp, #16]
 800c646:	3301      	adds	r3, #1
 800c648:	9304      	str	r3, [sp, #16]
 800c64a:	e777      	b.n	800c53c <_dtoa_r+0x9d4>
 800c64c:	f000 f9c0 	bl	800c9d0 <__multadd>
 800c650:	4629      	mov	r1, r5
 800c652:	4607      	mov	r7, r0
 800c654:	2300      	movs	r3, #0
 800c656:	220a      	movs	r2, #10
 800c658:	4648      	mov	r0, r9
 800c65a:	f000 f9b9 	bl	800c9d0 <__multadd>
 800c65e:	4605      	mov	r5, r0
 800c660:	e7f0      	b.n	800c644 <_dtoa_r+0xadc>
 800c662:	f1bb 0f00 	cmp.w	fp, #0
 800c666:	bfcc      	ite	gt
 800c668:	465e      	movgt	r6, fp
 800c66a:	2601      	movle	r6, #1
 800c66c:	2700      	movs	r7, #0
 800c66e:	4456      	add	r6, sl
 800c670:	2201      	movs	r2, #1
 800c672:	9903      	ldr	r1, [sp, #12]
 800c674:	4648      	mov	r0, r9
 800c676:	9304      	str	r3, [sp, #16]
 800c678:	f000 fb4e 	bl	800cd18 <__lshift>
 800c67c:	4621      	mov	r1, r4
 800c67e:	9003      	str	r0, [sp, #12]
 800c680:	f000 fbb6 	bl	800cdf0 <__mcmp>
 800c684:	2800      	cmp	r0, #0
 800c686:	dcb4      	bgt.n	800c5f2 <_dtoa_r+0xa8a>
 800c688:	d102      	bne.n	800c690 <_dtoa_r+0xb28>
 800c68a:	9b04      	ldr	r3, [sp, #16]
 800c68c:	07db      	lsls	r3, r3, #31
 800c68e:	d4b0      	bmi.n	800c5f2 <_dtoa_r+0xa8a>
 800c690:	4633      	mov	r3, r6
 800c692:	461e      	mov	r6, r3
 800c694:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c698:	2a30      	cmp	r2, #48	@ 0x30
 800c69a:	d0fa      	beq.n	800c692 <_dtoa_r+0xb2a>
 800c69c:	e4b5      	b.n	800c00a <_dtoa_r+0x4a2>
 800c69e:	459a      	cmp	sl, r3
 800c6a0:	d1a8      	bne.n	800c5f4 <_dtoa_r+0xa8c>
 800c6a2:	2331      	movs	r3, #49	@ 0x31
 800c6a4:	f108 0801 	add.w	r8, r8, #1
 800c6a8:	f88a 3000 	strb.w	r3, [sl]
 800c6ac:	e4ad      	b.n	800c00a <_dtoa_r+0x4a2>
 800c6ae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c6b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c70c <_dtoa_r+0xba4>
 800c6b4:	b11b      	cbz	r3, 800c6be <_dtoa_r+0xb56>
 800c6b6:	f10a 0308 	add.w	r3, sl, #8
 800c6ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c6bc:	6013      	str	r3, [r2, #0]
 800c6be:	4650      	mov	r0, sl
 800c6c0:	b017      	add	sp, #92	@ 0x5c
 800c6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c6c8:	2b01      	cmp	r3, #1
 800c6ca:	f77f ae2e 	ble.w	800c32a <_dtoa_r+0x7c2>
 800c6ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6d2:	2001      	movs	r0, #1
 800c6d4:	e64d      	b.n	800c372 <_dtoa_r+0x80a>
 800c6d6:	f1bb 0f00 	cmp.w	fp, #0
 800c6da:	f77f aed9 	ble.w	800c490 <_dtoa_r+0x928>
 800c6de:	4656      	mov	r6, sl
 800c6e0:	4621      	mov	r1, r4
 800c6e2:	9803      	ldr	r0, [sp, #12]
 800c6e4:	f7ff f9b7 	bl	800ba56 <quorem>
 800c6e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c6ec:	f806 3b01 	strb.w	r3, [r6], #1
 800c6f0:	eba6 020a 	sub.w	r2, r6, sl
 800c6f4:	4593      	cmp	fp, r2
 800c6f6:	ddb4      	ble.n	800c662 <_dtoa_r+0xafa>
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	220a      	movs	r2, #10
 800c6fc:	4648      	mov	r0, r9
 800c6fe:	9903      	ldr	r1, [sp, #12]
 800c700:	f000 f966 	bl	800c9d0 <__multadd>
 800c704:	9003      	str	r0, [sp, #12]
 800c706:	e7eb      	b.n	800c6e0 <_dtoa_r+0xb78>
 800c708:	0800dd0e 	.word	0x0800dd0e
 800c70c:	0800dc92 	.word	0x0800dc92

0800c710 <_free_r>:
 800c710:	b538      	push	{r3, r4, r5, lr}
 800c712:	4605      	mov	r5, r0
 800c714:	2900      	cmp	r1, #0
 800c716:	d040      	beq.n	800c79a <_free_r+0x8a>
 800c718:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c71c:	1f0c      	subs	r4, r1, #4
 800c71e:	2b00      	cmp	r3, #0
 800c720:	bfb8      	it	lt
 800c722:	18e4      	addlt	r4, r4, r3
 800c724:	f000 f8e6 	bl	800c8f4 <__malloc_lock>
 800c728:	4a1c      	ldr	r2, [pc, #112]	@ (800c79c <_free_r+0x8c>)
 800c72a:	6813      	ldr	r3, [r2, #0]
 800c72c:	b933      	cbnz	r3, 800c73c <_free_r+0x2c>
 800c72e:	6063      	str	r3, [r4, #4]
 800c730:	6014      	str	r4, [r2, #0]
 800c732:	4628      	mov	r0, r5
 800c734:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c738:	f000 b8e2 	b.w	800c900 <__malloc_unlock>
 800c73c:	42a3      	cmp	r3, r4
 800c73e:	d908      	bls.n	800c752 <_free_r+0x42>
 800c740:	6820      	ldr	r0, [r4, #0]
 800c742:	1821      	adds	r1, r4, r0
 800c744:	428b      	cmp	r3, r1
 800c746:	bf01      	itttt	eq
 800c748:	6819      	ldreq	r1, [r3, #0]
 800c74a:	685b      	ldreq	r3, [r3, #4]
 800c74c:	1809      	addeq	r1, r1, r0
 800c74e:	6021      	streq	r1, [r4, #0]
 800c750:	e7ed      	b.n	800c72e <_free_r+0x1e>
 800c752:	461a      	mov	r2, r3
 800c754:	685b      	ldr	r3, [r3, #4]
 800c756:	b10b      	cbz	r3, 800c75c <_free_r+0x4c>
 800c758:	42a3      	cmp	r3, r4
 800c75a:	d9fa      	bls.n	800c752 <_free_r+0x42>
 800c75c:	6811      	ldr	r1, [r2, #0]
 800c75e:	1850      	adds	r0, r2, r1
 800c760:	42a0      	cmp	r0, r4
 800c762:	d10b      	bne.n	800c77c <_free_r+0x6c>
 800c764:	6820      	ldr	r0, [r4, #0]
 800c766:	4401      	add	r1, r0
 800c768:	1850      	adds	r0, r2, r1
 800c76a:	4283      	cmp	r3, r0
 800c76c:	6011      	str	r1, [r2, #0]
 800c76e:	d1e0      	bne.n	800c732 <_free_r+0x22>
 800c770:	6818      	ldr	r0, [r3, #0]
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	4408      	add	r0, r1
 800c776:	6010      	str	r0, [r2, #0]
 800c778:	6053      	str	r3, [r2, #4]
 800c77a:	e7da      	b.n	800c732 <_free_r+0x22>
 800c77c:	d902      	bls.n	800c784 <_free_r+0x74>
 800c77e:	230c      	movs	r3, #12
 800c780:	602b      	str	r3, [r5, #0]
 800c782:	e7d6      	b.n	800c732 <_free_r+0x22>
 800c784:	6820      	ldr	r0, [r4, #0]
 800c786:	1821      	adds	r1, r4, r0
 800c788:	428b      	cmp	r3, r1
 800c78a:	bf01      	itttt	eq
 800c78c:	6819      	ldreq	r1, [r3, #0]
 800c78e:	685b      	ldreq	r3, [r3, #4]
 800c790:	1809      	addeq	r1, r1, r0
 800c792:	6021      	streq	r1, [r4, #0]
 800c794:	6063      	str	r3, [r4, #4]
 800c796:	6054      	str	r4, [r2, #4]
 800c798:	e7cb      	b.n	800c732 <_free_r+0x22>
 800c79a:	bd38      	pop	{r3, r4, r5, pc}
 800c79c:	20005544 	.word	0x20005544

0800c7a0 <malloc>:
 800c7a0:	4b02      	ldr	r3, [pc, #8]	@ (800c7ac <malloc+0xc>)
 800c7a2:	4601      	mov	r1, r0
 800c7a4:	6818      	ldr	r0, [r3, #0]
 800c7a6:	f000 b825 	b.w	800c7f4 <_malloc_r>
 800c7aa:	bf00      	nop
 800c7ac:	20000058 	.word	0x20000058

0800c7b0 <sbrk_aligned>:
 800c7b0:	b570      	push	{r4, r5, r6, lr}
 800c7b2:	4e0f      	ldr	r6, [pc, #60]	@ (800c7f0 <sbrk_aligned+0x40>)
 800c7b4:	460c      	mov	r4, r1
 800c7b6:	6831      	ldr	r1, [r6, #0]
 800c7b8:	4605      	mov	r5, r0
 800c7ba:	b911      	cbnz	r1, 800c7c2 <sbrk_aligned+0x12>
 800c7bc:	f000 fe3a 	bl	800d434 <_sbrk_r>
 800c7c0:	6030      	str	r0, [r6, #0]
 800c7c2:	4621      	mov	r1, r4
 800c7c4:	4628      	mov	r0, r5
 800c7c6:	f000 fe35 	bl	800d434 <_sbrk_r>
 800c7ca:	1c43      	adds	r3, r0, #1
 800c7cc:	d103      	bne.n	800c7d6 <sbrk_aligned+0x26>
 800c7ce:	f04f 34ff 	mov.w	r4, #4294967295
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	bd70      	pop	{r4, r5, r6, pc}
 800c7d6:	1cc4      	adds	r4, r0, #3
 800c7d8:	f024 0403 	bic.w	r4, r4, #3
 800c7dc:	42a0      	cmp	r0, r4
 800c7de:	d0f8      	beq.n	800c7d2 <sbrk_aligned+0x22>
 800c7e0:	1a21      	subs	r1, r4, r0
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	f000 fe26 	bl	800d434 <_sbrk_r>
 800c7e8:	3001      	adds	r0, #1
 800c7ea:	d1f2      	bne.n	800c7d2 <sbrk_aligned+0x22>
 800c7ec:	e7ef      	b.n	800c7ce <sbrk_aligned+0x1e>
 800c7ee:	bf00      	nop
 800c7f0:	20005540 	.word	0x20005540

0800c7f4 <_malloc_r>:
 800c7f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7f8:	1ccd      	adds	r5, r1, #3
 800c7fa:	f025 0503 	bic.w	r5, r5, #3
 800c7fe:	3508      	adds	r5, #8
 800c800:	2d0c      	cmp	r5, #12
 800c802:	bf38      	it	cc
 800c804:	250c      	movcc	r5, #12
 800c806:	2d00      	cmp	r5, #0
 800c808:	4606      	mov	r6, r0
 800c80a:	db01      	blt.n	800c810 <_malloc_r+0x1c>
 800c80c:	42a9      	cmp	r1, r5
 800c80e:	d904      	bls.n	800c81a <_malloc_r+0x26>
 800c810:	230c      	movs	r3, #12
 800c812:	6033      	str	r3, [r6, #0]
 800c814:	2000      	movs	r0, #0
 800c816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c81a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c8f0 <_malloc_r+0xfc>
 800c81e:	f000 f869 	bl	800c8f4 <__malloc_lock>
 800c822:	f8d8 3000 	ldr.w	r3, [r8]
 800c826:	461c      	mov	r4, r3
 800c828:	bb44      	cbnz	r4, 800c87c <_malloc_r+0x88>
 800c82a:	4629      	mov	r1, r5
 800c82c:	4630      	mov	r0, r6
 800c82e:	f7ff ffbf 	bl	800c7b0 <sbrk_aligned>
 800c832:	1c43      	adds	r3, r0, #1
 800c834:	4604      	mov	r4, r0
 800c836:	d158      	bne.n	800c8ea <_malloc_r+0xf6>
 800c838:	f8d8 4000 	ldr.w	r4, [r8]
 800c83c:	4627      	mov	r7, r4
 800c83e:	2f00      	cmp	r7, #0
 800c840:	d143      	bne.n	800c8ca <_malloc_r+0xd6>
 800c842:	2c00      	cmp	r4, #0
 800c844:	d04b      	beq.n	800c8de <_malloc_r+0xea>
 800c846:	6823      	ldr	r3, [r4, #0]
 800c848:	4639      	mov	r1, r7
 800c84a:	4630      	mov	r0, r6
 800c84c:	eb04 0903 	add.w	r9, r4, r3
 800c850:	f000 fdf0 	bl	800d434 <_sbrk_r>
 800c854:	4581      	cmp	r9, r0
 800c856:	d142      	bne.n	800c8de <_malloc_r+0xea>
 800c858:	6821      	ldr	r1, [r4, #0]
 800c85a:	4630      	mov	r0, r6
 800c85c:	1a6d      	subs	r5, r5, r1
 800c85e:	4629      	mov	r1, r5
 800c860:	f7ff ffa6 	bl	800c7b0 <sbrk_aligned>
 800c864:	3001      	adds	r0, #1
 800c866:	d03a      	beq.n	800c8de <_malloc_r+0xea>
 800c868:	6823      	ldr	r3, [r4, #0]
 800c86a:	442b      	add	r3, r5
 800c86c:	6023      	str	r3, [r4, #0]
 800c86e:	f8d8 3000 	ldr.w	r3, [r8]
 800c872:	685a      	ldr	r2, [r3, #4]
 800c874:	bb62      	cbnz	r2, 800c8d0 <_malloc_r+0xdc>
 800c876:	f8c8 7000 	str.w	r7, [r8]
 800c87a:	e00f      	b.n	800c89c <_malloc_r+0xa8>
 800c87c:	6822      	ldr	r2, [r4, #0]
 800c87e:	1b52      	subs	r2, r2, r5
 800c880:	d420      	bmi.n	800c8c4 <_malloc_r+0xd0>
 800c882:	2a0b      	cmp	r2, #11
 800c884:	d917      	bls.n	800c8b6 <_malloc_r+0xc2>
 800c886:	1961      	adds	r1, r4, r5
 800c888:	42a3      	cmp	r3, r4
 800c88a:	6025      	str	r5, [r4, #0]
 800c88c:	bf18      	it	ne
 800c88e:	6059      	strne	r1, [r3, #4]
 800c890:	6863      	ldr	r3, [r4, #4]
 800c892:	bf08      	it	eq
 800c894:	f8c8 1000 	streq.w	r1, [r8]
 800c898:	5162      	str	r2, [r4, r5]
 800c89a:	604b      	str	r3, [r1, #4]
 800c89c:	4630      	mov	r0, r6
 800c89e:	f000 f82f 	bl	800c900 <__malloc_unlock>
 800c8a2:	f104 000b 	add.w	r0, r4, #11
 800c8a6:	1d23      	adds	r3, r4, #4
 800c8a8:	f020 0007 	bic.w	r0, r0, #7
 800c8ac:	1ac2      	subs	r2, r0, r3
 800c8ae:	bf1c      	itt	ne
 800c8b0:	1a1b      	subne	r3, r3, r0
 800c8b2:	50a3      	strne	r3, [r4, r2]
 800c8b4:	e7af      	b.n	800c816 <_malloc_r+0x22>
 800c8b6:	6862      	ldr	r2, [r4, #4]
 800c8b8:	42a3      	cmp	r3, r4
 800c8ba:	bf0c      	ite	eq
 800c8bc:	f8c8 2000 	streq.w	r2, [r8]
 800c8c0:	605a      	strne	r2, [r3, #4]
 800c8c2:	e7eb      	b.n	800c89c <_malloc_r+0xa8>
 800c8c4:	4623      	mov	r3, r4
 800c8c6:	6864      	ldr	r4, [r4, #4]
 800c8c8:	e7ae      	b.n	800c828 <_malloc_r+0x34>
 800c8ca:	463c      	mov	r4, r7
 800c8cc:	687f      	ldr	r7, [r7, #4]
 800c8ce:	e7b6      	b.n	800c83e <_malloc_r+0x4a>
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	42a3      	cmp	r3, r4
 800c8d6:	d1fb      	bne.n	800c8d0 <_malloc_r+0xdc>
 800c8d8:	2300      	movs	r3, #0
 800c8da:	6053      	str	r3, [r2, #4]
 800c8dc:	e7de      	b.n	800c89c <_malloc_r+0xa8>
 800c8de:	230c      	movs	r3, #12
 800c8e0:	4630      	mov	r0, r6
 800c8e2:	6033      	str	r3, [r6, #0]
 800c8e4:	f000 f80c 	bl	800c900 <__malloc_unlock>
 800c8e8:	e794      	b.n	800c814 <_malloc_r+0x20>
 800c8ea:	6005      	str	r5, [r0, #0]
 800c8ec:	e7d6      	b.n	800c89c <_malloc_r+0xa8>
 800c8ee:	bf00      	nop
 800c8f0:	20005544 	.word	0x20005544

0800c8f4 <__malloc_lock>:
 800c8f4:	4801      	ldr	r0, [pc, #4]	@ (800c8fc <__malloc_lock+0x8>)
 800c8f6:	f7ff b89e 	b.w	800ba36 <__retarget_lock_acquire_recursive>
 800c8fa:	bf00      	nop
 800c8fc:	2000553c 	.word	0x2000553c

0800c900 <__malloc_unlock>:
 800c900:	4801      	ldr	r0, [pc, #4]	@ (800c908 <__malloc_unlock+0x8>)
 800c902:	f7ff b899 	b.w	800ba38 <__retarget_lock_release_recursive>
 800c906:	bf00      	nop
 800c908:	2000553c 	.word	0x2000553c

0800c90c <_Balloc>:
 800c90c:	b570      	push	{r4, r5, r6, lr}
 800c90e:	69c6      	ldr	r6, [r0, #28]
 800c910:	4604      	mov	r4, r0
 800c912:	460d      	mov	r5, r1
 800c914:	b976      	cbnz	r6, 800c934 <_Balloc+0x28>
 800c916:	2010      	movs	r0, #16
 800c918:	f7ff ff42 	bl	800c7a0 <malloc>
 800c91c:	4602      	mov	r2, r0
 800c91e:	61e0      	str	r0, [r4, #28]
 800c920:	b920      	cbnz	r0, 800c92c <_Balloc+0x20>
 800c922:	216b      	movs	r1, #107	@ 0x6b
 800c924:	4b17      	ldr	r3, [pc, #92]	@ (800c984 <_Balloc+0x78>)
 800c926:	4818      	ldr	r0, [pc, #96]	@ (800c988 <_Balloc+0x7c>)
 800c928:	f000 fda2 	bl	800d470 <__assert_func>
 800c92c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c930:	6006      	str	r6, [r0, #0]
 800c932:	60c6      	str	r6, [r0, #12]
 800c934:	69e6      	ldr	r6, [r4, #28]
 800c936:	68f3      	ldr	r3, [r6, #12]
 800c938:	b183      	cbz	r3, 800c95c <_Balloc+0x50>
 800c93a:	69e3      	ldr	r3, [r4, #28]
 800c93c:	68db      	ldr	r3, [r3, #12]
 800c93e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c942:	b9b8      	cbnz	r0, 800c974 <_Balloc+0x68>
 800c944:	2101      	movs	r1, #1
 800c946:	fa01 f605 	lsl.w	r6, r1, r5
 800c94a:	1d72      	adds	r2, r6, #5
 800c94c:	4620      	mov	r0, r4
 800c94e:	0092      	lsls	r2, r2, #2
 800c950:	f000 fdac 	bl	800d4ac <_calloc_r>
 800c954:	b160      	cbz	r0, 800c970 <_Balloc+0x64>
 800c956:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c95a:	e00e      	b.n	800c97a <_Balloc+0x6e>
 800c95c:	2221      	movs	r2, #33	@ 0x21
 800c95e:	2104      	movs	r1, #4
 800c960:	4620      	mov	r0, r4
 800c962:	f000 fda3 	bl	800d4ac <_calloc_r>
 800c966:	69e3      	ldr	r3, [r4, #28]
 800c968:	60f0      	str	r0, [r6, #12]
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d1e4      	bne.n	800c93a <_Balloc+0x2e>
 800c970:	2000      	movs	r0, #0
 800c972:	bd70      	pop	{r4, r5, r6, pc}
 800c974:	6802      	ldr	r2, [r0, #0]
 800c976:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c97a:	2300      	movs	r3, #0
 800c97c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c980:	e7f7      	b.n	800c972 <_Balloc+0x66>
 800c982:	bf00      	nop
 800c984:	0800dc9f 	.word	0x0800dc9f
 800c988:	0800dd1f 	.word	0x0800dd1f

0800c98c <_Bfree>:
 800c98c:	b570      	push	{r4, r5, r6, lr}
 800c98e:	69c6      	ldr	r6, [r0, #28]
 800c990:	4605      	mov	r5, r0
 800c992:	460c      	mov	r4, r1
 800c994:	b976      	cbnz	r6, 800c9b4 <_Bfree+0x28>
 800c996:	2010      	movs	r0, #16
 800c998:	f7ff ff02 	bl	800c7a0 <malloc>
 800c99c:	4602      	mov	r2, r0
 800c99e:	61e8      	str	r0, [r5, #28]
 800c9a0:	b920      	cbnz	r0, 800c9ac <_Bfree+0x20>
 800c9a2:	218f      	movs	r1, #143	@ 0x8f
 800c9a4:	4b08      	ldr	r3, [pc, #32]	@ (800c9c8 <_Bfree+0x3c>)
 800c9a6:	4809      	ldr	r0, [pc, #36]	@ (800c9cc <_Bfree+0x40>)
 800c9a8:	f000 fd62 	bl	800d470 <__assert_func>
 800c9ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9b0:	6006      	str	r6, [r0, #0]
 800c9b2:	60c6      	str	r6, [r0, #12]
 800c9b4:	b13c      	cbz	r4, 800c9c6 <_Bfree+0x3a>
 800c9b6:	69eb      	ldr	r3, [r5, #28]
 800c9b8:	6862      	ldr	r2, [r4, #4]
 800c9ba:	68db      	ldr	r3, [r3, #12]
 800c9bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c9c0:	6021      	str	r1, [r4, #0]
 800c9c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c9c6:	bd70      	pop	{r4, r5, r6, pc}
 800c9c8:	0800dc9f 	.word	0x0800dc9f
 800c9cc:	0800dd1f 	.word	0x0800dd1f

0800c9d0 <__multadd>:
 800c9d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9d4:	4607      	mov	r7, r0
 800c9d6:	460c      	mov	r4, r1
 800c9d8:	461e      	mov	r6, r3
 800c9da:	2000      	movs	r0, #0
 800c9dc:	690d      	ldr	r5, [r1, #16]
 800c9de:	f101 0c14 	add.w	ip, r1, #20
 800c9e2:	f8dc 3000 	ldr.w	r3, [ip]
 800c9e6:	3001      	adds	r0, #1
 800c9e8:	b299      	uxth	r1, r3
 800c9ea:	fb02 6101 	mla	r1, r2, r1, r6
 800c9ee:	0c1e      	lsrs	r6, r3, #16
 800c9f0:	0c0b      	lsrs	r3, r1, #16
 800c9f2:	fb02 3306 	mla	r3, r2, r6, r3
 800c9f6:	b289      	uxth	r1, r1
 800c9f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c9fc:	4285      	cmp	r5, r0
 800c9fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ca02:	f84c 1b04 	str.w	r1, [ip], #4
 800ca06:	dcec      	bgt.n	800c9e2 <__multadd+0x12>
 800ca08:	b30e      	cbz	r6, 800ca4e <__multadd+0x7e>
 800ca0a:	68a3      	ldr	r3, [r4, #8]
 800ca0c:	42ab      	cmp	r3, r5
 800ca0e:	dc19      	bgt.n	800ca44 <__multadd+0x74>
 800ca10:	6861      	ldr	r1, [r4, #4]
 800ca12:	4638      	mov	r0, r7
 800ca14:	3101      	adds	r1, #1
 800ca16:	f7ff ff79 	bl	800c90c <_Balloc>
 800ca1a:	4680      	mov	r8, r0
 800ca1c:	b928      	cbnz	r0, 800ca2a <__multadd+0x5a>
 800ca1e:	4602      	mov	r2, r0
 800ca20:	21ba      	movs	r1, #186	@ 0xba
 800ca22:	4b0c      	ldr	r3, [pc, #48]	@ (800ca54 <__multadd+0x84>)
 800ca24:	480c      	ldr	r0, [pc, #48]	@ (800ca58 <__multadd+0x88>)
 800ca26:	f000 fd23 	bl	800d470 <__assert_func>
 800ca2a:	6922      	ldr	r2, [r4, #16]
 800ca2c:	f104 010c 	add.w	r1, r4, #12
 800ca30:	3202      	adds	r2, #2
 800ca32:	0092      	lsls	r2, r2, #2
 800ca34:	300c      	adds	r0, #12
 800ca36:	f000 fd0d 	bl	800d454 <memcpy>
 800ca3a:	4621      	mov	r1, r4
 800ca3c:	4638      	mov	r0, r7
 800ca3e:	f7ff ffa5 	bl	800c98c <_Bfree>
 800ca42:	4644      	mov	r4, r8
 800ca44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ca48:	3501      	adds	r5, #1
 800ca4a:	615e      	str	r6, [r3, #20]
 800ca4c:	6125      	str	r5, [r4, #16]
 800ca4e:	4620      	mov	r0, r4
 800ca50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca54:	0800dd0e 	.word	0x0800dd0e
 800ca58:	0800dd1f 	.word	0x0800dd1f

0800ca5c <__hi0bits>:
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ca62:	bf3a      	itte	cc
 800ca64:	0403      	lslcc	r3, r0, #16
 800ca66:	2010      	movcc	r0, #16
 800ca68:	2000      	movcs	r0, #0
 800ca6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca6e:	bf3c      	itt	cc
 800ca70:	021b      	lslcc	r3, r3, #8
 800ca72:	3008      	addcc	r0, #8
 800ca74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca78:	bf3c      	itt	cc
 800ca7a:	011b      	lslcc	r3, r3, #4
 800ca7c:	3004      	addcc	r0, #4
 800ca7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca82:	bf3c      	itt	cc
 800ca84:	009b      	lslcc	r3, r3, #2
 800ca86:	3002      	addcc	r0, #2
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	db05      	blt.n	800ca98 <__hi0bits+0x3c>
 800ca8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ca90:	f100 0001 	add.w	r0, r0, #1
 800ca94:	bf08      	it	eq
 800ca96:	2020      	moveq	r0, #32
 800ca98:	4770      	bx	lr

0800ca9a <__lo0bits>:
 800ca9a:	6803      	ldr	r3, [r0, #0]
 800ca9c:	4602      	mov	r2, r0
 800ca9e:	f013 0007 	ands.w	r0, r3, #7
 800caa2:	d00b      	beq.n	800cabc <__lo0bits+0x22>
 800caa4:	07d9      	lsls	r1, r3, #31
 800caa6:	d421      	bmi.n	800caec <__lo0bits+0x52>
 800caa8:	0798      	lsls	r0, r3, #30
 800caaa:	bf49      	itett	mi
 800caac:	085b      	lsrmi	r3, r3, #1
 800caae:	089b      	lsrpl	r3, r3, #2
 800cab0:	2001      	movmi	r0, #1
 800cab2:	6013      	strmi	r3, [r2, #0]
 800cab4:	bf5c      	itt	pl
 800cab6:	2002      	movpl	r0, #2
 800cab8:	6013      	strpl	r3, [r2, #0]
 800caba:	4770      	bx	lr
 800cabc:	b299      	uxth	r1, r3
 800cabe:	b909      	cbnz	r1, 800cac4 <__lo0bits+0x2a>
 800cac0:	2010      	movs	r0, #16
 800cac2:	0c1b      	lsrs	r3, r3, #16
 800cac4:	b2d9      	uxtb	r1, r3
 800cac6:	b909      	cbnz	r1, 800cacc <__lo0bits+0x32>
 800cac8:	3008      	adds	r0, #8
 800caca:	0a1b      	lsrs	r3, r3, #8
 800cacc:	0719      	lsls	r1, r3, #28
 800cace:	bf04      	itt	eq
 800cad0:	091b      	lsreq	r3, r3, #4
 800cad2:	3004      	addeq	r0, #4
 800cad4:	0799      	lsls	r1, r3, #30
 800cad6:	bf04      	itt	eq
 800cad8:	089b      	lsreq	r3, r3, #2
 800cada:	3002      	addeq	r0, #2
 800cadc:	07d9      	lsls	r1, r3, #31
 800cade:	d403      	bmi.n	800cae8 <__lo0bits+0x4e>
 800cae0:	085b      	lsrs	r3, r3, #1
 800cae2:	f100 0001 	add.w	r0, r0, #1
 800cae6:	d003      	beq.n	800caf0 <__lo0bits+0x56>
 800cae8:	6013      	str	r3, [r2, #0]
 800caea:	4770      	bx	lr
 800caec:	2000      	movs	r0, #0
 800caee:	4770      	bx	lr
 800caf0:	2020      	movs	r0, #32
 800caf2:	4770      	bx	lr

0800caf4 <__i2b>:
 800caf4:	b510      	push	{r4, lr}
 800caf6:	460c      	mov	r4, r1
 800caf8:	2101      	movs	r1, #1
 800cafa:	f7ff ff07 	bl	800c90c <_Balloc>
 800cafe:	4602      	mov	r2, r0
 800cb00:	b928      	cbnz	r0, 800cb0e <__i2b+0x1a>
 800cb02:	f240 1145 	movw	r1, #325	@ 0x145
 800cb06:	4b04      	ldr	r3, [pc, #16]	@ (800cb18 <__i2b+0x24>)
 800cb08:	4804      	ldr	r0, [pc, #16]	@ (800cb1c <__i2b+0x28>)
 800cb0a:	f000 fcb1 	bl	800d470 <__assert_func>
 800cb0e:	2301      	movs	r3, #1
 800cb10:	6144      	str	r4, [r0, #20]
 800cb12:	6103      	str	r3, [r0, #16]
 800cb14:	bd10      	pop	{r4, pc}
 800cb16:	bf00      	nop
 800cb18:	0800dd0e 	.word	0x0800dd0e
 800cb1c:	0800dd1f 	.word	0x0800dd1f

0800cb20 <__multiply>:
 800cb20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb24:	4617      	mov	r7, r2
 800cb26:	690a      	ldr	r2, [r1, #16]
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	4689      	mov	r9, r1
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	bfa2      	ittt	ge
 800cb30:	463b      	movge	r3, r7
 800cb32:	460f      	movge	r7, r1
 800cb34:	4699      	movge	r9, r3
 800cb36:	693d      	ldr	r5, [r7, #16]
 800cb38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cb3c:	68bb      	ldr	r3, [r7, #8]
 800cb3e:	6879      	ldr	r1, [r7, #4]
 800cb40:	eb05 060a 	add.w	r6, r5, sl
 800cb44:	42b3      	cmp	r3, r6
 800cb46:	b085      	sub	sp, #20
 800cb48:	bfb8      	it	lt
 800cb4a:	3101      	addlt	r1, #1
 800cb4c:	f7ff fede 	bl	800c90c <_Balloc>
 800cb50:	b930      	cbnz	r0, 800cb60 <__multiply+0x40>
 800cb52:	4602      	mov	r2, r0
 800cb54:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cb58:	4b40      	ldr	r3, [pc, #256]	@ (800cc5c <__multiply+0x13c>)
 800cb5a:	4841      	ldr	r0, [pc, #260]	@ (800cc60 <__multiply+0x140>)
 800cb5c:	f000 fc88 	bl	800d470 <__assert_func>
 800cb60:	f100 0414 	add.w	r4, r0, #20
 800cb64:	4623      	mov	r3, r4
 800cb66:	2200      	movs	r2, #0
 800cb68:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cb6c:	4573      	cmp	r3, lr
 800cb6e:	d320      	bcc.n	800cbb2 <__multiply+0x92>
 800cb70:	f107 0814 	add.w	r8, r7, #20
 800cb74:	f109 0114 	add.w	r1, r9, #20
 800cb78:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cb7c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cb80:	9302      	str	r3, [sp, #8]
 800cb82:	1beb      	subs	r3, r5, r7
 800cb84:	3b15      	subs	r3, #21
 800cb86:	f023 0303 	bic.w	r3, r3, #3
 800cb8a:	3304      	adds	r3, #4
 800cb8c:	3715      	adds	r7, #21
 800cb8e:	42bd      	cmp	r5, r7
 800cb90:	bf38      	it	cc
 800cb92:	2304      	movcc	r3, #4
 800cb94:	9301      	str	r3, [sp, #4]
 800cb96:	9b02      	ldr	r3, [sp, #8]
 800cb98:	9103      	str	r1, [sp, #12]
 800cb9a:	428b      	cmp	r3, r1
 800cb9c:	d80c      	bhi.n	800cbb8 <__multiply+0x98>
 800cb9e:	2e00      	cmp	r6, #0
 800cba0:	dd03      	ble.n	800cbaa <__multiply+0x8a>
 800cba2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d055      	beq.n	800cc56 <__multiply+0x136>
 800cbaa:	6106      	str	r6, [r0, #16]
 800cbac:	b005      	add	sp, #20
 800cbae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbb2:	f843 2b04 	str.w	r2, [r3], #4
 800cbb6:	e7d9      	b.n	800cb6c <__multiply+0x4c>
 800cbb8:	f8b1 a000 	ldrh.w	sl, [r1]
 800cbbc:	f1ba 0f00 	cmp.w	sl, #0
 800cbc0:	d01f      	beq.n	800cc02 <__multiply+0xe2>
 800cbc2:	46c4      	mov	ip, r8
 800cbc4:	46a1      	mov	r9, r4
 800cbc6:	2700      	movs	r7, #0
 800cbc8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cbcc:	f8d9 3000 	ldr.w	r3, [r9]
 800cbd0:	fa1f fb82 	uxth.w	fp, r2
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	fb0a 330b 	mla	r3, sl, fp, r3
 800cbda:	443b      	add	r3, r7
 800cbdc:	f8d9 7000 	ldr.w	r7, [r9]
 800cbe0:	0c12      	lsrs	r2, r2, #16
 800cbe2:	0c3f      	lsrs	r7, r7, #16
 800cbe4:	fb0a 7202 	mla	r2, sl, r2, r7
 800cbe8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cbec:	b29b      	uxth	r3, r3
 800cbee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbf2:	4565      	cmp	r5, ip
 800cbf4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cbf8:	f849 3b04 	str.w	r3, [r9], #4
 800cbfc:	d8e4      	bhi.n	800cbc8 <__multiply+0xa8>
 800cbfe:	9b01      	ldr	r3, [sp, #4]
 800cc00:	50e7      	str	r7, [r4, r3]
 800cc02:	9b03      	ldr	r3, [sp, #12]
 800cc04:	3104      	adds	r1, #4
 800cc06:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cc0a:	f1b9 0f00 	cmp.w	r9, #0
 800cc0e:	d020      	beq.n	800cc52 <__multiply+0x132>
 800cc10:	4647      	mov	r7, r8
 800cc12:	46a4      	mov	ip, r4
 800cc14:	f04f 0a00 	mov.w	sl, #0
 800cc18:	6823      	ldr	r3, [r4, #0]
 800cc1a:	f8b7 b000 	ldrh.w	fp, [r7]
 800cc1e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cc22:	b29b      	uxth	r3, r3
 800cc24:	fb09 220b 	mla	r2, r9, fp, r2
 800cc28:	4452      	add	r2, sl
 800cc2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc2e:	f84c 3b04 	str.w	r3, [ip], #4
 800cc32:	f857 3b04 	ldr.w	r3, [r7], #4
 800cc36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc3a:	f8bc 3000 	ldrh.w	r3, [ip]
 800cc3e:	42bd      	cmp	r5, r7
 800cc40:	fb09 330a 	mla	r3, r9, sl, r3
 800cc44:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cc48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc4c:	d8e5      	bhi.n	800cc1a <__multiply+0xfa>
 800cc4e:	9a01      	ldr	r2, [sp, #4]
 800cc50:	50a3      	str	r3, [r4, r2]
 800cc52:	3404      	adds	r4, #4
 800cc54:	e79f      	b.n	800cb96 <__multiply+0x76>
 800cc56:	3e01      	subs	r6, #1
 800cc58:	e7a1      	b.n	800cb9e <__multiply+0x7e>
 800cc5a:	bf00      	nop
 800cc5c:	0800dd0e 	.word	0x0800dd0e
 800cc60:	0800dd1f 	.word	0x0800dd1f

0800cc64 <__pow5mult>:
 800cc64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc68:	4615      	mov	r5, r2
 800cc6a:	f012 0203 	ands.w	r2, r2, #3
 800cc6e:	4607      	mov	r7, r0
 800cc70:	460e      	mov	r6, r1
 800cc72:	d007      	beq.n	800cc84 <__pow5mult+0x20>
 800cc74:	4c25      	ldr	r4, [pc, #148]	@ (800cd0c <__pow5mult+0xa8>)
 800cc76:	3a01      	subs	r2, #1
 800cc78:	2300      	movs	r3, #0
 800cc7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc7e:	f7ff fea7 	bl	800c9d0 <__multadd>
 800cc82:	4606      	mov	r6, r0
 800cc84:	10ad      	asrs	r5, r5, #2
 800cc86:	d03d      	beq.n	800cd04 <__pow5mult+0xa0>
 800cc88:	69fc      	ldr	r4, [r7, #28]
 800cc8a:	b97c      	cbnz	r4, 800ccac <__pow5mult+0x48>
 800cc8c:	2010      	movs	r0, #16
 800cc8e:	f7ff fd87 	bl	800c7a0 <malloc>
 800cc92:	4602      	mov	r2, r0
 800cc94:	61f8      	str	r0, [r7, #28]
 800cc96:	b928      	cbnz	r0, 800cca4 <__pow5mult+0x40>
 800cc98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cc9c:	4b1c      	ldr	r3, [pc, #112]	@ (800cd10 <__pow5mult+0xac>)
 800cc9e:	481d      	ldr	r0, [pc, #116]	@ (800cd14 <__pow5mult+0xb0>)
 800cca0:	f000 fbe6 	bl	800d470 <__assert_func>
 800cca4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cca8:	6004      	str	r4, [r0, #0]
 800ccaa:	60c4      	str	r4, [r0, #12]
 800ccac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ccb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ccb4:	b94c      	cbnz	r4, 800ccca <__pow5mult+0x66>
 800ccb6:	f240 2171 	movw	r1, #625	@ 0x271
 800ccba:	4638      	mov	r0, r7
 800ccbc:	f7ff ff1a 	bl	800caf4 <__i2b>
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	4604      	mov	r4, r0
 800ccc4:	f8c8 0008 	str.w	r0, [r8, #8]
 800ccc8:	6003      	str	r3, [r0, #0]
 800ccca:	f04f 0900 	mov.w	r9, #0
 800ccce:	07eb      	lsls	r3, r5, #31
 800ccd0:	d50a      	bpl.n	800cce8 <__pow5mult+0x84>
 800ccd2:	4631      	mov	r1, r6
 800ccd4:	4622      	mov	r2, r4
 800ccd6:	4638      	mov	r0, r7
 800ccd8:	f7ff ff22 	bl	800cb20 <__multiply>
 800ccdc:	4680      	mov	r8, r0
 800ccde:	4631      	mov	r1, r6
 800cce0:	4638      	mov	r0, r7
 800cce2:	f7ff fe53 	bl	800c98c <_Bfree>
 800cce6:	4646      	mov	r6, r8
 800cce8:	106d      	asrs	r5, r5, #1
 800ccea:	d00b      	beq.n	800cd04 <__pow5mult+0xa0>
 800ccec:	6820      	ldr	r0, [r4, #0]
 800ccee:	b938      	cbnz	r0, 800cd00 <__pow5mult+0x9c>
 800ccf0:	4622      	mov	r2, r4
 800ccf2:	4621      	mov	r1, r4
 800ccf4:	4638      	mov	r0, r7
 800ccf6:	f7ff ff13 	bl	800cb20 <__multiply>
 800ccfa:	6020      	str	r0, [r4, #0]
 800ccfc:	f8c0 9000 	str.w	r9, [r0]
 800cd00:	4604      	mov	r4, r0
 800cd02:	e7e4      	b.n	800ccce <__pow5mult+0x6a>
 800cd04:	4630      	mov	r0, r6
 800cd06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd0a:	bf00      	nop
 800cd0c:	0800ddd0 	.word	0x0800ddd0
 800cd10:	0800dc9f 	.word	0x0800dc9f
 800cd14:	0800dd1f 	.word	0x0800dd1f

0800cd18 <__lshift>:
 800cd18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd1c:	460c      	mov	r4, r1
 800cd1e:	4607      	mov	r7, r0
 800cd20:	4691      	mov	r9, r2
 800cd22:	6923      	ldr	r3, [r4, #16]
 800cd24:	6849      	ldr	r1, [r1, #4]
 800cd26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cd2a:	68a3      	ldr	r3, [r4, #8]
 800cd2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cd30:	f108 0601 	add.w	r6, r8, #1
 800cd34:	42b3      	cmp	r3, r6
 800cd36:	db0b      	blt.n	800cd50 <__lshift+0x38>
 800cd38:	4638      	mov	r0, r7
 800cd3a:	f7ff fde7 	bl	800c90c <_Balloc>
 800cd3e:	4605      	mov	r5, r0
 800cd40:	b948      	cbnz	r0, 800cd56 <__lshift+0x3e>
 800cd42:	4602      	mov	r2, r0
 800cd44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cd48:	4b27      	ldr	r3, [pc, #156]	@ (800cde8 <__lshift+0xd0>)
 800cd4a:	4828      	ldr	r0, [pc, #160]	@ (800cdec <__lshift+0xd4>)
 800cd4c:	f000 fb90 	bl	800d470 <__assert_func>
 800cd50:	3101      	adds	r1, #1
 800cd52:	005b      	lsls	r3, r3, #1
 800cd54:	e7ee      	b.n	800cd34 <__lshift+0x1c>
 800cd56:	2300      	movs	r3, #0
 800cd58:	f100 0114 	add.w	r1, r0, #20
 800cd5c:	f100 0210 	add.w	r2, r0, #16
 800cd60:	4618      	mov	r0, r3
 800cd62:	4553      	cmp	r3, sl
 800cd64:	db33      	blt.n	800cdce <__lshift+0xb6>
 800cd66:	6920      	ldr	r0, [r4, #16]
 800cd68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd6c:	f104 0314 	add.w	r3, r4, #20
 800cd70:	f019 091f 	ands.w	r9, r9, #31
 800cd74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd7c:	d02b      	beq.n	800cdd6 <__lshift+0xbe>
 800cd7e:	468a      	mov	sl, r1
 800cd80:	2200      	movs	r2, #0
 800cd82:	f1c9 0e20 	rsb	lr, r9, #32
 800cd86:	6818      	ldr	r0, [r3, #0]
 800cd88:	fa00 f009 	lsl.w	r0, r0, r9
 800cd8c:	4310      	orrs	r0, r2
 800cd8e:	f84a 0b04 	str.w	r0, [sl], #4
 800cd92:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd96:	459c      	cmp	ip, r3
 800cd98:	fa22 f20e 	lsr.w	r2, r2, lr
 800cd9c:	d8f3      	bhi.n	800cd86 <__lshift+0x6e>
 800cd9e:	ebac 0304 	sub.w	r3, ip, r4
 800cda2:	3b15      	subs	r3, #21
 800cda4:	f023 0303 	bic.w	r3, r3, #3
 800cda8:	3304      	adds	r3, #4
 800cdaa:	f104 0015 	add.w	r0, r4, #21
 800cdae:	4560      	cmp	r0, ip
 800cdb0:	bf88      	it	hi
 800cdb2:	2304      	movhi	r3, #4
 800cdb4:	50ca      	str	r2, [r1, r3]
 800cdb6:	b10a      	cbz	r2, 800cdbc <__lshift+0xa4>
 800cdb8:	f108 0602 	add.w	r6, r8, #2
 800cdbc:	3e01      	subs	r6, #1
 800cdbe:	4638      	mov	r0, r7
 800cdc0:	4621      	mov	r1, r4
 800cdc2:	612e      	str	r6, [r5, #16]
 800cdc4:	f7ff fde2 	bl	800c98c <_Bfree>
 800cdc8:	4628      	mov	r0, r5
 800cdca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdce:	f842 0f04 	str.w	r0, [r2, #4]!
 800cdd2:	3301      	adds	r3, #1
 800cdd4:	e7c5      	b.n	800cd62 <__lshift+0x4a>
 800cdd6:	3904      	subs	r1, #4
 800cdd8:	f853 2b04 	ldr.w	r2, [r3], #4
 800cddc:	459c      	cmp	ip, r3
 800cdde:	f841 2f04 	str.w	r2, [r1, #4]!
 800cde2:	d8f9      	bhi.n	800cdd8 <__lshift+0xc0>
 800cde4:	e7ea      	b.n	800cdbc <__lshift+0xa4>
 800cde6:	bf00      	nop
 800cde8:	0800dd0e 	.word	0x0800dd0e
 800cdec:	0800dd1f 	.word	0x0800dd1f

0800cdf0 <__mcmp>:
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	690a      	ldr	r2, [r1, #16]
 800cdf4:	6900      	ldr	r0, [r0, #16]
 800cdf6:	b530      	push	{r4, r5, lr}
 800cdf8:	1a80      	subs	r0, r0, r2
 800cdfa:	d10e      	bne.n	800ce1a <__mcmp+0x2a>
 800cdfc:	3314      	adds	r3, #20
 800cdfe:	3114      	adds	r1, #20
 800ce00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ce04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ce08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ce0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ce10:	4295      	cmp	r5, r2
 800ce12:	d003      	beq.n	800ce1c <__mcmp+0x2c>
 800ce14:	d205      	bcs.n	800ce22 <__mcmp+0x32>
 800ce16:	f04f 30ff 	mov.w	r0, #4294967295
 800ce1a:	bd30      	pop	{r4, r5, pc}
 800ce1c:	42a3      	cmp	r3, r4
 800ce1e:	d3f3      	bcc.n	800ce08 <__mcmp+0x18>
 800ce20:	e7fb      	b.n	800ce1a <__mcmp+0x2a>
 800ce22:	2001      	movs	r0, #1
 800ce24:	e7f9      	b.n	800ce1a <__mcmp+0x2a>
	...

0800ce28 <__mdiff>:
 800ce28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce2c:	4689      	mov	r9, r1
 800ce2e:	4606      	mov	r6, r0
 800ce30:	4611      	mov	r1, r2
 800ce32:	4648      	mov	r0, r9
 800ce34:	4614      	mov	r4, r2
 800ce36:	f7ff ffdb 	bl	800cdf0 <__mcmp>
 800ce3a:	1e05      	subs	r5, r0, #0
 800ce3c:	d112      	bne.n	800ce64 <__mdiff+0x3c>
 800ce3e:	4629      	mov	r1, r5
 800ce40:	4630      	mov	r0, r6
 800ce42:	f7ff fd63 	bl	800c90c <_Balloc>
 800ce46:	4602      	mov	r2, r0
 800ce48:	b928      	cbnz	r0, 800ce56 <__mdiff+0x2e>
 800ce4a:	f240 2137 	movw	r1, #567	@ 0x237
 800ce4e:	4b3e      	ldr	r3, [pc, #248]	@ (800cf48 <__mdiff+0x120>)
 800ce50:	483e      	ldr	r0, [pc, #248]	@ (800cf4c <__mdiff+0x124>)
 800ce52:	f000 fb0d 	bl	800d470 <__assert_func>
 800ce56:	2301      	movs	r3, #1
 800ce58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ce5c:	4610      	mov	r0, r2
 800ce5e:	b003      	add	sp, #12
 800ce60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce64:	bfbc      	itt	lt
 800ce66:	464b      	movlt	r3, r9
 800ce68:	46a1      	movlt	r9, r4
 800ce6a:	4630      	mov	r0, r6
 800ce6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ce70:	bfba      	itte	lt
 800ce72:	461c      	movlt	r4, r3
 800ce74:	2501      	movlt	r5, #1
 800ce76:	2500      	movge	r5, #0
 800ce78:	f7ff fd48 	bl	800c90c <_Balloc>
 800ce7c:	4602      	mov	r2, r0
 800ce7e:	b918      	cbnz	r0, 800ce88 <__mdiff+0x60>
 800ce80:	f240 2145 	movw	r1, #581	@ 0x245
 800ce84:	4b30      	ldr	r3, [pc, #192]	@ (800cf48 <__mdiff+0x120>)
 800ce86:	e7e3      	b.n	800ce50 <__mdiff+0x28>
 800ce88:	f100 0b14 	add.w	fp, r0, #20
 800ce8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ce90:	f109 0310 	add.w	r3, r9, #16
 800ce94:	60c5      	str	r5, [r0, #12]
 800ce96:	f04f 0c00 	mov.w	ip, #0
 800ce9a:	f109 0514 	add.w	r5, r9, #20
 800ce9e:	46d9      	mov	r9, fp
 800cea0:	6926      	ldr	r6, [r4, #16]
 800cea2:	f104 0e14 	add.w	lr, r4, #20
 800cea6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ceaa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ceae:	9301      	str	r3, [sp, #4]
 800ceb0:	9b01      	ldr	r3, [sp, #4]
 800ceb2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ceb6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ceba:	b281      	uxth	r1, r0
 800cebc:	9301      	str	r3, [sp, #4]
 800cebe:	fa1f f38a 	uxth.w	r3, sl
 800cec2:	1a5b      	subs	r3, r3, r1
 800cec4:	0c00      	lsrs	r0, r0, #16
 800cec6:	4463      	add	r3, ip
 800cec8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cecc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ced0:	b29b      	uxth	r3, r3
 800ced2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ced6:	4576      	cmp	r6, lr
 800ced8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cedc:	f849 3b04 	str.w	r3, [r9], #4
 800cee0:	d8e6      	bhi.n	800ceb0 <__mdiff+0x88>
 800cee2:	1b33      	subs	r3, r6, r4
 800cee4:	3b15      	subs	r3, #21
 800cee6:	f023 0303 	bic.w	r3, r3, #3
 800ceea:	3415      	adds	r4, #21
 800ceec:	3304      	adds	r3, #4
 800ceee:	42a6      	cmp	r6, r4
 800cef0:	bf38      	it	cc
 800cef2:	2304      	movcc	r3, #4
 800cef4:	441d      	add	r5, r3
 800cef6:	445b      	add	r3, fp
 800cef8:	461e      	mov	r6, r3
 800cefa:	462c      	mov	r4, r5
 800cefc:	4544      	cmp	r4, r8
 800cefe:	d30e      	bcc.n	800cf1e <__mdiff+0xf6>
 800cf00:	f108 0103 	add.w	r1, r8, #3
 800cf04:	1b49      	subs	r1, r1, r5
 800cf06:	f021 0103 	bic.w	r1, r1, #3
 800cf0a:	3d03      	subs	r5, #3
 800cf0c:	45a8      	cmp	r8, r5
 800cf0e:	bf38      	it	cc
 800cf10:	2100      	movcc	r1, #0
 800cf12:	440b      	add	r3, r1
 800cf14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf18:	b199      	cbz	r1, 800cf42 <__mdiff+0x11a>
 800cf1a:	6117      	str	r7, [r2, #16]
 800cf1c:	e79e      	b.n	800ce5c <__mdiff+0x34>
 800cf1e:	46e6      	mov	lr, ip
 800cf20:	f854 1b04 	ldr.w	r1, [r4], #4
 800cf24:	fa1f fc81 	uxth.w	ip, r1
 800cf28:	44f4      	add	ip, lr
 800cf2a:	0c08      	lsrs	r0, r1, #16
 800cf2c:	4471      	add	r1, lr
 800cf2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cf32:	b289      	uxth	r1, r1
 800cf34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cf38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cf3c:	f846 1b04 	str.w	r1, [r6], #4
 800cf40:	e7dc      	b.n	800cefc <__mdiff+0xd4>
 800cf42:	3f01      	subs	r7, #1
 800cf44:	e7e6      	b.n	800cf14 <__mdiff+0xec>
 800cf46:	bf00      	nop
 800cf48:	0800dd0e 	.word	0x0800dd0e
 800cf4c:	0800dd1f 	.word	0x0800dd1f

0800cf50 <__d2b>:
 800cf50:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800cf54:	2101      	movs	r1, #1
 800cf56:	4690      	mov	r8, r2
 800cf58:	4699      	mov	r9, r3
 800cf5a:	9e08      	ldr	r6, [sp, #32]
 800cf5c:	f7ff fcd6 	bl	800c90c <_Balloc>
 800cf60:	4604      	mov	r4, r0
 800cf62:	b930      	cbnz	r0, 800cf72 <__d2b+0x22>
 800cf64:	4602      	mov	r2, r0
 800cf66:	f240 310f 	movw	r1, #783	@ 0x30f
 800cf6a:	4b23      	ldr	r3, [pc, #140]	@ (800cff8 <__d2b+0xa8>)
 800cf6c:	4823      	ldr	r0, [pc, #140]	@ (800cffc <__d2b+0xac>)
 800cf6e:	f000 fa7f 	bl	800d470 <__assert_func>
 800cf72:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf76:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf7a:	b10d      	cbz	r5, 800cf80 <__d2b+0x30>
 800cf7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf80:	9301      	str	r3, [sp, #4]
 800cf82:	f1b8 0300 	subs.w	r3, r8, #0
 800cf86:	d024      	beq.n	800cfd2 <__d2b+0x82>
 800cf88:	4668      	mov	r0, sp
 800cf8a:	9300      	str	r3, [sp, #0]
 800cf8c:	f7ff fd85 	bl	800ca9a <__lo0bits>
 800cf90:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cf94:	b1d8      	cbz	r0, 800cfce <__d2b+0x7e>
 800cf96:	f1c0 0320 	rsb	r3, r0, #32
 800cf9a:	fa02 f303 	lsl.w	r3, r2, r3
 800cf9e:	430b      	orrs	r3, r1
 800cfa0:	40c2      	lsrs	r2, r0
 800cfa2:	6163      	str	r3, [r4, #20]
 800cfa4:	9201      	str	r2, [sp, #4]
 800cfa6:	9b01      	ldr	r3, [sp, #4]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	bf0c      	ite	eq
 800cfac:	2201      	moveq	r2, #1
 800cfae:	2202      	movne	r2, #2
 800cfb0:	61a3      	str	r3, [r4, #24]
 800cfb2:	6122      	str	r2, [r4, #16]
 800cfb4:	b1ad      	cbz	r5, 800cfe2 <__d2b+0x92>
 800cfb6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cfba:	4405      	add	r5, r0
 800cfbc:	6035      	str	r5, [r6, #0]
 800cfbe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cfc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc4:	6018      	str	r0, [r3, #0]
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	b002      	add	sp, #8
 800cfca:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800cfce:	6161      	str	r1, [r4, #20]
 800cfd0:	e7e9      	b.n	800cfa6 <__d2b+0x56>
 800cfd2:	a801      	add	r0, sp, #4
 800cfd4:	f7ff fd61 	bl	800ca9a <__lo0bits>
 800cfd8:	9b01      	ldr	r3, [sp, #4]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	6163      	str	r3, [r4, #20]
 800cfde:	3020      	adds	r0, #32
 800cfe0:	e7e7      	b.n	800cfb2 <__d2b+0x62>
 800cfe2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cfe6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cfea:	6030      	str	r0, [r6, #0]
 800cfec:	6918      	ldr	r0, [r3, #16]
 800cfee:	f7ff fd35 	bl	800ca5c <__hi0bits>
 800cff2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cff6:	e7e4      	b.n	800cfc2 <__d2b+0x72>
 800cff8:	0800dd0e 	.word	0x0800dd0e
 800cffc:	0800dd1f 	.word	0x0800dd1f

0800d000 <__ssputs_r>:
 800d000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d004:	461f      	mov	r7, r3
 800d006:	688e      	ldr	r6, [r1, #8]
 800d008:	4682      	mov	sl, r0
 800d00a:	42be      	cmp	r6, r7
 800d00c:	460c      	mov	r4, r1
 800d00e:	4690      	mov	r8, r2
 800d010:	680b      	ldr	r3, [r1, #0]
 800d012:	d82d      	bhi.n	800d070 <__ssputs_r+0x70>
 800d014:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d018:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d01c:	d026      	beq.n	800d06c <__ssputs_r+0x6c>
 800d01e:	6965      	ldr	r5, [r4, #20]
 800d020:	6909      	ldr	r1, [r1, #16]
 800d022:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d026:	eba3 0901 	sub.w	r9, r3, r1
 800d02a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d02e:	1c7b      	adds	r3, r7, #1
 800d030:	444b      	add	r3, r9
 800d032:	106d      	asrs	r5, r5, #1
 800d034:	429d      	cmp	r5, r3
 800d036:	bf38      	it	cc
 800d038:	461d      	movcc	r5, r3
 800d03a:	0553      	lsls	r3, r2, #21
 800d03c:	d527      	bpl.n	800d08e <__ssputs_r+0x8e>
 800d03e:	4629      	mov	r1, r5
 800d040:	f7ff fbd8 	bl	800c7f4 <_malloc_r>
 800d044:	4606      	mov	r6, r0
 800d046:	b360      	cbz	r0, 800d0a2 <__ssputs_r+0xa2>
 800d048:	464a      	mov	r2, r9
 800d04a:	6921      	ldr	r1, [r4, #16]
 800d04c:	f000 fa02 	bl	800d454 <memcpy>
 800d050:	89a3      	ldrh	r3, [r4, #12]
 800d052:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d056:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d05a:	81a3      	strh	r3, [r4, #12]
 800d05c:	6126      	str	r6, [r4, #16]
 800d05e:	444e      	add	r6, r9
 800d060:	6026      	str	r6, [r4, #0]
 800d062:	463e      	mov	r6, r7
 800d064:	6165      	str	r5, [r4, #20]
 800d066:	eba5 0509 	sub.w	r5, r5, r9
 800d06a:	60a5      	str	r5, [r4, #8]
 800d06c:	42be      	cmp	r6, r7
 800d06e:	d900      	bls.n	800d072 <__ssputs_r+0x72>
 800d070:	463e      	mov	r6, r7
 800d072:	4632      	mov	r2, r6
 800d074:	4641      	mov	r1, r8
 800d076:	6820      	ldr	r0, [r4, #0]
 800d078:	f000 f9c2 	bl	800d400 <memmove>
 800d07c:	2000      	movs	r0, #0
 800d07e:	68a3      	ldr	r3, [r4, #8]
 800d080:	1b9b      	subs	r3, r3, r6
 800d082:	60a3      	str	r3, [r4, #8]
 800d084:	6823      	ldr	r3, [r4, #0]
 800d086:	4433      	add	r3, r6
 800d088:	6023      	str	r3, [r4, #0]
 800d08a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d08e:	462a      	mov	r2, r5
 800d090:	f000 fa32 	bl	800d4f8 <_realloc_r>
 800d094:	4606      	mov	r6, r0
 800d096:	2800      	cmp	r0, #0
 800d098:	d1e0      	bne.n	800d05c <__ssputs_r+0x5c>
 800d09a:	4650      	mov	r0, sl
 800d09c:	6921      	ldr	r1, [r4, #16]
 800d09e:	f7ff fb37 	bl	800c710 <_free_r>
 800d0a2:	230c      	movs	r3, #12
 800d0a4:	f8ca 3000 	str.w	r3, [sl]
 800d0a8:	89a3      	ldrh	r3, [r4, #12]
 800d0aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d0ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0b2:	81a3      	strh	r3, [r4, #12]
 800d0b4:	e7e9      	b.n	800d08a <__ssputs_r+0x8a>
	...

0800d0b8 <_svfiprintf_r>:
 800d0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0bc:	4698      	mov	r8, r3
 800d0be:	898b      	ldrh	r3, [r1, #12]
 800d0c0:	4607      	mov	r7, r0
 800d0c2:	061b      	lsls	r3, r3, #24
 800d0c4:	460d      	mov	r5, r1
 800d0c6:	4614      	mov	r4, r2
 800d0c8:	b09d      	sub	sp, #116	@ 0x74
 800d0ca:	d510      	bpl.n	800d0ee <_svfiprintf_r+0x36>
 800d0cc:	690b      	ldr	r3, [r1, #16]
 800d0ce:	b973      	cbnz	r3, 800d0ee <_svfiprintf_r+0x36>
 800d0d0:	2140      	movs	r1, #64	@ 0x40
 800d0d2:	f7ff fb8f 	bl	800c7f4 <_malloc_r>
 800d0d6:	6028      	str	r0, [r5, #0]
 800d0d8:	6128      	str	r0, [r5, #16]
 800d0da:	b930      	cbnz	r0, 800d0ea <_svfiprintf_r+0x32>
 800d0dc:	230c      	movs	r3, #12
 800d0de:	603b      	str	r3, [r7, #0]
 800d0e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e4:	b01d      	add	sp, #116	@ 0x74
 800d0e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ea:	2340      	movs	r3, #64	@ 0x40
 800d0ec:	616b      	str	r3, [r5, #20]
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0f2:	2320      	movs	r3, #32
 800d0f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d0f8:	2330      	movs	r3, #48	@ 0x30
 800d0fa:	f04f 0901 	mov.w	r9, #1
 800d0fe:	f8cd 800c 	str.w	r8, [sp, #12]
 800d102:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d29c <_svfiprintf_r+0x1e4>
 800d106:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d10a:	4623      	mov	r3, r4
 800d10c:	469a      	mov	sl, r3
 800d10e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d112:	b10a      	cbz	r2, 800d118 <_svfiprintf_r+0x60>
 800d114:	2a25      	cmp	r2, #37	@ 0x25
 800d116:	d1f9      	bne.n	800d10c <_svfiprintf_r+0x54>
 800d118:	ebba 0b04 	subs.w	fp, sl, r4
 800d11c:	d00b      	beq.n	800d136 <_svfiprintf_r+0x7e>
 800d11e:	465b      	mov	r3, fp
 800d120:	4622      	mov	r2, r4
 800d122:	4629      	mov	r1, r5
 800d124:	4638      	mov	r0, r7
 800d126:	f7ff ff6b 	bl	800d000 <__ssputs_r>
 800d12a:	3001      	adds	r0, #1
 800d12c:	f000 80a7 	beq.w	800d27e <_svfiprintf_r+0x1c6>
 800d130:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d132:	445a      	add	r2, fp
 800d134:	9209      	str	r2, [sp, #36]	@ 0x24
 800d136:	f89a 3000 	ldrb.w	r3, [sl]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	f000 809f 	beq.w	800d27e <_svfiprintf_r+0x1c6>
 800d140:	2300      	movs	r3, #0
 800d142:	f04f 32ff 	mov.w	r2, #4294967295
 800d146:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d14a:	f10a 0a01 	add.w	sl, sl, #1
 800d14e:	9304      	str	r3, [sp, #16]
 800d150:	9307      	str	r3, [sp, #28]
 800d152:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d156:	931a      	str	r3, [sp, #104]	@ 0x68
 800d158:	4654      	mov	r4, sl
 800d15a:	2205      	movs	r2, #5
 800d15c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d160:	484e      	ldr	r0, [pc, #312]	@ (800d29c <_svfiprintf_r+0x1e4>)
 800d162:	f7fe fc6a 	bl	800ba3a <memchr>
 800d166:	9a04      	ldr	r2, [sp, #16]
 800d168:	b9d8      	cbnz	r0, 800d1a2 <_svfiprintf_r+0xea>
 800d16a:	06d0      	lsls	r0, r2, #27
 800d16c:	bf44      	itt	mi
 800d16e:	2320      	movmi	r3, #32
 800d170:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d174:	0711      	lsls	r1, r2, #28
 800d176:	bf44      	itt	mi
 800d178:	232b      	movmi	r3, #43	@ 0x2b
 800d17a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d17e:	f89a 3000 	ldrb.w	r3, [sl]
 800d182:	2b2a      	cmp	r3, #42	@ 0x2a
 800d184:	d015      	beq.n	800d1b2 <_svfiprintf_r+0xfa>
 800d186:	4654      	mov	r4, sl
 800d188:	2000      	movs	r0, #0
 800d18a:	f04f 0c0a 	mov.w	ip, #10
 800d18e:	9a07      	ldr	r2, [sp, #28]
 800d190:	4621      	mov	r1, r4
 800d192:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d196:	3b30      	subs	r3, #48	@ 0x30
 800d198:	2b09      	cmp	r3, #9
 800d19a:	d94b      	bls.n	800d234 <_svfiprintf_r+0x17c>
 800d19c:	b1b0      	cbz	r0, 800d1cc <_svfiprintf_r+0x114>
 800d19e:	9207      	str	r2, [sp, #28]
 800d1a0:	e014      	b.n	800d1cc <_svfiprintf_r+0x114>
 800d1a2:	eba0 0308 	sub.w	r3, r0, r8
 800d1a6:	fa09 f303 	lsl.w	r3, r9, r3
 800d1aa:	4313      	orrs	r3, r2
 800d1ac:	46a2      	mov	sl, r4
 800d1ae:	9304      	str	r3, [sp, #16]
 800d1b0:	e7d2      	b.n	800d158 <_svfiprintf_r+0xa0>
 800d1b2:	9b03      	ldr	r3, [sp, #12]
 800d1b4:	1d19      	adds	r1, r3, #4
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	9103      	str	r1, [sp, #12]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	bfbb      	ittet	lt
 800d1be:	425b      	neglt	r3, r3
 800d1c0:	f042 0202 	orrlt.w	r2, r2, #2
 800d1c4:	9307      	strge	r3, [sp, #28]
 800d1c6:	9307      	strlt	r3, [sp, #28]
 800d1c8:	bfb8      	it	lt
 800d1ca:	9204      	strlt	r2, [sp, #16]
 800d1cc:	7823      	ldrb	r3, [r4, #0]
 800d1ce:	2b2e      	cmp	r3, #46	@ 0x2e
 800d1d0:	d10a      	bne.n	800d1e8 <_svfiprintf_r+0x130>
 800d1d2:	7863      	ldrb	r3, [r4, #1]
 800d1d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1d6:	d132      	bne.n	800d23e <_svfiprintf_r+0x186>
 800d1d8:	9b03      	ldr	r3, [sp, #12]
 800d1da:	3402      	adds	r4, #2
 800d1dc:	1d1a      	adds	r2, r3, #4
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	9203      	str	r2, [sp, #12]
 800d1e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d1e6:	9305      	str	r3, [sp, #20]
 800d1e8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d2a0 <_svfiprintf_r+0x1e8>
 800d1ec:	2203      	movs	r2, #3
 800d1ee:	4650      	mov	r0, sl
 800d1f0:	7821      	ldrb	r1, [r4, #0]
 800d1f2:	f7fe fc22 	bl	800ba3a <memchr>
 800d1f6:	b138      	cbz	r0, 800d208 <_svfiprintf_r+0x150>
 800d1f8:	2240      	movs	r2, #64	@ 0x40
 800d1fa:	9b04      	ldr	r3, [sp, #16]
 800d1fc:	eba0 000a 	sub.w	r0, r0, sl
 800d200:	4082      	lsls	r2, r0
 800d202:	4313      	orrs	r3, r2
 800d204:	3401      	adds	r4, #1
 800d206:	9304      	str	r3, [sp, #16]
 800d208:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d20c:	2206      	movs	r2, #6
 800d20e:	4825      	ldr	r0, [pc, #148]	@ (800d2a4 <_svfiprintf_r+0x1ec>)
 800d210:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d214:	f7fe fc11 	bl	800ba3a <memchr>
 800d218:	2800      	cmp	r0, #0
 800d21a:	d036      	beq.n	800d28a <_svfiprintf_r+0x1d2>
 800d21c:	4b22      	ldr	r3, [pc, #136]	@ (800d2a8 <_svfiprintf_r+0x1f0>)
 800d21e:	bb1b      	cbnz	r3, 800d268 <_svfiprintf_r+0x1b0>
 800d220:	9b03      	ldr	r3, [sp, #12]
 800d222:	3307      	adds	r3, #7
 800d224:	f023 0307 	bic.w	r3, r3, #7
 800d228:	3308      	adds	r3, #8
 800d22a:	9303      	str	r3, [sp, #12]
 800d22c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d22e:	4433      	add	r3, r6
 800d230:	9309      	str	r3, [sp, #36]	@ 0x24
 800d232:	e76a      	b.n	800d10a <_svfiprintf_r+0x52>
 800d234:	460c      	mov	r4, r1
 800d236:	2001      	movs	r0, #1
 800d238:	fb0c 3202 	mla	r2, ip, r2, r3
 800d23c:	e7a8      	b.n	800d190 <_svfiprintf_r+0xd8>
 800d23e:	2300      	movs	r3, #0
 800d240:	f04f 0c0a 	mov.w	ip, #10
 800d244:	4619      	mov	r1, r3
 800d246:	3401      	adds	r4, #1
 800d248:	9305      	str	r3, [sp, #20]
 800d24a:	4620      	mov	r0, r4
 800d24c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d250:	3a30      	subs	r2, #48	@ 0x30
 800d252:	2a09      	cmp	r2, #9
 800d254:	d903      	bls.n	800d25e <_svfiprintf_r+0x1a6>
 800d256:	2b00      	cmp	r3, #0
 800d258:	d0c6      	beq.n	800d1e8 <_svfiprintf_r+0x130>
 800d25a:	9105      	str	r1, [sp, #20]
 800d25c:	e7c4      	b.n	800d1e8 <_svfiprintf_r+0x130>
 800d25e:	4604      	mov	r4, r0
 800d260:	2301      	movs	r3, #1
 800d262:	fb0c 2101 	mla	r1, ip, r1, r2
 800d266:	e7f0      	b.n	800d24a <_svfiprintf_r+0x192>
 800d268:	ab03      	add	r3, sp, #12
 800d26a:	9300      	str	r3, [sp, #0]
 800d26c:	462a      	mov	r2, r5
 800d26e:	4638      	mov	r0, r7
 800d270:	4b0e      	ldr	r3, [pc, #56]	@ (800d2ac <_svfiprintf_r+0x1f4>)
 800d272:	a904      	add	r1, sp, #16
 800d274:	f7fd fe70 	bl	800af58 <_printf_float>
 800d278:	1c42      	adds	r2, r0, #1
 800d27a:	4606      	mov	r6, r0
 800d27c:	d1d6      	bne.n	800d22c <_svfiprintf_r+0x174>
 800d27e:	89ab      	ldrh	r3, [r5, #12]
 800d280:	065b      	lsls	r3, r3, #25
 800d282:	f53f af2d 	bmi.w	800d0e0 <_svfiprintf_r+0x28>
 800d286:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d288:	e72c      	b.n	800d0e4 <_svfiprintf_r+0x2c>
 800d28a:	ab03      	add	r3, sp, #12
 800d28c:	9300      	str	r3, [sp, #0]
 800d28e:	462a      	mov	r2, r5
 800d290:	4638      	mov	r0, r7
 800d292:	4b06      	ldr	r3, [pc, #24]	@ (800d2ac <_svfiprintf_r+0x1f4>)
 800d294:	a904      	add	r1, sp, #16
 800d296:	f7fe f8fd 	bl	800b494 <_printf_i>
 800d29a:	e7ed      	b.n	800d278 <_svfiprintf_r+0x1c0>
 800d29c:	0800dd78 	.word	0x0800dd78
 800d2a0:	0800dd7e 	.word	0x0800dd7e
 800d2a4:	0800dd82 	.word	0x0800dd82
 800d2a8:	0800af59 	.word	0x0800af59
 800d2ac:	0800d001 	.word	0x0800d001

0800d2b0 <__sflush_r>:
 800d2b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2b6:	0716      	lsls	r6, r2, #28
 800d2b8:	4605      	mov	r5, r0
 800d2ba:	460c      	mov	r4, r1
 800d2bc:	d454      	bmi.n	800d368 <__sflush_r+0xb8>
 800d2be:	684b      	ldr	r3, [r1, #4]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	dc02      	bgt.n	800d2ca <__sflush_r+0x1a>
 800d2c4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	dd48      	ble.n	800d35c <__sflush_r+0xac>
 800d2ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2cc:	2e00      	cmp	r6, #0
 800d2ce:	d045      	beq.n	800d35c <__sflush_r+0xac>
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d2d6:	682f      	ldr	r7, [r5, #0]
 800d2d8:	6a21      	ldr	r1, [r4, #32]
 800d2da:	602b      	str	r3, [r5, #0]
 800d2dc:	d030      	beq.n	800d340 <__sflush_r+0x90>
 800d2de:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d2e0:	89a3      	ldrh	r3, [r4, #12]
 800d2e2:	0759      	lsls	r1, r3, #29
 800d2e4:	d505      	bpl.n	800d2f2 <__sflush_r+0x42>
 800d2e6:	6863      	ldr	r3, [r4, #4]
 800d2e8:	1ad2      	subs	r2, r2, r3
 800d2ea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d2ec:	b10b      	cbz	r3, 800d2f2 <__sflush_r+0x42>
 800d2ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d2f0:	1ad2      	subs	r2, r2, r3
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	4628      	mov	r0, r5
 800d2f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2f8:	6a21      	ldr	r1, [r4, #32]
 800d2fa:	47b0      	blx	r6
 800d2fc:	1c43      	adds	r3, r0, #1
 800d2fe:	89a3      	ldrh	r3, [r4, #12]
 800d300:	d106      	bne.n	800d310 <__sflush_r+0x60>
 800d302:	6829      	ldr	r1, [r5, #0]
 800d304:	291d      	cmp	r1, #29
 800d306:	d82b      	bhi.n	800d360 <__sflush_r+0xb0>
 800d308:	4a28      	ldr	r2, [pc, #160]	@ (800d3ac <__sflush_r+0xfc>)
 800d30a:	40ca      	lsrs	r2, r1
 800d30c:	07d6      	lsls	r6, r2, #31
 800d30e:	d527      	bpl.n	800d360 <__sflush_r+0xb0>
 800d310:	2200      	movs	r2, #0
 800d312:	6062      	str	r2, [r4, #4]
 800d314:	6922      	ldr	r2, [r4, #16]
 800d316:	04d9      	lsls	r1, r3, #19
 800d318:	6022      	str	r2, [r4, #0]
 800d31a:	d504      	bpl.n	800d326 <__sflush_r+0x76>
 800d31c:	1c42      	adds	r2, r0, #1
 800d31e:	d101      	bne.n	800d324 <__sflush_r+0x74>
 800d320:	682b      	ldr	r3, [r5, #0]
 800d322:	b903      	cbnz	r3, 800d326 <__sflush_r+0x76>
 800d324:	6560      	str	r0, [r4, #84]	@ 0x54
 800d326:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d328:	602f      	str	r7, [r5, #0]
 800d32a:	b1b9      	cbz	r1, 800d35c <__sflush_r+0xac>
 800d32c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d330:	4299      	cmp	r1, r3
 800d332:	d002      	beq.n	800d33a <__sflush_r+0x8a>
 800d334:	4628      	mov	r0, r5
 800d336:	f7ff f9eb 	bl	800c710 <_free_r>
 800d33a:	2300      	movs	r3, #0
 800d33c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d33e:	e00d      	b.n	800d35c <__sflush_r+0xac>
 800d340:	2301      	movs	r3, #1
 800d342:	4628      	mov	r0, r5
 800d344:	47b0      	blx	r6
 800d346:	4602      	mov	r2, r0
 800d348:	1c50      	adds	r0, r2, #1
 800d34a:	d1c9      	bne.n	800d2e0 <__sflush_r+0x30>
 800d34c:	682b      	ldr	r3, [r5, #0]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d0c6      	beq.n	800d2e0 <__sflush_r+0x30>
 800d352:	2b1d      	cmp	r3, #29
 800d354:	d001      	beq.n	800d35a <__sflush_r+0xaa>
 800d356:	2b16      	cmp	r3, #22
 800d358:	d11d      	bne.n	800d396 <__sflush_r+0xe6>
 800d35a:	602f      	str	r7, [r5, #0]
 800d35c:	2000      	movs	r0, #0
 800d35e:	e021      	b.n	800d3a4 <__sflush_r+0xf4>
 800d360:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d364:	b21b      	sxth	r3, r3
 800d366:	e01a      	b.n	800d39e <__sflush_r+0xee>
 800d368:	690f      	ldr	r7, [r1, #16]
 800d36a:	2f00      	cmp	r7, #0
 800d36c:	d0f6      	beq.n	800d35c <__sflush_r+0xac>
 800d36e:	0793      	lsls	r3, r2, #30
 800d370:	bf18      	it	ne
 800d372:	2300      	movne	r3, #0
 800d374:	680e      	ldr	r6, [r1, #0]
 800d376:	bf08      	it	eq
 800d378:	694b      	ldreq	r3, [r1, #20]
 800d37a:	1bf6      	subs	r6, r6, r7
 800d37c:	600f      	str	r7, [r1, #0]
 800d37e:	608b      	str	r3, [r1, #8]
 800d380:	2e00      	cmp	r6, #0
 800d382:	ddeb      	ble.n	800d35c <__sflush_r+0xac>
 800d384:	4633      	mov	r3, r6
 800d386:	463a      	mov	r2, r7
 800d388:	4628      	mov	r0, r5
 800d38a:	6a21      	ldr	r1, [r4, #32]
 800d38c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d390:	47e0      	blx	ip
 800d392:	2800      	cmp	r0, #0
 800d394:	dc07      	bgt.n	800d3a6 <__sflush_r+0xf6>
 800d396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d39a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d39e:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a2:	81a3      	strh	r3, [r4, #12]
 800d3a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3a6:	4407      	add	r7, r0
 800d3a8:	1a36      	subs	r6, r6, r0
 800d3aa:	e7e9      	b.n	800d380 <__sflush_r+0xd0>
 800d3ac:	20400001 	.word	0x20400001

0800d3b0 <_fflush_r>:
 800d3b0:	b538      	push	{r3, r4, r5, lr}
 800d3b2:	690b      	ldr	r3, [r1, #16]
 800d3b4:	4605      	mov	r5, r0
 800d3b6:	460c      	mov	r4, r1
 800d3b8:	b913      	cbnz	r3, 800d3c0 <_fflush_r+0x10>
 800d3ba:	2500      	movs	r5, #0
 800d3bc:	4628      	mov	r0, r5
 800d3be:	bd38      	pop	{r3, r4, r5, pc}
 800d3c0:	b118      	cbz	r0, 800d3ca <_fflush_r+0x1a>
 800d3c2:	6a03      	ldr	r3, [r0, #32]
 800d3c4:	b90b      	cbnz	r3, 800d3ca <_fflush_r+0x1a>
 800d3c6:	f7fe fa0f 	bl	800b7e8 <__sinit>
 800d3ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d0f3      	beq.n	800d3ba <_fflush_r+0xa>
 800d3d2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d3d4:	07d0      	lsls	r0, r2, #31
 800d3d6:	d404      	bmi.n	800d3e2 <_fflush_r+0x32>
 800d3d8:	0599      	lsls	r1, r3, #22
 800d3da:	d402      	bmi.n	800d3e2 <_fflush_r+0x32>
 800d3dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3de:	f7fe fb2a 	bl	800ba36 <__retarget_lock_acquire_recursive>
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	4621      	mov	r1, r4
 800d3e6:	f7ff ff63 	bl	800d2b0 <__sflush_r>
 800d3ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d3ec:	4605      	mov	r5, r0
 800d3ee:	07da      	lsls	r2, r3, #31
 800d3f0:	d4e4      	bmi.n	800d3bc <_fflush_r+0xc>
 800d3f2:	89a3      	ldrh	r3, [r4, #12]
 800d3f4:	059b      	lsls	r3, r3, #22
 800d3f6:	d4e1      	bmi.n	800d3bc <_fflush_r+0xc>
 800d3f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3fa:	f7fe fb1d 	bl	800ba38 <__retarget_lock_release_recursive>
 800d3fe:	e7dd      	b.n	800d3bc <_fflush_r+0xc>

0800d400 <memmove>:
 800d400:	4288      	cmp	r0, r1
 800d402:	b510      	push	{r4, lr}
 800d404:	eb01 0402 	add.w	r4, r1, r2
 800d408:	d902      	bls.n	800d410 <memmove+0x10>
 800d40a:	4284      	cmp	r4, r0
 800d40c:	4623      	mov	r3, r4
 800d40e:	d807      	bhi.n	800d420 <memmove+0x20>
 800d410:	1e43      	subs	r3, r0, #1
 800d412:	42a1      	cmp	r1, r4
 800d414:	d008      	beq.n	800d428 <memmove+0x28>
 800d416:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d41a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d41e:	e7f8      	b.n	800d412 <memmove+0x12>
 800d420:	4601      	mov	r1, r0
 800d422:	4402      	add	r2, r0
 800d424:	428a      	cmp	r2, r1
 800d426:	d100      	bne.n	800d42a <memmove+0x2a>
 800d428:	bd10      	pop	{r4, pc}
 800d42a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d42e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d432:	e7f7      	b.n	800d424 <memmove+0x24>

0800d434 <_sbrk_r>:
 800d434:	b538      	push	{r3, r4, r5, lr}
 800d436:	2300      	movs	r3, #0
 800d438:	4d05      	ldr	r5, [pc, #20]	@ (800d450 <_sbrk_r+0x1c>)
 800d43a:	4604      	mov	r4, r0
 800d43c:	4608      	mov	r0, r1
 800d43e:	602b      	str	r3, [r5, #0]
 800d440:	f000 fb8a 	bl	800db58 <_sbrk>
 800d444:	1c43      	adds	r3, r0, #1
 800d446:	d102      	bne.n	800d44e <_sbrk_r+0x1a>
 800d448:	682b      	ldr	r3, [r5, #0]
 800d44a:	b103      	cbz	r3, 800d44e <_sbrk_r+0x1a>
 800d44c:	6023      	str	r3, [r4, #0]
 800d44e:	bd38      	pop	{r3, r4, r5, pc}
 800d450:	20005538 	.word	0x20005538

0800d454 <memcpy>:
 800d454:	440a      	add	r2, r1
 800d456:	4291      	cmp	r1, r2
 800d458:	f100 33ff 	add.w	r3, r0, #4294967295
 800d45c:	d100      	bne.n	800d460 <memcpy+0xc>
 800d45e:	4770      	bx	lr
 800d460:	b510      	push	{r4, lr}
 800d462:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d466:	4291      	cmp	r1, r2
 800d468:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d46c:	d1f9      	bne.n	800d462 <memcpy+0xe>
 800d46e:	bd10      	pop	{r4, pc}

0800d470 <__assert_func>:
 800d470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d472:	4614      	mov	r4, r2
 800d474:	461a      	mov	r2, r3
 800d476:	4b09      	ldr	r3, [pc, #36]	@ (800d49c <__assert_func+0x2c>)
 800d478:	4605      	mov	r5, r0
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	68d8      	ldr	r0, [r3, #12]
 800d47e:	b14c      	cbz	r4, 800d494 <__assert_func+0x24>
 800d480:	4b07      	ldr	r3, [pc, #28]	@ (800d4a0 <__assert_func+0x30>)
 800d482:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d486:	9100      	str	r1, [sp, #0]
 800d488:	462b      	mov	r3, r5
 800d48a:	4906      	ldr	r1, [pc, #24]	@ (800d4a4 <__assert_func+0x34>)
 800d48c:	f000 f870 	bl	800d570 <fiprintf>
 800d490:	f000 f880 	bl	800d594 <abort>
 800d494:	4b04      	ldr	r3, [pc, #16]	@ (800d4a8 <__assert_func+0x38>)
 800d496:	461c      	mov	r4, r3
 800d498:	e7f3      	b.n	800d482 <__assert_func+0x12>
 800d49a:	bf00      	nop
 800d49c:	20000058 	.word	0x20000058
 800d4a0:	0800dd93 	.word	0x0800dd93
 800d4a4:	0800dda0 	.word	0x0800dda0
 800d4a8:	0800ddce 	.word	0x0800ddce

0800d4ac <_calloc_r>:
 800d4ac:	b570      	push	{r4, r5, r6, lr}
 800d4ae:	fba1 5402 	umull	r5, r4, r1, r2
 800d4b2:	b934      	cbnz	r4, 800d4c2 <_calloc_r+0x16>
 800d4b4:	4629      	mov	r1, r5
 800d4b6:	f7ff f99d 	bl	800c7f4 <_malloc_r>
 800d4ba:	4606      	mov	r6, r0
 800d4bc:	b928      	cbnz	r0, 800d4ca <_calloc_r+0x1e>
 800d4be:	4630      	mov	r0, r6
 800d4c0:	bd70      	pop	{r4, r5, r6, pc}
 800d4c2:	220c      	movs	r2, #12
 800d4c4:	2600      	movs	r6, #0
 800d4c6:	6002      	str	r2, [r0, #0]
 800d4c8:	e7f9      	b.n	800d4be <_calloc_r+0x12>
 800d4ca:	462a      	mov	r2, r5
 800d4cc:	4621      	mov	r1, r4
 800d4ce:	f7fe fa3a 	bl	800b946 <memset>
 800d4d2:	e7f4      	b.n	800d4be <_calloc_r+0x12>

0800d4d4 <__ascii_mbtowc>:
 800d4d4:	b082      	sub	sp, #8
 800d4d6:	b901      	cbnz	r1, 800d4da <__ascii_mbtowc+0x6>
 800d4d8:	a901      	add	r1, sp, #4
 800d4da:	b142      	cbz	r2, 800d4ee <__ascii_mbtowc+0x1a>
 800d4dc:	b14b      	cbz	r3, 800d4f2 <__ascii_mbtowc+0x1e>
 800d4de:	7813      	ldrb	r3, [r2, #0]
 800d4e0:	600b      	str	r3, [r1, #0]
 800d4e2:	7812      	ldrb	r2, [r2, #0]
 800d4e4:	1e10      	subs	r0, r2, #0
 800d4e6:	bf18      	it	ne
 800d4e8:	2001      	movne	r0, #1
 800d4ea:	b002      	add	sp, #8
 800d4ec:	4770      	bx	lr
 800d4ee:	4610      	mov	r0, r2
 800d4f0:	e7fb      	b.n	800d4ea <__ascii_mbtowc+0x16>
 800d4f2:	f06f 0001 	mvn.w	r0, #1
 800d4f6:	e7f8      	b.n	800d4ea <__ascii_mbtowc+0x16>

0800d4f8 <_realloc_r>:
 800d4f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d4fc:	4607      	mov	r7, r0
 800d4fe:	4614      	mov	r4, r2
 800d500:	460d      	mov	r5, r1
 800d502:	b921      	cbnz	r1, 800d50e <_realloc_r+0x16>
 800d504:	4611      	mov	r1, r2
 800d506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d50a:	f7ff b973 	b.w	800c7f4 <_malloc_r>
 800d50e:	b92a      	cbnz	r2, 800d51c <_realloc_r+0x24>
 800d510:	f7ff f8fe 	bl	800c710 <_free_r>
 800d514:	4625      	mov	r5, r4
 800d516:	4628      	mov	r0, r5
 800d518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d51c:	f000 f841 	bl	800d5a2 <_malloc_usable_size_r>
 800d520:	4284      	cmp	r4, r0
 800d522:	4606      	mov	r6, r0
 800d524:	d802      	bhi.n	800d52c <_realloc_r+0x34>
 800d526:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d52a:	d8f4      	bhi.n	800d516 <_realloc_r+0x1e>
 800d52c:	4621      	mov	r1, r4
 800d52e:	4638      	mov	r0, r7
 800d530:	f7ff f960 	bl	800c7f4 <_malloc_r>
 800d534:	4680      	mov	r8, r0
 800d536:	b908      	cbnz	r0, 800d53c <_realloc_r+0x44>
 800d538:	4645      	mov	r5, r8
 800d53a:	e7ec      	b.n	800d516 <_realloc_r+0x1e>
 800d53c:	42b4      	cmp	r4, r6
 800d53e:	4622      	mov	r2, r4
 800d540:	4629      	mov	r1, r5
 800d542:	bf28      	it	cs
 800d544:	4632      	movcs	r2, r6
 800d546:	f7ff ff85 	bl	800d454 <memcpy>
 800d54a:	4629      	mov	r1, r5
 800d54c:	4638      	mov	r0, r7
 800d54e:	f7ff f8df 	bl	800c710 <_free_r>
 800d552:	e7f1      	b.n	800d538 <_realloc_r+0x40>

0800d554 <__ascii_wctomb>:
 800d554:	4603      	mov	r3, r0
 800d556:	4608      	mov	r0, r1
 800d558:	b141      	cbz	r1, 800d56c <__ascii_wctomb+0x18>
 800d55a:	2aff      	cmp	r2, #255	@ 0xff
 800d55c:	d904      	bls.n	800d568 <__ascii_wctomb+0x14>
 800d55e:	228a      	movs	r2, #138	@ 0x8a
 800d560:	f04f 30ff 	mov.w	r0, #4294967295
 800d564:	601a      	str	r2, [r3, #0]
 800d566:	4770      	bx	lr
 800d568:	2001      	movs	r0, #1
 800d56a:	700a      	strb	r2, [r1, #0]
 800d56c:	4770      	bx	lr
	...

0800d570 <fiprintf>:
 800d570:	b40e      	push	{r1, r2, r3}
 800d572:	b503      	push	{r0, r1, lr}
 800d574:	4601      	mov	r1, r0
 800d576:	ab03      	add	r3, sp, #12
 800d578:	4805      	ldr	r0, [pc, #20]	@ (800d590 <fiprintf+0x20>)
 800d57a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d57e:	6800      	ldr	r0, [r0, #0]
 800d580:	9301      	str	r3, [sp, #4]
 800d582:	f000 f83d 	bl	800d600 <_vfiprintf_r>
 800d586:	b002      	add	sp, #8
 800d588:	f85d eb04 	ldr.w	lr, [sp], #4
 800d58c:	b003      	add	sp, #12
 800d58e:	4770      	bx	lr
 800d590:	20000058 	.word	0x20000058

0800d594 <abort>:
 800d594:	2006      	movs	r0, #6
 800d596:	b508      	push	{r3, lr}
 800d598:	f000 fa06 	bl	800d9a8 <raise>
 800d59c:	2001      	movs	r0, #1
 800d59e:	f000 faf1 	bl	800db84 <_exit>

0800d5a2 <_malloc_usable_size_r>:
 800d5a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5a6:	1f18      	subs	r0, r3, #4
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	bfbc      	itt	lt
 800d5ac:	580b      	ldrlt	r3, [r1, r0]
 800d5ae:	18c0      	addlt	r0, r0, r3
 800d5b0:	4770      	bx	lr

0800d5b2 <__sfputc_r>:
 800d5b2:	6893      	ldr	r3, [r2, #8]
 800d5b4:	b410      	push	{r4}
 800d5b6:	3b01      	subs	r3, #1
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	6093      	str	r3, [r2, #8]
 800d5bc:	da07      	bge.n	800d5ce <__sfputc_r+0x1c>
 800d5be:	6994      	ldr	r4, [r2, #24]
 800d5c0:	42a3      	cmp	r3, r4
 800d5c2:	db01      	blt.n	800d5c8 <__sfputc_r+0x16>
 800d5c4:	290a      	cmp	r1, #10
 800d5c6:	d102      	bne.n	800d5ce <__sfputc_r+0x1c>
 800d5c8:	bc10      	pop	{r4}
 800d5ca:	f000 b931 	b.w	800d830 <__swbuf_r>
 800d5ce:	6813      	ldr	r3, [r2, #0]
 800d5d0:	1c58      	adds	r0, r3, #1
 800d5d2:	6010      	str	r0, [r2, #0]
 800d5d4:	7019      	strb	r1, [r3, #0]
 800d5d6:	4608      	mov	r0, r1
 800d5d8:	bc10      	pop	{r4}
 800d5da:	4770      	bx	lr

0800d5dc <__sfputs_r>:
 800d5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5de:	4606      	mov	r6, r0
 800d5e0:	460f      	mov	r7, r1
 800d5e2:	4614      	mov	r4, r2
 800d5e4:	18d5      	adds	r5, r2, r3
 800d5e6:	42ac      	cmp	r4, r5
 800d5e8:	d101      	bne.n	800d5ee <__sfputs_r+0x12>
 800d5ea:	2000      	movs	r0, #0
 800d5ec:	e007      	b.n	800d5fe <__sfputs_r+0x22>
 800d5ee:	463a      	mov	r2, r7
 800d5f0:	4630      	mov	r0, r6
 800d5f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5f6:	f7ff ffdc 	bl	800d5b2 <__sfputc_r>
 800d5fa:	1c43      	adds	r3, r0, #1
 800d5fc:	d1f3      	bne.n	800d5e6 <__sfputs_r+0xa>
 800d5fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d600 <_vfiprintf_r>:
 800d600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d604:	460d      	mov	r5, r1
 800d606:	4614      	mov	r4, r2
 800d608:	4698      	mov	r8, r3
 800d60a:	4606      	mov	r6, r0
 800d60c:	b09d      	sub	sp, #116	@ 0x74
 800d60e:	b118      	cbz	r0, 800d618 <_vfiprintf_r+0x18>
 800d610:	6a03      	ldr	r3, [r0, #32]
 800d612:	b90b      	cbnz	r3, 800d618 <_vfiprintf_r+0x18>
 800d614:	f7fe f8e8 	bl	800b7e8 <__sinit>
 800d618:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d61a:	07d9      	lsls	r1, r3, #31
 800d61c:	d405      	bmi.n	800d62a <_vfiprintf_r+0x2a>
 800d61e:	89ab      	ldrh	r3, [r5, #12]
 800d620:	059a      	lsls	r2, r3, #22
 800d622:	d402      	bmi.n	800d62a <_vfiprintf_r+0x2a>
 800d624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d626:	f7fe fa06 	bl	800ba36 <__retarget_lock_acquire_recursive>
 800d62a:	89ab      	ldrh	r3, [r5, #12]
 800d62c:	071b      	lsls	r3, r3, #28
 800d62e:	d501      	bpl.n	800d634 <_vfiprintf_r+0x34>
 800d630:	692b      	ldr	r3, [r5, #16]
 800d632:	b99b      	cbnz	r3, 800d65c <_vfiprintf_r+0x5c>
 800d634:	4629      	mov	r1, r5
 800d636:	4630      	mov	r0, r6
 800d638:	f000 f938 	bl	800d8ac <__swsetup_r>
 800d63c:	b170      	cbz	r0, 800d65c <_vfiprintf_r+0x5c>
 800d63e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d640:	07dc      	lsls	r4, r3, #31
 800d642:	d504      	bpl.n	800d64e <_vfiprintf_r+0x4e>
 800d644:	f04f 30ff 	mov.w	r0, #4294967295
 800d648:	b01d      	add	sp, #116	@ 0x74
 800d64a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d64e:	89ab      	ldrh	r3, [r5, #12]
 800d650:	0598      	lsls	r0, r3, #22
 800d652:	d4f7      	bmi.n	800d644 <_vfiprintf_r+0x44>
 800d654:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d656:	f7fe f9ef 	bl	800ba38 <__retarget_lock_release_recursive>
 800d65a:	e7f3      	b.n	800d644 <_vfiprintf_r+0x44>
 800d65c:	2300      	movs	r3, #0
 800d65e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d660:	2320      	movs	r3, #32
 800d662:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d666:	2330      	movs	r3, #48	@ 0x30
 800d668:	f04f 0901 	mov.w	r9, #1
 800d66c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d670:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d81c <_vfiprintf_r+0x21c>
 800d674:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d678:	4623      	mov	r3, r4
 800d67a:	469a      	mov	sl, r3
 800d67c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d680:	b10a      	cbz	r2, 800d686 <_vfiprintf_r+0x86>
 800d682:	2a25      	cmp	r2, #37	@ 0x25
 800d684:	d1f9      	bne.n	800d67a <_vfiprintf_r+0x7a>
 800d686:	ebba 0b04 	subs.w	fp, sl, r4
 800d68a:	d00b      	beq.n	800d6a4 <_vfiprintf_r+0xa4>
 800d68c:	465b      	mov	r3, fp
 800d68e:	4622      	mov	r2, r4
 800d690:	4629      	mov	r1, r5
 800d692:	4630      	mov	r0, r6
 800d694:	f7ff ffa2 	bl	800d5dc <__sfputs_r>
 800d698:	3001      	adds	r0, #1
 800d69a:	f000 80a7 	beq.w	800d7ec <_vfiprintf_r+0x1ec>
 800d69e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6a0:	445a      	add	r2, fp
 800d6a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6a4:	f89a 3000 	ldrb.w	r3, [sl]
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	f000 809f 	beq.w	800d7ec <_vfiprintf_r+0x1ec>
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	f04f 32ff 	mov.w	r2, #4294967295
 800d6b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6b8:	f10a 0a01 	add.w	sl, sl, #1
 800d6bc:	9304      	str	r3, [sp, #16]
 800d6be:	9307      	str	r3, [sp, #28]
 800d6c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6c6:	4654      	mov	r4, sl
 800d6c8:	2205      	movs	r2, #5
 800d6ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6ce:	4853      	ldr	r0, [pc, #332]	@ (800d81c <_vfiprintf_r+0x21c>)
 800d6d0:	f7fe f9b3 	bl	800ba3a <memchr>
 800d6d4:	9a04      	ldr	r2, [sp, #16]
 800d6d6:	b9d8      	cbnz	r0, 800d710 <_vfiprintf_r+0x110>
 800d6d8:	06d1      	lsls	r1, r2, #27
 800d6da:	bf44      	itt	mi
 800d6dc:	2320      	movmi	r3, #32
 800d6de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6e2:	0713      	lsls	r3, r2, #28
 800d6e4:	bf44      	itt	mi
 800d6e6:	232b      	movmi	r3, #43	@ 0x2b
 800d6e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6ec:	f89a 3000 	ldrb.w	r3, [sl]
 800d6f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6f2:	d015      	beq.n	800d720 <_vfiprintf_r+0x120>
 800d6f4:	4654      	mov	r4, sl
 800d6f6:	2000      	movs	r0, #0
 800d6f8:	f04f 0c0a 	mov.w	ip, #10
 800d6fc:	9a07      	ldr	r2, [sp, #28]
 800d6fe:	4621      	mov	r1, r4
 800d700:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d704:	3b30      	subs	r3, #48	@ 0x30
 800d706:	2b09      	cmp	r3, #9
 800d708:	d94b      	bls.n	800d7a2 <_vfiprintf_r+0x1a2>
 800d70a:	b1b0      	cbz	r0, 800d73a <_vfiprintf_r+0x13a>
 800d70c:	9207      	str	r2, [sp, #28]
 800d70e:	e014      	b.n	800d73a <_vfiprintf_r+0x13a>
 800d710:	eba0 0308 	sub.w	r3, r0, r8
 800d714:	fa09 f303 	lsl.w	r3, r9, r3
 800d718:	4313      	orrs	r3, r2
 800d71a:	46a2      	mov	sl, r4
 800d71c:	9304      	str	r3, [sp, #16]
 800d71e:	e7d2      	b.n	800d6c6 <_vfiprintf_r+0xc6>
 800d720:	9b03      	ldr	r3, [sp, #12]
 800d722:	1d19      	adds	r1, r3, #4
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	9103      	str	r1, [sp, #12]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	bfbb      	ittet	lt
 800d72c:	425b      	neglt	r3, r3
 800d72e:	f042 0202 	orrlt.w	r2, r2, #2
 800d732:	9307      	strge	r3, [sp, #28]
 800d734:	9307      	strlt	r3, [sp, #28]
 800d736:	bfb8      	it	lt
 800d738:	9204      	strlt	r2, [sp, #16]
 800d73a:	7823      	ldrb	r3, [r4, #0]
 800d73c:	2b2e      	cmp	r3, #46	@ 0x2e
 800d73e:	d10a      	bne.n	800d756 <_vfiprintf_r+0x156>
 800d740:	7863      	ldrb	r3, [r4, #1]
 800d742:	2b2a      	cmp	r3, #42	@ 0x2a
 800d744:	d132      	bne.n	800d7ac <_vfiprintf_r+0x1ac>
 800d746:	9b03      	ldr	r3, [sp, #12]
 800d748:	3402      	adds	r4, #2
 800d74a:	1d1a      	adds	r2, r3, #4
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	9203      	str	r2, [sp, #12]
 800d750:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d754:	9305      	str	r3, [sp, #20]
 800d756:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d820 <_vfiprintf_r+0x220>
 800d75a:	2203      	movs	r2, #3
 800d75c:	4650      	mov	r0, sl
 800d75e:	7821      	ldrb	r1, [r4, #0]
 800d760:	f7fe f96b 	bl	800ba3a <memchr>
 800d764:	b138      	cbz	r0, 800d776 <_vfiprintf_r+0x176>
 800d766:	2240      	movs	r2, #64	@ 0x40
 800d768:	9b04      	ldr	r3, [sp, #16]
 800d76a:	eba0 000a 	sub.w	r0, r0, sl
 800d76e:	4082      	lsls	r2, r0
 800d770:	4313      	orrs	r3, r2
 800d772:	3401      	adds	r4, #1
 800d774:	9304      	str	r3, [sp, #16]
 800d776:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d77a:	2206      	movs	r2, #6
 800d77c:	4829      	ldr	r0, [pc, #164]	@ (800d824 <_vfiprintf_r+0x224>)
 800d77e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d782:	f7fe f95a 	bl	800ba3a <memchr>
 800d786:	2800      	cmp	r0, #0
 800d788:	d03f      	beq.n	800d80a <_vfiprintf_r+0x20a>
 800d78a:	4b27      	ldr	r3, [pc, #156]	@ (800d828 <_vfiprintf_r+0x228>)
 800d78c:	bb1b      	cbnz	r3, 800d7d6 <_vfiprintf_r+0x1d6>
 800d78e:	9b03      	ldr	r3, [sp, #12]
 800d790:	3307      	adds	r3, #7
 800d792:	f023 0307 	bic.w	r3, r3, #7
 800d796:	3308      	adds	r3, #8
 800d798:	9303      	str	r3, [sp, #12]
 800d79a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d79c:	443b      	add	r3, r7
 800d79e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7a0:	e76a      	b.n	800d678 <_vfiprintf_r+0x78>
 800d7a2:	460c      	mov	r4, r1
 800d7a4:	2001      	movs	r0, #1
 800d7a6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7aa:	e7a8      	b.n	800d6fe <_vfiprintf_r+0xfe>
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	f04f 0c0a 	mov.w	ip, #10
 800d7b2:	4619      	mov	r1, r3
 800d7b4:	3401      	adds	r4, #1
 800d7b6:	9305      	str	r3, [sp, #20]
 800d7b8:	4620      	mov	r0, r4
 800d7ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7be:	3a30      	subs	r2, #48	@ 0x30
 800d7c0:	2a09      	cmp	r2, #9
 800d7c2:	d903      	bls.n	800d7cc <_vfiprintf_r+0x1cc>
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d0c6      	beq.n	800d756 <_vfiprintf_r+0x156>
 800d7c8:	9105      	str	r1, [sp, #20]
 800d7ca:	e7c4      	b.n	800d756 <_vfiprintf_r+0x156>
 800d7cc:	4604      	mov	r4, r0
 800d7ce:	2301      	movs	r3, #1
 800d7d0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7d4:	e7f0      	b.n	800d7b8 <_vfiprintf_r+0x1b8>
 800d7d6:	ab03      	add	r3, sp, #12
 800d7d8:	9300      	str	r3, [sp, #0]
 800d7da:	462a      	mov	r2, r5
 800d7dc:	4630      	mov	r0, r6
 800d7de:	4b13      	ldr	r3, [pc, #76]	@ (800d82c <_vfiprintf_r+0x22c>)
 800d7e0:	a904      	add	r1, sp, #16
 800d7e2:	f7fd fbb9 	bl	800af58 <_printf_float>
 800d7e6:	4607      	mov	r7, r0
 800d7e8:	1c78      	adds	r0, r7, #1
 800d7ea:	d1d6      	bne.n	800d79a <_vfiprintf_r+0x19a>
 800d7ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7ee:	07d9      	lsls	r1, r3, #31
 800d7f0:	d405      	bmi.n	800d7fe <_vfiprintf_r+0x1fe>
 800d7f2:	89ab      	ldrh	r3, [r5, #12]
 800d7f4:	059a      	lsls	r2, r3, #22
 800d7f6:	d402      	bmi.n	800d7fe <_vfiprintf_r+0x1fe>
 800d7f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7fa:	f7fe f91d 	bl	800ba38 <__retarget_lock_release_recursive>
 800d7fe:	89ab      	ldrh	r3, [r5, #12]
 800d800:	065b      	lsls	r3, r3, #25
 800d802:	f53f af1f 	bmi.w	800d644 <_vfiprintf_r+0x44>
 800d806:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d808:	e71e      	b.n	800d648 <_vfiprintf_r+0x48>
 800d80a:	ab03      	add	r3, sp, #12
 800d80c:	9300      	str	r3, [sp, #0]
 800d80e:	462a      	mov	r2, r5
 800d810:	4630      	mov	r0, r6
 800d812:	4b06      	ldr	r3, [pc, #24]	@ (800d82c <_vfiprintf_r+0x22c>)
 800d814:	a904      	add	r1, sp, #16
 800d816:	f7fd fe3d 	bl	800b494 <_printf_i>
 800d81a:	e7e4      	b.n	800d7e6 <_vfiprintf_r+0x1e6>
 800d81c:	0800dd78 	.word	0x0800dd78
 800d820:	0800dd7e 	.word	0x0800dd7e
 800d824:	0800dd82 	.word	0x0800dd82
 800d828:	0800af59 	.word	0x0800af59
 800d82c:	0800d5dd 	.word	0x0800d5dd

0800d830 <__swbuf_r>:
 800d830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d832:	460e      	mov	r6, r1
 800d834:	4614      	mov	r4, r2
 800d836:	4605      	mov	r5, r0
 800d838:	b118      	cbz	r0, 800d842 <__swbuf_r+0x12>
 800d83a:	6a03      	ldr	r3, [r0, #32]
 800d83c:	b90b      	cbnz	r3, 800d842 <__swbuf_r+0x12>
 800d83e:	f7fd ffd3 	bl	800b7e8 <__sinit>
 800d842:	69a3      	ldr	r3, [r4, #24]
 800d844:	60a3      	str	r3, [r4, #8]
 800d846:	89a3      	ldrh	r3, [r4, #12]
 800d848:	071a      	lsls	r2, r3, #28
 800d84a:	d501      	bpl.n	800d850 <__swbuf_r+0x20>
 800d84c:	6923      	ldr	r3, [r4, #16]
 800d84e:	b943      	cbnz	r3, 800d862 <__swbuf_r+0x32>
 800d850:	4621      	mov	r1, r4
 800d852:	4628      	mov	r0, r5
 800d854:	f000 f82a 	bl	800d8ac <__swsetup_r>
 800d858:	b118      	cbz	r0, 800d862 <__swbuf_r+0x32>
 800d85a:	f04f 37ff 	mov.w	r7, #4294967295
 800d85e:	4638      	mov	r0, r7
 800d860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d862:	6823      	ldr	r3, [r4, #0]
 800d864:	6922      	ldr	r2, [r4, #16]
 800d866:	b2f6      	uxtb	r6, r6
 800d868:	1a98      	subs	r0, r3, r2
 800d86a:	6963      	ldr	r3, [r4, #20]
 800d86c:	4637      	mov	r7, r6
 800d86e:	4283      	cmp	r3, r0
 800d870:	dc05      	bgt.n	800d87e <__swbuf_r+0x4e>
 800d872:	4621      	mov	r1, r4
 800d874:	4628      	mov	r0, r5
 800d876:	f7ff fd9b 	bl	800d3b0 <_fflush_r>
 800d87a:	2800      	cmp	r0, #0
 800d87c:	d1ed      	bne.n	800d85a <__swbuf_r+0x2a>
 800d87e:	68a3      	ldr	r3, [r4, #8]
 800d880:	3b01      	subs	r3, #1
 800d882:	60a3      	str	r3, [r4, #8]
 800d884:	6823      	ldr	r3, [r4, #0]
 800d886:	1c5a      	adds	r2, r3, #1
 800d888:	6022      	str	r2, [r4, #0]
 800d88a:	701e      	strb	r6, [r3, #0]
 800d88c:	6962      	ldr	r2, [r4, #20]
 800d88e:	1c43      	adds	r3, r0, #1
 800d890:	429a      	cmp	r2, r3
 800d892:	d004      	beq.n	800d89e <__swbuf_r+0x6e>
 800d894:	89a3      	ldrh	r3, [r4, #12]
 800d896:	07db      	lsls	r3, r3, #31
 800d898:	d5e1      	bpl.n	800d85e <__swbuf_r+0x2e>
 800d89a:	2e0a      	cmp	r6, #10
 800d89c:	d1df      	bne.n	800d85e <__swbuf_r+0x2e>
 800d89e:	4621      	mov	r1, r4
 800d8a0:	4628      	mov	r0, r5
 800d8a2:	f7ff fd85 	bl	800d3b0 <_fflush_r>
 800d8a6:	2800      	cmp	r0, #0
 800d8a8:	d0d9      	beq.n	800d85e <__swbuf_r+0x2e>
 800d8aa:	e7d6      	b.n	800d85a <__swbuf_r+0x2a>

0800d8ac <__swsetup_r>:
 800d8ac:	b538      	push	{r3, r4, r5, lr}
 800d8ae:	4b29      	ldr	r3, [pc, #164]	@ (800d954 <__swsetup_r+0xa8>)
 800d8b0:	4605      	mov	r5, r0
 800d8b2:	6818      	ldr	r0, [r3, #0]
 800d8b4:	460c      	mov	r4, r1
 800d8b6:	b118      	cbz	r0, 800d8c0 <__swsetup_r+0x14>
 800d8b8:	6a03      	ldr	r3, [r0, #32]
 800d8ba:	b90b      	cbnz	r3, 800d8c0 <__swsetup_r+0x14>
 800d8bc:	f7fd ff94 	bl	800b7e8 <__sinit>
 800d8c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8c4:	0719      	lsls	r1, r3, #28
 800d8c6:	d422      	bmi.n	800d90e <__swsetup_r+0x62>
 800d8c8:	06da      	lsls	r2, r3, #27
 800d8ca:	d407      	bmi.n	800d8dc <__swsetup_r+0x30>
 800d8cc:	2209      	movs	r2, #9
 800d8ce:	602a      	str	r2, [r5, #0]
 800d8d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8d8:	81a3      	strh	r3, [r4, #12]
 800d8da:	e033      	b.n	800d944 <__swsetup_r+0x98>
 800d8dc:	0758      	lsls	r0, r3, #29
 800d8de:	d512      	bpl.n	800d906 <__swsetup_r+0x5a>
 800d8e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d8e2:	b141      	cbz	r1, 800d8f6 <__swsetup_r+0x4a>
 800d8e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d8e8:	4299      	cmp	r1, r3
 800d8ea:	d002      	beq.n	800d8f2 <__swsetup_r+0x46>
 800d8ec:	4628      	mov	r0, r5
 800d8ee:	f7fe ff0f 	bl	800c710 <_free_r>
 800d8f2:	2300      	movs	r3, #0
 800d8f4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d8f6:	89a3      	ldrh	r3, [r4, #12]
 800d8f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d8fc:	81a3      	strh	r3, [r4, #12]
 800d8fe:	2300      	movs	r3, #0
 800d900:	6063      	str	r3, [r4, #4]
 800d902:	6923      	ldr	r3, [r4, #16]
 800d904:	6023      	str	r3, [r4, #0]
 800d906:	89a3      	ldrh	r3, [r4, #12]
 800d908:	f043 0308 	orr.w	r3, r3, #8
 800d90c:	81a3      	strh	r3, [r4, #12]
 800d90e:	6923      	ldr	r3, [r4, #16]
 800d910:	b94b      	cbnz	r3, 800d926 <__swsetup_r+0x7a>
 800d912:	89a3      	ldrh	r3, [r4, #12]
 800d914:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d918:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d91c:	d003      	beq.n	800d926 <__swsetup_r+0x7a>
 800d91e:	4621      	mov	r1, r4
 800d920:	4628      	mov	r0, r5
 800d922:	f000 f882 	bl	800da2a <__smakebuf_r>
 800d926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d92a:	f013 0201 	ands.w	r2, r3, #1
 800d92e:	d00a      	beq.n	800d946 <__swsetup_r+0x9a>
 800d930:	2200      	movs	r2, #0
 800d932:	60a2      	str	r2, [r4, #8]
 800d934:	6962      	ldr	r2, [r4, #20]
 800d936:	4252      	negs	r2, r2
 800d938:	61a2      	str	r2, [r4, #24]
 800d93a:	6922      	ldr	r2, [r4, #16]
 800d93c:	b942      	cbnz	r2, 800d950 <__swsetup_r+0xa4>
 800d93e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d942:	d1c5      	bne.n	800d8d0 <__swsetup_r+0x24>
 800d944:	bd38      	pop	{r3, r4, r5, pc}
 800d946:	0799      	lsls	r1, r3, #30
 800d948:	bf58      	it	pl
 800d94a:	6962      	ldrpl	r2, [r4, #20]
 800d94c:	60a2      	str	r2, [r4, #8]
 800d94e:	e7f4      	b.n	800d93a <__swsetup_r+0x8e>
 800d950:	2000      	movs	r0, #0
 800d952:	e7f7      	b.n	800d944 <__swsetup_r+0x98>
 800d954:	20000058 	.word	0x20000058

0800d958 <_raise_r>:
 800d958:	291f      	cmp	r1, #31
 800d95a:	b538      	push	{r3, r4, r5, lr}
 800d95c:	4605      	mov	r5, r0
 800d95e:	460c      	mov	r4, r1
 800d960:	d904      	bls.n	800d96c <_raise_r+0x14>
 800d962:	2316      	movs	r3, #22
 800d964:	6003      	str	r3, [r0, #0]
 800d966:	f04f 30ff 	mov.w	r0, #4294967295
 800d96a:	bd38      	pop	{r3, r4, r5, pc}
 800d96c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d96e:	b112      	cbz	r2, 800d976 <_raise_r+0x1e>
 800d970:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d974:	b94b      	cbnz	r3, 800d98a <_raise_r+0x32>
 800d976:	4628      	mov	r0, r5
 800d978:	f000 f830 	bl	800d9dc <_getpid_r>
 800d97c:	4622      	mov	r2, r4
 800d97e:	4601      	mov	r1, r0
 800d980:	4628      	mov	r0, r5
 800d982:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d986:	f000 b817 	b.w	800d9b8 <_kill_r>
 800d98a:	2b01      	cmp	r3, #1
 800d98c:	d00a      	beq.n	800d9a4 <_raise_r+0x4c>
 800d98e:	1c59      	adds	r1, r3, #1
 800d990:	d103      	bne.n	800d99a <_raise_r+0x42>
 800d992:	2316      	movs	r3, #22
 800d994:	6003      	str	r3, [r0, #0]
 800d996:	2001      	movs	r0, #1
 800d998:	e7e7      	b.n	800d96a <_raise_r+0x12>
 800d99a:	2100      	movs	r1, #0
 800d99c:	4620      	mov	r0, r4
 800d99e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d9a2:	4798      	blx	r3
 800d9a4:	2000      	movs	r0, #0
 800d9a6:	e7e0      	b.n	800d96a <_raise_r+0x12>

0800d9a8 <raise>:
 800d9a8:	4b02      	ldr	r3, [pc, #8]	@ (800d9b4 <raise+0xc>)
 800d9aa:	4601      	mov	r1, r0
 800d9ac:	6818      	ldr	r0, [r3, #0]
 800d9ae:	f7ff bfd3 	b.w	800d958 <_raise_r>
 800d9b2:	bf00      	nop
 800d9b4:	20000058 	.word	0x20000058

0800d9b8 <_kill_r>:
 800d9b8:	b538      	push	{r3, r4, r5, lr}
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	4d06      	ldr	r5, [pc, #24]	@ (800d9d8 <_kill_r+0x20>)
 800d9be:	4604      	mov	r4, r0
 800d9c0:	4608      	mov	r0, r1
 800d9c2:	4611      	mov	r1, r2
 800d9c4:	602b      	str	r3, [r5, #0]
 800d9c6:	f000 f8af 	bl	800db28 <_kill>
 800d9ca:	1c43      	adds	r3, r0, #1
 800d9cc:	d102      	bne.n	800d9d4 <_kill_r+0x1c>
 800d9ce:	682b      	ldr	r3, [r5, #0]
 800d9d0:	b103      	cbz	r3, 800d9d4 <_kill_r+0x1c>
 800d9d2:	6023      	str	r3, [r4, #0]
 800d9d4:	bd38      	pop	{r3, r4, r5, pc}
 800d9d6:	bf00      	nop
 800d9d8:	20005538 	.word	0x20005538

0800d9dc <_getpid_r>:
 800d9dc:	f000 b894 	b.w	800db08 <_getpid>

0800d9e0 <__swhatbuf_r>:
 800d9e0:	b570      	push	{r4, r5, r6, lr}
 800d9e2:	460c      	mov	r4, r1
 800d9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9e8:	4615      	mov	r5, r2
 800d9ea:	2900      	cmp	r1, #0
 800d9ec:	461e      	mov	r6, r3
 800d9ee:	b096      	sub	sp, #88	@ 0x58
 800d9f0:	da0c      	bge.n	800da0c <__swhatbuf_r+0x2c>
 800d9f2:	89a3      	ldrh	r3, [r4, #12]
 800d9f4:	2100      	movs	r1, #0
 800d9f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d9fa:	bf14      	ite	ne
 800d9fc:	2340      	movne	r3, #64	@ 0x40
 800d9fe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800da02:	2000      	movs	r0, #0
 800da04:	6031      	str	r1, [r6, #0]
 800da06:	602b      	str	r3, [r5, #0]
 800da08:	b016      	add	sp, #88	@ 0x58
 800da0a:	bd70      	pop	{r4, r5, r6, pc}
 800da0c:	466a      	mov	r2, sp
 800da0e:	f000 f849 	bl	800daa4 <_fstat_r>
 800da12:	2800      	cmp	r0, #0
 800da14:	dbed      	blt.n	800d9f2 <__swhatbuf_r+0x12>
 800da16:	9901      	ldr	r1, [sp, #4]
 800da18:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da1c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da20:	4259      	negs	r1, r3
 800da22:	4159      	adcs	r1, r3
 800da24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da28:	e7eb      	b.n	800da02 <__swhatbuf_r+0x22>

0800da2a <__smakebuf_r>:
 800da2a:	898b      	ldrh	r3, [r1, #12]
 800da2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da2e:	079d      	lsls	r5, r3, #30
 800da30:	4606      	mov	r6, r0
 800da32:	460c      	mov	r4, r1
 800da34:	d507      	bpl.n	800da46 <__smakebuf_r+0x1c>
 800da36:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da3a:	6023      	str	r3, [r4, #0]
 800da3c:	6123      	str	r3, [r4, #16]
 800da3e:	2301      	movs	r3, #1
 800da40:	6163      	str	r3, [r4, #20]
 800da42:	b003      	add	sp, #12
 800da44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da46:	466a      	mov	r2, sp
 800da48:	ab01      	add	r3, sp, #4
 800da4a:	f7ff ffc9 	bl	800d9e0 <__swhatbuf_r>
 800da4e:	9f00      	ldr	r7, [sp, #0]
 800da50:	4605      	mov	r5, r0
 800da52:	4639      	mov	r1, r7
 800da54:	4630      	mov	r0, r6
 800da56:	f7fe fecd 	bl	800c7f4 <_malloc_r>
 800da5a:	b948      	cbnz	r0, 800da70 <__smakebuf_r+0x46>
 800da5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da60:	059a      	lsls	r2, r3, #22
 800da62:	d4ee      	bmi.n	800da42 <__smakebuf_r+0x18>
 800da64:	f023 0303 	bic.w	r3, r3, #3
 800da68:	f043 0302 	orr.w	r3, r3, #2
 800da6c:	81a3      	strh	r3, [r4, #12]
 800da6e:	e7e2      	b.n	800da36 <__smakebuf_r+0xc>
 800da70:	89a3      	ldrh	r3, [r4, #12]
 800da72:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da7a:	81a3      	strh	r3, [r4, #12]
 800da7c:	9b01      	ldr	r3, [sp, #4]
 800da7e:	6020      	str	r0, [r4, #0]
 800da80:	b15b      	cbz	r3, 800da9a <__smakebuf_r+0x70>
 800da82:	4630      	mov	r0, r6
 800da84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da88:	f000 f81e 	bl	800dac8 <_isatty_r>
 800da8c:	b128      	cbz	r0, 800da9a <__smakebuf_r+0x70>
 800da8e:	89a3      	ldrh	r3, [r4, #12]
 800da90:	f023 0303 	bic.w	r3, r3, #3
 800da94:	f043 0301 	orr.w	r3, r3, #1
 800da98:	81a3      	strh	r3, [r4, #12]
 800da9a:	89a3      	ldrh	r3, [r4, #12]
 800da9c:	431d      	orrs	r5, r3
 800da9e:	81a5      	strh	r5, [r4, #12]
 800daa0:	e7cf      	b.n	800da42 <__smakebuf_r+0x18>
	...

0800daa4 <_fstat_r>:
 800daa4:	b538      	push	{r3, r4, r5, lr}
 800daa6:	2300      	movs	r3, #0
 800daa8:	4d06      	ldr	r5, [pc, #24]	@ (800dac4 <_fstat_r+0x20>)
 800daaa:	4604      	mov	r4, r0
 800daac:	4608      	mov	r0, r1
 800daae:	4611      	mov	r1, r2
 800dab0:	602b      	str	r3, [r5, #0]
 800dab2:	f000 f821 	bl	800daf8 <_fstat>
 800dab6:	1c43      	adds	r3, r0, #1
 800dab8:	d102      	bne.n	800dac0 <_fstat_r+0x1c>
 800daba:	682b      	ldr	r3, [r5, #0]
 800dabc:	b103      	cbz	r3, 800dac0 <_fstat_r+0x1c>
 800dabe:	6023      	str	r3, [r4, #0]
 800dac0:	bd38      	pop	{r3, r4, r5, pc}
 800dac2:	bf00      	nop
 800dac4:	20005538 	.word	0x20005538

0800dac8 <_isatty_r>:
 800dac8:	b538      	push	{r3, r4, r5, lr}
 800daca:	2300      	movs	r3, #0
 800dacc:	4d05      	ldr	r5, [pc, #20]	@ (800dae4 <_isatty_r+0x1c>)
 800dace:	4604      	mov	r4, r0
 800dad0:	4608      	mov	r0, r1
 800dad2:	602b      	str	r3, [r5, #0]
 800dad4:	f000 f820 	bl	800db18 <_isatty>
 800dad8:	1c43      	adds	r3, r0, #1
 800dada:	d102      	bne.n	800dae2 <_isatty_r+0x1a>
 800dadc:	682b      	ldr	r3, [r5, #0]
 800dade:	b103      	cbz	r3, 800dae2 <_isatty_r+0x1a>
 800dae0:	6023      	str	r3, [r4, #0]
 800dae2:	bd38      	pop	{r3, r4, r5, pc}
 800dae4:	20005538 	.word	0x20005538

0800dae8 <_close>:
 800dae8:	2258      	movs	r2, #88	@ 0x58
 800daea:	4b02      	ldr	r3, [pc, #8]	@ (800daf4 <_close+0xc>)
 800daec:	f04f 30ff 	mov.w	r0, #4294967295
 800daf0:	601a      	str	r2, [r3, #0]
 800daf2:	4770      	bx	lr
 800daf4:	20005538 	.word	0x20005538

0800daf8 <_fstat>:
 800daf8:	2258      	movs	r2, #88	@ 0x58
 800dafa:	4b02      	ldr	r3, [pc, #8]	@ (800db04 <_fstat+0xc>)
 800dafc:	f04f 30ff 	mov.w	r0, #4294967295
 800db00:	601a      	str	r2, [r3, #0]
 800db02:	4770      	bx	lr
 800db04:	20005538 	.word	0x20005538

0800db08 <_getpid>:
 800db08:	2258      	movs	r2, #88	@ 0x58
 800db0a:	4b02      	ldr	r3, [pc, #8]	@ (800db14 <_getpid+0xc>)
 800db0c:	f04f 30ff 	mov.w	r0, #4294967295
 800db10:	601a      	str	r2, [r3, #0]
 800db12:	4770      	bx	lr
 800db14:	20005538 	.word	0x20005538

0800db18 <_isatty>:
 800db18:	2258      	movs	r2, #88	@ 0x58
 800db1a:	4b02      	ldr	r3, [pc, #8]	@ (800db24 <_isatty+0xc>)
 800db1c:	2000      	movs	r0, #0
 800db1e:	601a      	str	r2, [r3, #0]
 800db20:	4770      	bx	lr
 800db22:	bf00      	nop
 800db24:	20005538 	.word	0x20005538

0800db28 <_kill>:
 800db28:	2258      	movs	r2, #88	@ 0x58
 800db2a:	4b02      	ldr	r3, [pc, #8]	@ (800db34 <_kill+0xc>)
 800db2c:	f04f 30ff 	mov.w	r0, #4294967295
 800db30:	601a      	str	r2, [r3, #0]
 800db32:	4770      	bx	lr
 800db34:	20005538 	.word	0x20005538

0800db38 <_lseek>:
 800db38:	2258      	movs	r2, #88	@ 0x58
 800db3a:	4b02      	ldr	r3, [pc, #8]	@ (800db44 <_lseek+0xc>)
 800db3c:	f04f 30ff 	mov.w	r0, #4294967295
 800db40:	601a      	str	r2, [r3, #0]
 800db42:	4770      	bx	lr
 800db44:	20005538 	.word	0x20005538

0800db48 <_read>:
 800db48:	2258      	movs	r2, #88	@ 0x58
 800db4a:	4b02      	ldr	r3, [pc, #8]	@ (800db54 <_read+0xc>)
 800db4c:	f04f 30ff 	mov.w	r0, #4294967295
 800db50:	601a      	str	r2, [r3, #0]
 800db52:	4770      	bx	lr
 800db54:	20005538 	.word	0x20005538

0800db58 <_sbrk>:
 800db58:	4a04      	ldr	r2, [pc, #16]	@ (800db6c <_sbrk+0x14>)
 800db5a:	4603      	mov	r3, r0
 800db5c:	6811      	ldr	r1, [r2, #0]
 800db5e:	b909      	cbnz	r1, 800db64 <_sbrk+0xc>
 800db60:	4903      	ldr	r1, [pc, #12]	@ (800db70 <_sbrk+0x18>)
 800db62:	6011      	str	r1, [r2, #0]
 800db64:	6810      	ldr	r0, [r2, #0]
 800db66:	4403      	add	r3, r0
 800db68:	6013      	str	r3, [r2, #0]
 800db6a:	4770      	bx	lr
 800db6c:	20005548 	.word	0x20005548
 800db70:	20005550 	.word	0x20005550

0800db74 <_write>:
 800db74:	2258      	movs	r2, #88	@ 0x58
 800db76:	4b02      	ldr	r3, [pc, #8]	@ (800db80 <_write+0xc>)
 800db78:	f04f 30ff 	mov.w	r0, #4294967295
 800db7c:	601a      	str	r2, [r3, #0]
 800db7e:	4770      	bx	lr
 800db80:	20005538 	.word	0x20005538

0800db84 <_exit>:
 800db84:	e7fe      	b.n	800db84 <_exit>
	...

0800db88 <_init>:
 800db88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db8a:	bf00      	nop
 800db8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db8e:	bc08      	pop	{r3}
 800db90:	469e      	mov	lr, r3
 800db92:	4770      	bx	lr

0800db94 <_fini>:
 800db94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db96:	bf00      	nop
 800db98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db9a:	bc08      	pop	{r3}
 800db9c:	469e      	mov	lr, r3
 800db9e:	4770      	bx	lr
