Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:12:34 MDT 2014
| Date         : Fri Nov 14 13:04:06 2014
| Host         : a8 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -file rocketchip_wrapper_timing_summary_routed.rpt -pb rocketchip_wrapper_timing_summary_routed.pb
| Design       : rocketchip_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.10 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.764        0.000                      0                51203        0.033        0.000                      0                51203        2.100        0.000                       0                 23230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                             ------------         ----------      --------------
clk_200                                                                                                           {0.000 2.500}        5.000           200.000         
  gclk_fbout                                                                                                      {0.000 2.500}        5.000           200.000         
  host_clk_i                                                                                                      {0.000 10.000}       20.000          50.000          
clk_fpga_0                                                                                                        {0.000 4.000}        8.000           125.000         
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                        {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                         {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                         {0.000 8.000}        16.000          62.500          
gtrefclk                                                                                                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200                                                                                                                 1.822        0.000                      0                  578        0.127        0.000                      0                  578        2.100        0.000                       0                   298  
  gclk_fbout                                                                                                                                                                                                                                                        3.929        0.000                       0                     2  
  host_clk_i                                                                                                            0.764        0.000                      0                49218        0.033        0.000                      0                49218        9.232        0.000                       0                 22159  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                                                                                                                                                   13.576        0.000                       0                     1  
core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                   13.576        0.000                       0                     6  
  clkfbout                                                                                                                                                                                                                                                         14.929        0.000                       0                     2  
  clkout0                                                                                                               1.617        0.000                      0                 1075        0.097        0.000                      0                 1075        2.286        0.000                       0                   630  
  clkout1                                                                                                              13.703        0.000                      0                  164        0.142        0.000                      0                  164        7.600        0.000                       0                   134  
gtrefclk                                                                                                                                                                                                                                                            6.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             5.376        0.000                      0                   28        0.134        0.000                      0                   28  
clkout0       clkout1             6.132        0.000                      0                   24        0.136        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_200            clk_200                  3.393        0.000                      0                   18        0.543        0.000                      0                   18  
**async_default**  host_clk_i         host_clk_i              17.670        0.000                      0                   98        0.282        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        1.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.388ns (13.401%)  route 2.507ns (86.599%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.928ns = ( 8.928 - 5.000 ) 
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.311     4.327    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X148Y117                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y117       FDRE (Prop_fdre_C_Q)         0.259     4.586 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[3]/Q
                         net (fo=12, routed)          1.139     5.724    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state_reg[3]
    SLICE_X148Y100       LUT6 (Prop_lut6_I3_O)        0.043     5.767 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state[11]_i_12/O
                         net (fo=1, routed)           0.681     6.448    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[11]_i_12
    SLICE_X148Y116       LUT6 (Prop_lut6_I1_O)        0.043     6.491 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state[11]_i_7/O
                         net (fo=1, routed)           0.261     6.752    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[11]_i_7
    SLICE_X149Y116       LUT6 (Prop_lut6_I4_O)        0.043     6.795 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state[11]_i_1/O
                         net (fo=11, routed)          0.427     7.222    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[11]_i_1
    SLICE_X150Y117       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=2, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.179     8.928    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X150Y117                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism              0.353     9.281    
                         clock uncertainty           -0.035     9.246    
    SLICE_X150Y117       FDRE (Setup_fdre_C_CE)      -0.201     9.045    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  1.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.769%)  route 0.097ns (43.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.599     2.079    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X149Y117                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y117       FDRE (Prop_fdre_C_Q)         0.100     2.179 f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[4]/Q
                         net (fo=13, routed)          0.097     2.276    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state_reg[4]
    SLICE_X148Y117       LUT6 (Prop_lut6_I2_O)        0.028     2.304 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=5, routed)           0.000     2.304    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_FSM_onehot_rx_state[3]_i_1
    SLICE_X148Y117       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.799     2.440    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X148Y117                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism             -0.350     2.090    
    SLICE_X148Y117       FDRE (Hold_fdre_C_D)         0.087     2.177    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538     5.000   3.462   GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5      MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X161Y115       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[15]/C
High Pulse Width  Fast    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X148Y124       core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  gclk_fbout
  To Clock:  gclk_fbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk_fbout
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 top/Tile/core/FPU/dfma/in_in1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/Tile/core/FPU/dfma/R7_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        18.758ns  (logic 7.944ns (42.351%)  route 10.814ns (57.649%))
  Logic Levels:           35  (CARRY4=12 DSP48E1=3 LUT3=3 LUT4=4 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081     1.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948     3.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.005 r  bufg_host_clk/O
                         net (fo=22163, routed)       1.621     5.626    top/Tile/core/FPU/dfma/host_clk
    SLICE_X158Y270                                                    r  top/Tile/core/FPU/dfma/in_in1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y270       FDRE (Prop_fdre_C_Q)         0.259     5.885 r  top/Tile/core/FPU/dfma/in_in1_reg[14]/Q
                         net (fo=3, routed)           0.448     6.332    Tile/core/FPU/dfma/in_in1[14]
    DSP48_X6Y106         DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      2.879     9.211 r  T235__5/PCOUT[47]
                         net (fo=1, routed)           0.000     9.211    n_106_T235__5
    DSP48_X6Y107         DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.219    10.430 r  T235__6/PCOUT[47]
                         net (fo=1, routed)           0.000    10.430    n_106_T235__6
    DSP48_X6Y108         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[42])
                                                      1.077    11.507 r  T235__7/P[42]
                         net (fo=2, routed)           0.867    12.375    Tile/core/FPU/dfma/fma/p_3_in[59]
    SLICE_X158Y279       LUT3 (Prop_lut3_I2_O)        0.049    12.424 r  R7[51]_i_657/O
                         net (fo=2, routed)           0.378    12.802    n_0_R7[51]_i_657
    SLICE_X158Y279       LUT4 (Prop_lut4_I3_O)        0.132    12.934 r  R7[51]_i_661/O
                         net (fo=1, routed)           0.000    12.934    n_0_R7[51]_i_661
    SLICE_X158Y279       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    13.114 r  R7_reg[51]_i_416/CO[3]
                         net (fo=1, routed)           0.000    13.114    n_0_R7_reg[51]_i_416
    SLICE_X158Y280       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.168 r  R7_reg[51]_i_509/CO[3]
                         net (fo=1, routed)           0.000    13.168    n_0_R7_reg[51]_i_509
    SLICE_X158Y281       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.222 r  R7_reg[51]_i_462/CO[3]
                         net (fo=1, routed)           0.000    13.222    n_0_R7_reg[51]_i_462
    SLICE_X158Y282       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.276 r  R7_reg[51]_i_332/CO[3]
                         net (fo=1, routed)           0.000    13.276    n_0_R7_reg[51]_i_332
    SLICE_X158Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.330 r  R7_reg[51]_i_331/CO[3]
                         net (fo=1, routed)           0.000    13.330    n_0_R7_reg[51]_i_331
    SLICE_X158Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.384 r  R7_reg[51]_i_452/CO[3]
                         net (fo=1, routed)           0.000    13.384    n_0_R7_reg[51]_i_452
    SLICE_X158Y285       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    13.535 r  R7_reg[51]_i_457/O[3]
                         net (fo=2, routed)           0.353    13.888    top/Tile/core/FPU/dfma/T760[84]
    SLICE_X159Y286       LUT6 (Prop_lut6_I3_O)        0.120    14.008 r  top/Tile/core/FPU/dfma/R7[51]_i_484/O
                         net (fo=1, routed)           0.000    14.008    top/Tile/core/FPU/dfma/n_0_R7[51]_i_484
    SLICE_X159Y286       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.275 r  top/Tile/core/FPU/dfma/R7_reg[51]_i_258/CO[3]
                         net (fo=1, routed)           0.000    14.275    top/Tile/core/FPU/dfma/n_0_R7_reg[51]_i_258
    SLICE_X159Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.328 r  top/Tile/core/FPU/dfma/R7_reg[51]_i_243/CO[3]
                         net (fo=1, routed)           0.000    14.328    top/Tile/core/FPU/dfma/n_0_R7_reg[51]_i_243
    SLICE_X159Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.381 r  top/Tile/core/FPU/dfma/R7_reg[51]_i_237/CO[3]
                         net (fo=1, routed)           0.000    14.381    top/Tile/core/FPU/dfma/n_0_R7_reg[51]_i_237
    SLICE_X159Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    14.434 r  top/Tile/core/FPU/dfma/R7_reg[51]_i_90/CO[3]
                         net (fo=1, routed)           0.000    14.434    top/Tile/core/FPU/dfma/n_0_R7_reg[51]_i_90
    SLICE_X159Y290       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.600 r  top/Tile/core/FPU/dfma/R7_reg[64]_i_37/O[1]
                         net (fo=12, routed)          0.553    15.153    top/Tile/core/FPU/dfma/fma/T761[100]
    SLICE_X161Y287       LUT5 (Prop_lut5_I4_O)        0.123    15.276 f  top/Tile/core/FPU/dfma/R7[51]_i_297/O
                         net (fo=3, routed)           0.238    15.514    top/Tile/core/FPU/dfma/n_0_R7[51]_i_297
    SLICE_X161Y287       LUT6 (Prop_lut6_I0_O)        0.043    15.557 f  top/Tile/core/FPU/dfma/R7[51]_i_109/O
                         net (fo=3, routed)           0.509    16.066    top/Tile/core/FPU/dfma/n_0_R7[51]_i_109
    SLICE_X160Y281       LUT5 (Prop_lut5_I0_O)        0.043    16.109 f  top/Tile/core/FPU/dfma/R7[56]_i_29/O
                         net (fo=9, routed)           0.685    16.793    top/Tile/core/FPU/dfma/n_0_R7[56]_i_29
    SLICE_X157Y277       LUT6 (Prop_lut6_I5_O)        0.043    16.836 f  top/Tile/core/FPU/dfma/R7[56]_i_61/O
                         net (fo=129, routed)         0.940    17.777    top/Tile/core/FPU/dfma/n_0_R7[56]_i_61
    SLICE_X161Y267       LUT3 (Prop_lut3_I0_O)        0.052    17.829 r  top/Tile/core/FPU/dfma/R7[29]_i_9/O
                         net (fo=1, routed)           0.524    18.353    top/Tile/core/FPU/dfma/n_0_R7[29]_i_9
    SLICE_X158Y265       LUT6 (Prop_lut6_I3_O)        0.136    18.489 r  top/Tile/core/FPU/dfma/R7[29]_i_7/O
                         net (fo=6, routed)           0.566    19.055    top/Tile/core/FPU/dfma/n_0_R7[29]_i_7
    SLICE_X154Y264       LUT6 (Prop_lut6_I5_O)        0.043    19.098 f  top/Tile/core/FPU/dfma/R7[21]_i_7/O
                         net (fo=4, routed)           0.592    19.690    top/Tile/core/FPU/dfma/n_0_R7[21]_i_7
    SLICE_X151Y263       LUT6 (Prop_lut6_I4_O)        0.043    19.733 r  top/Tile/core/FPU/dfma/R7[15]_i_6/O
                         net (fo=3, routed)           0.378    20.110    top/Tile/core/FPU/dfma/n_0_R7[15]_i_6
    SLICE_X148Y264       LUT3 (Prop_lut3_I2_O)        0.051    20.161 r  top/Tile/core/FPU/dfma/R7[15]_i_3/O
                         net (fo=6, routed)           0.566    20.728    top/Tile/core/FPU/dfma/n_0_R7[15]_i_3
    SLICE_X145Y261       LUT4 (Prop_lut4_I0_O)        0.138    20.866 r  top/Tile/core/FPU/dfma/R7[0]_i_115/O
                         net (fo=1, routed)           0.353    21.219    top/Tile/core/FPU/dfma/n_0_R7[0]_i_115
    SLICE_X144Y261       LUT6 (Prop_lut6_I2_O)        0.043    21.262 r  top/Tile/core/FPU/dfma/R7[0]_i_36/O
                         net (fo=1, routed)           0.583    21.845    top/Tile/core/FPU/dfma/n_0_R7[0]_i_36
    SLICE_X143Y263       LUT6 (Prop_lut6_I0_O)        0.043    21.888 r  top/Tile/core/FPU/dfma/R7[0]_i_11/O
                         net (fo=5, routed)           0.539    22.427    top/Tile/core/FPU/dfma/n_0_R7[0]_i_11
    SLICE_X141Y266       LUT6 (Prop_lut6_I0_O)        0.043    22.470 r  top/Tile/core/FPU/dfma/R7[56]_i_25/O
                         net (fo=2, routed)           0.464    22.934    top/Tile/core/FPU/dfma/n_0_R7[56]_i_25
    SLICE_X143Y273       LUT6 (Prop_lut6_I1_O)        0.043    22.977 r  top/Tile/core/FPU/dfma/R7[52]_i_2/O
                         net (fo=4, routed)           0.306    23.284    top/Tile/core/FPU/dfma/n_0_R7[52]_i_2
    SLICE_X143Y276       LUT5 (Prop_lut5_I3_O)        0.043    23.327 r  top/Tile/core/FPU/dfma/R2[2]_i_3__0/O
                         net (fo=4, routed)           0.332    23.659    top/Tile/core/FPU/dfma/n_0_R2[2]_i_3__0
    SLICE_X141Y276       LUT4 (Prop_lut4_I3_O)        0.043    23.702 r  top/Tile/core/FPU/dfma/R2[2]_i_1/O
                         net (fo=5, routed)           0.119    23.821    top/Tile/core/FPU/dfma/fma_io_exceptionFlags[2]
    SLICE_X141Y276       LUT4 (Prop_lut4_I0_O)        0.043    23.864 r  top/Tile/core/FPU/dfma/R7[61]_i_1/O
                         net (fo=53, routed)          0.520    24.384    top/Tile/core/FPU/dfma/n_0_R7[61]_i_1
    SLICE_X143Y271       FDSE                                         r  top/Tile/core/FPU/dfma/R7_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=22163, routed)       1.368    25.008    top/Tile/core/FPU/dfma/host_clk
    SLICE_X143Y271                                                    r  top/Tile/core/FPU/dfma/R7_reg[12]/C
                         clock pessimism              0.518    25.526    
                         clock uncertainty           -0.074    25.452    
    SLICE_X143Y271       FDSE (Setup_fdse_C_S)       -0.304    25.148    top/Tile/core/FPU/dfma/R7_reg[12]
  -------------------------------------------------------------------
                         required time                         25.148    
                         arrival time                         -24.384    
  -------------------------------------------------------------------
                         slack                                  0.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top/Tile/core/dpath/pcr/R28_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            top/Tile/core/dpath/pcr/R28_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.253ns (62.884%)  route 0.149ns (37.116%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=22163, routed)       0.698     2.588    top/Tile/core/dpath/pcr/host_clk
    SLICE_X68Y299                                                     r  top/Tile/core/dpath/pcr/R28_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y299        FDRE (Prop_fdre_C_Q)         0.100     2.688 r  top/Tile/core/dpath/pcr/R28_reg[15]/Q
                         net (fo=3, routed)           0.149     2.837    top/Tile/core/dpath/pcr/n_0_R28_reg[15]
    SLICE_X68Y299        LUT6 (Prop_lut6_I5_O)        0.028     2.865 r  top/Tile/core/dpath/pcr/R28[15]_i_2/O
                         net (fo=1, routed)           0.000     2.865    top/Tile/core/dpath/pcr/n_0_R28[15]_i_2
    SLICE_X68Y299        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.949 r  top/Tile/core/dpath/pcr/R28_reg[13]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.949    top/Tile/core/dpath/pcr/n_0_R28_reg[16]_i_3
    SLICE_X68Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.990 r  top/Tile/core/dpath/pcr/R28_reg[17]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.990    top/Tile/core/dpath/pcr/n_0_R28_reg[16]_i_1
    SLICE_X68Y300        FDRE                                         r  top/Tile/core/dpath/pcr/R28_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=22163, routed)       1.044     3.144    top/Tile/core/dpath/pcr/host_clk
    SLICE_X68Y300                                                     r  top/Tile/core/dpath/pcr/R28_reg[16]/C
                         clock pessimism             -0.258     2.886    
    SLICE_X68Y300        FDRE (Hold_fdre_C_D)         0.071     2.957    top/Tile/core/dpath/pcr/R28_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_clk_i
Waveform:           { 0 10 }
Period:             20.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     20.000  18.161   RAMB36_X3Y52     top/Tile/dcache/data/T33/ram_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y5  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     10.000  9.232    SLICE_X30Y248    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     10.000  9.232    SLICE_X42Y313    top/uncore/Queue_5/ram_reg_0_1_402_407/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/RXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     16.000  13.576  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period  n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     16.000  14.929  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   16.000  84.000  MMCME2_ADV_X0Y2  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
                            (rising edge-triggered cell PS7 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.682ns (28.761%)  route 4.166ns (71.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 13.040 - 8.000 ) 
    Source Clock Delay      (SCD):    5.892ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         1.800     5.892    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    PS7_X0Y0                                                          r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXCLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_EMIOENET1GMIITXCLK_EMIOENET1GMIITXD[0])
                                                      1.682     7.574 r  system_i/processing_system7_0/inst/PS7_i/EMIOENET1GMIITXD[0]
                         net (fo=1, routed)           4.166    11.740    system_i/processing_system7_0/inst/ENET1_GMII_TXD_i[0]
    SLICE_X152Y249       FDRE                                         r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         1.301    13.040    system_i/processing_system7_0/inst/ENET1_GMII_TX_CLK
    SLICE_X152Y249                                                    r  system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]/C
                         clock pessimism              0.396    13.436    
                         clock uncertainty           -0.077    13.359    
    SLICE_X152Y249       FDRE (Setup_fdre_C_D)       -0.002    13.357    system_i/processing_system7_0/inst/ENET1_GMII_TXD_reg[0]
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_0_PRE_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.100ns (28.208%)  route 0.255ns (71.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         0.586     2.238    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X144Y160                                                    r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_0_PRE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y160       FDRE (Prop_fdre_C_Q)         0.100     2.338 r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_0_PRE_reg/Q
                         net (fo=1, routed)           0.255     2.593    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_0_PRE
    SLICE_X144Y146       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         0.804     2.787    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X144Y146                                                    r  core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
                         clock pessimism             -0.331     2.456    
    SLICE_X144Y146       FDRE (Hold_fdre_C_D)         0.040     2.496    core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X142Y181       core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X142Y181       core_wrapper/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.703ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.944ns (50.320%)  route 0.932ns (49.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 20.911 - 16.000 ) 
    Source Clock Delay      (SCD):    5.578ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.486     5.578    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXBUFSTATUS[1])
                                                      0.944     6.522 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXBUFSTATUS[1]
                         net (fo=1, routed)           0.932     7.454    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/n_6_gtwizard_inst
    SLICE_X162Y153       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.172    20.911    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X162Y153                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                         clock pessimism              0.353    21.264    
                         clock uncertainty           -0.085    21.179    
    SLICE_X162Y153       FDRE (Setup_fdre_C_D)       -0.022    21.157    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.157    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                 13.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[7]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.100ns (24.884%)  route 0.302ns (75.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.602     2.254    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X162Y137                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.100     2.354 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/Q
                         net (fo=1, routed)           0.302     2.656    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[7]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.971     2.954    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.519     2.435    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.078     2.513    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030     16.000  12.970   GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360   16.000  197.360  MMCME2_ADV_X0Y2      core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400     8.000   7.600    SLICE_X156Y133       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350     8.000   7.650    SLICE_X147Y118       core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gtrefclk
  To Clock:  gtrefclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtrefclk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sfp_125_clk_p }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     8.000   6.462  GTXE2_CHANNEL_X0Y10  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.009ns (51.707%)  route 0.942ns (48.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 12.909 - 8.000 ) 
    Source Clock Delay      (SCD):    5.580ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     0.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     0.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441     2.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     3.999    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.488     5.580    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTXE2_CHANNEL_X0Y10                                               r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.009     6.589 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.942     7.532    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X162Y159       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848     8.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    10.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    11.656    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         1.170    12.909    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X162Y159                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.226    13.135    
                         clock uncertainty           -0.205    12.930    
    SLICE_X162Y159       FDRE (Setup_fdre_C_D)       -0.022    12.908    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  5.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.100ns (15.285%)  route 0.554ns (84.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.604     2.256    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X162Y141                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y141       FDRE (Prop_fdre_C_Q)         0.100     2.356 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.554     2.910    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X160Y141       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         0.806     2.789    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X160Y141                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism             -0.258     2.531    
                         clock uncertainty            0.205     2.736    
    SLICE_X160Y141       FDRE (Hold_fdre_C_D)         0.040     2.776    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.370ns  (logic 0.223ns (16.281%)  route 1.147ns (83.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 20.920 - 16.000 ) 
    Source Clock Delay      (SCD):    5.409ns = ( 13.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.904     8.904    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     8.997 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.441    10.438    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.515 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    11.999    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    12.092 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         1.317    13.409    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y135                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDRE (Prop_fdre_C_Q)         0.223    13.632 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.147    14.779    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X163Y133       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.848    16.848    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    16.931 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.285    18.216    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.289 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367    19.656    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    19.739 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.181    20.920    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y133                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.226    21.146    
                         clock uncertainty           -0.205    20.941    
    SLICE_X163Y133       FDRE (Setup_fdre_C_D)       -0.031    20.910    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         20.910    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  6.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.350%)  route 0.551ns (84.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.380 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.616     0.996    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.046 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.626    core_wrapper/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.652 r  core_wrapper/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=630, routed)         0.601     2.253    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X163Y136                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.100     2.353 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.551     2.904    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X163Y132       FDRE                                         r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    core_wrapper/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.424 r  core_wrapper/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.827     1.251    core_wrapper/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.304 r  core_wrapper/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     1.953    core_wrapper/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.983 r  core_wrapper/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.799     2.782    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X163Y132                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.205     2.729    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.040     2.769    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200
  To Clock:  clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200 rise@5.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.259ns (19.450%)  route 1.073ns (80.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 8.937 - 5.000 ) 
    Source Clock Delay      (SCD):    4.318ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           2.117     2.923    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.016 r  clk200_bufg/O
                         net (fo=294, routed)         1.302     4.318    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y124                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y124       FDPE (Prop_fdpe_C_Q)         0.259     4.577 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          1.073     5.650    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X159Y108       FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    5.000     5.000 r  
    H9                                                0.000     5.000 r  clk_200_p
                         net (fo=0)                   0.000     5.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     5.710 r  diff_clk_200/O
                         net (fo=2, routed)           1.956     7.666    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.749 r  clk200_bufg/O
                         net (fo=294, routed)         1.188     8.937    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X159Y108                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.353     9.290    
                         clock uncertainty           -0.035     9.255    
    SLICE_X159Y108       FDCE (Recov_fdce_C_CLR)     -0.212     9.043    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  3.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200 rise@0.000ns - clk_200 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.118ns (22.939%)  route 0.396ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           1.112     1.454    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.480 r  clk200_bufg/O
                         net (fo=294, routed)         0.592     2.072    core_wrapper/inst/core_resets_i/independent_clock_bufg
    SLICE_X148Y124                                                    r  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y124       FDPE (Prop_fdpe_C_Q)         0.118     2.190 f  core_wrapper/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=55, routed)          0.396     2.586    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X162Y118       FDCE                                         f  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200 rise edge)    0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           1.191     1.611    clk_200
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.641 r  clk200_bufg/O
                         net (fo=294, routed)         0.800     2.441    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X162Y118                                                    r  core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.329     2.112    
    SLICE_X162Y118       FDCE (Remov_fdce_C_CLR)     -0.069     2.043    core_wrapper/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.543    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       17.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.670ns  (required time - arrival time)
  Source:                 system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (host_clk_i rise@20.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.273ns (13.674%)  route 1.723ns (86.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 25.038 - 20.000 ) 
    Source Clock Delay      (SCD):    5.572ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  diff_clk_200/O
                         net (fo=2, routed)           1.081     1.887    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.964 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.948     3.912    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.005 r  bufg_host_clk/O
                         net (fo=22163, routed)       1.567     5.572    system_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y254                                                     r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y254        FDRE (Prop_fdre_C_Q)         0.223     5.795 r  system_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=14, routed)          0.537     6.332    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X43Y251        LUT1 (Prop_lut1_I0_O)        0.050     6.382 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[5]_i_1/O
                         net (fo=102, routed)         1.186     7.568    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y250        FDPE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                     20.000    20.000 r  
    H9                                                0.000    20.000 r  clk_200_p
                         net (fo=0)                   0.000    20.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710    20.710 r  diff_clk_200/O
                         net (fo=2, routed)           0.986    21.696    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    21.769 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.788    23.557    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    23.640 r  bufg_host_clk/O
                         net (fo=22163, routed)       1.398    25.038    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y250                                                     r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.518    25.556    
                         clock uncertainty           -0.074    25.482    
    SLICE_X26Y250        FDPE (Recov_fdpe_C_PRE)     -0.243    25.239    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         25.239    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                 17.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.694%)  route 0.146ns (59.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  diff_clk_200/O
                         net (fo=2, routed)           0.503     0.845    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.969     1.864    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.890 r  bufg_host_clk/O
                         net (fo=22163, routed)       0.710     2.600    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y252                                                     r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y252        FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.146     2.846    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X45Y251        FDCE                                         f  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  clk_200_p
                         net (fo=0)                   0.000     0.000    clk_200_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  diff_clk_200/O
                         net (fo=2, routed)           0.553     0.973    clk_200
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.026 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.044     2.070    host_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     2.100 r  bufg_host_clk/O
                         net (fo=22163, routed)       0.956     3.056    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X45Y251                                                     r  system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.423     2.633    
    SLICE_X45Y251        FDCE (Remov_fdce_C_CLR)     -0.069     2.564    system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.282    





