# compile vhdl design source files
vhdl xil_defaultlib  "../../../axi_iic_0_ex.srcs/sources_1/ip/axi_iic_0/sim/axi_iic_0.vhd"
vhdl xil_defaultlib  "../../../imports/axi_iic_0_exdes.vhd"
vhdl xil_defaultlib  "../../../imports/clock_gen.vhd"
vhdl xil_defaultlib  "../../../imports/axi_iic_0_exdes_tb.vhd"

# Do not sort compile order
nosort
