{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682041666670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682041666670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 20:47:46 2023 " "Processing started: Thu Apr 20 20:47:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682041666670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041666670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fruit_ninja -c ninja " "Command: quartus_map --read_settings_files=on --write_settings_files=off fruit_ninja -c ninja" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041666670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682041667656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682041667656 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "final.qsys " "Elaborating Platform Designer system entity \"final.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682041678128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:02 Progress: Loading Fruit-ninja-on-FPGA/final.qsys " "2023.04.20.20:48:02 Progress: Loading Fruit-ninja-on-FPGA/final.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041682458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Reading input file " "2023.04.20.20:48:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Adding RESET \[altera_avalon_pio 18.1\] " "2023.04.20.20:48:03 Progress: Adding RESET \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Parameterizing module RESET " "2023.04.20.20:48:03 Progress: Parameterizing module RESET" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\] " "2023.04.20.20:48:03 Progress: Adding SDRAM \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Parameterizing module SDRAM " "2023.04.20.20:48:03 Progress: Parameterizing module SDRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Adding START \[altera_avalon_pio 18.1\] " "2023.04.20.20:48:03 Progress: Adding START \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Parameterizing module START " "2023.04.20.20:48:03 Progress: Parameterizing module START" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:03 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.04.20.20:48:03 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041683387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Parameterizing module clk_0 " "2023.04.20.20:48:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\] " "2023.04.20.20:48:04 Progress: Adding hex_digits_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Parameterizing module hex_digits_pio " "2023.04.20.20:48:04 Progress: Parameterizing module hex_digits_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2023.04.20.20:48:04 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Parameterizing module keycode " "2023.04.20.20:48:04 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2023.04.20.20:48:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Parameterizing module nios2_gen2_0 " "2023.04.20.20:48:04 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2023.04.20.20:48:04 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Parameterizing module onchip_memory2_0 " "2023.04.20.20:48:04 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:04 Progress: Adding sdram_pll \[altpll 18.1\] " "2023.04.20.20:48:04 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041684606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing module sdram_pll " "2023.04.20.20:48:05 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Adding spi_0 \[altera_avalon_spi 18.1\] " "2023.04.20.20:48:05 Progress: Adding spi_0 \[altera_avalon_spi 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing module spi_0 " "2023.04.20.20:48:05 Progress: Parameterizing module spi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2023.04.20.20:48:05 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing module sysid_qsys_0 " "2023.04.20.20:48:05 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2023.04.20.20:48:05 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing module timer_0 " "2023.04.20.20:48:05 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\] " "2023.04.20.20:48:05 Progress: Adding usb_gpx \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing module usb_gpx " "2023.04.20.20:48:05 Progress: Parameterizing module usb_gpx" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Adding usb_irq \[altera_avalon_pio 18.1\] " "2023.04.20.20:48:05 Progress: Adding usb_irq \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing module usb_irq " "2023.04.20.20:48:05 Progress: Parameterizing module usb_irq" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Adding usb_rst \[altera_avalon_pio 18.1\] " "2023.04.20.20:48:05 Progress: Adding usb_rst \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing module usb_rst " "2023.04.20.20:48:05 Progress: Parameterizing module usb_rst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Building connections " "2023.04.20.20:48:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Parameterizing connections " "2023.04.20.20:48:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:05 Progress: Validating " "2023.04.20.20:48:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041685281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.04.20.20:48:06 Progress: Done reading input file " "2023.04.20.20:48:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041686269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final.RESET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Final.RESET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041687182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Final.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041687182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final.START: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Final.START: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682041687198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Final.s