Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/41-openroad-repairantennas/1-diodeinsertion/mult.odb'…
Reading library file at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at 'pnr.sdc'…
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult
Die area:                 ( 0 0 ) ( 99430 110150 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     604
Number of terminals:      36
Number of snets:          2
Number of nets:           453

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 144.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13891.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1722.
[INFO DRT-0033] via shape region query size = 165.
[INFO DRT-0033] met2 shape region query size = 113.
[INFO DRT-0033] via2 shape region query size = 132.
[INFO DRT-0033] met3 shape region query size = 119.
[INFO DRT-0033] via3 shape region query size = 132.
[INFO DRT-0033] met4 shape region query size = 37.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 496 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 138 unique inst patterns.
[INFO DRT-0084]   Complete 258 groups.
#scanned instances     = 604
#unique  instances     = 144
#stdCellGenAp          = 3875
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 3022
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1455
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:30, memory = 139.03 (MB), peak = 139.03 (MB)

[INFO DRT-0157] Number of guides:     2742

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 998.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 735.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 365.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 26.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1366 vertical wires in 1 frboxes and 761 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 97 vertical wires in 1 frboxes and 185 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 146.36 (MB), peak = 146.36 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 146.55 (MB), peak = 146.55 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 160.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 152.96 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:08, memory = 155.98 (MB).
    Completing 40% with 49 violations.
    elapsed time = 00:00:08, memory = 162.23 (MB).
    Completing 50% with 49 violations.
    elapsed time = 00:00:13, memory = 177.48 (MB).
    Completing 60% with 72 violations.
    elapsed time = 00:00:17, memory = 179.11 (MB).
[INFO DRT-0199]   Number of violations = 90.
Viol/Layer         li1   met1   met2   met3
Metal Spacing       11     14      6      5
Recheck              0      0      2      0
Short                0     52      0      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:18, memory = 509.03 (MB), peak = 509.03 (MB)
Total wire length = 6931 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3375 um.
Total wire length on LAYER met2 = 3365 um.
Total wire length on LAYER met3 = 119 um.
Total wire length on LAYER met4 = 70 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2729.
Up-via summary (total 2729):

-----------------------
 FR_MASTERSLICE       0
            li1    1423
           met1    1273
           met2      27
           met3       6
           met4       0
-----------------------
                   2729


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 90 violations.
    elapsed time = 00:00:00, memory = 513.90 (MB).
    Completing 20% with 90 violations.
    elapsed time = 00:00:00, memory = 514.40 (MB).
    Completing 30% with 90 violations.
    elapsed time = 00:00:00, memory = 514.78 (MB).
    Completing 40% with 90 violations.
    elapsed time = 00:00:00, memory = 514.78 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:01, memory = 244.89 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:05, memory = 244.89 (MB).
    Completing 70% with 90 violations.
    elapsed time = 00:00:06, memory = 249.39 (MB).
    Completing 80% with 90 violations.
    elapsed time = 00:00:10, memory = 249.39 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:20, memory = 265.78 (MB).
    Completing 100% with 96 violations.
    elapsed time = 00:00:20, memory = 265.78 (MB).
[INFO DRT-0199]   Number of violations = 96.
Viol/Layer        met1   met2   met3
Metal Spacing       22      2      3
Short               69      0      0
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:21, memory = 538.03 (MB), peak = 538.03 (MB)
Total wire length = 6900 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3357 um.
Total wire length on LAYER met2 = 3343 um.
Total wire length on LAYER met3 = 128 um.
Total wire length on LAYER met4 = 71 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2752.
Up-via summary (total 2752):

-----------------------
 FR_MASTERSLICE       0
            li1    1423
           met1    1291
           met2      32
           met3       6
           met4       0
-----------------------
                   2752


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 96 violations.
    elapsed time = 00:00:00, memory = 538.03 (MB).
    Completing 20% with 96 violations.
    elapsed time = 00:00:00, memory = 538.03 (MB).
    Completing 30% with 96 violations.
    elapsed time = 00:00:00, memory = 538.03 (MB).
    Completing 40% with 96 violations.
    elapsed time = 00:00:00, memory = 546.16 (MB).
    Completing 50% with 96 violations.
    elapsed time = 00:00:01, memory = 553.91 (MB).
    Completing 60% with 96 violations.
    elapsed time = 00:00:03, memory = 558.28 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:03, memory = 558.28 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:06, memory = 558.28 (MB).
    Completing 90% with 83 violations.
    elapsed time = 00:00:17, memory = 570.41 (MB).
    Completing 100% with 65 violations.
    elapsed time = 00:00:18, memory = 570.41 (MB).
[INFO DRT-0199]   Number of violations = 65.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     18      4
Short                0     42      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:18, memory = 570.41 (MB), peak = 570.41 (MB)
Total wire length = 6840 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3346 um.
Total wire length on LAYER met2 = 3301 um.
Total wire length on LAYER met3 = 119 um.
Total wire length on LAYER met4 = 72 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2721.
Up-via summary (total 2721):

-----------------------
 FR_MASTERSLICE       0
            li1    1423
           met1    1266
           met2      26
           met3       6
           met4       0
-----------------------
                   2721


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 65 violations.
    elapsed time = 00:00:00, memory = 570.41 (MB).
    Completing 20% with 65 violations.
    elapsed time = 00:00:02, memory = 570.41 (MB).
    Completing 30% with 55 violations.
    elapsed time = 00:00:06, memory = 570.41 (MB).
    Completing 40% with 31 violations.
    elapsed time = 00:00:06, memory = 570.41 (MB).
    Completing 50% with 31 violations.
    elapsed time = 00:00:08, memory = 570.41 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:09, memory = 592.16 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:09, memory = 592.16 (MB), peak = 592.16 (MB)
Total wire length = 6842 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3288 um.
Total wire length on LAYER met2 = 3306 um.
Total wire length on LAYER met3 = 175 um.
Total wire length on LAYER met4 = 72 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2761.
Up-via summary (total 2761):

-----------------------
 FR_MASTERSLICE       0
            li1    1423
           met1    1289
           met2      43
           met3       6
           met4       0
-----------------------
                   2761


[INFO DRT-0198] Complete detail routing.
Total wire length = 6842 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3288 um.
Total wire length on LAYER met2 = 3306 um.
Total wire length on LAYER met3 = 175 um.
Total wire length on LAYER met4 = 72 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2761.
Up-via summary (total 2761):

-----------------------
 FR_MASTERSLICE       0
            li1    1423
           met1    1289
           met2      43
           met3       6
           met4       0
-----------------------
                   2761


[INFO DRT-0267] cpu time = 00:01:20, elapsed time = 00:01:08, memory = 592.16 (MB), peak = 592.16 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                64     240.23
  Tap cell                                102     127.62
  Clock buffer                              5     125.12
  Timing Repair Buffer                     61     271.51
  Inverter                                 37     138.88
  Clock inverter                            3      23.77
  Sequential cell                          32     804.52
  Multi-Input combinational cell          300    2068.23
  Total                                   604    3799.89
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/43-openroad-detailedrouting/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/43-openroad-detailedrouting/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/43-openroad-detailedrouting/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/43-openroad-detailedrouting/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/43-openroad-detailedrouting/mult.sdc'…
