// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2667[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32]
)
.reqntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<220>;
	.reg .b16 	%rs<96>;
	.reg .b32 	%r<1316>;
	.reg .f32 	%f<692>;
	.reg .b64 	%rd<245>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r127, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd46, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r132, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r132, 73983;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd47, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u32 	%r128, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 8;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r133, %r2, %r3;
	or.b32  	%r134, %r133, %r5;
	mul.wide.u32 	%rd53, %r134, 4;
	add.s64 	%rd4, %rd47, %rd53;
	mov.u32 	%r135, 1;
	st.global.u32 	[%rd4], %r135;
	setp.lt.s32 	%p2, %r128, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L115
	ld.param.u32 	%r129, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r129, %r128;
	setp.gt.s32 	%p4, %r129, 65536;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L125
	ld.param.u32 	%r130, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r136, %r129, %r128;
	and.b32  	%r137, %r136, 255;
	setp.ne.s32 	%p6, %r137, 0;
	setp.lt.s32 	%p7, %r130, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L131
	ld.param.u32 	%r131, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r131, %r130;
	setp.gt.s32 	%p10, %r131, 8192;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L141
	sub.s32 	%r138, %r131, %r130;
	add.s32 	%r139, %r138, 3;
	and.b32  	%r140, %r139, 31;
	setp.eq.s32 	%p12, %r140, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass118
	and.b32  	%r62, %r3, 3;
	or.b32  	%r63, %r62, 4;
	mov.f32 	%f109, 0f40000000;
	mov.f32 	%f110, 0f41F80000;
	div.approx.f32 	%f69, %f110, %f109;
	cvt.rn.f32.s32 	%f111, %r62;
	sub.f32 	%f112, %f111, %f69;
	mov.f32 	%f141, 0f41000000;
	div.approx.f32 	%f71, %f112, %f141;
	setp.ne.f32 	%p18, %f71, 0f00000000;
	mov.f32 	%f675, 0f3F800000;
	mov.f32 	%f668, %f675;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L415
	sin.approx.f32 	%f142, %f71;
	div.approx.f32 	%f668, %f142, %f71;
$L__BB0_10:                             // %L418
	cvt.rn.f32.s32 	%f145, %r63;
	sub.f32 	%f146, %f145, %f69;
	div.approx.f32 	%f5, %f146, %f141;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f669, %f675;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L435
	sin.approx.f32 	%f176, %f5;
	div.approx.f32 	%f669, %f176, %f5;
$L__BB0_12:                             // %L438
	or.b32  	%r161, %r62, 8;
	or.b32  	%r7, %r62, 12;
	cvt.rn.f32.s32 	%f180, %r161;
	sub.f32 	%f181, %f180, %f69;
	div.approx.f32 	%f9, %f181, %f141;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f670, %f675;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L517
	sin.approx.f32 	%f211, %f9;
	div.approx.f32 	%f670, %f211, %f9;
$L__BB0_14:                             // %L520
	cvt.rn.f32.s32 	%f214, %r7;
	sub.f32 	%f215, %f214, %f69;
	div.approx.f32 	%f14, %f215, %f141;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f671, %f675;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L537
	sin.approx.f32 	%f245, %f14;
	div.approx.f32 	%f671, %f245, %f14;
$L__BB0_16:                             // %L540
	or.b32  	%r179, %r62, 16;
	or.b32  	%r9, %r62, 20;
	cvt.rn.f32.s32 	%f249, %r179;
	sub.f32 	%f250, %f249, %f69;
	div.approx.f32 	%f18, %f250, %f141;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f672, %f675;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L619
	sin.approx.f32 	%f280, %f18;
	div.approx.f32 	%f672, %f280, %f18;
$L__BB0_18:                             // %L622
	cvt.rn.f32.s32 	%f283, %r9;
	sub.f32 	%f284, %f283, %f69;
	div.approx.f32 	%f23, %f284, %f141;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f673, %f675;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L639
	sin.approx.f32 	%f314, %f23;
	div.approx.f32 	%f673, %f314, %f23;
$L__BB0_20:                             // %L642
	or.b32  	%r197, %r62, 24;
	or.b32  	%r11, %r3, 28;
	cvt.rn.f32.s32 	%f318, %r197;
	sub.f32 	%f319, %f318, %f69;
	div.approx.f32 	%f27, %f319, %f141;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f674, %f675;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L721
	sin.approx.f32 	%f349, %f27;
	div.approx.f32 	%f674, %f349, %f27;
$L__BB0_22:                             // %L724
	shr.u32 	%r61, %r3, 1;
	cvt.rn.f32.s32 	%f352, %r11;
	sub.f32 	%f353, %f352, %f69;
	div.approx.f32 	%f32, %f353, %f141;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L741
	sin.approx.f32 	%f383, %f32;
	div.approx.f32 	%f675, %f383, %f32;
$L__BB0_24:                             // %L744
	bfe.u32 	%r241, %r3, 2, 1;
	shr.u32 	%r15, %r3, 3;
	and.b32  	%r16, %r15, 2;
	and.b32  	%r17, %r61, 4;
	or.b32  	%r242, %r241, %r16;
	or.b32  	%r18, %r242, %r17;
	mul.lo.s32 	%r243, %r62, %r18;
	shl.b32 	%r244, %r243, 1;
	neg.s32 	%r245, %r244;
	cvt.rn.f32.s32 	%f454, %r245;
	div.approx.f32 	%f35, %f454, %f141;
	abs.f32 	%f686, %f35;
	setp.lt.f32 	%p75, %f686, 0f40000000;
	@%p75 bra 	$L__BB0_73;
// %bb.25:
	setp.gtu.f32 	%p76, %f686, 0f4B800000;
	@%p76 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_26;
$L__BB0_69:
	mov.b32 	%r65, %f686;
	and.b32  	%r246, %r65, 8388607;
	or.b32  	%r1307, %r246, 1065353216;
	mov.b32 	%f685, %r1307;
	add.s32 	%r247, %r65, -1073741824;
	and.b32  	%r1308, %r247, -8388608;
	setp.eq.s32 	%p82, %r1308, 0;
	@%p82 bra 	$L__BB0_72;
// %bb.70:                              // %__nv_fmaf_rn.exit4.i.i.i593.preheader
	mov.f32 	%f464, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f463,%f464;
	// end inline asm
$L__BB0_71:                             // %__nv_fmaf_rn.exit4.i.i.i593
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r248, %r1308, 192937984;
	add.s32 	%r249, %r1307, %r248;
	mov.b32 	%f465, %r249;
	mul.f32 	%f466, %f463, %f465;
	sub.f32 	%f467, %f465, %f466;
	fma.rn.f32 	%f468, %f467, %f463, %f466;
	sub.f32 	%f469, %f465, %f468;
	fma.rz.f32 	%f470, %f469, %f463, %f468;
	cvt.rzi.f32.f32 	%f471, %f470;
	sub.f32 	%f685, %f465, %f471;
	sub.s32 	%r1308, %r1308, %r248;
	mov.b32 	%r1307, %f685;
	setp.ne.s32 	%p83, %r1308, 0;
	setp.ne.s32 	%p84, %r1307, 0;
	and.pred  	%p85, %p83, %p84;
	@%p85 bra 	$L__BB0_71;
$L__BB0_72:                             // %__internal_fmodf_slowpath_mod.exit.i.i595
	setp.gt.u32 	%p86, %r65, 2139095039;
	selp.f32 	%f472, 0f7FFFFFFF, 0f4B800000, %p86;
	mul.f32 	%f473, %f685, 0f34000000;
	mul.f32 	%f686, %f472, %f473;
	bra.uni 	$L__BB0_73;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i572
	div.approx.f32 	%f456, %f686, %f109;
	cvt.rzi.f32.f32 	%f684, %f456;
	fma.rn.f32 	%f73, %f684, 0fC0000000, %f686;
	mov.b32 	%r64, %f73;
	setp.lt.u32 	%p77, %r64, 1073741824;
	@%p77 bra 	$L__BB0_68;
// %bb.27:
	setp.lt.u32 	%p78, %r64, -2147483647;
	@%p78 bra 	$L__BB0_66;
// %bb.28:
	add.f32 	%f461, %f684, 0fBF800000;
	setp.lt.f32 	%p81, %f73, 0fC0000000;
	add.f32 	%f462, %f461, 0fBF800000;
	selp.f32 	%f684, %f462, %f461, %p81;
	bra.uni 	$L__BB0_68;
$L__BB0_66:
	add.f32 	%f684, %f684, 0f3F800000;
	setp.ltu.f32 	%p79, %f73, 0f40800000;
	@%p79 bra 	$L__BB0_68;
// %bb.67:                              // %__nv_fmaf_rn.exit.i.i.i576
	add.f32 	%f457, %f684, 0f3F800000;
	fma.rn.f32 	%f459, %f109, 0fC0400000, %f73;
	setp.ge.f32 	%p80, %f459, 0f00000000;
	add.f32 	%f460, %f457, 0f3F800000;
	selp.f32 	%f684, %f460, %f457, %p80;
$L__BB0_68:                             // %__internal_fmodf_fastpath_quot.exit.i.i579
	fma.rn.f32 	%f686, %f684, 0fC0000000, %f686;
$L__BB0_73:                             // %__internal_fmodf_kernel.exit.i598
	abs.f32 	%f474, %f686;
	setp.gtu.f32 	%p87, %f474, 0f7F800000;
	@%p87 bra 	$L__BB0_75;
// %bb.74:
	mov.b32 	%r250, %f35;
	and.b32  	%r251, %r250, -2147483648;
	mov.b32 	%r252, %f686;
	or.b32  	%r253, %r251, %r252;
	mov.b32 	%f686, %r253;
$L__BB0_75:                             // %__nv_fmodf.exit599
	shl.b32 	%r72, %r3, 1;
	and.b32  	%r262, %r72, 6;
	mov.u32 	%r263, -8;
	sub.s32 	%r264, %r263, %r262;
	mul.lo.s32 	%r265, %r18, %r264;
	cvt.rn.f32.s32 	%f505, %r265;
	div.approx.f32 	%f89, %f505, %f141;
	abs.f32 	%f678, %f89;
	setp.lt.f32 	%p95, %f678, 0f40000000;
	@%p95 bra 	$L__BB0_40;
// %bb.29:
	setp.gtu.f32 	%p96, %f678, 0f4B800000;
	@%p96 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_30;
$L__BB0_36:
	mov.b32 	%r20, %f678;
	and.b32  	%r266, %r20, 8388607;
	or.b32  	%r1299, %r266, 1065353216;
	mov.b32 	%f677, %r1299;
	add.s32 	%r267, %r20, -1073741824;
	and.b32  	%r1300, %r267, -8388608;
	setp.eq.s32 	%p102, %r1300, 0;
	@%p102 bra 	$L__BB0_39;
// %bb.37:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f516, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f515,%f516;
	// end inline asm
$L__BB0_38:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r268, %r1300, 192937984;
	add.s32 	%r269, %r1299, %r268;
	mov.b32 	%f517, %r269;
	mul.f32 	%f518, %f515, %f517;
	sub.f32 	%f519, %f517, %f518;
	fma.rn.f32 	%f520, %f519, %f515, %f518;
	sub.f32 	%f521, %f517, %f520;
	fma.rz.f32 	%f522, %f521, %f515, %f520;
	cvt.rzi.f32.f32 	%f523, %f522;
	sub.f32 	%f677, %f517, %f523;
	sub.s32 	%r1300, %r1300, %r268;
	mov.b32 	%r1299, %f677;
	setp.ne.s32 	%p103, %r1300, 0;
	setp.ne.s32 	%p104, %r1299, 0;
	and.pred  	%p105, %p103, %p104;
	@%p105 bra 	$L__BB0_38;
$L__BB0_39:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p106, %r20, 2139095039;
	selp.f32 	%f524, 0f7FFFFFFF, 0f4B800000, %p106;
	mul.f32 	%f525, %f677, 0f34000000;
	mul.f32 	%f678, %f524, %f525;
	bra.uni 	$L__BB0_40;
$L__BB0_30:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f508, %f678, %f109;
	cvt.rzi.f32.f32 	%f676, %f508;
	fma.rn.f32 	%f38, %f676, 0fC0000000, %f678;
	mov.b32 	%r19, %f38;
	setp.lt.u32 	%p97, %r19, 1073741824;
	@%p97 bra 	$L__BB0_35;
// %bb.31:
	setp.lt.u32 	%p98, %r19, -2147483647;
	@%p98 bra 	$L__BB0_33;
// %bb.32:
	add.f32 	%f513, %f676, 0fBF800000;
	setp.lt.f32 	%p101, %f38, 0fC0000000;
	add.f32 	%f514, %f513, 0fBF800000;
	selp.f32 	%f676, %f514, %f513, %p101;
	bra.uni 	$L__BB0_35;
$L__BB0_33:
	add.f32 	%f676, %f676, 0f3F800000;
	setp.ltu.f32 	%p99, %f38, 0f40800000;
	@%p99 bra 	$L__BB0_35;
// %bb.34:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f509, %f676, 0f3F800000;
	fma.rn.f32 	%f511, %f109, 0fC0400000, %f38;
	setp.ge.f32 	%p100, %f511, 0f00000000;
	add.f32 	%f512, %f509, 0f3F800000;
	selp.f32 	%f676, %f512, %f509, %p100;
$L__BB0_35:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f678, %f676, 0fC0000000, %f678;
$L__BB0_40:                             // %__internal_fmodf_kernel.exit.i
	mov.f32 	%f138, 0f00000000;
	abs.f32 	%f526, %f678;
	setp.gtu.f32 	%p107, %f526, 0f7F800000;
	@%p107 bra 	$L__BB0_42;
// %bb.41:
	mov.b32 	%r270, %f89;
	and.b32  	%r271, %r270, -2147483648;
	mov.b32 	%r272, %f678;
	or.b32  	%r273, %r271, %r272;
	mov.b32 	%f678, %r273;
$L__BB0_42:                             // %__nv_fmodf.exit
	mov.f32 	%f559, 0f3F800000;
	div.approx.f32 	%f52, %f138, %f559;
	abs.f32 	%f682, %f52;
	setp.lt.f32 	%p115, %f682, 0f40000000;
	setp.gtu.f32 	%p219, %f682, 0f4B800000;
	mov.f32 	%f690, %f682;
	@%p115 bra 	$L__BB0_83;
// %bb.43:
	@%p219 bra 	$L__BB0_79;
	bra.uni 	$L__BB0_44;
$L__BB0_79:
	mov.b32 	%r74, %f682;
	and.b32  	%r294, %r74, 8388607;
	or.b32  	%r1309, %r294, 1065353216;
	mov.b32 	%f689, %r1309;
	add.s32 	%r295, %r74, -1073741824;
	and.b32  	%r1310, %r295, -8388608;
	setp.eq.s32 	%p122, %r1310, 0;
	@%p122 bra 	$L__BB0_82;
// %bb.80:                              // %__nv_fmaf_rn.exit4.i.i.i624.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f568,%f559;
	// end inline asm
$L__BB0_81:                             // %__nv_fmaf_rn.exit4.i.i.i624
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r296, %r1310, 192937984;
	add.s32 	%r297, %r1309, %r296;
	mov.b32 	%f570, %r297;
	mul.f32 	%f571, %f568, %f570;
	sub.f32 	%f572, %f570, %f571;
	fma.rn.f32 	%f573, %f572, %f568, %f571;
	sub.f32 	%f574, %f570, %f573;
	fma.rz.f32 	%f575, %f574, %f568, %f573;
	cvt.rzi.f32.f32 	%f576, %f575;
	sub.f32 	%f689, %f570, %f576;
	sub.s32 	%r1310, %r1310, %r296;
	mov.b32 	%r1309, %f689;
	setp.ne.s32 	%p123, %r1310, 0;
	setp.ne.s32 	%p124, %r1309, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_81;
$L__BB0_82:                             // %__internal_fmodf_slowpath_mod.exit.i.i626
	setp.gt.u32 	%p126, %r74, 2139095039;
	selp.f32 	%f577, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f578, %f689, 0f34000000;
	mul.f32 	%f690, %f577, %f578;
	bra.uni 	$L__BB0_83;
$L__BB0_44:                             // %__nv_fast_fdividef.exit.i.i.i603
	div.approx.f32 	%f561, %f682, %f109;
	cvt.rzi.f32.f32 	%f688, %f561;
	fma.rn.f32 	%f92, %f688, 0fC0000000, %f682;
	mov.b32 	%r73, %f92;
	setp.lt.u32 	%p117, %r73, 1073741824;
	@%p117 bra 	$L__BB0_78;
// %bb.45:
	setp.lt.u32 	%p118, %r73, -2147483647;
	@%p118 bra 	$L__BB0_76;
// %bb.46:
	add.f32 	%f566, %f688, 0fBF800000;
	setp.lt.f32 	%p121, %f92, 0fC0000000;
	add.f32 	%f567, %f566, 0fBF800000;
	selp.f32 	%f688, %f567, %f566, %p121;
	bra.uni 	$L__BB0_78;
$L__BB0_76:
	add.f32 	%f688, %f688, 0f3F800000;
	setp.ltu.f32 	%p119, %f92, 0f40800000;
	@%p119 bra 	$L__BB0_78;
// %bb.77:                              // %__nv_fmaf_rn.exit.i.i.i607
	add.f32 	%f562, %f688, 0f3F800000;
	fma.rn.f32 	%f564, %f109, 0fC0400000, %f92;
	setp.ge.f32 	%p120, %f564, 0f00000000;
	add.f32 	%f565, %f562, 0f3F800000;
	selp.f32 	%f688, %f565, %f562, %p120;
$L__BB0_78:                             // %__internal_fmodf_fastpath_quot.exit.i.i610
	fma.rn.f32 	%f690, %f688, 0fC0000000, %f682;
$L__BB0_83:                             // %__internal_fmodf_kernel.exit.i629
	abs.f32 	%f579, %f690;
	setp.gtu.f32 	%p127, %f579, 0f7F800000;
	mov.b32 	%r298, %f52;
	and.b32  	%r81, %r298, -2147483648;
	@%p127 bra 	$L__BB0_85;
// %bb.84:
	mov.b32 	%r299, %f690;
	or.b32  	%r300, %r81, %r299;
	mov.b32 	%f690, %r300;
$L__BB0_85:                             // %__nv_fmodf.exit630
	@%p115 bra 	$L__BB0_58;
// %bb.47:
	@%p219 bra 	$L__BB0_54;
	bra.uni 	$L__BB0_48;
$L__BB0_54:
	mov.b32 	%r33, %f682;
	and.b32  	%r309, %r33, 8388607;
	or.b32  	%r1301, %r309, 1065353216;
	mov.b32 	%f681, %r1301;
	add.s32 	%r310, %r33, -1073741824;
	and.b32  	%r1302, %r310, -8388608;
	setp.eq.s32 	%p143, %r1302, 0;
	@%p143 bra 	$L__BB0_57;
// %bb.55:                              // %__nv_fmaf_rn.exit4.i.i.i562.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f621,%f559;
	// end inline asm
$L__BB0_56:                             // %__nv_fmaf_rn.exit4.i.i.i562
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r311, %r1302, 192937984;
	add.s32 	%r312, %r1301, %r311;
	mov.b32 	%f623, %r312;
	mul.f32 	%f624, %f621, %f623;
	sub.f32 	%f625, %f623, %f624;
	fma.rn.f32 	%f626, %f625, %f621, %f624;
	sub.f32 	%f627, %f623, %f626;
	fma.rz.f32 	%f628, %f627, %f621, %f626;
	cvt.rzi.f32.f32 	%f629, %f628;
	sub.f32 	%f681, %f623, %f629;
	sub.s32 	%r1302, %r1302, %r311;
	mov.b32 	%r1301, %f681;
	setp.ne.s32 	%p144, %r1302, 0;
	setp.ne.s32 	%p145, %r1301, 0;
	and.pred  	%p146, %p144, %p145;
	@%p146 bra 	$L__BB0_56;
$L__BB0_57:                             // %__internal_fmodf_slowpath_mod.exit.i.i564
	setp.gt.u32 	%p147, %r33, 2139095039;
	selp.f32 	%f630, 0f7FFFFFFF, 0f4B800000, %p147;
	mul.f32 	%f631, %f681, 0f34000000;
	mul.f32 	%f682, %f630, %f631;
	bra.uni 	$L__BB0_58;
$L__BB0_48:                             // %__nv_fast_fdividef.exit.i.i.i541
	div.approx.f32 	%f614, %f682, %f109;
	cvt.rzi.f32.f32 	%f680, %f614;
	fma.rn.f32 	%f55, %f680, 0fC0000000, %f682;
	mov.b32 	%r32, %f55;
	setp.lt.u32 	%p138, %r32, 1073741824;
	@%p138 bra 	$L__BB0_53;
// %bb.49:
	setp.lt.u32 	%p139, %r32, -2147483647;
	@%p139 bra 	$L__BB0_51;
// %bb.50:
	add.f32 	%f619, %f680, 0fBF800000;
	setp.lt.f32 	%p142, %f55, 0fC0000000;
	add.f32 	%f620, %f619, 0fBF800000;
	selp.f32 	%f680, %f620, %f619, %p142;
	bra.uni 	$L__BB0_53;
$L__BB0_51:
	add.f32 	%f680, %f680, 0f3F800000;
	setp.ltu.f32 	%p140, %f55, 0f40800000;
	@%p140 bra 	$L__BB0_53;
// %bb.52:                              // %__nv_fmaf_rn.exit.i.i.i545
	add.f32 	%f615, %f680, 0f3F800000;
	fma.rn.f32 	%f617, %f109, 0fC0400000, %f55;
	setp.ge.f32 	%p141, %f617, 0f00000000;
	add.f32 	%f618, %f615, 0f3F800000;
	selp.f32 	%f680, %f618, %f615, %p141;
$L__BB0_53:                             // %__internal_fmodf_fastpath_quot.exit.i.i548
	fma.rn.f32 	%f682, %f680, 0fC0000000, %f682;
$L__BB0_58:                             // %__internal_fmodf_kernel.exit.i567
	abs.f32 	%f632, %f682;
	setp.gtu.f32 	%p148, %f632, 0f7F800000;
	@%p148 bra 	$L__BB0_60;
// %bb.59:
	mov.b32 	%r313, %f682;
	or.b32  	%r314, %r81, %r313;
	mov.b32 	%f682, %r314;
$L__BB0_60:                             // %__nv_fmodf.exit568
	setp.le.s32 	%p157, %r129, %r128;
	mov.u32 	%r1297, 0;
	@%p157 bra 	$L__BB0_94;
// %bb.61:                              // %L1139.lr.ph
	mov.f32 	%f113, 0f42040000;
	mul.lo.s32 	%r221, %r62, 7;
	div.approx.f32 	%f114, %f112, %f113;
	div.approx.f32 	%f148, %f146, %f113;
	div.approx.f32 	%f183, %f181, %f113;
	div.approx.f32 	%f217, %f215, %f113;
	div.approx.f32 	%f252, %f250, %f113;
	div.approx.f32 	%f286, %f284, %f113;
	div.approx.f32 	%f321, %f319, %f113;
	div.approx.f32 	%f355, %f353, %f113;
	add.s32 	%r231, %r221, 12;
	abs.f32 	%f115, %f114;
	abs.f32 	%f149, %f148;
	abs.f32 	%f184, %f183;
	abs.f32 	%f218, %f217;
	abs.f32 	%f253, %f252;
	abs.f32 	%f287, %f286;
	abs.f32 	%f322, %f321;
	abs.f32 	%f356, %f355;
	and.b32  	%r222, %r221, 15;
	and.b32  	%r232, %r231, 15;
	setp.gt.f32 	%p13, %f115, 0f4B800000;
	mul.f32 	%f116, %f114, 0f00000000;
	setp.gt.f32 	%p19, %f149, 0f4B800000;
	mul.f32 	%f150, %f148, 0f00000000;
	setp.gt.f32 	%p25, %f184, 0f4B800000;
	mul.f32 	%f185, %f183, 0f00000000;
	setp.gt.f32 	%p31, %f218, 0f4B800000;
	mul.f32 	%f219, %f217, 0f00000000;
	setp.gt.f32 	%p37, %f253, 0f4B800000;
	mul.f32 	%f254, %f252, 0f00000000;
	setp.gt.f32 	%p43, %f287, 0f4B800000;
	mul.f32 	%f288, %f286, 0f00000000;
	setp.gt.f32 	%p49, %f322, 0f4B800000;
	mul.f32 	%f323, %f321, 0f00000000;
	setp.gt.f32 	%p55, %f356, 0f4B800000;
	mul.f32 	%f357, %f355, 0f00000000;
	cvt.rn.f32.s32 	%f386, %r222;
	cvt.rn.f32.s32 	%f421, %r232;
	selp.f32 	%f117, %f116, %f114, %p13;
	selp.f32 	%f151, %f150, %f148, %p19;
	selp.f32 	%f186, %f185, %f183, %p25;
	selp.f32 	%f220, %f219, %f217, %p31;
	selp.f32 	%f255, %f254, %f252, %p37;
	selp.f32 	%f289, %f288, %f286, %p43;
	selp.f32 	%f324, %f323, %f321, %p49;
	selp.f32 	%f358, %f357, %f355, %p55;
	div.approx.f32 	%f388, %f386, %f141;
	div.approx.f32 	%f422, %f421, %f141;
	add.f32 	%f118, %f117, %f117;
	add.f32 	%f152, %f151, %f151;
	add.f32 	%f187, %f186, %f186;
	add.f32 	%f221, %f220, %f220;
	add.f32 	%f256, %f255, %f255;
	add.f32 	%f290, %f289, %f289;
	add.f32 	%f325, %f324, %f324;
	add.f32 	%f359, %f358, %f358;
	add.f32 	%f389, %f388, %f388;
	add.f32 	%f423, %f422, %f422;
	add.f32 	%f475, %f686, %f686;
	add.f32 	%f527, %f678, %f678;
	mov.b32 	%r144, %f118;
	mov.b32 	%r151, %f152;
	mov.b32 	%r162, %f187;
	mov.b32 	%r169, %f221;
	mov.b32 	%r180, %f256;
	mov.b32 	%r187, %f290;
	mov.b32 	%r198, %f325;
	mov.b32 	%r205, %f359;
	mov.b32 	%r223, %f389;
	mov.b32 	%r233, %f423;
	mov.b32 	%r254, %f475;
	mov.b32 	%r286, %f527;
	cvt.u16.u32 	%rs2, %r3;
	and.b32  	%r145, %r144, -2147483648;
	and.b32  	%r152, %r151, -2147483648;
	and.b32  	%r163, %r162, -2147483648;
	and.b32  	%r170, %r169, -2147483648;
	and.b32  	%r181, %r180, -2147483648;
	and.b32  	%r188, %r187, -2147483648;
	and.b32  	%r199, %r198, -2147483648;
	and.b32  	%r206, %r205, -2147483648;
	and.b32  	%r224, %r223, -2147483648;
	and.b32  	%r234, %r233, -2147483648;
	and.b32  	%r255, %r254, -2147483648;
	and.b32  	%r287, %r286, -2147483648;
	add.f32 	%f580, %f690, %f690;
	shr.u16 	%rs3, %rs2, 8;
	shl.b16 	%rs4, %rs2, 8;
	or.b32  	%r146, %r145, 1056964608;
	or.b32  	%r153, %r152, 1056964608;
	or.b32  	%r164, %r163, 1056964608;
	or.b32  	%r171, %r170, 1056964608;
	or.b32  	%r182, %r181, 1056964608;
	or.b32  	%r189, %r188, 1056964608;
	or.b32  	%r200, %r199, 1056964608;
	or.b32  	%r207, %r206, 1056964608;
	or.b32  	%r225, %r224, 1056964608;
	or.b32  	%r235, %r234, 1056964608;
	or.b32  	%r256, %r255, 1056964608;
	or.b32  	%r288, %r287, 1056964608;
	mov.b32 	%r301, %f580;
	or.b16  	%rs5, %rs4, %rs3;
	mov.b32 	%f119, %r146;
	mov.b32 	%f153, %r153;
	mov.b32 	%f188, %r164;
	mov.b32 	%f222, %r171;
	mov.b32 	%f257, %r182;
	mov.b32 	%f291, %r189;
	mov.b32 	%f326, %r200;
	mov.b32 	%f360, %r207;
	mov.b32 	%f390, %r225;
	mov.b32 	%f424, %r235;
	mov.b32 	%f476, %r256;
	mov.b32 	%f528, %r288;
	and.b32  	%r302, %r301, -2147483648;
	shr.u16 	%rs7, %rs5, 4;
	add.f32 	%f120, %f118, %f119;
	abs.f32 	%f122, %f118;
	add.f32 	%f154, %f152, %f153;
	abs.f32 	%f156, %f152;
	add.f32 	%f189, %f187, %f188;
	abs.f32 	%f191, %f187;
	add.f32 	%f223, %f221, %f222;
	abs.f32 	%f225, %f221;
	add.f32 	%f258, %f256, %f257;
	abs.f32 	%f260, %f256;
	add.f32 	%f292, %f290, %f291;
	abs.f32 	%f294, %f290;
	add.f32 	%f327, %f325, %f326;
	abs.f32 	%f329, %f325;
	add.f32 	%f361, %f359, %f360;
	abs.f32 	%f363, %f359;
	add.f32 	%f391, %f389, %f390;
	abs.f32 	%f393, %f389;
	add.f32 	%f425, %f423, %f424;
	abs.f32 	%f427, %f423;
	add.f32 	%f477, %f475, %f476;
	abs.f32 	%f479, %f475;
	add.f32 	%f529, %f527, %f528;
	abs.f32 	%f531, %f527;
	or.b32  	%r303, %r302, 1056964608;
	shl.b16 	%rs6, %rs5, 4;
	and.b16  	%rs8, %rs7, 3840;
	cvt.rzi.f32.f32 	%f121, %f120;
	setp.gt.f32 	%p14, %f122, 0f4B000000;
	cvt.rzi.f32.f32 	%f155, %f154;
	setp.gt.f32 	%p20, %f156, 0f4B000000;
	cvt.rzi.f32.f32 	%f190, %f189;
	setp.gt.f32 	%p26, %f191, 0f4B000000;
	cvt.rzi.f32.f32 	%f224, %f223;
	setp.gt.f32 	%p32, %f225, 0f4B000000;
	cvt.rzi.f32.f32 	%f259, %f258;
	setp.gt.f32 	%p38, %f260, 0f4B000000;
	cvt.rzi.f32.f32 	%f293, %f292;
	setp.gt.f32 	%p44, %f294, 0f4B000000;
	cvt.rzi.f32.f32 	%f328, %f327;
	setp.gt.f32 	%p50, %f329, 0f4B000000;
	cvt.rzi.f32.f32 	%f362, %f361;
	setp.gt.f32 	%p56, %f363, 0f4B000000;
	cvt.rzi.f32.f32 	%f392, %f391;
	setp.gt.f32 	%p61, %f393, 0f4B000000;
	cvt.rzi.f32.f32 	%f426, %f425;
	setp.gt.f32 	%p68, %f427, 0f4B000000;
	cvt.rzi.f32.f32 	%f478, %f477;
	setp.gt.f32 	%p88, %f479, 0f4B000000;
	cvt.rzi.f32.f32 	%f530, %f529;
	setp.gt.f32 	%p108, %f531, 0f4B000000;
	mov.b32 	%f581, %r303;
	or.b16  	%rs9, %rs8, %rs6;
	selp.f32 	%f123, %f118, %f121, %p14;
	cvt.rzi.f32.f32 	%f124, %f118;
	setp.lt.f32 	%p15, %f122, 0f3F000000;
	selp.f32 	%f157, %f152, %f155, %p20;
	cvt.rzi.f32.f32 	%f158, %f152;
	setp.lt.f32 	%p21, %f156, 0f3F000000;
	selp.f32 	%f192, %f187, %f190, %p26;
	cvt.rzi.f32.f32 	%f193, %f187;
	setp.lt.f32 	%p27, %f191, 0f3F000000;
	selp.f32 	%f226, %f221, %f224, %p32;
	cvt.rzi.f32.f32 	%f227, %f221;
	setp.lt.f32 	%p33, %f225, 0f3F000000;
	selp.f32 	%f261, %f256, %f259, %p38;
	cvt.rzi.f32.f32 	%f262, %f256;
	setp.lt.f32 	%p39, %f260, 0f3F000000;
	selp.f32 	%f295, %f290, %f293, %p44;
	cvt.rzi.f32.f32 	%f296, %f290;
	setp.lt.f32 	%p45, %f294, 0f3F000000;
	selp.f32 	%f330, %f325, %f328, %p50;
	cvt.rzi.f32.f32 	%f331, %f325;
	setp.lt.f32 	%p51, %f329, 0f3F000000;
	selp.f32 	%f364, %f359, %f362, %p56;
	cvt.rzi.f32.f32 	%f365, %f359;
	setp.lt.f32 	%p57, %f363, 0f3F000000;
	selp.f32 	%f394, %f389, %f392, %p61;
	cvt.rzi.f32.f32 	%f395, %f389;
	setp.lt.f32 	%p62, %f393, 0f3F000000;
	selp.f32 	%f428, %f423, %f426, %p68;
	cvt.rzi.f32.f32 	%f429, %f423;
	setp.lt.f32 	%p69, %f427, 0f3F000000;
	selp.f32 	%f480, %f475, %f478, %p88;
	cvt.rzi.f32.f32 	%f481, %f475;
	setp.lt.f32 	%p89, %f479, 0f3F000000;
	selp.f32 	%f532, %f527, %f530, %p108;
	cvt.rzi.f32.f32 	%f533, %f527;
	setp.lt.f32 	%p109, %f531, 0f3F000000;
	add.f32 	%f582, %f580, %f581;
	abs.f32 	%f584, %f580;
	and.b16  	%rs10, %rs9, 13107;
	shr.u16 	%rs12, %rs9, 2;
	selp.f32 	%f125, %f124, %f123, %p15;
	selp.f32 	%f159, %f158, %f157, %p21;
	selp.f32 	%f194, %f193, %f192, %p27;
	selp.f32 	%f228, %f227, %f226, %p33;
	selp.f32 	%f263, %f262, %f261, %p39;
	selp.f32 	%f297, %f296, %f295, %p45;
	selp.f32 	%f332, %f331, %f330, %p51;
	selp.f32 	%f366, %f365, %f364, %p57;
	selp.f32 	%f396, %f395, %f394, %p62;
	selp.f32 	%f430, %f429, %f428, %p69;
	selp.f32 	%f482, %f481, %f480, %p89;
	selp.f32 	%f534, %f533, %f532, %p109;
	cvt.rzi.f32.f32 	%f583, %f582;
	setp.gt.f32 	%p130, %f584, 0f4B000000;
	shl.b16 	%rs11, %rs10, 2;
	and.b16  	%rs13, %rs12, 13107;
	fma.rn.f32 	%f126, %f125, 0fBF000000, %f117;
	fma.rn.f32 	%f160, %f159, 0fBF000000, %f151;
	fma.rn.f32 	%f195, %f194, 0fBF000000, %f186;
	fma.rn.f32 	%f229, %f228, 0fBF000000, %f220;
	fma.rn.f32 	%f264, %f263, 0fBF000000, %f255;
	fma.rn.f32 	%f298, %f297, 0fBF000000, %f289;
	fma.rn.f32 	%f333, %f332, 0fBF000000, %f324;
	fma.rn.f32 	%f367, %f366, 0fBF000000, %f358;
	fma.rn.f32 	%f397, %f396, 0fBF000000, %f388;
	fma.rn.f32 	%f431, %f430, 0fBF000000, %f422;
	fma.rn.f32 	%f483, %f482, 0fBF000000, %f686;
	fma.rn.f32 	%f535, %f534, 0fBF000000, %f678;
	selp.f32 	%f585, %f580, %f583, %p130;
	cvt.rzi.f32.f32 	%f586, %f580;
	setp.lt.f32 	%p131, %f584, 0f3F000000;
	or.b16  	%rs14, %rs13, %rs11;
	mul.f32 	%f127, %f126, %f126;
	mul.f32 	%f161, %f160, %f160;
	mul.f32 	%f196, %f195, %f195;
	mul.f32 	%f230, %f229, %f229;
	mul.f32 	%f265, %f264, %f264;
	mul.f32 	%f299, %f298, %f298;
	mul.f32 	%f334, %f333, %f333;
	mul.f32 	%f368, %f367, %f367;
	mul.f32 	%f398, %f397, %f397;
	mul.f32 	%f432, %f431, %f431;
	mul.f32 	%f484, %f483, %f483;
	mul.f32 	%f536, %f535, %f535;
	selp.f32 	%f587, %f586, %f585, %p131;
	and.b16  	%rs15, %rs14, 20480;
	shr.u16 	%rs17, %rs14, 1;
	cvt.rzi.s32.f32 	%r147, %f125;
	fma.rn.f32 	%f128, %f127, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f129, %f127, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r154, %f159;
	fma.rn.f32 	%f162, %f161, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f163, %f161, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r165, %f194;
	fma.rn.f32 	%f197, %f196, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f198, %f196, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r172, %f228;
	fma.rn.f32 	%f231, %f230, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f232, %f230, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r183, %f263;
	fma.rn.f32 	%f266, %f265, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f267, %f265, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r190, %f297;
	fma.rn.f32 	%f300, %f299, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f301, %f299, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r201, %f332;
	fma.rn.f32 	%f335, %f334, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f336, %f334, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r208, %f366;
	fma.rn.f32 	%f369, %f368, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f370, %f368, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f399, %f398, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f400, %f398, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f433, %f432, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f434, %f432, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f485, %f484, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f486, %f484, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f537, %f536, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f538, %f536, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f588, %f587, 0fBF000000, %f690;
	shl.b16 	%rs16, %rs15, 1;
	and.b16  	%rs18, %rs17, 16384;
	add.s32 	%r148, %r147, 1;
	fma.rn.f32 	%f130, %f128, %f127, 0fC0A55DF6;
	fma.rn.f32 	%f131, %f129, %f127, 0f4081E0CF;
	fma.rn.f32 	%f132, %f127, %f126, 0f00000000;
	add.s32 	%r155, %r154, 1;
	fma.rn.f32 	%f164, %f162, %f161, 0fC0A55DF6;
	fma.rn.f32 	%f165, %f163, %f161, 0f4081E0CF;
	fma.rn.f32 	%f166, %f161, %f160, 0f00000000;
	add.s32 	%r166, %r165, 1;
	fma.rn.f32 	%f199, %f197, %f196, 0fC0A55DF6;
	fma.rn.f32 	%f200, %f198, %f196, 0f4081E0CF;
	fma.rn.f32 	%f201, %f196, %f195, 0f00000000;
	add.s32 	%r173, %r172, 1;
	fma.rn.f32 	%f233, %f231, %f230, 0fC0A55DF6;
	fma.rn.f32 	%f234, %f232, %f230, 0f4081E0CF;
	fma.rn.f32 	%f235, %f230, %f229, 0f00000000;
	add.s32 	%r184, %r183, 1;
	fma.rn.f32 	%f268, %f266, %f265, 0fC0A55DF6;
	fma.rn.f32 	%f269, %f267, %f265, 0f4081E0CF;
	fma.rn.f32 	%f270, %f265, %f264, 0f00000000;
	add.s32 	%r191, %r190, 1;
	fma.rn.f32 	%f302, %f300, %f299, 0fC0A55DF6;
	fma.rn.f32 	%f303, %f301, %f299, 0f4081E0CF;
	fma.rn.f32 	%f304, %f299, %f298, 0f00000000;
	add.s32 	%r202, %r201, 1;
	fma.rn.f32 	%f337, %f335, %f334, 0fC0A55DF6;
	fma.rn.f32 	%f338, %f336, %f334, 0f4081E0CF;
	fma.rn.f32 	%f339, %f334, %f333, 0f00000000;
	add.s32 	%r209, %r208, 1;
	fma.rn.f32 	%f371, %f369, %f368, 0fC0A55DF6;
	fma.rn.f32 	%f372, %f370, %f368, 0f4081E0CF;
	fma.rn.f32 	%f373, %f368, %f367, 0f00000000;
	cvt.rzi.s32.f32 	%r226, %f396;
	fma.rn.f32 	%f401, %f399, %f398, 0fC0A55DF6;
	fma.rn.f32 	%f402, %f400, %f398, 0f4081E0CF;
	fma.rn.f32 	%f403, %f398, %f397, 0f00000000;
	cvt.rzi.s32.f32 	%r236, %f430;
	fma.rn.f32 	%f435, %f433, %f432, 0fC0A55DF6;
	fma.rn.f32 	%f436, %f434, %f432, 0f4081E0CF;
	fma.rn.f32 	%f437, %f432, %f431, 0f00000000;
	cvt.rzi.s32.f32 	%r257, %f482;
	fma.rn.f32 	%f487, %f485, %f484, 0fC0A55DF6;
	fma.rn.f32 	%f488, %f486, %f484, 0f4081E0CF;
	fma.rn.f32 	%f489, %f484, %f483, 0f00000000;
	cvt.rzi.s32.f32 	%r289, %f534;
	fma.rn.f32 	%f539, %f537, %f536, 0fC0A55DF6;
	fma.rn.f32 	%f540, %f538, %f536, 0f4081E0CF;
	fma.rn.f32 	%f541, %f536, %f535, 0f00000000;
	mul.f32 	%f589, %f588, %f588;
	or.b16  	%rs19, %rs18, %rs16;
	fma.rn.f32 	%f133, %f131, %f127, 0fC09DE9E6;
	fma.rn.f32 	%f134, %f130, %f132, 0f00000000;
	and.b32  	%r149, %r148, 1;
	fma.rn.f32 	%f167, %f165, %f161, 0fC09DE9E6;
	fma.rn.f32 	%f168, %f164, %f166, 0f00000000;
	and.b32  	%r156, %r155, 1;
	fma.rn.f32 	%f202, %f200, %f196, 0fC09DE9E6;
	fma.rn.f32 	%f203, %f199, %f201, 0f00000000;
	and.b32  	%r167, %r166, 1;
	fma.rn.f32 	%f236, %f234, %f230, 0fC09DE9E6;
	fma.rn.f32 	%f237, %f233, %f235, 0f00000000;
	and.b32  	%r174, %r173, 1;
	fma.rn.f32 	%f271, %f269, %f265, 0fC09DE9E6;
	fma.rn.f32 	%f272, %f268, %f270, 0f00000000;
	and.b32  	%r185, %r184, 1;
	fma.rn.f32 	%f305, %f303, %f299, 0fC09DE9E6;
	fma.rn.f32 	%f306, %f302, %f304, 0f00000000;
	and.b32  	%r192, %r191, 1;
	fma.rn.f32 	%f340, %f338, %f334, 0fC09DE9E6;
	fma.rn.f32 	%f341, %f337, %f339, 0f00000000;
	and.b32  	%r203, %r202, 1;
	fma.rn.f32 	%f374, %f372, %f368, 0fC09DE9E6;
	fma.rn.f32 	%f375, %f371, %f373, 0f00000000;
	and.b32  	%r210, %r209, 1;
	fma.rn.f32 	%f404, %f402, %f398, 0fC09DE9E6;
	fma.rn.f32 	%f405, %f401, %f403, 0f00000000;
	and.b32  	%r227, %r226, 1;
	fma.rn.f32 	%f438, %f436, %f432, 0fC09DE9E6;
	fma.rn.f32 	%f439, %f435, %f437, 0f00000000;
	and.b32  	%r237, %r236, 1;
	fma.rn.f32 	%f490, %f488, %f484, 0fC09DE9E6;
	fma.rn.f32 	%f491, %f487, %f489, 0f00000000;
	and.b32  	%r258, %r257, 1;
	fma.rn.f32 	%f542, %f540, %f536, 0fC09DE9E6;
	fma.rn.f32 	%f543, %f539, %f541, 0f00000000;
	and.b32  	%r290, %r289, 1;
	fma.rn.f32 	%f590, %f589, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f591, %f589, 0f3E684E12, 0fBFAAD2E0;
	shr.u16 	%rs1, %rs19, 13;
	fma.rn.f32 	%f135, %f133, %f127, 0f3F800000;
	fma.rn.f32 	%f136, %f126, 0f40490FDB, %f134;
	setp.eq.b32 	%p16, %r149, 1;
	fma.rn.f32 	%f169, %f167, %f161, 0f3F800000;
	fma.rn.f32 	%f170, %f160, 0f40490FDB, %f168;
	setp.eq.b32 	%p22, %r156, 1;
	fma.rn.f32 	%f204, %f202, %f196, 0f3F800000;
	fma.rn.f32 	%f205, %f195, 0f40490FDB, %f203;
	setp.eq.b32 	%p28, %r167, 1;
	fma.rn.f32 	%f238, %f236, %f230, 0f3F800000;
	fma.rn.f32 	%f239, %f229, 0f40490FDB, %f237;
	setp.eq.b32 	%p34, %r174, 1;
	fma.rn.f32 	%f273, %f271, %f265, 0f3F800000;
	fma.rn.f32 	%f274, %f264, 0f40490FDB, %f272;
	setp.eq.b32 	%p40, %r185, 1;
	fma.rn.f32 	%f307, %f305, %f299, 0f3F800000;
	fma.rn.f32 	%f308, %f298, 0f40490FDB, %f306;
	setp.eq.b32 	%p46, %r192, 1;
	fma.rn.f32 	%f342, %f340, %f334, 0f3F800000;
	fma.rn.f32 	%f343, %f333, 0f40490FDB, %f341;
	setp.eq.b32 	%p52, %r203, 1;
	fma.rn.f32 	%f376, %f374, %f368, 0f3F800000;
	fma.rn.f32 	%f377, %f367, 0f40490FDB, %f375;
	setp.eq.b32 	%p58, %r210, 1;
	fma.rn.f32 	%f406, %f404, %f398, 0f3F800000;
	fma.rn.f32 	%f407, %f397, 0f40490FDB, %f405;
	setp.eq.b32 	%p63, %r227, 1;
	fma.rn.f32 	%f440, %f438, %f432, 0f3F800000;
	fma.rn.f32 	%f441, %f431, 0f40490FDB, %f439;
	setp.eq.b32 	%p70, %r237, 1;
	fma.rn.f32 	%f492, %f490, %f484, 0f3F800000;
	fma.rn.f32 	%f493, %f483, 0f40490FDB, %f491;
	setp.eq.b32 	%p90, %r258, 1;
	fma.rn.f32 	%f544, %f542, %f536, 0f3F800000;
	fma.rn.f32 	%f545, %f535, 0f40490FDB, %f543;
	setp.eq.b32 	%p110, %r290, 1;
	cvt.rzi.s32.f32 	%r304, %f587;
	fma.rn.f32 	%f592, %f590, %f589, 0fC0A55DF6;
	fma.rn.f32 	%f593, %f591, %f589, 0f4081E0CF;
	fma.rn.f32 	%f594, %f589, %f588, 0f00000000;
	and.b16  	%rs20, %rs1, 6;
	shl.b32 	%r141, %r1, 1;
	selp.f32 	%f137, %f135, %f136, %p16;
	and.b32  	%r150, %r148, 2;
	selp.f32 	%f171, %f169, %f170, %p22;
	and.b32  	%r157, %r155, 2;
	selp.f32 	%f206, %f204, %f205, %p28;
	and.b32  	%r168, %r166, 2;
	selp.f32 	%f240, %f238, %f239, %p34;
	and.b32  	%r175, %r173, 2;
	selp.f32 	%f275, %f273, %f274, %p40;
	and.b32  	%r186, %r184, 2;
	selp.f32 	%f309, %f307, %f308, %p46;
	and.b32  	%r193, %r191, 2;
	selp.f32 	%f344, %f342, %f343, %p52;
	and.b32  	%r204, %r202, 2;
	selp.f32 	%f378, %f376, %f377, %p58;
	and.b32  	%r211, %r209, 2;
	selp.f32 	%f408, %f406, %f407, %p63;
	and.b32  	%r228, %r226, 2;
	selp.f32 	%f442, %f440, %f441, %p70;
	and.b32  	%r238, %r236, 2;
	selp.f32 	%f494, %f492, %f493, %p90;
	and.b32  	%r259, %r257, 2;
	selp.f32 	%f546, %f544, %f545, %p110;
	and.b32  	%r291, %r289, 2;
	fma.rn.f32 	%f595, %f593, %f589, 0fC09DE9E6;
	fma.rn.f32 	%f596, %f592, %f594, 0f00000000;
	and.b32  	%r305, %r304, 1;
	cvt.u32.u16 	%r58, %rs20;
	and.b32  	%r59, %r141, 504;
	setp.eq.s32 	%p17, %r150, 0;
	sub.f32 	%f139, %f138, %f137;
	setp.eq.s32 	%p23, %r157, 0;
	sub.f32 	%f173, %f138, %f171;
	setp.eq.s32 	%p29, %r168, 0;
	sub.f32 	%f208, %f138, %f206;
	setp.eq.s32 	%p35, %r175, 0;
	sub.f32 	%f242, %f138, %f240;
	setp.eq.s32 	%p41, %r186, 0;
	sub.f32 	%f277, %f138, %f275;
	setp.eq.s32 	%p47, %r193, 0;
	sub.f32 	%f311, %f138, %f309;
	setp.eq.s32 	%p53, %r204, 0;
	sub.f32 	%f346, %f138, %f344;
	setp.eq.s32 	%p59, %r211, 0;
	sub.f32 	%f380, %f138, %f378;
	setp.eq.s32 	%p64, %r228, 0;
	neg.f32 	%f410, %f408;
	add.s32 	%r229, %r226, 1;
	cvt.rzi.f32.f32 	%f415, %f388;
	setp.eq.s32 	%p71, %r238, 0;
	neg.f32 	%f444, %f442;
	add.s32 	%r239, %r236, 1;
	cvt.rzi.f32.f32 	%f448, %f422;
	setp.eq.s32 	%p91, %r259, 0;
	neg.f32 	%f496, %f494;
	add.s32 	%r260, %r257, 1;
	cvt.rzi.f32.f32 	%f501, %f686;
	setp.eq.s32 	%p111, %r291, 0;
	neg.f32 	%f548, %f546;
	add.s32 	%r292, %r289, 1;
	cvt.rzi.f32.f32 	%f553, %f678;
	fma.rn.f32 	%f597, %f595, %f589, 0f3F800000;
	fma.rn.f32 	%f598, %f588, 0f40490FDB, %f596;
	setp.eq.b32 	%p132, %r305, 1;
	or.b32  	%r142, %r59, %r58;
	selp.f32 	%f140, %f137, %f139, %p17;
	selp.f32 	%f174, %f171, %f173, %p23;
	selp.f32 	%f209, %f206, %f208, %p29;
	selp.f32 	%f243, %f240, %f242, %p35;
	selp.f32 	%f278, %f275, %f277, %p41;
	selp.f32 	%f312, %f309, %f311, %p47;
	selp.f32 	%f347, %f344, %f346, %p53;
	selp.f32 	%f381, %f378, %f380, %p59;
	selp.f32 	%f409, %f407, %f406, %p63;
	selp.f32 	%f411, %f408, %f410, %p64;
	and.b32  	%r230, %r229, 2;
	setp.eq.f32 	%p66, %f415, %f388;
	mul.f32 	%f416, %f388, 0f00000000;
	selp.f32 	%f443, %f441, %f440, %p70;
	selp.f32 	%f445, %f442, %f444, %p71;
	and.b32  	%r240, %r239, 2;
	setp.eq.f32 	%p73, %f448, %f422;
	mul.f32 	%f449, %f422, 0f00000000;
	selp.f32 	%f495, %f493, %f492, %p90;
	selp.f32 	%f497, %f494, %f496, %p91;
	and.b32  	%r261, %r260, 2;
	setp.eq.f32 	%p93, %f501, %f686;
	mul.f32 	%f502, %f686, 0f00000000;
	selp.f32 	%f547, %f545, %f544, %p110;
	selp.f32 	%f549, %f546, %f548, %p111;
	and.b32  	%r293, %r292, 2;
	setp.eq.f32 	%p113, %f553, %f678;
	mul.f32 	%f554, %f678, 0f00000000;
	selp.f32 	%f599, %f597, %f598, %p132;
	and.b32  	%r306, %r304, 2;
	shr.u32 	%r143, %r142, 1;
	mul.f32 	%f70, %f140, %f140;
	mul.f32 	%f4, %f174, %f174;
	mul.f32 	%f8, %f209, %f209;
	mul.f32 	%f13, %f243, %f243;
	mul.f32 	%f17, %f278, %f278;
	mul.f32 	%f22, %f312, %f312;
	mul.f32 	%f26, %f347, %f347;
	mul.f32 	%f31, %f381, %f381;
	setp.eq.s32 	%p65, %r230, 0;
	sub.f32 	%f413, %f138, %f409;
	selp.f32 	%f417, %f416, %f411, %p66;
	abs.f32 	%f418, %f388;
	setp.eq.s32 	%p72, %r240, 0;
	sub.f32 	%f446, %f138, %f443;
	selp.f32 	%f450, %f449, %f445, %p73;
	abs.f32 	%f451, %f422;
	setp.eq.s32 	%p92, %r261, 0;
	sub.f32 	%f499, %f138, %f495;
	selp.f32 	%f87, %f502, %f497, %p93;
	abs.f32 	%f503, %f686;
	setp.eq.s32 	%p112, %r293, 0;
	sub.f32 	%f551, %f138, %f547;
	selp.f32 	%f555, %f554, %f549, %p113;
	abs.f32 	%f556, %f678;
	setp.eq.s32 	%p133, %r306, 0;
	neg.f32 	%f601, %f599;
	add.s32 	%r307, %r304, 1;
	cvt.rzi.f32.f32 	%f606, %f690;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd54, %r143, 4;
	mul.f32 	%f144, %f70, 0f3D87E86B;
	mul.f32 	%f178, %f4, 0f3D87E86B;
	mul.f32 	%f213, %f8, 0f3D87E86B;
	mul.f32 	%f247, %f13, 0f3D87E86B;
	mul.f32 	%f282, %f17, 0f3D87E86B;
	mul.f32 	%f316, %f22, 0f3D87E86B;
	mul.f32 	%f351, %f26, 0f3D87E86B;
	mul.f32 	%f384, %f31, 0f3D87E86B;
	selp.f32 	%f414, %f409, %f413, %p65;
	setp.gt.f32 	%p67, %f418, 0f4B800000;
	add.f32 	%f419, %f417, 0f3F800000;
	selp.f32 	%f447, %f443, %f446, %p72;
	setp.gt.f32 	%p74, %f451, 0f4B800000;
	add.f32 	%f452, %f450, 0f3F800000;
	selp.f32 	%f500, %f495, %f499, %p92;
	setp.gt.f32 	%p94, %f503, 0f4B800000;
	add.f32 	%f504, %f87, 0f3F800000;
	selp.f32 	%f552, %f547, %f551, %p112;
	setp.gt.f32 	%p114, %f556, 0f4B800000;
	add.f32 	%f557, %f555, 0f3F800000;
	selp.f32 	%f600, %f598, %f597, %p132;
	selp.f32 	%f602, %f599, %f601, %p133;
	and.b32  	%r308, %r307, 2;
	setp.eq.f32 	%p135, %f606, %f690;
	mul.f32 	%f607, %f690, 0f00000000;
	add.s64 	%rd55, %rd1, %rd54;
	mul.f32 	%f3, %f144, %f668;
	mul.f32 	%f179, %f178, %f669;
	mul.f32 	%f12, %f213, %f670;
	mul.f32 	%f248, %f247, %f671;
	mul.f32 	%f21, %f282, %f672;
	mul.f32 	%f317, %f316, %f673;
	mul.f32 	%f30, %f351, %f674;
	mul.f32 	%f385, %f384, %f675;
	selp.f32 	%f420, %f419, %f414, %p67;
	selp.f32 	%f453, %f452, %f447, %p74;
	selp.f32 	%f88, %f504, %f500, %p94;
	selp.f32 	%f558, %f557, %f552, %p114;
	setp.eq.s32 	%p134, %r308, 0;
	sub.f32 	%f604, %f138, %f600;
	selp.f32 	%f608, %f607, %f602, %p135;
	abs.f32 	%f609, %f690;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	shl.b32 	%r56, %r3, 2;
	and.b32  	%r57, %r3, 2;
	ld.global.u32 	%r60, [%rd55];
	mov.b32 	%r160, %f179;
	mov.b32 	%r159, %f3;
	mov.b32 	%r178, %f248;
	mov.b32 	%r177, %f12;
	mov.b32 	%r196, %f317;
	mov.b32 	%r195, %f21;
	mov.b32 	%r214, %f385;
	mov.b32 	%r213, %f30;
	mov.b32 	%r216, %f420;
	mov.b32 	%r217, %f453;
	mov.b32 	%r219, %f417;
	mov.b32 	%r220, %f450;
	mov.b32 	%r276, %f558;
	mov.b32 	%r275, %f88;
	mov.b32 	%r282, %f555;
	mov.b32 	%r281, %f87;
	setp.eq.s32 	%p129, %r18, %r58;
	selp.f32 	%f605, %f600, %f604, %p134;
	setp.gt.f32 	%p136, %f609, 0f4B800000;
	add.f32 	%f610, %f608, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r158, %r160, %r159;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r176, %r178, %r177;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r194, %r196, %r195;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r212, %r214, %r213;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r215, %r217, %r216;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r218, %r220, %r219;
	// end inline asm
	xor.b32  	%r279, %r282, -2147483648;
	xor.b32  	%r278, %r281, -2147483648;
	or.b16  	%rs21, %rs1, 1;
	selp.f32 	%f611, %f610, %f605, %p136;
	selp.f32 	%f612, 0f3F800000, 0f00000000, %p129;
	// begin inline asm
	cvt.rn.f16x2.f32 %r274, %r276, %r275;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r277, %r279, %r278;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r280, %r282, %r281;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r283, %r276, %r275;
	// end inline asm
	cvt.u32.u16 	%r31, %rs21;
	mul.f32 	%f106, %f611, %f612;
	mul.f32 	%f107, %f608, %f612;
	setp.eq.s32 	%p149, %r18, %r31;
	add.f32 	%f633, %f682, %f682;
	mov.b32 	%r327, %f633;
	and.b32  	%r328, %r327, -2147483648;
	or.b32  	%r329, %r328, 1056964608;
	mov.b32 	%f634, %r329;
	add.f32 	%f635, %f633, %f634;
	cvt.rzi.f32.f32 	%f636, %f635;
	abs.f32 	%f637, %f633;
	setp.gt.f32 	%p150, %f637, 0f4B000000;
	selp.f32 	%f638, %f633, %f636, %p150;
	cvt.rzi.f32.f32 	%f639, %f633;
	setp.lt.f32 	%p151, %f637, 0f3F000000;
	selp.f32 	%f640, %f639, %f638, %p151;
	cvt.rzi.s32.f32 	%r330, %f640;
	fma.rn.f32 	%f641, %f640, 0fBF000000, %f682;
	mul.f32 	%f642, %f641, %f641;
	fma.rn.f32 	%f643, %f642, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f644, %f642, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f645, %f643, %f642, 0fC0A55DF6;
	fma.rn.f32 	%f646, %f644, %f642, 0f4081E0CF;
	fma.rn.f32 	%f647, %f642, %f641, 0f00000000;
	fma.rn.f32 	%f648, %f646, %f642, 0fC09DE9E6;
	fma.rn.f32 	%f649, %f645, %f647, 0f00000000;
	fma.rn.f32 	%f650, %f648, %f642, 0f3F800000;
	fma.rn.f32 	%f651, %f641, 0f40490FDB, %f649;
	and.b32  	%r331, %r330, 1;
	setp.eq.b32 	%p152, %r331, 1;
	selp.f32 	%f652, %f650, %f651, %p152;
	selp.f32 	%f653, %f651, %f650, %p152;
	and.b32  	%r332, %r330, 2;
	setp.eq.s32 	%p153, %r332, 0;
	neg.f32 	%f654, %f652;
	selp.f32 	%f655, %f652, %f654, %p153;
	add.s32 	%r333, %r330, 1;
	and.b32  	%r334, %r333, 2;
	setp.eq.s32 	%p154, %r334, 0;
	sub.f32 	%f657, %f138, %f653;
	selp.f32 	%f658, %f653, %f657, %p154;
	cvt.rzi.f32.f32 	%f659, %f682;
	setp.eq.f32 	%p155, %f659, %f682;
	mul.f32 	%f660, %f682, 0f00000000;
	selp.f32 	%f661, %f660, %f655, %p155;
	abs.f32 	%f662, %f682;
	setp.gt.f32 	%p156, %f662, 0f4B800000;
	add.f32 	%f663, %f661, 0f3F800000;
	selp.f32 	%f664, %f663, %f658, %p156;
	selp.f32 	%f665, 0f3F800000, 0f00000000, %p149;
	mul.f32 	%f666, %f664, %f665;
	mul.f32 	%f667, %f661, %f665;
	mov.b32 	%r317, %f666;
	mov.b32 	%r316, %f106;
	// begin inline asm
	cvt.rn.f16x2.f32 %r315, %r317, %r316;
	// end inline asm
	mov.b32 	%r323, %f667;
	xor.b32  	%r320, %r323, -2147483648;
	mov.b32 	%r322, %f107;
	xor.b32  	%r319, %r322, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r318, %r320, %r319;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r321, %r323, %r322;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r324, %r317, %r316;
	// end inline asm
	shl.b32 	%r336, %r128, 13;
	and.b32  	%r337, %r4, 1;
	neg.s32 	%r338, %r337;
	or.b32  	%r339, %r337, %r16;
	shl.b32 	%r340, %r4, 2;
	and.b32  	%r44, %r340, 24;
	or.b32  	%r45, %r44, %r339;
	and.b32  	%r341, %r2, 7168;
	shl.b32 	%r342, %r1, 5;
	and.b32  	%r46, %r342, 64;
	and.b32  	%r343, %r56, 28;
	and.b32  	%r344, %r342, 32;
	or.b32  	%r47, %r343, %r344;
	or.b32  	%r345, %r46, %r341;
	or.b32  	%r346, %r345, %r47;
	or.b32  	%r48, %r346, %r336;
	and.b32  	%r49, %r3, 8;
	shl.b32 	%r347, %r3, 4;
	or.b32  	%r348, %r347, %r49;
	shr.u32 	%r349, %r348, 2;
	and.b32  	%r350, %r349, 30;
	and.b32  	%r351, %r5, 32;
	and.b32  	%r352, %r56, 16;
	shl.b32 	%r353, %r4, 1;
	or.b32  	%r354, %r352, %r353;
	shl.b32 	%r355, %r3, 3;
	and.b32  	%r356, %r355, 64;
	or.b32  	%r357, %r354, %r356;
	and.b32  	%r358, %r72, 32;
	or.b32  	%r359, %r357, %r358;
	shr.u32 	%r360, %r359, 2;
	or.b32  	%r361, %r360, %r351;
	or.b32  	%r362, %r56, %r57;
	bfe.u32 	%r363, %r362, 1, 2;
	mad.lo.s32 	%r364, %r363, 65, %r351;
	add.s32 	%r365, %r364, %r360;
	shr.u32 	%r366, %r3, 4;
	and.b32  	%r50, %r4, 6;
	shl.b32 	%r367, %r130, 16;
	add.s32 	%r368, %r367, -196608;
	and.b32  	%r369, %r340, 4;
	or.b32  	%r370, %r369, %r15;
	or.b32  	%r371, %r370, %r59;
	shl.b32 	%r51, %r371, 7;
	cvt.s64.s32 	%rd5, %r368;
	shr.u32 	%r372, %r62, 1;
	shr.u32 	%r373, %r4, 1;
	setp.gt.u32 	%p158, %r3, 15;
	or.b32  	%r374, %r373, 4;
	or.b32  	%r375, %r373, 8;
	or.b32  	%r376, %r373, 12;
	or.b32  	%r377, %r373, 16;
	or.b32  	%r378, %r373, 20;
	or.b32  	%r379, %r373, 24;
	or.b32  	%r380, %r373, 28;
	mul.lo.s32 	%r381, %r373, 289;
	selp.b32 	%r382, 65, 0, %p158;
	setp.eq.s32 	%p159, %r337, 0;
	and.b32  	%r383, %r338, 130;
	add.s32 	%r384, %r383, %r350;
	or.b32  	%r385, %r384, %r382;
	add.s32 	%r386, %r385, %r381;
	mul.wide.u32 	%rd56, %r386, 4;
	mov.u64 	%rd57, shmem;
	add.s64 	%rd6, %rd57, %rd56;
	selp.b64 	%rd58, 65, 0, %p158;
	cvt.u64.u32 	%rd59, %r381;
	selp.b64 	%rd60, 0, 130, %p159;
	cvt.u64.u32 	%rd61, %r350;
	add.s64 	%rd62, %rd61, %rd60;
	add.s64 	%rd63, %rd62, %rd59;
	add.s64 	%rd64, %rd63, %rd58;
	shl.b64 	%rd65, %rd64, 2;
	add.s64 	%rd7, %rd57, %rd65;
	mul.lo.s32 	%r387, %r374, 289;
	add.s32 	%r388, %r385, %r387;
	mul.wide.u32 	%rd66, %r388, 4;
	add.s64 	%rd8, %rd57, %rd66;
	cvt.u64.u32 	%rd67, %r387;
	add.s64 	%rd68, %rd62, %rd67;
	add.s64 	%rd69, %rd68, %rd58;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd9, %rd57, %rd70;
	mul.lo.s32 	%r389, %r375, 289;
	add.s32 	%r390, %r385, %r389;
	mul.wide.u32 	%rd71, %r390, 4;
	add.s64 	%rd10, %rd57, %rd71;
	cvt.u64.u32 	%rd72, %r389;
	add.s64 	%rd73, %rd62, %rd72;
	add.s64 	%rd74, %rd73, %rd58;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd11, %rd57, %rd75;
	mul.lo.s32 	%r391, %r376, 289;
	add.s32 	%r392, %r385, %r391;
	mul.wide.u32 	%rd76, %r392, 4;
	add.s64 	%rd12, %rd57, %rd76;
	cvt.u64.u32 	%rd77, %r391;
	add.s64 	%rd78, %rd62, %rd77;
	add.s64 	%rd79, %rd78, %rd58;
	shl.b64 	%rd80, %rd79, 2;
	add.s64 	%rd13, %rd57, %rd80;
	mul.lo.s32 	%r393, %r377, 289;
	add.s32 	%r394, %r385, %r393;
	mul.wide.u32 	%rd81, %r394, 4;
	add.s64 	%rd14, %rd57, %rd81;
	cvt.u64.u32 	%rd82, %r393;
	add.s64 	%rd83, %rd62, %rd82;
	add.s64 	%rd84, %rd83, %rd58;
	shl.b64 	%rd85, %rd84, 2;
	add.s64 	%rd15, %rd57, %rd85;
	mul.lo.s32 	%r395, %r378, 289;
	add.s32 	%r396, %r385, %r395;
	mul.wide.u32 	%rd86, %r396, 4;
	add.s64 	%rd16, %rd57, %rd86;
	cvt.u64.u32 	%rd87, %r395;
	add.s64 	%rd88, %rd62, %rd87;
	add.s64 	%rd89, %rd88, %rd58;
	shl.b64 	%rd90, %rd89, 2;
	add.s64 	%rd17, %rd57, %rd90;
	mul.lo.s32 	%r397, %r379, 289;
	add.s32 	%r398, %r385, %r397;
	mul.wide.u32 	%rd91, %r398, 4;
	add.s64 	%rd18, %rd57, %rd91;
	cvt.u64.u32 	%rd92, %r397;
	add.s64 	%rd93, %rd62, %rd92;
	add.s64 	%rd94, %rd93, %rd58;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd19, %rd57, %rd95;
	mul.lo.s32 	%r399, %r380, 289;
	add.s32 	%r400, %r385, %r399;
	mul.wide.u32 	%rd96, %r400, 4;
	add.s64 	%rd20, %rd57, %rd96;
	cvt.u64.u32 	%rd97, %r399;
	add.s64 	%rd98, %rd62, %rd97;
	add.s64 	%rd99, %rd98, %rd58;
	shl.b64 	%rd100, %rd99, 2;
	add.s64 	%rd21, %rd57, %rd100;
	and.b32  	%r401, %r3, 1;
	neg.s32 	%r402, %r401;
	and.b32  	%r403, %r402, 130;
	and.b32  	%r404, %r353, 2;
	or.b32  	%r405, %r404, %r366;
	mul.lo.s32 	%r406, %r405, 65;
	add.s32 	%r407, %r406, %r350;
	add.s32 	%r408, %r407, %r381;
	mul.wide.u32 	%rd101, %r408, 4;
	add.s64 	%rd22, %rd57, %rd101;
	cvt.u64.u32 	%rd102, %r406;
	add.s64 	%rd103, %rd61, %rd102;
	add.s64 	%rd104, %rd103, %rd59;
	shl.b64 	%rd105, %rd104, 2;
	add.s64 	%rd23, %rd57, %rd105;
	add.s32 	%r409, %r407, %r387;
	mul.wide.u32 	%rd106, %r409, 4;
	add.s64 	%rd24, %rd57, %rd106;
	add.s64 	%rd107, %rd103, %rd67;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd25, %rd57, %rd108;
	add.s32 	%r410, %r407, %r389;
	mul.wide.u32 	%rd109, %r410, 4;
	add.s64 	%rd26, %rd57, %rd109;
	add.s64 	%rd110, %rd103, %rd72;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd27, %rd57, %rd111;
	add.s32 	%r411, %r407, %r391;
	mul.wide.u32 	%rd112, %r411, 4;
	add.s64 	%rd28, %rd57, %rd112;
	add.s64 	%rd113, %rd103, %rd77;
	shl.b64 	%rd114, %rd113, 2;
	add.s64 	%rd29, %rd57, %rd114;
	add.s32 	%r412, %r407, %r393;
	mul.wide.u32 	%rd115, %r412, 4;
	add.s64 	%rd30, %rd57, %rd115;
	add.s64 	%rd116, %rd103, %rd82;
	shl.b64 	%rd117, %rd116, 2;
	add.s64 	%rd31, %rd57, %rd117;
	add.s32 	%r413, %r407, %r395;
	mul.wide.u32 	%rd118, %r413, 4;
	add.s64 	%rd32, %rd57, %rd118;
	add.s64 	%rd119, %rd103, %rd87;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd33, %rd57, %rd120;
	add.s32 	%r414, %r407, %r397;
	mul.wide.u32 	%rd121, %r414, 4;
	add.s64 	%rd34, %rd57, %rd121;
	add.s64 	%rd122, %rd103, %rd92;
	shl.b64 	%rd123, %rd122, 2;
	add.s64 	%rd35, %rd57, %rd123;
	add.s32 	%r415, %r407, %r399;
	mul.wide.u32 	%rd124, %r415, 4;
	add.s64 	%rd36, %rd57, %rd124;
	add.s64 	%rd125, %rd103, %rd97;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd37, %rd57, %rd126;
	mul.wide.u32 	%rd127, %r365, 4;
	add.s64 	%rd38, %rd57, %rd127;
	add.s32 	%r416, %r403, %r361;
	mad.lo.s32 	%r417, %r372, 65, %r416;
	mul.wide.u32 	%rd128, %r417, 4;
	add.s64 	%rd39, %rd57, %rd128;
	setp.eq.s32 	%p160, %r49, 0;
	mov.u16 	%rs87, 25600;
	mov.u16 	%rs61, 21504;
	mov.u16 	%rs95, 18432;
	mov.u16 	%rs83, -14592;
	setp.eq.s32 	%p186, %r50, 6;
	mov.u32 	%r1303, %r1297;
	mov.u32 	%r1313, %r1297;
	mov.u32 	%r1312, %r1297;
	mov.u32 	%r55, %r1297;
	bra.uni 	$L__BB0_62;
$L__BB0_93:                             // %pass13076
                                        //   in Loop: Header=BB0_62 Depth=1
	or.b32  	%r1293, %r1315, 1835008;
	cvt.s64.s32 	%rd229, %r1293;
	add.s64 	%rd230, %rd229, %rd5;
	shr.u64 	%rd231, %rd230, 36;
	add.s64 	%rd232, %rd230, %rd231;
	shr.s64 	%rd233, %rd232, 28;
	setp.lt.s64 	%p213, %rd230, 0;
	and.b64  	%rd234, %rd232, -268435456;
	setp.ne.s64 	%p214, %rd234, %rd230;
	and.pred  	%p215, %p213, %p214;
	selp.u64 	%rd235, 1, 0, %p215;
	sub.s64 	%rd236, %rd235, %rd233;
	shl.b64 	%rd237, %rd236, 28;
	add.s64 	%rd238, %rd237, %rd230;
	shl.b64 	%rd239, %rd238, 2;
	add.s64 	%rd240, %rd3, %rd239;
	st.global.v4.u32 	[%rd240], {%r122, %r124, %r123, %r125};
	setp.ne.s32 	%p216, %r55, 32512;
	add.s32 	%r55, %r55, 256;
	add.s32 	%r1294, %r55, %r128;
	setp.lt.s32 	%p217, %r1294, %r129;
	and.pred  	%p218, %p216, %p217;
	@%p218 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_94;
$L__BB0_62:                             // %L1139
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_63 Depth 2
	or.b32  	%r547, %r55, %r45;
	or.b32  	%r548, %r547, %r17;
	shl.b32 	%r549, %r548, 13;
	add.s32 	%r550, %r48, %r549;
	shr.s32 	%r551, %r550, 31;
	shr.u32 	%r552, %r551, 4;
	add.s32 	%r553, %r550, %r552;
	shr.s32 	%r554, %r553, 28;
	setp.lt.s32 	%p161, %r550, 0;
	and.b32  	%r555, %r553, -268435456;
	setp.ne.s32 	%p162, %r555, %r550;
	and.pred  	%p163, %p161, %p162;
	selp.u32 	%r556, 1, 0, %p163;
	sub.s32 	%r557, %r556, %r554;
	shl.b32 	%r558, %r557, 28;
	add.s32 	%r559, %r558, %r550;
	mul.wide.s32 	%rd129, %r559, 4;
	add.s64 	%rd130, %rd2, %rd129;
	ld.global.v4.u32 	{%r560, %r561, %r562, %r563}, [%rd130];
	or.b32  	%r564, %r549, 262144;
	add.s32 	%r565, %r48, %r564;
	shr.s32 	%r566, %r565, 31;
	shr.u32 	%r567, %r566, 4;
	add.s32 	%r568, %r565, %r567;
	shr.s32 	%r569, %r568, 28;
	setp.lt.s32 	%p164, %r565, 0;
	and.b32  	%r570, %r568, -268435456;
	setp.ne.s32 	%p165, %r570, %r565;
	and.pred  	%p166, %p164, %p165;
	selp.u32 	%r571, 1, 0, %p166;
	sub.s32 	%r572, %r571, %r569;
	shl.b32 	%r573, %r572, 28;
	add.s32 	%r574, %r573, %r565;
	mul.wide.s32 	%rd131, %r574, 4;
	add.s64 	%rd132, %rd2, %rd131;
	ld.global.v4.u32 	{%r575, %r576, %r577, %r578}, [%rd132];
	or.b32  	%r579, %r549, 524288;
	add.s32 	%r580, %r48, %r579;
	shr.s32 	%r581, %r580, 31;
	shr.u32 	%r582, %r581, 4;
	add.s32 	%r583, %r580, %r582;
	shr.s32 	%r584, %r583, 28;
	setp.lt.s32 	%p167, %r580, 0;
	and.b32  	%r585, %r583, -268435456;
	setp.ne.s32 	%p168, %r585, %r580;
	and.pred  	%p169, %p167, %p168;
	selp.u32 	%r586, 1, 0, %p169;
	sub.s32 	%r587, %r586, %r584;
	shl.b32 	%r588, %r587, 28;
	add.s32 	%r589, %r588, %r580;
	mul.wide.s32 	%rd133, %r589, 4;
	add.s64 	%rd134, %rd2, %rd133;
	ld.global.v4.u32 	{%r590, %r591, %r592, %r593}, [%rd134];
	or.b32  	%r594, %r549, 786432;
	add.s32 	%r595, %r48, %r594;
	shr.s32 	%r596, %r595, 31;
	shr.u32 	%r597, %r596, 4;
	add.s32 	%r598, %r595, %r597;
	shr.s32 	%r599, %r598, 28;
	setp.lt.s32 	%p170, %r595, 0;
	and.b32  	%r600, %r598, -268435456;
	setp.ne.s32 	%p171, %r600, %r595;
	and.pred  	%p172, %p170, %p171;
	selp.u32 	%r601, 1, 0, %p172;
	sub.s32 	%r602, %r601, %r599;
	shl.b32 	%r603, %r602, 28;
	add.s32 	%r604, %r603, %r595;
	mul.wide.s32 	%rd135, %r604, 4;
	add.s64 	%rd136, %rd2, %rd135;
	ld.global.v4.u32 	{%r605, %r606, %r607, %r608}, [%rd136];
	or.b32  	%r609, %r549, 1048576;
	add.s32 	%r610, %r48, %r609;
	shr.s32 	%r611, %r610, 31;
	shr.u32 	%r612, %r611, 4;
	add.s32 	%r613, %r610, %r612;
	shr.s32 	%r614, %r613, 28;
	setp.lt.s32 	%p173, %r610, 0;
	and.b32  	%r615, %r613, -268435456;
	setp.ne.s32 	%p174, %r615, %r610;
	and.pred  	%p175, %p173, %p174;
	selp.u32 	%r616, 1, 0, %p175;
	sub.s32 	%r617, %r616, %r614;
	shl.b32 	%r618, %r617, 28;
	add.s32 	%r619, %r618, %r610;
	mul.wide.s32 	%rd137, %r619, 4;
	add.s64 	%rd138, %rd2, %rd137;
	ld.global.v4.u32 	{%r620, %r621, %r622, %r623}, [%rd138];
	or.b32  	%r624, %r549, 1310720;
	add.s32 	%r625, %r48, %r624;
	shr.s32 	%r626, %r625, 31;
	shr.u32 	%r627, %r626, 4;
	add.s32 	%r628, %r625, %r627;
	shr.s32 	%r629, %r628, 28;
	setp.lt.s32 	%p176, %r625, 0;
	and.b32  	%r630, %r628, -268435456;
	setp.ne.s32 	%p177, %r630, %r625;
	and.pred  	%p178, %p176, %p177;
	selp.u32 	%r631, 1, 0, %p178;
	sub.s32 	%r632, %r631, %r629;
	shl.b32 	%r633, %r632, 28;
	add.s32 	%r634, %r633, %r625;
	mul.wide.s32 	%rd139, %r634, 4;
	add.s64 	%rd140, %rd2, %rd139;
	ld.global.v4.u32 	{%r635, %r636, %r637, %r638}, [%rd140];
	or.b32  	%r639, %r549, 1572864;
	add.s32 	%r640, %r48, %r639;
	shr.s32 	%r641, %r640, 31;
	shr.u32 	%r642, %r641, 4;
	add.s32 	%r643, %r640, %r642;
	shr.s32 	%r644, %r643, 28;
	setp.lt.s32 	%p179, %r640, 0;
	and.b32  	%r645, %r643, -268435456;
	setp.ne.s32 	%p180, %r645, %r640;
	and.pred  	%p181, %p179, %p180;
	selp.u32 	%r646, 1, 0, %p181;
	sub.s32 	%r647, %r646, %r644;
	shl.b32 	%r648, %r647, 28;
	add.s32 	%r649, %r648, %r640;
	mul.wide.s32 	%rd141, %r649, 4;
	add.s64 	%rd142, %rd2, %rd141;
	ld.global.v4.u32 	{%r650, %r651, %r652, %r653}, [%rd142];
	or.b32  	%r654, %r549, 1835008;
	add.s32 	%r655, %r48, %r654;
	shr.s32 	%r656, %r655, 31;
	shr.u32 	%r657, %r656, 4;
	add.s32 	%r658, %r655, %r657;
	shr.s32 	%r659, %r658, 28;
	setp.lt.s32 	%p182, %r655, 0;
	and.b32  	%r660, %r658, -268435456;
	setp.ne.s32 	%p183, %r660, %r655;
	and.pred  	%p184, %p182, %p183;
	selp.u32 	%r661, 1, 0, %p184;
	sub.s32 	%r662, %r661, %r659;
	shl.b32 	%r663, %r662, 28;
	add.s32 	%r664, %r663, %r655;
	mul.wide.s32 	%rd143, %r664, 4;
	add.s64 	%rd144, %rd2, %rd143;
	ld.global.v4.u32 	{%r665, %r666, %r667, %r668}, [%rd144];
	selp.b32 	%r669, %r562, %r560, %p160;
	shfl.sync.bfly.b32	%r670, %r669, 8, 31, -1;
	selp.b32 	%r419, %r560, %r670, %p160;
	selp.b32 	%r420, %r670, %r562, %p160;
	selp.b32 	%r671, %r563, %r561, %p160;
	shfl.sync.bfly.b32	%r672, %r671, 8, 31, -1;
	selp.b32 	%r427, %r561, %r672, %p160;
	selp.b32 	%r428, %r672, %r563, %p160;
	selp.b32 	%r673, %r577, %r575, %p160;
	shfl.sync.bfly.b32	%r674, %r673, 8, 31, -1;
	selp.b32 	%r435, %r575, %r674, %p160;
	selp.b32 	%r436, %r674, %r577, %p160;
	selp.b32 	%r675, %r578, %r576, %p160;
	shfl.sync.bfly.b32	%r676, %r675, 8, 31, -1;
	selp.b32 	%r443, %r576, %r676, %p160;
	selp.b32 	%r444, %r676, %r578, %p160;
	selp.b32 	%r677, %r592, %r590, %p160;
	shfl.sync.bfly.b32	%r678, %r677, 8, 31, -1;
	selp.b32 	%r451, %r590, %r678, %p160;
	selp.b32 	%r452, %r678, %r592, %p160;
	selp.b32 	%r679, %r593, %r591, %p160;
	shfl.sync.bfly.b32	%r680, %r679, 8, 31, -1;
	selp.b32 	%r459, %r591, %r680, %p160;
	selp.b32 	%r460, %r680, %r593, %p160;
	selp.b32 	%r681, %r607, %r605, %p160;
	shfl.sync.bfly.b32	%r682, %r681, 8, 31, -1;
	selp.b32 	%r467, %r605, %r682, %p160;
	selp.b32 	%r468, %r682, %r607, %p160;
	selp.b32 	%r683, %r608, %r606, %p160;
	shfl.sync.bfly.b32	%r684, %r683, 8, 31, -1;
	selp.b32 	%r475, %r606, %r684, %p160;
	selp.b32 	%r476, %r684, %r608, %p160;
	selp.b32 	%r685, %r622, %r620, %p160;
	shfl.sync.bfly.b32	%r686, %r685, 8, 31, -1;
	selp.b32 	%r483, %r620, %r686, %p160;
	selp.b32 	%r484, %r686, %r622, %p160;
	selp.b32 	%r687, %r623, %r621, %p160;
	shfl.sync.bfly.b32	%r688, %r687, 8, 31, -1;
	selp.b32 	%r491, %r621, %r688, %p160;
	selp.b32 	%r492, %r688, %r623, %p160;
	selp.b32 	%r689, %r637, %r635, %p160;
	shfl.sync.bfly.b32	%r690, %r689, 8, 31, -1;
	selp.b32 	%r499, %r635, %r690, %p160;
	selp.b32 	%r500, %r690, %r637, %p160;
	selp.b32 	%r691, %r638, %r636, %p160;
	shfl.sync.bfly.b32	%r692, %r691, 8, 31, -1;
	selp.b32 	%r507, %r636, %r692, %p160;
	selp.b32 	%r508, %r692, %r638, %p160;
	selp.b32 	%r693, %r652, %r650, %p160;
	shfl.sync.bfly.b32	%r694, %r693, 8, 31, -1;
	selp.b32 	%r515, %r650, %r694, %p160;
	selp.b32 	%r516, %r694, %r652, %p160;
	selp.b32 	%r695, %r653, %r651, %p160;
	shfl.sync.bfly.b32	%r696, %r695, 8, 31, -1;
	selp.b32 	%r523, %r651, %r696, %p160;
	selp.b32 	%r524, %r696, %r653, %p160;
	selp.b32 	%r697, %r667, %r665, %p160;
	shfl.sync.bfly.b32	%r698, %r697, 8, 31, -1;
	selp.b32 	%r531, %r665, %r698, %p160;
	selp.b32 	%r532, %r698, %r667, %p160;
	selp.b32 	%r699, %r668, %r666, %p160;
	shfl.sync.bfly.b32	%r700, %r699, 8, 31, -1;
	selp.b32 	%r539, %r666, %r700, %p160;
	selp.b32 	%r540, %r700, %r668, %p160;
	mov.u32 	%r541, 21520;
	// begin inline asm
	prmt.b32 %r418, %r419, %r420, %r541;
	// end inline asm
	mov.u32 	%r545, 30258;
	// begin inline asm
	prmt.b32 %r422, %r419, %r420, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r426, %r427, %r428, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r430, %r427, %r428, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r434, %r435, %r436, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r438, %r435, %r436, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r442, %r443, %r444, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r446, %r443, %r444, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r450, %r451, %r452, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r454, %r451, %r452, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r458, %r459, %r460, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r462, %r459, %r460, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r466, %r467, %r468, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r470, %r467, %r468, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r474, %r475, %r476, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r478, %r475, %r476, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r482, %r483, %r484, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r486, %r483, %r484, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r490, %r491, %r492, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r494, %r491, %r492, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r498, %r499, %r500, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r499, %r500, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r506, %r507, %r508, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r507, %r508, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r514, %r515, %r516, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r515, %r516, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r522, %r523, %r524, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r523, %r524, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r530, %r531, %r532, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r531, %r532, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r538, %r539, %r540, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r539, %r540, %r545;
	// end inline asm
	st.shared.u32 	[%rd6], %r418;
	st.shared.u32 	[%rd7+128], %r422;
	st.shared.u32 	[%rd7+4], %r426;
	st.shared.u32 	[%rd7+132], %r430;
	st.shared.u32 	[%rd8], %r434;
	st.shared.u32 	[%rd9+128], %r438;
	st.shared.u32 	[%rd9+4], %r442;
	st.shared.u32 	[%rd9+132], %r446;
	st.shared.u32 	[%rd10], %r450;
	st.shared.u32 	[%rd11+128], %r454;
	st.shared.u32 	[%rd11+4], %r458;
	st.shared.u32 	[%rd11+132], %r462;
	st.shared.u32 	[%rd12], %r466;
	st.shared.u32 	[%rd13+128], %r470;
	st.shared.u32 	[%rd13+4], %r474;
	st.shared.u32 	[%rd13+132], %r478;
	st.shared.u32 	[%rd14], %r482;
	st.shared.u32 	[%rd15+128], %r486;
	st.shared.u32 	[%rd15+4], %r490;
	st.shared.u32 	[%rd15+132], %r494;
	st.shared.u32 	[%rd16], %r498;
	st.shared.u32 	[%rd17+128], %r502;
	st.shared.u32 	[%rd17+4], %r506;
	st.shared.u32 	[%rd17+132], %r510;
	st.shared.u32 	[%rd18], %r514;
	st.shared.u32 	[%rd19+128], %r518;
	st.shared.u32 	[%rd19+4], %r522;
	st.shared.u32 	[%rd19+132], %r526;
	st.shared.u32 	[%rd20], %r530;
	st.shared.u32 	[%rd21+128], %r534;
	st.shared.u32 	[%rd21+4], %r538;
	st.shared.u32 	[%rd21+132], %r542;
	bar.sync 	0;
	mov.u32 	%r1311, 256;
	mov.u64 	%rd243, %rd39;
	mov.u64 	%rd244, %rd38;
	mov.u32 	%r1314, %r1303;
$L__BB0_63:                             // %pass7744
                                        //   Parent Loop BB0_62 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1303, %r1313;
	mov.u32 	%r1313, %r1312;
	ld.shared.u32 	%r1312, [%rd243];
	// begin inline asm
	mov.b32 %r706, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r717, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r705, %r1312, -2004318072;
	mov.u32 	%r704, 983055;
	// begin inline asm
	lop3.b32 %r703, %r704, %r705, %r706, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r707, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r708, %r706, %r707;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r711, %r703, %r708;
	// end inline asm
	mov.u32 	%r715, 15728880;
	// begin inline asm
	lop3.b32 %r714, %r715, %r705, %r717, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r718, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r719, %r717, %r718;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r722, %r714, %r719;
	// end inline asm
	shr.u32 	%r727, %r705, 8;
	// begin inline asm
	lop3.b32 %r725, %r704, %r727, %r706, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r729, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r730, %r706, %r729;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r733, %r725, %r730;
	// end inline asm
	// begin inline asm
	lop3.b32 %r736, %r715, %r727, %r717, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r740, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r741, %r717, %r740;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r744, %r736, %r741;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r747, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r749, %r747, %r711;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r752, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r754, %r752, %r722;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r757, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r759, %r757, %r733;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r762, %r212;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r764, %r762, %r744;
	// end inline asm
	// begin inline asm
	mov.b32 %r772, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r783, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r771, %r1314, -2004318072;
	// begin inline asm
	lop3.b32 %r769, %r704, %r771, %r772, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r773, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r774, %r772, %r773;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r777, %r769, %r774;
	// end inline asm
	// begin inline asm
	lop3.b32 %r780, %r715, %r771, %r783, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r784, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r785, %r783, %r784;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r788, %r780, %r785;
	// end inline asm
	shr.u32 	%r793, %r771, 8;
	// begin inline asm
	lop3.b32 %r791, %r704, %r793, %r772, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r795, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r796, %r772, %r795;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r799, %r791, %r796;
	// end inline asm
	// begin inline asm
	lop3.b32 %r802, %r715, %r793, %r783, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r806, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r807, %r783, %r806;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r810, %r802, %r807;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r813, %r158, %r777, %r749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r817, %r158, %r788, %r754;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r821, %r158, %r799, %r759;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r825, %r158, %r810, %r764;
	// end inline asm
	// begin inline asm
	mov.b32 %r834, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r845, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r833, %r1303, -2004318072;
	// begin inline asm
	lop3.b32 %r831, %r704, %r833, %r834, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r835, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r836, %r834, %r835;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r839, %r831, %r836;
	// end inline asm
	// begin inline asm
	lop3.b32 %r842, %r715, %r833, %r845, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r846, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r847, %r845, %r846;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r850, %r842, %r847;
	// end inline asm
	shr.u32 	%r855, %r833, 8;
	// begin inline asm
	lop3.b32 %r853, %r704, %r855, %r834, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r857, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r858, %r834, %r857;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r861, %r853, %r858;
	// end inline asm
	// begin inline asm
	lop3.b32 %r864, %r715, %r855, %r845, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r868, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r869, %r845, %r868;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r872, %r864, %r869;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r875, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r877, %r875, %r839, %r813;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r881, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r883, %r881, %r850, %r817;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r887, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r889, %r887, %r861, %r821;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r893, %r176;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r895, %r893, %r872, %r825;
	// end inline asm
	// begin inline asm
	mov.b32 %r904, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r903, %r1313, -2004318072;
	// begin inline asm
	lop3.b32 %r901, %r704, %r903, %r904, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r905, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r906, %r904, %r905;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r909, %r901, %r906;
	// end inline asm
	// begin inline asm
	lop3.b32 %r912, %r715, %r903, %r915, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r916, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r917, %r915, %r916;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r920, %r912, %r917;
	// end inline asm
	shr.u32 	%r925, %r903, 8;
	// begin inline asm
	lop3.b32 %r923, %r704, %r925, %r904, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r927, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r928, %r904, %r927;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r931, %r923, %r928;
	// end inline asm
	// begin inline asm
	lop3.b32 %r934, %r715, %r925, %r915, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r939, %r915, %r938;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r942, %r934, %r939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r968, %r194, %r909, %r877;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r965, %r194, %r920, %r883;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r977, %r194, %r931, %r889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r974, %r194, %r942, %r895;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r961, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r963, %r961, %r965;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r966, %r215, %r968, %r963;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r970, %r218;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r972, %r970, %r974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r975, %r215, %r977, %r972;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r979, %r218, %r968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r982, %r215, %r965, %r979;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r986, %r218, %r977;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r989, %r215, %r974, %r986;
	// end inline asm
	mov.u32 	%r1001, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r993, %r994}, {%r274, %r280, %r277, %r283}, {%r966, %r982}, {%r1001, %r1001};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1003, %r1004}, {%r274, %r280, %r277, %r283}, {%r975, %r989}, {%r1001, %r1001};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1013, %r1014}, {%r315, %r321, %r318, %r324}, {%r993, %r994}, {%r1001, %r1001};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1023, %r1024}, {%r315, %r321, %r318, %r324}, {%r1003, %r1004}, {%r1001, %r1001};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1033, %r60, %r1013;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1036, %r60, %r1014;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1039, %r60, %r1023;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1042, %r60, %r1024;
	// end inline asm
	// begin inline asm
	mov.b32 %r1045, {%rs83, %rs83};
	// end inline asm
	mov.u16 	%rs72, 18176;
	// begin inline asm
	mov.b32 %r1046, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1047, %r1033, %r1045;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1050, %r1047, %r1046;
	// end inline asm
	// begin inline asm
	mov.b32 %r1053, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1054, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1055, %r1036, %r1053;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1058, %r1055, %r1054;
	// end inline asm
	// begin inline asm
	mov.b32 %r1061, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1062, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1063, %r1039, %r1061;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1066, %r1063, %r1062;
	// end inline asm
	// begin inline asm
	mov.b32 %r1069, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1070, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1071, %r1042, %r1069;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1074, %r1071, %r1070;
	// end inline asm
	// begin inline asm
	mov.b32 %r1080, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1078, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1079, %r1080, %r1078;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1082, %r1050, %r1079;
	// end inline asm
	// begin inline asm
	mov.b32 %r1085, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1086, %r1080, %r1085;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1089, %r1058, %r1086;
	// end inline asm
	// begin inline asm
	mov.b32 %r1092, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1093, %r1080, %r1092;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1096, %r1066, %r1093;
	// end inline asm
	// begin inline asm
	mov.b32 %r1099, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1100, %r1080, %r1099;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1103, %r1074, %r1100;
	// end inline asm
	mov.u32 	%r1109, 25152;
	// begin inline asm
	prmt.b32 %r1106, %r1082, %r1096, %r1109;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1110, %r1089, %r1103, %r1109;
	// end inline asm
	shl.b32 	%r1117, %r1110, 4;
	mov.u32 	%r1115, 252645135;
	// begin inline asm
	lop3.b32 %r1114, %r1115, %r1106, %r1117, 202;
	// end inline asm
	xor.b32  	%r1118, %r1114, -2004318072;
	st.shared.u32 	[%rd244], %r1118;
	add.s32 	%r1311, %r1311, -8;
	add.s64 	%rd244, %rd244, 1156;
	add.s64 	%rd243, %rd243, 1156;
	setp.eq.s32 	%p185, %r1311, 0;
	mov.u32 	%r1314, %r1303;
	@%p185 bra 	$L__BB0_64;
	bra.uni 	$L__BB0_63;
$L__BB0_64:                             // %guard_exit13317
                                        //   in Loop: Header=BB0_62 Depth=1
	bar.sync 	0;
	or.b32  	%r91, %r55, %r44;
	ld.shared.u32 	%r1124, [%rd22];
	ld.shared.u32 	%r1125, [%rd23+128];
	ld.shared.u32 	%r1132, [%rd23+4];
	ld.shared.u32 	%r1133, [%rd23+132];
	ld.shared.u32 	%r1140, [%rd24];
	ld.shared.u32 	%r1141, [%rd25+128];
	ld.shared.u32 	%r1148, [%rd25+4];
	ld.shared.u32 	%r1149, [%rd25+132];
	ld.shared.u32 	%r1156, [%rd26];
	ld.shared.u32 	%r1157, [%rd27+128];
	ld.shared.u32 	%r1164, [%rd27+4];
	ld.shared.u32 	%r1165, [%rd27+132];
	ld.shared.u32 	%r1172, [%rd28];
	ld.shared.u32 	%r1173, [%rd29+128];
	ld.shared.u32 	%r1180, [%rd29+4];
	ld.shared.u32 	%r1181, [%rd29+132];
	ld.shared.u32 	%r1188, [%rd30];
	ld.shared.u32 	%r1189, [%rd31+128];
	ld.shared.u32 	%r1196, [%rd31+4];
	ld.shared.u32 	%r1197, [%rd31+132];
	ld.shared.u32 	%r1204, [%rd32];
	ld.shared.u32 	%r1205, [%rd33+128];
	ld.shared.u32 	%r1212, [%rd33+4];
	ld.shared.u32 	%r1213, [%rd33+132];
	ld.shared.u32 	%r1220, [%rd34];
	ld.shared.u32 	%r1221, [%rd35+128];
	ld.shared.u32 	%r1228, [%rd35+4];
	ld.shared.u32 	%r1229, [%rd35+132];
	ld.shared.u32 	%r1236, [%rd36];
	ld.shared.u32 	%r1237, [%rd37+128];
	ld.shared.u32 	%r1244, [%rd37+4];
	ld.shared.u32 	%r1245, [%rd37+132];
	// begin inline asm
	prmt.b32 %r1119, %r1124, %r1125, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1123, %r1124, %r1125, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1127, %r1132, %r1133, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1131, %r1132, %r1133, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1135, %r1140, %r1141, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1139, %r1140, %r1141, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1143, %r1148, %r1149, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1147, %r1148, %r1149, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1151, %r1156, %r1157, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1155, %r1156, %r1157, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1159, %r1164, %r1165, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1163, %r1164, %r1165, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1167, %r1172, %r1173, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1171, %r1172, %r1173, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1175, %r1180, %r1181, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1179, %r1180, %r1181, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1183, %r1188, %r1189, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1187, %r1188, %r1189, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1191, %r1196, %r1197, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1195, %r1196, %r1197, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1199, %r1204, %r1205, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1203, %r1204, %r1205, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1207, %r1212, %r1213, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1211, %r1212, %r1213, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1215, %r1220, %r1221, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1219, %r1220, %r1221, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1223, %r1228, %r1229, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1227, %r1228, %r1229, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1231, %r1236, %r1237, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1235, %r1236, %r1237, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1239, %r1244, %r1245, %r541;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1243, %r1244, %r1245, %r545;
	// end inline asm
	selp.b32 	%r1247, %r1123, %r1119, %p160;
	shfl.sync.bfly.b32	%r96, %r1247, 8, 31, -1;
	selp.b32 	%r1248, %r1131, %r1127, %p160;
	shfl.sync.bfly.b32	%r97, %r1248, 8, 31, -1;
	selp.b32 	%r1249, %r1139, %r1135, %p160;
	shfl.sync.bfly.b32	%r1250, %r1249, 8, 31, -1;
	selp.b32 	%r98, %r1135, %r1250, %p160;
	selp.b32 	%r99, %r1250, %r1139, %p160;
	selp.b32 	%r1251, %r1147, %r1143, %p160;
	shfl.sync.bfly.b32	%r1252, %r1251, 8, 31, -1;
	selp.b32 	%r100, %r1143, %r1252, %p160;
	selp.b32 	%r101, %r1252, %r1147, %p160;
	selp.b32 	%r1253, %r1155, %r1151, %p160;
	shfl.sync.bfly.b32	%r1254, %r1253, 8, 31, -1;
	selp.b32 	%r1255, %r1163, %r1159, %p160;
	shfl.sync.bfly.b32	%r1256, %r1255, 8, 31, -1;
	selp.b32 	%r1257, %r1171, %r1167, %p160;
	shfl.sync.bfly.b32	%r1258, %r1257, 8, 31, -1;
	selp.b32 	%r1259, %r1179, %r1175, %p160;
	shfl.sync.bfly.b32	%r1260, %r1259, 8, 31, -1;
	selp.b32 	%r1261, %r1187, %r1183, %p160;
	shfl.sync.bfly.b32	%r1262, %r1261, 8, 31, -1;
	selp.b32 	%r1263, %r1195, %r1191, %p160;
	shfl.sync.bfly.b32	%r1264, %r1263, 8, 31, -1;
	selp.b32 	%r1265, %r1203, %r1199, %p160;
	shfl.sync.bfly.b32	%r1266, %r1265, 8, 31, -1;
	selp.b32 	%r1267, %r1211, %r1207, %p160;
	shfl.sync.bfly.b32	%r1268, %r1267, 8, 31, -1;
	selp.b32 	%r1269, %r1219, %r1215, %p160;
	shfl.sync.bfly.b32	%r1270, %r1269, 8, 31, -1;
	selp.b32 	%r1271, %r1227, %r1223, %p160;
	shfl.sync.bfly.b32	%r1272, %r1271, 8, 31, -1;
	selp.b32 	%r1273, %r1235, %r1231, %p160;
	shfl.sync.bfly.b32	%r1274, %r1273, 8, 31, -1;
	selp.b32 	%r1275, %r1243, %r1239, %p160;
	shfl.sync.bfly.b32	%r1276, %r1275, 8, 31, -1;
	shl.b32 	%r1298, %r91, 13;
	@%p186 bra 	$L__BB0_86;
	bra.uni 	$L__BB0_65;
$L__BB0_86:                             // %pass12243
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r1280, %r97, %r1131, %p160;
	selp.b32 	%r1281, %r1127, %r97, %p160;
	selp.b32 	%r1282, %r96, %r1123, %p160;
	selp.b32 	%r1283, %r1119, %r96, %p160;
	or.b32  	%r1285, %r1298, %r46;
	or.b32  	%r1286, %r1285, %r51;
	or.b32  	%r1315, %r1286, %r47;
	cvt.u64.u32 	%rd145, %r1315;
	add.s64 	%rd146, %rd145, %rd5;
	shr.u64 	%rd147, %rd146, 36;
	add.s64 	%rd148, %rd146, %rd147;
	shr.s64 	%rd149, %rd148, 28;
	setp.lt.s64 	%p189, %rd146, 0;
	and.b64  	%rd150, %rd148, -268435456;
	setp.ne.s64 	%p190, %rd150, %rd146;
	and.pred  	%p191, %p189, %p190;
	selp.u64 	%rd151, 1, 0, %p191;
	sub.s64 	%rd152, %rd151, %rd149;
	shl.b64 	%rd153, %rd152, 28;
	add.s64 	%rd154, %rd153, %rd146;
	shl.b64 	%rd155, %rd154, 2;
	add.s64 	%rd156, %rd3, %rd155;
	st.global.v4.u32 	[%rd156], {%r1283, %r1281, %r1282, %r1280};
	bra.uni 	$L__BB0_87;
$L__BB0_65:                             // %guard_exit13317.pass12362_crit_edge
                                        //   in Loop: Header=BB0_62 Depth=1
	or.b32  	%r1278, %r1298, %r46;
	or.b32  	%r1279, %r1278, %r51;
	or.b32  	%r1315, %r1279, %r47;
$L__BB0_87:                             // %pass12362
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r106, %r1167, %r1258, %p160;
	selp.b32 	%r107, %r1258, %r1171, %p160;
	selp.b32 	%r108, %r1175, %r1260, %p160;
	selp.b32 	%r109, %r1260, %r1179, %p160;
	setp.ne.s32 	%p192, %r50, 6;
	or.b32  	%r1287, %r1315, 262144;
	cvt.s64.s32 	%rd157, %r1287;
	add.s64 	%rd158, %rd157, %rd5;
	shr.u64 	%rd159, %rd158, 36;
	add.s64 	%rd160, %rd158, %rd159;
	shr.s64 	%rd161, %rd160, 28;
	setp.lt.s64 	%p193, %rd158, 0;
	and.b64  	%rd162, %rd160, -268435456;
	setp.ne.s64 	%p194, %rd162, %rd158;
	and.pred  	%p195, %p193, %p194;
	selp.u64 	%rd163, 1, 0, %p195;
	sub.s64 	%rd164, %rd163, %rd161;
	shl.b64 	%rd165, %rd164, 28;
	add.s64 	%rd166, %rd165, %rd158;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd168, %rd3, %rd167;
	st.global.v4.u32 	[%rd168], {%r98, %r100, %r99, %r101};
	@%p192 bra 	$L__BB0_89;
// %bb.88:                              // %pass12481
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r102, %r1151, %r1254, %p160;
	selp.b32 	%r103, %r1254, %r1155, %p160;
	selp.b32 	%r104, %r1159, %r1256, %p160;
	selp.b32 	%r105, %r1256, %r1163, %p160;
	or.b32  	%r1288, %r1315, 524288;
	cvt.s64.s32 	%rd169, %r1288;
	add.s64 	%rd170, %rd169, %rd5;
	shr.u64 	%rd171, %rd170, 36;
	add.s64 	%rd172, %rd170, %rd171;
	shr.s64 	%rd173, %rd172, 28;
	setp.lt.s64 	%p196, %rd170, 0;
	and.b64  	%rd174, %rd172, -268435456;
	setp.ne.s64 	%p197, %rd174, %rd170;
	and.pred  	%p198, %p196, %p197;
	selp.u64 	%rd175, 1, 0, %p198;
	sub.s64 	%rd176, %rd175, %rd173;
	shl.b64 	%rd177, %rd176, 28;
	add.s64 	%rd178, %rd177, %rd170;
	shl.b64 	%rd179, %rd178, 2;
	add.s64 	%rd180, %rd3, %rd179;
	st.global.v4.u32 	[%rd180], {%r102, %r104, %r103, %r105};
$L__BB0_89:                             // %pass12600
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r114, %r1199, %r1266, %p160;
	selp.b32 	%r115, %r1266, %r1203, %p160;
	selp.b32 	%r116, %r1207, %r1268, %p160;
	selp.b32 	%r117, %r1268, %r1211, %p160;
	or.b32  	%r1289, %r1315, 786432;
	cvt.s64.s32 	%rd181, %r1289;
	add.s64 	%rd182, %rd181, %rd5;
	shr.u64 	%rd183, %rd182, 36;
	add.s64 	%rd184, %rd182, %rd183;
	shr.s64 	%rd185, %rd184, 28;
	setp.lt.s64 	%p200, %rd182, 0;
	and.b64  	%rd186, %rd184, -268435456;
	setp.ne.s64 	%p201, %rd186, %rd182;
	and.pred  	%p202, %p200, %p201;
	selp.u64 	%rd187, 1, 0, %p202;
	sub.s64 	%rd188, %rd187, %rd185;
	shl.b64 	%rd189, %rd188, 28;
	add.s64 	%rd190, %rd189, %rd182;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd192, %rd3, %rd191;
	st.global.v4.u32 	[%rd192], {%r106, %r108, %r107, %r109};
	@%p192 bra 	$L__BB0_91;
// %bb.90:                              // %pass12719
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r110, %r1183, %r1262, %p160;
	selp.b32 	%r111, %r1262, %r1187, %p160;
	selp.b32 	%r112, %r1191, %r1264, %p160;
	selp.b32 	%r113, %r1264, %r1195, %p160;
	or.b32  	%r1290, %r1315, 1048576;
	cvt.s64.s32 	%rd193, %r1290;
	add.s64 	%rd194, %rd193, %rd5;
	shr.u64 	%rd195, %rd194, 36;
	add.s64 	%rd196, %rd194, %rd195;
	shr.s64 	%rd197, %rd196, 28;
	setp.lt.s64 	%p203, %rd194, 0;
	and.b64  	%rd198, %rd196, -268435456;
	setp.ne.s64 	%p204, %rd198, %rd194;
	and.pred  	%p205, %p203, %p204;
	selp.u64 	%rd199, 1, 0, %p205;
	sub.s64 	%rd200, %rd199, %rd197;
	shl.b64 	%rd201, %rd200, 28;
	add.s64 	%rd202, %rd201, %rd194;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd3, %rd203;
	st.global.v4.u32 	[%rd204], {%r110, %r112, %r111, %r113};
$L__BB0_91:                             // %pass12838
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r122, %r1231, %r1274, %p160;
	selp.b32 	%r123, %r1274, %r1235, %p160;
	selp.b32 	%r124, %r1239, %r1276, %p160;
	selp.b32 	%r125, %r1276, %r1243, %p160;
	or.b32  	%r1291, %r1315, 1310720;
	cvt.s64.s32 	%rd205, %r1291;
	add.s64 	%rd206, %rd205, %rd5;
	shr.u64 	%rd207, %rd206, 36;
	add.s64 	%rd208, %rd206, %rd207;
	shr.s64 	%rd209, %rd208, 28;
	setp.lt.s64 	%p207, %rd206, 0;
	and.b64  	%rd210, %rd208, -268435456;
	setp.ne.s64 	%p208, %rd210, %rd206;
	and.pred  	%p209, %p207, %p208;
	selp.u64 	%rd211, 1, 0, %p209;
	sub.s64 	%rd212, %rd211, %rd209;
	shl.b64 	%rd213, %rd212, 28;
	add.s64 	%rd214, %rd213, %rd206;
	shl.b64 	%rd215, %rd214, 2;
	add.s64 	%rd216, %rd3, %rd215;
	st.global.v4.u32 	[%rd216], {%r114, %r116, %r115, %r117};
	@%p192 bra 	$L__BB0_93;
// %bb.92:                              // %pass12957
                                        //   in Loop: Header=BB0_62 Depth=1
	selp.b32 	%r118, %r1215, %r1270, %p160;
	selp.b32 	%r119, %r1270, %r1219, %p160;
	selp.b32 	%r120, %r1223, %r1272, %p160;
	selp.b32 	%r121, %r1272, %r1227, %p160;
	or.b32  	%r1292, %r1315, 1572864;
	cvt.s64.s32 	%rd217, %r1292;
	add.s64 	%rd218, %rd217, %rd5;
	shr.u64 	%rd219, %rd218, 36;
	add.s64 	%rd220, %rd218, %rd219;
	shr.s64 	%rd221, %rd220, 28;
	setp.lt.s64 	%p210, %rd218, 0;
	and.b64  	%rd222, %rd220, -268435456;
	setp.ne.s64 	%p211, %rd222, %rd218;
	and.pred  	%p212, %p210, %p211;
	selp.u64 	%rd223, 1, 0, %p212;
	sub.s64 	%rd224, %rd223, %rd221;
	shl.b64 	%rd225, %rd224, 28;
	add.s64 	%rd226, %rd225, %rd218;
	shl.b64 	%rd227, %rd226, 2;
	add.s64 	%rd228, %rd3, %rd227;
	st.global.v4.u32 	[%rd228], {%r118, %r120, %r119, %r121};
	bra.uni 	$L__BB0_93;
$L__BB0_94:                             // %L29851
	st.global.u32 	[%rd4], %r1297;
	ret;
$L__BB0_7:                              // %L157
	mov.u32 	%r1296, 2;
	st.global.u32 	[%rd4], %r1296;
	mov.u64 	%rd241, exception2667;
	cvta.global.u64 	%rd242, %rd241;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd242;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r127;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r127;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
