# RISC-CPU-Verilog
This is a university project of a discipline of Digital Systems Design. We developed a CPU with RISC archtecture designed in FPGA. 
