# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../src/core/fifo_mult_stream_acc.sv" \
"../../../../src/tb/fifo_mult_stream_acc_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
