
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/muxn.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/muxn.v' to AST representation.
Generating RTLIL representation for module `\muxn'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/switch_box_element_one.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/switch_box_element_one.v' to AST representation.
Generating RTLIL representation for module `\switch_box_element_one'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/mux4.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/mux4.v' to AST representation.
Generating RTLIL representation for module `\mux4'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/universal_switch_box.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/universal_switch_box.v' to AST representation.
Generating RTLIL representation for module `\universal_switch_box'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/switch_box_connector.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/switch_box_connector.v' to AST representation.
Generating RTLIL representation for module `\switch_box_connector'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/connection_block.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/connection_block.v' to AST representation.
Generating RTLIL representation for module `\connection_block'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/clb_tile.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/clb_tile.v' to AST representation.
Generating RTLIL representation for module `\clb_tile'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/mux2.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/mux2.v' to AST representation.
Generating RTLIL representation for module `\mux2'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/switch_box_element_two.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/switch_box_element_two.v' to AST representation.
Generating RTLIL representation for module `\switch_box_element_two'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openLANE_flow/designs/clb_tile/src/clb_switch_box.v
Parsing Verilog input from `/openLANE_flow/designs/clb_tile/src/clb_switch_box.v' to AST representation.
Generating RTLIL representation for module `\clb_switch_box'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \clb_tile
Used module:     \connection_block
Used module:         \muxn
Used module:     \clb_switch_box
Used module:         \universal_switch_box
Used module:             \switch_box_element_two
Used module:                 \mux4
Parameter \N = 3

11.2. Executing AST frontend in derive mode using pre-parsed AST for module `\muxn'.
Parameter \N = 3
Generating RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 3
Found cached RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 3
Found cached RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 3
Found cached RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 3
Found cached RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 3
Found cached RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 3
Found cached RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 3
Found cached RTLIL representation for module `$paramod\muxn\N=3'.
Parameter \N = 36

11.3. Executing AST frontend in derive mode using pre-parsed AST for module `\muxn'.
Parameter \N = 36
Generating RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \N = 36
Found cached RTLIL representation for module `$paramod\muxn\N=36'.
Parameter \WS = 4
Parameter \WD = 4
Parameter \WG = 3
Parameter \CLBIN = 32
Parameter \CLBIN0 = 8
Parameter \CLBIN1 = 8
Parameter \CLBOUT = 8
Parameter \CLBOUT0 = 2
Parameter \CLBOUT1 = 2
Parameter \CARRY = 1
Parameter \CLBOS = 2
Parameter \CLBOS_BIAS = 5
Parameter \CLBOD = 2
Parameter \CLBOD_BIAS = 2
Parameter \CLBX = 1

11.4. Executing AST frontend in derive mode using pre-parsed AST for module `\connection_block'.
Parameter \WS = 4
Parameter \WD = 4
Parameter \WG = 3
Parameter \CLBIN = 32
Parameter \CLBIN0 = 8
Parameter \CLBIN1 = 8
Parameter \CLBOUT = 8
Parameter \CLBOUT0 = 2
Parameter \CLBOUT1 = 2
Parameter \CARRY = 1
Parameter \CLBOS = 2
Parameter \CLBOS_BIAS = 5
Parameter \CLBOD = 2
Parameter \CLBOD_BIAS = 2
Parameter \CLBX = 1
Generating RTLIL representation for module `$paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block'.
Parameter \WS = 4
Parameter \WD = 4
Parameter \WG = 3
Parameter \CLBIN = 32
Parameter \CLBIN0 = 8
Parameter \CLBIN1 = 8
Parameter \CLBOUT = 8
Parameter \CLBOUT0 = 2
Parameter \CLBOUT1 = 2
Parameter \CARRY = 1
Parameter \CLBOS = 2
Parameter \CLBOS_BIAS = 3
Parameter \CLBOD = 2
Parameter \CLBOD_BIAS = 1
Parameter \CLBX = 1

11.5. Executing AST frontend in derive mode using pre-parsed AST for module `\connection_block'.
Parameter \WS = 4
Parameter \WD = 4
Parameter \WG = 3
Parameter \CLBIN = 32
Parameter \CLBIN0 = 8
Parameter \CLBIN1 = 8
Parameter \CLBOUT = 8
Parameter \CLBOUT0 = 2
Parameter \CLBOUT1 = 2
Parameter \CARRY = 1
Parameter \CLBOS = 2
Parameter \CLBOS_BIAS = 3
Parameter \CLBOD = 2
Parameter \CLBOD_BIAS = 1
Parameter \CLBX = 1
Generating RTLIL representation for module `$paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block'.
Parameter \WS = 4
Parameter \WD = 4

11.6. Executing AST frontend in derive mode using pre-parsed AST for module `\clb_switch_box'.
Parameter \WS = 4
Parameter \WD = 4
Generating RTLIL representation for module `$paramod\clb_switch_box\WS=4\WD=4'.
Parameter \W = 4

11.7. Executing AST frontend in derive mode using pre-parsed AST for module `\universal_switch_box'.
Parameter \W = 4
Generating RTLIL representation for module `$paramod\universal_switch_box\W=4'.
Parameter \W = 8

11.8. Executing AST frontend in derive mode using pre-parsed AST for module `\universal_switch_box'.
Parameter \W = 8
Generating RTLIL representation for module `$paramod\universal_switch_box\W=8'.

11.9. Analyzing design hierarchy..
Top module:  \clb_tile
Used module:     $paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block
Used module:         \muxn
Used module:     $paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block
Used module:     $paramod\clb_switch_box\WS=4\WD=4
Used module:         \universal_switch_box
Used module:             \switch_box_element_two
Used module:                 \mux4
Parameter \N = 5

11.10. Executing AST frontend in derive mode using pre-parsed AST for module `\muxn'.
Parameter \N = 5
Generating RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 21

11.11. Executing AST frontend in derive mode using pre-parsed AST for module `\muxn'.
Parameter \N = 21
Generating RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 5
Found cached RTLIL representation for module `$paramod\muxn\N=5'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \N = 21
Found cached RTLIL representation for module `$paramod\muxn\N=21'.
Parameter \W = 2

11.12. Executing AST frontend in derive mode using pre-parsed AST for module `\universal_switch_box'.
Parameter \W = 2
Generating RTLIL representation for module `$paramod\universal_switch_box\W=2'.
Parameter \W = 4
Found cached RTLIL representation for module `$paramod\universal_switch_box\W=4'.

11.13. Analyzing design hierarchy..
Top module:  \clb_tile
Used module:     $paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block
Used module:         $paramod\muxn\N=5
Used module:         $paramod\muxn\N=21
Used module:     $paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block
Used module:     $paramod\clb_switch_box\WS=4\WD=4
Used module:         $paramod\universal_switch_box\W=2
Used module:             \switch_box_element_two
Used module:                 \mux4
Used module:         $paramod\universal_switch_box\W=4

11.14. Analyzing design hierarchy..
Top module:  \clb_tile
Used module:     $paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block
Used module:         $paramod\muxn\N=5
Used module:         $paramod\muxn\N=21
Used module:     $paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block
Used module:     $paramod\clb_switch_box\WS=4\WD=4
Used module:         $paramod\universal_switch_box\W=2
Used module:             \switch_box_element_two
Used module:                 \mux4
Used module:         $paramod\universal_switch_box\W=4
Removing unused module `$paramod\universal_switch_box\W=8'.
Removing unused module `$paramod\muxn\N=36'.
Removing unused module `$paramod\muxn\N=3'.
Removing unused module `\clb_switch_box'.
Removing unused module `\mux2'.
Removing unused module `\connection_block'.
Removing unused module `\switch_box_connector'.
Removing unused module `\universal_switch_box'.
Removing unused module `\switch_box_element_one'.
Removing unused module `\muxn'.
Removed 10 unused modules.

12. Executing SYNTH pass.

12.1. Executing HIERARCHY pass (managing design hierarchy).

12.1.1. Analyzing design hierarchy..
Top module:  \clb_tile
Used module:     $paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block
Used module:         $paramod\muxn\N=5
Used module:         $paramod\muxn\N=21
Used module:     $paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block
Used module:     $paramod\clb_switch_box\WS=4\WD=4
Used module:         $paramod\universal_switch_box\W=2
Used module:             \switch_box_element_two
Used module:                 \mux4
Used module:         $paramod\universal_switch_box\W=4

12.1.2. Analyzing design hierarchy..
Top module:  \clb_tile
Used module:     $paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block
Used module:         $paramod\muxn\N=5
Used module:         $paramod\muxn\N=21
Used module:     $paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block
Used module:     $paramod\clb_switch_box\WS=4\WD=4
Used module:         $paramod\universal_switch_box\W=2
Used module:             \switch_box_element_two
Used module:                 \mux4
Used module:         $paramod\universal_switch_box\W=4
Removed 0 unused modules.

12.2. Executing PROC pass (convert processes to netlists).

12.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/clb_tile/src/clb_switch_box.v:22$120 in module $paramod\clb_switch_box\WS=4\WD=4.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$119 in module $paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$116 in module $paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block.
Removed 1 dead cases from process $proc$/openLANE_flow/designs/clb_tile/src/mux4.v:3$10 in module mux4.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/clb_tile/src/mux4.v:3$10 in module mux4.
Marked 21 switch rules as full_case in process $proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$153 in module $paramod\muxn\N=21.
Marked 5 switch rules as full_case in process $proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$126 in module $paramod\muxn\N=5.
Removed a total of 1 dead cases.

12.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 5 assignments to connections.

12.2.4. Executing PROC_INIT pass (extract init attributes).

12.2.5. Executing PROC_ARST pass (detect async resets in processes).

12.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\clb_switch_box\WS=4\WD=4.$proc$/openLANE_flow/designs/clb_tile/src/clb_switch_box.v:22$120'.
     1/1: $0\c_reg[47:0]
Creating decoders for process `$paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$119'.
     1/1: $0\c_reg[103:0]
Creating decoders for process `$paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$116'.
     1/1: $0\c_reg[103:0]
Creating decoders for process `\mux4.$proc$/openLANE_flow/designs/clb_tile/src/mux4.v:3$10'.
     1/1: $1\out[0:0]
Creating decoders for process `$paramod\muxn\N=21.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$153'.
     1/21: $21\out[0:0]
     2/21: $20\out[0:0]
     3/21: $19\out[0:0]
     4/21: $18\out[0:0]
     5/21: $17\out[0:0]
     6/21: $16\out[0:0]
     7/21: $15\out[0:0]
     8/21: $14\out[0:0]
     9/21: $13\out[0:0]
    10/21: $12\out[0:0]
    11/21: $11\out[0:0]
    12/21: $10\out[0:0]
    13/21: $9\out[0:0]
    14/21: $8\out[0:0]
    15/21: $7\out[0:0]
    16/21: $6\out[0:0]
    17/21: $5\out[0:0]
    18/21: $4\out[0:0]
    19/21: $3\out[0:0]
    20/21: $2\out[0:0]
    21/21: $1\out[0:0]
Creating decoders for process `$paramod\muxn\N=5.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$126'.
     1/5: $5\out[0:0]
     2/5: $4\out[0:0]
     3/5: $3\out[0:0]
     4/5: $2\out[0:0]
     5/5: $1\out[0:0]

12.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mux4.\out' from process `\mux4.$proc$/openLANE_flow/designs/clb_tile/src/mux4.v:3$10'.
No latch inferred for signal `$paramod\muxn\N=21.\out' from process `$paramod\muxn\N=21.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$153'.
No latch inferred for signal `$paramod\muxn\N=21.\i' from process `$paramod\muxn\N=21.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$153'.
No latch inferred for signal `$paramod\muxn\N=5.\out' from process `$paramod\muxn\N=5.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$126'.
No latch inferred for signal `$paramod\muxn\N=5.\i' from process `$paramod\muxn\N=5.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$126'.

12.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\clb_switch_box\WS=4\WD=4.\c_reg' using process `$paramod\clb_switch_box\WS=4\WD=4.$proc$/openLANE_flow/designs/clb_tile/src/clb_switch_box.v:22$120'.
  created $dff cell `$procdff$273' with positive edge clock.
Creating register for signal `$paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block.\c_reg' using process `$paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$119'.
  created $dff cell `$procdff$274' with positive edge clock.
Creating register for signal `$paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block.\c_reg' using process `$paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$116'.
  created $dff cell `$procdff$275' with positive edge clock.

12.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\clb_switch_box\WS=4\WD=4.$proc$/openLANE_flow/designs/clb_tile/src/clb_switch_box.v:22$120'.
Removing empty process `$paramod\clb_switch_box\WS=4\WD=4.$proc$/openLANE_flow/designs/clb_tile/src/clb_switch_box.v:22$120'.
Found and cleaned up 2 empty switches in `$paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$119'.
Removing empty process `$paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$119'.
Found and cleaned up 2 empty switches in `$paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$116'.
Removing empty process `$paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block.$proc$/openLANE_flow/designs/clb_tile/src/connection_block.v:45$116'.
Found and cleaned up 1 empty switch in `\mux4.$proc$/openLANE_flow/designs/clb_tile/src/mux4.v:3$10'.
Removing empty process `mux4.$proc$/openLANE_flow/designs/clb_tile/src/mux4.v:3$10'.
Found and cleaned up 21 empty switches in `$paramod\muxn\N=21.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$153'.
Removing empty process `$paramod\muxn\N=21.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$153'.
Found and cleaned up 5 empty switches in `$paramod\muxn\N=5.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$126'.
Removing empty process `$paramod\muxn\N=5.$proc$/openLANE_flow/designs/clb_tile/src/muxn.v:11$126'.
Cleaned up 33 empty switches.

12.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\universal_switch_box\W=2.
Deleting now unused module switch_box_element_two.
Deleting now unused module $paramod\universal_switch_box\W=4.
Deleting now unused module $paramod\clb_switch_box\WS=4\WD=4.
Deleting now unused module $paramod$124505a1708dd23829133aa3d7e9321064d0a2f7\connection_block.
Deleting now unused module $paramod$d6a29dbc657e15159e474867892505b13554cc71\connection_block.
Deleting now unused module mux4.
Deleting now unused module $paramod\muxn\N=21.
Deleting now unused module $paramod\muxn\N=5.
<suppressed ~64 debug messages>

12.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.
<suppressed ~72 debug messages>

12.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 0 unused cells and 1729 unused wires.
<suppressed ~1 debug messages>

12.6. Executing CHECK pass (checking for obvious problems).
checking module clb_tile..
Warning: Wire clb_tile.\north_clb_input [31] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [30] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [29] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [28] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [27] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [26] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [25] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [24] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [23] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [22] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [21] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [20] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [19] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [18] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [17] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [16] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [15] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [14] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [13] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [12] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [11] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [10] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [9] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [8] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [31] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [30] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [29] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [28] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [27] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [26] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [25] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [24] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [23] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [22] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [21] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [20] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [19] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [18] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [17] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [16] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [15] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [14] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [13] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [12] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [11] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [10] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [9] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [8] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [7] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [6] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [5] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [4] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [3] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [2] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [7] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [6] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [5] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [4] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [3] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [2] is used but has no driver.
found and reported 60 problems.

12.7. Executing OPT pass (performing simple optimizations).

12.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clb_tile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

12.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clb_tile.
Performed a total of 0 changes.

12.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.7.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.7.9. Finished OPT passes. (There is nothing left to do.)

12.8. Executing FSM pass (extract and optimize FSM).

12.8.1. Executing FSM_DETECT pass (finding FSMs in design).

12.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

12.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

12.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

12.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

12.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

12.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

12.9. Executing OPT pass (performing simple optimizations).

12.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clb_tile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

12.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clb_tile.
Performed a total of 0 changes.

12.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\vcb.$procdff$275 ($dff) from module clb_tile (D = $flatten\vcb.$procmux$185_Y, Q = \vcb.c_reg, rval = 104'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$276 ($sdff) from module clb_tile (D = \conf_vcb, Q = \vcb.c_reg).
Adding SRST signal on $flatten\sb.$procdff$273 ($dff) from module clb_tile (D = $flatten\sb.$procmux$175_Y, Q = \sb.c_reg, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$278 ($sdff) from module clb_tile (D = \conf_sb, Q = \sb.c_reg).
Adding SRST signal on $flatten\hcb.$procdff$274 ($dff) from module clb_tile (D = $flatten\hcb.$procmux$180_Y, Q = \hcb.c_reg, rval = 104'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$280 ($sdff) from module clb_tile (D = \conf_hcb, Q = \hcb.c_reg).

12.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

12.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.9.9. Rerunning OPT passes. (Maybe there is more to do..)

12.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clb_tile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

12.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clb_tile.
Performed a total of 0 changes.

12.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.9.13. Executing OPT_DFF pass (perform DFF optimizations).

12.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.9.16. Finished OPT passes. (There is nothing left to do.)

12.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\w1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\s1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\e1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\n1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\w0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\s0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\e0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\dusb.\switch_box_element_two[0].elem.\n0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\w1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\s1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\e1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\n1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\w0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\s0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\e0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[0].elem.\n0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\w1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\s1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\e1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\n1.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\w0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\s0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\e0.$procmux$193_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell clb_tile.$flatten\sb.\susb.\switch_box_element_two[1].elem.\n0.$procmux$193_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_double0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\hcb.\clb_output_single0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\hcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_double0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single1[1].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single1[0].m1.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single0[1].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 2 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$128 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$129 ($eq).
Removed top 1 bits (of 3) from port B of cell clb_tile.$flatten\vcb.\clb_output_single0[0].m0.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$130 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb1_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[7].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[6].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[5].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[4].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[3].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[2].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[1].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 4 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$155 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$156 ($eq).
Removed top 3 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$157 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$158 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$159 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$160 ($eq).
Removed top 2 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$161 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$162 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$163 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$164 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$165 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$166 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$167 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$168 ($eq).
Removed top 1 bits (of 5) from port B of cell clb_tile.$flatten\vcb.\clb0_inputs[0].m.$eq$/openLANE_flow/designs/clb_tile/src/muxn.v:14$169 ($eq).
Removed top 24 bits (of 32) from wire clb_tile.clb_input_east.
Removed top 24 bits (of 32) from wire clb_tile.clb_input_north.
Removed top 6 bits (of 8) from wire clb_tile.clb_output_east.
Removed top 6 bits (of 8) from wire clb_tile.clb_output_north.

12.11. Executing PEEPOPT pass (run peephole optimizers).

12.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

12.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module clb_tile:
  created 0 $alu and 0 $macc cells.

12.14. Executing SHARE pass (SAT-based resource sharing).

12.15. Executing OPT pass (performing simple optimizations).

12.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clb_tile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

12.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clb_tile.
Performed a total of 0 changes.

12.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.15.6. Executing OPT_DFF pass (perform DFF optimizations).

12.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.15.9. Finished OPT passes. (There is nothing left to do.)

12.16. Executing MEMORY pass.

12.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

12.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

12.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.18. Executing OPT pass (performing simple optimizations).

12.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.
<suppressed ~174 debug messages>

12.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.18.3. Executing OPT_DFF pass (perform DFF optimizations).

12.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 24 unused cells and 24 unused wires.
<suppressed ~25 debug messages>

12.18.5. Finished fast OPT passes.

12.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

12.20. Executing OPT pass (performing simple optimizations).

12.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clb_tile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

12.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clb_tile.
Performed a total of 0 changes.

12.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.20.6. Executing OPT_SHARE pass.

12.20.7. Executing OPT_DFF pass (perform DFF optimizations).

12.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

12.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.20.10. Finished OPT passes. (There is nothing left to do.)

12.21. Executing TECHMAP pass (map to technology primitives).

12.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.21.2. Continuing TECHMAP pass.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
No more expansions possible.
<suppressed ~1827 debug messages>

12.22. Executing OPT pass (performing simple optimizations).

12.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.
<suppressed ~4288 debug messages>

12.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
<suppressed ~7584 debug messages>
Removed a total of 2528 cells.

12.22.3. Executing OPT_DFF pass (perform DFF optimizations).

12.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 704 unused cells and 4536 unused wires.
<suppressed ~705 debug messages>

12.22.5. Finished fast OPT passes.

12.23. Executing ABC pass (technology mapping using ABC).

12.23.1. Extracting gate netlist of module `\clb_tile' to `<abc-temp-dir>/input.blif'..
Extracted 2928 gates and 3230 wires to a netlist network with 302 inputs and 60 outputs.

12.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:      804
ABC RESULTS:               MUX cells:      728
ABC RESULTS:              NAND cells:       84
ABC RESULTS:               NOR cells:       24
ABC RESULTS:               NOT cells:       60
ABC RESULTS:                OR cells:      657
ABC RESULTS:             ORNOT cells:      206
ABC RESULTS:        internal signals:     2868
ABC RESULTS:           input signals:      302
ABC RESULTS:          output signals:       60
Removing temp directory.

12.24. Executing OPT pass (performing simple optimizations).

12.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

12.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

12.24.3. Executing OPT_DFF pass (perform DFF optimizations).

12.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 0 unused cells and 3082 unused wires.
<suppressed ~1 debug messages>

12.24.5. Finished fast OPT passes.

12.25. Executing HIERARCHY pass (managing design hierarchy).

12.25.1. Analyzing design hierarchy..
Top module:  \clb_tile

12.25.2. Analyzing design hierarchy..
Top module:  \clb_tile
Removed 0 unused modules.

12.26. Printing statistics.

=== clb_tile ===

   Number of wires:               3022
   Number of wire bits:           6963
   Number of public wires:         518
   Number of public wire bits:    4459
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2820
     $_ANDNOT_                     804
     $_AND_                          1
     $_MUX_                        728
     $_NAND_                        84
     $_NOR_                         24
     $_NOT_                         60
     $_ORNOT_                      206
     $_OR_                         657
     $_SDFFE_PP0P_                 256

12.27. Executing CHECK pass (checking for obvious problems).
checking module clb_tile..
found and reported 0 problems.

13. Executing SHARE pass (SAT-based resource sharing).

14. Executing OPT pass (performing simple optimizations).

14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clb_tile..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \clb_tile.
Performed a total of 0 changes.

14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clb_tile'.
Removed a total of 0 cells.

14.6. Executing OPT_DFF pass (perform DFF optimizations).

14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..

14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clb_tile.

14.9. Finished OPT passes. (There is nothing left to do.)

15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 0 unused cells and 407 unused wires.
<suppressed ~407 debug messages>

16. Printing statistics.

=== clb_tile ===

   Number of wires:               2615
   Number of wire bits:           3458
   Number of public wires:         111
   Number of public wire bits:     954
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2820
     $_ANDNOT_                     804
     $_AND_                          1
     $_MUX_                        728
     $_NAND_                        84
     $_NOR_                         24
     $_NOT_                         60
     $_ORNOT_                      206
     $_OR_                         657
     $_SDFFE_PP0P_                 256

17. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_4 (noninv, pins=3, area=23.77) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_4 (noninv, pins=4, area=28.78) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_4 (noninv, pins=4, area=30.03) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_4 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_4 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_4 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

17.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\clb_tile':
  mapped 256 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_4 cells.

18. Printing statistics.

=== clb_tile ===

   Number of wires:               3127
   Number of wire bits:           3970
   Number of public wires:         111
   Number of public wire bits:     954
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3332
     $_ANDNOT_                     804
     $_AND_                          1
     $_MUX_                       1240
     $_NAND_                        84
     $_NOR_                         24
     $_NOT_                         60
     $_ORNOT_                      206
     $_OR_                         657
     sky130_fd_sc_hd__dfxtp_4      256

19. Executing ABC pass (technology mapping using ABC).

19.1. Extracting gate netlist of module `\clb_tile' to `/tmp/yosys-abc-v4zPTQ/input.blif'..
Extracted 3076 gates and 3637 wires to a netlist network with 560 inputs and 316 outputs.

19.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-v4zPTQ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-v4zPTQ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-v4zPTQ/input.blif 
ABC: + read_lib -w /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/trimmed.lib" has 43 cells (6 skipped: 6 seq; 0 tri-state; 0 no func; 0 dont_use).  Time =     0.03 sec
ABC: Memory =    1.92 MB. Time =     0.03 sec
ABC: + read_constr -v /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /openLANE_flow/designs/clb_tile/runs/16-11_06-11/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: + upsize -D 10000 
ABC: Current delay (5423.57 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   3740 ( 31.3 %)   Cap = 12.8 ff (  0.0 %)   Area =    42570.83 (100.0 %)   Delay =  5536.70 ps  ( 15.6 %)               
ABC: Path  0 --     235 : 0    2 pi                       A =   0.00  Df =  27.5  -17.7 ps  S =  45.0 ps  Cin =  0.0 ff  Cout =  23.5 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    2419 : 3    5 sky130_fd_sc_hd__o21a_4  A =  15.01  Df = 714.1  -22.1 ps  S =  73.3 ps  Cin =  4.6 ff  Cout =  18.8 ff  Cmax = 510.0 ff  G =  389  
ABC: Path  2 --    3290 : 3    1 sky130_fd_sc_hd__a21oi_4 A =  16.27  Df = 839.9  -97.1 ps  S =  79.1 ps  Cin =  8.8 ff  Cout =   2.5 ff  Cmax = 221.6 ff  G =   26  
ABC: Path  3 --    3291 : 3    1 sky130_fd_sc_hd__or3_4   A =  11.26  Df =1058.4  -99.8 ps  S =  64.4 ps  Cin =  2.4 ff  Cout =   4.6 ff  Cmax = 531.9 ff  G =  182  
ABC: Path  4 --    3292 : 5    1 sky130_fd_sc_hd__a32o_4  A =  21.27  Df =1327.9 -248.7 ps  S =  48.3 ps  Cin =  4.3 ff  Cout =   4.7 ff  Cmax = 536.5 ff  G =  103  
ABC: Path  5 --    3296 : 5    5 sky130_fd_sc_hd__a32o_4  A =  21.27  Df =1671.9 -349.9 ps  S = 101.8 ps  Cin =  4.3 ff  Cout =  24.9 ff  Cmax = 536.5 ff  G =  548  
ABC: Path  6 --    3297 : 1    5 sky130_fd_sc_hd__buf_1   A =   3.75  Df =1974.4 -148.0 ps  S = 637.1 ps  Cin =  2.1 ff  Cout =  54.3 ff  Cmax = 130.0 ff  G = 2500  
ABC: Path  7 --    3533 : 2    1 sky130_fd_sc_hd__nor2_4  A =  11.26  Df =2142.3 -256.2 ps  S =  82.8 ps  Cin =  8.7 ff  Cout =   2.6 ff  Cmax = 251.8 ff  G =   28  
ABC: Path  8 --    3538 : 4    1 sky130_fd_sc_hd__or4_4   A =  11.26  Df =2369.6 -104.3 ps  S =  83.1 ps  Cin =  2.4 ff  Cout =   4.5 ff  Cmax = 534.7 ff  G =  182  
ABC: Path  9 --    3543 : 4    1 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =2696.3 -321.4 ps  S =  48.8 ps  Cin =  4.6 ff  Cout =   4.5 ff  Cmax = 559.4 ff  G =   94  
ABC: Path 10 --    3549 : 4    1 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =3009.8 -527.6 ps  S =  48.8 ps  Cin =  4.6 ff  Cout =   4.5 ff  Cmax = 559.4 ff  G =   94  
ABC: Path 11 --    3554 : 4    1 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =3323.3 -733.8 ps  S =  48.8 ps  Cin =  4.6 ff  Cout =   4.5 ff  Cmax = 559.4 ff  G =   94  
ABC: Path 12 --    3558 : 4    1 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =3629.8 -939.4 ps  S =  44.6 ps  Cin =  4.6 ff  Cout =   2.4 ff  Cmax = 559.4 ff  G =   50  
ABC: Path 13 --    3561 : 2    1 sky130_fd_sc_hd__and2_4  A =   8.76  Df =3756.5 -953.1 ps  S =  31.3 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   96  
ABC: Path 14 --    3562 : 3    1 sky130_fd_sc_hd__or3_4   A =  11.26  Df =4063.8-1166.0 ps  S =  60.2 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 531.9 ff  G =   98  
ABC: Path 15 --    3564 : 2    1 sky130_fd_sc_hd__and2_4  A =   8.76  Df =4197.5-1186.8 ps  S =  31.3 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   96  
ABC: Path 16 --    3565 : 3    1 sky130_fd_sc_hd__or3_4   A =  11.26  Df =4527.0-1405.8 ps  S =  73.4 ps  Cin =  2.4 ff  Cout =   8.8 ff  Cmax = 531.9 ff  G =  363  
ABC: Path 17 --    3567 : 2    1 sky130_fd_sc_hd__nand2_4 A =  11.26  Df =4581.1-1428.4 ps  S =  32.2 ps  Cin =  8.7 ff  Cout =   2.4 ff  Cmax = 530.1 ff  G =   26  
ABC: Path 18 --    3569 : 2    1 sky130_fd_sc_hd__and2_4  A =   8.76  Df =4695.8-1426.7 ps  S =  31.0 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =   99  
ABC: Path 19 --    3570 : 2    1 sky130_fd_sc_hd__or2_4   A =   8.76  Df =4802.8-1306.8 ps  S =  53.3 ps  Cin =  2.4 ff  Cout =   9.0 ff  Cmax = 514.5 ff  G =  363  
ABC: Path 20 --    3571 : 3    1 sky130_fd_sc_hd__o21ai_4 A =  16.27  Df =4844.2-1298.5 ps  S =  95.7 ps  Cin =  8.8 ff  Cout =   2.6 ff  Cmax = 224.3 ff  G =   27  
ABC: Path 21 --    3572 : 2    1 sky130_fd_sc_hd__and2_4  A =   8.76  Df =5005.1-1321.0 ps  S =  31.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 539.3 ff  G =  101  
ABC: Path 22 --    3574 : 2    1 sky130_fd_sc_hd__or2_4   A =   8.76  Df =5232.6-1454.0 ps  S =  42.3 ps  Cin =  2.4 ff  Cout =   2.6 ff  Cmax = 514.5 ff  G =  101  
ABC: Path 23 --    3575 : 2    1 sky130_fd_sc_hd__and2_4  A =   8.76  Df =5390.4-1475.6 ps  S =  48.7 ps  Cin =  2.4 ff  Cout =   9.2 ff  Cmax = 539.3 ff  G =  368  
ABC: Path 24 --    3577 : 2    1 sky130_fd_sc_hd__nor2_4  A =  11.26  Df =5536.7-1574.2 ps  S = 138.6 ps  Cin =  8.7 ff  Cout =  17.6 ff  Cmax = 251.8 ff  G =  202  
ABC: Start-point = pi234 (\vcb.c_reg [91]).  End-point = po298 (\hcb.clb1_inputs[4].m.out).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  560/  316  lat =    0  nd =  3740  edge =   8824  area =42567.77  delay =29.00  lev = 29
ABC: + write_blif /tmp/yosys-abc-v4zPTQ/output.blif 

19.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:      165
ABC RESULTS:   sky130_fd_sc_hd__a21boi_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:      268
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a32o_4 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__a32oi_4 cells:      173
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:      176
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:      206
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      786
ABC RESULTS:   sky130_fd_sc_hd__inv_8 cells:      384
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:      627
ABC RESULTS:   sky130_fd_sc_hd__nor3_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_4 cells:      143
ABC RESULTS:   sky130_fd_sc_hd__o21a_4 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:       59
ABC RESULTS:   sky130_fd_sc_hd__o22a_4 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__o32a_4 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:      336
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:      102
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:      111
ABC RESULTS:        internal signals:     2761
ABC RESULTS:           input signals:      560
ABC RESULTS:          output signals:      316
Removing temp directory.

20. Executing SETUNDEF pass (replace undef values with defined constants).

21. Executing HILOMAP pass (mapping to constant drivers).

22. Executing SPLITNETS pass (splitting up multi-bit signals).

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clb_tile..
Removed 0 unused cells and 3756 unused wires.
<suppressed ~61 debug messages>

24. Executing INSBUF pass (insert buffer cells for connected wires).
Added clb_tile.$auto$insbuf.cc:79:execute$25557: \clb_cin_south -> \clb_cin
Added clb_tile.$auto$insbuf.cc:79:execute$25558: \clb_cout -> \clb_cout_south
Added clb_tile.$auto$insbuf.cc:79:execute$25559: \clb_cout -> \clb_cout_west
Added clb_tile.$auto$insbuf.cc:79:execute$25560: \clb_input_south [0] -> \clb_input [16]
Added clb_tile.$auto$insbuf.cc:79:execute$25561: \clb_input_south [1] -> \clb_input [17]
Added clb_tile.$auto$insbuf.cc:79:execute$25562: \clb_input_south [2] -> \clb_input [18]
Added clb_tile.$auto$insbuf.cc:79:execute$25563: \clb_input_south [3] -> \clb_input [19]
Added clb_tile.$auto$insbuf.cc:79:execute$25564: \clb_input_south [4] -> \clb_input [20]
Added clb_tile.$auto$insbuf.cc:79:execute$25565: \clb_input_south [5] -> \clb_input [21]
Added clb_tile.$auto$insbuf.cc:79:execute$25566: \clb_input_south [6] -> \clb_input [22]
Added clb_tile.$auto$insbuf.cc:79:execute$25567: \clb_input_south [7] -> \clb_input [23]
Added clb_tile.$auto$insbuf.cc:79:execute$25568: \clb_input_west [0] -> \clb_input [24]
Added clb_tile.$auto$insbuf.cc:79:execute$25569: \clb_input_west [1] -> \clb_input [25]
Added clb_tile.$auto$insbuf.cc:79:execute$25570: \clb_input_west [2] -> \clb_input [26]
Added clb_tile.$auto$insbuf.cc:79:execute$25571: \clb_input_west [3] -> \clb_input [27]
Added clb_tile.$auto$insbuf.cc:79:execute$25572: \clb_input_west [4] -> \clb_input [28]
Added clb_tile.$auto$insbuf.cc:79:execute$25573: \clb_input_west [5] -> \clb_input [29]
Added clb_tile.$auto$insbuf.cc:79:execute$25574: \clb_input_west [6] -> \clb_input [30]
Added clb_tile.$auto$insbuf.cc:79:execute$25575: \clb_input_west [7] -> \clb_input [31]
Added clb_tile.$auto$insbuf.cc:79:execute$25576: \clb_output [4] -> \clb_output_south [0]
Added clb_tile.$auto$insbuf.cc:79:execute$25577: \clb_output [5] -> \clb_output_south [1]
Added clb_tile.$auto$insbuf.cc:79:execute$25578: \clb_output [6] -> \clb_output_west [0]
Added clb_tile.$auto$insbuf.cc:79:execute$25579: \clb_output [7] -> \clb_output_west [1]
Added clb_tile.$auto$insbuf.cc:79:execute$25580: \clb_cout -> \east_clb_cin
Added clb_tile.$auto$insbuf.cc:79:execute$25581: \west_double_in [2] -> \east_double_out [0]
Added clb_tile.$auto$insbuf.cc:79:execute$25582: \west_double_in [3] -> \east_double_out [1]
Added clb_tile.$auto$insbuf.cc:79:execute$25583: \clb_cout -> \north_clb_cin
Added clb_tile.$auto$insbuf.cc:79:execute$25584: \east_double_in [0] -> \west_double_out [2]
Added clb_tile.$auto$insbuf.cc:79:execute$25585: \east_double_in [1] -> \west_double_out [3]

25. Executing CHECK pass (checking for obvious problems).
checking module clb_tile..
Warning: Wire clb_tile.\west_single_out [3] is used but has no driver.
Warning: Wire clb_tile.\west_single_out [2] is used but has no driver.
Warning: Wire clb_tile.\west_single_out [1] is used but has no driver.
Warning: Wire clb_tile.\west_single_out [0] is used but has no driver.
Warning: Wire clb_tile.\west_double_out [3] is used but has no driver.
Warning: Wire clb_tile.\west_double_out [2] is used but has no driver.
Warning: Wire clb_tile.\west_double_out [1] is used but has no driver.
Warning: Wire clb_tile.\west_double_out [0] is used but has no driver.
Warning: Wire clb_tile.\south_single_out [3] is used but has no driver.
Warning: Wire clb_tile.\south_single_out [2] is used but has no driver.
Warning: Wire clb_tile.\south_single_out [1] is used but has no driver.
Warning: Wire clb_tile.\south_single_out [0] is used but has no driver.
Warning: Wire clb_tile.\south_double_out [3] is used but has no driver.
Warning: Wire clb_tile.\south_double_out [2] is used but has no driver.
Warning: Wire clb_tile.\south_double_out [1] is used but has no driver.
Warning: Wire clb_tile.\south_double_out [0] is used but has no driver.
Warning: Wire clb_tile.\north_single_out [3] is used but has no driver.
Warning: Wire clb_tile.\north_single_out [2] is used but has no driver.
Warning: Wire clb_tile.\north_single_out [1] is used but has no driver.
Warning: Wire clb_tile.\north_single_out [0] is used but has no driver.
Warning: Wire clb_tile.\north_double_out [3] is used but has no driver.
Warning: Wire clb_tile.\north_double_out [2] is used but has no driver.
Warning: Wire clb_tile.\north_double_out [1] is used but has no driver.
Warning: Wire clb_tile.\north_double_out [0] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [31] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [30] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [29] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [28] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [27] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [26] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [25] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [24] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [23] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [22] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [21] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [20] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [19] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [18] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [17] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [16] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [15] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [14] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [13] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [12] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [11] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [10] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [9] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [8] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [7] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [6] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [5] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [4] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [3] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [2] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [1] is used but has no driver.
Warning: Wire clb_tile.\north_clb_input [0] is used but has no driver.
Warning: Wire clb_tile.\north_clb_cin is used but has no driver.
Warning: Wire clb_tile.\east_single_out [3] is used but has no driver.
Warning: Wire clb_tile.\east_single_out [2] is used but has no driver.
Warning: Wire clb_tile.\east_single_out [1] is used but has no driver.
Warning: Wire clb_tile.\east_single_out [0] is used but has no driver.
Warning: Wire clb_tile.\east_double_out [3] is used but has no driver.
Warning: Wire clb_tile.\east_double_out [2] is used but has no driver.
Warning: Wire clb_tile.\east_double_out [1] is used but has no driver.
Warning: Wire clb_tile.\east_double_out [0] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [31] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [30] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [29] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [28] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [27] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [26] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [25] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [24] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [23] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [22] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [21] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [20] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [19] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [18] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [17] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [16] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [15] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [14] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [13] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [12] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [11] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [10] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [9] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [8] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [7] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [6] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [5] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [4] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [3] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [2] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [1] is used but has no driver.
Warning: Wire clb_tile.\east_clb_input [0] is used but has no driver.
Warning: Wire clb_tile.\east_clb_cin is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [7] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [6] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [5] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [4] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [3] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [2] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [1] is used but has no driver.
Warning: Wire clb_tile.\clb_output_west [0] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [7] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [6] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [5] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [4] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [3] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [2] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [1] is used but has no driver.
Warning: Wire clb_tile.\clb_output_south [0] is used but has no driver.
Warning: Wire clb_tile.\clb_input [31] is used but has no driver.
Warning: Wire clb_tile.\clb_input [30] is used but has no driver.
Warning: Wire clb_tile.\clb_input [29] is used but has no driver.
Warning: Wire clb_tile.\clb_input [28] is used but has no driver.
Warning: Wire clb_tile.\clb_input [27] is used but has no driver.
Warning: Wire clb_tile.\clb_input [26] is used but has no driver.
Warning: Wire clb_tile.\clb_input [25] is used but has no driver.
Warning: Wire clb_tile.\clb_input [24] is used but has no driver.
Warning: Wire clb_tile.\clb_input [23] is used but has no driver.
Warning: Wire clb_tile.\clb_input [22] is used but has no driver.
Warning: Wire clb_tile.\clb_input [21] is used but has no driver.
Warning: Wire clb_tile.\clb_input [20] is used but has no driver.
Warning: Wire clb_tile.\clb_input [19] is used but has no driver.
Warning: Wire clb_tile.\clb_input [18] is used but has no driver.
Warning: Wire clb_tile.\clb_input [17] is used but has no driver.
Warning: Wire clb_tile.\clb_input [16] is used but has no driver.
Warning: Wire clb_tile.\clb_input [15] is used but has no driver.
Warning: Wire clb_tile.\clb_input [14] is used but has no driver.
Warning: Wire clb_tile.\clb_input [13] is used but has no driver.
Warning: Wire clb_tile.\clb_input [12] is used but has no driver.
Warning: Wire clb_tile.\clb_input [11] is used but has no driver.
Warning: Wire clb_tile.\clb_input [10] is used but has no driver.
Warning: Wire clb_tile.\clb_input [9] is used but has no driver.
Warning: Wire clb_tile.\clb_input [8] is used but has no driver.
Warning: Wire clb_tile.\clb_input [7] is used but has no driver.
Warning: Wire clb_tile.\clb_input [6] is used but has no driver.
Warning: Wire clb_tile.\clb_input [5] is used but has no driver.
Warning: Wire clb_tile.\clb_input [4] is used but has no driver.
Warning: Wire clb_tile.\clb_input [3] is used but has no driver.
Warning: Wire clb_tile.\clb_input [2] is used but has no driver.
Warning: Wire clb_tile.\clb_input [1] is used but has no driver.
Warning: Wire clb_tile.\clb_input [0] is used but has no driver.
Warning: Wire clb_tile.\clb_cout_west is used but has no driver.
Warning: Wire clb_tile.\clb_cout_south is used but has no driver.
Warning: Wire clb_tile.\clb_cin is used but has no driver.
found and reported 149 problems.

26. Printing statistics.

=== clb_tile ===

   Number of wires:               3984
   Number of wire bits:           4574
   Number of public wires:         304
   Number of public wire bits:     894
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4085
     sky130_fd_sc_hd__a211o_4      165
     sky130_fd_sc_hd__a21boi_4       1
     sky130_fd_sc_hd__a21o_4       268
     sky130_fd_sc_hd__a21oi_4       19
     sky130_fd_sc_hd__a32o_4        24
     sky130_fd_sc_hd__a32oi_4      173
     sky130_fd_sc_hd__and2_4       176
     sky130_fd_sc_hd__and3_4        24
     sky130_fd_sc_hd__and4_4       206
     sky130_fd_sc_hd__buf_1        786
     sky130_fd_sc_hd__buf_2         29
     sky130_fd_sc_hd__conb_1        60
     sky130_fd_sc_hd__dfxtp_4      256
     sky130_fd_sc_hd__inv_8        384
     sky130_fd_sc_hd__nand2_4       31
     sky130_fd_sc_hd__nor2_4       627
     sky130_fd_sc_hd__nor3_4         3
     sky130_fd_sc_hd__nor4_4       143
     sky130_fd_sc_hd__o21a_4        39
     sky130_fd_sc_hd__o21ai_4       59
     sky130_fd_sc_hd__o22a_4        31
     sky130_fd_sc_hd__o32a_4        32
     sky130_fd_sc_hd__or2_4        336
     sky130_fd_sc_hd__or3_4        102
     sky130_fd_sc_hd__or4_4        111

   Area for cell type \sky130_fd_sc_hd__buf_2 is unknown!

   Chip area for module '\clb_tile': 48881.881600

27. Executing Verilog backend.
Dumping module `\clb_tile'.

Warnings: 149 unique messages, 209 total
End of script. Logfile hash: ef22f25b95, CPU: user 4.87s system 0.02s, MEM: 47.58 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 49% 2x abc (4 sec), 11% 15x opt_expr (1 sec), ...
