{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1507075906110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1507075906111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 20:11:45 2017 " "Processing started: Tue Oct 03 20:11:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1507075906111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1507075906111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1507075906111 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1507075907200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M0 m0 part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"M0\" differs only in case from object \"m0\" in the same scope" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1507075907352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1507075907352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1507075907352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M3 m3 part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"M3\" differs only in case from object \"m3\" in the same scope" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1507075907352 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M4 m4 part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"M4\" differs only in case from object \"m4\" in the same scope" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1507075907353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M5 m5 part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"M5\" differs only in case from object \"m5\" in the same scope" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1507075907353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M6 m6 part1.v(6) " "Verilog HDL Declaration information at part1.v(6): object \"M6\" differs only in case from object \"m6\" in the same scope" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1507075907353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 4 4 " "Found 4 design units, including 4 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1507075907357 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_3bit_2to1 " "Found entity 2: mux_3bit_2to1" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1507075907357 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_3bit_7to1 " "Found entity 3: mux_3bit_7to1" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1507075907357 ""} { "Info" "ISGN_ENTITY_NAME" "4 char_7seg " "Found entity 4: char_7seg" {  } { { "part1.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1507075907357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1507075907357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1507075907506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_7to1 mux_3bit_7to1:m0 " "Elaborating entity \"mux_3bit_7to1\" for hierarchy \"mux_3bit_7to1:m0\"" {  } { { "part1.v" "m0" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1507075907548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_2to1 mux_3bit_7to1:m0\|mux_3bit_2to1:m0 " "Elaborating entity \"mux_3bit_2to1\" for hierarchy \"mux_3bit_7to1:m0\|mux_3bit_2to1:m0\"" {  } { { "part1.v" "m0" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1507075907567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:h0 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:h0\"" {  } { { "part1.v" "h0" { Text "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/part1.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1507075907678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Niruyan/Desktop/eecs3201lab2/part1/output_files/part1.map.smsg " "Generated suppressed messages file C:/Users/Niruyan/Desktop/eecs3201lab2/part1/output_files/part1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1507075908676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1507075909297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1507075909297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1507075909390 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1507075909390 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1507075909390 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1507075909390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1507075909417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 20:11:49 2017 " "Processing ended: Tue Oct 03 20:11:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1507075909417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1507075909417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1507075909417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1507075909417 ""}
