// Seed: 3463627226
module module_0 (
    input supply0 id_0,
    input uwire   id_1
);
  always assign id_3 = -1 | id_3 - id_0;
  assign module_1.id_0 = 0;
  assign id_4 = (id_4 - -1);
  assign id_3 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    id_5,
    input supply0 id_2,
    output wand id_3,
    id_6
);
  always @(-1);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign id_3 = id_6;
  localparam id_7 = id_0 == this;
endmodule
module module_2 (
    input uwire id_0,
    output tri1 id_1,
    output tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6
);
  id_8 :
  assert property (@(posedge 1'b0 or posedge id_0) -1) #1;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
