{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1693343465023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1693343465024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 18:11:04 2023 " "Processing started: Tue Aug 29 18:11:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1693343465024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1693343465024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais " "Command: quartus_map --read_settings_files=on --write_settings_files=off pepinosDigitais -c pepinosDigitais" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1693343465024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1693343465462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/vga.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465514 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_tb " "Found entity 2: vga_tb" {  } { { "vga.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/vga.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693343465514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pepinosdigitais.sv 1 1 " "Found 1 design units, including 1 entities, in source file pepinosdigitais.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pepinosDigitais " "Found entity 1: pepinosDigitais" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693343465530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25m_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_25m_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25M_divider " "Found entity 1: clock_25M_divider" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/clock_25M_divider.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465535 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_25M_divider_tb " "Found entity 2: clock_25M_divider_tb" {  } { { "clock_25M_divider.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/clock_25M_divider.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693343465535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardpair.sv 1 1 " "Found 1 design units, including 1 entities, in source file cardpair.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cardPair " "Found entity 1: cardPair" {  } { { "cardPair.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/cardPair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693343465539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomizer " "Found entity 1: randomizer" {  } { { "randomizer.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/randomizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693343465542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1Hz_divider " "Found entity 1: clock_1Hz_divider" {  } { { "clock_1Hz_divider.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/clock_1Hz_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1693343465545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1693343465545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pepinosDigitais " "Elaborating entity \"pepinosDigitais\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1693343465581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_1 pepinosDigitais.sv(70) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(70): object \"PAR_CARTAS_1\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_2 pepinosDigitais.sv(71) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(71): object \"PAR_CARTAS_2\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_3 pepinosDigitais.sv(72) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(72): object \"PAR_CARTAS_3\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_4 pepinosDigitais.sv(73) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(73): object \"PAR_CARTAS_4\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_5 pepinosDigitais.sv(74) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(74): object \"PAR_CARTAS_5\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_6 pepinosDigitais.sv(75) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(75): object \"PAR_CARTAS_6\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_7 pepinosDigitais.sv(76) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(76): object \"PAR_CARTAS_7\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_8 pepinosDigitais.sv(77) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(77): object \"PAR_CARTAS_8\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_9 pepinosDigitais.sv(78) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(78): object \"PAR_CARTAS_9\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PAR_CARTAS_10 pepinosDigitais.sv(79) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(79): object \"PAR_CARTAS_10\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame pepinosDigitais.sv(118) " "Verilog HDL or VHDL warning at pepinosDigitais.sv(118): object \"frame\" assigned a value but never read" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1693343465590 "|pepinosDigitais"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "pepinosDigitais.sv(158) " "Verilog HDL Case Statement warning at pepinosDigitais.sv(158): can't check case statement for completeness because the case expression has too many possible states" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 158 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1 1693343465591 "|pepinosDigitais"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "CARTAS " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"CARTAS\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1693343465591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25M_divider clock_25M_divider:inst_clock_25M " "Elaborating entity \"clock_25M_divider\" for hierarchy \"clock_25M_divider:inst_clock_25M\"" {  } { { "pepinosDigitais.sv" "inst_clock_25M" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693343465594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1Hz_divider clock_1Hz_divider:inst_clock_1Hz " "Elaborating entity \"clock_1Hz_divider\" for hierarchy \"clock_1Hz_divider:inst_clock_1Hz\"" {  } { { "pepinosDigitais.sv" "inst_clock_1Hz" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693343465597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:instancia_vga " "Elaborating entity \"vga\" for hierarchy \"vga:instancia_vga\"" {  } { { "pepinosDigitais.sv" "instancia_vga" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1693343465624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(35) " "Verilog HDL assignment warning at vga.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/vga.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1693343465627 "|pepinosDigitais|vga:instancia_vga"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank VCC " "Pin \"vga_blank\" is stuck at VCC" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1693343467174 "|pepinosDigitais|vga_blank"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1693343467174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1693343467872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1693343467872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "select " "No output dependent on input pin \"select\"" {  } { { "pepinosDigitais.sv" "" { Text "C:/Users/mayar/dev/pepinosDigitais/PepinosDigitais/projetofinalagoravai/pepinosDigitais.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1693343467949 "|pepinosDigitais|select"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1693343467949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "722 " "Implemented 722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1693343467950 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1693343467950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "684 " "Implemented 684 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1693343467950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1693343467950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1693343467976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 18:11:07 2023 " "Processing ended: Tue Aug 29 18:11:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1693343467976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1693343467976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1693343467976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1693343467976 ""}
