.include "nominal.jsim"
.include "lab1checkoff.jsim"

.subckt F A B C Z
* BEGIN ANSWER
* NOT F CMOS circuitry: Pullup


* NOT F CMOS circuitry: Pulldown

* Inverter

*END ANSWER
.ends