aag 449 46 25 1 378
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94 1
96 761
98 767
100 773
102 779
104 785
106 791
108 797
110 803
112 809
114 815
116 821
118 827
120 833
122 839
124 845
126 851
128 857
130 863
132 869
134 875
136 881
138 887
140 893
142 899
332
144 97 94
146 96 94
148 145 94
150 99 94
152 98 94
154 151 94
156 101 94
158 100 94
160 157 94
162 103 94
164 102 94
166 163 94
168 105 94
170 104 94
172 169 94
174 107 94
176 106 94
178 175 94
180 109 94
182 108 94
184 181 94
186 111 94
188 110 94
190 187 94
192 113 94
194 112 94
196 193 94
198 115 94
200 114 94
202 199 94
204 117 94
206 116 94
208 205 94
210 119 94
212 118 94
214 211 94
216 121 94
218 120 94
220 217 94
222 123 94
224 122 94
226 223 94
228 125 94
230 124 94
232 229 94
234 127 94
236 126 94
238 235 94
240 129 94
242 128 94
244 241 94
246 131 94
248 130 94
250 247 94
252 133 94
254 132 94
256 253 94
258 135 94
260 134 94
262 259 94
264 137 94
266 136 94
268 265 94
270 139 94
272 138 94
274 271 94
276 141 94
278 140 94
280 277 94
282 143 94
284 142 94
286 283 94
288 154 148
290 288 160
292 290 166
294 292 172
296 294 178
298 296 184
300 298 190
302 300 196
304 302 202
306 304 208
308 306 214
310 308 220
312 310 226
314 312 232
316 314 238
318 316 244
320 318 250
322 320 256
324 322 262
326 324 268
328 326 274
330 328 280
332 330 286
334 4 3
336 5 2
338 337 335
340 338 6
342 339 7
344 343 341
346 344 8
348 345 9
350 349 347
352 350 10
354 351 11
356 355 353
358 356 12
360 357 13
362 361 359
364 362 14
366 363 15
368 367 365
370 368 16
372 369 17
374 373 371
376 374 18
378 375 19
380 379 377
382 380 20
384 381 21
386 385 383
388 386 22
390 387 23
392 391 389
394 392 24
396 393 25
398 397 395
400 398 26
402 399 27
404 403 401
406 404 28
408 405 29
410 409 407
412 410 30
414 411 31
416 415 413
418 416 32
420 417 33
422 421 419
424 422 34
426 423 35
428 427 425
430 428 36
432 429 37
434 433 431
436 434 38
438 435 39
440 439 437
442 440 40
444 441 41
446 445 443
448 446 42
450 447 43
452 451 449
454 452 44
456 453 45
458 457 455
460 458 46
462 459 47
464 463 461
466 465 284
468 467 280
470 469 467
472 470 469
474 467 281
476 475 472
478 280 146
480 281 48
482 481 479
484 466 146
486 483 467
488 487 485
490 280 152
492 281 50
494 493 491
496 466 152
498 495 467
500 499 497
502 280 158
504 281 52
506 505 503
508 466 158
510 507 467
512 511 509
514 280 164
516 281 54
518 517 515
520 466 164
522 519 467
524 523 521
526 280 170
528 281 56
530 529 527
532 466 170
534 531 467
536 535 533
538 280 176
540 281 58
542 541 539
544 466 176
546 543 467
548 547 545
550 280 182
552 281 60
554 553 551
556 466 182
558 555 467
560 559 557
562 280 188
564 281 62
566 565 563
568 466 188
570 567 467
572 571 569
574 280 194
576 281 64
578 577 575
580 466 194
582 579 467
584 583 581
586 280 200
588 281 66
590 589 587
592 466 200
594 591 467
596 595 593
598 280 206
600 281 68
602 601 599
604 466 206
606 603 467
608 607 605
610 280 212
612 281 70
614 613 611
616 466 212
618 615 467
620 619 617
622 280 218
624 281 72
626 625 623
628 466 218
630 627 467
632 631 629
634 280 224
636 281 74
638 637 635
640 466 224
642 639 467
644 643 641
646 280 230
648 281 76
650 649 647
652 466 230
654 651 467
656 655 653
658 280 236
660 281 78
662 661 659
664 466 236
666 663 467
668 667 665
670 280 242
672 281 80
674 673 671
676 466 242
678 675 467
680 679 677
682 280 248
684 281 82
686 685 683
688 466 248
690 687 467
692 691 689
694 280 254
696 281 84
698 697 695
700 466 254
702 699 467
704 703 701
706 280 260
708 281 86
710 709 707
712 466 260
714 711 467
716 715 713
718 280 266
720 281 88
722 721 719
724 466 266
726 723 467
728 727 725
730 280 272
732 281 90
734 733 731
736 466 272
738 735 467
740 739 737
742 281 92
744 466 278
746 742 467
748 747 745
750 284 281
752 751 281
754 753 467
756 489 477
758 476 146
760 759 757
762 501 477
764 476 152
766 765 763
768 513 477
770 476 158
772 771 769
774 525 477
776 476 164
778 777 775
780 537 477
782 476 170
784 783 781
786 549 477
788 476 176
790 789 787
792 561 477
794 476 182
796 795 793
798 573 477
800 476 188
802 801 799
804 585 477
806 476 194
808 807 805
810 597 477
812 476 200
814 813 811
816 609 477
818 476 206
820 819 817
822 621 477
824 476 212
826 825 823
828 633 477
830 476 218
832 831 829
834 645 477
836 476 224
838 837 835
840 657 477
842 476 230
844 843 841
846 669 477
848 476 236
850 849 847
852 681 477
854 476 242
856 855 853
858 693 477
860 476 248
862 861 859
864 705 477
866 476 254
868 867 865
870 717 477
872 476 260
874 873 871
876 729 477
878 476 266
880 879 877
882 741 477
884 476 272
886 885 883
888 749 477
890 476 278
892 891 889
894 754 477
896 476 284
898 897 895
i0 controllable_c<0>
i1 controllable_c<1>
i2 controllable_c<2>
i3 controllable_c<3>
i4 controllable_c<4>
i5 controllable_c<5>
i6 controllable_c<6>
i7 controllable_c<7>
i8 controllable_c<8>
i9 controllable_c<9>
i10 controllable_c<10>
i11 controllable_c<11>
i12 controllable_c<12>
i13 controllable_c<13>
i14 controllable_c<14>
i15 controllable_c<15>
i16 controllable_c<16>
i17 controllable_c<17>
i18 controllable_c<18>
i19 controllable_c<19>
i20 controllable_c<20>
i21 controllable_c<21>
i22 controllable_c<22>
i23 a<0>
i24 a<1>
i25 a<2>
i26 a<3>
i27 a<4>
i28 a<5>
i29 a<6>
i30 a<7>
i31 a<8>
i32 a<9>
i33 a<10>
i34 a<11>
i35 a<12>
i36 a<13>
i37 a<14>
i38 a<15>
i39 a<16>
i40 a<17>
i41 a<18>
i42 a<19>
i43 a<20>
i44 a<21>
i45 a<22>
l0 n95
l1 counter<0>_out
l2 counter<1>_out
l3 counter<2>_out
l4 counter<3>_out
l5 counter<4>_out
l6 counter<5>_out
l7 counter<6>_out
l8 counter<7>_out
l9 counter<8>_out
l10 counter<9>_out
l11 counter<10>_out
l12 counter<11>_out
l13 counter<12>_out
l14 counter<13>_out
l15 counter<14>_out
l16 counter<15>_out
l17 counter<16>_out
l18 counter<17>_out
l19 counter<18>_out
l20 counter<19>_out
l21 counter<20>_out
l22 counter<21>_out
l23 counter<22>_out
l24 counter<23>_out
o0 err
c
bench
This file was written by ABC on Sat Aug 31 20:24:57 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv mvs24.v   ---gives--> mvs24.mv
> abc -c "read_blif_mv mvs24.mv; write_aiger -s mvs24n.aig"   ---gives--> mvs24n.aig
> aigtoaig mvs24n.aig mvs24n.aag   ---gives--> mvs24n.aag (this file)
Content of mvs24.v:
// realizable
module bench(clk, a, controllable_c, err);
  input clk;
  input [22:0] a;
  input [22:0] controllable_c;
  reg [23:0] counter;
  output err;
  wire ctrl_xor;
  
  assign err = (counter == 24'b111111111111111111111111) ? 1 : 0;
  assign ctrl_xor = controllable_c[0] ^
                    controllable_c[1] ^
                    controllable_c[2] ^
                    controllable_c[3] ^
                    controllable_c[4] ^
                    controllable_c[5] ^
                    controllable_c[6] ^
                    controllable_c[7] ^
                    controllable_c[8] ^
                    controllable_c[9] ^
                    controllable_c[10] ^
                    controllable_c[11] ^
                    controllable_c[12] ^
                    controllable_c[13] ^
                    controllable_c[14] ^
                    controllable_c[15] ^
                    controllable_c[16] ^
                    controllable_c[17] ^
                    controllable_c[18] ^
                    controllable_c[19] ^
                    controllable_c[20] ^
                    controllable_c[21] ^
                    controllable_c[22];

  initial
  begin
    counter = 0;
  end

  always @ (posedge clk)
  begin
    if(counter[23] & ctrl_xor)
       counter[23] = 0;
    else if(counter[22])
      begin
       counter[23] = 1;
       counter[22] = 0;
      end
    else
       counter[22:0] = a;
   end
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 8/8 [SYNTCOMP2014-RealSeq], 3/4 [SYNTCOMP2015-SyntSeq], 3/3 [SYNTCOMP2015-SyntPar], 7/7 [SYNTCOMP2015-RealSeq], 4/4 [SYNTCOMP2015-RealPar], 6/7 [SYNTCOMP2016-SyntSeq], 4/4 [SYNTCOMP2016-SyntPar], 11/11 [SYNTCOMP2016-RealSeq], 6/6 [SYNTCOMP2016-RealPar], 10/10 [SYNTCOMP2017-RealSeq], 6/6 [SYNTCOMP2017-RealPar], 5/6 [SYNTCOMP2017-SyntSeq], 4/4 [SYNTCOMP2017-SyntPar]
SOLVED_IN : 0.036001 [SYNTCOMP2014-RealSeq], 0.023185 [SYNTCOMP2015-RealSeq], 0.018635 [SYNTCOMP2015-RealPar], 0.012 [SYNTCOMP2016-RealSeq], 0.010159 [SYNTCOMP2016-RealPar], 0.016 [SYNTCOMP2017-RealSeq], 0.011625 [SYNTCOMP2017-RealPar]
REF_SIZE : 401
STATUS : realizable
#.
