============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/TD562/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ’≈≤©∫≠
   Run Date =   Wed Jul  3 13:45:07 2024

   Run on =     BOBBY
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.129873s wall, 2.968750s user + 0.187500s system = 3.156250s CPU (100.8%)

RUN-1004 : used memory is 481 MB, reserved memory is 444 MB, peak memory is 510 MB
HDL-1007 : analyze verilog file prj/ADC.v
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(32)
HDL-5007 WARNING: 'clk_10' is not declared in prj/sending.v(33)
HDL-5007 WARNING: 'ADC1_cnt' is not declared in prj/sending.v(66)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.213155s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.5%)

RUN-1004 : used memory is 576 MB, reserved memory is 515 MB, peak memory is 593 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.610138s wall, 0.203125s user + 0.187500s system = 0.390625s CPU (5.9%)

RUN-1004 : used memory is 576 MB, reserved memory is 515 MB, peak memory is 593 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-1007 : analyze verilog file prj/bianmaqi.v
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(32)
HDL-5007 WARNING: 'clk_10' is not declared in prj/sending.v(33)
HDL-5007 WARNING: 'ADC1_cnt' is not declared in prj/sending.v(66)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.210419s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (4.0%)

RUN-1004 : used memory is 595 MB, reserved memory is 534 MB, peak memory is 611 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.607632s wall, 0.218750s user + 0.140625s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 595 MB, reserved memory is 534 MB, peak memory is 611 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(32)
HDL-5007 WARNING: 'clk_10' is not declared in prj/sending.v(33)
HDL-5007 WARNING: 'ADC1_cnt' is not declared in prj/sending.v(66)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.208023s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 605 MB, reserved memory is 540 MB, peak memory is 621 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.601372s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 605 MB, reserved memory is 540 MB, peak memory is 621 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(32)
HDL-5007 WARNING: 'clk_10' is not declared in prj/sending.v(33)
HDL-5007 WARNING: 'ADC1_cnt' is not declared in prj/sending.v(66)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.215217s wall, 0.125000s user + 0.203125s system = 0.328125s CPU (5.3%)

RUN-1004 : used memory is 610 MB, reserved memory is 546 MB, peak memory is 627 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.606948s wall, 0.218750s user + 0.218750s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 610 MB, reserved memory is 546 MB, peak memory is 627 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(32)
HDL-5007 WARNING: 'clk_10' is not declared in prj/sending.v(33)
HDL-5007 WARNING: 'ADC1_cnt' is not declared in prj/sending.v(66)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.211915s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.5%)

RUN-1004 : used memory is 627 MB, reserved memory is 560 MB, peak memory is 644 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.600814s wall, 0.187500s user + 0.156250s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 627 MB, reserved memory is 560 MB, peak memory is 644 MB
GUI-1001 : Downloading succeeded!
