# VSDSquadronMini-Research-Internship

The research internship program primarily focuses on the RISC-V architecture and uses open-source tools to understand the concepts about VLSI chip design and RISC-V along with the practical experiments utilising the VSD Squadron Mini board. The internship is mentored by Kunal Ghosh sir.

<details>
  <summary>Task 1 of VSDSquadronMini-Research-Internship:</summary>

1. Downloading the Oracle Virtual Machine and Running the software:
![Screenshot 2024-10-23 215729](https://github.com/user-attachments/assets/adf8e54a-cc8f-4cdc-99d2-54c2f1653129)

2. Compilation of a C program:
![Screenshot 2024-10-23 225916](https://github.com/user-attachments/assets/5e583c52-0397-409d-b8f5-b4e39daf7e70)

3. RISC-V objdmp
![Screenshot 2024-10-23 232440](https://github.com/user-attachments/assets/bf11f7ca-fe8c-47fd-a0f2-faca7efd8452)

</details>


<details>
  <summary>Task 2 of VSDSquadronMini-Research-Internship:</summary>

1. SPIKE Simulation and observation with -O1 and -Ofast

C Code:

RISC V Objdmp



2. C program

RISC V GCC 

SPIKE


</details>



<details>
  <summary>Task 3 of VSDSquadronMini-Research-Internship:</summary>

1) Various RISC-V instruction type (R, I, S, B, U, J) 

2) 15 unique RISC-V instructions from riscv-objdmp of the application code 

3) Exact 32-bit instruction code in the instruction type format for 15 unique instructions

4) The 32-bit pattern 







</details>



<details>
  <summary>Task 4 of VSDSquadronMini-Research-Internship:</summary>

RISC-V Core Verilog netlist and testbench for functional simulation experiment. 
Waveform snapshots for the commands.



</details>

