# Module Name #
(Any Notes would go here)

## Contents
* [Inputs](#inputs)
* [Outputs](#outputs)
* [Functionality](#functionality)
  * [Registers](#registers)
  * [Clk](#on-posedge-clk)
  * [Active low reset](#asynchronous-active-low-reset)

## Inputs
|Name|Bits wide|
|:---|:---:|
|```reg name```|#-bit|
|```reg name```|#-bit|

## Outputs
|Name|Bits wide|
|:---|:---:|
|```reg name```|#-bit|
|```reg name```|#-bit|

## Functionality
### Registers
  - #-bit [name] register
  - #-bit [name] register
### On posedge clk
  - ```some branch = some value/branch```

### Asynchronous active low reset
  - Register values reset to 0
