multiline_comment|/* Register values for 1280x1024, 60Hz mode (20) */
DECL|variable|aty_vt_reg_init_20
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_20
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x002e02a7
comma
l_int|0x002e02a7
comma
l_int|0
)brace
comma
(brace
l_int|0x03070200
comma
l_int|0x03070200
comma
l_int|0
)brace
comma
(brace
l_int|0x0a00cb22
comma
l_int|0x0b00cb23
comma
l_int|0
)brace
comma
l_int|0x009f00d2
comma
l_int|0x03ff0429
comma
l_int|0x00030400
comma
l_int|0x28000000
comma
(brace
l_int|0x00
comma
l_int|0xaa
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1280x960, 75Hz mode (19) */
DECL|variable|aty_vt_reg_init_19
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_19
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x003202a3
comma
l_int|0x003201a2
comma
l_int|0
)brace
comma
(brace
l_int|0x030b0200
comma
l_int|0x030b0300
comma
l_int|0
)brace
comma
(brace
l_int|0x0a00cb22
comma
l_int|0x0b00cb23
comma
l_int|0
)brace
comma
l_int|0x009f00d1
comma
l_int|0x03bf03e7
comma
l_int|0x000303c0
comma
l_int|0x28000000
comma
(brace
l_int|0x00
comma
l_int|0xc6
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1152x870, 75Hz mode (18) */
DECL|variable|aty_vt_reg_init_18
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_18
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x00300295
comma
l_int|0x00300194
comma
l_int|0
)brace
comma
(brace
l_int|0x03080200
comma
l_int|0x03080300
comma
l_int|0
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb22
comma
l_int|0
)brace
comma
l_int|0x008f00b5
comma
l_int|0x03650392
comma
l_int|0x00230368
comma
l_int|0x24000000
comma
(brace
l_int|0x00
comma
l_int|0x9d
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 75Hz mode (17) */
DECL|variable|aty_vt_reg_init_17
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_17
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x002c0283
comma
l_int|0x002c0182
comma
l_int|0
)brace
comma
(brace
l_int|0x03080200
comma
l_int|0x03080300
comma
l_int|0
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb22
comma
l_int|0
)brace
comma
l_int|0x007f00a3
comma
l_int|0x02ff031f
comma
l_int|0x00030300
comma
l_int|0x20000000
comma
(brace
l_int|0x01
comma
l_int|0xf7
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 70Hz mode (15) */
DECL|variable|aty_vt_reg_init_15
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_15
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x00310284
comma
l_int|0x00310183
comma
l_int|0
)brace
comma
(brace
l_int|0x03080200
comma
l_int|0x03080300
comma
l_int|0
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb22
comma
l_int|0
)brace
comma
l_int|0x007f00a5
comma
l_int|0x02ff0325
comma
l_int|0x00260302
comma
l_int|0x20000000
comma
(brace
l_int|0x01
comma
l_int|0xeb
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 1024x768, 60Hz mode (14) */
DECL|variable|aty_vt_reg_init_14
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_14
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x00310284
comma
l_int|0x00310183
comma
l_int|0x00310582
)brace
comma
multiline_comment|/* 32 bit 0x00310582 */
(brace
l_int|0x03080200
comma
l_int|0x03080300
comma
l_int|0x03070600
)brace
comma
multiline_comment|/* 32 bit 0x03070600 */
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb22
comma
l_int|0x0e00cb23
)brace
comma
l_int|0x007f00a7
comma
l_int|0x02ff0325
comma
l_int|0x00260302
comma
l_int|0x20000000
comma
(brace
l_int|0x01
comma
l_int|0xcc
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 832x624, 75Hz mode (13) */
DECL|variable|aty_vt_reg_init_13
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_13
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x0028026d
comma
l_int|0x0028016c
comma
l_int|0x0028056b
)brace
comma
(brace
l_int|0x03080200
comma
l_int|0x03070300
comma
l_int|0x03090600
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb21
comma
l_int|0x0e00cb22
)brace
comma
l_int|0x0067008f
comma
l_int|0x026f029a
comma
l_int|0x00230270
comma
l_int|0x1a000000
comma
(brace
l_int|0x01
comma
l_int|0xb4
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 75Hz mode (12) */
DECL|variable|aty_vt_reg_init_12
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_12
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x002a0267
comma
l_int|0x002a0166
comma
l_int|0x002a0565
)brace
comma
(brace
l_int|0x03040200
comma
l_int|0x03060300
comma
l_int|0x03070600
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb21
comma
l_int|0x0e00cb22
)brace
comma
l_int|0x00630083
comma
l_int|0x02570270
comma
l_int|0x00030258
comma
l_int|0x19000000
comma
(brace
l_int|0x01
comma
l_int|0x9c
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 72Hz mode (11) */
DECL|variable|aty_vt_reg_init_11
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_11
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x002f026c
comma
l_int|0x002f016b
comma
l_int|0x002f056a
)brace
comma
(brace
l_int|0x03050200
comma
l_int|0x03070300
comma
l_int|0x03090600
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb21
comma
l_int|0x0e00cb22
)brace
comma
l_int|0x00630081
comma
l_int|0x02570299
comma
l_int|0x0006027c
comma
l_int|0x19000000
comma
(brace
l_int|0x01
comma
l_int|0x9d
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 800x600, 60Hz mode (10) */
DECL|variable|aty_vt_reg_init_10
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_10
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x0030026a
comma
l_int|0x00300169
comma
l_int|0x00300568
)brace
comma
(brace
l_int|0x03050200
comma
l_int|0x03070300
comma
l_int|0x03090600
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb21
comma
l_int|0x0e00cb22
)brace
comma
l_int|0x00630083
comma
l_int|0x02570273
comma
l_int|0x00040258
comma
l_int|0x19000000
comma
(brace
l_int|0x02
comma
l_int|0xfb
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 640x480, 67Hz mode (6) */
DECL|variable|aty_vt_reg_init_6
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_6
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x00280259
comma
l_int|0x00280158
comma
l_int|0x00280557
)brace
comma
(brace
l_int|0x03050200
comma
l_int|0x03070300
comma
l_int|0x030a0600
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb21
comma
l_int|0x0e00cb22
)brace
comma
l_int|0x004f006b
comma
l_int|0x01df020c
comma
l_int|0x002301e2
comma
l_int|0x14000000
comma
(brace
l_int|0x02
comma
l_int|0xbe
)brace
)brace
suffix:semicolon
multiline_comment|/* Register values for 640x480, 60Hz mode (5) */
DECL|variable|aty_vt_reg_init_5
r_static
r_struct
id|aty_regvals
id|aty_vt_reg_init_5
op_assign
(brace
(brace
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0x002c0253
comma
l_int|0x002c0152
comma
l_int|0x002c0551
)brace
comma
(brace
l_int|0x03050200
comma
l_int|0x03070300
comma
l_int|0x03090600
)brace
comma
(brace
l_int|0x0a00cb21
comma
l_int|0x0b00cb21
comma
l_int|0x0e00cb22
)brace
comma
l_int|0x004f0063
comma
l_int|0x01df020c
comma
l_int|0x002201e9
comma
l_int|0x14000000
comma
(brace
l_int|0x02
comma
l_int|0x9e
)brace
)brace
suffix:semicolon
multiline_comment|/*     8 bit       15 bit      32 bit   */
DECL|variable|vt_mem_cntl
r_static
r_int
id|vt_mem_cntl
(braket
l_int|3
)braket
(braket
l_int|3
)braket
op_assign
(brace
(brace
l_int|0x0A00CB21
comma
l_int|0x0B00CB21
comma
l_int|0x0E00CB21
)brace
comma
multiline_comment|/* 1 MB VRAM */
(brace
l_int|0x0A00CB22
comma
l_int|0x0B00CB22
comma
l_int|0x0E00CB22
)brace
comma
multiline_comment|/* 2 MB VRAM */
(brace
l_int|0x0200053B
comma
l_int|0x0300053B
comma
l_int|0x0600053B
)brace
multiline_comment|/* 4 M B VRAM */
)brace
suffix:semicolon
eof
