\doxysubsubsubsection{I2\+C2 Clock Source}
\hypertarget{group___r_c_c_ex___i2_c2___clock___source}{}\label{group___r_c_c_ex___i2_c2___clock___source}\index{I2C2 Clock Source@{I2C2 Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_ga8aad93752b3933f771ef44ad53afd6b7}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_ga6c973611f0026e17e06e140f708168d5}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___i2_c2___clock___source_gab2d1849bb1ec2df29cab79843441e3cc}{RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Description détaillée}


\doxysubsubsubsubsection{Documentation des macros}
\Hypertarget{group___r_c_c_ex___i2_c2___clock___source_gab2d1849bb1ec2df29cab79843441e3cc}\index{I2C2 Clock Source@{I2C2 Clock Source}!RCC\_I2C2CLKSOURCE\_HSI@{RCC\_I2C2CLKSOURCE\_HSI}}
\index{RCC\_I2C2CLKSOURCE\_HSI@{RCC\_I2C2CLKSOURCE\_HSI}!I2C2 Clock Source@{I2C2 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_I2C2CLKSOURCE\_HSI}{RCC\_I2C2CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___i2_c2___clock___source_gab2d1849bb1ec2df29cab79843441e3cc} 
\#define RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}}}

\Hypertarget{group___r_c_c_ex___i2_c2___clock___source_ga8aad93752b3933f771ef44ad53afd6b7}\index{I2C2 Clock Source@{I2C2 Clock Source}!RCC\_I2C2CLKSOURCE\_PCLK1@{RCC\_I2C2CLKSOURCE\_PCLK1}}
\index{RCC\_I2C2CLKSOURCE\_PCLK1@{RCC\_I2C2CLKSOURCE\_PCLK1}!I2C2 Clock Source@{I2C2 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_I2C2CLKSOURCE\_PCLK1}{RCC\_I2C2CLKSOURCE\_PCLK1}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___i2_c2___clock___source_ga8aad93752b3933f771ef44ad53afd6b7} 
\#define RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+PCLK1~0x00000000U}

\Hypertarget{group___r_c_c_ex___i2_c2___clock___source_ga6c973611f0026e17e06e140f708168d5}\index{I2C2 Clock Source@{I2C2 Clock Source}!RCC\_I2C2CLKSOURCE\_SYSCLK@{RCC\_I2C2CLKSOURCE\_SYSCLK}}
\index{RCC\_I2C2CLKSOURCE\_SYSCLK@{RCC\_I2C2CLKSOURCE\_SYSCLK}!I2C2 Clock Source@{I2C2 Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_I2C2CLKSOURCE\_SYSCLK}{RCC\_I2C2CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \label{group___r_c_c_ex___i2_c2___clock___source_ga6c973611f0026e17e06e140f708168d5} 
\#define RCC\+\_\+\+I2\+C2\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}}}

