
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Dec 17 18:17:54 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.057ns (weighted slack = 0.114ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I[1]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.460ns  (38.8% logic, 61.2% route), 36 logic levels.

 Constraint Details:

     41.460ns physical path delay coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.057ns

 Physical Path Details:

      Data path coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C30B.CLK to     R10C30B.Q1 coreInst/SLICE_1080 (from PIN_CLK_X1_c)
ROUTE        29     1.614     R10C30B.Q1 to     R12C28D.D1 coreInst/DEBUG_OP_I[1]
CTOF_DEL    ---     0.452     R12C28D.D1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.559     R16C23D.F1 to     R16C23B.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C23B.D0 to     R16C23B.F0 coreInst/busControllerInst/SLICE_1026
ROUTE         1     0.839     R16C23B.F0 to     R18C23C.D1 coreInst/busControllerInst/ADDR_BUF_i_i_4_mb_1[14]
CTOF_DEL    ---     0.452     R18C23C.D1 to     R18C23C.F1 SLICE_734
ROUTE         7     0.895     R18C23C.F1 to     R18C25B.A0 mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlt15
CTOF_DEL    ---     0.452     R18C25B.A0 to     R18C25B.F0 mcuResourcesInst/memoryMapperInst/SLICE_659
ROUTE        17     0.868     R18C25B.F0 to     R18C28A.D1 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C28A.D1 to     R18C28A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1048
ROUTE        14     1.034     R18C28A.F1 to     R17C22A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R17C22A.M0 to   R17C22A.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[6]/SLICE_533
ROUTE         2     1.333   R17C22A.OFX0 to     R15C28D.A1 mcuResourcesInst.N_87
CTOF_DEL    ---     0.452     R15C28D.A1 to     R15C28D.F1 SLICE_321
ROUTE         3     1.238     R15C28D.F1 to     R16C28D.A1 CPU_DIN[6]
C1TOFCO_DE  ---     0.786     R16C28D.A1 to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.460   (38.8% logic, 61.2% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R10C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.087ns (weighted slack = 0.174ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I[1]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.430ns  (40.5% logic, 59.5% route), 38 logic levels.

 Constraint Details:

     41.430ns physical path delay coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.087ns

 Physical Path Details:

      Data path coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C30B.CLK to     R10C30B.Q1 coreInst/SLICE_1080 (from PIN_CLK_X1_c)
ROUTE        29     1.614     R10C30B.Q1 to     R12C28D.D1 coreInst/DEBUG_OP_I[1]
CTOF_DEL    ---     0.452     R12C28D.D1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.556     R16C23D.F1 to     R16C22D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C22D.D0 to     R16C22D.F0 coreInst/busControllerInst/SLICE_832
ROUTE         1     0.384     R16C22D.F0 to     R16C22D.C1 coreInst/busControllerInst/ADDR_BUF_i_i_rn_1[14]
CTOF_DEL    ---     0.452     R16C22D.C1 to     R16C22D.F1 coreInst/busControllerInst/SLICE_832
ROUTE         3     0.861     R16C22D.F1 to     R15C20D.D1 N_262_i
CTOF_DEL    ---     0.452     R15C20D.D1 to     R15C20D.F1 mcuResourcesInst/memoryMapperInst/SLICE_666
ROUTE        18     1.087     R15C20D.F1 to     R18C22D.D1 mcuResourcesInst/memoryMapperInst/un5_ROM_MAP
CTOF_DEL    ---     0.452     R18C22D.D1 to     R18C22D.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE         1     1.014     R18C22D.F1 to     R18C26C.D0 mcuResourcesInst/memoryMapperInst/N_28
CTOOFX_DEL  ---     0.661     R18C26C.D0 to   R18C26C.OFX0 SLICE_319
ROUTE         4     0.958   R18C26C.OFX0 to     R16C26D.B0 CPU_DIN[1]
CTOF_DEL    ---     0.452     R16C26D.B0 to     R16C26D.F0 SLICE_498
ROUTE         1     1.149     R16C26D.F0 to     R16C28B.A0 coreInst/programCounterInst/N_1355
C0TOFCO_DE  ---     0.905     R16C28B.A0 to    R16C28B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R16C28B.FCO to    R16C28C.FCI coreInst/programCounterInst/SUM_cry_2
FCITOFCO_D  ---     0.146    R16C28C.FCI to    R16C28C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C28C.FCO to    R16C28D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R16C28D.FCI to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.430   (40.5% logic, 59.5% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R10C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.091ns (weighted slack = 0.182ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.426ns  (38.8% logic, 61.2% route), 36 logic levels.

 Constraint Details:

     41.426ns physical path delay coreInst/SLICE_762 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.091ns

 Physical Path Details:

      Data path coreInst/SLICE_762 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C30B.CLK to     R11C30B.Q0 coreInst/SLICE_762 (from PIN_CLK_X1_c)
ROUTE        16     1.580     R11C30B.Q0 to     R12C28D.B1 coreInst/DEBUG_OP_I_fast[2]
CTOF_DEL    ---     0.452     R12C28D.B1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.559     R16C23D.F1 to     R16C23B.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C23B.D0 to     R16C23B.F0 coreInst/busControllerInst/SLICE_1026
ROUTE         1     0.839     R16C23B.F0 to     R18C23C.D1 coreInst/busControllerInst/ADDR_BUF_i_i_4_mb_1[14]
CTOF_DEL    ---     0.452     R18C23C.D1 to     R18C23C.F1 SLICE_734
ROUTE         7     0.895     R18C23C.F1 to     R18C25B.A0 mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlt15
CTOF_DEL    ---     0.452     R18C25B.A0 to     R18C25B.F0 mcuResourcesInst/memoryMapperInst/SLICE_659
ROUTE        17     0.868     R18C25B.F0 to     R18C28A.D1 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C28A.D1 to     R18C28A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1048
ROUTE        14     1.034     R18C28A.F1 to     R17C22A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R17C22A.M0 to   R17C22A.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[6]/SLICE_533
ROUTE         2     1.333   R17C22A.OFX0 to     R15C28D.A1 mcuResourcesInst.N_87
CTOF_DEL    ---     0.452     R15C28D.A1 to     R15C28D.F1 SLICE_321
ROUTE         3     1.238     R15C28D.F1 to     R16C28D.A1 CPU_DIN[6]
C1TOFCO_DE  ---     0.786     R16C28D.A1 to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.426   (38.8% logic, 61.2% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R11C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.106ns (weighted slack = 0.212ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I[1]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.411ns  (38.7% logic, 61.3% route), 35 logic levels.

 Constraint Details:

     41.411ns physical path delay coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.106ns

 Physical Path Details:

      Data path coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C30B.CLK to     R10C30B.Q1 coreInst/SLICE_1080 (from PIN_CLK_X1_c)
ROUTE        29     1.614     R10C30B.Q1 to     R12C28D.D1 coreInst/DEBUG_OP_I[1]
CTOF_DEL    ---     0.452     R12C28D.D1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.559     R16C23D.F1 to     R16C23B.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C23B.D0 to     R16C23B.F0 coreInst/busControllerInst/SLICE_1026
ROUTE         1     0.839     R16C23B.F0 to     R18C23C.D1 coreInst/busControllerInst/ADDR_BUF_i_i_4_mb_1[14]
CTOF_DEL    ---     0.452     R18C23C.D1 to     R18C23C.F1 SLICE_734
ROUTE         7     0.895     R18C23C.F1 to     R18C25B.A0 mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlt15
CTOF_DEL    ---     0.452     R18C25B.A0 to     R18C25B.F0 mcuResourcesInst/memoryMapperInst/SLICE_659
ROUTE        17     0.868     R18C25B.F0 to     R18C28A.D1 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C28A.D1 to     R18C28A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1048
ROUTE        14     1.276     R18C28A.F1 to     R18C22B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R18C22B.M0 to   R18C22B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[7]/SLICE_532
ROUTE         1     1.129   R18C22B.OFX0 to     R18C30A.C0 mcuResourcesInst/memoryMapperInst/N_88
CTOF_DEL    ---     0.452     R18C30A.C0 to     R18C30A.F0 SLICE_322
ROUTE         4     1.178     R18C30A.F0 to     R16C29A.A0 CPU_DIN[7]
C0TOFCO_DE  ---     0.905     R16C29A.A0 to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.411   (38.7% logic, 61.3% route), 35 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R10C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.107ns (weighted slack = 0.214ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I[1]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.410ns  (40.6% logic, 59.4% route), 38 logic levels.

 Constraint Details:

     41.410ns physical path delay coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.107ns

 Physical Path Details:

      Data path coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C30B.CLK to     R10C30B.Q1 coreInst/SLICE_1080 (from PIN_CLK_X1_c)
ROUTE        29     1.614     R10C30B.Q1 to     R12C28D.D1 coreInst/DEBUG_OP_I[1]
CTOF_DEL    ---     0.452     R12C28D.D1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.559     R16C23D.F1 to     R16C23B.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C23B.D0 to     R16C23B.F0 coreInst/busControllerInst/SLICE_1026
ROUTE         1     0.839     R16C23B.F0 to     R18C23C.D1 coreInst/busControllerInst/ADDR_BUF_i_i_4_mb_1[14]
CTOF_DEL    ---     0.452     R18C23C.D1 to     R18C23C.F1 SLICE_734
ROUTE         7     0.895     R18C23C.F1 to     R18C25B.A0 mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlt15
CTOF_DEL    ---     0.452     R18C25B.A0 to     R18C25B.F0 mcuResourcesInst/memoryMapperInst/SLICE_659
ROUTE        17     0.868     R18C25B.F0 to     R18C28A.D1 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C28A.D1 to     R18C28A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1048
ROUTE        14     0.721     R18C28A.F1 to     R18C26C.C0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
CTOOFX_DEL  ---     0.661     R18C26C.C0 to   R18C26C.OFX0 SLICE_319
ROUTE         4     0.958   R18C26C.OFX0 to     R16C26D.B0 CPU_DIN[1]
CTOF_DEL    ---     0.452     R16C26D.B0 to     R16C26D.F0 SLICE_498
ROUTE         1     1.149     R16C26D.F0 to     R16C28B.A0 coreInst/programCounterInst/N_1355
C0TOFCO_DE  ---     0.905     R16C28B.A0 to    R16C28B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R16C28B.FCO to    R16C28C.FCI coreInst/programCounterInst/SUM_cry_2
FCITOFCO_D  ---     0.146    R16C28C.FCI to    R16C28C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C28C.FCO to    R16C28D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R16C28D.FCI to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.410   (40.6% logic, 59.4% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R10C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.109ns (weighted slack = 0.218ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I[1]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[14]  (to PIN_CLK_X1_c +)

   Delay:              41.408ns  (38.7% logic, 61.3% route), 36 logic levels.

 Constraint Details:

     41.408ns physical path delay coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.109ns

 Physical Path Details:

      Data path coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C30B.CLK to     R10C30B.Q1 coreInst/SLICE_1080 (from PIN_CLK_X1_c)
ROUTE        29     1.614     R10C30B.Q1 to     R12C28D.D1 coreInst/DEBUG_OP_I[1]
CTOF_DEL    ---     0.452     R12C28D.D1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.559     R16C23D.F1 to     R16C23B.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C23B.D0 to     R16C23B.F0 coreInst/busControllerInst/SLICE_1026
ROUTE         1     0.839     R16C23B.F0 to     R18C23C.D1 coreInst/busControllerInst/ADDR_BUF_i_i_4_mb_1[14]
CTOF_DEL    ---     0.452     R18C23C.D1 to     R18C23C.F1 SLICE_734
ROUTE         7     0.895     R18C23C.F1 to     R18C25B.A0 mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlt15
CTOF_DEL    ---     0.452     R18C25B.A0 to     R18C25B.F0 mcuResourcesInst/memoryMapperInst/SLICE_659
ROUTE        17     0.868     R18C25B.F0 to     R18C28A.D1 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C28A.D1 to     R18C28A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1048
ROUTE        14     1.034     R18C28A.F1 to     R17C22A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R17C22A.M0 to   R17C22A.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[6]/SLICE_533
ROUTE         2     1.333   R17C22A.OFX0 to     R15C28D.A1 mcuResourcesInst.N_87
CTOF_DEL    ---     0.452     R15C28D.A1 to     R15C28D.F1 SLICE_321
ROUTE         3     1.238     R15C28D.F1 to     R16C28D.A1 CPU_DIN[6]
C1TOFCO_DE  ---     0.786     R16C28D.A1 to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF0_DE  ---     0.517    R17C27D.FCI to     R17C27D.F0 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F0 to    R17C27D.DI0 coreInst/programCounterInst/un2_HERE_cry_14_0_S0 (to PIN_CLK_X1_c)
                  --------
                   41.408   (38.7% logic, 61.3% route), 36 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R10C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.121ns (weighted slack = 0.242ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.396ns  (40.6% logic, 59.4% route), 38 logic levels.

 Constraint Details:

     41.396ns physical path delay coreInst/SLICE_762 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.121ns

 Physical Path Details:

      Data path coreInst/SLICE_762 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R11C30B.CLK to     R11C30B.Q0 coreInst/SLICE_762 (from PIN_CLK_X1_c)
ROUTE        16     1.580     R11C30B.Q0 to     R12C28D.B1 coreInst/DEBUG_OP_I_fast[2]
CTOF_DEL    ---     0.452     R12C28D.B1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.556     R16C23D.F1 to     R16C22D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C22D.D0 to     R16C22D.F0 coreInst/busControllerInst/SLICE_832
ROUTE         1     0.384     R16C22D.F0 to     R16C22D.C1 coreInst/busControllerInst/ADDR_BUF_i_i_rn_1[14]
CTOF_DEL    ---     0.452     R16C22D.C1 to     R16C22D.F1 coreInst/busControllerInst/SLICE_832
ROUTE         3     0.861     R16C22D.F1 to     R15C20D.D1 N_262_i
CTOF_DEL    ---     0.452     R15C20D.D1 to     R15C20D.F1 mcuResourcesInst/memoryMapperInst/SLICE_666
ROUTE        18     1.087     R15C20D.F1 to     R18C22D.D1 mcuResourcesInst/memoryMapperInst/un5_ROM_MAP
CTOF_DEL    ---     0.452     R18C22D.D1 to     R18C22D.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE         1     1.014     R18C22D.F1 to     R18C26C.D0 mcuResourcesInst/memoryMapperInst/N_28
CTOOFX_DEL  ---     0.661     R18C26C.D0 to   R18C26C.OFX0 SLICE_319
ROUTE         4     0.958   R18C26C.OFX0 to     R16C26D.B0 CPU_DIN[1]
CTOF_DEL    ---     0.452     R16C26D.B0 to     R16C26D.F0 SLICE_498
ROUTE         1     1.149     R16C26D.F0 to     R16C28B.A0 coreInst/programCounterInst/N_1355
C0TOFCO_DE  ---     0.905     R16C28B.A0 to    R16C28B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R16C28B.FCO to    R16C28C.FCI coreInst/programCounterInst/SUM_cry_2
FCITOFCO_D  ---     0.146    R16C28C.FCI to    R16C28C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C28C.FCO to    R16C28D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R16C28D.FCI to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.396   (40.6% logic, 59.4% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_762:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R11C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.137ns (weighted slack = 0.274ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.380ns  (39.9% logic, 60.1% route), 37 logic levels.

 Constraint Details:

     41.380ns physical path delay coreInst/SLICE_955 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.137ns

 Physical Path Details:

      Data path coreInst/SLICE_955 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C30A.CLK to     R12C30A.Q1 coreInst/SLICE_955 (from PIN_CLK_X1_c)
ROUTE        16     0.698     R12C30A.Q1 to     R12C28D.C0 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R12C28D.C0 to     R12C28D.F0 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         1     0.384     R12C28D.F0 to     R12C28D.C1 coreInst/opxMultiplexerInst/CC_N_5_mux_i_0_sn
CTOF_DEL    ---     0.452     R12C28D.C1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.559     R16C23D.F1 to     R16C23B.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C23B.D0 to     R16C23B.F0 coreInst/busControllerInst/SLICE_1026
ROUTE         1     0.839     R16C23B.F0 to     R18C23C.D1 coreInst/busControllerInst/ADDR_BUF_i_i_4_mb_1[14]
CTOF_DEL    ---     0.452     R18C23C.D1 to     R18C23C.F1 SLICE_734
ROUTE         7     0.895     R18C23C.F1 to     R18C25B.A0 mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlt15
CTOF_DEL    ---     0.452     R18C25B.A0 to     R18C25B.F0 mcuResourcesInst/memoryMapperInst/SLICE_659
ROUTE        17     0.868     R18C25B.F0 to     R18C28A.D1 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C28A.D1 to     R18C28A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1048
ROUTE        14     1.034     R18C28A.F1 to     R17C22A.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R17C22A.M0 to   R17C22A.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[6]/SLICE_533
ROUTE         2     1.333   R17C22A.OFX0 to     R15C28D.A1 mcuResourcesInst.N_87
CTOF_DEL    ---     0.452     R15C28D.A1 to     R15C28D.F1 SLICE_321
ROUTE         3     1.238     R15C28D.F1 to     R16C28D.A1 CPU_DIN[6]
C1TOFCO_DE  ---     0.786     R16C28D.A1 to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.380   (39.9% logic, 60.1% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_955:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R12C30A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.139ns (weighted slack = 0.278ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I[1]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[14]  (to PIN_CLK_X1_c +)

   Delay:              41.378ns  (40.5% logic, 59.5% route), 38 logic levels.

 Constraint Details:

     41.378ns physical path delay coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.139ns

 Physical Path Details:

      Data path coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C30B.CLK to     R10C30B.Q1 coreInst/SLICE_1080 (from PIN_CLK_X1_c)
ROUTE        29     1.614     R10C30B.Q1 to     R12C28D.D1 coreInst/DEBUG_OP_I[1]
CTOF_DEL    ---     0.452     R12C28D.D1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.556     R16C23D.F1 to     R16C22D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C22D.D0 to     R16C22D.F0 coreInst/busControllerInst/SLICE_832
ROUTE         1     0.384     R16C22D.F0 to     R16C22D.C1 coreInst/busControllerInst/ADDR_BUF_i_i_rn_1[14]
CTOF_DEL    ---     0.452     R16C22D.C1 to     R16C22D.F1 coreInst/busControllerInst/SLICE_832
ROUTE         3     0.861     R16C22D.F1 to     R15C20D.D1 N_262_i
CTOF_DEL    ---     0.452     R15C20D.D1 to     R15C20D.F1 mcuResourcesInst/memoryMapperInst/SLICE_666
ROUTE        18     1.087     R15C20D.F1 to     R18C22D.D1 mcuResourcesInst/memoryMapperInst/un5_ROM_MAP
CTOF_DEL    ---     0.452     R18C22D.D1 to     R18C22D.F1 mcuResourcesInst/memoryMapperInst/SLICE_1049
ROUTE         1     1.014     R18C22D.F1 to     R18C26C.D0 mcuResourcesInst/memoryMapperInst/N_28
CTOOFX_DEL  ---     0.661     R18C26C.D0 to   R18C26C.OFX0 SLICE_319
ROUTE         4     0.958   R18C26C.OFX0 to     R16C26D.B0 CPU_DIN[1]
CTOF_DEL    ---     0.452     R16C26D.B0 to     R16C26D.F0 SLICE_498
ROUTE         1     1.149     R16C26D.F0 to     R16C28B.A0 coreInst/programCounterInst/N_1355
C0TOFCO_DE  ---     0.905     R16C28B.A0 to    R16C28B.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R16C28B.FCO to    R16C28C.FCI coreInst/programCounterInst/SUM_cry_2
FCITOFCO_D  ---     0.146    R16C28C.FCI to    R16C28C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C28C.FCO to    R16C28D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R16C28D.FCI to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF0_DE  ---     0.517    R17C27D.FCI to     R17C27D.F0 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F0 to    R17C27D.DI0 coreInst/programCounterInst/un2_HERE_cry_14_0_S0 (to PIN_CLK_X1_c)
                  --------
                   41.378   (40.5% logic, 59.5% route), 38 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R10C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.139ns (weighted slack = 0.278ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I[1]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              41.378ns  (39.5% logic, 60.5% route), 37 logic levels.

 Constraint Details:

     41.378ns physical path delay coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 0.139ns

 Physical Path Details:

      Data path coreInst/SLICE_1080 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R10C30B.CLK to     R10C30B.Q1 coreInst/SLICE_1080 (from PIN_CLK_X1_c)
ROUTE        29     1.614     R10C30B.Q1 to     R12C28D.D1 coreInst/DEBUG_OP_I[1]
CTOF_DEL    ---     0.452     R12C28D.D1 to     R12C28D.F1 coreInst/opxMultiplexerInst/SLICE_755
ROUTE         8     0.949     R12C28D.F1 to     R11C28A.D0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R11C28A.D0 to     R11C28A.F0 coreInst/registerSequencerInst/SLICE_671
ROUTE         1     0.579     R11C28A.F0 to     R11C28A.A1 coreInst/registerSequencerInst/REGA_WEN_3_i_0_a2_3_yy_xx_mm
CTOF_DEL    ---     0.452     R11C28A.A1 to     R11C28A.F1 coreInst/registerSequencerInst/SLICE_671
ROUTE         6     0.900     R11C28A.F1 to     R11C28D.B0 coreInst/N_1490
CTOOFX_DEL  ---     0.661     R11C28D.B0 to   R11C28D.OFX0 coreInst/opxMultiplexerInst/ALUB_SRCX_4_mb_mb[1]/SLICE_539
ROUTE         3     1.042   R11C28D.OFX0 to     R14C28D.C0 coreInst/ALUB_SRCX_4[1]
CTOF_DEL    ---     0.452     R14C28D.C0 to     R14C28D.F0 coreInst/SLICE_758
ROUTE        30     1.381     R14C28D.F0 to     R14C22B.D1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452     R14C22B.D1 to     R14C22B.F1 coreInst/SLICE_774
ROUTE         8     0.922     R14C22B.F1 to     R12C22A.D0 coreInst/N_36
CTOF_DEL    ---     0.452     R12C22A.D0 to     R12C22A.F0 coreInst/fullALUInst/SLICE_692
ROUTE        78     1.627     R12C22A.F0 to     R10C26C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R10C26C.A0 to    R10C26C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R10C26C.FCO to    R10C26D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R10C26D.FCI to    R10C26D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R10C26D.FCO to    R10C27A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R10C27A.FCI to    R10C27A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R10C27A.FCO to    R10C27B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R10C27B.FCI to    R10C27B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R10C27B.FCO to    R10C27C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R10C27C.FCI to     R10C27C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.851     R10C27C.F0 to     R10C28D.A1 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R10C28D.A1 to     R10C28D.F1 SLICE_497
ROUTE         1     0.563     R10C28D.F1 to     R10C29C.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R10C29C.D1 to     R10C29C.F1 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.384     R10C29C.F1 to     R10C29C.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R10C29C.C0 to     R10C29C.F0 coreInst/fullALUInst/aluInst/SLICE_954
ROUTE         1     0.541     R10C29C.F0 to     R10C28B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R10C28B.D1 to     R10C28B.F1 coreInst/fullALUInst/aluInst/SLICE_868
ROUTE        16     0.902     R10C28B.F1 to      R7C28C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R7C28C.D0 to      R7C28C.F0 coreInst/fullALUInst/aluInst/SLICE_906
ROUTE         1     0.873      R7C28C.F0 to      R7C26A.A0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452      R7C26A.A0 to      R7C26A.F0 coreInst/fullALUInst/aluInst/SLICE_887
ROUTE         1     1.218      R7C26A.F0 to      R8C23C.D0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R8C23C.D0 to    R8C23C.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_564
ROUTE         1     0.839    R8C23C.OFX0 to     R10C23D.D1 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
CTOF_DEL    ---     0.452     R10C23D.D1 to     R10C23D.F1 coreInst/SLICE_1070
ROUTE         1     1.295     R10C23D.F1 to     R16C23D.D1 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R16C23D.D1 to     R16C23D.F1 coreInst/SLICE_700
ROUTE         3     0.559     R16C23D.F1 to     R16C23B.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C23B.D0 to     R16C23B.F0 coreInst/busControllerInst/SLICE_1026
ROUTE         1     0.839     R16C23B.F0 to     R18C23C.D1 coreInst/busControllerInst/ADDR_BUF_i_i_4_mb_1[14]
CTOF_DEL    ---     0.452     R18C23C.D1 to     R18C23C.F1 SLICE_734
ROUTE         7     0.895     R18C23C.F1 to     R18C25B.A0 mcuResourcesInst.memoryMapperInst.un5_RAM_MAPlt15
CTOF_DEL    ---     0.452     R18C25B.A0 to     R18C25B.F0 mcuResourcesInst/memoryMapperInst/SLICE_659
ROUTE        17     0.868     R18C25B.F0 to     R18C28A.D1 mcuResourcesInst/UART_MAP
CTOF_DEL    ---     0.452     R18C28A.D1 to     R18C28A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1048
ROUTE        14     1.034     R18C28A.F1 to     R18C20B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R18C20B.M0 to   R18C20B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_3[3]/SLICE_525
ROUTE         2     1.305   R18C20B.OFX0 to     R18C28B.D0 mcuResourcesInst.N_84
CTOF_DEL    ---     0.452     R18C28B.D0 to     R18C28B.F0 SLICE_320
ROUTE         3     0.919     R18C28B.F0 to     R16C28C.B0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R16C28C.B0 to    R16C28C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R16C28C.FCO to    R16C28D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R16C28D.FCI to    R16C28D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R16C28D.FCO to    R16C29A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R16C29A.FCI to    R16C29A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R16C29A.FCO to    R16C29B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF0_DE  ---     0.517    R16C29B.FCI to     R16C29B.F0 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.919     R16C29B.F0 to     R16C27A.B0 coreInst/programCounterInst/SUM[9]
CTOF_DEL    ---     0.452     R16C27A.B0 to     R16C27A.F0 coreInst/programCounterInst/SLICE_1058
ROUTE         1     1.223     R16C27A.F0 to     R17C27A.A1 coreInst/programCounterInst/N_1151
C1TOFCO_DE  ---     0.786     R17C27A.A1 to    R17C27A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R17C27A.FCO to    R17C27B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R17C27B.FCI to    R17C27B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R17C27B.FCO to    R17C27C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R17C27C.FCI to    R17C27C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R17C27C.FCO to    R17C27D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R17C27D.FCI to     R17C27D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R17C27D.F1 to    R17C27D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   41.378   (39.5% logic, 60.5% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R10C30B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     2.351       C8.PADDI to    R17C27D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   12.017MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   12.017 MHz|  36  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 256
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7713 connections (95.60% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Dec 17 18:17:55 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/addrH/PL_PHI0  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/addrH/PL  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/debugger/SLICE_1079 to coreInst/debugger/SLICE_1079 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/debugger/SLICE_1079 to coreInst/debugger/SLICE_1079:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C34C.CLK to     R15C34C.Q1 coreInst/debugger/SLICE_1079 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R15C34C.Q1 to     R15C34C.M0 coreInst/debugger/addrH/PL_PHI0 (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/debugger/SLICE_1079:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to    R15C34C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/debugger/SLICE_1079:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to    R15C34C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/dhReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/SLICE_707 to coreInst/SLICE_707 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/SLICE_707 to coreInst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C24A.CLK to     R11C24A.Q1 coreInst/SLICE_707 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R11C24A.Q1 to     R11C24A.M0 coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to    R11C24A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to    R11C24A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/modeReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/SLICE_994 to coreInst/SLICE_994 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/SLICE_994 to coreInst/SLICE_994:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C22C.CLK to      R9C22C.Q1 coreInst/SLICE_994 (from PIN_CLK_X1_c)
ROUTE         1     0.152      R9C22C.Q1 to      R9C22C.M0 coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_994:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to     R9C22C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_994:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to     R9C22C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_R[8]  (to PIN_CLK_X1_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay coreInst/SLICE_412 to coreInst/SLICE_412 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path coreInst/SLICE_412 to coreInst/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C29B.CLK to      R9C29B.Q0 coreInst/SLICE_412 (from PIN_CLK_X1_c)
ROUTE         3     0.154      R9C29B.Q0 to      R9C29B.M1 coreInst/instructionPhaseDecoderInst/PHASE_R[7] (to PIN_CLK_X1_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to     R9C29B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_412:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to     R9C29B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (to PIN_CLK_X1_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_409 to coreInst/instructionPhaseDecoderInst/SLICE_409 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_409 to coreInst/instructionPhaseDecoderInst/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C30D.CLK to      R9C30D.Q0 coreInst/instructionPhaseDecoderInst/SLICE_409 (from PIN_CLK_X1_c)
ROUTE         4     0.155      R9C30D.Q0 to      R9C30D.M1 coreInst/instructionPhaseDecoderInst/PHASE_R[2] (to PIN_CLK_X1_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to     R9C30D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_409:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to     R9C30D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/registerSequencerInst/REGB_WEN  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_1_0(ASIC)  (to PIN_CLK_X1_c +)

   Delay:               0.429ns  (31.0% logic, 69.0% route), 1 logic levels.

 Constraint Details:

      0.429ns physical path delay coreInst/registerSequencerInst/SLICE_357 to coreInst/registerFileInst/regs/registers_0_1_0 meets
      0.028ns WE_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.082ns) by 0.347ns

 Physical Path Details:

      Data path coreInst/registerSequencerInst/SLICE_357 to coreInst/registerFileInst/regs/registers_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C32C.CLK to     R11C32C.Q0 coreInst/registerSequencerInst/SLICE_357 (from PIN_CLK_X1_c)
ROUTE         2     0.296     R11C32C.Q0 to EBR_R13C30.WEB coreInst/REGB_WEN (to PIN_CLK_X1_c)
                  --------
                    0.429   (31.0% logic, 69.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.907       C8.PADDI to    R11C32C.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.961       C8.PADDI to *R_R13C30.CLKB PIN_CLK_X1_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C24C.CLK to     R25C24C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C24C.Q0 to     R25C24C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]
CTOF_DEL    ---     0.101     R25C24C.A0 to     R25C24C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12
ROUTE         1     0.000     R25C24C.F0 to    R25C24C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[11] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C24C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C24C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C24B.CLK to     R25C24B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C24B.Q0 to     R25C24B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]
CTOF_DEL    ---     0.101     R25C24B.A0 to     R25C24B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13
ROUTE         1     0.000     R25C24B.F0 to    R25C24B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[9] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C24B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C24B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C23D.CLK to     R25C23D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C23D.Q0 to     R25C23D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]
CTOF_DEL    ---     0.101     R25C23D.A0 to     R25C23D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_15
ROUTE         1     0.000     R25C23D.F0 to    R25C23D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[5] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C23D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C23D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C24D.CLK to     R25C24D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C24D.Q0 to     R25C24D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]
CTOF_DEL    ---     0.101     R25C24D.A0 to     R25C24D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11
ROUTE         1     0.000     R25C24D.F0 to    R25C24D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[13] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C24D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       256     0.888       C8.PADDI to    R25C24D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 256
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_491.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7713 connections (95.60% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

