// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
// 67d7842dbbe25473c3c32b93c0da8047785f30d78e8a024de1b57352245f9689
// 
//  
`timescale 1 ns / 1 ps

module top_add_42ns_42ns_42_1_1(din0, din1, dout);
parameter ID         = 1;              // core ID, unused in RTL
parameter NUM_STAGE  = 1;
parameter din0_WIDTH = 42;   // data bitwidth
parameter din1_WIDTH = 42;   // 
parameter dout_WIDTH = 42;   // output bitwidth

input  [din0_WIDTH - 1 : 0] din0;
input  [din1_WIDTH - 1 : 0] din1;
(* USE_DSP = "YES" *) output [dout_WIDTH - 1 : 0] dout;

assign dout = din0 + din1;

endmodule
// 
