Harvard memory module with asynchronous debug port that allows the testbench to read memory data independent from CPU operations 