\hypertarget{union__hw__mcg__sc}{}\section{\+\_\+hw\+\_\+mcg\+\_\+sc Union Reference}
\label{union__hw__mcg__sc}\index{\+\_\+hw\+\_\+mcg\+\_\+sc@{\+\_\+hw\+\_\+mcg\+\_\+sc}}


H\+W\+\_\+\+M\+C\+G\+\_\+\+SC -\/ M\+CG Status and Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcg.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+sc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__mcg__sc_af20bd6dc509fd222c39c4d5fd2f38940}{}\label{union__hw__mcg__sc_af20bd6dc509fd222c39c4d5fd2f38940}

\item 
struct \hyperlink{struct__hw__mcg__sc_1_1__hw__mcg__sc__bitfields}{\+\_\+hw\+\_\+mcg\+\_\+sc\+::\+\_\+hw\+\_\+mcg\+\_\+sc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcg__sc_adfb8373b3c863b41a92537f98346922f}{}\label{union__hw__mcg__sc_adfb8373b3c863b41a92537f98346922f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+G\+\_\+\+SC -\/ M\+CG Status and Control Register (RW) 

Reset value\+: 0x02U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcg.\+h\end{DoxyCompactItemize}
