$date
	Sat Dec 16 19:52:24 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_en_4_tb $end
$var wire 4 ! l_q [3:0] $end
$var reg 1 " l_clk $end
$var reg 4 # l_d [3:0] $end
$var reg 1 $ l_en $end
$scope module m_dut $end
$var wire 1 " i_clk $end
$var wire 4 % i_d [3:0] $end
$var wire 1 $ i_en $end
$var wire 4 & o_q [3:0] $end
$scope module d_flip_flop_en1 $end
$var wire 1 " i_clk $end
$var wire 1 ' i_d $end
$var wire 1 $ i_en $end
$var wire 1 ( o_q $end
$var wire 1 ) l_d_out $end
$scope module d_flip_flop $end
$var wire 1 " i_clk $end
$var wire 1 ) i_d $end
$var wire 1 * l_clk_not $end
$var wire 1 + o_qinv $end
$var wire 1 ( o_q $end
$var wire 1 , l_qinv_out $end
$var wire 1 - l_q_out $end
$scope module d_latch_1 $end
$var wire 1 * i_clk $end
$var wire 1 ) i_d $end
$var wire 1 . l_d_not $end
$var wire 1 / l_r $end
$var wire 1 0 l_s $end
$var wire 1 , o_qinv $end
$var wire 1 - o_q $end
$scope module sr_latch $end
$var wire 1 / i_r $end
$var wire 1 0 i_s $end
$var wire 1 - o_q $end
$var wire 1 , o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 " i_clk $end
$var wire 1 - i_d $end
$var wire 1 1 l_d_not $end
$var wire 1 2 l_r $end
$var wire 1 3 l_s $end
$var wire 1 + o_qinv $end
$var wire 1 ( o_q $end
$scope module sr_latch $end
$var wire 1 2 i_r $end
$var wire 1 3 i_s $end
$var wire 1 ( o_q $end
$var wire 1 + o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_flip_flop_en2 $end
$var wire 1 " i_clk $end
$var wire 1 4 i_d $end
$var wire 1 $ i_en $end
$var wire 1 5 o_q $end
$var wire 1 6 l_d_out $end
$scope module d_flip_flop $end
$var wire 1 " i_clk $end
$var wire 1 6 i_d $end
$var wire 1 7 l_clk_not $end
$var wire 1 8 o_qinv $end
$var wire 1 5 o_q $end
$var wire 1 9 l_qinv_out $end
$var wire 1 : l_q_out $end
$scope module d_latch_1 $end
$var wire 1 7 i_clk $end
$var wire 1 6 i_d $end
$var wire 1 ; l_d_not $end
$var wire 1 < l_r $end
$var wire 1 = l_s $end
$var wire 1 9 o_qinv $end
$var wire 1 : o_q $end
$scope module sr_latch $end
$var wire 1 < i_r $end
$var wire 1 = i_s $end
$var wire 1 : o_q $end
$var wire 1 9 o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 " i_clk $end
$var wire 1 : i_d $end
$var wire 1 > l_d_not $end
$var wire 1 ? l_r $end
$var wire 1 @ l_s $end
$var wire 1 8 o_qinv $end
$var wire 1 5 o_q $end
$scope module sr_latch $end
$var wire 1 ? i_r $end
$var wire 1 @ i_s $end
$var wire 1 5 o_q $end
$var wire 1 8 o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_flip_flop_en3 $end
$var wire 1 " i_clk $end
$var wire 1 A i_d $end
$var wire 1 $ i_en $end
$var wire 1 B o_q $end
$var wire 1 C l_d_out $end
$scope module d_flip_flop $end
$var wire 1 " i_clk $end
$var wire 1 C i_d $end
$var wire 1 D l_clk_not $end
$var wire 1 E o_qinv $end
$var wire 1 B o_q $end
$var wire 1 F l_qinv_out $end
$var wire 1 G l_q_out $end
$scope module d_latch_1 $end
$var wire 1 D i_clk $end
$var wire 1 C i_d $end
$var wire 1 H l_d_not $end
$var wire 1 I l_r $end
$var wire 1 J l_s $end
$var wire 1 F o_qinv $end
$var wire 1 G o_q $end
$scope module sr_latch $end
$var wire 1 I i_r $end
$var wire 1 J i_s $end
$var wire 1 G o_q $end
$var wire 1 F o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 " i_clk $end
$var wire 1 G i_d $end
$var wire 1 K l_d_not $end
$var wire 1 L l_r $end
$var wire 1 M l_s $end
$var wire 1 E o_qinv $end
$var wire 1 B o_q $end
$scope module sr_latch $end
$var wire 1 L i_r $end
$var wire 1 M i_s $end
$var wire 1 B o_q $end
$var wire 1 E o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_flip_flop_en4 $end
$var wire 1 " i_clk $end
$var wire 1 N i_d $end
$var wire 1 $ i_en $end
$var wire 1 O o_q $end
$var wire 1 P l_d_out $end
$scope module d_flip_flop $end
$var wire 1 " i_clk $end
$var wire 1 P i_d $end
$var wire 1 Q l_clk_not $end
$var wire 1 R o_qinv $end
$var wire 1 O o_q $end
$var wire 1 S l_qinv_out $end
$var wire 1 T l_q_out $end
$scope module d_latch_1 $end
$var wire 1 Q i_clk $end
$var wire 1 P i_d $end
$var wire 1 U l_d_not $end
$var wire 1 V l_r $end
$var wire 1 W l_s $end
$var wire 1 S o_qinv $end
$var wire 1 T o_q $end
$scope module sr_latch $end
$var wire 1 V i_r $end
$var wire 1 W i_s $end
$var wire 1 T o_q $end
$var wire 1 S o_qinv $end
$upscope $end
$upscope $end
$scope module d_latch_2 $end
$var wire 1 " i_clk $end
$var wire 1 T i_d $end
$var wire 1 X l_d_not $end
$var wire 1 Y l_r $end
$var wire 1 Z l_s $end
$var wire 1 R o_qinv $end
$var wire 1 O o_q $end
$scope module sr_latch $end
$var wire 1 Y i_r $end
$var wire 1 Z i_s $end
$var wire 1 O o_q $end
$var wire 1 R o_qinv $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
xZ
xY
xX
0W
0V
xU
xT
xS
xR
0Q
xP
xO
xN
xM
xL
xK
0J
0I
xH
xG
xF
xE
0D
xC
xB
xA
x@
x?
x>
0=
0<
x;
x:
x9
x8
07
x6
x5
x4
x3
x2
x1
00
0/
x.
x-
x,
x+
0*
x)
x(
x'
bx &
bx %
x$
bx #
1"
bx !
$end
#5
x/
x0
x<
x=
xI
xJ
xV
xW
1*
02
03
17
0?
0@
1D
0L
0M
1Q
0Y
0Z
0"
#7
1,
19
1F
1S
11
1>
1K
1X
0-
0:
0G
0T
1/
1<
1I
1V
1.
00
1;
0=
1H
0J
1U
0W
0)
06
0C
0P
0'
04
0A
0N
b0 #
b0 %
1$
#10
1+
18
1E
1R
0(
05
0B
b0 !
b0 &
0O
0/
0<
0I
0V
0*
12
07
1?
0D
1L
0Q
1Y
1"
#15
1/
1<
1I
1V
1*
02
17
0?
1D
0L
1Q
0Y
0"
#16
0>
0K
1:
1G
09
0F
0<
0I
0;
1=
0H
1J
16
1C
14
1A
b110 #
b110 %
#20
15
b110 !
b110 &
1B
08
0E
0/
0=
0J
0V
0*
12
07
1@
0D
1M
0Q
1Y
1"
#24
1'
1N
b1111 #
b1111 %
0$
#25
1/
1=
1J
1V
1*
02
17
0@
1D
0M
1Q
0Y
0"
#30
0/
0=
0J
0V
0*
12
07
1@
0D
1M
0Q
1Y
1"
#35
1/
1=
1J
1V
1*
02
17
0@
1D
0M
1Q
0Y
0"
#38
01
0X
1-
1T
0,
0S
0/
0V
0.
10
0U
1W
1)
1P
1$
#40
1(
b1111 !
b1111 &
1O
0+
0R
00
0=
0J
0W
0*
13
07
1@
0D
1M
0Q
1Z
1"
#43
