Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/User/Documents/3_381/Exercise/Exericse1.4/ --output-directory=C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system/ --report-file=bsf:C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system.qsys
Progress: Loading Exericse1.4/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LEDs [altera_avalon_pio 12.0]
Progress: Parameterizing module LEDs
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Switches [altera_avalon_pio 12.0]
Progress: Parameterizing module Switches
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.0]
Progress: Parameterizing module sdram
Progress: Adding clocks [altera_up_clocks 12.0]
Progress: Parameterizing module clocks
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding push_keys [altera_avalon_pio 12.0]
Progress: Parameterizing module push_keys
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 12.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 12.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 12.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 12.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 12.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 12.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 12.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: nios_system.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.push_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: nios_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/User/Documents/3_381/Exercise/Exericse1.4/ --output-directory=C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system.sopcinfo --report-file=html:C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system.html --report-file=qip:C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system/synthesis/nios_system.qip --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/User/Documents/3_381/Exercise/Exericse1.4/nios_system.qsys
Progress: Loading Exericse1.4/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 12.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding LEDs [altera_avalon_pio 12.0]
Progress: Parameterizing module LEDs
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding Switches [altera_avalon_pio 12.0]
Progress: Parameterizing module Switches
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.0]
Progress: Parameterizing module sdram
Progress: Adding clocks [altera_up_clocks 12.0]
Progress: Parameterizing module clocks
Progress: Adding character_lcd_0 [altera_up_avalon_character_lcd 12.0]
Progress: Parameterizing module character_lcd_0
Progress: Adding push_keys [altera_avalon_pio 12.0]
Progress: Parameterizing module push_keys
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 12.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 12.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 12.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 12.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 12.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 12.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 12.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: nios_system.Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.push_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes)
Info: nios_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 73 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 33 modules, 130 connections
Info: merlin_domain_transform: After transform: 73 modules, 357 connections
Info: merlin_router_transform: After transform: 88 modules, 414 connections
Info: merlin_traffic_limiter_transform: After transform: 89 modules, 419 connections
Info: merlin_burst_transform: After transform: 93 modules, 433 connections
Info: reset_adaptation_transform: After transform: 98 modules, 363 connections
Info: merlin_network_to_switch_transform: After transform: 127 modules, 425 connections
Info: merlin_width_transform: After transform: 137 modules, 455 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src9 and cmd_xbar_mux_009.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src10 and cmd_xbar_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_002.src0 and cmd_xbar_mux_008.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src1 and rsp_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_001.sink9
Info: Inserting clock-crossing logic between rsp_xbar_demux_010.src0 and rsp_xbar_mux_001.sink10
Info: Inserting clock-crossing logic between width_adapter_004.src and cmd_xbar_mux_011.sink0
Info: Inserting clock-crossing logic between width_adapter_009.src and rsp_xbar_mux_001.sink11
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 145 modules, 495 connections
Info: limiter_update_transform: After transform: 145 modules, 496 connections
Info: merlin_interrupt_mapper_transform: After transform: 146 modules, 499 connections
Info: nios2_qsys_0: Starting RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.0sp2/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.0sp2/quartus/sopc_builder/bin/europa -I C:/altera/12.0sp2/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.0sp2/quartus/sopc_builder/bin -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.0sp2/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys_0 --dir=C:/Users/User/AppData/Local/Temp/alt6092_5166200889949367615.dir/0036_nios2_qsys_0_gen/ --quartus_dir=C:/altera/12.0sp2/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt6092_5166200889949367615.dir/0036_nios2_qsys_0_gen//nios_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2014.01.21 20:09:22 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2014.01.21 20:09:22 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2014.01.21 20:09:23 (*)   Couldn't query license setup in Quartus directory C:/altera/12.0sp2/quartus
Info: nios2_qsys_0: # 2014.01.21 20:09:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2014.01.21 20:09:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2014.01.21 20:09:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2014.01.21 20:09:23 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2014.01.21 20:09:23 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2014.01.21 20:09:25 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2014.01.21 20:09:27 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2014.01.21 20:09:30 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2014.01.21 20:09:32 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_system_nios2_qsys_0'
Info: nios2_qsys_0: "nios_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: Starting classic module elaboration.
"c:/altera/12.0sp2/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp2/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/User/AppData/Local/Temp/alt6092_5166200889949367615.dir/0037_sopclgen  --no_splash --refresh C:/Users/User/AppData/Local/Temp/alt6092_5166200889949367615.dir/0037_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp2/quartus" --sopc_perl="c:/altera/12.0sp2/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp2/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp2/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.0sp2/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/User/AppData/Local/Temp/alt6092_5166200889949367615.dir/0037_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.0sp2/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.0sp2/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.0sp2/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/User/AppData/Local/Temp/alt6092_5166200889949367615.dir/0037_sopclgen  --generate C:/Users/User/AppData/Local/Temp/alt6092_5166200889949367615.dir/0037_sopclgen/yysystem.v --quartus_dir="c:/altera/12.0sp2/quartus" --sopc_perl="c:/altera/12.0sp2/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.0sp2/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.0sp2/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2014.01.21 20:09:44 (*) Success: sopc_builder finished.
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Error: Generation stopped, 134 or more modules remaining
Info: nios_system: Done nios_system" with 48 modules, 15 files, 1116122 bytes
Error: ip-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
