// Seed: 3938738632
module module_0 (
    output tri0 id_0
    , id_5,
    output wor  id_1,
    input  tri1 id_2,
    output tri1 id_3
);
  assign id_5 = -1 ? 1 : id_2 ? id_5 : id_5;
  logic [-1 : 1] id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1
    , id_6,
    input tri0 id_2,
    output supply1 id_3,
    output wand id_4
);
  logic [1 : ""] id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_7 = -1 ? -1'h0 == 1'b0 : id_1;
  wire id_8;
  ;
endmodule
