FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2013 Advanced Micro Devices, Inc.
 *
 * Author: Steven Kinney <Steven.Kinney@amd.com>
 * Author: Suravee Suthikulpanit <Suraveee.Suthikulpanit@amd.com>
 */

#ifndef _PERF_EVENT_AMD_IOMMU_H_
#define _PERF_EVENT_AMD_IOMMU_H_

/* bench 490.2.0 39ae4271918b */
/* bench 490.2.1 ed66db5fed4e */
/* bench 490.2.2 384fee98856a */
/* bench 490.2.3 05ca38b03fc2 */
/* bench 490.2.4 e971e0cd47eb */
/* bench 490.2.5 5eb9cf57dcb7 */
/* bench 490.2.6 d1e26bb228fb */
/* bench 490.2.7 3d12d1c746de */
/* bench 490.2.8 2b852ddedf61 */
/* bench 490.2.9 1291f7be9a4c */
/* bench 490.2.10 8fda79b0ae75 */
/* bench 490.2.11 d2ca78cb65fd */
/* bench 490.2.12 b025be9e301d */
/* bench 490.2.13 3f9dbe0743af */
/* iommu pc mmio region register indexes */
#define IOMMU_PC_COUNTER_REG			0x00
#define IOMMU_PC_COUNTER_SRC_REG		0x08
#define IOMMU_PC_PASID_MATCH_REG		0x10
#define IOMMU_PC_DOMID_MATCH_REG		0x18
#define IOMMU_PC_DEVID_MATCH_REG		0x20
#define IOMMU_PC_COUNTER_REPORT_REG		0x28

/* maximum specified bank/counters */
#define PC_MAX_SPEC_BNKS			64
#define PC_MAX_SPEC_CNTRS			16

struct amd_iommu;

/* amd_iommu_init.c external support functions */
extern int amd_iommu_get_num_iommus(void);

/* bench 5469.3.0 58991c523399 */
/* bench 5469.3.1 69435e1768f4 */

extern u8 amd_iommu_pc_get_max_banks(unsigned int idx);
/* bench 2543.0.0 32b144c5be9e */
/* bench 2543.0.1 09cb2724b49c */
/* bench 2543.0.2 b5cb68f616d2 */
/* bench 2543.0.3 482e90585e4c */
/* bench 2543.0.4 d2de22083cfe */
/* bench 2543.0.5 6078843680b3 */
/* bench 2543.0.6 d17681bb35b8 */
/* bench 2543.0.7 28093439bcf0 */
/* bench 2543.0.8 feb68ceeddea */
/* bench 2543.0.9 1db8b35ef6ee */
/* bench 2543.0.10 1b4d0912cfaf */
/* bench 2543.0.11 3eb0be7af0f8 */
extern int amd_iommu_pc_set_reg(struct amd_iommu *iommu, u8 bank, u8 cntr,
				u8 fxn, u64 *value);

/* bench 22301.0.0 e25f153b4b55 */
/* bench 22301.0.1 ccb193e6eba9 */
/* bench 22301.0.2 bc5d47bbb34c */
/* bench 22301.0.3 3c2aade6a995 */
/* bench 22301.0.4 a56ff805eba0 */
/* bench 22301.0.5 2553517fe288 */
/* bench 22301.0.6 495927b80ee4 */
/* bench 22301.0.7 332c41c44663 */
/* bench 22301.0.8 bb6bdb2bc15d */
/* bench 22301.0.9 380b90bdcf4f */
extern int amd_iommu_pc_get_reg(struct amd_iommu *iommu, u8 bank, u8 cntr,
				u8 fxn, u64 *value);

extern struct amd_iommu *get_amd_iommu(int idx);

#endif /*_PERF_EVENT_AMD_IOMMU_H_*/
