"HI 0x%08x, LO 0x%08x\n"	,	L_18
dwmac100_setup	,	F_21
bit_nr	,	V_35
dev	,	V_21
mac_device_info	,	V_46
MMC_HIGH_INTR_MASK	,	V_16
"\tmulticast hash HI (offset 0x%x): 0x%08x\n"	,	L_6
flow	,	V_42
MMC_LOW_INTR	,	V_15
base_addr	,	V_22
MAC_FLOW_CTRL_ENABLE	,	V_43
__func__	,	V_38
MMC_HIGH_INTR	,	V_14
MMC_LOW_INTR_MASK	,	V_17
GFP_KERNEL	,	V_48
MAC_HASH_LOW	,	V_10
MAC_CORE_INIT	,	V_4
"\tcontrol reg (offset 0x%x): 0x%08x\n"	,	L_3
ETH_P_8021Q	,	V_5
MAC_CONTROL	,	V_3
"\taddr HI (offset 0x%x): 0x%08x\n "	,	L_4
"\t MMC crtl (offset 0x%x): 0x%08x\n"	,	L_12
pause_time	,	V_41
ether_crc	,	F_17
flags	,	V_23
"\tVLAN1 tag (offset 0x%x): 0x%08x\n"	,	L_9
net_device	,	V_20
mii	,	V_57
mac	,	V_47
MAC_CONTROL_IF	,	V_27
"\t----------------------------------------------\n"	,	L_1
dwmac100_dump_mac_regs	,	F_6
dwmac100_set_filter	,	F_13
ioaddr	,	V_1
MAC_ADDR_HIGH	,	V_7
dwmac100_dma_ops	,	V_51
pr_info	,	F_7
MAC_CONTROL_HP	,	V_29
MAC_CONTROL_HO	,	V_28
dwmac100_core_init	,	F_1
ETH_ALEN	,	V_36
"\tVLAN2 tag (offset 0x%x): 0x%08x\n"	,	L_10
MAC_CONTROL_PS	,	V_54
MAC_CONTROL_PR	,	V_25
IFF_PROMISC	,	V_24
dwmac100_rx_coe_supported	,	F_5
MAC_CONTROL_PM	,	V_26
dwmac100_get_umac_addr	,	F_11
MMC_CONTROL	,	V_13
"%s: CTRL reg: 0x%08x Hash regs: "	,	L_17
data	,	V_59
__iomem	,	T_1
duplex	,	V_39
mode	,	V_45
"\t MMC Low Interrupt Mask (offset 0x%x): 0x%08x\n"	,	L_16
u32	,	T_2
HASH_TABLE_SIZE	,	V_30
dwmac100_set_umac_addr	,	F_9
"\n\tMAC management counter registers\n"	,	L_11
"\tDWMAC100\n"	,	L_19
netdev_mc_count	,	F_14
MAC_CONTROL_F	,	V_55
netdev_mc_empty	,	F_15
IFF_ALLMULTI	,	V_31
dwmac100_pmt	,	F_20
dwmac100_irq_status	,	F_8
port	,	V_53
stmmac_get_mac_addr	,	F_12
"\t  DWMAC 100 CSR (base addr = 0x%p)\n"	,	L_2
"\tmulticast hash LO (offset 0x%x): 0x%08x\n"	,	L_7
MAC_MII_ADDR	,	V_58
STMMAC_VLAN_TAG_USED	,	F_4
"\t MMC High Interrupt (offset 0x%x): 0x%08x\n"	,	L_13
fc	,	V_40
dwmac100_flow_ctrl	,	F_19
CHIP_DBG	,	F_18
KERN_INFO	,	V_37
"\tflow control (offset 0x%x): 0x%08x\n"	,	L_8
MAC_FLOW_CTRL	,	V_11
link	,	V_52
MAC_HASH_HIGH	,	V_9
"\t MMC Low Interrupt (offset 0x%x): 0x%08x\n"	,	L_14
dwmac100_ops	,	V_49
speed	,	V_56
netdev_hw_addr	,	V_33
kzalloc	,	F_22
addr	,	V_18
value	,	V_2
MAC_ADDR_LOW	,	V_8
"\t MMC High Interrupt Mask (offset 0x%x): 0x%08x\n"	,	L_15
MAC_VLAN2	,	V_12
MAC_VLAN1	,	V_6
"\taddr LO (offset 0x%x): 0x%08x\n"	,	L_5
MAC_FLOW_CTRL_PT_SHIFT	,	V_44
readl	,	F_2
writel	,	F_3
netdev_for_each_mc_addr	,	F_16
MAC_MII_DATA	,	V_60
mc_filter	,	V_32
reg_n	,	V_19
stmmac_set_mac_addr	,	F_10
ha	,	V_34
dma	,	V_50
