Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 31 21:15:17 2024
| Host         : MOERJIE_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : top_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.053       -0.053                      1                14269        0.071        0.000                      0                14269        1.858        0.000                       0                  3312  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
CLK_IN_D_0_clk_p[0]  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN_D_0_clk_p[0]       -0.053       -0.053                      1                14269        0.071        0.000                      0                14269        1.858        0.000                       0                  3312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               CLK_IN_D_0_clk_p[0]                       
(none)                                    CLK_IN_D_0_clk_p[0]  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  CLK_IN_D_0_clk_p[0]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.053ns,  Total Violation       -0.053ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.194ns (23.809%)  route 3.821ns (76.191%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.129ns = ( 9.129 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.268     4.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X30Y228        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDCE (Prop_fdce_C_Q)         0.223     4.715 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/Q
                         net (fo=2, routed)           0.557     5.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]
    SLICE_X31Y224        LUT4 (Prop_lut4_I3_O)        0.043     5.314 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39/O
                         net (fo=2, routed)           0.317     5.632    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39_n_0
    SLICE_X31Y223        LUT5 (Prop_lut5_I4_O)        0.043     5.675 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18/O
                         net (fo=18, routed)          0.220     5.895    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18_n_0
    SLICE_X29Y223        LUT6 (Prop_lut6_I0_O)        0.043     5.938 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.604     6.542    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X34Y233        LUT2 (Prop_lut2_I1_O)        0.043     6.585 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b6_i_1/O
                         net (fo=123, routed)         0.821     7.406    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b6_i_1_n_0
    SLICE_X39Y230        LUT6 (Prop_lut6_I0_O)        0.043     7.449 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g75_b6/O
                         net (fo=1, routed)           0.000     7.449    top_i/DataSource_Scrambler_0/inst/u_sigSource/g75_b6_n_0
    SLICE_X39Y230        MUXF7 (Prop_muxf7_I1_O)      0.108     7.557 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_126/O
                         net (fo=1, routed)           0.576     8.133    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_126_n_0
    SLICE_X40Y232        LUT6 (Prop_lut6_I3_O)        0.124     8.257 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_67/O
                         net (fo=1, routed)           0.000     8.257    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_67_n_0
    SLICE_X40Y232        MUXF7 (Prop_muxf7_I1_O)      0.122     8.379 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_46/O
                         net (fo=1, routed)           0.000     8.379    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_46_n_0
    SLICE_X40Y232        MUXF8 (Prop_muxf8_I0_O)      0.045     8.424 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_21/O
                         net (fo=1, routed)           0.544     8.968    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_21_n_0
    SLICE_X34Y234        LUT6 (Prop_lut6_I1_O)        0.126     9.094 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_7/O
                         net (fo=1, routed)           0.000     9.094    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_7_n_0
    SLICE_X34Y234        MUXF7 (Prop_muxf7_I0_O)      0.107     9.201 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_3/O
                         net (fo=1, routed)           0.182     9.383    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[6]_i_3_n_0
    SLICE_X35Y235        LUT6 (Prop_lut6_I5_O)        0.124     9.507 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[6]_i_1/O
                         net (fo=1, routed)           0.000     9.507    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[6]
    SLICE_X35Y235        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.138     9.129    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X35Y235        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]/C
                         clock pessimism              0.325     9.455    
                         clock uncertainty           -0.035     9.419    
    SLICE_X35Y235        FDCE (Setup_fdce_C_D)        0.034     9.453    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[6]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.203ns (24.376%)  route 3.732ns (75.624%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.133ns = ( 9.133 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.268     4.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X30Y228        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDCE (Prop_fdce_C_Q)         0.223     4.715 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/Q
                         net (fo=2, routed)           0.557     5.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]
    SLICE_X31Y224        LUT4 (Prop_lut4_I3_O)        0.043     5.314 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39/O
                         net (fo=2, routed)           0.317     5.632    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39_n_0
    SLICE_X31Y223        LUT5 (Prop_lut5_I4_O)        0.043     5.675 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18/O
                         net (fo=18, routed)          0.220     5.895    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18_n_0
    SLICE_X29Y223        LUT6 (Prop_lut6_I0_O)        0.043     5.938 f  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.756     6.693    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X15Y225        LUT2 (Prop_lut2_I1_O)        0.043     6.736 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b4_i_5/O
                         net (fo=128, routed)         0.711     7.447    top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b4_i_5_n_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I4_O)        0.043     7.490 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g196_b4/O
                         net (fo=1, routed)           0.000     7.490    top_i/DataSource_Scrambler_0/inst/u_sigSource/g196_b4_n_0
    SLICE_X13Y228        MUXF7 (Prop_muxf7_I0_O)      0.120     7.610 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_169/O
                         net (fo=1, routed)           0.556     8.166    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_169_n_0
    SLICE_X13Y230        LUT6 (Prop_lut6_I1_O)        0.122     8.288 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_92/O
                         net (fo=1, routed)           0.000     8.288    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_92_n_0
    SLICE_X13Y230        MUXF7 (Prop_muxf7_I0_O)      0.120     8.408 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_56/O
                         net (fo=1, routed)           0.000     8.408    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_56_n_0
    SLICE_X13Y230        MUXF8 (Prop_muxf8_I0_O)      0.045     8.453 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_25/O
                         net (fo=1, routed)           0.437     8.890    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_25_n_0
    SLICE_X19Y231        LUT6 (Prop_lut6_I1_O)        0.126     9.016 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_8/O
                         net (fo=1, routed)           0.000     9.016    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_8_n_0
    SLICE_X19Y231        MUXF7 (Prop_muxf7_I1_O)      0.108     9.124 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_3/O
                         net (fo=1, routed)           0.179     9.303    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[4]_i_3_n_0
    SLICE_X19Y232        LUT6 (Prop_lut6_I5_O)        0.124     9.427 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[4]_i_1/O
                         net (fo=1, routed)           0.000     9.427    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[4]
    SLICE_X19Y232        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.142     9.133    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X19Y232        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]/C
                         clock pessimism              0.325     9.459    
                         clock uncertainty           -0.035     9.423    
    SLICE_X19Y232        FDCE (Setup_fdce_C_D)        0.034     9.457    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[4]
  -------------------------------------------------------------------
                         required time                          9.457    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.183ns (24.111%)  route 3.723ns (75.889%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 9.127 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.268     4.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X30Y228        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDCE (Prop_fdce_C_Q)         0.223     4.715 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/Q
                         net (fo=2, routed)           0.557     5.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]
    SLICE_X31Y224        LUT4 (Prop_lut4_I3_O)        0.043     5.314 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39/O
                         net (fo=2, routed)           0.317     5.632    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39_n_0
    SLICE_X31Y223        LUT5 (Prop_lut5_I4_O)        0.043     5.675 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18/O
                         net (fo=18, routed)          0.220     5.895    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18_n_0
    SLICE_X29Y223        LUT6 (Prop_lut6_I0_O)        0.043     5.938 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.514     6.452    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X28Y226        LUT2 (Prop_lut2_I1_O)        0.043     6.495 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b5_i_3/O
                         net (fo=125, routed)         1.027     7.521    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b5_i_3_n_0
    SLICE_X22Y235        LUT6 (Prop_lut6_I2_O)        0.043     7.564 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g58_b5/O
                         net (fo=1, routed)           0.000     7.564    top_i/DataSource_Scrambler_0/inst/u_sigSource/g58_b5_n_0
    SLICE_X22Y235        MUXF7 (Prop_muxf7_I0_O)      0.115     7.679 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_151/O
                         net (fo=1, routed)           0.465     8.144    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_151_n_0
    SLICE_X24Y232        LUT6 (Prop_lut6_I3_O)        0.122     8.266 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_74/O
                         net (fo=1, routed)           0.000     8.266    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_74_n_0
    SLICE_X24Y232        MUXF7 (Prop_muxf7_I1_O)      0.108     8.374 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_50/O
                         net (fo=1, routed)           0.000     8.374    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_50_n_0
    SLICE_X24Y232        MUXF8 (Prop_muxf8_I1_O)      0.043     8.417 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_22/O
                         net (fo=1, routed)           0.360     8.777    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_22_n_0
    SLICE_X25Y231        LUT6 (Prop_lut6_I3_O)        0.126     8.903 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_7/O
                         net (fo=1, routed)           0.000     8.903    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_7_n_0
    SLICE_X25Y231        MUXF7 (Prop_muxf7_I0_O)      0.107     9.010 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_3/O
                         net (fo=1, routed)           0.264     9.274    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[5]_i_3_n_0
    SLICE_X25Y230        LUT6 (Prop_lut6_I5_O)        0.124     9.398 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[5]_i_1/O
                         net (fo=1, routed)           0.000     9.398    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[5]
    SLICE_X25Y230        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.136     9.127    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X25Y230        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]/C
                         clock pessimism              0.325     9.453    
                         clock uncertainty           -0.035     9.417    
    SLICE_X25Y230        FDCE (Setup_fdce_C_D)        0.034     9.451    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[5]
  -------------------------------------------------------------------
                         required time                          9.451    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.187ns (24.195%)  route 3.719ns (75.805%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.127ns = ( 9.127 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.268     4.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X30Y228        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDCE (Prop_fdce_C_Q)         0.223     4.715 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/Q
                         net (fo=2, routed)           0.557     5.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]
    SLICE_X31Y224        LUT4 (Prop_lut4_I3_O)        0.043     5.314 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39/O
                         net (fo=2, routed)           0.317     5.632    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39_n_0
    SLICE_X31Y223        LUT5 (Prop_lut5_I4_O)        0.043     5.675 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18/O
                         net (fo=18, routed)          0.220     5.895    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18_n_0
    SLICE_X29Y223        LUT6 (Prop_lut6_I0_O)        0.043     5.938 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.450     6.388    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X29Y223        LUT2 (Prop_lut2_I1_O)        0.043     6.431 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b3_i_2/O
                         net (fo=128, routed)         0.917     7.348    top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b3_i_2_n_0
    SLICE_X20Y224        LUT6 (Prop_lut6_I1_O)        0.043     7.391 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g131_b3/O
                         net (fo=1, routed)           0.000     7.391    top_i/DataSource_Scrambler_0/inst/u_sigSource/g131_b3_n_0
    SLICE_X20Y224        MUXF7 (Prop_muxf7_I1_O)      0.103     7.494 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_205/O
                         net (fo=1, routed)           0.487     7.981    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_205_n_0
    SLICE_X26Y222        LUT6 (Prop_lut6_I3_O)        0.123     8.104 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_103/O
                         net (fo=1, routed)           0.000     8.104    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_103_n_0
    SLICE_X26Y222        MUXF7 (Prop_muxf7_I0_O)      0.120     8.224 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_63/O
                         net (fo=1, routed)           0.000     8.224    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_63_n_0
    SLICE_X26Y222        MUXF8 (Prop_muxf8_I0_O)      0.045     8.269 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_29/O
                         net (fo=1, routed)           0.561     8.831    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_29_n_0
    SLICE_X19Y222        LUT6 (Prop_lut6_I5_O)        0.126     8.957 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_8/O
                         net (fo=1, routed)           0.000     8.957    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_8_n_0
    SLICE_X19Y222        MUXF7 (Prop_muxf7_I1_O)      0.108     9.065 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_3/O
                         net (fo=1, routed)           0.209     9.274    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[3]_i_3_n_0
    SLICE_X20Y222        LUT6 (Prop_lut6_I5_O)        0.124     9.398 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[3]_i_1/O
                         net (fo=1, routed)           0.000     9.398    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[3]
    SLICE_X20Y222        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.136     9.127    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X20Y222        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]/C
                         clock pessimism              0.325     9.453    
                         clock uncertainty           -0.035     9.417    
    SLICE_X20Y222        FDCE (Setup_fdce_C_D)        0.064     9.481    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[3]
  -------------------------------------------------------------------
                         required time                          9.481    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 1.197ns (24.688%)  route 3.652ns (75.312%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.120ns = ( 9.120 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.268     4.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X30Y228        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDCE (Prop_fdce_C_Q)         0.223     4.715 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/Q
                         net (fo=2, routed)           0.557     5.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]
    SLICE_X31Y224        LUT4 (Prop_lut4_I3_O)        0.043     5.314 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39/O
                         net (fo=2, routed)           0.317     5.632    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39_n_0
    SLICE_X31Y223        LUT5 (Prop_lut5_I4_O)        0.043     5.675 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18/O
                         net (fo=18, routed)          0.220     5.895    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18_n_0
    SLICE_X29Y223        LUT6 (Prop_lut6_I0_O)        0.043     5.938 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.772     6.710    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X35Y226        LUT2 (Prop_lut2_I1_O)        0.043     6.753 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b7_i_3/O
                         net (fo=125, routed)         0.794     7.547    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b7_i_3_n_0
    SLICE_X47Y228        LUT6 (Prop_lut6_I2_O)        0.043     7.590 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g34_b7/O
                         net (fo=1, routed)           0.000     7.590    top_i/DataSource_Scrambler_0/inst/u_sigSource/g34_b7_n_0
    SLICE_X47Y228        MUXF7 (Prop_muxf7_I0_O)      0.107     7.697 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_160/O
                         net (fo=1, routed)           0.335     8.032    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_160_n_0
    SLICE_X44Y227        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_92/O
                         net (fo=1, routed)           0.000     8.156    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_92_n_0
    SLICE_X44Y227        MUXF7 (Prop_muxf7_I0_O)      0.120     8.276 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_70/O
                         net (fo=1, routed)           0.000     8.276    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_70_n_0
    SLICE_X44Y227        MUXF8 (Prop_muxf8_I0_O)      0.045     8.321 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_42/O
                         net (fo=1, routed)           0.472     8.793    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_42_n_0
    SLICE_X38Y230        LUT6 (Prop_lut6_I3_O)        0.126     8.919 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_19/O
                         net (fo=1, routed)           0.000     8.919    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_19_n_0
    SLICE_X38Y230        MUXF7 (Prop_muxf7_I0_O)      0.115     9.034 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_8/O
                         net (fo=1, routed)           0.184     9.218    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[7]_i_8_n_0
    SLICE_X41Y230        LUT6 (Prop_lut6_I5_O)        0.122     9.340 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_2/O
                         net (fo=1, routed)           0.000     9.340    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[7]
    SLICE_X41Y230        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.129     9.120    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X41Y230        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]/C
                         clock pessimism              0.325     9.446    
                         clock uncertainty           -0.035     9.410    
    SLICE_X41Y230        FDCE (Setup_fdce_C_D)        0.034     9.444    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[7]
  -------------------------------------------------------------------
                         required time                          9.444    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.223ns (4.753%)  route 4.469ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 9.322 - 5.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.290     4.514    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y206        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y206        FDRE (Prop_fdre_C_Q)         0.223     4.737 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.469     9.206    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X13Y114        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.331     9.322    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y114        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.232     9.555    
                         clock uncertainty           -0.035     9.519    
    SLICE_X13Y114        FDRE (Setup_fdre_C_CE)      -0.201     9.318    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 0.223ns (4.753%)  route 4.469ns (95.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 9.322 - 5.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.290     4.514    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y206        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y206        FDRE (Prop_fdre_C_Q)         0.223     4.737 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.469     9.206    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/g_parallel.cntrl[-1]_4
    SLICE_X13Y114        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.331     9.322    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y114        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.232     9.555    
                         clock uncertainty           -0.035     9.519    
    SLICE_X13Y114        FDRE (Setup_fdre_C_CE)      -0.201     9.318    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[38].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[1].g_sym_cntrl.g_reg.cntrl_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.223ns (4.585%)  route 4.641ns (95.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 9.321 - 5.000 ) 
    Source Clock Delay      (SCD):    4.514ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.290     4.514    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/aclk
    SLICE_X13Y206        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y206        FDRE (Prop_fdre_C_Q)         0.223     4.737 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/gen_reg.d_reg_reg[0]/Q
                         net (fo=85, routed)          4.641     9.377    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.cntrl[-1]_4
    SLICE_X19Y115        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[1].g_sym_cntrl.g_reg.cntrl_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.330     9.321    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X19Y115        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[1].g_sym_cntrl.g_reg.cntrl_reg[1][6]/C
                         clock pessimism              0.232     9.554    
                         clock uncertainty           -0.035     9.518    
    SLICE_X19Y115        FDRE (Setup_fdre_C_D)       -0.022     9.496    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[1].g_sym_cntrl.g_reg.cntrl_reg[1][6]
  -------------------------------------------------------------------
                         required time                          9.496    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.188ns (24.614%)  route 3.638ns (75.386%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.117ns = ( 9.117 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.268     4.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X30Y228        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDCE (Prop_fdce_C_Q)         0.223     4.715 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/Q
                         net (fo=2, routed)           0.557     5.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]
    SLICE_X31Y224        LUT4 (Prop_lut4_I3_O)        0.043     5.314 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39/O
                         net (fo=2, routed)           0.317     5.632    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39_n_0
    SLICE_X31Y223        LUT5 (Prop_lut5_I4_O)        0.043     5.675 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18/O
                         net (fo=18, routed)          0.220     5.895    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18_n_0
    SLICE_X29Y223        LUT6 (Prop_lut6_I0_O)        0.043     5.938 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.578     6.516    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X36Y223        LUT2 (Prop_lut2_I1_O)        0.043     6.559 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b2_i_2/O
                         net (fo=128, routed)         0.821     7.380    top_i/DataSource_Scrambler_0/inst/u_sigSource/g128_b2_i_2_n_0
    SLICE_X43Y226        LUT6 (Prop_lut6_I1_O)        0.043     7.423 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g225_b2/O
                         net (fo=1, routed)           0.000     7.423    top_i/DataSource_Scrambler_0/inst/u_sigSource/g225_b2_n_0
    SLICE_X43Y226        MUXF7 (Prop_muxf7_I1_O)      0.108     7.531 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_155/O
                         net (fo=1, routed)           0.443     7.974    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_155_n_0
    SLICE_X42Y225        LUT6 (Prop_lut6_I5_O)        0.124     8.098 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_88/O
                         net (fo=1, routed)           0.000     8.098    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_88_n_0
    SLICE_X42Y225        MUXF7 (Prop_muxf7_I0_O)      0.115     8.213 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_54/O
                         net (fo=1, routed)           0.000     8.213    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_54_n_0
    SLICE_X42Y225        MUXF8 (Prop_muxf8_I0_O)      0.046     8.259 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_24/O
                         net (fo=1, routed)           0.513     8.772    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_24_n_0
    SLICE_X39Y223        LUT6 (Prop_lut6_I0_O)        0.125     8.897 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_8/O
                         net (fo=1, routed)           0.000     8.897    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_8_n_0
    SLICE_X39Y223        MUXF7 (Prop_muxf7_I1_O)      0.108     9.005 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_3/O
                         net (fo=1, routed)           0.189     9.194    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[2]_i_3_n_0
    SLICE_X36Y223        LUT6 (Prop_lut6_I5_O)        0.124     9.318 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[2]_i_1/O
                         net (fo=1, routed)           0.000     9.318    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[2]
    SLICE_X36Y223        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.126     9.117    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X36Y223        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]/C
                         clock pessimism              0.325     9.443    
                         clock uncertainty           -0.035     9.407    
    SLICE_X36Y223        FDCE (Setup_fdce_C_D)        0.034     9.441    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[2]
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_IN_D_0_clk_p[0] rise@5.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 1.208ns (25.205%)  route 3.585ns (74.795%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 9.126 - 5.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.268     4.492    top_i/DataSource_Scrambler_0/inst/u_sigSource/clk
    SLICE_X30Y228        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y228        FDCE (Prop_fdce_C_Q)         0.223     4.715 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]/Q
                         net (fo=2, routed)           0.557     5.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/HDL_Counter_out1_reg[25]
    SLICE_X31Y224        LUT4 (Prop_lut4_I3_O)        0.043     5.314 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39/O
                         net (fo=2, routed)           0.317     5.632    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_39_n_0
    SLICE_X31Y223        LUT5 (Prop_lut5_I4_O)        0.043     5.675 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18/O
                         net (fo=18, routed)          0.220     5.895    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[7]_i_18_n_0
    SLICE_X29Y223        LUT6 (Prop_lut6_I0_O)        0.043     5.938 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7/O
                         net (fo=113, routed)         0.397     6.335    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_7_n_0
    SLICE_X29Y221        LUT2 (Prop_lut2_I1_O)        0.043     6.378 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_1/O
                         net (fo=125, routed)         0.920     7.298    top_i/DataSource_Scrambler_0/inst/u_sigSource/g0_b0_i_1_n_0
    SLICE_X20Y218        LUT6 (Prop_lut6_I0_O)        0.043     7.341 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/g64_b0/O
                         net (fo=1, routed)           0.000     7.341    top_i/DataSource_Scrambler_0/inst/u_sigSource/g64_b0_n_0
    SLICE_X20Y218        MUXF7 (Prop_muxf7_I0_O)      0.115     7.456 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_124/O
                         net (fo=1, routed)           0.572     8.029    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_124_n_0
    SLICE_X24Y218        LUT6 (Prop_lut6_I5_O)        0.122     8.151 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_67/O
                         net (fo=1, routed)           0.000     8.151    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_67_n_0
    SLICE_X24Y218        MUXF7 (Prop_muxf7_I0_O)      0.120     8.271 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_47/O
                         net (fo=1, routed)           0.000     8.271    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_47_n_0
    SLICE_X24Y218        MUXF8 (Prop_muxf8_I0_O)      0.045     8.316 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_22/O
                         net (fo=1, routed)           0.445     8.761    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_22_n_0
    SLICE_X24Y220        LUT6 (Prop_lut6_I1_O)        0.126     8.887 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_8/O
                         net (fo=1, routed)           0.000     8.887    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_8_n_0
    SLICE_X24Y220        MUXF7 (Prop_muxf7_I0_O)      0.120     9.007 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_3/O
                         net (fo=1, routed)           0.155     9.162    top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold_reg[0]_i_3_n_0
    SLICE_X24Y220        LUT6 (Prop_lut6_I3_O)        0.122     9.284 r  top_i/DataSource_Scrambler_0/inst/u_sigSource/Bitwise_Operator2_out1_hold[0]_i_1/O
                         net (fo=1, routed)           0.000     9.284    top_i/DataSource_Scrambler_0/inst/u_myScrambler/D[0]
    SLICE_X24Y220        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     5.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     5.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     7.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.135     9.126    top_i/DataSource_Scrambler_0/inst/u_myScrambler/clk
    SLICE_X24Y220        FDCE                                         r  top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]/C
                         clock pessimism              0.325     9.452    
                         clock uncertainty           -0.035     9.416    
    SLICE_X24Y220        FDCE (Setup_fdce_C_D)        0.034     9.450    top_i/DataSource_Scrambler_0/inst/u_myScrambler/Bitwise_Operator2_out1_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  0.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.670%)  route 0.105ns (51.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.590     2.066    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y190        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y190        FDRE (Prop_fdre_C_Q)         0.100     2.166 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.105     2.272    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[32][0]_0
    SLICE_X16Y190        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.790     2.420    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/aclk
    SLICE_X16Y190        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CLK
                         clock pessimism             -0.321     2.098    
    SLICE_X16Y190        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.200    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.403%)  route 0.142ns (58.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.065ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.589     2.065    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y189        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y189        FDRE (Prop_fdre_C_Q)         0.100     2.165 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.142     2.307    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[30][1]_0
    SLICE_X14Y189        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.789     2.419    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/aclk
    SLICE_X14Y189        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30/CLK
                         clock pessimism             -0.339     2.079    
    SLICE_X14Y189        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.233    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[29][1]_srl30
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][1]_srl28/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.340%)  route 0.142ns (58.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.578     2.054    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y175        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.100     2.154 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.142     2.296    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[28][1]_0
    SLICE_X14Y175        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][1]_srl28/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.775     2.405    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/aclk
    SLICE_X14Y175        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][1]_srl28/CLK
                         clock pessimism             -0.339     2.065    
    SLICE_X14Y175        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.219    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[27][1]_srl28
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.614%)  route 0.146ns (59.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.066ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.590     2.066    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X13Y192        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y192        FDRE (Prop_fdre_C_Q)         0.100     2.166 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=2, routed)           0.146     2.313    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[33][0]_0
    SLICE_X12Y193        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.791     2.421    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly/aclk
    SLICE_X12Y193        SRLC32E                                      r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32/CLK
                         clock pessimism             -0.339     2.081    
    SLICE_X12Y193        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.235    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][1]_srl23/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.378%)  route 0.148ns (59.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.587     2.063    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y164        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.100     2.163 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[1]/Q
                         net (fo=2, routed)           0.148     2.311    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[23][1]_0
    SLICE_X14Y161        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][1]_srl23/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.789     2.419    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_data_casc_dly/aclk
    SLICE_X14Y161        SRLC32E                                      r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][1]_srl23/CLK
                         clock pessimism             -0.339     2.079    
    SLICE_X14Y161        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.233    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[16].i_data_casc_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[22][1]_srl23
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.cntrl_reg[20][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.644     2.120    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X15Y149        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.cntrl_reg[20][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     2.220 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.cntrl_reg[20][6]/Q
                         net (fo=5, routed)           0.159     2.380    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[20]_98[0]
    SLICE_X14Y151        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.792     2.422    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X14Y151        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
                         clock pessimism             -0.161     2.260    
    SLICE_X14Y151        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     2.301    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.cntrl_reg[20][6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.550%)  route 0.159ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.644     2.120    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X15Y149        FDRE                                         r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.cntrl_reg[20][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     2.220 r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_cntrl[20].g_sym_cntrl.g_reg.cntrl_reg[20][6]/Q
                         net (fo=5, routed)           0.159     2.380    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/g_parallel.cntrl[20]_98[0]
    SLICE_X14Y151        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.792     2.422    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X14Y151        SRL16E                                       r  top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1/CLK
                         clock pessimism             -0.161     2.260    
    SLICE_X14Y151        SRL16E (Hold_srl16e_CLK_CE)
                                                      0.041     2.301    top_i/fir_compiler_1/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[19].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][1]_srl1
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 top_i/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.Pdelay/d1.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/c_addsub_0/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.118ns (47.161%)  route 0.132ns (52.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.579     2.055    top_i/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.Pdelay/CLK
    SLICE_X10Y202        FDRE                                         r  top_i/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.Pdelay/d1.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y202        FDRE (Prop_fdre_C_Q)         0.118     2.173 r  top_i/mult_gen_0/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.Pdelay/d1.dout_i_reg[28]/Q
                         net (fo=1, routed)           0.132     2.306    top_i/c_addsub_0/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/A[28]
    DSP48_X0Y81          DSP48E1                                      r  top_i/c_addsub_0/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.840     2.469    top_i/c_addsub_0/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y81          DSP48E1                                      r  top_i/c_addsub_0/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.344     2.125    
    DSP48_X0Y81          DSP48E1 (Hold_dsp48e1_CLK_C[28])
                                                      0.100     2.225    top_i/c_addsub_0/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.607     2.083    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X7Y210         FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210         FDRE (Prop_fdre_C_Q)         0.100     2.183 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/Q
                         net (fo=1, routed)           0.095     2.278    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[1]
    SLICE_X6Y209         SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.813     2.443    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X6Y209         SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
                         clock pessimism             -0.344     2.098    
    SLICE_X6Y209         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.196    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_IN_D_0_clk_p[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_IN_D_0_clk_p[0] rise@0.000ns - CLK_IN_D_0_clk_p[0] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.708%)  route 0.105ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.640     2.116    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/aclk
    SLICE_X15Y112        FDRE                                         r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y112        FDRE (Prop_fdre_C_Q)         0.100     2.216 r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[39].g_data_buff.i_data_buf/g_buff.i_buff/gen_reg.d_reg_reg[0]/Q
                         net (fo=3, routed)           0.105     2.322    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/A[0]
    SLICE_X18Y112        SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.859     2.489    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/aclk
    SLICE_X18Y112        SRL16E                                       r  top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
                         clock pessimism             -0.341     2.147    
    SLICE_X18Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.239    top_i/fir_compiler_0/U0/i_synth/g_single_rate.i_single_rate/g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[39].g_data_sym_casc_buff.i_data_sym_casc_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN_D_0_clk_p[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_IN_D_0_clk_p[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y60   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y59   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg11_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y60   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y61   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg13_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X1Y58   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg14_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y56   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y57   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg16_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y55   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y63   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X2Y64   top_i/RS_Enc_0/inst/u_RS/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg4_reg/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y222  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y222  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y209   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y209   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y217   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y217   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X14Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][0]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y216  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][1]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y222  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X10Y222  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][2]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y209   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y209   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][3]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y217   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         2.500       1.858      SLICE_X2Y217   top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_10_reg_reg[127][4]_srl32_inst_u_Con_Interleaver_u_Convolutional_Interleaver_branch_10_reg_reg_c_873/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_IN_D_0_clk_p[0]
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.372ns  (logic 3.559ns (66.255%)  route 1.813ns (33.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.832     0.832 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.299     3.131    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.224 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.292     4.516    top_i/terminal_0/inst/clk
    SLICE_X11Y201        FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDRE (Prop_fdre_C_Q)         0.223     4.739 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           1.813     6.551    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         3.336     9.887 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.887    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/terminal_0/inst/OUT_port_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_port_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.543ns (68.352%)  route 0.715ns (31.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.083     1.450    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.476 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.579     2.055    top_i/terminal_0/inst/clk
    SLICE_X11Y201        FDRE                                         r  top_i/terminal_0/inst/OUT_port_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y201        FDRE (Prop_fdre_C_Q)         0.100     2.155 r  top_i/terminal_0/inst/OUT_port_reg/Q
                         net (fo=1, routed)           0.715     2.870    OUT_port_0_OBUF
    D28                  OBUF (Prop_obuf_I_O)         1.443     4.314 r  OUT_port_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.314    OUT_port_0
    D28                                                               r  OUT_port_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_IN_D_0_clk_p[0]

Max Delay          1520 Endpoints
Min Delay          1520 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_691/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.229ns  (logic 1.613ns (19.597%)  route 6.617ns (80.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.475     8.229    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X28Y227        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_691/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.131     4.122    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X28Y227        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_691/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_692/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.229ns  (logic 1.613ns (19.597%)  route 6.617ns (80.403%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.475     8.229    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X28Y227        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_692/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.131     4.122    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X28Y227        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_692/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_701/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.209ns  (logic 1.613ns (19.645%)  route 6.596ns (80.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.454     8.209    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X23Y225        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_701/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X23Y225        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_701/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_702/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 1.613ns (19.878%)  route 6.500ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.358     8.113    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X23Y224        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_702/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X23Y224        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_702/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_703/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 1.613ns (19.878%)  route 6.500ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.358     8.113    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X23Y224        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_703/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X23Y224        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_703/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_704/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 1.613ns (19.878%)  route 6.500ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.358     8.113    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X22Y224        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_704/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X22Y224        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_704/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_705/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 1.613ns (19.878%)  route 6.500ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.358     8.113    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X22Y224        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_705/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X22Y224        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_705/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_706/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 1.613ns (19.878%)  route 6.500ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.358     8.113    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X22Y224        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_706/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X22Y224        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_706/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_707/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 1.613ns (19.878%)  route 6.500ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.358     8.113    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X22Y224        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_707/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X22Y224        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_707/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_708/CLR
                            (recovery check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.113ns  (logic 1.613ns (19.878%)  route 6.500ns (80.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           2.142     3.712    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n
    SLICE_X37Y237        LUT1 (Prop_lut1_I0_O)        0.043     3.755 f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/Convolutional_Interleaver_out1_last_value[7]_i_2/O
                         net (fo=1212, routed)        4.358     8.113    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/reset_n_0
    SLICE_X22Y224        FDCE                                         f  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_708/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.735     0.735 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           2.173     2.908    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.991 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        1.134     4.125    top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/clk
    SLICE_X22Y224        FDCE                                         r  top_i/Interleaver_0/inst/u_Con_Interleaver/u_Convolutional_Interleaver/branch_9_reg_reg_c_708/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/datainReg_1_reg/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.522ns (43.341%)  route 0.682ns (56.659%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.177     1.204    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X5Y232         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/datainReg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.806     2.436    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X5Y232         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/datainReg_1_reg/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_1/inst/dataTemp_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.522ns (39.279%)  route 0.807ns (60.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.715     1.209    top_i/PolarityShift_1/inst/rst_n
    SLICE_X13Y211        LUT1 (Prop_lut1_I0_O)        0.028     1.237 f  top_i/PolarityShift_1/inst/dataTemp[7]_i_1/O
                         net (fo=2, routed)           0.092     1.329    top_i/PolarityShift_1/inst/dataTemp[7]_i_1_n_0
    SLICE_X13Y212        FDCE                                         f  top_i/PolarityShift_1/inst/dataTemp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.779     2.409    top_i/PolarityShift_1/inst/clk
    SLICE_X13Y212        FDCE                                         r  top_i/PolarityShift_1/inst/dataTemp_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/PolarityShift_1/inst/dataTemp_reg[7]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.522ns (39.279%)  route 0.807ns (60.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.715     1.209    top_i/PolarityShift_1/inst/rst_n
    SLICE_X13Y211        LUT1 (Prop_lut1_I0_O)        0.028     1.237 f  top_i/PolarityShift_1/inst/dataTemp[7]_i_1/O
                         net (fo=2, routed)           0.092     1.329    top_i/PolarityShift_1/inst/dataTemp[7]_i_1_n_0
    SLICE_X13Y212        FDCE                                         f  top_i/PolarityShift_1/inst/dataTemp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.779     2.409    top_i/PolarityShift_1/inst/clk
    SLICE_X13Y212        FDCE                                         r  top_i/PolarityShift_1/inst/dataTemp_reg[7]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.522ns (38.956%)  route 0.818ns (61.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.313     1.340    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X5Y215         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.808     2.438    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X5Y215         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[1]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.522ns (38.956%)  route 0.818ns (61.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.313     1.340    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X5Y215         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.808     2.438    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X5Y215         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut_reg[1]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/enbSig_1_reg/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.522ns (38.956%)  route 0.818ns (61.044%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.313     1.340    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X5Y215         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/enbSig_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.808     2.438    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X5Y215         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/enbSig_1_reg/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/bitinreg_1_reg/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.522ns (38.895%)  route 0.820ns (61.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.315     1.342    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X4Y215         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/bitinreg_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.808     2.438    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X4Y215         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/bitinreg_1_reg/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.522ns (38.895%)  route 0.820ns (61.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.315     1.342    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X4Y215         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.808     2.438    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X4Y215         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[0]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.522ns (38.895%)  route 0.820ns (61.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.315     1.342    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X4Y215         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.808     2.438    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X4Y215         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[1]/C

Slack:                    inf
  Source:                 rst_n_0
                            (input port)
  Destination:            top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_IN_D_0_clk_p[0]  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.522ns (38.895%)  route 0.820ns (61.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C29                                               0.000     0.000 r  rst_n_0 (IN)
                         net (fo=0)                   0.000     0.000    rst_n_0
    C29                  IBUF (Prop_ibuf_I_O)         0.494     0.494 r  rst_n_0_IBUF_inst/O
                         net (fo=7, routed)           0.505     0.999    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/reset_n
    SLICE_X4Y226         LUT1 (Prop_lut1_I0_O)        0.028     1.027 f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2/O
                         net (fo=11, routed)          0.315     1.342    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/dataOut[0]_i_2_n_0
    SLICE_X4Y215         FDCE                                         f  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_IN_D_0_clk_p[0] rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  CLK_IN_D_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    top_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.446     0.446 r  top_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.154     1.600    top_i/util_ds_buf_0/U0/IBUF_OUT[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.630 r  top_i/util_ds_buf_0/U0/IBUF_OUT[0]_BUFG_inst/O
                         net (fo=3311, routed)        0.808     2.438    top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/clk
    SLICE_X4Y215         FDCE                                         r  top_i/Con_Encoder_0/inst/u_Convolutional_Encoder2/shiftreg_reg[2]/C





