# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab5.srcs/sources_1/imports/new/xycounter.sv" --include "../../../Lab5.srcs/sources_1/new"
sv xil_defaultlib  "../../../Lab5.srcs/sources_1/new/vgatimer.sv" --include "../../../Lab5.srcs/sources_1/new"
sv xil_defaultlib  "../../../Lab5.srcs/sim_1/new/vgatimer_10x4_test.sv" --include "../../../Lab5.srcs/sources_1/new"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
