// Seed: 2497674438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_10(
      .id_0(id_9 - {1, id_4}), .id_1(!id_5)
  );
endmodule
module module_1 (
    input  wor  id_0,
    inout  wand id_1,
    output tri  id_2,
    output wire id_3,
    output tri0 id_4,
    input  wand id_5
);
  wire id_7;
  assign id_1 = id_1;
  and (id_2, id_0, id_5, id_7, id_1);
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
