# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/top.v /home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/led.v /home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/uart.v /home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/vga_ctrl.v /home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/seg.v /home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/complement.v /home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/ps2_keyboard.v /home/liu/Public/ysyx-workbench/nvboard/LAB3/csrc/main.cpp /home/liu/Public/ysyx-workbench/nvboard/LAB3/build/auto_bind.cpp /home/liu/Public/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/liu/Public/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/liu/Public/ysyx-workbench/nvboard/LAB3/build/top"
T      3144 22293410  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop.cpp"
T      2810 22293409  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop.h"
T      2453 22293418  1719798025   221403706  1719798025   221403706 "./build/obj_dir/Vtop.mk"
T       738 22293406  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop__Syms.cpp"
T       921 22293408  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop__Syms.h"
T      1111 22293411  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop___024root.h"
T      1357 22293415  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 22293413  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      8463 22293416  1719798025   221403706  1719798025   221403706 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5335 22293414  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 22293412  1719798025   217403965  1719798025   217403965 "./build/obj_dir/Vtop___024root__Slow.cpp"
T      1030 22293419  1719798025   221403706  1719798025   221403706 "./build/obj_dir/Vtop__ver.d"
T         0        0  1719798025   221403706  1719798025   221403706 "./build/obj_dir/Vtop__verFiles.dat"
T      1621 22293417  1719798025   221403706  1719798025   221403706 "./build/obj_dir/Vtop_classes.mk"
S       579 21398592  1719798022   145603243  1719798022   145603243 "/home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/complement.v"
S       403 21398790  1718897871    20278313  1718897715    51709000 "/home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/led.v"
S      1045 21398791  1718897871    20278313  1718897715    51709000 "/home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/ps2_keyboard.v"
S      1074 21398792  1718897871    24278324  1718897715    55709000 "/home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/seg.v"
S      2058 21398731  1719797910   665248547  1719797910   665248547 "/home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/top.v"
S        69 21398794  1718897871    24278324  1718897715    55709000 "/home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/uart.v"
S      1355 21398795  1718897871    24278324  1718897715    55709000 "/home/liu/Public/ysyx-workbench/nvboard/LAB3/vsrc/vga_ctrl.v"
S  20938328 14817656  1713269969   734250885  1713269969   734250885 "/usr/local/bin/verilator_bin"
S      3275 15616396  1713269969   886243455  1713269969   886243455 "/usr/local/share/verilator/include/verilated_std.sv"
