--- scripts/dtc/include-prefixes/arm/exynos4.dtsi	2017-08-30 04:32:30.000000000 -0400
+++ scripts/dtc/include-prefixes/arm/exynos4.dtsi	2017-09-03 16:56:17.000000000 -0400
@@ -59,6 +59,9 @@
 		compatible = "samsung,exynos4210-audss-clock";
 		reg = <0x03810000 0x0C>;
 		#clock-cells = <1>;
+		clocks = <&clock CLK_FIN_PLL>, <&clock CLK_FOUT_EPLL>,
+			 <&clock CLK_SCLK_AUDIO0>, <&clock CLK_SCLK_AUDIO0>;
+		clock-names = "pll_ref", "pll_in", "sclk_audio", "sclk_pcm_in";
 	};
 
 	i2s0: i2s@03830000 {
