set_max_delay 4.0 -rise -from clk1 -rise_from * -to port* -ignore_clock_latency -probe -reset_path
