
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00800200  000020cc  00002160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020cc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000048  0080024c  0080024c  000021ac  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000021ac  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002208  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000368  00000000  00000000  00002248  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000382a  00000000  00000000  000025b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001dcf  00000000  00000000  00005dda  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c9f  00000000  00000000  00007ba9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000074c  00000000  00000000  00009848  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d86  00000000  00000000  00009f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001646  00000000  00000000  0000ad1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000258  00000000  00000000  0000c360  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	0a c1       	rjmp	.+532    	; 0x22a <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	f7 c7       	rjmp	.+4078   	; 0x108c <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	64 08       	sbc	r6, r4
      e6:	b6 08       	sbc	r11, r6
      e8:	b6 08       	sbc	r11, r6
      ea:	b6 08       	sbc	r11, r6
      ec:	b6 08       	sbc	r11, r6
      ee:	b6 08       	sbc	r11, r6
      f0:	b6 08       	sbc	r11, r6
      f2:	b6 08       	sbc	r11, r6
      f4:	64 08       	sbc	r6, r4
      f6:	b6 08       	sbc	r11, r6
      f8:	b6 08       	sbc	r11, r6
      fa:	b6 08       	sbc	r11, r6
      fc:	b6 08       	sbc	r11, r6
      fe:	b6 08       	sbc	r11, r6
     100:	b6 08       	sbc	r11, r6
     102:	b6 08       	sbc	r11, r6
     104:	66 08       	sbc	r6, r6
     106:	b6 08       	sbc	r11, r6
     108:	b6 08       	sbc	r11, r6
     10a:	b6 08       	sbc	r11, r6
     10c:	b6 08       	sbc	r11, r6
     10e:	b6 08       	sbc	r11, r6
     110:	b6 08       	sbc	r11, r6
     112:	b6 08       	sbc	r11, r6
     114:	b6 08       	sbc	r11, r6
     116:	b6 08       	sbc	r11, r6
     118:	b6 08       	sbc	r11, r6
     11a:	b6 08       	sbc	r11, r6
     11c:	b6 08       	sbc	r11, r6
     11e:	b6 08       	sbc	r11, r6
     120:	b6 08       	sbc	r11, r6
     122:	b6 08       	sbc	r11, r6
     124:	66 08       	sbc	r6, r6
     126:	b6 08       	sbc	r11, r6
     128:	b6 08       	sbc	r11, r6
     12a:	b6 08       	sbc	r11, r6
     12c:	b6 08       	sbc	r11, r6
     12e:	b6 08       	sbc	r11, r6
     130:	b6 08       	sbc	r11, r6
     132:	b6 08       	sbc	r11, r6
     134:	b6 08       	sbc	r11, r6
     136:	b6 08       	sbc	r11, r6
     138:	b6 08       	sbc	r11, r6
     13a:	b6 08       	sbc	r11, r6
     13c:	b6 08       	sbc	r11, r6
     13e:	b6 08       	sbc	r11, r6
     140:	b6 08       	sbc	r11, r6
     142:	b6 08       	sbc	r11, r6
     144:	b2 08       	sbc	r11, r2
     146:	b6 08       	sbc	r11, r6
     148:	b6 08       	sbc	r11, r6
     14a:	b6 08       	sbc	r11, r6
     14c:	b6 08       	sbc	r11, r6
     14e:	b6 08       	sbc	r11, r6
     150:	b6 08       	sbc	r11, r6
     152:	b6 08       	sbc	r11, r6
     154:	8f 08       	sbc	r8, r15
     156:	b6 08       	sbc	r11, r6
     158:	b6 08       	sbc	r11, r6
     15a:	b6 08       	sbc	r11, r6
     15c:	b6 08       	sbc	r11, r6
     15e:	b6 08       	sbc	r11, r6
     160:	b6 08       	sbc	r11, r6
     162:	b6 08       	sbc	r11, r6
     164:	b6 08       	sbc	r11, r6
     166:	b6 08       	sbc	r11, r6
     168:	b6 08       	sbc	r11, r6
     16a:	b6 08       	sbc	r11, r6
     16c:	b6 08       	sbc	r11, r6
     16e:	b6 08       	sbc	r11, r6
     170:	b6 08       	sbc	r11, r6
     172:	b6 08       	sbc	r11, r6
     174:	83 08       	sbc	r8, r3
     176:	b6 08       	sbc	r11, r6
     178:	b6 08       	sbc	r11, r6
     17a:	b6 08       	sbc	r11, r6
     17c:	b6 08       	sbc	r11, r6
     17e:	b6 08       	sbc	r11, r6
     180:	b6 08       	sbc	r11, r6
     182:	b6 08       	sbc	r11, r6
     184:	a1 08       	sbc	r10, r1
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	12 e0       	ldi	r17, 0x02	; 2
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	ec ec       	ldi	r30, 0xCC	; 204
     1cc:	f0 e2       	ldi	r31, 0x20	; 32
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	ac 34       	cpi	r26, 0x4C	; 76
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	22 e0       	ldi	r18, 0x02	; 2
     1e0:	ac e4       	ldi	r26, 0x4C	; 76
     1e2:	b2 e0       	ldi	r27, 0x02	; 2
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a4 39       	cpi	r26, 0x94	; 148
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	2c d0       	rcall	.+88     	; 0x248 <main>
     1f0:	0c 94 64 10 	jmp	0x20c8	; 0x20c8 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "touchbutton.h"
#include "solenoid.h"
#include "game.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
     202:	9f 93       	push	r25
	
	timerFlag = 1;
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <timerFlag>
	numOf5ms++;
     20a:	80 91 61 02 	lds	r24, 0x0261	; 0x800261 <numOf5ms>
     20e:	90 91 62 02 	lds	r25, 0x0262	; 0x800262 <numOf5ms+0x1>
     212:	01 96       	adiw	r24, 0x01	; 1
     214:	90 93 62 02 	sts	0x0262, r25	; 0x800262 <numOf5ms+0x1>
     218:	80 93 61 02 	sts	0x0261, r24	; 0x800261 <numOf5ms>
	
}
     21c:	9f 91       	pop	r25
     21e:	8f 91       	pop	r24
     220:	0f 90       	pop	r0
     222:	0f be       	out	0x3f, r0	; 63
     224:	0f 90       	pop	r0
     226:	1f 90       	pop	r1
     228:	18 95       	reti

0000022a <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     22a:	1f 92       	push	r1
     22c:	0f 92       	push	r0
     22e:	0f b6       	in	r0, 0x3f	; 63
     230:	0f 92       	push	r0
     232:	11 24       	eor	r1, r1
     234:	8f 93       	push	r24
	CANFlag= 1;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <__data_end>
	
	
}
     23c:	8f 91       	pop	r24
     23e:	0f 90       	pop	r0
     240:	0f be       	out	0x3f, r0	; 63
     242:	0f 90       	pop	r0
     244:	1f 90       	pop	r1
     246:	18 95       	reti

00000248 <main>:


int main(void)
{
	
	setupInit();
     248:	7f d6       	rcall	.+3326   	; 0xf48 <setupInit>
	printf("------------------------6---------------\n\n\n\n\n\n\r");
     24a:	87 e0       	ldi	r24, 0x07	; 7
     24c:	92 e0       	ldi	r25, 0x02	; 2
     24e:	9f 93       	push	r25
     250:	8f 93       	push	r24
     252:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <printf>
     256:	0f 90       	pop	r0
     258:	0f 90       	pop	r0
			cli();
			CANFlag=0;
			CAN_receiveMessage();
			
			if (gameActive) {
				if (slider_pos.left_pos>0) {
     25a:	cd e6       	ldi	r28, 0x6D	; 109
     25c:	d2 e0       	ldi	r29, 0x02	; 2
					regulatorOn = 1;
     25e:	ff 24       	eor	r15, r15
     260:	f3 94       	inc	r15
		
		if (timerFlag) {
			cli();
			timerFlag = 0;
			
			TCNT3 = 0x00;
     262:	04 e9       	ldi	r16, 0x94	; 148
     264:	10 e0       	ldi	r17, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     266:	8f e1       	ldi	r24, 0x1F	; 31
     268:	9e e4       	ldi	r25, 0x4E	; 78
     26a:	01 97       	sbiw	r24, 0x01	; 1
     26c:	f1 f7       	brne	.-4      	; 0x26a <main+0x22>
     26e:	00 c0       	rjmp	.+0      	; 0x270 <main+0x28>
	printf("------------------------6---------------\n\n\n\n\n\n\r");

	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt.
		sleep_now();
     270:	00 00       	nop
     272:	7d d6       	rcall	.+3322   	; 0xf6e <sleep_now>
			
		if (CANFlag) {
     274:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <__data_end>
     278:	88 23       	and	r24, r24
     27a:	d9 f0       	breq	.+54     	; 0x2b2 <main+0x6a>
			
			cli();
     27c:	f8 94       	cli
			CANFlag=0;
     27e:	10 92 4c 02 	sts	0x024C, r1	; 0x80024c <__data_end>
			CAN_receiveMessage();
     282:	7d d1       	rcall	.+762    	; 0x57e <CAN_receiveMessage>
			
			if (gameActive) {
     284:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <gameActive>
     288:	88 23       	and	r24, r24
     28a:	89 f0       	breq	.+34     	; 0x2ae <main+0x66>
				if (slider_pos.left_pos>0) {
     28c:	88 81       	ld	r24, Y
     28e:	99 81       	ldd	r25, Y+1	; 0x01
     290:	aa 81       	ldd	r26, Y+2	; 0x02
     292:	bb 81       	ldd	r27, Y+3	; 0x03
     294:	18 16       	cp	r1, r24
     296:	19 06       	cpc	r1, r25
     298:	1a 06       	cpc	r1, r26
     29a:	1b 06       	cpc	r1, r27
     29c:	1c f4       	brge	.+6      	; 0x2a4 <main+0x5c>
					regulatorOn = 1;
     29e:	f0 92 4d 02 	sts	0x024D, r15	; 0x80024d <regulatorOn>
					} 
				else {
					motor_setSpeed(0);
     2a2:	04 c0       	rjmp	.+8      	; 0x2ac <main+0x64>
     2a4:	80 e0       	ldi	r24, 0x00	; 0
					regulatorOn = 0;
     2a6:	5d d4       	rcall	.+2234   	; 0xb62 <motor_setSpeed>
     2a8:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <regulatorOn>
				}
				
				joystick_setServo();
     2ac:	21 d4       	rcall	.+2114   	; 0xaf0 <joystick_setServo>
			}
			
			
			CAN_clearInterrupt();
     2ae:	17 d0       	rcall	.+46     	; 0x2de <CAN_clearInterrupt>
     2b0:	78 94       	sei
			sei();
     2b2:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <timerFlag>
			
		}
		
		if (timerFlag) {
     2b6:	88 23       	and	r24, r24
     2b8:	b1 f2       	breq	.-84     	; 0x266 <main+0x1e>
     2ba:	f8 94       	cli
			cli();
			timerFlag = 0;
     2bc:	10 92 4e 02 	sts	0x024E, r1	; 0x80024e <timerFlag>
			
			TCNT3 = 0x00;
     2c0:	f8 01       	movw	r30, r16
     2c2:	11 82       	std	Z+1, r1	; 0x01
			encoder_readValues();
     2c4:	10 82       	st	Z, r1
     2c6:	fe d2       	rcall	.+1532   	; 0x8c4 <encoder_readValues>
			
			if (gameActive) {
     2c8:	80 91 58 02 	lds	r24, 0x0258	; 0x800258 <gameActive>
     2cc:	88 23       	and	r24, r24
				game_play();
     2ce:	29 f0       	breq	.+10     	; 0x2da <main+0x92>
     2d0:	87 d3       	rcall	.+1806   	; 0x9e0 <game_play>
				if (regulatorOn) {
     2d2:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <regulatorOn>
     2d6:	81 11       	cpse	r24, r1
					motor_control();
     2d8:	57 d4       	rcall	.+2222   	; 0xb88 <motor_control>
     2da:	78 94       	sei
				}
			}
			sei();
     2dc:	c4 cf       	rjmp	.-120    	; 0x266 <main+0x1e>

000002de <CAN_clearInterrupt>:
     2de:	40 e0       	ldi	r20, 0x00	; 0


void CAN_clearInterrupt()
{
	uint8_t mask = 0b11;
	CAN_controller_bitModify(mask, CANINTF, 0b00);
     2e0:	6c e2       	ldi	r22, 0x2C	; 44
     2e2:	83 e0       	ldi	r24, 0x03	; 3
     2e4:	d4 c1       	rjmp	.+936    	; 0x68e <CAN_controller_bitModify>
     2e6:	08 95       	ret

000002e8 <CAN_transmit_message>:
}


void CAN_transmit_message(CAN_message_t *message) {
     2e8:	0f 93       	push	r16
     2ea:	1f 93       	push	r17
     2ec:	cf 93       	push	r28
     2ee:	8c 01       	movw	r16, r24
	printf("Transmitting message");
     2f0:	87 e3       	ldi	r24, 0x37	; 55
     2f2:	92 e0       	ldi	r25, 0x02	; 2
     2f4:	9f 93       	push	r25
     2f6:	8f 93       	push	r24
     2f8:	0e 94 62 0c 	call	0x18c4	; 0x18c4 <printf>
	static int buffer_number = 0;
	
	buffer_number++;
	buffer_number = buffer_number%3;
     2fc:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2304>
     300:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2304+0x1>
     304:	01 96       	adiw	r24, 0x01	; 1
     306:	63 e0       	ldi	r22, 0x03	; 3
     308:	70 e0       	ldi	r23, 0x00	; 0
     30a:	0e 94 9c 0b 	call	0x1738	; 0x1738 <__divmodhi4>
     30e:	28 2f       	mov	r18, r24
     310:	39 2f       	mov	r19, r25
     312:	80 93 4f 02 	sts	0x024F, r24	; 0x80024f <buffer_number.2304>
     316:	90 93 50 02 	sts	0x0250, r25	; 0x800250 <buffer_number.2304+0x1>
	

	

	//Load id in registers TXBnSIDH and TXBnSIDL
	switch(buffer_number) {
     31a:	0f 90       	pop	r0
     31c:	0f 90       	pop	r0
     31e:	21 30       	cpi	r18, 0x01	; 1
     320:	31 05       	cpc	r19, r1
     322:	d9 f0       	breq	.+54     	; 0x35a <CAN_transmit_message+0x72>
     324:	22 30       	cpi	r18, 0x02	; 2
     326:	31 05       	cpc	r19, r1
     328:	69 f1       	breq	.+90     	; 0x384 <CAN_transmit_message+0x9c>
     32a:	23 2b       	or	r18, r19
     32c:	09 f0       	breq	.+2      	; 0x330 <CAN_transmit_message+0x48>
     32e:	3e c0       	rjmp	.+124    	; 0x3ac <CAN_transmit_message+0xc4>
			case 0:
				CAN_controller_bitModify(0b11100000, TXB0SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     330:	f8 01       	movw	r30, r16
     332:	40 85       	ldd	r20, Z+8	; 0x08
     334:	51 85       	ldd	r21, Z+9	; 0x09
     336:	42 95       	swap	r20
     338:	44 0f       	add	r20, r20
     33a:	40 7e       	andi	r20, 0xE0	; 224
     33c:	62 e3       	ldi	r22, 0x32	; 50
     33e:	80 ee       	ldi	r24, 0xE0	; 224
     340:	a6 d1       	rcall	.+844    	; 0x68e <CAN_controller_bitModify>
				CAN_controller_write(TXB0SIDH, (uint8_t) ( message->ID >> 3) );
     342:	f8 01       	movw	r30, r16
     344:	60 85       	ldd	r22, Z+8	; 0x08
     346:	71 85       	ldd	r23, Z+9	; 0x09
     348:	76 95       	lsr	r23
     34a:	67 95       	ror	r22
     34c:	76 95       	lsr	r23
     34e:	67 95       	ror	r22
     350:	76 95       	lsr	r23
     352:	67 95       	ror	r22
     354:	81 e3       	ldi	r24, 0x31	; 49
     356:	88 d1       	rcall	.+784    	; 0x668 <CAN_controller_write>

				break;
     358:	29 c0       	rjmp	.+82     	; 0x3ac <CAN_transmit_message+0xc4>
			case 1:
				CAN_controller_bitModify(0b11100000, TXB1SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     35a:	f8 01       	movw	r30, r16
     35c:	40 85       	ldd	r20, Z+8	; 0x08
     35e:	51 85       	ldd	r21, Z+9	; 0x09
     360:	42 95       	swap	r20
     362:	44 0f       	add	r20, r20
     364:	40 7e       	andi	r20, 0xE0	; 224
     366:	62 e4       	ldi	r22, 0x42	; 66
     368:	80 ee       	ldi	r24, 0xE0	; 224
     36a:	91 d1       	rcall	.+802    	; 0x68e <CAN_controller_bitModify>
				CAN_controller_write(TXB1SIDH, (uint8_t) ( message->ID >> 3) );
     36c:	f8 01       	movw	r30, r16
     36e:	60 85       	ldd	r22, Z+8	; 0x08
     370:	71 85       	ldd	r23, Z+9	; 0x09
     372:	76 95       	lsr	r23
     374:	67 95       	ror	r22
     376:	76 95       	lsr	r23
     378:	67 95       	ror	r22
     37a:	76 95       	lsr	r23
     37c:	67 95       	ror	r22
     37e:	81 e4       	ldi	r24, 0x41	; 65
     380:	73 d1       	rcall	.+742    	; 0x668 <CAN_controller_write>
				
				break;
     382:	14 c0       	rjmp	.+40     	; 0x3ac <CAN_transmit_message+0xc4>
			case 2:
				CAN_controller_bitModify(0b11100000, TXB2SIDL, (uint8_t) ((message->ID & 0b111) << 5));
     384:	f8 01       	movw	r30, r16
     386:	40 85       	ldd	r20, Z+8	; 0x08
     388:	51 85       	ldd	r21, Z+9	; 0x09
     38a:	42 95       	swap	r20
     38c:	44 0f       	add	r20, r20
     38e:	40 7e       	andi	r20, 0xE0	; 224
     390:	62 e5       	ldi	r22, 0x52	; 82
     392:	80 ee       	ldi	r24, 0xE0	; 224
     394:	7c d1       	rcall	.+760    	; 0x68e <CAN_controller_bitModify>
				CAN_controller_write(TXB2SIDH, (uint8_t) ( message->ID >> 3) );
     396:	f8 01       	movw	r30, r16
     398:	60 85       	ldd	r22, Z+8	; 0x08
     39a:	71 85       	ldd	r23, Z+9	; 0x09
     39c:	76 95       	lsr	r23
     39e:	67 95       	ror	r22
     3a0:	76 95       	lsr	r23
     3a2:	67 95       	ror	r22
     3a4:	76 95       	lsr	r23
     3a6:	67 95       	ror	r22
     3a8:	81 e5       	ldi	r24, 0x51	; 81
     3aa:	5e d1       	rcall	.+700    	; 0x668 <CAN_controller_write>
			
			
	}
		
	//Load length in register TXBnDLC
	switch(buffer_number) {
     3ac:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2304>
     3b0:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2304+0x1>
     3b4:	81 30       	cpi	r24, 0x01	; 1
     3b6:	91 05       	cpc	r25, r1
     3b8:	59 f0       	breq	.+22     	; 0x3d0 <CAN_transmit_message+0xe8>
     3ba:	82 30       	cpi	r24, 0x02	; 2
     3bc:	91 05       	cpc	r25, r1
     3be:	71 f0       	breq	.+28     	; 0x3dc <CAN_transmit_message+0xf4>
     3c0:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_bitModify(0b1111, TXB0DLC, message->data_length);
     3c2:	89 f4       	brne	.+34     	; 0x3e6 <CAN_transmit_message+0xfe>
     3c4:	f8 01       	movw	r30, r16
     3c6:	42 85       	ldd	r20, Z+10	; 0x0a
     3c8:	65 e3       	ldi	r22, 0x35	; 53
     3ca:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3cc:	60 d1       	rcall	.+704    	; 0x68e <CAN_controller_bitModify>
			case 1:
				CAN_controller_bitModify(0b1111, TXB1DLC, message->data_length);
     3ce:	0b c0       	rjmp	.+22     	; 0x3e6 <CAN_transmit_message+0xfe>
     3d0:	f8 01       	movw	r30, r16
     3d2:	42 85       	ldd	r20, Z+10	; 0x0a
     3d4:	65 e4       	ldi	r22, 0x45	; 69
     3d6:	8f e0       	ldi	r24, 0x0F	; 15
				break;
     3d8:	5a d1       	rcall	.+692    	; 0x68e <CAN_controller_bitModify>
			case 2:
				CAN_controller_bitModify(0b1111, TXB2DLC, message->data_length);
     3da:	05 c0       	rjmp	.+10     	; 0x3e6 <CAN_transmit_message+0xfe>
     3dc:	f8 01       	movw	r30, r16
     3de:	42 85       	ldd	r20, Z+10	; 0x0a
     3e0:	65 e5       	ldi	r22, 0x55	; 85
     3e2:	8f e0       	ldi	r24, 0x0F	; 15
     3e4:	54 d1       	rcall	.+680    	; 0x68e <CAN_controller_bitModify>
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     3e6:	f8 01       	movw	r30, r16
     3e8:	82 85       	ldd	r24, Z+10	; 0x0a
     3ea:	88 23       	and	r24, r24
     3ec:	49 f1       	breq	.+82     	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
     3ee:	c0 e0       	ldi	r28, 0x00	; 0
		switch(buffer_number) {
     3f0:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2304>
     3f4:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <buffer_number.2304+0x1>
     3f8:	81 30       	cpi	r24, 0x01	; 1
     3fa:	91 05       	cpc	r25, r1
     3fc:	69 f0       	breq	.+26     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     3fe:	82 30       	cpi	r24, 0x02	; 2
     400:	91 05       	cpc	r25, r1
     402:	91 f0       	breq	.+36     	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
     404:	89 2b       	or	r24, r25
			case 0:
				CAN_controller_write(TXB0D0 + i, message->data[i]);
     406:	b9 f4       	brne	.+46     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     408:	f8 01       	movw	r30, r16
     40a:	ec 0f       	add	r30, r28
     40c:	f1 1d       	adc	r31, r1
     40e:	60 81       	ld	r22, Z
     410:	86 e3       	ldi	r24, 0x36	; 54
     412:	8c 0f       	add	r24, r28
				break;
     414:	29 d1       	rcall	.+594    	; 0x668 <CAN_controller_write>
			case 1:
				CAN_controller_write(TXB1D0 + i, message->data[i]);
     416:	0f c0       	rjmp	.+30     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     418:	f8 01       	movw	r30, r16
     41a:	ec 0f       	add	r30, r28
     41c:	f1 1d       	adc	r31, r1
     41e:	60 81       	ld	r22, Z
     420:	86 e4       	ldi	r24, 0x46	; 70
     422:	8c 0f       	add	r24, r28
				break;
     424:	21 d1       	rcall	.+578    	; 0x668 <CAN_controller_write>
			case 2:
				CAN_controller_write(TXB2D0 + i, message->data[i]);
     426:	07 c0       	rjmp	.+14     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     428:	f8 01       	movw	r30, r16
     42a:	ec 0f       	add	r30, r28
     42c:	f1 1d       	adc	r31, r1
     42e:	60 81       	ld	r22, Z
     430:	86 e5       	ldi	r24, 0x56	; 86
     432:	8c 0f       	add	r24, r28
			
			
	}

	//iterate in for loop length = message.length and load TXBnDm
	for (uint8_t i = 0; i != message->data_length; i++) {
     434:	19 d1       	rcall	.+562    	; 0x668 <CAN_controller_write>
     436:	cf 5f       	subi	r28, 0xFF	; 255
     438:	f8 01       	movw	r30, r16
     43a:	82 85       	ldd	r24, Z+10	; 0x0a
     43c:	8c 13       	cpse	r24, r28
	}
	

	
	//request_to_send
	CAN_controller_RTS(buffer_number);
     43e:	d8 cf       	rjmp	.-80     	; 0x3f0 <CAN_transmit_message+0x108>
     440:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <buffer_number.2304>
     444:	45 d1       	rcall	.+650    	; 0x6d0 <CAN_controller_RTS>

	//ERROR HANDLING?	
}
     446:	cf 91       	pop	r28
     448:	1f 91       	pop	r17
     44a:	0f 91       	pop	r16
     44c:	08 95       	ret

0000044e <CAN_readPosition>:
	
	
	
}

void CAN_readPosition(CAN_message_t mess) {
     44e:	8f 92       	push	r8
     450:	9f 92       	push	r9
     452:	af 92       	push	r10
     454:	bf 92       	push	r11
     456:	ef 92       	push	r14
     458:	ff 92       	push	r15
     45a:	0f 93       	push	r16
     45c:	1f 93       	push	r17
     45e:	cf 93       	push	r28
     460:	df 93       	push	r29
     462:	cd b7       	in	r28, 0x3d	; 61
     464:	de b7       	in	r29, 0x3e	; 62
     466:	2b 97       	sbiw	r28, 0x0b	; 11
     468:	0f b6       	in	r0, 0x3f	; 63
     46a:	f8 94       	cli
     46c:	de bf       	out	0x3e, r29	; 62
     46e:	0f be       	out	0x3f, r0	; 63
     470:	cd bf       	out	0x3d, r28	; 61
     472:	e9 82       	std	Y+1, r14	; 0x01
     474:	fa 82       	std	Y+2, r15	; 0x02
     476:	0b 83       	std	Y+3, r16	; 0x03
     478:	1c 83       	std	Y+4, r17	; 0x04
     47a:	2d 83       	std	Y+5, r18	; 0x05
     47c:	3e 83       	std	Y+6, r19	; 0x06
     47e:	4f 83       	std	Y+7, r20	; 0x07
     480:	58 87       	std	Y+8, r21	; 0x08
     482:	69 87       	std	Y+9, r22	; 0x09
     484:	7a 87       	std	Y+10, r23	; 0x0a
     486:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     488:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     48a:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     48c:	30 e0       	ldi	r19, 0x00	; 0
     48e:	a8 ec       	ldi	r26, 0xC8	; 200
     490:	b0 e0       	ldi	r27, 0x00	; 0
     492:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <__umulhisi3>
     496:	81 2c       	mov	r8, r1
     498:	91 2c       	mov	r9, r1
     49a:	54 01       	movw	r10, r8
     49c:	8a 94       	dec	r8
     49e:	a5 01       	movw	r20, r10
     4a0:	94 01       	movw	r18, r8
     4a2:	0e 94 af 0b 	call	0x175e	; 0x175e <__divmodsi4>
     4a6:	da 01       	movw	r26, r20
     4a8:	c9 01       	movw	r24, r18
     4aa:	84 56       	subi	r24, 0x64	; 100
     4ac:	91 09       	sbc	r25, r1
     4ae:	a1 09       	sbc	r26, r1
     4b0:	b1 09       	sbc	r27, r1
     4b2:	0d e6       	ldi	r16, 0x6D	; 109
     4b4:	12 e0       	ldi	r17, 0x02	; 2
     4b6:	f8 01       	movw	r30, r16
     4b8:	80 83       	st	Z, r24
     4ba:	91 83       	std	Z+1, r25	; 0x01
     4bc:	a2 83       	std	Z+2, r26	; 0x02
     4be:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     4c0:	2f 2d       	mov	r18, r15
     4c2:	30 e0       	ldi	r19, 0x00	; 0
     4c4:	a8 ec       	ldi	r26, 0xC8	; 200
     4c6:	b0 e0       	ldi	r27, 0x00	; 0
     4c8:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <__umulhisi3>
     4cc:	a5 01       	movw	r20, r10
     4ce:	94 01       	movw	r18, r8
     4d0:	0e 94 af 0b 	call	0x175e	; 0x175e <__divmodsi4>
     4d4:	da 01       	movw	r26, r20
     4d6:	c9 01       	movw	r24, r18
     4d8:	84 56       	subi	r24, 0x64	; 100
     4da:	91 09       	sbc	r25, r1
     4dc:	a1 09       	sbc	r26, r1
     4de:	b1 09       	sbc	r27, r1
     4e0:	f8 01       	movw	r30, r16
     4e2:	84 83       	std	Z+4, r24	; 0x04
     4e4:	95 83       	std	Z+5, r25	; 0x05
     4e6:	a6 83       	std	Z+6, r26	; 0x06
     4e8:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     4ea:	8b 81       	ldd	r24, Y+3	; 0x03
     4ec:	e5 e6       	ldi	r30, 0x65	; 101
     4ee:	f2 e0       	ldi	r31, 0x02	; 2
     4f0:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     4f2:	9c 81       	ldd	r25, Y+4	; 0x04
     4f4:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     4f6:	81 11       	cpse	r24, r1
     4f8:	02 c0       	rjmp	.+4      	; 0x4fe <CAN_readPosition+0xb0>
		shooting = 0;
     4fa:	10 92 6c 02 	sts	0x026C, r1	; 0x80026c <shooting>
	}

	joystick_pos.x_pos = mess.data[4];
     4fe:	8d 81       	ldd	r24, Y+5	; 0x05
     500:	0d e5       	ldi	r16, 0x5D	; 93
     502:	12 e0       	ldi	r17, 0x02	; 2
     504:	f8 01       	movw	r30, r16
     506:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     508:	8e 81       	ldd	r24, Y+6	; 0x06
     50a:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     50c:	60 81       	ld	r22, Z
     50e:	f1 80       	ldd	r15, Z+1	; 0x01
     510:	06 2e       	mov	r0, r22
     512:	00 0c       	add	r0, r0
     514:	77 0b       	sbc	r23, r23
     516:	88 0b       	sbc	r24, r24
     518:	99 0b       	sbc	r25, r25
     51a:	c8 d7       	rcall	.+3984   	; 0x14ac <__floatsisf>
     51c:	4b 01       	movw	r8, r22
     51e:	5c 01       	movw	r10, r24
     520:	6f 2d       	mov	r22, r15
     522:	ff 0c       	add	r15, r15
     524:	77 0b       	sbc	r23, r23
     526:	88 0b       	sbc	r24, r24
     528:	99 0b       	sbc	r25, r25
     52a:	c0 d7       	rcall	.+3968   	; 0x14ac <__floatsisf>
     52c:	a5 01       	movw	r20, r10
     52e:	94 01       	movw	r18, r8
     530:	cb d6       	rcall	.+3478   	; 0x12c8 <atan2>
     532:	20 e0       	ldi	r18, 0x00	; 0
     534:	30 e0       	ldi	r19, 0x00	; 0
     536:	44 eb       	ldi	r20, 0xB4	; 180
     538:	53 e4       	ldi	r21, 0x43	; 67
     53a:	0e 94 36 0b 	call	0x166c	; 0x166c <__mulsf3>
     53e:	20 e0       	ldi	r18, 0x00	; 0
     540:	30 e0       	ldi	r19, 0x00	; 0
     542:	40 e0       	ldi	r20, 0x00	; 0
     544:	5f e3       	ldi	r21, 0x3F	; 63
     546:	0e 94 36 0b 	call	0x166c	; 0x166c <__mulsf3>
     54a:	23 ec       	ldi	r18, 0xC3	; 195
     54c:	35 ef       	ldi	r19, 0xF5	; 245
     54e:	48 e4       	ldi	r20, 0x48	; 72
     550:	50 e4       	ldi	r21, 0x40	; 64
     552:	11 d7       	rcall	.+3618   	; 0x1376 <__divsf3>
     554:	78 d7       	rcall	.+3824   	; 0x1446 <__fixsfsi>
     556:	f8 01       	movw	r30, r16
     558:	73 83       	std	Z+3, r23	; 0x03
     55a:	62 83       	std	Z+2, r22	; 0x02
     55c:	2b 96       	adiw	r28, 0x0b	; 11
     55e:	0f b6       	in	r0, 0x3f	; 63
     560:	f8 94       	cli
     562:	de bf       	out	0x3e, r29	; 62
     564:	0f be       	out	0x3f, r0	; 63
     566:	cd bf       	out	0x3d, r28	; 61
     568:	df 91       	pop	r29
     56a:	cf 91       	pop	r28
     56c:	1f 91       	pop	r17
     56e:	0f 91       	pop	r16
     570:	ff 90       	pop	r15
     572:	ef 90       	pop	r14
     574:	bf 90       	pop	r11
     576:	af 90       	pop	r10
     578:	9f 90       	pop	r9
     57a:	8f 90       	pop	r8
     57c:	08 95       	ret

0000057e <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     57e:	ef 92       	push	r14
     580:	ff 92       	push	r15
     582:	0f 93       	push	r16
     584:	1f 93       	push	r17
     586:	cf 93       	push	r28
     588:	df 93       	push	r29
     58a:	cd b7       	in	r28, 0x3d	; 61
     58c:	de b7       	in	r29, 0x3e	; 62
     58e:	2b 97       	sbiw	r28, 0x0b	; 11
     590:	0f b6       	in	r0, 0x3f	; 63
     592:	f8 94       	cli
     594:	de bf       	out	0x3e, r29	; 62
     596:	0f be       	out	0x3f, r0	; 63
     598:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     59a:	82 e6       	ldi	r24, 0x62	; 98
     59c:	54 d0       	rcall	.+168    	; 0x646 <CAN_controller_read>
     59e:	18 2f       	mov	r17, r24
     5a0:	81 e6       	ldi	r24, 0x61	; 97
     5a2:	51 d0       	rcall	.+162    	; 0x646 <CAN_controller_read>
     5a4:	12 95       	swap	r17
     5a6:	16 95       	lsr	r17
     5a8:	17 70       	andi	r17, 0x07	; 7
     5aa:	28 e0       	ldi	r18, 0x08	; 8
     5ac:	82 9f       	mul	r24, r18
     5ae:	c0 01       	movw	r24, r0
     5b0:	11 24       	eor	r1, r1
     5b2:	81 0f       	add	r24, r17
     5b4:	91 1d       	adc	r25, r1
     5b6:	9a 87       	std	Y+10, r25	; 0x0a
     5b8:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     5ba:	85 e6       	ldi	r24, 0x65	; 101
     5bc:	44 d0       	rcall	.+136    	; 0x646 <CAN_controller_read>
     5be:	8f 70       	andi	r24, 0x0F	; 15
     5c0:	8b 87       	std	Y+11, r24	; 0x0b
     5c2:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     5c4:	88 23       	and	r24, r24
     5c6:	89 f0       	breq	.+34     	; 0x5ea <CAN_receiveMessage+0x6c>
     5c8:	10 e0       	ldi	r17, 0x00	; 0
     5ca:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     5cc:	f1 2c       	mov	r15, r1
     5ce:	86 e6       	ldi	r24, 0x66	; 102
     5d0:	81 0f       	add	r24, r17
     5d2:	39 d0       	rcall	.+114    	; 0x646 <CAN_controller_read>
     5d4:	e1 e0       	ldi	r30, 0x01	; 1
     5d6:	f0 e0       	ldi	r31, 0x00	; 0
     5d8:	ec 0f       	add	r30, r28
     5da:	fd 1f       	adc	r31, r29
     5dc:	ee 0d       	add	r30, r14
     5de:	ff 1d       	adc	r31, r15
     5e0:	80 83       	st	Z, r24
     5e2:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     5e4:	8b 85       	ldd	r24, Y+11	; 0x0b
     5e6:	81 13       	cpse	r24, r17
     5e8:	f0 cf       	rjmp	.-32     	; 0x5ca <CAN_receiveMessage+0x4c>
     5ea:	89 85       	ldd	r24, Y+9	; 0x09
				
	}
	

	
	switch(received_message.ID) {
     5ec:	9a 85       	ldd	r25, Y+10	; 0x0a
     5ee:	82 30       	cpi	r24, 0x02	; 2
     5f0:	91 05       	cpc	r25, r1
     5f2:	b9 f0       	breq	.+46     	; 0x622 <CAN_receiveMessage+0xa4>
     5f4:	18 f4       	brcc	.+6      	; 0x5fc <CAN_receiveMessage+0x7e>
     5f6:	01 97       	sbiw	r24, 0x01	; 1
     5f8:	39 f0       	breq	.+14     	; 0x608 <CAN_receiveMessage+0x8a>
     5fa:	18 c0       	rjmp	.+48     	; 0x62c <CAN_receiveMessage+0xae>
     5fc:	83 30       	cpi	r24, 0x03	; 3
     5fe:	91 05       	cpc	r25, r1
     600:	91 f0       	breq	.+36     	; 0x626 <CAN_receiveMessage+0xa8>
     602:	40 97       	sbiw	r24, 0x10	; 16
     604:	91 f0       	breq	.+36     	; 0x62a <CAN_receiveMessage+0xac>
     606:	12 c0       	rjmp	.+36     	; 0x62c <CAN_receiveMessage+0xae>
     608:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			CAN_readPosition(received_message);
     60a:	fa 80       	ldd	r15, Y+2	; 0x02
     60c:	0b 81       	ldd	r16, Y+3	; 0x03
     60e:	1c 81       	ldd	r17, Y+4	; 0x04
     610:	2d 81       	ldd	r18, Y+5	; 0x05
     612:	3e 81       	ldd	r19, Y+6	; 0x06
     614:	4f 81       	ldd	r20, Y+7	; 0x07
     616:	58 85       	ldd	r21, Y+8	; 0x08
     618:	69 85       	ldd	r22, Y+9	; 0x09
     61a:	7a 85       	ldd	r23, Y+10	; 0x0a
     61c:	8b 85       	ldd	r24, Y+11	; 0x0b
     61e:	17 df       	rcall	.-466    	; 0x44e <CAN_readPosition>
			break;
		case 2:
			game_init();
     620:	05 c0       	rjmp	.+10     	; 0x62c <CAN_receiveMessage+0xae>
     622:	9a d1       	rcall	.+820    	; 0x958 <game_init>
			break;
     624:	03 c0       	rjmp	.+6      	; 0x62c <CAN_receiveMessage+0xae>
		case 3:
			game_stop();
     626:	22 d2       	rcall	.+1092   	; 0xa6c <game_stop>
     628:	01 c0       	rjmp	.+2      	; 0x62c <CAN_receiveMessage+0xae>
			break;
     62a:	8e d4       	rcall	.+2332   	; 0xf48 <setupInit>
		case 0x10:
			setupInit();
     62c:	2b 96       	adiw	r28, 0x0b	; 11
     62e:	0f b6       	in	r0, 0x3f	; 63
	}
	
	
	
	
}
     630:	f8 94       	cli
     632:	de bf       	out	0x3e, r29	; 62
     634:	0f be       	out	0x3f, r0	; 63
     636:	cd bf       	out	0x3d, r28	; 61
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	0f 91       	pop	r16
     640:	ff 90       	pop	r15
     642:	ef 90       	pop	r14
     644:	08 95       	ret

00000646 <CAN_controller_read>:
#include "CAN_controller.h"
#include "SPI.h"

#define I 7

uint8_t CAN_controller_read(uint8_t addr) {
     646:	cf 93       	push	r28
     648:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0); 
     64a:	60 e0       	ldi	r22, 0x00	; 0
     64c:	87 e0       	ldi	r24, 0x07	; 7
     64e:	bf d4       	rcall	.+2430   	; 0xfce <SPI_setChipSelect>
	SPI_masterWrite(MCP_READ);
     650:	83 e0       	ldi	r24, 0x03	; 3
     652:	b2 d4       	rcall	.+2404   	; 0xfb8 <SPI_masterWrite>
	SPI_masterWrite(addr);
     654:	8c 2f       	mov	r24, r28
     656:	b0 d4       	rcall	.+2400   	; 0xfb8 <SPI_masterWrite>
	uint8_t data = SPI_masterRead();
     658:	b4 d4       	rcall	.+2408   	; 0xfc2 <SPI_masterRead>
     65a:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 1);
     65c:	61 e0       	ldi	r22, 0x01	; 1
     65e:	87 e0       	ldi	r24, 0x07	; 7
     660:	b6 d4       	rcall	.+2412   	; 0xfce <SPI_setChipSelect>
     662:	8c 2f       	mov	r24, r28
	
	return data;
}
     664:	cf 91       	pop	r28
     666:	08 95       	ret

00000668 <CAN_controller_write>:
     668:	cf 93       	push	r28

void CAN_controller_write(uint8_t addr, uint8_t data) {
     66a:	df 93       	push	r29
     66c:	d8 2f       	mov	r29, r24
     66e:	c6 2f       	mov	r28, r22
	SPI_setChipSelect(PB7, 0);
     670:	60 e0       	ldi	r22, 0x00	; 0
     672:	87 e0       	ldi	r24, 0x07	; 7
     674:	ac d4       	rcall	.+2392   	; 0xfce <SPI_setChipSelect>
	
	SPI_masterWrite(MCP_WRITE);
     676:	82 e0       	ldi	r24, 0x02	; 2
     678:	9f d4       	rcall	.+2366   	; 0xfb8 <SPI_masterWrite>
	SPI_masterWrite(addr);
     67a:	8d 2f       	mov	r24, r29
     67c:	9d d4       	rcall	.+2362   	; 0xfb8 <SPI_masterWrite>
	SPI_masterWrite(data);
     67e:	8c 2f       	mov	r24, r28
     680:	9b d4       	rcall	.+2358   	; 0xfb8 <SPI_masterWrite>
	
	SPI_setChipSelect(PB7, 1); 
     682:	61 e0       	ldi	r22, 0x01	; 1
     684:	87 e0       	ldi	r24, 0x07	; 7
     686:	a3 d4       	rcall	.+2374   	; 0xfce <SPI_setChipSelect>
     688:	df 91       	pop	r29
	
}
     68a:	cf 91       	pop	r28
     68c:	08 95       	ret

0000068e <CAN_controller_bitModify>:
     68e:	1f 93       	push	r17
void CAN_controller_bitModify(uint8_t mask, uint8_t addr, uint8_t data) {
     690:	cf 93       	push	r28
     692:	df 93       	push	r29
     694:	d8 2f       	mov	r29, r24
     696:	16 2f       	mov	r17, r22
     698:	c4 2f       	mov	r28, r20
		SPI_setChipSelect(PB7, 0);
     69a:	60 e0       	ldi	r22, 0x00	; 0
     69c:	87 e0       	ldi	r24, 0x07	; 7
     69e:	97 d4       	rcall	.+2350   	; 0xfce <SPI_setChipSelect>
		SPI_masterWrite(MCP_BITMOD);
     6a0:	85 e0       	ldi	r24, 0x05	; 5
     6a2:	8a d4       	rcall	.+2324   	; 0xfb8 <SPI_masterWrite>
		SPI_masterWrite(addr);
     6a4:	81 2f       	mov	r24, r17
     6a6:	88 d4       	rcall	.+2320   	; 0xfb8 <SPI_masterWrite>
		SPI_masterWrite(mask);
     6a8:	8d 2f       	mov	r24, r29
     6aa:	86 d4       	rcall	.+2316   	; 0xfb8 <SPI_masterWrite>
		SPI_masterWrite(data);
     6ac:	8c 2f       	mov	r24, r28
     6ae:	84 d4       	rcall	.+2312   	; 0xfb8 <SPI_masterWrite>
		
		SPI_setChipSelect(PB7, 1);
     6b0:	61 e0       	ldi	r22, 0x01	; 1
     6b2:	87 e0       	ldi	r24, 0x07	; 7
     6b4:	8c d4       	rcall	.+2328   	; 0xfce <SPI_setChipSelect>
     6b6:	df 91       	pop	r29

}
     6b8:	cf 91       	pop	r28
     6ba:	1f 91       	pop	r17
     6bc:	08 95       	ret

000006be <CAN_controller_reset>:
     6be:	60 e0       	ldi	r22, 0x00	; 0
void CAN_controller_reset() {
	SPI_setChipSelect(PB7, 0);
     6c0:	87 e0       	ldi	r24, 0x07	; 7
     6c2:	85 d4       	rcall	.+2314   	; 0xfce <SPI_setChipSelect>
	//printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
     6c4:	80 ec       	ldi	r24, 0xC0	; 192
     6c6:	78 d4       	rcall	.+2288   	; 0xfb8 <SPI_masterWrite>
	SPI_setChipSelect(PB7, 1);
     6c8:	61 e0       	ldi	r22, 0x01	; 1
     6ca:	87 e0       	ldi	r24, 0x07	; 7
     6cc:	80 c4       	rjmp	.+2304   	; 0xfce <SPI_setChipSelect>
     6ce:	08 95       	ret

000006d0 <CAN_controller_RTS>:
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
//	printf("Data: %i\n\r", status);
}

void CAN_controller_RTS(uint8_t buffer) {
     6d0:	cf 93       	push	r28
     6d2:	c8 2f       	mov	r28, r24
	SPI_setChipSelect(PB7, 0);
     6d4:	60 e0       	ldi	r22, 0x00	; 0
     6d6:	87 e0       	ldi	r24, 0x07	; 7
     6d8:	7a d4       	rcall	.+2292   	; 0xfce <SPI_setChipSelect>
	switch (buffer) {
     6da:	c1 30       	cpi	r28, 0x01	; 1
     6dc:	39 f0       	breq	.+14     	; 0x6ec <CAN_controller_RTS+0x1c>
     6de:	18 f0       	brcs	.+6      	; 0x6e6 <CAN_controller_RTS+0x16>
     6e0:	c2 30       	cpi	r28, 0x02	; 2
     6e2:	39 f0       	breq	.+14     	; 0x6f2 <CAN_controller_RTS+0x22>
     6e4:	08 c0       	rjmp	.+16     	; 0x6f6 <CAN_controller_RTS+0x26>
		case 0:
			SPI_masterWrite(MCP_RTS_TX0);
     6e6:	81 e8       	ldi	r24, 0x81	; 129
     6e8:	67 d4       	rcall	.+2254   	; 0xfb8 <SPI_masterWrite>
			break;
		case 1:
			SPI_masterWrite(MCP_RTS_TX1);
     6ea:	05 c0       	rjmp	.+10     	; 0x6f6 <CAN_controller_RTS+0x26>
     6ec:	82 e8       	ldi	r24, 0x82	; 130
			break;
     6ee:	64 d4       	rcall	.+2248   	; 0xfb8 <SPI_masterWrite>
		case 2:
			SPI_masterWrite(MCP_RTS_TX2);
     6f0:	02 c0       	rjmp	.+4      	; 0x6f6 <CAN_controller_RTS+0x26>
     6f2:	84 e8       	ldi	r24, 0x84	; 132
			break;
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
     6f4:	61 d4       	rcall	.+2242   	; 0xfb8 <SPI_masterWrite>
     6f6:	61 e0       	ldi	r22, 0x01	; 1
     6f8:	87 e0       	ldi	r24, 0x07	; 7
     6fa:	69 d4       	rcall	.+2258   	; 0xfce <SPI_setChipSelect>
}
     6fc:	cf 91       	pop	r28
     6fe:	08 95       	ret

00000700 <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     700:	cf 93       	push	r28
     702:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     704:	dc df       	rcall	.-72     	; 0x6be <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     706:	8e e0       	ldi	r24, 0x0E	; 14
     708:	9e df       	rcall	.-196    	; 0x646 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
	
	if (mode_bits != MODE_CONFIG) {
     70a:	80 7e       	andi	r24, 0xE0	; 224
     70c:	80 38       	cpi	r24, 0x80	; 128
     70e:	c1 f4       	brne	.+48     	; 0x740 <CAN_controller_setMode+0x40>
		return;
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     710:	4c 2f       	mov	r20, r28
     712:	4c 60       	ori	r20, 0x0C	; 12
     714:	6f e0       	ldi	r22, 0x0F	; 15
     716:	8e ee       	ldi	r24, 0xEE	; 238
     718:	ba df       	rcall	.-140    	; 0x68e <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     71a:	41 e0       	ldi	r20, 0x01	; 1
     71c:	6b e2       	ldi	r22, 0x2B	; 43
     71e:	8f ef       	ldi	r24, 0xFF	; 255
     720:	b6 df       	rcall	.-148    	; 0x68e <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     722:	40 e6       	ldi	r20, 0x60	; 96
     724:	60 e6       	ldi	r22, 0x60	; 96
     726:	80 e6       	ldi	r24, 0x60	; 96
     728:	b2 df       	rcall	.-156    	; 0x68e <CAN_controller_bitModify>
     72a:	2f ef       	ldi	r18, 0xFF	; 255
     72c:	83 ec       	ldi	r24, 0xC3	; 195
     72e:	99 e0       	ldi	r25, 0x09	; 9
     730:	21 50       	subi	r18, 0x01	; 1
     732:	80 40       	sbci	r24, 0x00	; 0
     734:	90 40       	sbci	r25, 0x00	; 0
     736:	e1 f7       	brne	.-8      	; 0x730 <CAN_controller_setMode+0x30>
     738:	00 c0       	rjmp	.+0      	; 0x73a <CAN_controller_setMode+0x3a>
     73a:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     73c:	8e e0       	ldi	r24, 0x0E	; 14
     73e:	83 df       	rcall	.-250    	; 0x646 <CAN_controller_read>
     740:	cf 91       	pop	r28
	if (mode_bits != mode) {
		//printf("Not in correct mode: Mode: %i\n\r", mode_bits);

	}
	//printf("Mode set: %i\n\r", status & MODE_MASK);
}
     742:	08 95       	ret

00000744 <CAN_controller_init>:
     744:	30 d4       	rcall	.+2144   	; 0xfa6 <SPI_masterInit>
void CAN_controller_init() {
	//printf("Can controller init \n\r");
	SPI_masterInit();
	//printf("SPI master init done \n\r");

	CAN_controller_setMode(MODE_NORMAL);
     746:	80 e0       	ldi	r24, 0x00	; 0
     748:	db df       	rcall	.-74     	; 0x700 <CAN_controller_setMode>
//	printf("Modes set \n\r");

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     74a:	ec 9a       	sbi	0x1d, 4	; 29
	EICRB |= 1 << ISC41; //Turn on falling edge
     74c:	ea e6       	ldi	r30, 0x6A	; 106
     74e:	f0 e0       	ldi	r31, 0x00	; 0
     750:	80 81       	ld	r24, Z
     752:	82 60       	ori	r24, 0x02	; 2
     754:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40); //....
     756:	80 81       	ld	r24, Z
     758:	8e 7f       	andi	r24, 0xFE	; 254
     75a:	80 83       	st	Z, r24

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     75c:	8d b1       	in	r24, 0x0d	; 13
     75e:	80 71       	andi	r24, 0x10	; 16
     760:	8d b9       	out	0x0d, r24	; 13
     762:	2f ef       	ldi	r18, 0xFF	; 255
     764:	83 ec       	ldi	r24, 0xC3	; 195
     766:	99 e0       	ldi	r25, 0x09	; 9
     768:	21 50       	subi	r18, 0x01	; 1
     76a:	80 40       	sbci	r24, 0x00	; 0
     76c:	90 40       	sbci	r25, 0x00	; 0
     76e:	e1 f7       	brne	.-8      	; 0x768 <CAN_controller_init+0x24>
     770:	00 c0       	rjmp	.+0      	; 0x772 <CAN_controller_init+0x2e>
	
	_delay_ms(200);
//	printf("after write to canctrl\n\r");
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     772:	00 00       	nop
     774:	8e e0       	ldi	r24, 0x0E	; 14
     776:	67 cf       	rjmp	.-306    	; 0x646 <CAN_controller_read>
     778:	08 95       	ret

0000077a <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     77a:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     77c:	aa e7       	ldi	r26, 0x7A	; 122
     77e:	b0 e0       	ldi	r27, 0x00	; 0
     780:	8c 91       	ld	r24, X
     782:	87 60       	ori	r24, 0x07	; 7
     784:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     786:	ec e7       	ldi	r30, 0x7C	; 124
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	8f 7d       	andi	r24, 0xDF	; 223
     78e:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     790:	80 81       	ld	r24, Z
     792:	8f 77       	andi	r24, 0x7F	; 127
     794:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     796:	80 81       	ld	r24, Z
     798:	80 64       	ori	r24, 0x40	; 64
     79a:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     79c:	8c 91       	ld	r24, X
     79e:	80 68       	ori	r24, 0x80	; 128
     7a0:	8c 93       	st	X, r24
		
		
	adc_0 = -1;
     7a2:	8f ef       	ldi	r24, 0xFF	; 255
     7a4:	9f ef       	ldi	r25, 0xFF	; 255
     7a6:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <adc_0+0x1>
     7aa:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <adc_0>
     7ae:	08 95       	ret

000007b0 <ADC_read>:

uint16_t ADC_read() {
	//printf("adc read\n\r");

	//Select channel 0 (ADC0)
	ADMUX &= ~(1 << MUX4 | 1 << MUX3 | 1 << MUX2 | 1 << MUX1 | 1 << MUX0 );
     7b0:	ec e7       	ldi	r30, 0x7C	; 124
     7b2:	f0 e0       	ldi	r31, 0x00	; 0
     7b4:	80 81       	ld	r24, Z
     7b6:	80 7e       	andi	r24, 0xE0	; 224
     7b8:	80 83       	st	Z, r24
	ADCSRB &= ~(1 << MUX5);
     7ba:	eb e7       	ldi	r30, 0x7B	; 123
     7bc:	f0 e0       	ldi	r31, 0x00	; 0
     7be:	80 81       	ld	r24, Z
     7c0:	87 7f       	andi	r24, 0xF7	; 247
     7c2:	80 83       	st	Z, r24
	//Start conversion, set ADSC to 1 (Use single conversion).
	ADCSRA |= (1 << ADSC);
     7c4:	ea e7       	ldi	r30, 0x7A	; 122
     7c6:	f0 e0       	ldi	r31, 0x00	; 0
     7c8:	80 81       	ld	r24, Z
     7ca:	80 64       	ori	r24, 0x40	; 64
     7cc:	80 83       	st	Z, r24
	//Wait until conversion complete :
	//While ADIF is not high, wait
	while (!(ADCSRA & (1<<ADIF))){
     7ce:	80 81       	ld	r24, Z
     7d0:	84 ff       	sbrs	r24, 4
     7d2:	fd cf       	rjmp	.-6      	; 0x7ce <ADC_read+0x1e>
		//printf("in while loop\n");
	}
	//result present in ADCH and ADCL
	//Read adcl first, then ADCH
	uint8_t low = ADCL;
     7d4:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7c0078>
	uint8_t high = ADCH;
     7d8:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
	
	uint16_t adcValue = low + (high << 8);
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	98 2f       	mov	r25, r24
     7e0:	88 27       	eor	r24, r24
     7e2:	82 0f       	add	r24, r18
     7e4:	91 1d       	adc	r25, r1
	adc_0 = adcValue;
     7e6:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <adc_0+0x1>
     7ea:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <adc_0>
	return adcValue;/// adcValue;
	//adc = v-in*1024/v-ref
     7ee:	08 95       	ret

000007f0 <encoder_init>:
#include <stdio.h>
#define F_CPU 16000000
#include <util/delay.h>
#include <avr/io.h>
void encoder_init() {
	DDRH |= (1 <<PH5);
     7f0:	e1 e0       	ldi	r30, 0x01	; 1
     7f2:	f1 e0       	ldi	r31, 0x01	; 1
     7f4:	80 81       	ld	r24, Z
     7f6:	80 62       	ori	r24, 0x20	; 32
     7f8:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     7fa:	80 81       	ld	r24, Z
     7fc:	88 60       	ori	r24, 0x08	; 8
     7fe:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     800:	80 81       	ld	r24, Z
     802:	80 64       	ori	r24, 0x40	; 64
     804:	80 83       	st	Z, r24
   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     806:	e2 e0       	ldi	r30, 0x02	; 2
     808:	f1 e0       	ldi	r31, 0x01	; 1
     80a:	80 81       	ld	r24, Z
     80c:	8f 7d       	andi	r24, 0xDF	; 223
     80e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     810:	8a e6       	ldi	r24, 0x6A	; 106
     812:	8a 95       	dec	r24
     814:	f1 f7       	brne	.-4      	; 0x812 <encoder_init+0x22>
     816:	00 c0       	rjmp	.+0      	; 0x818 <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     818:	80 81       	ld	r24, Z
     81a:	80 64       	ori	r24, 0x40	; 64
     81c:	80 83       	st	Z, r24
     81e:	8a e6       	ldi	r24, 0x6A	; 106
     820:	8a 95       	dec	r24
     822:	f1 f7       	brne	.-4      	; 0x820 <encoder_init+0x30>
     824:	00 c0       	rjmp	.+0      	; 0x826 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     826:	80 81       	ld	r24, Z
     828:	8f 7b       	andi	r24, 0xBF	; 191
     82a:	80 83       	st	Z, r24
     82c:	8a e6       	ldi	r24, 0x6A	; 106
     82e:	8a 95       	dec	r24
     830:	f1 f7       	brne	.-4      	; 0x82e <encoder_init+0x3e>
     832:	00 c0       	rjmp	.+0      	; 0x834 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     834:	80 81       	ld	r24, Z
     836:	80 64       	ori	r24, 0x40	; 64
     838:	80 83       	st	Z, r24
     83a:	8a e6       	ldi	r24, 0x6A	; 106
     83c:	8a 95       	dec	r24
     83e:	f1 f7       	brne	.-4      	; 0x83c <encoder_init+0x4c>
     840:	00 c0       	rjmp	.+0      	; 0x842 <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     842:	80 81       	ld	r24, Z
     844:	80 62       	ori	r24, 0x20	; 32
     846:	80 83       	st	Z, r24
	encoder_maxValue = -15000;
     848:	88 e6       	ldi	r24, 0x68	; 104
     84a:	95 ec       	ldi	r25, 0xC5	; 197
     84c:	90 93 68 02 	sts	0x0268, r25	; 0x800268 <encoder_maxValue+0x1>
     850:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <encoder_maxValue>
     854:	08 95       	ret

00000856 <encoder_convertValues>:

}
void encoder_convertValues() {
     856:	cf 92       	push	r12
     858:	df 92       	push	r13
     85a:	ef 92       	push	r14
     85c:	ff 92       	push	r15
     85e:	cf 93       	push	r28
     860:	df 93       	push	r29
	float a = (100.0-(-100.0))/encoder_maxValue;
     862:	60 91 67 02 	lds	r22, 0x0267	; 0x800267 <encoder_maxValue>
     866:	70 91 68 02 	lds	r23, 0x0268	; 0x800268 <encoder_maxValue+0x1>
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     86a:	c0 91 5b 02 	lds	r28, 0x025B	; 0x80025b <encoder_value>
     86e:	d0 91 5c 02 	lds	r29, 0x025C	; 0x80025c <encoder_value+0x1>
     872:	07 2e       	mov	r0, r23
     874:	00 0c       	add	r0, r0
     876:	88 0b       	sbc	r24, r24
     878:	99 0b       	sbc	r25, r25
     87a:	18 d6       	rcall	.+3120   	; 0x14ac <__floatsisf>
     87c:	9b 01       	movw	r18, r22
     87e:	ac 01       	movw	r20, r24
     880:	60 e0       	ldi	r22, 0x00	; 0
     882:	70 e0       	ldi	r23, 0x00	; 0
     884:	88 e4       	ldi	r24, 0x48	; 72
     886:	93 e4       	ldi	r25, 0x43	; 67
     888:	76 d5       	rcall	.+2796   	; 0x1376 <__divsf3>
     88a:	6b 01       	movw	r12, r22
     88c:	7c 01       	movw	r14, r24
     88e:	be 01       	movw	r22, r28
     890:	dd 0f       	add	r29, r29
     892:	88 0b       	sbc	r24, r24
     894:	99 0b       	sbc	r25, r25
     896:	0a d6       	rcall	.+3092   	; 0x14ac <__floatsisf>
     898:	9b 01       	movw	r18, r22
     89a:	ac 01       	movw	r20, r24
     89c:	c7 01       	movw	r24, r14
     89e:	b6 01       	movw	r22, r12
     8a0:	e5 d6       	rcall	.+3530   	; 0x166c <__mulsf3>
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	48 ec       	ldi	r20, 0xC8	; 200
     8a8:	52 e4       	ldi	r21, 0x42	; 66
     8aa:	9a d4       	rcall	.+2356   	; 0x11e0 <__subsf3>
     8ac:	cc d5       	rcall	.+2968   	; 0x1446 <__fixsfsi>
     8ae:	70 93 64 02 	sts	0x0264, r23	; 0x800264 <converted_encoderValue+0x1>
     8b2:	60 93 63 02 	sts	0x0263, r22	; 0x800263 <converted_encoderValue>
	//printf("Converted encoder_values: %d\n\r", converted_encoderValue);
}
     8b6:	df 91       	pop	r29
     8b8:	cf 91       	pop	r28
     8ba:	ff 90       	pop	r15
     8bc:	ef 90       	pop	r14
     8be:	df 90       	pop	r13
     8c0:	cf 90       	pop	r12
     8c2:	08 95       	ret

000008c4 <encoder_readValues>:
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     8c4:	e2 e0       	ldi	r30, 0x02	; 2
     8c6:	f1 e0       	ldi	r31, 0x01	; 1
     8c8:	80 81       	ld	r24, Z
     8ca:	8f 7d       	andi	r24, 0xDF	; 223
     8cc:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     8ce:	80 81       	ld	r24, Z
     8d0:	87 7f       	andi	r24, 0xF7	; 247
     8d2:	80 83       	st	Z, r24
     8d4:	8a e6       	ldi	r24, 0x6A	; 106
     8d6:	8a 95       	dec	r24
     8d8:	f1 f7       	brne	.-4      	; 0x8d6 <encoder_readValues+0x12>
     8da:	00 c0       	rjmp	.+0      	; 0x8dc <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !
	uint8_t high_val = PINK & 0xff;
     8dc:	a6 e0       	ldi	r26, 0x06	; 6
     8de:	b1 e0       	ldi	r27, 0x01	; 1
     8e0:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     8e2:	90 81       	ld	r25, Z
     8e4:	98 60       	ori	r25, 0x08	; 8
     8e6:	90 83       	st	Z, r25
     8e8:	9a e6       	ldi	r25, 0x6A	; 106
     8ea:	9a 95       	dec	r25
     8ec:	f1 f7       	brne	.-4      	; 0x8ea <encoder_readValues+0x26>
     8ee:	00 c0       	rjmp	.+0      	; 0x8f0 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !
	uint8_t low_val =  PINK & 0xff;
     8f0:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     8f2:	90 81       	ld	r25, Z
     8f4:	90 62       	ori	r25, 0x20	; 32
     8f6:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     8f8:	90 e0       	ldi	r25, 0x00	; 0
     8fa:	98 2f       	mov	r25, r24
     8fc:	88 27       	eor	r24, r24
     8fe:	82 0f       	add	r24, r18
     900:	91 1d       	adc	r25, r1
	
	//convert from two-complement
	if (rec_data >= 0) {
     902:	99 23       	and	r25, r25
     904:	2c f0       	brlt	.+10     	; 0x910 <encoder_readValues+0x4c>
		encoder_value = rec_data;
     906:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <encoder_value+0x1>
     90a:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <encoder_value>
     90e:	04 c0       	rjmp	.+8      	; 0x918 <encoder_readValues+0x54>
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     910:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <encoder_value+0x1>
     914:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <encoder_value>
	}
	if (encoder_value>0) {
     918:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     91c:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     920:	18 16       	cp	r1, r24
     922:	19 06       	cpc	r1, r25
     924:	bc f4       	brge	.+46     	; 0x954 <encoder_readValues+0x90>
		//Encoder_reset
		PORTH |= (1 << PH6);
     926:	e2 e0       	ldi	r30, 0x02	; 2
     928:	f1 e0       	ldi	r31, 0x01	; 1
     92a:	80 81       	ld	r24, Z
     92c:	80 64       	ori	r24, 0x40	; 64
     92e:	80 83       	st	Z, r24
     930:	8a e6       	ldi	r24, 0x6A	; 106
     932:	8a 95       	dec	r24
     934:	f1 f7       	brne	.-4      	; 0x932 <encoder_readValues+0x6e>
     936:	00 c0       	rjmp	.+0      	; 0x938 <encoder_readValues+0x74>
		_delay_us(20);

		PORTH &= ~(1 << PH6);
     938:	80 81       	ld	r24, Z
     93a:	8f 7b       	andi	r24, 0xBF	; 191
     93c:	80 83       	st	Z, r24
     93e:	9a e6       	ldi	r25, 0x6A	; 106
     940:	9a 95       	dec	r25
     942:	f1 f7       	brne	.-4      	; 0x940 <encoder_readValues+0x7c>
     944:	00 c0       	rjmp	.+0      	; 0x946 <encoder_readValues+0x82>
		_delay_us(20);

		PORTH |= (1 << PH6);
     946:	80 81       	ld	r24, Z
     948:	80 64       	ori	r24, 0x40	; 64
     94a:	80 83       	st	Z, r24
     94c:	8a e6       	ldi	r24, 0x6A	; 106
     94e:	8a 95       	dec	r24
     950:	f1 f7       	brne	.-4      	; 0x94e <encoder_readValues+0x8a>
     952:	00 c0       	rjmp	.+0      	; 0x954 <encoder_readValues+0x90>
		offset += encoder_value-encoder_maxValue;
		encoder_maxValue += offset;
	}
	*/
	
	encoder_convertValues();
     954:	80 cf       	rjmp	.-256    	; 0x856 <encoder_convertValues>
     956:	08 95       	ret

00000958 <game_init>:
#include "game.h"
#include "CAN.h"
#include "IR.h"
#include "solenoid.h"
#include "touchbutton.h"
void game_init() {
     958:	cf 93       	push	r28
     95a:	df 93       	push	r29
	//Reset play_time
	numOf5ms = 0;
     95c:	10 92 62 02 	sts	0x0262, r1	; 0x800262 <numOf5ms+0x1>
     960:	10 92 61 02 	sts	0x0261, r1	; 0x800261 <numOf5ms>
	gameActive = 1;
     964:	81 e0       	ldi	r24, 0x01	; 1
     966:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <gameActive>
	//goals = 0;
	//Initialize gameData
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     96a:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     96e:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     972:	c9 e6       	ldi	r28, 0x69	; 105
     974:	d2 e0       	ldi	r29, 0x02	; 2
     976:	07 2e       	mov	r0, r23
     978:	00 0c       	add	r0, r0
     97a:	88 0b       	sbc	r24, r24
     97c:	99 0b       	sbc	r25, r25
     97e:	96 d5       	rcall	.+2860   	; 0x14ac <__floatsisf>
     980:	2d ec       	ldi	r18, 0xCD	; 205
     982:	3c ec       	ldi	r19, 0xCC	; 204
     984:	4c e4       	ldi	r20, 0x4C	; 76
     986:	5d e3       	ldi	r21, 0x3D	; 61
     988:	71 d6       	rcall	.+3298   	; 0x166c <__mulsf3>
     98a:	62 d5       	rcall	.+2756   	; 0x1450 <__fixunssfsi>
     98c:	6a 83       	std	Y+2, r22	; 0x02
	gameData.score = INITSCORE;
     98e:	8a e0       	ldi	r24, 0x0A	; 10
     990:	88 83       	st	Y, r24
	gameData.timeLimit = TIMELIMIT;
     992:	83 e6       	ldi	r24, 0x63	; 99
     994:	89 83       	std	Y+1, r24	; 0x01
	
}
     996:	df 91       	pop	r29
     998:	cf 91       	pop	r28
     99a:	08 95       	ret

0000099c <game_sendGameData>:
void game_sendGameData() {
     99c:	cf 93       	push	r28
     99e:	df 93       	push	r29
     9a0:	cd b7       	in	r28, 0x3d	; 61
     9a2:	de b7       	in	r29, 0x3e	; 62
     9a4:	2b 97       	sbiw	r28, 0x0b	; 11
     9a6:	0f b6       	in	r0, 0x3f	; 63
     9a8:	f8 94       	cli
     9aa:	de bf       	out	0x3e, r29	; 62
     9ac:	0f be       	out	0x3f, r0	; 63
     9ae:	cd bf       	out	0x3d, r28	; 61
	CAN_message_t score;
	score.ID = 0x01;
     9b0:	81 e0       	ldi	r24, 0x01	; 1
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	9a 87       	std	Y+10, r25	; 0x0a
     9b6:	89 87       	std	Y+9, r24	; 0x09
	score.data_length = 2;
     9b8:	82 e0       	ldi	r24, 0x02	; 2
     9ba:	8b 87       	std	Y+11, r24	; 0x0b
	score.data[0] = gameData.score;
     9bc:	e9 e6       	ldi	r30, 0x69	; 105
     9be:	f2 e0       	ldi	r31, 0x02	; 2
     9c0:	80 81       	ld	r24, Z
     9c2:	89 83       	std	Y+1, r24	; 0x01
	score.data[1] = gameData.playtime;
     9c4:	82 81       	ldd	r24, Z+2	; 0x02
     9c6:	8a 83       	std	Y+2, r24	; 0x02
	CAN_transmit_message(&score);
     9c8:	ce 01       	movw	r24, r28
     9ca:	01 96       	adiw	r24, 0x01	; 1
     9cc:	8d dc       	rcall	.-1766   	; 0x2e8 <CAN_transmit_message>
}
     9ce:	2b 96       	adiw	r28, 0x0b	; 11
     9d0:	0f b6       	in	r0, 0x3f	; 63
     9d2:	f8 94       	cli
     9d4:	de bf       	out	0x3e, r29	; 62
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	cd bf       	out	0x3d, r28	; 61
     9da:	df 91       	pop	r29
     9dc:	cf 91       	pop	r28
     9de:	08 95       	ret

000009e0 <game_play>:

void game_play() {
     9e0:	cf 92       	push	r12
     9e2:	df 92       	push	r13
     9e4:	ef 92       	push	r14
     9e6:	ff 92       	push	r15
     9e8:	cf 93       	push	r28
     9ea:	df 93       	push	r29
	if (buttons.left_button && !(shooting)) {
     9ec:	80 91 65 02 	lds	r24, 0x0265	; 0x800265 <buttons>
     9f0:	88 23       	and	r24, r24
     9f2:	29 f0       	breq	.+10     	; 0x9fe <game_play+0x1e>
     9f4:	80 91 6c 02 	lds	r24, 0x026C	; 0x80026c <shooting>
     9f8:	81 11       	cpse	r24, r1
     9fa:	01 c0       	rjmp	.+2      	; 0x9fe <game_play+0x1e>
		solenoid_setPulse();
     9fc:	c5 d2       	rcall	.+1418   	; 0xf88 <solenoid_setPulse>
	}
	IR_detectGoal();
     9fe:	51 d0       	rcall	.+162    	; 0xaa2 <IR_detectGoal>
     a00:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
	gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a04:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     a08:	07 2e       	mov	r0, r23
     a0a:	00 0c       	add	r0, r0
     a0c:	88 0b       	sbc	r24, r24
     a0e:	99 0b       	sbc	r25, r25
     a10:	4d d5       	rcall	.+2714   	; 0x14ac <__floatsisf>
     a12:	2d ec       	ldi	r18, 0xCD	; 205
     a14:	3c ec       	ldi	r19, 0xCC	; 204
     a16:	4c e4       	ldi	r20, 0x4C	; 76
     a18:	5d e3       	ldi	r21, 0x3D	; 61
     a1a:	28 d6       	rcall	.+3152   	; 0x166c <__mulsf3>
     a1c:	19 d5       	rcall	.+2610   	; 0x1450 <__fixunssfsi>
     a1e:	60 93 6b 02 	sts	0x026B, r22	; 0x80026b <gameData+0x2>
     a22:	c0 91 61 02 	lds	r28, 0x0261	; 0x800261 <numOf5ms>
	float timeFloat = gameData.playtime;
	if (!(numOf5ms*TIMER3_SECONDS > timeFloat)) {
     a26:	d0 91 62 02 	lds	r29, 0x0262	; 0x800262 <numOf5ms+0x1>
     a2a:	70 e0       	ldi	r23, 0x00	; 0
     a2c:	80 e0       	ldi	r24, 0x00	; 0
     a2e:	90 e0       	ldi	r25, 0x00	; 0
     a30:	3b d5       	rcall	.+2678   	; 0x14a8 <__floatunsisf>
     a32:	6b 01       	movw	r12, r22
     a34:	7c 01       	movw	r14, r24
     a36:	be 01       	movw	r22, r28
     a38:	dd 0f       	add	r29, r29
     a3a:	88 0b       	sbc	r24, r24
     a3c:	99 0b       	sbc	r25, r25
     a3e:	36 d5       	rcall	.+2668   	; 0x14ac <__floatsisf>
     a40:	2d ec       	ldi	r18, 0xCD	; 205
     a42:	3c ec       	ldi	r19, 0xCC	; 204
     a44:	4c e4       	ldi	r20, 0x4C	; 76
     a46:	5d e3       	ldi	r21, 0x3D	; 61
     a48:	11 d6       	rcall	.+3106   	; 0x166c <__mulsf3>
     a4a:	9b 01       	movw	r18, r22
     a4c:	ac 01       	movw	r20, r24
     a4e:	c7 01       	movw	r24, r14
     a50:	b6 01       	movw	r22, r12
     a52:	8d d4       	rcall	.+2330   	; 0x136e <__cmpsf2>
     a54:	88 23       	and	r24, r24
     a56:	1c f0       	brlt	.+6      	; 0xa5e <game_play+0x7e>
		cli();
     a58:	f8 94       	cli
		game_sendGameData();
     a5a:	a0 df       	rcall	.-192    	; 0x99c <game_sendGameData>
     a5c:	78 94       	sei
		sei();
     a5e:	df 91       	pop	r29
	}

}
     a60:	cf 91       	pop	r28
     a62:	ff 90       	pop	r15
     a64:	ef 90       	pop	r14
     a66:	df 90       	pop	r13
     a68:	cf 90       	pop	r12
     a6a:	08 95       	ret

00000a6c <game_stop>:
     a6c:	cf 93       	push	r28

void game_stop() {
     a6e:	df 93       	push	r29
		gameData.playtime = numOf5ms*TIMER3_SECONDS;
     a70:	60 91 61 02 	lds	r22, 0x0261	; 0x800261 <numOf5ms>
     a74:	70 91 62 02 	lds	r23, 0x0262	; 0x800262 <numOf5ms+0x1>
     a78:	c9 e6       	ldi	r28, 0x69	; 105
     a7a:	d2 e0       	ldi	r29, 0x02	; 2
     a7c:	07 2e       	mov	r0, r23
     a7e:	00 0c       	add	r0, r0
     a80:	88 0b       	sbc	r24, r24
     a82:	99 0b       	sbc	r25, r25
     a84:	13 d5       	rcall	.+2598   	; 0x14ac <__floatsisf>
     a86:	2d ec       	ldi	r18, 0xCD	; 205
     a88:	3c ec       	ldi	r19, 0xCC	; 204
     a8a:	4c e4       	ldi	r20, 0x4C	; 76
     a8c:	5d e3       	ldi	r21, 0x3D	; 61
     a8e:	ee d5       	rcall	.+3036   	; 0x166c <__mulsf3>
     a90:	df d4       	rcall	.+2494   	; 0x1450 <__fixunssfsi>
     a92:	6a 83       	std	Y+2, r22	; 0x02
		gameData.score = INITSCORE;
     a94:	8a e0       	ldi	r24, 0x0A	; 10
     a96:	88 83       	st	Y, r24
		gameActive = 0;
     a98:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <gameActive>
}
     a9c:	df 91       	pop	r29
     a9e:	cf 91       	pop	r28
     aa0:	08 95       	ret

00000aa2 <IR_detectGoal>:
#include "game.h"
#define F_CPU 16000000

#include <avr/delay.h>

void IR_detectGoal() {
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29
	int temp5ms = numOf5ms;
     aa6:	c0 91 61 02 	lds	r28, 0x0261	; 0x800261 <numOf5ms>
     aaa:	d0 91 62 02 	lds	r29, 0x0262	; 0x800262 <numOf5ms+0x1>
	uint16_t adc_value = ADC_read();
     aae:	80 de       	rcall	.-768    	; 0x7b0 <ADC_read>
	
	if (adc_value < 50) {
     ab0:	c2 97       	sbiw	r24, 0x32	; 50
     ab2:	a0 f4       	brcc	.+40     	; 0xadc <IR_detectGoal+0x3a>
		if (gameData.score != 0) {
     ab4:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <gameData>
     ab8:	88 23       	and	r24, r24
     aba:	a9 f0       	breq	.+42     	; 0xae6 <IR_detectGoal+0x44>
			gameData.score--;
     abc:	81 50       	subi	r24, 0x01	; 1
     abe:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <gameData>
     ac2:	11 c0       	rjmp	.+34     	; 0xae6 <IR_detectGoal+0x44>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ac4:	2f ef       	ldi	r18, 0xFF	; 255
     ac6:	87 ea       	ldi	r24, 0xA7	; 167
     ac8:	91 e6       	ldi	r25, 0x61	; 97
     aca:	21 50       	subi	r18, 0x01	; 1
     acc:	80 40       	sbci	r24, 0x00	; 0
     ace:	90 40       	sbci	r25, 0x00	; 0
     ad0:	e1 f7       	brne	.-8      	; 0xaca <IR_detectGoal+0x28>
     ad2:	00 c0       	rjmp	.+0      	; 0xad4 <IR_detectGoal+0x32>
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
			_delay_ms(2000);
			adc_value = ADC_read();
     ad4:	00 00       	nop
     ad6:	6c de       	rcall	.-808    	; 0x7b0 <ADC_read>
		}
		
		game_sendGameData();

		//goals++;
		while(adc_value<50) {
     ad8:	c2 97       	sbiw	r24, 0x32	; 50
     ada:	a0 f3       	brcs	.-24     	; 0xac4 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
     adc:	d0 93 62 02 	sts	0x0262, r29	; 0x800262 <numOf5ms+0x1>
     ae0:	c0 93 61 02 	sts	0x0261, r28	; 0x800261 <numOf5ms>
	if (adc_value < 50) {
		if (gameData.score != 0) {
			gameData.score--;
		}
		
		game_sendGameData();
     ae4:	02 c0       	rjmp	.+4      	; 0xaea <IR_detectGoal+0x48>
     ae6:	5a df       	rcall	.-332    	; 0x99c <game_sendGameData>
     ae8:	ed cf       	rjmp	.-38     	; 0xac4 <IR_detectGoal+0x22>
			_delay_ms(2000);
			adc_value = ADC_read();
		}
	}
	numOf5ms = temp5ms;
}
     aea:	df 91       	pop	r29
     aec:	cf 91       	pop	r28
     aee:	08 95       	ret

00000af0 <joystick_setServo>:
void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     af0:	60 91 5d 02 	lds	r22, 0x025D	; 0x80025d <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     af4:	06 2e       	mov	r0, r22
     af6:	00 0c       	add	r0, r0
     af8:	77 0b       	sbc	r23, r23
     afa:	88 0b       	sbc	r24, r24
     afc:	99 0b       	sbc	r25, r25
     afe:	d6 d4       	rcall	.+2476   	; 0x14ac <__floatsisf>
     b00:	20 e0       	ldi	r18, 0x00	; 0
     b02:	30 e0       	ldi	r19, 0x00	; 0
     b04:	48 ec       	ldi	r20, 0xC8	; 200
     b06:	52 e4       	ldi	r21, 0x42	; 66
     b08:	6c d3       	rcall	.+1752   	; 0x11e2 <__addsf3>
     b0a:	20 e0       	ldi	r18, 0x00	; 0
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	48 e4       	ldi	r20, 0x48	; 72
     b10:	53 e4       	ldi	r21, 0x43	; 67
     b12:	31 d4       	rcall	.+2146   	; 0x1376 <__divsf3>
     b14:	29 e9       	ldi	r18, 0x99	; 153
     b16:	39 e9       	ldi	r19, 0x99	; 153
     b18:	49 e9       	ldi	r20, 0x99	; 153
     b1a:	5f e3       	ldi	r21, 0x3F	; 63
     b1c:	a7 d5       	rcall	.+2894   	; 0x166c <__mulsf3>
     b1e:	26 e6       	ldi	r18, 0x66	; 102
     b20:	36 e6       	ldi	r19, 0x66	; 102
     b22:	46 e6       	ldi	r20, 0x66	; 102
     b24:	5f e3       	ldi	r21, 0x3F	; 63
     b26:	5d d3       	rcall	.+1722   	; 0x11e2 <__addsf3>
     b28:	9b 01       	movw	r18, r22
     b2a:	ac 01       	movw	r20, r24
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	80 e4       	ldi	r24, 0x40	; 64
     b32:	90 e4       	ldi	r25, 0x40	; 64
     b34:	55 d3       	rcall	.+1706   	; 0x11e0 <__subsf3>
     b36:	dc c1       	rjmp	.+952    	; 0xef0 <pwm_setPulseWidth>
     b38:	08 95       	ret

00000b3a <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     b3a:	e2 e0       	ldi	r30, 0x02	; 2
     b3c:	f1 e0       	ldi	r31, 0x01	; 1
     b3e:	80 81       	ld	r24, Z
     b40:	80 61       	ori	r24, 0x10	; 16
     b42:	80 83       	st	Z, r24
     b44:	08 95       	ret

00000b46 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     b46:	88 23       	and	r24, r24
     b48:	31 f0       	breq	.+12     	; 0xb56 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     b4a:	e2 e0       	ldi	r30, 0x02	; 2
     b4c:	f1 e0       	ldi	r31, 0x01	; 1
     b4e:	80 81       	ld	r24, Z
     b50:	82 60       	ori	r24, 0x02	; 2
     b52:	80 83       	st	Z, r24
     b54:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     b56:	e2 e0       	ldi	r30, 0x02	; 2
     b58:	f1 e0       	ldi	r31, 0x01	; 1
     b5a:	80 81       	ld	r24, Z
     b5c:	8d 7f       	andi	r24, 0xFD	; 253
     b5e:	80 83       	st	Z, r24
     b60:	08 95       	ret

00000b62 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     b62:	cf 93       	push	r28
     b64:	df 93       	push	r29
     b66:	00 d0       	rcall	.+0      	; 0xb68 <motor_setSpeed+0x6>
     b68:	cd b7       	in	r28, 0x3d	; 61
     b6a:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     b6c:	90 e5       	ldi	r25, 0x50	; 80
     b6e:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     b70:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     b72:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     b74:	63 e0       	ldi	r22, 0x03	; 3
     b76:	ce 01       	movw	r24, r28
     b78:	01 96       	adiw	r24, 0x01	; 1
     b7a:	66 d2       	rcall	.+1228   	; 0x1048 <TWI_Start_Transceiver_With_Data>
}
     b7c:	0f 90       	pop	r0
     b7e:	0f 90       	pop	r0
     b80:	0f 90       	pop	r0
     b82:	df 91       	pop	r29
     b84:	cf 91       	pop	r28
     b86:	08 95       	ret

00000b88 <motor_control>:

void motor_control() {
     b88:	4f 92       	push	r4
     b8a:	5f 92       	push	r5
     b8c:	6f 92       	push	r6
     b8e:	7f 92       	push	r7
     b90:	8f 92       	push	r8
     b92:	9f 92       	push	r9
     b94:	af 92       	push	r10
     b96:	bf 92       	push	r11
     b98:	cf 92       	push	r12
     b9a:	df 92       	push	r13
     b9c:	ef 92       	push	r14
     b9e:	ff 92       	push	r15
     ba0:	cf 93       	push	r28
     ba2:	df 93       	push	r29
     ba4:	00 d0       	rcall	.+0      	; 0xba6 <motor_control+0x1e>
     ba6:	1f 92       	push	r1
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     bac:	80 91 71 02 	lds	r24, 0x0271	; 0x800271 <slider_pos+0x4>
     bb0:	90 91 72 02 	lds	r25, 0x0272	; 0x800272 <slider_pos+0x5>
     bb4:	a0 91 73 02 	lds	r26, 0x0273	; 0x800273 <slider_pos+0x6>
     bb8:	b0 91 74 02 	lds	r27, 0x0274	; 0x800274 <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.8;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
     bbc:	20 91 63 02 	lds	r18, 0x0263	; 0x800263 <converted_encoderValue>
     bc0:	30 91 64 02 	lds	r19, 0x0264	; 0x800264 <converted_encoderValue+0x1>
	summed_error += error*TIMER3_SECONDS;
     bc4:	bc 01       	movw	r22, r24
     bc6:	62 1b       	sub	r22, r18
     bc8:	73 0b       	sbc	r23, r19
     bca:	07 2e       	mov	r0, r23
     bcc:	00 0c       	add	r0, r0
     bce:	88 0b       	sbc	r24, r24
     bd0:	99 0b       	sbc	r25, r25
     bd2:	6c d4       	rcall	.+2264   	; 0x14ac <__floatsisf>
     bd4:	6b 01       	movw	r12, r22
     bd6:	7c 01       	movw	r14, r24
     bd8:	2d ec       	ldi	r18, 0xCD	; 205
     bda:	3c ec       	ldi	r19, 0xCC	; 204
     bdc:	4c e4       	ldi	r20, 0x4C	; 76
     bde:	5d e3       	ldi	r21, 0x3D	; 61
     be0:	45 d5       	rcall	.+2698   	; 0x166c <__mulsf3>
     be2:	20 91 80 02 	lds	r18, 0x0280	; 0x800280 <summed_error>
     be6:	30 91 81 02 	lds	r19, 0x0281	; 0x800281 <summed_error+0x1>
     bea:	40 91 82 02 	lds	r20, 0x0282	; 0x800282 <summed_error+0x2>
     bee:	50 91 83 02 	lds	r21, 0x0283	; 0x800283 <summed_error+0x3>
     bf2:	f7 d2       	rcall	.+1518   	; 0x11e2 <__addsf3>
     bf4:	4b 01       	movw	r8, r22
     bf6:	5c 01       	movw	r10, r24
     bf8:	60 93 80 02 	sts	0x0280, r22	; 0x800280 <summed_error>
     bfc:	70 93 81 02 	sts	0x0281, r23	; 0x800281 <summed_error+0x1>
     c00:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <summed_error+0x2>
     c04:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     c08:	20 91 84 02 	lds	r18, 0x0284	; 0x800284 <prev_error>
     c0c:	30 91 85 02 	lds	r19, 0x0285	; 0x800285 <prev_error+0x1>
     c10:	40 91 86 02 	lds	r20, 0x0286	; 0x800286 <prev_error+0x2>
     c14:	50 91 87 02 	lds	r21, 0x0287	; 0x800287 <prev_error+0x3>
     c18:	c7 01       	movw	r24, r14
     c1a:	b6 01       	movw	r22, r12
     c1c:	e1 d2       	rcall	.+1474   	; 0x11e0 <__subsf3>
     c1e:	2d ec       	ldi	r18, 0xCD	; 205
     c20:	3c ec       	ldi	r19, 0xCC	; 204
     c22:	4c e4       	ldi	r20, 0x4C	; 76
     c24:	5d e3       	ldi	r21, 0x3D	; 61
     c26:	a7 d3       	rcall	.+1870   	; 0x1376 <__divsf3>
     c28:	69 83       	std	Y+1, r22	; 0x01
     c2a:	7a 83       	std	Y+2, r23	; 0x02
     c2c:	8b 83       	std	Y+3, r24	; 0x03
     c2e:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     c30:	c0 92 84 02 	sts	0x0284, r12	; 0x800284 <prev_error>
     c34:	d0 92 85 02 	sts	0x0285, r13	; 0x800285 <prev_error+0x1>
     c38:	e0 92 86 02 	sts	0x0286, r14	; 0x800286 <prev_error+0x2>
     c3c:	f0 92 87 02 	sts	0x0287, r15	; 0x800287 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     c40:	20 e0       	ldi	r18, 0x00	; 0
     c42:	30 e0       	ldi	r19, 0x00	; 0
     c44:	40 e0       	ldi	r20, 0x00	; 0
     c46:	5f e3       	ldi	r21, 0x3F	; 63
     c48:	c7 01       	movw	r24, r14
     c4a:	b6 01       	movw	r22, r12
     c4c:	0f d5       	rcall	.+2590   	; 0x166c <__mulsf3>
     c4e:	2b 01       	movw	r4, r22
     c50:	3c 01       	movw	r6, r24
     c52:	2d ec       	ldi	r18, 0xCD	; 205
     c54:	3c ec       	ldi	r19, 0xCC	; 204
     c56:	4c e4       	ldi	r20, 0x4C	; 76
     c58:	5f e3       	ldi	r21, 0x3F	; 63
     c5a:	c5 01       	movw	r24, r10
     c5c:	b4 01       	movw	r22, r8
     c5e:	06 d5       	rcall	.+2572   	; 0x166c <__mulsf3>
     c60:	9b 01       	movw	r18, r22
     c62:	ac 01       	movw	r20, r24
     c64:	c3 01       	movw	r24, r6
     c66:	b2 01       	movw	r22, r4
     c68:	bc d2       	rcall	.+1400   	; 0x11e2 <__addsf3>
     c6a:	4b 01       	movw	r8, r22
     c6c:	5c 01       	movw	r10, r24
     c6e:	2f e8       	ldi	r18, 0x8F	; 143
     c70:	32 ec       	ldi	r19, 0xC2	; 194
     c72:	45 e7       	ldi	r20, 0x75	; 117
     c74:	5d e3       	ldi	r21, 0x3D	; 61
     c76:	69 81       	ldd	r22, Y+1	; 0x01
     c78:	7a 81       	ldd	r23, Y+2	; 0x02
     c7a:	8b 81       	ldd	r24, Y+3	; 0x03
     c7c:	9c 81       	ldd	r25, Y+4	; 0x04
     c7e:	f6 d4       	rcall	.+2540   	; 0x166c <__mulsf3>
     c80:	9b 01       	movw	r18, r22
     c82:	ac 01       	movw	r20, r24
     c84:	c5 01       	movw	r24, r10
     c86:	b4 01       	movw	r22, r8
     c88:	ac d2       	rcall	.+1368   	; 0x11e2 <__addsf3>
     c8a:	dd d3       	rcall	.+1978   	; 0x1446 <__fixsfsi>
     c8c:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     c8e:	5c 01       	movw	r10, r24
     c90:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     c92:	17 06       	cpc	r1, r23
     c94:	64 f4       	brge	.+24     	; 0xcae <motor_control+0x126>
		u = (u*255)/100;
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	56 df       	rcall	.-340    	; 0xb46 <motor_setDirection>
     c9a:	2f ef       	ldi	r18, 0xFF	; 255
     c9c:	28 9d       	mul	r18, r8
     c9e:	c0 01       	movw	r24, r0
     ca0:	29 9d       	mul	r18, r9
     ca2:	90 0d       	add	r25, r0
     ca4:	11 24       	eor	r1, r1
     ca6:	64 e6       	ldi	r22, 0x64	; 100
     ca8:	70 e0       	ldi	r23, 0x00	; 0
		
		} else {
		motor_setDirection(0);
     caa:	46 d5       	rcall	.+2700   	; 0x1738 <__divmodhi4>
     cac:	0c c0       	rjmp	.+24     	; 0xcc6 <motor_control+0x13e>
     cae:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     cb0:	4a df       	rcall	.-364    	; 0xb46 <motor_setDirection>
     cb2:	21 e0       	ldi	r18, 0x01	; 1
     cb4:	28 9d       	mul	r18, r8
     cb6:	c0 01       	movw	r24, r0
     cb8:	29 9d       	mul	r18, r9
     cba:	90 0d       	add	r25, r0
     cbc:	98 19       	sub	r25, r8
     cbe:	11 24       	eor	r1, r1
     cc0:	64 e6       	ldi	r22, 0x64	; 100
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	39 d5       	rcall	.+2674   	; 0x1738 <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     cc6:	cb 01       	movw	r24, r22

	if (u>255) {
     cc8:	49 96       	adiw	r24, 0x19	; 25
     cca:	8f 3f       	cpi	r24, 0xFF	; 255
     ccc:	91 05       	cpc	r25, r1
     cce:	b1 f0       	breq	.+44     	; 0xcfc <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     cd0:	ac f0       	brlt	.+42     	; 0xcfc <motor_control+0x174>
     cd2:	a7 01       	movw	r20, r14
     cd4:	96 01       	movw	r18, r12
     cd6:	60 91 80 02 	lds	r22, 0x0280	; 0x800280 <summed_error>
     cda:	70 91 81 02 	lds	r23, 0x0281	; 0x800281 <summed_error+0x1>
     cde:	80 91 82 02 	lds	r24, 0x0282	; 0x800282 <summed_error+0x2>
     ce2:	90 91 83 02 	lds	r25, 0x0283	; 0x800283 <summed_error+0x3>
     ce6:	7c d2       	rcall	.+1272   	; 0x11e0 <__subsf3>
     ce8:	60 93 80 02 	sts	0x0280, r22	; 0x800280 <summed_error>
     cec:	70 93 81 02 	sts	0x0281, r23	; 0x800281 <summed_error+0x1>
     cf0:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <summed_error+0x2>
     cf4:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     cf8:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	32 df       	rcall	.-412    	; 0xb62 <motor_setSpeed>
	
	

}
     cfe:	0f 90       	pop	r0
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	df 91       	pop	r29
     d08:	cf 91       	pop	r28
     d0a:	ff 90       	pop	r15
     d0c:	ef 90       	pop	r14
     d0e:	df 90       	pop	r13
     d10:	cf 90       	pop	r12
     d12:	bf 90       	pop	r11
     d14:	af 90       	pop	r10
     d16:	9f 90       	pop	r9
     d18:	8f 90       	pop	r8
     d1a:	7f 90       	pop	r7
     d1c:	6f 90       	pop	r6
     d1e:	5f 90       	pop	r5
     d20:	4f 90       	pop	r4
     d22:	08 95       	ret

00000d24 <motor_moveUntilEdge>:

void motor_moveUntilEdge(uint8_t dir) {
     d24:	cf 92       	push	r12
     d26:	df 92       	push	r13
     d28:	ef 92       	push	r14
     d2a:	ff 92       	push	r15
	motor_setDirection(dir);
     d2c:	0c df       	rcall	.-488    	; 0xb46 <motor_setDirection>
     d2e:	2f ef       	ldi	r18, 0xFF	; 255
     d30:	39 e6       	ldi	r19, 0x69	; 105
     d32:	48 e1       	ldi	r20, 0x18	; 24
     d34:	21 50       	subi	r18, 0x01	; 1
     d36:	30 40       	sbci	r19, 0x00	; 0
     d38:	40 40       	sbci	r20, 0x00	; 0
     d3a:	e1 f7       	brne	.-8      	; 0xd34 <motor_moveUntilEdge+0x10>
     d3c:	00 c0       	rjmp	.+0      	; 0xd3e <motor_moveUntilEdge+0x1a>
     d3e:	00 00       	nop
	//printf("In start of calibration");
	_delay_ms(500);
	uint8_t speed = 0;
	motor_setSpeed(75);	
     d40:	8b e4       	ldi	r24, 0x4B	; 75
	motor_enable();
     d42:	0f df       	rcall	.-482    	; 0xb62 <motor_setSpeed>
     d44:	fa de       	rcall	.-524    	; 0xb3a <motor_enable>
     d46:	8f ef       	ldi	r24, 0xFF	; 255
     d48:	91 ee       	ldi	r25, 0xE1	; 225
     d4a:	24 e0       	ldi	r18, 0x04	; 4
     d4c:	81 50       	subi	r24, 0x01	; 1
     d4e:	90 40       	sbci	r25, 0x00	; 0
     d50:	20 40       	sbci	r18, 0x00	; 0
     d52:	e1 f7       	brne	.-8      	; 0xd4c <motor_moveUntilEdge+0x28>
     d54:	00 c0       	rjmp	.+0      	; 0xd56 <motor_moveUntilEdge+0x32>
     d56:	00 00       	nop

	//printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
     d58:	c1 2c       	mov	r12, r1
     d5a:	d1 2c       	mov	r13, r1
     d5c:	76 01       	movw	r14, r12
	uint8_t speed = 0;
	motor_setSpeed(75);	
	motor_enable();

	//printf("After");
	int32_t prev_encoder = 10;
     d5e:	4a e0       	ldi	r20, 0x0A	; 10
     d60:	50 e0       	ldi	r21, 0x00	; 0
     d62:	60 e0       	ldi	r22, 0x00	; 0
     d64:	70 e0       	ldi	r23, 0x00	; 0
	int32_t current_encoder= 0;
	_delay_ms(100);
	//printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     d66:	16 c0       	rjmp	.+44     	; 0xd94 <motor_moveUntilEdge+0x70>
     d68:	ad dd       	rcall	.-1190   	; 0x8c4 <encoder_readValues>
		current_encoder = encoder_value;
     d6a:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     d6e:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     d72:	09 2e       	mov	r0, r25
     d74:	00 0c       	add	r0, r0
     d76:	aa 0b       	sbc	r26, r26
     d78:	bb 0b       	sbc	r27, r27
     d7a:	3f ef       	ldi	r19, 0xFF	; 255
     d7c:	43 ed       	ldi	r20, 0xD3	; 211
     d7e:	20 e3       	ldi	r18, 0x30	; 48
     d80:	31 50       	subi	r19, 0x01	; 1
     d82:	40 40       	sbci	r20, 0x00	; 0
     d84:	20 40       	sbci	r18, 0x00	; 0
     d86:	e1 f7       	brne	.-8      	; 0xd80 <motor_moveUntilEdge+0x5c>
     d88:	00 c0       	rjmp	.+0      	; 0xd8a <motor_moveUntilEdge+0x66>
     d8a:	00 00       	nop
     d8c:	b7 01       	movw	r22, r14
     d8e:	a6 01       	movw	r20, r12
     d90:	6c 01       	movw	r12, r24
     d92:	7d 01       	movw	r14, r26
	//printf("After");
	int32_t prev_encoder = 10;
	int32_t current_encoder= 0;
	_delay_ms(100);
	//printf("in function");
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     d94:	d7 01       	movw	r26, r14
     d96:	c6 01       	movw	r24, r12
     d98:	84 1b       	sub	r24, r20
     d9a:	95 0b       	sbc	r25, r21
     d9c:	a6 0b       	sbc	r26, r22
     d9e:	b7 0b       	sbc	r27, r23
     da0:	18 16       	cp	r1, r24
     da2:	19 06       	cpc	r1, r25
     da4:	1a 06       	cpc	r1, r26
     da6:	1b 06       	cpc	r1, r27
     da8:	fc f2       	brlt	.-66     	; 0xd68 <motor_moveUntilEdge+0x44>
     daa:	4c 19       	sub	r20, r12
     dac:	5d 09       	sbc	r21, r13
     dae:	6e 09       	sbc	r22, r14
     db0:	7f 09       	sbc	r23, r15
     db2:	14 16       	cp	r1, r20
     db4:	15 06       	cpc	r1, r21
     db6:	16 06       	cpc	r1, r22
		_delay_ms(1000);
	}
	
	//printf("finish loop");

	encoder_init();
     db8:	17 06       	cpc	r1, r23
     dba:	b4 f2       	brlt	.-84     	; 0xd68 <motor_moveUntilEdge+0x44>
	
	motor_setDirection(1);
     dbc:	19 dd       	rcall	.-1486   	; 0x7f0 <encoder_init>
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	c2 de       	rcall	.-636    	; 0xb46 <motor_setDirection>
	prev_encoder = current_encoder+1;
     dc2:	b7 01       	movw	r22, r14
     dc4:	a6 01       	movw	r20, r12
     dc6:	4f 5f       	subi	r20, 0xFF	; 255
     dc8:	5f 4f       	sbci	r21, 0xFF	; 255
     dca:	6f 4f       	sbci	r22, 0xFF	; 255
     dcc:	7f 4f       	sbci	r23, 0xFF	; 255
     dce:	3f ef       	ldi	r19, 0xFF	; 255
     dd0:	83 ed       	ldi	r24, 0xD3	; 211
     dd2:	90 e3       	ldi	r25, 0x30	; 48
     dd4:	31 50       	subi	r19, 0x01	; 1
     dd6:	80 40       	sbci	r24, 0x00	; 0
     dd8:	90 40       	sbci	r25, 0x00	; 0
     dda:	e1 f7       	brne	.-8      	; 0xdd4 <motor_moveUntilEdge+0xb0>
     ddc:	00 c0       	rjmp	.+0      	; 0xdde <motor_moveUntilEdge+0xba>
     dde:	00 00       	nop
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
		encoder_readValues();
     de0:	16 c0       	rjmp	.+44     	; 0xe0e <motor_moveUntilEdge+0xea>
     de2:	70 dd       	rcall	.-1312   	; 0x8c4 <encoder_readValues>
		current_encoder = encoder_value;
     de4:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     de8:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     dec:	09 2e       	mov	r0, r25
     dee:	00 0c       	add	r0, r0
     df0:	aa 0b       	sbc	r26, r26
     df2:	bb 0b       	sbc	r27, r27
     df4:	2f ef       	ldi	r18, 0xFF	; 255
     df6:	33 ed       	ldi	r19, 0xD3	; 211
     df8:	40 e3       	ldi	r20, 0x30	; 48
     dfa:	21 50       	subi	r18, 0x01	; 1
     dfc:	30 40       	sbci	r19, 0x00	; 0
     dfe:	40 40       	sbci	r20, 0x00	; 0
     e00:	e1 f7       	brne	.-8      	; 0xdfa <motor_moveUntilEdge+0xd6>
     e02:	00 c0       	rjmp	.+0      	; 0xe04 <motor_moveUntilEdge+0xe0>
     e04:	00 00       	nop
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
		prev_encoder = current_encoder;
     e06:	b7 01       	movw	r22, r14
     e08:	a6 01       	movw	r20, r12
		encoder_readValues();
		current_encoder = encoder_value;
     e0a:	6c 01       	movw	r12, r24
     e0c:	7d 01       	movw	r14, r26
	encoder_init();
	
	motor_setDirection(1);
	prev_encoder = current_encoder+1;
	_delay_ms(1000);
	while (current_encoder-prev_encoder >0 || prev_encoder-current_encoder >0) {
     e0e:	d7 01       	movw	r26, r14
     e10:	c6 01       	movw	r24, r12
     e12:	84 1b       	sub	r24, r20
     e14:	95 0b       	sbc	r25, r21
     e16:	a6 0b       	sbc	r26, r22
     e18:	b7 0b       	sbc	r27, r23
     e1a:	18 16       	cp	r1, r24
     e1c:	19 06       	cpc	r1, r25
     e1e:	1a 06       	cpc	r1, r26
     e20:	1b 06       	cpc	r1, r27
     e22:	fc f2       	brlt	.-66     	; 0xde2 <motor_moveUntilEdge+0xbe>
     e24:	4c 19       	sub	r20, r12
     e26:	5d 09       	sbc	r21, r13
     e28:	6e 09       	sbc	r22, r14
     e2a:	7f 09       	sbc	r23, r15
     e2c:	14 16       	cp	r1, r20
     e2e:	15 06       	cpc	r1, r21
     e30:	16 06       	cpc	r1, r22
     e32:	17 06       	cpc	r1, r23
		current_encoder = encoder_value;
	//	printf("%i", encoder_value);
		_delay_ms(1000);
	}
	
	encoder_readValues();
     e34:	b4 f2       	brlt	.-84     	; 0xde2 <motor_moveUntilEdge+0xbe>
     e36:	46 dd       	rcall	.-1396   	; 0x8c4 <encoder_readValues>
     e38:	8f ef       	ldi	r24, 0xFF	; 255
     e3a:	90 e7       	ldi	r25, 0x70	; 112
     e3c:	22 e0       	ldi	r18, 0x02	; 2
     e3e:	81 50       	subi	r24, 0x01	; 1
     e40:	90 40       	sbci	r25, 0x00	; 0
     e42:	20 40       	sbci	r18, 0x00	; 0
     e44:	e1 f7       	brne	.-8      	; 0xe3e <motor_moveUntilEdge+0x11a>
     e46:	00 c0       	rjmp	.+0      	; 0xe48 <motor_moveUntilEdge+0x124>
     e48:	00 00       	nop
	_delay_ms(50);
	encoder_maxValue = encoder_value;
     e4a:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <encoder_value>
     e4e:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <encoder_value+0x1>
     e52:	90 93 68 02 	sts	0x0268, r25	; 0x800268 <encoder_maxValue+0x1>
     e56:	80 93 67 02 	sts	0x0267, r24	; 0x800267 <encoder_maxValue>
	//printf("encoder_max_Value:%i\n\r ", encoder_maxValue);
	//motor_disable();
	//_delay_ms(50000);

     e5a:	ff 90       	pop	r15
     e5c:	ef 90       	pop	r14
     e5e:	df 90       	pop	r13
     e60:	cf 90       	pop	r12
     e62:	08 95       	ret

00000e64 <motor_init>:



void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     e64:	e1 e0       	ldi	r30, 0x01	; 1
     e66:	f1 e0       	ldi	r31, 0x01	; 1
     e68:	80 81       	ld	r24, Z
     e6a:	82 60       	ori	r24, 0x02	; 2
     e6c:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     e6e:	80 81       	ld	r24, Z
     e70:	80 61       	ori	r24, 0x10	; 16
     e72:	80 83       	st	Z, r24
	
	//motor_setSpeed(0);
	summed_error = 0;
     e74:	10 92 80 02 	sts	0x0280, r1	; 0x800280 <summed_error>
     e78:	10 92 81 02 	sts	0x0281, r1	; 0x800281 <summed_error+0x1>
     e7c:	10 92 82 02 	sts	0x0282, r1	; 0x800282 <summed_error+0x2>
     e80:	10 92 83 02 	sts	0x0283, r1	; 0x800283 <summed_error+0x3>
	prev_error = 0;
     e84:	10 92 84 02 	sts	0x0284, r1	; 0x800284 <prev_error>
     e88:	10 92 85 02 	sts	0x0285, r1	; 0x800285 <prev_error+0x1>
     e8c:	10 92 86 02 	sts	0x0286, r1	; 0x800286 <prev_error+0x2>
     e90:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <prev_error+0x3>
     e94:	2f ef       	ldi	r18, 0xFF	; 255
     e96:	89 e6       	ldi	r24, 0x69	; 105
     e98:	98 e1       	ldi	r25, 0x18	; 24
     e9a:	21 50       	subi	r18, 0x01	; 1
     e9c:	80 40       	sbci	r24, 0x00	; 0
     e9e:	90 40       	sbci	r25, 0x00	; 0
     ea0:	e1 f7       	brne	.-8      	; 0xe9a <motor_init+0x36>
     ea2:	00 c0       	rjmp	.+0      	; 0xea4 <motor_init+0x40>
     ea4:	00 00       	nop
	_delay_ms(500);
	//printf("Start moving");
	motor_moveUntilEdge(0);
     ea6:	80 e0       	ldi	r24, 0x00	; 0
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	3c cf       	rjmp	.-392    	; 0xd24 <motor_moveUntilEdge>
     eac:	08 95       	ret

00000eae <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     eae:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     eb0:	e1 e8       	ldi	r30, 0x81	; 129
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	88 7f       	andi	r24, 0xF8	; 248
     eb8:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     eba:	80 81       	ld	r24, Z
     ebc:	82 60       	ori	r24, 0x02	; 2
     ebe:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     ec0:	a0 e8       	ldi	r26, 0x80	; 128
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	8c 91       	ld	r24, X
     ec6:	82 60       	ori	r24, 0x02	; 2
     ec8:	8c 93       	st	X, r24
	TCCR1B |= ((1 << WGM13) | (1 << WGM12));
     eca:	80 81       	ld	r24, Z
     ecc:	88 61       	ori	r24, 0x18	; 24
     ece:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= ((1 << COM1A1) & ~(1 << COM1A0));
     ed0:	8c 91       	ld	r24, X
     ed2:	80 68       	ori	r24, 0x80	; 128
     ed4:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     ed6:	80 e4       	ldi	r24, 0x40	; 64
     ed8:	9c e9       	ldi	r25, 0x9C	; 156
     eda:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7c0087>
     ede:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7c0086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     ee2:	88 eb       	ldi	r24, 0xB8	; 184
     ee4:	9b e0       	ldi	r25, 0x0B	; 11
     ee6:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     eea:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
     eee:	08 95       	ret

00000ef0 <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     ef0:	cf 92       	push	r12
     ef2:	df 92       	push	r13
     ef4:	ef 92       	push	r14
     ef6:	ff 92       	push	r15
     ef8:	6b 01       	movw	r12, r22
     efa:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     efc:	26 e6       	ldi	r18, 0x66	; 102
     efe:	36 e6       	ldi	r19, 0x66	; 102
     f00:	46 e6       	ldi	r20, 0x66	; 102
     f02:	5f e3       	ldi	r21, 0x3F	; 63
     f04:	a8 d3       	rcall	.+1872   	; 0x1656 <__gesf2>
     f06:	88 23       	and	r24, r24
     f08:	d4 f0       	brlt	.+52     	; 0xf3e <pwm_setPulseWidth+0x4e>
     f0a:	26 e6       	ldi	r18, 0x66	; 102
     f0c:	36 e6       	ldi	r19, 0x66	; 102
     f0e:	46 e0       	ldi	r20, 0x06	; 6
     f10:	50 e4       	ldi	r21, 0x40	; 64
     f12:	c7 01       	movw	r24, r14
     f14:	b6 01       	movw	r22, r12
     f16:	2b d2       	rcall	.+1110   	; 0x136e <__cmpsf2>
     f18:	18 16       	cp	r1, r24
     f1a:	8c f0       	brlt	.+34     	; 0xf3e <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     f1c:	20 e0       	ldi	r18, 0x00	; 0
     f1e:	30 e0       	ldi	r19, 0x00	; 0
     f20:	40 ea       	ldi	r20, 0xA0	; 160
     f22:	51 e4       	ldi	r21, 0x41	; 65
     f24:	c7 01       	movw	r24, r14
     f26:	b6 01       	movw	r22, r12
     f28:	26 d2       	rcall	.+1100   	; 0x1376 <__divsf3>
     f2a:	20 e0       	ldi	r18, 0x00	; 0
     f2c:	30 e4       	ldi	r19, 0x40	; 64
     f2e:	4c e1       	ldi	r20, 0x1C	; 28
     f30:	57 e4       	ldi	r21, 0x47	; 71
     f32:	9c d3       	rcall	.+1848   	; 0x166c <__mulsf3>
     f34:	8d d2       	rcall	.+1306   	; 0x1450 <__fixunssfsi>
     f36:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x7c0089>
     f3a:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x7c0088>
		
	}
	
	
     f3e:	ff 90       	pop	r15
     f40:	ef 90       	pop	r14
     f42:	df 90       	pop	r13
     f44:	cf 90       	pop	r12
     f46:	08 95       	ret

00000f48 <setupInit>:
#include "TWI_Master.h"
#include "solenoid.h"
#define F_CPU 16000000
#include <util/delay.h>
void setupInit(void){
	cli();
     f48:	f8 94       	cli
	USART_init(MYUBRR);
     f4a:	87 e6       	ldi	r24, 0x67	; 103
     f4c:	90 e0       	ldi	r25, 0x00	; 0
     f4e:	34 d1       	rcall	.+616    	; 0x11b8 <USART_init>
	CAN_controller_init();
     f50:	f9 db       	rcall	.-2062   	; 0x744 <CAN_controller_init>
	pwm_init();
     f52:	ad df       	rcall	.-166    	; 0xeae <pwm_init>
	ADC_init();
     f54:	12 dc       	rcall	.-2012   	; 0x77a <ADC_init>
	timer_init();
     f56:	58 d0       	rcall	.+176    	; 0x1008 <timer_init>
	sleep_init();
     f58:	06 d0       	rcall	.+12     	; 0xf66 <sleep_init>
     f5a:	6c d0       	rcall	.+216    	; 0x1034 <TWI_Master_Initialise>
	TWI_Master_Initialise();
     f5c:	49 dc       	rcall	.-1902   	; 0x7f0 <encoder_init>
     f5e:	82 df       	rcall	.-252    	; 0xe64 <motor_init>
	encoder_init();
     f60:	0e d0       	rcall	.+28     	; 0xf7e <solenoid_init>
     f62:	78 94       	sei
	motor_init();
     f64:	08 95       	ret

00000f66 <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     f66:	83 b7       	in	r24, 0x33	; 51
     f68:	81 7f       	andi	r24, 0xF1	; 241
     f6a:	83 bf       	out	0x33, r24	; 51
     f6c:	08 95       	ret

00000f6e <sleep_now>:
	//ACSR |= (1 << ACD | 1 << ACIE);
	
	//ADCSRA &= ~(1 << ADEN);

	// Put the device to sleep:
	sleep_mode();
     f6e:	83 b7       	in	r24, 0x33	; 51
     f70:	81 60       	ori	r24, 0x01	; 1
     f72:	83 bf       	out	0x33, r24	; 51
     f74:	88 95       	sleep
     f76:	83 b7       	in	r24, 0x33	; 51
     f78:	8e 7f       	andi	r24, 0xFE	; 254
     f7a:	83 bf       	out	0x33, r24	; 51
     f7c:	08 95       	ret

00000f7e <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
     f7e:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
     f80:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
     f82:	10 92 6c 02 	sts	0x026C, r1	; 0x80026c <shooting>
     f86:	08 95       	ret

00000f88 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
     f88:	81 e0       	ldi	r24, 0x01	; 1
     f8a:	80 93 6c 02 	sts	0x026C, r24	; 0x80026c <shooting>
	PORTE &= ~(1 << PE5);
     f8e:	75 98       	cbi	0x0e, 5	; 14
     f90:	2f e7       	ldi	r18, 0x7F	; 127
     f92:	89 ea       	ldi	r24, 0xA9	; 169
     f94:	93 e0       	ldi	r25, 0x03	; 3
     f96:	21 50       	subi	r18, 0x01	; 1
     f98:	80 40       	sbci	r24, 0x00	; 0
     f9a:	90 40       	sbci	r25, 0x00	; 0
     f9c:	e1 f7       	brne	.-8      	; 0xf96 <solenoid_setPulse+0xe>
     f9e:	00 c0       	rjmp	.+0      	; 0xfa0 <solenoid_setPulse+0x18>
     fa0:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
     fa2:	75 9a       	sbi	0x0e, 5	; 14
     fa4:	08 95       	ret

00000fa6 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     fa6:	84 b1       	in	r24, 0x04	; 4
     fa8:	87 60       	ori	r24, 0x07	; 7
     faa:	84 b9       	out	0x04, r24	; 4
     fac:	27 9a       	sbi	0x04, 7	; 4
     fae:	8c b5       	in	r24, 0x2c	; 44
     fb0:	81 65       	ori	r24, 0x51	; 81
     fb2:	8c bd       	out	0x2c, r24	; 44
     fb4:	2f 9a       	sbi	0x05, 7	; 5
     fb6:	08 95       	ret

00000fb8 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     fb8:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     fba:	0d b4       	in	r0, 0x2d	; 45
     fbc:	07 fe       	sbrs	r0, 7
     fbe:	fd cf       	rjmp	.-6      	; 0xfba <SPI_masterWrite+0x2>

}
     fc0:	08 95       	ret

00000fc2 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     fc2:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     fc4:	0d b4       	in	r0, 0x2d	; 45
     fc6:	07 fe       	sbrs	r0, 7
     fc8:	fd cf       	rjmp	.-6      	; 0xfc4 <SPI_masterRead+0x2>
	return SPDR;
     fca:	8e b5       	in	r24, 0x2e	; 46
}
     fcc:	08 95       	ret

00000fce <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     fce:	66 23       	and	r22, r22
     fd0:	69 f0       	breq	.+26     	; 0xfec <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     fd2:	45 b1       	in	r20, 0x05	; 5
     fd4:	21 e0       	ldi	r18, 0x01	; 1
     fd6:	30 e0       	ldi	r19, 0x00	; 0
     fd8:	b9 01       	movw	r22, r18
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <SPI_setChipSelect+0x12>
     fdc:	66 0f       	add	r22, r22
     fde:	77 1f       	adc	r23, r23
     fe0:	8a 95       	dec	r24
     fe2:	e2 f7       	brpl	.-8      	; 0xfdc <SPI_setChipSelect+0xe>
     fe4:	cb 01       	movw	r24, r22
     fe6:	84 2b       	or	r24, r20
     fe8:	85 b9       	out	0x05, r24	; 5
     fea:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     fec:	45 b1       	in	r20, 0x05	; 5
     fee:	21 e0       	ldi	r18, 0x01	; 1
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	b9 01       	movw	r22, r18
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <SPI_setChipSelect+0x2c>
     ff6:	66 0f       	add	r22, r22
     ff8:	77 1f       	adc	r23, r23
     ffa:	8a 95       	dec	r24
     ffc:	e2 f7       	brpl	.-8      	; 0xff6 <SPI_setChipSelect+0x28>
     ffe:	cb 01       	movw	r24, r22
    1000:	80 95       	com	r24
    1002:	84 23       	and	r24, r20
    1004:	85 b9       	out	0x05, r24	; 5
    1006:	08 95       	ret

00001008 <timer_init>:
void timer_init() {

	
	
	
	TIMSK3 |= (1 << OCIE3B);
    1008:	e1 e7       	ldi	r30, 0x71	; 113
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	84 60       	ori	r24, 0x04	; 4
    1010:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
    1012:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x7c0095>
    1016:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x7c0094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
    101a:	80 e3       	ldi	r24, 0x30	; 48
    101c:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7c0090>
	TCCR3B = (1 << CS12 | 1 << CS00);
    1020:	85 e0       	ldi	r24, 0x05	; 5
    1022:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x7c0091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
    1026:	8d e0       	ldi	r24, 0x0D	; 13
    1028:	93 e0       	ldi	r25, 0x03	; 3
    102a:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x7c009b>
    102e:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7c009a>
    1032:	08 95       	ret

00001034 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    1034:	8c e0       	ldi	r24, 0x0C	; 12
    1036:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7c00b8>
    103a:	8f ef       	ldi	r24, 0xFF	; 255
    103c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    1040:	84 e0       	ldi	r24, 0x04	; 4
    1042:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1046:	08 95       	ret

00001048 <TWI_Start_Transceiver_With_Data>:
    1048:	dc 01       	movw	r26, r24
    104a:	ec eb       	ldi	r30, 0xBC	; 188
    104c:	f0 e0       	ldi	r31, 0x00	; 0
    104e:	90 81       	ld	r25, Z
    1050:	90 fd       	sbrc	r25, 0
    1052:	fd cf       	rjmp	.-6      	; 0x104e <TWI_Start_Transceiver_With_Data+0x6>
    1054:	60 93 53 02 	sts	0x0253, r22	; 0x800253 <TWI_msgSize>
    1058:	8c 91       	ld	r24, X
    105a:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <TWI_buf>
    105e:	80 fd       	sbrc	r24, 0
    1060:	0c c0       	rjmp	.+24     	; 0x107a <TWI_Start_Transceiver_With_Data+0x32>
    1062:	62 30       	cpi	r22, 0x02	; 2
    1064:	50 f0       	brcs	.+20     	; 0x107a <TWI_Start_Transceiver_With_Data+0x32>
    1066:	fd 01       	movw	r30, r26
    1068:	31 96       	adiw	r30, 0x01	; 1
    106a:	a5 e5       	ldi	r26, 0x55	; 85
    106c:	b2 e0       	ldi	r27, 0x02	; 2
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	91 91       	ld	r25, Z+
    1072:	9d 93       	st	X+, r25
    1074:	8f 5f       	subi	r24, 0xFF	; 255
    1076:	68 13       	cpse	r22, r24
    1078:	fb cf       	rjmp	.-10     	; 0x1070 <TWI_Start_Transceiver_With_Data+0x28>
    107a:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <TWI_statusReg>
    107e:	88 ef       	ldi	r24, 0xF8	; 248
    1080:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
    1084:	85 ea       	ldi	r24, 0xA5	; 165
    1086:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    108a:	08 95       	ret

0000108c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    108c:	1f 92       	push	r1
    108e:	0f 92       	push	r0
    1090:	0f b6       	in	r0, 0x3f	; 63
    1092:	0f 92       	push	r0
    1094:	11 24       	eor	r1, r1
    1096:	0b b6       	in	r0, 0x3b	; 59
    1098:	0f 92       	push	r0
    109a:	2f 93       	push	r18
    109c:	3f 93       	push	r19
    109e:	8f 93       	push	r24
    10a0:	9f 93       	push	r25
    10a2:	af 93       	push	r26
    10a4:	bf 93       	push	r27
    10a6:	ef 93       	push	r30
    10a8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    10aa:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    10ae:	8e 2f       	mov	r24, r30
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	fc 01       	movw	r30, r24
    10b4:	38 97       	sbiw	r30, 0x08	; 8
    10b6:	e1 35       	cpi	r30, 0x51	; 81
    10b8:	f1 05       	cpc	r31, r1
    10ba:	08 f0       	brcs	.+2      	; 0x10be <__vector_39+0x32>
    10bc:	57 c0       	rjmp	.+174    	; 0x116c <__vector_39+0xe0>
    10be:	88 27       	eor	r24, r24
    10c0:	ee 58       	subi	r30, 0x8E	; 142
    10c2:	ff 4f       	sbci	r31, 0xFF	; 255
    10c4:	8f 4f       	sbci	r24, 0xFF	; 255
    10c6:	67 c3       	rjmp	.+1742   	; 0x1796 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    10c8:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    10cc:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    10d0:	80 91 53 02 	lds	r24, 0x0253	; 0x800253 <TWI_msgSize>
    10d4:	e8 17       	cp	r30, r24
    10d6:	70 f4       	brcc	.+28     	; 0x10f4 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    10d8:	81 e0       	ldi	r24, 0x01	; 1
    10da:	8e 0f       	add	r24, r30
    10dc:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <TWI_bufPtr.1672>
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	ec 5a       	subi	r30, 0xAC	; 172
    10e4:	fd 4f       	sbci	r31, 0xFD	; 253
    10e6:	80 81       	ld	r24, Z
    10e8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10ec:	85 e8       	ldi	r24, 0x85	; 133
    10ee:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    10f2:	43 c0       	rjmp	.+134    	; 0x117a <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    10f4:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <TWI_statusReg>
    10f8:	81 60       	ori	r24, 0x01	; 1
    10fa:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10fe:	84 e9       	ldi	r24, 0x94	; 148
    1100:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1104:	3a c0       	rjmp	.+116    	; 0x117a <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1106:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    110a:	81 e0       	ldi	r24, 0x01	; 1
    110c:	8e 0f       	add	r24, r30
    110e:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <TWI_bufPtr.1672>
    1112:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	ec 5a       	subi	r30, 0xAC	; 172
    111a:	fd 4f       	sbci	r31, 0xFD	; 253
    111c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    111e:	20 91 51 02 	lds	r18, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	80 91 53 02 	lds	r24, 0x0253	; 0x800253 <TWI_msgSize>
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	01 97       	sbiw	r24, 0x01	; 1
    112c:	28 17       	cp	r18, r24
    112e:	39 07       	cpc	r19, r25
    1130:	24 f4       	brge	.+8      	; 0x113a <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1132:	85 ec       	ldi	r24, 0xC5	; 197
    1134:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1138:	20 c0       	rjmp	.+64     	; 0x117a <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    113a:	85 e8       	ldi	r24, 0x85	; 133
    113c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
    1140:	1c c0       	rjmp	.+56     	; 0x117a <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1142:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
    1146:	e0 91 51 02 	lds	r30, 0x0251	; 0x800251 <TWI_bufPtr.1672>
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	ec 5a       	subi	r30, 0xAC	; 172
    114e:	fd 4f       	sbci	r31, 0xFD	; 253
    1150:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1152:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <TWI_statusReg>
    1156:	81 60       	ori	r24, 0x01	; 1
    1158:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    115c:	84 e9       	ldi	r24, 0x94	; 148
    115e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    1162:	0b c0       	rjmp	.+22     	; 0x117a <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1164:	85 ea       	ldi	r24, 0xA5	; 165
    1166:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    116a:	07 c0       	rjmp	.+14     	; 0x117a <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    116c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
    1170:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1174:	84 e0       	ldi	r24, 0x04	; 4
    1176:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    117a:	ff 91       	pop	r31
    117c:	ef 91       	pop	r30
    117e:	bf 91       	pop	r27
    1180:	af 91       	pop	r26
    1182:	9f 91       	pop	r25
    1184:	8f 91       	pop	r24
    1186:	3f 91       	pop	r19
    1188:	2f 91       	pop	r18
    118a:	0f 90       	pop	r0
    118c:	0b be       	out	0x3b, r0	; 59
    118e:	0f 90       	pop	r0
    1190:	0f be       	out	0x3f, r0	; 63
    1192:	0f 90       	pop	r0
    1194:	1f 90       	pop	r1
    1196:	18 95       	reti

00001198 <USART_transmitChar>:
	//printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
    1198:	e0 ec       	ldi	r30, 0xC0	; 192
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	90 81       	ld	r25, Z
    119e:	95 ff       	sbrs	r25, 5
    11a0:	fd cf       	rjmp	.-6      	; 0x119c <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
    11a2:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    11a6:	08 95       	ret

000011a8 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
    11a8:	e0 ec       	ldi	r30, 0xC0	; 192
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	88 23       	and	r24, r24
    11b0:	ec f7       	brge	.-6      	; 0x11ac <USART_receiveChar+0x4>
		;
	
	return UDR0;
    11b2:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    11b6:	08 95       	ret

000011b8 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
    11b8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
	UBRR0L = (unsigned char) (ubrr);
    11bc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = ((1<<RXEN0) | (1 <<TXEN0));
    11c0:	88 e1       	ldi	r24, 0x18	; 24
    11c2:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7c00c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = ((1<<USBS0) | (3<<UCSZ00));
    11c6:	8e e0       	ldi	r24, 0x0E	; 14
    11c8:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7c00c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
    11cc:	64 ed       	ldi	r22, 0xD4	; 212
    11ce:	78 e0       	ldi	r23, 0x08	; 8
    11d0:	8c ec       	ldi	r24, 0xCC	; 204
    11d2:	98 e0       	ldi	r25, 0x08	; 8
    11d4:	2d d3       	rcall	.+1626   	; 0x1830 <fdevopen>
    11d6:	90 93 89 02 	sts	0x0289, r25	; 0x800289 <uart+0x1>
    11da:	80 93 88 02 	sts	0x0288, r24	; 0x800288 <uart>
    11de:	08 95       	ret

000011e0 <__subsf3>:
    11e0:	50 58       	subi	r21, 0x80	; 128

000011e2 <__addsf3>:
    11e2:	bb 27       	eor	r27, r27
    11e4:	aa 27       	eor	r26, r26
    11e6:	0e d0       	rcall	.+28     	; 0x1204 <__addsf3x>
    11e8:	fc c1       	rjmp	.+1016   	; 0x15e2 <__fp_round>
    11ea:	ed d1       	rcall	.+986    	; 0x15c6 <__fp_pscA>
    11ec:	30 f0       	brcs	.+12     	; 0x11fa <__addsf3+0x18>
    11ee:	f2 d1       	rcall	.+996    	; 0x15d4 <__fp_pscB>
    11f0:	20 f0       	brcs	.+8      	; 0x11fa <__addsf3+0x18>
    11f2:	31 f4       	brne	.+12     	; 0x1200 <__addsf3+0x1e>
    11f4:	9f 3f       	cpi	r25, 0xFF	; 255
    11f6:	11 f4       	brne	.+4      	; 0x11fc <__addsf3+0x1a>
    11f8:	1e f4       	brtc	.+6      	; 0x1200 <__addsf3+0x1e>
    11fa:	bd c1       	rjmp	.+890    	; 0x1576 <__fp_nan>
    11fc:	0e f4       	brtc	.+2      	; 0x1200 <__addsf3+0x1e>
    11fe:	e0 95       	com	r30
    1200:	e7 fb       	bst	r30, 7
    1202:	b3 c1       	rjmp	.+870    	; 0x156a <__fp_inf>

00001204 <__addsf3x>:
    1204:	e9 2f       	mov	r30, r25
    1206:	fe d1       	rcall	.+1020   	; 0x1604 <__fp_split3>
    1208:	80 f3       	brcs	.-32     	; 0x11ea <__addsf3+0x8>
    120a:	ba 17       	cp	r27, r26
    120c:	62 07       	cpc	r22, r18
    120e:	73 07       	cpc	r23, r19
    1210:	84 07       	cpc	r24, r20
    1212:	95 07       	cpc	r25, r21
    1214:	18 f0       	brcs	.+6      	; 0x121c <__addsf3x+0x18>
    1216:	71 f4       	brne	.+28     	; 0x1234 <__addsf3x+0x30>
    1218:	9e f5       	brtc	.+102    	; 0x1280 <__addsf3x+0x7c>
    121a:	16 c2       	rjmp	.+1068   	; 0x1648 <__fp_zero>
    121c:	0e f4       	brtc	.+2      	; 0x1220 <__addsf3x+0x1c>
    121e:	e0 95       	com	r30
    1220:	0b 2e       	mov	r0, r27
    1222:	ba 2f       	mov	r27, r26
    1224:	a0 2d       	mov	r26, r0
    1226:	0b 01       	movw	r0, r22
    1228:	b9 01       	movw	r22, r18
    122a:	90 01       	movw	r18, r0
    122c:	0c 01       	movw	r0, r24
    122e:	ca 01       	movw	r24, r20
    1230:	a0 01       	movw	r20, r0
    1232:	11 24       	eor	r1, r1
    1234:	ff 27       	eor	r31, r31
    1236:	59 1b       	sub	r21, r25
    1238:	99 f0       	breq	.+38     	; 0x1260 <__addsf3x+0x5c>
    123a:	59 3f       	cpi	r21, 0xF9	; 249
    123c:	50 f4       	brcc	.+20     	; 0x1252 <__addsf3x+0x4e>
    123e:	50 3e       	cpi	r21, 0xE0	; 224
    1240:	68 f1       	brcs	.+90     	; 0x129c <__addsf3x+0x98>
    1242:	1a 16       	cp	r1, r26
    1244:	f0 40       	sbci	r31, 0x00	; 0
    1246:	a2 2f       	mov	r26, r18
    1248:	23 2f       	mov	r18, r19
    124a:	34 2f       	mov	r19, r20
    124c:	44 27       	eor	r20, r20
    124e:	58 5f       	subi	r21, 0xF8	; 248
    1250:	f3 cf       	rjmp	.-26     	; 0x1238 <__addsf3x+0x34>
    1252:	46 95       	lsr	r20
    1254:	37 95       	ror	r19
    1256:	27 95       	ror	r18
    1258:	a7 95       	ror	r26
    125a:	f0 40       	sbci	r31, 0x00	; 0
    125c:	53 95       	inc	r21
    125e:	c9 f7       	brne	.-14     	; 0x1252 <__addsf3x+0x4e>
    1260:	7e f4       	brtc	.+30     	; 0x1280 <__addsf3x+0x7c>
    1262:	1f 16       	cp	r1, r31
    1264:	ba 0b       	sbc	r27, r26
    1266:	62 0b       	sbc	r22, r18
    1268:	73 0b       	sbc	r23, r19
    126a:	84 0b       	sbc	r24, r20
    126c:	ba f0       	brmi	.+46     	; 0x129c <__addsf3x+0x98>
    126e:	91 50       	subi	r25, 0x01	; 1
    1270:	a1 f0       	breq	.+40     	; 0x129a <__addsf3x+0x96>
    1272:	ff 0f       	add	r31, r31
    1274:	bb 1f       	adc	r27, r27
    1276:	66 1f       	adc	r22, r22
    1278:	77 1f       	adc	r23, r23
    127a:	88 1f       	adc	r24, r24
    127c:	c2 f7       	brpl	.-16     	; 0x126e <__addsf3x+0x6a>
    127e:	0e c0       	rjmp	.+28     	; 0x129c <__addsf3x+0x98>
    1280:	ba 0f       	add	r27, r26
    1282:	62 1f       	adc	r22, r18
    1284:	73 1f       	adc	r23, r19
    1286:	84 1f       	adc	r24, r20
    1288:	48 f4       	brcc	.+18     	; 0x129c <__addsf3x+0x98>
    128a:	87 95       	ror	r24
    128c:	77 95       	ror	r23
    128e:	67 95       	ror	r22
    1290:	b7 95       	ror	r27
    1292:	f7 95       	ror	r31
    1294:	9e 3f       	cpi	r25, 0xFE	; 254
    1296:	08 f0       	brcs	.+2      	; 0x129a <__addsf3x+0x96>
    1298:	b3 cf       	rjmp	.-154    	; 0x1200 <__addsf3+0x1e>
    129a:	93 95       	inc	r25
    129c:	88 0f       	add	r24, r24
    129e:	08 f0       	brcs	.+2      	; 0x12a2 <__addsf3x+0x9e>
    12a0:	99 27       	eor	r25, r25
    12a2:	ee 0f       	add	r30, r30
    12a4:	97 95       	ror	r25
    12a6:	87 95       	ror	r24
    12a8:	08 95       	ret
    12aa:	8d d1       	rcall	.+794    	; 0x15c6 <__fp_pscA>
    12ac:	58 f0       	brcs	.+22     	; 0x12c4 <__addsf3x+0xc0>
    12ae:	80 e8       	ldi	r24, 0x80	; 128
    12b0:	91 e0       	ldi	r25, 0x01	; 1
    12b2:	09 f4       	brne	.+2      	; 0x12b6 <__addsf3x+0xb2>
    12b4:	9e ef       	ldi	r25, 0xFE	; 254
    12b6:	8e d1       	rcall	.+796    	; 0x15d4 <__fp_pscB>
    12b8:	28 f0       	brcs	.+10     	; 0x12c4 <__addsf3x+0xc0>
    12ba:	40 e8       	ldi	r20, 0x80	; 128
    12bc:	51 e0       	ldi	r21, 0x01	; 1
    12be:	59 f4       	brne	.+22     	; 0x12d6 <atan2+0xe>
    12c0:	5e ef       	ldi	r21, 0xFE	; 254
    12c2:	09 c0       	rjmp	.+18     	; 0x12d6 <atan2+0xe>
    12c4:	58 c1       	rjmp	.+688    	; 0x1576 <__fp_nan>
    12c6:	c0 c1       	rjmp	.+896    	; 0x1648 <__fp_zero>

000012c8 <atan2>:
    12c8:	e9 2f       	mov	r30, r25
    12ca:	e0 78       	andi	r30, 0x80	; 128
    12cc:	9b d1       	rcall	.+822    	; 0x1604 <__fp_split3>
    12ce:	68 f3       	brcs	.-38     	; 0x12aa <__addsf3x+0xa6>
    12d0:	09 2e       	mov	r0, r25
    12d2:	05 2a       	or	r0, r21
    12d4:	c1 f3       	breq	.-16     	; 0x12c6 <__addsf3x+0xc2>
    12d6:	26 17       	cp	r18, r22
    12d8:	37 07       	cpc	r19, r23
    12da:	48 07       	cpc	r20, r24
    12dc:	59 07       	cpc	r21, r25
    12de:	38 f0       	brcs	.+14     	; 0x12ee <atan2+0x26>
    12e0:	0e 2e       	mov	r0, r30
    12e2:	07 f8       	bld	r0, 7
    12e4:	e0 25       	eor	r30, r0
    12e6:	69 f0       	breq	.+26     	; 0x1302 <atan2+0x3a>
    12e8:	e0 25       	eor	r30, r0
    12ea:	e0 64       	ori	r30, 0x40	; 64
    12ec:	0a c0       	rjmp	.+20     	; 0x1302 <atan2+0x3a>
    12ee:	ef 63       	ori	r30, 0x3F	; 63
    12f0:	07 f8       	bld	r0, 7
    12f2:	00 94       	com	r0
    12f4:	07 fa       	bst	r0, 7
    12f6:	db 01       	movw	r26, r22
    12f8:	b9 01       	movw	r22, r18
    12fa:	9d 01       	movw	r18, r26
    12fc:	dc 01       	movw	r26, r24
    12fe:	ca 01       	movw	r24, r20
    1300:	ad 01       	movw	r20, r26
    1302:	ef 93       	push	r30
    1304:	47 d0       	rcall	.+142    	; 0x1394 <__divsf3_pse>
    1306:	6d d1       	rcall	.+730    	; 0x15e2 <__fp_round>
    1308:	0a d0       	rcall	.+20     	; 0x131e <atan>
    130a:	5f 91       	pop	r21
    130c:	55 23       	and	r21, r21
    130e:	31 f0       	breq	.+12     	; 0x131c <atan2+0x54>
    1310:	2b ed       	ldi	r18, 0xDB	; 219
    1312:	3f e0       	ldi	r19, 0x0F	; 15
    1314:	49 e4       	ldi	r20, 0x49	; 73
    1316:	50 fd       	sbrc	r21, 0
    1318:	49 ec       	ldi	r20, 0xC9	; 201
    131a:	63 cf       	rjmp	.-314    	; 0x11e2 <__addsf3>
    131c:	08 95       	ret

0000131e <atan>:
    131e:	df 93       	push	r29
    1320:	dd 27       	eor	r29, r29
    1322:	b9 2f       	mov	r27, r25
    1324:	bf 77       	andi	r27, 0x7F	; 127
    1326:	40 e8       	ldi	r20, 0x80	; 128
    1328:	5f e3       	ldi	r21, 0x3F	; 63
    132a:	16 16       	cp	r1, r22
    132c:	17 06       	cpc	r1, r23
    132e:	48 07       	cpc	r20, r24
    1330:	5b 07       	cpc	r21, r27
    1332:	10 f4       	brcc	.+4      	; 0x1338 <atan+0x1a>
    1334:	d9 2f       	mov	r29, r25
    1336:	93 d1       	rcall	.+806    	; 0x165e <inverse>
    1338:	9f 93       	push	r25
    133a:	8f 93       	push	r24
    133c:	7f 93       	push	r23
    133e:	6f 93       	push	r22
    1340:	f8 d1       	rcall	.+1008   	; 0x1732 <square>
    1342:	e6 e8       	ldi	r30, 0x86	; 134
    1344:	f1 e0       	ldi	r31, 0x01	; 1
    1346:	1a d1       	rcall	.+564    	; 0x157c <__fp_powser>
    1348:	4c d1       	rcall	.+664    	; 0x15e2 <__fp_round>
    134a:	2f 91       	pop	r18
    134c:	3f 91       	pop	r19
    134e:	4f 91       	pop	r20
    1350:	5f 91       	pop	r21
    1352:	98 d1       	rcall	.+816    	; 0x1684 <__mulsf3x>
    1354:	dd 23       	and	r29, r29
    1356:	49 f0       	breq	.+18     	; 0x136a <atan+0x4c>
    1358:	90 58       	subi	r25, 0x80	; 128
    135a:	a2 ea       	ldi	r26, 0xA2	; 162
    135c:	2a ed       	ldi	r18, 0xDA	; 218
    135e:	3f e0       	ldi	r19, 0x0F	; 15
    1360:	49 ec       	ldi	r20, 0xC9	; 201
    1362:	5f e3       	ldi	r21, 0x3F	; 63
    1364:	d0 78       	andi	r29, 0x80	; 128
    1366:	5d 27       	eor	r21, r29
    1368:	4d df       	rcall	.-358    	; 0x1204 <__addsf3x>
    136a:	df 91       	pop	r29
    136c:	3a c1       	rjmp	.+628    	; 0x15e2 <__fp_round>

0000136e <__cmpsf2>:
    136e:	d9 d0       	rcall	.+434    	; 0x1522 <__fp_cmp>
    1370:	08 f4       	brcc	.+2      	; 0x1374 <__cmpsf2+0x6>
    1372:	81 e0       	ldi	r24, 0x01	; 1
    1374:	08 95       	ret

00001376 <__divsf3>:
    1376:	0c d0       	rcall	.+24     	; 0x1390 <__divsf3x>
    1378:	34 c1       	rjmp	.+616    	; 0x15e2 <__fp_round>
    137a:	2c d1       	rcall	.+600    	; 0x15d4 <__fp_pscB>
    137c:	40 f0       	brcs	.+16     	; 0x138e <__divsf3+0x18>
    137e:	23 d1       	rcall	.+582    	; 0x15c6 <__fp_pscA>
    1380:	30 f0       	brcs	.+12     	; 0x138e <__divsf3+0x18>
    1382:	21 f4       	brne	.+8      	; 0x138c <__divsf3+0x16>
    1384:	5f 3f       	cpi	r21, 0xFF	; 255
    1386:	19 f0       	breq	.+6      	; 0x138e <__divsf3+0x18>
    1388:	f0 c0       	rjmp	.+480    	; 0x156a <__fp_inf>
    138a:	51 11       	cpse	r21, r1
    138c:	5e c1       	rjmp	.+700    	; 0x164a <__fp_szero>
    138e:	f3 c0       	rjmp	.+486    	; 0x1576 <__fp_nan>

00001390 <__divsf3x>:
    1390:	39 d1       	rcall	.+626    	; 0x1604 <__fp_split3>
    1392:	98 f3       	brcs	.-26     	; 0x137a <__divsf3+0x4>

00001394 <__divsf3_pse>:
    1394:	99 23       	and	r25, r25
    1396:	c9 f3       	breq	.-14     	; 0x138a <__divsf3+0x14>
    1398:	55 23       	and	r21, r21
    139a:	b1 f3       	breq	.-20     	; 0x1388 <__divsf3+0x12>
    139c:	95 1b       	sub	r25, r21
    139e:	55 0b       	sbc	r21, r21
    13a0:	bb 27       	eor	r27, r27
    13a2:	aa 27       	eor	r26, r26
    13a4:	62 17       	cp	r22, r18
    13a6:	73 07       	cpc	r23, r19
    13a8:	84 07       	cpc	r24, r20
    13aa:	38 f0       	brcs	.+14     	; 0x13ba <__divsf3_pse+0x26>
    13ac:	9f 5f       	subi	r25, 0xFF	; 255
    13ae:	5f 4f       	sbci	r21, 0xFF	; 255
    13b0:	22 0f       	add	r18, r18
    13b2:	33 1f       	adc	r19, r19
    13b4:	44 1f       	adc	r20, r20
    13b6:	aa 1f       	adc	r26, r26
    13b8:	a9 f3       	breq	.-22     	; 0x13a4 <__divsf3_pse+0x10>
    13ba:	33 d0       	rcall	.+102    	; 0x1422 <__divsf3_pse+0x8e>
    13bc:	0e 2e       	mov	r0, r30
    13be:	3a f0       	brmi	.+14     	; 0x13ce <__divsf3_pse+0x3a>
    13c0:	e0 e8       	ldi	r30, 0x80	; 128
    13c2:	30 d0       	rcall	.+96     	; 0x1424 <__divsf3_pse+0x90>
    13c4:	91 50       	subi	r25, 0x01	; 1
    13c6:	50 40       	sbci	r21, 0x00	; 0
    13c8:	e6 95       	lsr	r30
    13ca:	00 1c       	adc	r0, r0
    13cc:	ca f7       	brpl	.-14     	; 0x13c0 <__divsf3_pse+0x2c>
    13ce:	29 d0       	rcall	.+82     	; 0x1422 <__divsf3_pse+0x8e>
    13d0:	fe 2f       	mov	r31, r30
    13d2:	27 d0       	rcall	.+78     	; 0x1422 <__divsf3_pse+0x8e>
    13d4:	66 0f       	add	r22, r22
    13d6:	77 1f       	adc	r23, r23
    13d8:	88 1f       	adc	r24, r24
    13da:	bb 1f       	adc	r27, r27
    13dc:	26 17       	cp	r18, r22
    13de:	37 07       	cpc	r19, r23
    13e0:	48 07       	cpc	r20, r24
    13e2:	ab 07       	cpc	r26, r27
    13e4:	b0 e8       	ldi	r27, 0x80	; 128
    13e6:	09 f0       	breq	.+2      	; 0x13ea <__divsf3_pse+0x56>
    13e8:	bb 0b       	sbc	r27, r27
    13ea:	80 2d       	mov	r24, r0
    13ec:	bf 01       	movw	r22, r30
    13ee:	ff 27       	eor	r31, r31
    13f0:	93 58       	subi	r25, 0x83	; 131
    13f2:	5f 4f       	sbci	r21, 0xFF	; 255
    13f4:	2a f0       	brmi	.+10     	; 0x1400 <__divsf3_pse+0x6c>
    13f6:	9e 3f       	cpi	r25, 0xFE	; 254
    13f8:	51 05       	cpc	r21, r1
    13fa:	68 f0       	brcs	.+26     	; 0x1416 <__divsf3_pse+0x82>
    13fc:	b6 c0       	rjmp	.+364    	; 0x156a <__fp_inf>
    13fe:	25 c1       	rjmp	.+586    	; 0x164a <__fp_szero>
    1400:	5f 3f       	cpi	r21, 0xFF	; 255
    1402:	ec f3       	brlt	.-6      	; 0x13fe <__divsf3_pse+0x6a>
    1404:	98 3e       	cpi	r25, 0xE8	; 232
    1406:	dc f3       	brlt	.-10     	; 0x13fe <__divsf3_pse+0x6a>
    1408:	86 95       	lsr	r24
    140a:	77 95       	ror	r23
    140c:	67 95       	ror	r22
    140e:	b7 95       	ror	r27
    1410:	f7 95       	ror	r31
    1412:	9f 5f       	subi	r25, 0xFF	; 255
    1414:	c9 f7       	brne	.-14     	; 0x1408 <__divsf3_pse+0x74>
    1416:	88 0f       	add	r24, r24
    1418:	91 1d       	adc	r25, r1
    141a:	96 95       	lsr	r25
    141c:	87 95       	ror	r24
    141e:	97 f9       	bld	r25, 7
    1420:	08 95       	ret
    1422:	e1 e0       	ldi	r30, 0x01	; 1
    1424:	66 0f       	add	r22, r22
    1426:	77 1f       	adc	r23, r23
    1428:	88 1f       	adc	r24, r24
    142a:	bb 1f       	adc	r27, r27
    142c:	62 17       	cp	r22, r18
    142e:	73 07       	cpc	r23, r19
    1430:	84 07       	cpc	r24, r20
    1432:	ba 07       	cpc	r27, r26
    1434:	20 f0       	brcs	.+8      	; 0x143e <__divsf3_pse+0xaa>
    1436:	62 1b       	sub	r22, r18
    1438:	73 0b       	sbc	r23, r19
    143a:	84 0b       	sbc	r24, r20
    143c:	ba 0b       	sbc	r27, r26
    143e:	ee 1f       	adc	r30, r30
    1440:	88 f7       	brcc	.-30     	; 0x1424 <__divsf3_pse+0x90>
    1442:	e0 95       	com	r30
    1444:	08 95       	ret

00001446 <__fixsfsi>:
    1446:	04 d0       	rcall	.+8      	; 0x1450 <__fixunssfsi>
    1448:	68 94       	set
    144a:	b1 11       	cpse	r27, r1
    144c:	fe c0       	rjmp	.+508    	; 0x164a <__fp_szero>
    144e:	08 95       	ret

00001450 <__fixunssfsi>:
    1450:	e1 d0       	rcall	.+450    	; 0x1614 <__fp_splitA>
    1452:	88 f0       	brcs	.+34     	; 0x1476 <__fixunssfsi+0x26>
    1454:	9f 57       	subi	r25, 0x7F	; 127
    1456:	90 f0       	brcs	.+36     	; 0x147c <__fixunssfsi+0x2c>
    1458:	b9 2f       	mov	r27, r25
    145a:	99 27       	eor	r25, r25
    145c:	b7 51       	subi	r27, 0x17	; 23
    145e:	a0 f0       	brcs	.+40     	; 0x1488 <__fixunssfsi+0x38>
    1460:	d1 f0       	breq	.+52     	; 0x1496 <__fixunssfsi+0x46>
    1462:	66 0f       	add	r22, r22
    1464:	77 1f       	adc	r23, r23
    1466:	88 1f       	adc	r24, r24
    1468:	99 1f       	adc	r25, r25
    146a:	1a f0       	brmi	.+6      	; 0x1472 <__fixunssfsi+0x22>
    146c:	ba 95       	dec	r27
    146e:	c9 f7       	brne	.-14     	; 0x1462 <__fixunssfsi+0x12>
    1470:	12 c0       	rjmp	.+36     	; 0x1496 <__fixunssfsi+0x46>
    1472:	b1 30       	cpi	r27, 0x01	; 1
    1474:	81 f0       	breq	.+32     	; 0x1496 <__fixunssfsi+0x46>
    1476:	e8 d0       	rcall	.+464    	; 0x1648 <__fp_zero>
    1478:	b1 e0       	ldi	r27, 0x01	; 1
    147a:	08 95       	ret
    147c:	e5 c0       	rjmp	.+458    	; 0x1648 <__fp_zero>
    147e:	67 2f       	mov	r22, r23
    1480:	78 2f       	mov	r23, r24
    1482:	88 27       	eor	r24, r24
    1484:	b8 5f       	subi	r27, 0xF8	; 248
    1486:	39 f0       	breq	.+14     	; 0x1496 <__fixunssfsi+0x46>
    1488:	b9 3f       	cpi	r27, 0xF9	; 249
    148a:	cc f3       	brlt	.-14     	; 0x147e <__fixunssfsi+0x2e>
    148c:	86 95       	lsr	r24
    148e:	77 95       	ror	r23
    1490:	67 95       	ror	r22
    1492:	b3 95       	inc	r27
    1494:	d9 f7       	brne	.-10     	; 0x148c <__fixunssfsi+0x3c>
    1496:	3e f4       	brtc	.+14     	; 0x14a6 <__fixunssfsi+0x56>
    1498:	90 95       	com	r25
    149a:	80 95       	com	r24
    149c:	70 95       	com	r23
    149e:	61 95       	neg	r22
    14a0:	7f 4f       	sbci	r23, 0xFF	; 255
    14a2:	8f 4f       	sbci	r24, 0xFF	; 255
    14a4:	9f 4f       	sbci	r25, 0xFF	; 255
    14a6:	08 95       	ret

000014a8 <__floatunsisf>:
    14a8:	e8 94       	clt
    14aa:	09 c0       	rjmp	.+18     	; 0x14be <__floatsisf+0x12>

000014ac <__floatsisf>:
    14ac:	97 fb       	bst	r25, 7
    14ae:	3e f4       	brtc	.+14     	; 0x14be <__floatsisf+0x12>
    14b0:	90 95       	com	r25
    14b2:	80 95       	com	r24
    14b4:	70 95       	com	r23
    14b6:	61 95       	neg	r22
    14b8:	7f 4f       	sbci	r23, 0xFF	; 255
    14ba:	8f 4f       	sbci	r24, 0xFF	; 255
    14bc:	9f 4f       	sbci	r25, 0xFF	; 255
    14be:	99 23       	and	r25, r25
    14c0:	a9 f0       	breq	.+42     	; 0x14ec <__floatsisf+0x40>
    14c2:	f9 2f       	mov	r31, r25
    14c4:	96 e9       	ldi	r25, 0x96	; 150
    14c6:	bb 27       	eor	r27, r27
    14c8:	93 95       	inc	r25
    14ca:	f6 95       	lsr	r31
    14cc:	87 95       	ror	r24
    14ce:	77 95       	ror	r23
    14d0:	67 95       	ror	r22
    14d2:	b7 95       	ror	r27
    14d4:	f1 11       	cpse	r31, r1
    14d6:	f8 cf       	rjmp	.-16     	; 0x14c8 <__floatsisf+0x1c>
    14d8:	fa f4       	brpl	.+62     	; 0x1518 <__floatsisf+0x6c>
    14da:	bb 0f       	add	r27, r27
    14dc:	11 f4       	brne	.+4      	; 0x14e2 <__floatsisf+0x36>
    14de:	60 ff       	sbrs	r22, 0
    14e0:	1b c0       	rjmp	.+54     	; 0x1518 <__floatsisf+0x6c>
    14e2:	6f 5f       	subi	r22, 0xFF	; 255
    14e4:	7f 4f       	sbci	r23, 0xFF	; 255
    14e6:	8f 4f       	sbci	r24, 0xFF	; 255
    14e8:	9f 4f       	sbci	r25, 0xFF	; 255
    14ea:	16 c0       	rjmp	.+44     	; 0x1518 <__floatsisf+0x6c>
    14ec:	88 23       	and	r24, r24
    14ee:	11 f0       	breq	.+4      	; 0x14f4 <__floatsisf+0x48>
    14f0:	96 e9       	ldi	r25, 0x96	; 150
    14f2:	11 c0       	rjmp	.+34     	; 0x1516 <__floatsisf+0x6a>
    14f4:	77 23       	and	r23, r23
    14f6:	21 f0       	breq	.+8      	; 0x1500 <__floatsisf+0x54>
    14f8:	9e e8       	ldi	r25, 0x8E	; 142
    14fa:	87 2f       	mov	r24, r23
    14fc:	76 2f       	mov	r23, r22
    14fe:	05 c0       	rjmp	.+10     	; 0x150a <__floatsisf+0x5e>
    1500:	66 23       	and	r22, r22
    1502:	71 f0       	breq	.+28     	; 0x1520 <__floatsisf+0x74>
    1504:	96 e8       	ldi	r25, 0x86	; 134
    1506:	86 2f       	mov	r24, r22
    1508:	70 e0       	ldi	r23, 0x00	; 0
    150a:	60 e0       	ldi	r22, 0x00	; 0
    150c:	2a f0       	brmi	.+10     	; 0x1518 <__floatsisf+0x6c>
    150e:	9a 95       	dec	r25
    1510:	66 0f       	add	r22, r22
    1512:	77 1f       	adc	r23, r23
    1514:	88 1f       	adc	r24, r24
    1516:	da f7       	brpl	.-10     	; 0x150e <__floatsisf+0x62>
    1518:	88 0f       	add	r24, r24
    151a:	96 95       	lsr	r25
    151c:	87 95       	ror	r24
    151e:	97 f9       	bld	r25, 7
    1520:	08 95       	ret

00001522 <__fp_cmp>:
    1522:	99 0f       	add	r25, r25
    1524:	00 08       	sbc	r0, r0
    1526:	55 0f       	add	r21, r21
    1528:	aa 0b       	sbc	r26, r26
    152a:	e0 e8       	ldi	r30, 0x80	; 128
    152c:	fe ef       	ldi	r31, 0xFE	; 254
    152e:	16 16       	cp	r1, r22
    1530:	17 06       	cpc	r1, r23
    1532:	e8 07       	cpc	r30, r24
    1534:	f9 07       	cpc	r31, r25
    1536:	c0 f0       	brcs	.+48     	; 0x1568 <__fp_cmp+0x46>
    1538:	12 16       	cp	r1, r18
    153a:	13 06       	cpc	r1, r19
    153c:	e4 07       	cpc	r30, r20
    153e:	f5 07       	cpc	r31, r21
    1540:	98 f0       	brcs	.+38     	; 0x1568 <__fp_cmp+0x46>
    1542:	62 1b       	sub	r22, r18
    1544:	73 0b       	sbc	r23, r19
    1546:	84 0b       	sbc	r24, r20
    1548:	95 0b       	sbc	r25, r21
    154a:	39 f4       	brne	.+14     	; 0x155a <__fp_cmp+0x38>
    154c:	0a 26       	eor	r0, r26
    154e:	61 f0       	breq	.+24     	; 0x1568 <__fp_cmp+0x46>
    1550:	23 2b       	or	r18, r19
    1552:	24 2b       	or	r18, r20
    1554:	25 2b       	or	r18, r21
    1556:	21 f4       	brne	.+8      	; 0x1560 <__fp_cmp+0x3e>
    1558:	08 95       	ret
    155a:	0a 26       	eor	r0, r26
    155c:	09 f4       	brne	.+2      	; 0x1560 <__fp_cmp+0x3e>
    155e:	a1 40       	sbci	r26, 0x01	; 1
    1560:	a6 95       	lsr	r26
    1562:	8f ef       	ldi	r24, 0xFF	; 255
    1564:	81 1d       	adc	r24, r1
    1566:	81 1d       	adc	r24, r1
    1568:	08 95       	ret

0000156a <__fp_inf>:
    156a:	97 f9       	bld	r25, 7
    156c:	9f 67       	ori	r25, 0x7F	; 127
    156e:	80 e8       	ldi	r24, 0x80	; 128
    1570:	70 e0       	ldi	r23, 0x00	; 0
    1572:	60 e0       	ldi	r22, 0x00	; 0
    1574:	08 95       	ret

00001576 <__fp_nan>:
    1576:	9f ef       	ldi	r25, 0xFF	; 255
    1578:	80 ec       	ldi	r24, 0xC0	; 192
    157a:	08 95       	ret

0000157c <__fp_powser>:
    157c:	df 93       	push	r29
    157e:	cf 93       	push	r28
    1580:	1f 93       	push	r17
    1582:	0f 93       	push	r16
    1584:	ff 92       	push	r15
    1586:	ef 92       	push	r14
    1588:	df 92       	push	r13
    158a:	7b 01       	movw	r14, r22
    158c:	8c 01       	movw	r16, r24
    158e:	68 94       	set
    1590:	05 c0       	rjmp	.+10     	; 0x159c <__fp_powser+0x20>
    1592:	da 2e       	mov	r13, r26
    1594:	ef 01       	movw	r28, r30
    1596:	76 d0       	rcall	.+236    	; 0x1684 <__mulsf3x>
    1598:	fe 01       	movw	r30, r28
    159a:	e8 94       	clt
    159c:	a5 91       	lpm	r26, Z+
    159e:	25 91       	lpm	r18, Z+
    15a0:	35 91       	lpm	r19, Z+
    15a2:	45 91       	lpm	r20, Z+
    15a4:	55 91       	lpm	r21, Z+
    15a6:	ae f3       	brts	.-22     	; 0x1592 <__fp_powser+0x16>
    15a8:	ef 01       	movw	r28, r30
    15aa:	2c de       	rcall	.-936    	; 0x1204 <__addsf3x>
    15ac:	fe 01       	movw	r30, r28
    15ae:	97 01       	movw	r18, r14
    15b0:	a8 01       	movw	r20, r16
    15b2:	da 94       	dec	r13
    15b4:	79 f7       	brne	.-34     	; 0x1594 <__fp_powser+0x18>
    15b6:	df 90       	pop	r13
    15b8:	ef 90       	pop	r14
    15ba:	ff 90       	pop	r15
    15bc:	0f 91       	pop	r16
    15be:	1f 91       	pop	r17
    15c0:	cf 91       	pop	r28
    15c2:	df 91       	pop	r29
    15c4:	08 95       	ret

000015c6 <__fp_pscA>:
    15c6:	00 24       	eor	r0, r0
    15c8:	0a 94       	dec	r0
    15ca:	16 16       	cp	r1, r22
    15cc:	17 06       	cpc	r1, r23
    15ce:	18 06       	cpc	r1, r24
    15d0:	09 06       	cpc	r0, r25
    15d2:	08 95       	ret

000015d4 <__fp_pscB>:
    15d4:	00 24       	eor	r0, r0
    15d6:	0a 94       	dec	r0
    15d8:	12 16       	cp	r1, r18
    15da:	13 06       	cpc	r1, r19
    15dc:	14 06       	cpc	r1, r20
    15de:	05 06       	cpc	r0, r21
    15e0:	08 95       	ret

000015e2 <__fp_round>:
    15e2:	09 2e       	mov	r0, r25
    15e4:	03 94       	inc	r0
    15e6:	00 0c       	add	r0, r0
    15e8:	11 f4       	brne	.+4      	; 0x15ee <__fp_round+0xc>
    15ea:	88 23       	and	r24, r24
    15ec:	52 f0       	brmi	.+20     	; 0x1602 <__fp_round+0x20>
    15ee:	bb 0f       	add	r27, r27
    15f0:	40 f4       	brcc	.+16     	; 0x1602 <__fp_round+0x20>
    15f2:	bf 2b       	or	r27, r31
    15f4:	11 f4       	brne	.+4      	; 0x15fa <__fp_round+0x18>
    15f6:	60 ff       	sbrs	r22, 0
    15f8:	04 c0       	rjmp	.+8      	; 0x1602 <__fp_round+0x20>
    15fa:	6f 5f       	subi	r22, 0xFF	; 255
    15fc:	7f 4f       	sbci	r23, 0xFF	; 255
    15fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1600:	9f 4f       	sbci	r25, 0xFF	; 255
    1602:	08 95       	ret

00001604 <__fp_split3>:
    1604:	57 fd       	sbrc	r21, 7
    1606:	90 58       	subi	r25, 0x80	; 128
    1608:	44 0f       	add	r20, r20
    160a:	55 1f       	adc	r21, r21
    160c:	59 f0       	breq	.+22     	; 0x1624 <__fp_splitA+0x10>
    160e:	5f 3f       	cpi	r21, 0xFF	; 255
    1610:	71 f0       	breq	.+28     	; 0x162e <__fp_splitA+0x1a>
    1612:	47 95       	ror	r20

00001614 <__fp_splitA>:
    1614:	88 0f       	add	r24, r24
    1616:	97 fb       	bst	r25, 7
    1618:	99 1f       	adc	r25, r25
    161a:	61 f0       	breq	.+24     	; 0x1634 <__fp_splitA+0x20>
    161c:	9f 3f       	cpi	r25, 0xFF	; 255
    161e:	79 f0       	breq	.+30     	; 0x163e <__fp_splitA+0x2a>
    1620:	87 95       	ror	r24
    1622:	08 95       	ret
    1624:	12 16       	cp	r1, r18
    1626:	13 06       	cpc	r1, r19
    1628:	14 06       	cpc	r1, r20
    162a:	55 1f       	adc	r21, r21
    162c:	f2 cf       	rjmp	.-28     	; 0x1612 <__fp_split3+0xe>
    162e:	46 95       	lsr	r20
    1630:	f1 df       	rcall	.-30     	; 0x1614 <__fp_splitA>
    1632:	08 c0       	rjmp	.+16     	; 0x1644 <__fp_splitA+0x30>
    1634:	16 16       	cp	r1, r22
    1636:	17 06       	cpc	r1, r23
    1638:	18 06       	cpc	r1, r24
    163a:	99 1f       	adc	r25, r25
    163c:	f1 cf       	rjmp	.-30     	; 0x1620 <__fp_splitA+0xc>
    163e:	86 95       	lsr	r24
    1640:	71 05       	cpc	r23, r1
    1642:	61 05       	cpc	r22, r1
    1644:	08 94       	sec
    1646:	08 95       	ret

00001648 <__fp_zero>:
    1648:	e8 94       	clt

0000164a <__fp_szero>:
    164a:	bb 27       	eor	r27, r27
    164c:	66 27       	eor	r22, r22
    164e:	77 27       	eor	r23, r23
    1650:	cb 01       	movw	r24, r22
    1652:	97 f9       	bld	r25, 7
    1654:	08 95       	ret

00001656 <__gesf2>:
    1656:	65 df       	rcall	.-310    	; 0x1522 <__fp_cmp>
    1658:	08 f4       	brcc	.+2      	; 0x165c <__gesf2+0x6>
    165a:	8f ef       	ldi	r24, 0xFF	; 255
    165c:	08 95       	ret

0000165e <inverse>:
    165e:	9b 01       	movw	r18, r22
    1660:	ac 01       	movw	r20, r24
    1662:	60 e0       	ldi	r22, 0x00	; 0
    1664:	70 e0       	ldi	r23, 0x00	; 0
    1666:	80 e8       	ldi	r24, 0x80	; 128
    1668:	9f e3       	ldi	r25, 0x3F	; 63
    166a:	85 ce       	rjmp	.-758    	; 0x1376 <__divsf3>

0000166c <__mulsf3>:
    166c:	0b d0       	rcall	.+22     	; 0x1684 <__mulsf3x>
    166e:	b9 cf       	rjmp	.-142    	; 0x15e2 <__fp_round>
    1670:	aa df       	rcall	.-172    	; 0x15c6 <__fp_pscA>
    1672:	28 f0       	brcs	.+10     	; 0x167e <__mulsf3+0x12>
    1674:	af df       	rcall	.-162    	; 0x15d4 <__fp_pscB>
    1676:	18 f0       	brcs	.+6      	; 0x167e <__mulsf3+0x12>
    1678:	95 23       	and	r25, r21
    167a:	09 f0       	breq	.+2      	; 0x167e <__mulsf3+0x12>
    167c:	76 cf       	rjmp	.-276    	; 0x156a <__fp_inf>
    167e:	7b cf       	rjmp	.-266    	; 0x1576 <__fp_nan>
    1680:	11 24       	eor	r1, r1
    1682:	e3 cf       	rjmp	.-58     	; 0x164a <__fp_szero>

00001684 <__mulsf3x>:
    1684:	bf df       	rcall	.-130    	; 0x1604 <__fp_split3>
    1686:	a0 f3       	brcs	.-24     	; 0x1670 <__mulsf3+0x4>

00001688 <__mulsf3_pse>:
    1688:	95 9f       	mul	r25, r21
    168a:	d1 f3       	breq	.-12     	; 0x1680 <__mulsf3+0x14>
    168c:	95 0f       	add	r25, r21
    168e:	50 e0       	ldi	r21, 0x00	; 0
    1690:	55 1f       	adc	r21, r21
    1692:	62 9f       	mul	r22, r18
    1694:	f0 01       	movw	r30, r0
    1696:	72 9f       	mul	r23, r18
    1698:	bb 27       	eor	r27, r27
    169a:	f0 0d       	add	r31, r0
    169c:	b1 1d       	adc	r27, r1
    169e:	63 9f       	mul	r22, r19
    16a0:	aa 27       	eor	r26, r26
    16a2:	f0 0d       	add	r31, r0
    16a4:	b1 1d       	adc	r27, r1
    16a6:	aa 1f       	adc	r26, r26
    16a8:	64 9f       	mul	r22, r20
    16aa:	66 27       	eor	r22, r22
    16ac:	b0 0d       	add	r27, r0
    16ae:	a1 1d       	adc	r26, r1
    16b0:	66 1f       	adc	r22, r22
    16b2:	82 9f       	mul	r24, r18
    16b4:	22 27       	eor	r18, r18
    16b6:	b0 0d       	add	r27, r0
    16b8:	a1 1d       	adc	r26, r1
    16ba:	62 1f       	adc	r22, r18
    16bc:	73 9f       	mul	r23, r19
    16be:	b0 0d       	add	r27, r0
    16c0:	a1 1d       	adc	r26, r1
    16c2:	62 1f       	adc	r22, r18
    16c4:	83 9f       	mul	r24, r19
    16c6:	a0 0d       	add	r26, r0
    16c8:	61 1d       	adc	r22, r1
    16ca:	22 1f       	adc	r18, r18
    16cc:	74 9f       	mul	r23, r20
    16ce:	33 27       	eor	r19, r19
    16d0:	a0 0d       	add	r26, r0
    16d2:	61 1d       	adc	r22, r1
    16d4:	23 1f       	adc	r18, r19
    16d6:	84 9f       	mul	r24, r20
    16d8:	60 0d       	add	r22, r0
    16da:	21 1d       	adc	r18, r1
    16dc:	82 2f       	mov	r24, r18
    16de:	76 2f       	mov	r23, r22
    16e0:	6a 2f       	mov	r22, r26
    16e2:	11 24       	eor	r1, r1
    16e4:	9f 57       	subi	r25, 0x7F	; 127
    16e6:	50 40       	sbci	r21, 0x00	; 0
    16e8:	8a f0       	brmi	.+34     	; 0x170c <__mulsf3_pse+0x84>
    16ea:	e1 f0       	breq	.+56     	; 0x1724 <__mulsf3_pse+0x9c>
    16ec:	88 23       	and	r24, r24
    16ee:	4a f0       	brmi	.+18     	; 0x1702 <__mulsf3_pse+0x7a>
    16f0:	ee 0f       	add	r30, r30
    16f2:	ff 1f       	adc	r31, r31
    16f4:	bb 1f       	adc	r27, r27
    16f6:	66 1f       	adc	r22, r22
    16f8:	77 1f       	adc	r23, r23
    16fa:	88 1f       	adc	r24, r24
    16fc:	91 50       	subi	r25, 0x01	; 1
    16fe:	50 40       	sbci	r21, 0x00	; 0
    1700:	a9 f7       	brne	.-22     	; 0x16ec <__mulsf3_pse+0x64>
    1702:	9e 3f       	cpi	r25, 0xFE	; 254
    1704:	51 05       	cpc	r21, r1
    1706:	70 f0       	brcs	.+28     	; 0x1724 <__mulsf3_pse+0x9c>
    1708:	30 cf       	rjmp	.-416    	; 0x156a <__fp_inf>
    170a:	9f cf       	rjmp	.-194    	; 0x164a <__fp_szero>
    170c:	5f 3f       	cpi	r21, 0xFF	; 255
    170e:	ec f3       	brlt	.-6      	; 0x170a <__mulsf3_pse+0x82>
    1710:	98 3e       	cpi	r25, 0xE8	; 232
    1712:	dc f3       	brlt	.-10     	; 0x170a <__mulsf3_pse+0x82>
    1714:	86 95       	lsr	r24
    1716:	77 95       	ror	r23
    1718:	67 95       	ror	r22
    171a:	b7 95       	ror	r27
    171c:	f7 95       	ror	r31
    171e:	e7 95       	ror	r30
    1720:	9f 5f       	subi	r25, 0xFF	; 255
    1722:	c1 f7       	brne	.-16     	; 0x1714 <__mulsf3_pse+0x8c>
    1724:	fe 2b       	or	r31, r30
    1726:	88 0f       	add	r24, r24
    1728:	91 1d       	adc	r25, r1
    172a:	96 95       	lsr	r25
    172c:	87 95       	ror	r24
    172e:	97 f9       	bld	r25, 7
    1730:	08 95       	ret

00001732 <square>:
    1732:	9b 01       	movw	r18, r22
    1734:	ac 01       	movw	r20, r24
    1736:	9a cf       	rjmp	.-204    	; 0x166c <__mulsf3>

00001738 <__divmodhi4>:
    1738:	97 fb       	bst	r25, 7
    173a:	07 2e       	mov	r0, r23
    173c:	16 f4       	brtc	.+4      	; 0x1742 <__divmodhi4+0xa>
    173e:	00 94       	com	r0
    1740:	06 d0       	rcall	.+12     	; 0x174e <__divmodhi4_neg1>
    1742:	77 fd       	sbrc	r23, 7
    1744:	08 d0       	rcall	.+16     	; 0x1756 <__divmodhi4_neg2>
    1746:	3e d0       	rcall	.+124    	; 0x17c4 <__udivmodhi4>
    1748:	07 fc       	sbrc	r0, 7
    174a:	05 d0       	rcall	.+10     	; 0x1756 <__divmodhi4_neg2>
    174c:	3e f4       	brtc	.+14     	; 0x175c <__divmodhi4_exit>

0000174e <__divmodhi4_neg1>:
    174e:	90 95       	com	r25
    1750:	81 95       	neg	r24
    1752:	9f 4f       	sbci	r25, 0xFF	; 255
    1754:	08 95       	ret

00001756 <__divmodhi4_neg2>:
    1756:	70 95       	com	r23
    1758:	61 95       	neg	r22
    175a:	7f 4f       	sbci	r23, 0xFF	; 255

0000175c <__divmodhi4_exit>:
    175c:	08 95       	ret

0000175e <__divmodsi4>:
    175e:	05 2e       	mov	r0, r21
    1760:	97 fb       	bst	r25, 7
    1762:	16 f4       	brtc	.+4      	; 0x1768 <__divmodsi4+0xa>
    1764:	00 94       	com	r0
    1766:	0f d0       	rcall	.+30     	; 0x1786 <__negsi2>
    1768:	57 fd       	sbrc	r21, 7
    176a:	05 d0       	rcall	.+10     	; 0x1776 <__divmodsi4_neg2>
    176c:	3f d0       	rcall	.+126    	; 0x17ec <__udivmodsi4>
    176e:	07 fc       	sbrc	r0, 7
    1770:	02 d0       	rcall	.+4      	; 0x1776 <__divmodsi4_neg2>
    1772:	46 f4       	brtc	.+16     	; 0x1784 <__divmodsi4_exit>
    1774:	08 c0       	rjmp	.+16     	; 0x1786 <__negsi2>

00001776 <__divmodsi4_neg2>:
    1776:	50 95       	com	r21
    1778:	40 95       	com	r20
    177a:	30 95       	com	r19
    177c:	21 95       	neg	r18
    177e:	3f 4f       	sbci	r19, 0xFF	; 255
    1780:	4f 4f       	sbci	r20, 0xFF	; 255
    1782:	5f 4f       	sbci	r21, 0xFF	; 255

00001784 <__divmodsi4_exit>:
    1784:	08 95       	ret

00001786 <__negsi2>:
    1786:	90 95       	com	r25
    1788:	80 95       	com	r24
    178a:	70 95       	com	r23
    178c:	61 95       	neg	r22
    178e:	7f 4f       	sbci	r23, 0xFF	; 255
    1790:	8f 4f       	sbci	r24, 0xFF	; 255
    1792:	9f 4f       	sbci	r25, 0xFF	; 255
    1794:	08 95       	ret

00001796 <__tablejump2__>:
    1796:	ee 0f       	add	r30, r30
    1798:	ff 1f       	adc	r31, r31
    179a:	88 1f       	adc	r24, r24
    179c:	8b bf       	out	0x3b, r24	; 59
    179e:	07 90       	elpm	r0, Z+
    17a0:	f6 91       	elpm	r31, Z
    17a2:	e0 2d       	mov	r30, r0
    17a4:	19 94       	eijmp

000017a6 <__umulhisi3>:
    17a6:	a2 9f       	mul	r26, r18
    17a8:	b0 01       	movw	r22, r0
    17aa:	b3 9f       	mul	r27, r19
    17ac:	c0 01       	movw	r24, r0
    17ae:	a3 9f       	mul	r26, r19
    17b0:	70 0d       	add	r23, r0
    17b2:	81 1d       	adc	r24, r1
    17b4:	11 24       	eor	r1, r1
    17b6:	91 1d       	adc	r25, r1
    17b8:	b2 9f       	mul	r27, r18
    17ba:	70 0d       	add	r23, r0
    17bc:	81 1d       	adc	r24, r1
    17be:	11 24       	eor	r1, r1
    17c0:	91 1d       	adc	r25, r1
    17c2:	08 95       	ret

000017c4 <__udivmodhi4>:
    17c4:	aa 1b       	sub	r26, r26
    17c6:	bb 1b       	sub	r27, r27
    17c8:	51 e1       	ldi	r21, 0x11	; 17
    17ca:	07 c0       	rjmp	.+14     	; 0x17da <__udivmodhi4_ep>

000017cc <__udivmodhi4_loop>:
    17cc:	aa 1f       	adc	r26, r26
    17ce:	bb 1f       	adc	r27, r27
    17d0:	a6 17       	cp	r26, r22
    17d2:	b7 07       	cpc	r27, r23
    17d4:	10 f0       	brcs	.+4      	; 0x17da <__udivmodhi4_ep>
    17d6:	a6 1b       	sub	r26, r22
    17d8:	b7 0b       	sbc	r27, r23

000017da <__udivmodhi4_ep>:
    17da:	88 1f       	adc	r24, r24
    17dc:	99 1f       	adc	r25, r25
    17de:	5a 95       	dec	r21
    17e0:	a9 f7       	brne	.-22     	; 0x17cc <__udivmodhi4_loop>
    17e2:	80 95       	com	r24
    17e4:	90 95       	com	r25
    17e6:	bc 01       	movw	r22, r24
    17e8:	cd 01       	movw	r24, r26
    17ea:	08 95       	ret

000017ec <__udivmodsi4>:
    17ec:	a1 e2       	ldi	r26, 0x21	; 33
    17ee:	1a 2e       	mov	r1, r26
    17f0:	aa 1b       	sub	r26, r26
    17f2:	bb 1b       	sub	r27, r27
    17f4:	fd 01       	movw	r30, r26
    17f6:	0d c0       	rjmp	.+26     	; 0x1812 <__udivmodsi4_ep>

000017f8 <__udivmodsi4_loop>:
    17f8:	aa 1f       	adc	r26, r26
    17fa:	bb 1f       	adc	r27, r27
    17fc:	ee 1f       	adc	r30, r30
    17fe:	ff 1f       	adc	r31, r31
    1800:	a2 17       	cp	r26, r18
    1802:	b3 07       	cpc	r27, r19
    1804:	e4 07       	cpc	r30, r20
    1806:	f5 07       	cpc	r31, r21
    1808:	20 f0       	brcs	.+8      	; 0x1812 <__udivmodsi4_ep>
    180a:	a2 1b       	sub	r26, r18
    180c:	b3 0b       	sbc	r27, r19
    180e:	e4 0b       	sbc	r30, r20
    1810:	f5 0b       	sbc	r31, r21

00001812 <__udivmodsi4_ep>:
    1812:	66 1f       	adc	r22, r22
    1814:	77 1f       	adc	r23, r23
    1816:	88 1f       	adc	r24, r24
    1818:	99 1f       	adc	r25, r25
    181a:	1a 94       	dec	r1
    181c:	69 f7       	brne	.-38     	; 0x17f8 <__udivmodsi4_loop>
    181e:	60 95       	com	r22
    1820:	70 95       	com	r23
    1822:	80 95       	com	r24
    1824:	90 95       	com	r25
    1826:	9b 01       	movw	r18, r22
    1828:	ac 01       	movw	r20, r24
    182a:	bd 01       	movw	r22, r26
    182c:	cf 01       	movw	r24, r30
    182e:	08 95       	ret

00001830 <fdevopen>:
    1830:	0f 93       	push	r16
    1832:	1f 93       	push	r17
    1834:	cf 93       	push	r28
    1836:	df 93       	push	r29
    1838:	00 97       	sbiw	r24, 0x00	; 0
    183a:	31 f4       	brne	.+12     	; 0x1848 <fdevopen+0x18>
    183c:	61 15       	cp	r22, r1
    183e:	71 05       	cpc	r23, r1
    1840:	19 f4       	brne	.+6      	; 0x1848 <fdevopen+0x18>
    1842:	80 e0       	ldi	r24, 0x00	; 0
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	39 c0       	rjmp	.+114    	; 0x18ba <fdevopen+0x8a>
    1848:	8b 01       	movw	r16, r22
    184a:	ec 01       	movw	r28, r24
    184c:	6e e0       	ldi	r22, 0x0E	; 14
    184e:	70 e0       	ldi	r23, 0x00	; 0
    1850:	81 e0       	ldi	r24, 0x01	; 1
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	47 d2       	rcall	.+1166   	; 0x1ce4 <calloc>
    1856:	fc 01       	movw	r30, r24
    1858:	89 2b       	or	r24, r25
    185a:	99 f3       	breq	.-26     	; 0x1842 <fdevopen+0x12>
    185c:	80 e8       	ldi	r24, 0x80	; 128
    185e:	83 83       	std	Z+3, r24	; 0x03
    1860:	01 15       	cp	r16, r1
    1862:	11 05       	cpc	r17, r1
    1864:	71 f0       	breq	.+28     	; 0x1882 <fdevopen+0x52>
    1866:	13 87       	std	Z+11, r17	; 0x0b
    1868:	02 87       	std	Z+10, r16	; 0x0a
    186a:	81 e8       	ldi	r24, 0x81	; 129
    186c:	83 83       	std	Z+3, r24	; 0x03
    186e:	80 91 8a 02 	lds	r24, 0x028A	; 0x80028a <__iob>
    1872:	90 91 8b 02 	lds	r25, 0x028B	; 0x80028b <__iob+0x1>
    1876:	89 2b       	or	r24, r25
    1878:	21 f4       	brne	.+8      	; 0x1882 <fdevopen+0x52>
    187a:	f0 93 8b 02 	sts	0x028B, r31	; 0x80028b <__iob+0x1>
    187e:	e0 93 8a 02 	sts	0x028A, r30	; 0x80028a <__iob>
    1882:	20 97       	sbiw	r28, 0x00	; 0
    1884:	c9 f0       	breq	.+50     	; 0x18b8 <fdevopen+0x88>
    1886:	d1 87       	std	Z+9, r29	; 0x09
    1888:	c0 87       	std	Z+8, r28	; 0x08
    188a:	83 81       	ldd	r24, Z+3	; 0x03
    188c:	82 60       	ori	r24, 0x02	; 2
    188e:	83 83       	std	Z+3, r24	; 0x03
    1890:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <__iob+0x2>
    1894:	90 91 8d 02 	lds	r25, 0x028D	; 0x80028d <__iob+0x3>
    1898:	89 2b       	or	r24, r25
    189a:	71 f4       	brne	.+28     	; 0x18b8 <fdevopen+0x88>
    189c:	f0 93 8d 02 	sts	0x028D, r31	; 0x80028d <__iob+0x3>
    18a0:	e0 93 8c 02 	sts	0x028C, r30	; 0x80028c <__iob+0x2>
    18a4:	80 91 8e 02 	lds	r24, 0x028E	; 0x80028e <__iob+0x4>
    18a8:	90 91 8f 02 	lds	r25, 0x028F	; 0x80028f <__iob+0x5>
    18ac:	89 2b       	or	r24, r25
    18ae:	21 f4       	brne	.+8      	; 0x18b8 <fdevopen+0x88>
    18b0:	f0 93 8f 02 	sts	0x028F, r31	; 0x80028f <__iob+0x5>
    18b4:	e0 93 8e 02 	sts	0x028E, r30	; 0x80028e <__iob+0x4>
    18b8:	cf 01       	movw	r24, r30
    18ba:	df 91       	pop	r29
    18bc:	cf 91       	pop	r28
    18be:	1f 91       	pop	r17
    18c0:	0f 91       	pop	r16
    18c2:	08 95       	ret

000018c4 <printf>:
    18c4:	cf 93       	push	r28
    18c6:	df 93       	push	r29
    18c8:	cd b7       	in	r28, 0x3d	; 61
    18ca:	de b7       	in	r29, 0x3e	; 62
    18cc:	ae 01       	movw	r20, r28
    18ce:	4a 5f       	subi	r20, 0xFA	; 250
    18d0:	5f 4f       	sbci	r21, 0xFF	; 255
    18d2:	fa 01       	movw	r30, r20
    18d4:	61 91       	ld	r22, Z+
    18d6:	71 91       	ld	r23, Z+
    18d8:	af 01       	movw	r20, r30
    18da:	80 91 8c 02 	lds	r24, 0x028C	; 0x80028c <__iob+0x2>
    18de:	90 91 8d 02 	lds	r25, 0x028D	; 0x80028d <__iob+0x3>
    18e2:	03 d0       	rcall	.+6      	; 0x18ea <vfprintf>
    18e4:	df 91       	pop	r29
    18e6:	cf 91       	pop	r28
    18e8:	08 95       	ret

000018ea <vfprintf>:
    18ea:	2f 92       	push	r2
    18ec:	3f 92       	push	r3
    18ee:	4f 92       	push	r4
    18f0:	5f 92       	push	r5
    18f2:	6f 92       	push	r6
    18f4:	7f 92       	push	r7
    18f6:	8f 92       	push	r8
    18f8:	9f 92       	push	r9
    18fa:	af 92       	push	r10
    18fc:	bf 92       	push	r11
    18fe:	cf 92       	push	r12
    1900:	df 92       	push	r13
    1902:	ef 92       	push	r14
    1904:	ff 92       	push	r15
    1906:	0f 93       	push	r16
    1908:	1f 93       	push	r17
    190a:	cf 93       	push	r28
    190c:	df 93       	push	r29
    190e:	cd b7       	in	r28, 0x3d	; 61
    1910:	de b7       	in	r29, 0x3e	; 62
    1912:	2b 97       	sbiw	r28, 0x0b	; 11
    1914:	0f b6       	in	r0, 0x3f	; 63
    1916:	f8 94       	cli
    1918:	de bf       	out	0x3e, r29	; 62
    191a:	0f be       	out	0x3f, r0	; 63
    191c:	cd bf       	out	0x3d, r28	; 61
    191e:	6c 01       	movw	r12, r24
    1920:	7b 01       	movw	r14, r22
    1922:	8a 01       	movw	r16, r20
    1924:	fc 01       	movw	r30, r24
    1926:	17 82       	std	Z+7, r1	; 0x07
    1928:	16 82       	std	Z+6, r1	; 0x06
    192a:	83 81       	ldd	r24, Z+3	; 0x03
    192c:	81 ff       	sbrs	r24, 1
    192e:	bf c1       	rjmp	.+894    	; 0x1cae <vfprintf+0x3c4>
    1930:	ce 01       	movw	r24, r28
    1932:	01 96       	adiw	r24, 0x01	; 1
    1934:	3c 01       	movw	r6, r24
    1936:	f6 01       	movw	r30, r12
    1938:	93 81       	ldd	r25, Z+3	; 0x03
    193a:	f7 01       	movw	r30, r14
    193c:	93 fd       	sbrc	r25, 3
    193e:	85 91       	lpm	r24, Z+
    1940:	93 ff       	sbrs	r25, 3
    1942:	81 91       	ld	r24, Z+
    1944:	7f 01       	movw	r14, r30
    1946:	88 23       	and	r24, r24
    1948:	09 f4       	brne	.+2      	; 0x194c <vfprintf+0x62>
    194a:	ad c1       	rjmp	.+858    	; 0x1ca6 <vfprintf+0x3bc>
    194c:	85 32       	cpi	r24, 0x25	; 37
    194e:	39 f4       	brne	.+14     	; 0x195e <vfprintf+0x74>
    1950:	93 fd       	sbrc	r25, 3
    1952:	85 91       	lpm	r24, Z+
    1954:	93 ff       	sbrs	r25, 3
    1956:	81 91       	ld	r24, Z+
    1958:	7f 01       	movw	r14, r30
    195a:	85 32       	cpi	r24, 0x25	; 37
    195c:	21 f4       	brne	.+8      	; 0x1966 <vfprintf+0x7c>
    195e:	b6 01       	movw	r22, r12
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	18 d3       	rcall	.+1584   	; 0x1f94 <fputc>
    1964:	e8 cf       	rjmp	.-48     	; 0x1936 <vfprintf+0x4c>
    1966:	91 2c       	mov	r9, r1
    1968:	21 2c       	mov	r2, r1
    196a:	31 2c       	mov	r3, r1
    196c:	ff e1       	ldi	r31, 0x1F	; 31
    196e:	f3 15       	cp	r31, r3
    1970:	d8 f0       	brcs	.+54     	; 0x19a8 <vfprintf+0xbe>
    1972:	8b 32       	cpi	r24, 0x2B	; 43
    1974:	79 f0       	breq	.+30     	; 0x1994 <vfprintf+0xaa>
    1976:	38 f4       	brcc	.+14     	; 0x1986 <vfprintf+0x9c>
    1978:	80 32       	cpi	r24, 0x20	; 32
    197a:	79 f0       	breq	.+30     	; 0x199a <vfprintf+0xb0>
    197c:	83 32       	cpi	r24, 0x23	; 35
    197e:	a1 f4       	brne	.+40     	; 0x19a8 <vfprintf+0xbe>
    1980:	23 2d       	mov	r18, r3
    1982:	20 61       	ori	r18, 0x10	; 16
    1984:	1d c0       	rjmp	.+58     	; 0x19c0 <vfprintf+0xd6>
    1986:	8d 32       	cpi	r24, 0x2D	; 45
    1988:	61 f0       	breq	.+24     	; 0x19a2 <vfprintf+0xb8>
    198a:	80 33       	cpi	r24, 0x30	; 48
    198c:	69 f4       	brne	.+26     	; 0x19a8 <vfprintf+0xbe>
    198e:	23 2d       	mov	r18, r3
    1990:	21 60       	ori	r18, 0x01	; 1
    1992:	16 c0       	rjmp	.+44     	; 0x19c0 <vfprintf+0xd6>
    1994:	83 2d       	mov	r24, r3
    1996:	82 60       	ori	r24, 0x02	; 2
    1998:	38 2e       	mov	r3, r24
    199a:	e3 2d       	mov	r30, r3
    199c:	e4 60       	ori	r30, 0x04	; 4
    199e:	3e 2e       	mov	r3, r30
    19a0:	2a c0       	rjmp	.+84     	; 0x19f6 <vfprintf+0x10c>
    19a2:	f3 2d       	mov	r31, r3
    19a4:	f8 60       	ori	r31, 0x08	; 8
    19a6:	1d c0       	rjmp	.+58     	; 0x19e2 <vfprintf+0xf8>
    19a8:	37 fc       	sbrc	r3, 7
    19aa:	2d c0       	rjmp	.+90     	; 0x1a06 <vfprintf+0x11c>
    19ac:	20 ed       	ldi	r18, 0xD0	; 208
    19ae:	28 0f       	add	r18, r24
    19b0:	2a 30       	cpi	r18, 0x0A	; 10
    19b2:	40 f0       	brcs	.+16     	; 0x19c4 <vfprintf+0xda>
    19b4:	8e 32       	cpi	r24, 0x2E	; 46
    19b6:	b9 f4       	brne	.+46     	; 0x19e6 <vfprintf+0xfc>
    19b8:	36 fc       	sbrc	r3, 6
    19ba:	75 c1       	rjmp	.+746    	; 0x1ca6 <vfprintf+0x3bc>
    19bc:	23 2d       	mov	r18, r3
    19be:	20 64       	ori	r18, 0x40	; 64
    19c0:	32 2e       	mov	r3, r18
    19c2:	19 c0       	rjmp	.+50     	; 0x19f6 <vfprintf+0x10c>
    19c4:	36 fe       	sbrs	r3, 6
    19c6:	06 c0       	rjmp	.+12     	; 0x19d4 <vfprintf+0xea>
    19c8:	8a e0       	ldi	r24, 0x0A	; 10
    19ca:	98 9e       	mul	r9, r24
    19cc:	20 0d       	add	r18, r0
    19ce:	11 24       	eor	r1, r1
    19d0:	92 2e       	mov	r9, r18
    19d2:	11 c0       	rjmp	.+34     	; 0x19f6 <vfprintf+0x10c>
    19d4:	ea e0       	ldi	r30, 0x0A	; 10
    19d6:	2e 9e       	mul	r2, r30
    19d8:	20 0d       	add	r18, r0
    19da:	11 24       	eor	r1, r1
    19dc:	22 2e       	mov	r2, r18
    19de:	f3 2d       	mov	r31, r3
    19e0:	f0 62       	ori	r31, 0x20	; 32
    19e2:	3f 2e       	mov	r3, r31
    19e4:	08 c0       	rjmp	.+16     	; 0x19f6 <vfprintf+0x10c>
    19e6:	8c 36       	cpi	r24, 0x6C	; 108
    19e8:	21 f4       	brne	.+8      	; 0x19f2 <vfprintf+0x108>
    19ea:	83 2d       	mov	r24, r3
    19ec:	80 68       	ori	r24, 0x80	; 128
    19ee:	38 2e       	mov	r3, r24
    19f0:	02 c0       	rjmp	.+4      	; 0x19f6 <vfprintf+0x10c>
    19f2:	88 36       	cpi	r24, 0x68	; 104
    19f4:	41 f4       	brne	.+16     	; 0x1a06 <vfprintf+0x11c>
    19f6:	f7 01       	movw	r30, r14
    19f8:	93 fd       	sbrc	r25, 3
    19fa:	85 91       	lpm	r24, Z+
    19fc:	93 ff       	sbrs	r25, 3
    19fe:	81 91       	ld	r24, Z+
    1a00:	7f 01       	movw	r14, r30
    1a02:	81 11       	cpse	r24, r1
    1a04:	b3 cf       	rjmp	.-154    	; 0x196c <vfprintf+0x82>
    1a06:	98 2f       	mov	r25, r24
    1a08:	9f 7d       	andi	r25, 0xDF	; 223
    1a0a:	95 54       	subi	r25, 0x45	; 69
    1a0c:	93 30       	cpi	r25, 0x03	; 3
    1a0e:	28 f4       	brcc	.+10     	; 0x1a1a <vfprintf+0x130>
    1a10:	0c 5f       	subi	r16, 0xFC	; 252
    1a12:	1f 4f       	sbci	r17, 0xFF	; 255
    1a14:	9f e3       	ldi	r25, 0x3F	; 63
    1a16:	99 83       	std	Y+1, r25	; 0x01
    1a18:	0d c0       	rjmp	.+26     	; 0x1a34 <vfprintf+0x14a>
    1a1a:	83 36       	cpi	r24, 0x63	; 99
    1a1c:	31 f0       	breq	.+12     	; 0x1a2a <vfprintf+0x140>
    1a1e:	83 37       	cpi	r24, 0x73	; 115
    1a20:	71 f0       	breq	.+28     	; 0x1a3e <vfprintf+0x154>
    1a22:	83 35       	cpi	r24, 0x53	; 83
    1a24:	09 f0       	breq	.+2      	; 0x1a28 <vfprintf+0x13e>
    1a26:	55 c0       	rjmp	.+170    	; 0x1ad2 <vfprintf+0x1e8>
    1a28:	20 c0       	rjmp	.+64     	; 0x1a6a <vfprintf+0x180>
    1a2a:	f8 01       	movw	r30, r16
    1a2c:	80 81       	ld	r24, Z
    1a2e:	89 83       	std	Y+1, r24	; 0x01
    1a30:	0e 5f       	subi	r16, 0xFE	; 254
    1a32:	1f 4f       	sbci	r17, 0xFF	; 255
    1a34:	88 24       	eor	r8, r8
    1a36:	83 94       	inc	r8
    1a38:	91 2c       	mov	r9, r1
    1a3a:	53 01       	movw	r10, r6
    1a3c:	12 c0       	rjmp	.+36     	; 0x1a62 <vfprintf+0x178>
    1a3e:	28 01       	movw	r4, r16
    1a40:	f2 e0       	ldi	r31, 0x02	; 2
    1a42:	4f 0e       	add	r4, r31
    1a44:	51 1c       	adc	r5, r1
    1a46:	f8 01       	movw	r30, r16
    1a48:	a0 80       	ld	r10, Z
    1a4a:	b1 80       	ldd	r11, Z+1	; 0x01
    1a4c:	36 fe       	sbrs	r3, 6
    1a4e:	03 c0       	rjmp	.+6      	; 0x1a56 <vfprintf+0x16c>
    1a50:	69 2d       	mov	r22, r9
    1a52:	70 e0       	ldi	r23, 0x00	; 0
    1a54:	02 c0       	rjmp	.+4      	; 0x1a5a <vfprintf+0x170>
    1a56:	6f ef       	ldi	r22, 0xFF	; 255
    1a58:	7f ef       	ldi	r23, 0xFF	; 255
    1a5a:	c5 01       	movw	r24, r10
    1a5c:	90 d2       	rcall	.+1312   	; 0x1f7e <strnlen>
    1a5e:	4c 01       	movw	r8, r24
    1a60:	82 01       	movw	r16, r4
    1a62:	f3 2d       	mov	r31, r3
    1a64:	ff 77       	andi	r31, 0x7F	; 127
    1a66:	3f 2e       	mov	r3, r31
    1a68:	15 c0       	rjmp	.+42     	; 0x1a94 <vfprintf+0x1aa>
    1a6a:	28 01       	movw	r4, r16
    1a6c:	22 e0       	ldi	r18, 0x02	; 2
    1a6e:	42 0e       	add	r4, r18
    1a70:	51 1c       	adc	r5, r1
    1a72:	f8 01       	movw	r30, r16
    1a74:	a0 80       	ld	r10, Z
    1a76:	b1 80       	ldd	r11, Z+1	; 0x01
    1a78:	36 fe       	sbrs	r3, 6
    1a7a:	03 c0       	rjmp	.+6      	; 0x1a82 <vfprintf+0x198>
    1a7c:	69 2d       	mov	r22, r9
    1a7e:	70 e0       	ldi	r23, 0x00	; 0
    1a80:	02 c0       	rjmp	.+4      	; 0x1a86 <vfprintf+0x19c>
    1a82:	6f ef       	ldi	r22, 0xFF	; 255
    1a84:	7f ef       	ldi	r23, 0xFF	; 255
    1a86:	c5 01       	movw	r24, r10
    1a88:	68 d2       	rcall	.+1232   	; 0x1f5a <strnlen_P>
    1a8a:	4c 01       	movw	r8, r24
    1a8c:	f3 2d       	mov	r31, r3
    1a8e:	f0 68       	ori	r31, 0x80	; 128
    1a90:	3f 2e       	mov	r3, r31
    1a92:	82 01       	movw	r16, r4
    1a94:	33 fc       	sbrc	r3, 3
    1a96:	19 c0       	rjmp	.+50     	; 0x1aca <vfprintf+0x1e0>
    1a98:	82 2d       	mov	r24, r2
    1a9a:	90 e0       	ldi	r25, 0x00	; 0
    1a9c:	88 16       	cp	r8, r24
    1a9e:	99 06       	cpc	r9, r25
    1aa0:	a0 f4       	brcc	.+40     	; 0x1aca <vfprintf+0x1e0>
    1aa2:	b6 01       	movw	r22, r12
    1aa4:	80 e2       	ldi	r24, 0x20	; 32
    1aa6:	90 e0       	ldi	r25, 0x00	; 0
    1aa8:	75 d2       	rcall	.+1258   	; 0x1f94 <fputc>
    1aaa:	2a 94       	dec	r2
    1aac:	f5 cf       	rjmp	.-22     	; 0x1a98 <vfprintf+0x1ae>
    1aae:	f5 01       	movw	r30, r10
    1ab0:	37 fc       	sbrc	r3, 7
    1ab2:	85 91       	lpm	r24, Z+
    1ab4:	37 fe       	sbrs	r3, 7
    1ab6:	81 91       	ld	r24, Z+
    1ab8:	5f 01       	movw	r10, r30
    1aba:	b6 01       	movw	r22, r12
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	6a d2       	rcall	.+1236   	; 0x1f94 <fputc>
    1ac0:	21 10       	cpse	r2, r1
    1ac2:	2a 94       	dec	r2
    1ac4:	21 e0       	ldi	r18, 0x01	; 1
    1ac6:	82 1a       	sub	r8, r18
    1ac8:	91 08       	sbc	r9, r1
    1aca:	81 14       	cp	r8, r1
    1acc:	91 04       	cpc	r9, r1
    1ace:	79 f7       	brne	.-34     	; 0x1aae <vfprintf+0x1c4>
    1ad0:	e1 c0       	rjmp	.+450    	; 0x1c94 <vfprintf+0x3aa>
    1ad2:	84 36       	cpi	r24, 0x64	; 100
    1ad4:	11 f0       	breq	.+4      	; 0x1ada <vfprintf+0x1f0>
    1ad6:	89 36       	cpi	r24, 0x69	; 105
    1ad8:	39 f5       	brne	.+78     	; 0x1b28 <vfprintf+0x23e>
    1ada:	f8 01       	movw	r30, r16
    1adc:	37 fe       	sbrs	r3, 7
    1ade:	07 c0       	rjmp	.+14     	; 0x1aee <vfprintf+0x204>
    1ae0:	60 81       	ld	r22, Z
    1ae2:	71 81       	ldd	r23, Z+1	; 0x01
    1ae4:	82 81       	ldd	r24, Z+2	; 0x02
    1ae6:	93 81       	ldd	r25, Z+3	; 0x03
    1ae8:	0c 5f       	subi	r16, 0xFC	; 252
    1aea:	1f 4f       	sbci	r17, 0xFF	; 255
    1aec:	08 c0       	rjmp	.+16     	; 0x1afe <vfprintf+0x214>
    1aee:	60 81       	ld	r22, Z
    1af0:	71 81       	ldd	r23, Z+1	; 0x01
    1af2:	07 2e       	mov	r0, r23
    1af4:	00 0c       	add	r0, r0
    1af6:	88 0b       	sbc	r24, r24
    1af8:	99 0b       	sbc	r25, r25
    1afa:	0e 5f       	subi	r16, 0xFE	; 254
    1afc:	1f 4f       	sbci	r17, 0xFF	; 255
    1afe:	f3 2d       	mov	r31, r3
    1b00:	ff 76       	andi	r31, 0x6F	; 111
    1b02:	3f 2e       	mov	r3, r31
    1b04:	97 ff       	sbrs	r25, 7
    1b06:	09 c0       	rjmp	.+18     	; 0x1b1a <vfprintf+0x230>
    1b08:	90 95       	com	r25
    1b0a:	80 95       	com	r24
    1b0c:	70 95       	com	r23
    1b0e:	61 95       	neg	r22
    1b10:	7f 4f       	sbci	r23, 0xFF	; 255
    1b12:	8f 4f       	sbci	r24, 0xFF	; 255
    1b14:	9f 4f       	sbci	r25, 0xFF	; 255
    1b16:	f0 68       	ori	r31, 0x80	; 128
    1b18:	3f 2e       	mov	r3, r31
    1b1a:	2a e0       	ldi	r18, 0x0A	; 10
    1b1c:	30 e0       	ldi	r19, 0x00	; 0
    1b1e:	a3 01       	movw	r20, r6
    1b20:	75 d2       	rcall	.+1258   	; 0x200c <__ultoa_invert>
    1b22:	88 2e       	mov	r8, r24
    1b24:	86 18       	sub	r8, r6
    1b26:	44 c0       	rjmp	.+136    	; 0x1bb0 <vfprintf+0x2c6>
    1b28:	85 37       	cpi	r24, 0x75	; 117
    1b2a:	31 f4       	brne	.+12     	; 0x1b38 <vfprintf+0x24e>
    1b2c:	23 2d       	mov	r18, r3
    1b2e:	2f 7e       	andi	r18, 0xEF	; 239
    1b30:	b2 2e       	mov	r11, r18
    1b32:	2a e0       	ldi	r18, 0x0A	; 10
    1b34:	30 e0       	ldi	r19, 0x00	; 0
    1b36:	25 c0       	rjmp	.+74     	; 0x1b82 <vfprintf+0x298>
    1b38:	93 2d       	mov	r25, r3
    1b3a:	99 7f       	andi	r25, 0xF9	; 249
    1b3c:	b9 2e       	mov	r11, r25
    1b3e:	8f 36       	cpi	r24, 0x6F	; 111
    1b40:	c1 f0       	breq	.+48     	; 0x1b72 <vfprintf+0x288>
    1b42:	18 f4       	brcc	.+6      	; 0x1b4a <vfprintf+0x260>
    1b44:	88 35       	cpi	r24, 0x58	; 88
    1b46:	79 f0       	breq	.+30     	; 0x1b66 <vfprintf+0x27c>
    1b48:	ae c0       	rjmp	.+348    	; 0x1ca6 <vfprintf+0x3bc>
    1b4a:	80 37       	cpi	r24, 0x70	; 112
    1b4c:	19 f0       	breq	.+6      	; 0x1b54 <vfprintf+0x26a>
    1b4e:	88 37       	cpi	r24, 0x78	; 120
    1b50:	21 f0       	breq	.+8      	; 0x1b5a <vfprintf+0x270>
    1b52:	a9 c0       	rjmp	.+338    	; 0x1ca6 <vfprintf+0x3bc>
    1b54:	e9 2f       	mov	r30, r25
    1b56:	e0 61       	ori	r30, 0x10	; 16
    1b58:	be 2e       	mov	r11, r30
    1b5a:	b4 fe       	sbrs	r11, 4
    1b5c:	0d c0       	rjmp	.+26     	; 0x1b78 <vfprintf+0x28e>
    1b5e:	fb 2d       	mov	r31, r11
    1b60:	f4 60       	ori	r31, 0x04	; 4
    1b62:	bf 2e       	mov	r11, r31
    1b64:	09 c0       	rjmp	.+18     	; 0x1b78 <vfprintf+0x28e>
    1b66:	34 fe       	sbrs	r3, 4
    1b68:	0a c0       	rjmp	.+20     	; 0x1b7e <vfprintf+0x294>
    1b6a:	29 2f       	mov	r18, r25
    1b6c:	26 60       	ori	r18, 0x06	; 6
    1b6e:	b2 2e       	mov	r11, r18
    1b70:	06 c0       	rjmp	.+12     	; 0x1b7e <vfprintf+0x294>
    1b72:	28 e0       	ldi	r18, 0x08	; 8
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	05 c0       	rjmp	.+10     	; 0x1b82 <vfprintf+0x298>
    1b78:	20 e1       	ldi	r18, 0x10	; 16
    1b7a:	30 e0       	ldi	r19, 0x00	; 0
    1b7c:	02 c0       	rjmp	.+4      	; 0x1b82 <vfprintf+0x298>
    1b7e:	20 e1       	ldi	r18, 0x10	; 16
    1b80:	32 e0       	ldi	r19, 0x02	; 2
    1b82:	f8 01       	movw	r30, r16
    1b84:	b7 fe       	sbrs	r11, 7
    1b86:	07 c0       	rjmp	.+14     	; 0x1b96 <vfprintf+0x2ac>
    1b88:	60 81       	ld	r22, Z
    1b8a:	71 81       	ldd	r23, Z+1	; 0x01
    1b8c:	82 81       	ldd	r24, Z+2	; 0x02
    1b8e:	93 81       	ldd	r25, Z+3	; 0x03
    1b90:	0c 5f       	subi	r16, 0xFC	; 252
    1b92:	1f 4f       	sbci	r17, 0xFF	; 255
    1b94:	06 c0       	rjmp	.+12     	; 0x1ba2 <vfprintf+0x2b8>
    1b96:	60 81       	ld	r22, Z
    1b98:	71 81       	ldd	r23, Z+1	; 0x01
    1b9a:	80 e0       	ldi	r24, 0x00	; 0
    1b9c:	90 e0       	ldi	r25, 0x00	; 0
    1b9e:	0e 5f       	subi	r16, 0xFE	; 254
    1ba0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ba2:	a3 01       	movw	r20, r6
    1ba4:	33 d2       	rcall	.+1126   	; 0x200c <__ultoa_invert>
    1ba6:	88 2e       	mov	r8, r24
    1ba8:	86 18       	sub	r8, r6
    1baa:	fb 2d       	mov	r31, r11
    1bac:	ff 77       	andi	r31, 0x7F	; 127
    1bae:	3f 2e       	mov	r3, r31
    1bb0:	36 fe       	sbrs	r3, 6
    1bb2:	0d c0       	rjmp	.+26     	; 0x1bce <vfprintf+0x2e4>
    1bb4:	23 2d       	mov	r18, r3
    1bb6:	2e 7f       	andi	r18, 0xFE	; 254
    1bb8:	a2 2e       	mov	r10, r18
    1bba:	89 14       	cp	r8, r9
    1bbc:	58 f4       	brcc	.+22     	; 0x1bd4 <vfprintf+0x2ea>
    1bbe:	34 fe       	sbrs	r3, 4
    1bc0:	0b c0       	rjmp	.+22     	; 0x1bd8 <vfprintf+0x2ee>
    1bc2:	32 fc       	sbrc	r3, 2
    1bc4:	09 c0       	rjmp	.+18     	; 0x1bd8 <vfprintf+0x2ee>
    1bc6:	83 2d       	mov	r24, r3
    1bc8:	8e 7e       	andi	r24, 0xEE	; 238
    1bca:	a8 2e       	mov	r10, r24
    1bcc:	05 c0       	rjmp	.+10     	; 0x1bd8 <vfprintf+0x2ee>
    1bce:	b8 2c       	mov	r11, r8
    1bd0:	a3 2c       	mov	r10, r3
    1bd2:	03 c0       	rjmp	.+6      	; 0x1bda <vfprintf+0x2f0>
    1bd4:	b8 2c       	mov	r11, r8
    1bd6:	01 c0       	rjmp	.+2      	; 0x1bda <vfprintf+0x2f0>
    1bd8:	b9 2c       	mov	r11, r9
    1bda:	a4 fe       	sbrs	r10, 4
    1bdc:	0f c0       	rjmp	.+30     	; 0x1bfc <vfprintf+0x312>
    1bde:	fe 01       	movw	r30, r28
    1be0:	e8 0d       	add	r30, r8
    1be2:	f1 1d       	adc	r31, r1
    1be4:	80 81       	ld	r24, Z
    1be6:	80 33       	cpi	r24, 0x30	; 48
    1be8:	21 f4       	brne	.+8      	; 0x1bf2 <vfprintf+0x308>
    1bea:	9a 2d       	mov	r25, r10
    1bec:	99 7e       	andi	r25, 0xE9	; 233
    1bee:	a9 2e       	mov	r10, r25
    1bf0:	09 c0       	rjmp	.+18     	; 0x1c04 <vfprintf+0x31a>
    1bf2:	a2 fe       	sbrs	r10, 2
    1bf4:	06 c0       	rjmp	.+12     	; 0x1c02 <vfprintf+0x318>
    1bf6:	b3 94       	inc	r11
    1bf8:	b3 94       	inc	r11
    1bfa:	04 c0       	rjmp	.+8      	; 0x1c04 <vfprintf+0x31a>
    1bfc:	8a 2d       	mov	r24, r10
    1bfe:	86 78       	andi	r24, 0x86	; 134
    1c00:	09 f0       	breq	.+2      	; 0x1c04 <vfprintf+0x31a>
    1c02:	b3 94       	inc	r11
    1c04:	a3 fc       	sbrc	r10, 3
    1c06:	10 c0       	rjmp	.+32     	; 0x1c28 <vfprintf+0x33e>
    1c08:	a0 fe       	sbrs	r10, 0
    1c0a:	06 c0       	rjmp	.+12     	; 0x1c18 <vfprintf+0x32e>
    1c0c:	b2 14       	cp	r11, r2
    1c0e:	80 f4       	brcc	.+32     	; 0x1c30 <vfprintf+0x346>
    1c10:	28 0c       	add	r2, r8
    1c12:	92 2c       	mov	r9, r2
    1c14:	9b 18       	sub	r9, r11
    1c16:	0d c0       	rjmp	.+26     	; 0x1c32 <vfprintf+0x348>
    1c18:	b2 14       	cp	r11, r2
    1c1a:	58 f4       	brcc	.+22     	; 0x1c32 <vfprintf+0x348>
    1c1c:	b6 01       	movw	r22, r12
    1c1e:	80 e2       	ldi	r24, 0x20	; 32
    1c20:	90 e0       	ldi	r25, 0x00	; 0
    1c22:	b8 d1       	rcall	.+880    	; 0x1f94 <fputc>
    1c24:	b3 94       	inc	r11
    1c26:	f8 cf       	rjmp	.-16     	; 0x1c18 <vfprintf+0x32e>
    1c28:	b2 14       	cp	r11, r2
    1c2a:	18 f4       	brcc	.+6      	; 0x1c32 <vfprintf+0x348>
    1c2c:	2b 18       	sub	r2, r11
    1c2e:	02 c0       	rjmp	.+4      	; 0x1c34 <vfprintf+0x34a>
    1c30:	98 2c       	mov	r9, r8
    1c32:	21 2c       	mov	r2, r1
    1c34:	a4 fe       	sbrs	r10, 4
    1c36:	0f c0       	rjmp	.+30     	; 0x1c56 <vfprintf+0x36c>
    1c38:	b6 01       	movw	r22, r12
    1c3a:	80 e3       	ldi	r24, 0x30	; 48
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	aa d1       	rcall	.+852    	; 0x1f94 <fputc>
    1c40:	a2 fe       	sbrs	r10, 2
    1c42:	16 c0       	rjmp	.+44     	; 0x1c70 <vfprintf+0x386>
    1c44:	a1 fc       	sbrc	r10, 1
    1c46:	03 c0       	rjmp	.+6      	; 0x1c4e <vfprintf+0x364>
    1c48:	88 e7       	ldi	r24, 0x78	; 120
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	02 c0       	rjmp	.+4      	; 0x1c52 <vfprintf+0x368>
    1c4e:	88 e5       	ldi	r24, 0x58	; 88
    1c50:	90 e0       	ldi	r25, 0x00	; 0
    1c52:	b6 01       	movw	r22, r12
    1c54:	0c c0       	rjmp	.+24     	; 0x1c6e <vfprintf+0x384>
    1c56:	8a 2d       	mov	r24, r10
    1c58:	86 78       	andi	r24, 0x86	; 134
    1c5a:	51 f0       	breq	.+20     	; 0x1c70 <vfprintf+0x386>
    1c5c:	a1 fe       	sbrs	r10, 1
    1c5e:	02 c0       	rjmp	.+4      	; 0x1c64 <vfprintf+0x37a>
    1c60:	8b e2       	ldi	r24, 0x2B	; 43
    1c62:	01 c0       	rjmp	.+2      	; 0x1c66 <vfprintf+0x37c>
    1c64:	80 e2       	ldi	r24, 0x20	; 32
    1c66:	a7 fc       	sbrc	r10, 7
    1c68:	8d e2       	ldi	r24, 0x2D	; 45
    1c6a:	b6 01       	movw	r22, r12
    1c6c:	90 e0       	ldi	r25, 0x00	; 0
    1c6e:	92 d1       	rcall	.+804    	; 0x1f94 <fputc>
    1c70:	89 14       	cp	r8, r9
    1c72:	30 f4       	brcc	.+12     	; 0x1c80 <vfprintf+0x396>
    1c74:	b6 01       	movw	r22, r12
    1c76:	80 e3       	ldi	r24, 0x30	; 48
    1c78:	90 e0       	ldi	r25, 0x00	; 0
    1c7a:	8c d1       	rcall	.+792    	; 0x1f94 <fputc>
    1c7c:	9a 94       	dec	r9
    1c7e:	f8 cf       	rjmp	.-16     	; 0x1c70 <vfprintf+0x386>
    1c80:	8a 94       	dec	r8
    1c82:	f3 01       	movw	r30, r6
    1c84:	e8 0d       	add	r30, r8
    1c86:	f1 1d       	adc	r31, r1
    1c88:	80 81       	ld	r24, Z
    1c8a:	b6 01       	movw	r22, r12
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	82 d1       	rcall	.+772    	; 0x1f94 <fputc>
    1c90:	81 10       	cpse	r8, r1
    1c92:	f6 cf       	rjmp	.-20     	; 0x1c80 <vfprintf+0x396>
    1c94:	22 20       	and	r2, r2
    1c96:	09 f4       	brne	.+2      	; 0x1c9a <vfprintf+0x3b0>
    1c98:	4e ce       	rjmp	.-868    	; 0x1936 <vfprintf+0x4c>
    1c9a:	b6 01       	movw	r22, r12
    1c9c:	80 e2       	ldi	r24, 0x20	; 32
    1c9e:	90 e0       	ldi	r25, 0x00	; 0
    1ca0:	79 d1       	rcall	.+754    	; 0x1f94 <fputc>
    1ca2:	2a 94       	dec	r2
    1ca4:	f7 cf       	rjmp	.-18     	; 0x1c94 <vfprintf+0x3aa>
    1ca6:	f6 01       	movw	r30, r12
    1ca8:	86 81       	ldd	r24, Z+6	; 0x06
    1caa:	97 81       	ldd	r25, Z+7	; 0x07
    1cac:	02 c0       	rjmp	.+4      	; 0x1cb2 <vfprintf+0x3c8>
    1cae:	8f ef       	ldi	r24, 0xFF	; 255
    1cb0:	9f ef       	ldi	r25, 0xFF	; 255
    1cb2:	2b 96       	adiw	r28, 0x0b	; 11
    1cb4:	0f b6       	in	r0, 0x3f	; 63
    1cb6:	f8 94       	cli
    1cb8:	de bf       	out	0x3e, r29	; 62
    1cba:	0f be       	out	0x3f, r0	; 63
    1cbc:	cd bf       	out	0x3d, r28	; 61
    1cbe:	df 91       	pop	r29
    1cc0:	cf 91       	pop	r28
    1cc2:	1f 91       	pop	r17
    1cc4:	0f 91       	pop	r16
    1cc6:	ff 90       	pop	r15
    1cc8:	ef 90       	pop	r14
    1cca:	df 90       	pop	r13
    1ccc:	cf 90       	pop	r12
    1cce:	bf 90       	pop	r11
    1cd0:	af 90       	pop	r10
    1cd2:	9f 90       	pop	r9
    1cd4:	8f 90       	pop	r8
    1cd6:	7f 90       	pop	r7
    1cd8:	6f 90       	pop	r6
    1cda:	5f 90       	pop	r5
    1cdc:	4f 90       	pop	r4
    1cde:	3f 90       	pop	r3
    1ce0:	2f 90       	pop	r2
    1ce2:	08 95       	ret

00001ce4 <calloc>:
    1ce4:	0f 93       	push	r16
    1ce6:	1f 93       	push	r17
    1ce8:	cf 93       	push	r28
    1cea:	df 93       	push	r29
    1cec:	86 9f       	mul	r24, r22
    1cee:	80 01       	movw	r16, r0
    1cf0:	87 9f       	mul	r24, r23
    1cf2:	10 0d       	add	r17, r0
    1cf4:	96 9f       	mul	r25, r22
    1cf6:	10 0d       	add	r17, r0
    1cf8:	11 24       	eor	r1, r1
    1cfa:	c8 01       	movw	r24, r16
    1cfc:	0d d0       	rcall	.+26     	; 0x1d18 <malloc>
    1cfe:	ec 01       	movw	r28, r24
    1d00:	00 97       	sbiw	r24, 0x00	; 0
    1d02:	21 f0       	breq	.+8      	; 0x1d0c <calloc+0x28>
    1d04:	a8 01       	movw	r20, r16
    1d06:	60 e0       	ldi	r22, 0x00	; 0
    1d08:	70 e0       	ldi	r23, 0x00	; 0
    1d0a:	32 d1       	rcall	.+612    	; 0x1f70 <memset>
    1d0c:	ce 01       	movw	r24, r28
    1d0e:	df 91       	pop	r29
    1d10:	cf 91       	pop	r28
    1d12:	1f 91       	pop	r17
    1d14:	0f 91       	pop	r16
    1d16:	08 95       	ret

00001d18 <malloc>:
    1d18:	0f 93       	push	r16
    1d1a:	1f 93       	push	r17
    1d1c:	cf 93       	push	r28
    1d1e:	df 93       	push	r29
    1d20:	82 30       	cpi	r24, 0x02	; 2
    1d22:	91 05       	cpc	r25, r1
    1d24:	10 f4       	brcc	.+4      	; 0x1d2a <malloc+0x12>
    1d26:	82 e0       	ldi	r24, 0x02	; 2
    1d28:	90 e0       	ldi	r25, 0x00	; 0
    1d2a:	e0 91 92 02 	lds	r30, 0x0292	; 0x800292 <__flp>
    1d2e:	f0 91 93 02 	lds	r31, 0x0293	; 0x800293 <__flp+0x1>
    1d32:	20 e0       	ldi	r18, 0x00	; 0
    1d34:	30 e0       	ldi	r19, 0x00	; 0
    1d36:	a0 e0       	ldi	r26, 0x00	; 0
    1d38:	b0 e0       	ldi	r27, 0x00	; 0
    1d3a:	30 97       	sbiw	r30, 0x00	; 0
    1d3c:	19 f1       	breq	.+70     	; 0x1d84 <malloc+0x6c>
    1d3e:	40 81       	ld	r20, Z
    1d40:	51 81       	ldd	r21, Z+1	; 0x01
    1d42:	02 81       	ldd	r16, Z+2	; 0x02
    1d44:	13 81       	ldd	r17, Z+3	; 0x03
    1d46:	48 17       	cp	r20, r24
    1d48:	59 07       	cpc	r21, r25
    1d4a:	c8 f0       	brcs	.+50     	; 0x1d7e <malloc+0x66>
    1d4c:	84 17       	cp	r24, r20
    1d4e:	95 07       	cpc	r25, r21
    1d50:	69 f4       	brne	.+26     	; 0x1d6c <malloc+0x54>
    1d52:	10 97       	sbiw	r26, 0x00	; 0
    1d54:	31 f0       	breq	.+12     	; 0x1d62 <malloc+0x4a>
    1d56:	12 96       	adiw	r26, 0x02	; 2
    1d58:	0c 93       	st	X, r16
    1d5a:	12 97       	sbiw	r26, 0x02	; 2
    1d5c:	13 96       	adiw	r26, 0x03	; 3
    1d5e:	1c 93       	st	X, r17
    1d60:	27 c0       	rjmp	.+78     	; 0x1db0 <malloc+0x98>
    1d62:	00 93 92 02 	sts	0x0292, r16	; 0x800292 <__flp>
    1d66:	10 93 93 02 	sts	0x0293, r17	; 0x800293 <__flp+0x1>
    1d6a:	22 c0       	rjmp	.+68     	; 0x1db0 <malloc+0x98>
    1d6c:	21 15       	cp	r18, r1
    1d6e:	31 05       	cpc	r19, r1
    1d70:	19 f0       	breq	.+6      	; 0x1d78 <malloc+0x60>
    1d72:	42 17       	cp	r20, r18
    1d74:	53 07       	cpc	r21, r19
    1d76:	18 f4       	brcc	.+6      	; 0x1d7e <malloc+0x66>
    1d78:	9a 01       	movw	r18, r20
    1d7a:	bd 01       	movw	r22, r26
    1d7c:	ef 01       	movw	r28, r30
    1d7e:	df 01       	movw	r26, r30
    1d80:	f8 01       	movw	r30, r16
    1d82:	db cf       	rjmp	.-74     	; 0x1d3a <malloc+0x22>
    1d84:	21 15       	cp	r18, r1
    1d86:	31 05       	cpc	r19, r1
    1d88:	f9 f0       	breq	.+62     	; 0x1dc8 <malloc+0xb0>
    1d8a:	28 1b       	sub	r18, r24
    1d8c:	39 0b       	sbc	r19, r25
    1d8e:	24 30       	cpi	r18, 0x04	; 4
    1d90:	31 05       	cpc	r19, r1
    1d92:	80 f4       	brcc	.+32     	; 0x1db4 <malloc+0x9c>
    1d94:	8a 81       	ldd	r24, Y+2	; 0x02
    1d96:	9b 81       	ldd	r25, Y+3	; 0x03
    1d98:	61 15       	cp	r22, r1
    1d9a:	71 05       	cpc	r23, r1
    1d9c:	21 f0       	breq	.+8      	; 0x1da6 <malloc+0x8e>
    1d9e:	fb 01       	movw	r30, r22
    1da0:	93 83       	std	Z+3, r25	; 0x03
    1da2:	82 83       	std	Z+2, r24	; 0x02
    1da4:	04 c0       	rjmp	.+8      	; 0x1dae <malloc+0x96>
    1da6:	90 93 93 02 	sts	0x0293, r25	; 0x800293 <__flp+0x1>
    1daa:	80 93 92 02 	sts	0x0292, r24	; 0x800292 <__flp>
    1dae:	fe 01       	movw	r30, r28
    1db0:	32 96       	adiw	r30, 0x02	; 2
    1db2:	44 c0       	rjmp	.+136    	; 0x1e3c <malloc+0x124>
    1db4:	fe 01       	movw	r30, r28
    1db6:	e2 0f       	add	r30, r18
    1db8:	f3 1f       	adc	r31, r19
    1dba:	81 93       	st	Z+, r24
    1dbc:	91 93       	st	Z+, r25
    1dbe:	22 50       	subi	r18, 0x02	; 2
    1dc0:	31 09       	sbc	r19, r1
    1dc2:	39 83       	std	Y+1, r19	; 0x01
    1dc4:	28 83       	st	Y, r18
    1dc6:	3a c0       	rjmp	.+116    	; 0x1e3c <malloc+0x124>
    1dc8:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1dcc:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1dd0:	23 2b       	or	r18, r19
    1dd2:	41 f4       	brne	.+16     	; 0x1de4 <malloc+0xcc>
    1dd4:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1dd8:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1ddc:	30 93 91 02 	sts	0x0291, r19	; 0x800291 <__brkval+0x1>
    1de0:	20 93 90 02 	sts	0x0290, r18	; 0x800290 <__brkval>
    1de4:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
    1de8:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    1dec:	21 15       	cp	r18, r1
    1dee:	31 05       	cpc	r19, r1
    1df0:	41 f4       	brne	.+16     	; 0x1e02 <malloc+0xea>
    1df2:	2d b7       	in	r18, 0x3d	; 61
    1df4:	3e b7       	in	r19, 0x3e	; 62
    1df6:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1dfa:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1dfe:	24 1b       	sub	r18, r20
    1e00:	35 0b       	sbc	r19, r21
    1e02:	e0 91 90 02 	lds	r30, 0x0290	; 0x800290 <__brkval>
    1e06:	f0 91 91 02 	lds	r31, 0x0291	; 0x800291 <__brkval+0x1>
    1e0a:	e2 17       	cp	r30, r18
    1e0c:	f3 07       	cpc	r31, r19
    1e0e:	a0 f4       	brcc	.+40     	; 0x1e38 <malloc+0x120>
    1e10:	2e 1b       	sub	r18, r30
    1e12:	3f 0b       	sbc	r19, r31
    1e14:	28 17       	cp	r18, r24
    1e16:	39 07       	cpc	r19, r25
    1e18:	78 f0       	brcs	.+30     	; 0x1e38 <malloc+0x120>
    1e1a:	ac 01       	movw	r20, r24
    1e1c:	4e 5f       	subi	r20, 0xFE	; 254
    1e1e:	5f 4f       	sbci	r21, 0xFF	; 255
    1e20:	24 17       	cp	r18, r20
    1e22:	35 07       	cpc	r19, r21
    1e24:	48 f0       	brcs	.+18     	; 0x1e38 <malloc+0x120>
    1e26:	4e 0f       	add	r20, r30
    1e28:	5f 1f       	adc	r21, r31
    1e2a:	50 93 91 02 	sts	0x0291, r21	; 0x800291 <__brkval+0x1>
    1e2e:	40 93 90 02 	sts	0x0290, r20	; 0x800290 <__brkval>
    1e32:	81 93       	st	Z+, r24
    1e34:	91 93       	st	Z+, r25
    1e36:	02 c0       	rjmp	.+4      	; 0x1e3c <malloc+0x124>
    1e38:	e0 e0       	ldi	r30, 0x00	; 0
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	cf 01       	movw	r24, r30
    1e3e:	df 91       	pop	r29
    1e40:	cf 91       	pop	r28
    1e42:	1f 91       	pop	r17
    1e44:	0f 91       	pop	r16
    1e46:	08 95       	ret

00001e48 <free>:
    1e48:	cf 93       	push	r28
    1e4a:	df 93       	push	r29
    1e4c:	00 97       	sbiw	r24, 0x00	; 0
    1e4e:	09 f4       	brne	.+2      	; 0x1e52 <free+0xa>
    1e50:	81 c0       	rjmp	.+258    	; 0x1f54 <free+0x10c>
    1e52:	fc 01       	movw	r30, r24
    1e54:	32 97       	sbiw	r30, 0x02	; 2
    1e56:	13 82       	std	Z+3, r1	; 0x03
    1e58:	12 82       	std	Z+2, r1	; 0x02
    1e5a:	a0 91 92 02 	lds	r26, 0x0292	; 0x800292 <__flp>
    1e5e:	b0 91 93 02 	lds	r27, 0x0293	; 0x800293 <__flp+0x1>
    1e62:	10 97       	sbiw	r26, 0x00	; 0
    1e64:	81 f4       	brne	.+32     	; 0x1e86 <free+0x3e>
    1e66:	20 81       	ld	r18, Z
    1e68:	31 81       	ldd	r19, Z+1	; 0x01
    1e6a:	82 0f       	add	r24, r18
    1e6c:	93 1f       	adc	r25, r19
    1e6e:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1e72:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1e76:	28 17       	cp	r18, r24
    1e78:	39 07       	cpc	r19, r25
    1e7a:	51 f5       	brne	.+84     	; 0x1ed0 <free+0x88>
    1e7c:	f0 93 91 02 	sts	0x0291, r31	; 0x800291 <__brkval+0x1>
    1e80:	e0 93 90 02 	sts	0x0290, r30	; 0x800290 <__brkval>
    1e84:	67 c0       	rjmp	.+206    	; 0x1f54 <free+0x10c>
    1e86:	ed 01       	movw	r28, r26
    1e88:	20 e0       	ldi	r18, 0x00	; 0
    1e8a:	30 e0       	ldi	r19, 0x00	; 0
    1e8c:	ce 17       	cp	r28, r30
    1e8e:	df 07       	cpc	r29, r31
    1e90:	40 f4       	brcc	.+16     	; 0x1ea2 <free+0x5a>
    1e92:	4a 81       	ldd	r20, Y+2	; 0x02
    1e94:	5b 81       	ldd	r21, Y+3	; 0x03
    1e96:	9e 01       	movw	r18, r28
    1e98:	41 15       	cp	r20, r1
    1e9a:	51 05       	cpc	r21, r1
    1e9c:	f1 f0       	breq	.+60     	; 0x1eda <free+0x92>
    1e9e:	ea 01       	movw	r28, r20
    1ea0:	f5 cf       	rjmp	.-22     	; 0x1e8c <free+0x44>
    1ea2:	d3 83       	std	Z+3, r29	; 0x03
    1ea4:	c2 83       	std	Z+2, r28	; 0x02
    1ea6:	40 81       	ld	r20, Z
    1ea8:	51 81       	ldd	r21, Z+1	; 0x01
    1eaa:	84 0f       	add	r24, r20
    1eac:	95 1f       	adc	r25, r21
    1eae:	c8 17       	cp	r28, r24
    1eb0:	d9 07       	cpc	r29, r25
    1eb2:	59 f4       	brne	.+22     	; 0x1eca <free+0x82>
    1eb4:	88 81       	ld	r24, Y
    1eb6:	99 81       	ldd	r25, Y+1	; 0x01
    1eb8:	84 0f       	add	r24, r20
    1eba:	95 1f       	adc	r25, r21
    1ebc:	02 96       	adiw	r24, 0x02	; 2
    1ebe:	91 83       	std	Z+1, r25	; 0x01
    1ec0:	80 83       	st	Z, r24
    1ec2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec4:	9b 81       	ldd	r25, Y+3	; 0x03
    1ec6:	93 83       	std	Z+3, r25	; 0x03
    1ec8:	82 83       	std	Z+2, r24	; 0x02
    1eca:	21 15       	cp	r18, r1
    1ecc:	31 05       	cpc	r19, r1
    1ece:	29 f4       	brne	.+10     	; 0x1eda <free+0x92>
    1ed0:	f0 93 93 02 	sts	0x0293, r31	; 0x800293 <__flp+0x1>
    1ed4:	e0 93 92 02 	sts	0x0292, r30	; 0x800292 <__flp>
    1ed8:	3d c0       	rjmp	.+122    	; 0x1f54 <free+0x10c>
    1eda:	e9 01       	movw	r28, r18
    1edc:	fb 83       	std	Y+3, r31	; 0x03
    1ede:	ea 83       	std	Y+2, r30	; 0x02
    1ee0:	49 91       	ld	r20, Y+
    1ee2:	59 91       	ld	r21, Y+
    1ee4:	c4 0f       	add	r28, r20
    1ee6:	d5 1f       	adc	r29, r21
    1ee8:	ec 17       	cp	r30, r28
    1eea:	fd 07       	cpc	r31, r29
    1eec:	61 f4       	brne	.+24     	; 0x1f06 <free+0xbe>
    1eee:	80 81       	ld	r24, Z
    1ef0:	91 81       	ldd	r25, Z+1	; 0x01
    1ef2:	84 0f       	add	r24, r20
    1ef4:	95 1f       	adc	r25, r21
    1ef6:	02 96       	adiw	r24, 0x02	; 2
    1ef8:	e9 01       	movw	r28, r18
    1efa:	99 83       	std	Y+1, r25	; 0x01
    1efc:	88 83       	st	Y, r24
    1efe:	82 81       	ldd	r24, Z+2	; 0x02
    1f00:	93 81       	ldd	r25, Z+3	; 0x03
    1f02:	9b 83       	std	Y+3, r25	; 0x03
    1f04:	8a 83       	std	Y+2, r24	; 0x02
    1f06:	e0 e0       	ldi	r30, 0x00	; 0
    1f08:	f0 e0       	ldi	r31, 0x00	; 0
    1f0a:	12 96       	adiw	r26, 0x02	; 2
    1f0c:	8d 91       	ld	r24, X+
    1f0e:	9c 91       	ld	r25, X
    1f10:	13 97       	sbiw	r26, 0x03	; 3
    1f12:	00 97       	sbiw	r24, 0x00	; 0
    1f14:	19 f0       	breq	.+6      	; 0x1f1c <free+0xd4>
    1f16:	fd 01       	movw	r30, r26
    1f18:	dc 01       	movw	r26, r24
    1f1a:	f7 cf       	rjmp	.-18     	; 0x1f0a <free+0xc2>
    1f1c:	8d 91       	ld	r24, X+
    1f1e:	9c 91       	ld	r25, X
    1f20:	11 97       	sbiw	r26, 0x01	; 1
    1f22:	9d 01       	movw	r18, r26
    1f24:	2e 5f       	subi	r18, 0xFE	; 254
    1f26:	3f 4f       	sbci	r19, 0xFF	; 255
    1f28:	82 0f       	add	r24, r18
    1f2a:	93 1f       	adc	r25, r19
    1f2c:	20 91 90 02 	lds	r18, 0x0290	; 0x800290 <__brkval>
    1f30:	30 91 91 02 	lds	r19, 0x0291	; 0x800291 <__brkval+0x1>
    1f34:	28 17       	cp	r18, r24
    1f36:	39 07       	cpc	r19, r25
    1f38:	69 f4       	brne	.+26     	; 0x1f54 <free+0x10c>
    1f3a:	30 97       	sbiw	r30, 0x00	; 0
    1f3c:	29 f4       	brne	.+10     	; 0x1f48 <free+0x100>
    1f3e:	10 92 93 02 	sts	0x0293, r1	; 0x800293 <__flp+0x1>
    1f42:	10 92 92 02 	sts	0x0292, r1	; 0x800292 <__flp>
    1f46:	02 c0       	rjmp	.+4      	; 0x1f4c <free+0x104>
    1f48:	13 82       	std	Z+3, r1	; 0x03
    1f4a:	12 82       	std	Z+2, r1	; 0x02
    1f4c:	b0 93 91 02 	sts	0x0291, r27	; 0x800291 <__brkval+0x1>
    1f50:	a0 93 90 02 	sts	0x0290, r26	; 0x800290 <__brkval>
    1f54:	df 91       	pop	r29
    1f56:	cf 91       	pop	r28
    1f58:	08 95       	ret

00001f5a <strnlen_P>:
    1f5a:	fc 01       	movw	r30, r24
    1f5c:	05 90       	lpm	r0, Z+
    1f5e:	61 50       	subi	r22, 0x01	; 1
    1f60:	70 40       	sbci	r23, 0x00	; 0
    1f62:	01 10       	cpse	r0, r1
    1f64:	d8 f7       	brcc	.-10     	; 0x1f5c <strnlen_P+0x2>
    1f66:	80 95       	com	r24
    1f68:	90 95       	com	r25
    1f6a:	8e 0f       	add	r24, r30
    1f6c:	9f 1f       	adc	r25, r31
    1f6e:	08 95       	ret

00001f70 <memset>:
    1f70:	dc 01       	movw	r26, r24
    1f72:	01 c0       	rjmp	.+2      	; 0x1f76 <memset+0x6>
    1f74:	6d 93       	st	X+, r22
    1f76:	41 50       	subi	r20, 0x01	; 1
    1f78:	50 40       	sbci	r21, 0x00	; 0
    1f7a:	e0 f7       	brcc	.-8      	; 0x1f74 <memset+0x4>
    1f7c:	08 95       	ret

00001f7e <strnlen>:
    1f7e:	fc 01       	movw	r30, r24
    1f80:	61 50       	subi	r22, 0x01	; 1
    1f82:	70 40       	sbci	r23, 0x00	; 0
    1f84:	01 90       	ld	r0, Z+
    1f86:	01 10       	cpse	r0, r1
    1f88:	d8 f7       	brcc	.-10     	; 0x1f80 <strnlen+0x2>
    1f8a:	80 95       	com	r24
    1f8c:	90 95       	com	r25
    1f8e:	8e 0f       	add	r24, r30
    1f90:	9f 1f       	adc	r25, r31
    1f92:	08 95       	ret

00001f94 <fputc>:
    1f94:	0f 93       	push	r16
    1f96:	1f 93       	push	r17
    1f98:	cf 93       	push	r28
    1f9a:	df 93       	push	r29
    1f9c:	fb 01       	movw	r30, r22
    1f9e:	23 81       	ldd	r18, Z+3	; 0x03
    1fa0:	21 fd       	sbrc	r18, 1
    1fa2:	03 c0       	rjmp	.+6      	; 0x1faa <fputc+0x16>
    1fa4:	8f ef       	ldi	r24, 0xFF	; 255
    1fa6:	9f ef       	ldi	r25, 0xFF	; 255
    1fa8:	2c c0       	rjmp	.+88     	; 0x2002 <__DATA_REGION_LENGTH__+0x2>
    1faa:	22 ff       	sbrs	r18, 2
    1fac:	16 c0       	rjmp	.+44     	; 0x1fda <fputc+0x46>
    1fae:	46 81       	ldd	r20, Z+6	; 0x06
    1fb0:	57 81       	ldd	r21, Z+7	; 0x07
    1fb2:	24 81       	ldd	r18, Z+4	; 0x04
    1fb4:	35 81       	ldd	r19, Z+5	; 0x05
    1fb6:	42 17       	cp	r20, r18
    1fb8:	53 07       	cpc	r21, r19
    1fba:	44 f4       	brge	.+16     	; 0x1fcc <fputc+0x38>
    1fbc:	a0 81       	ld	r26, Z
    1fbe:	b1 81       	ldd	r27, Z+1	; 0x01
    1fc0:	9d 01       	movw	r18, r26
    1fc2:	2f 5f       	subi	r18, 0xFF	; 255
    1fc4:	3f 4f       	sbci	r19, 0xFF	; 255
    1fc6:	31 83       	std	Z+1, r19	; 0x01
    1fc8:	20 83       	st	Z, r18
    1fca:	8c 93       	st	X, r24
    1fcc:	26 81       	ldd	r18, Z+6	; 0x06
    1fce:	37 81       	ldd	r19, Z+7	; 0x07
    1fd0:	2f 5f       	subi	r18, 0xFF	; 255
    1fd2:	3f 4f       	sbci	r19, 0xFF	; 255
    1fd4:	37 83       	std	Z+7, r19	; 0x07
    1fd6:	26 83       	std	Z+6, r18	; 0x06
    1fd8:	14 c0       	rjmp	.+40     	; 0x2002 <__DATA_REGION_LENGTH__+0x2>
    1fda:	8b 01       	movw	r16, r22
    1fdc:	ec 01       	movw	r28, r24
    1fde:	fb 01       	movw	r30, r22
    1fe0:	00 84       	ldd	r0, Z+8	; 0x08
    1fe2:	f1 85       	ldd	r31, Z+9	; 0x09
    1fe4:	e0 2d       	mov	r30, r0
    1fe6:	19 95       	eicall
    1fe8:	89 2b       	or	r24, r25
    1fea:	e1 f6       	brne	.-72     	; 0x1fa4 <fputc+0x10>
    1fec:	d8 01       	movw	r26, r16
    1fee:	16 96       	adiw	r26, 0x06	; 6
    1ff0:	8d 91       	ld	r24, X+
    1ff2:	9c 91       	ld	r25, X
    1ff4:	17 97       	sbiw	r26, 0x07	; 7
    1ff6:	01 96       	adiw	r24, 0x01	; 1
    1ff8:	17 96       	adiw	r26, 0x07	; 7
    1ffa:	9c 93       	st	X, r25
    1ffc:	8e 93       	st	-X, r24
    1ffe:	16 97       	sbiw	r26, 0x06	; 6
    2000:	ce 01       	movw	r24, r28
    2002:	df 91       	pop	r29
    2004:	cf 91       	pop	r28
    2006:	1f 91       	pop	r17
    2008:	0f 91       	pop	r16
    200a:	08 95       	ret

0000200c <__ultoa_invert>:
    200c:	fa 01       	movw	r30, r20
    200e:	aa 27       	eor	r26, r26
    2010:	28 30       	cpi	r18, 0x08	; 8
    2012:	51 f1       	breq	.+84     	; 0x2068 <__ultoa_invert+0x5c>
    2014:	20 31       	cpi	r18, 0x10	; 16
    2016:	81 f1       	breq	.+96     	; 0x2078 <__ultoa_invert+0x6c>
    2018:	e8 94       	clt
    201a:	6f 93       	push	r22
    201c:	6e 7f       	andi	r22, 0xFE	; 254
    201e:	6e 5f       	subi	r22, 0xFE	; 254
    2020:	7f 4f       	sbci	r23, 0xFF	; 255
    2022:	8f 4f       	sbci	r24, 0xFF	; 255
    2024:	9f 4f       	sbci	r25, 0xFF	; 255
    2026:	af 4f       	sbci	r26, 0xFF	; 255
    2028:	b1 e0       	ldi	r27, 0x01	; 1
    202a:	3e d0       	rcall	.+124    	; 0x20a8 <__ultoa_invert+0x9c>
    202c:	b4 e0       	ldi	r27, 0x04	; 4
    202e:	3c d0       	rcall	.+120    	; 0x20a8 <__ultoa_invert+0x9c>
    2030:	67 0f       	add	r22, r23
    2032:	78 1f       	adc	r23, r24
    2034:	89 1f       	adc	r24, r25
    2036:	9a 1f       	adc	r25, r26
    2038:	a1 1d       	adc	r26, r1
    203a:	68 0f       	add	r22, r24
    203c:	79 1f       	adc	r23, r25
    203e:	8a 1f       	adc	r24, r26
    2040:	91 1d       	adc	r25, r1
    2042:	a1 1d       	adc	r26, r1
    2044:	6a 0f       	add	r22, r26
    2046:	71 1d       	adc	r23, r1
    2048:	81 1d       	adc	r24, r1
    204a:	91 1d       	adc	r25, r1
    204c:	a1 1d       	adc	r26, r1
    204e:	20 d0       	rcall	.+64     	; 0x2090 <__ultoa_invert+0x84>
    2050:	09 f4       	brne	.+2      	; 0x2054 <__ultoa_invert+0x48>
    2052:	68 94       	set
    2054:	3f 91       	pop	r19
    2056:	2a e0       	ldi	r18, 0x0A	; 10
    2058:	26 9f       	mul	r18, r22
    205a:	11 24       	eor	r1, r1
    205c:	30 19       	sub	r19, r0
    205e:	30 5d       	subi	r19, 0xD0	; 208
    2060:	31 93       	st	Z+, r19
    2062:	de f6       	brtc	.-74     	; 0x201a <__ultoa_invert+0xe>
    2064:	cf 01       	movw	r24, r30
    2066:	08 95       	ret
    2068:	46 2f       	mov	r20, r22
    206a:	47 70       	andi	r20, 0x07	; 7
    206c:	40 5d       	subi	r20, 0xD0	; 208
    206e:	41 93       	st	Z+, r20
    2070:	b3 e0       	ldi	r27, 0x03	; 3
    2072:	0f d0       	rcall	.+30     	; 0x2092 <__ultoa_invert+0x86>
    2074:	c9 f7       	brne	.-14     	; 0x2068 <__ultoa_invert+0x5c>
    2076:	f6 cf       	rjmp	.-20     	; 0x2064 <__ultoa_invert+0x58>
    2078:	46 2f       	mov	r20, r22
    207a:	4f 70       	andi	r20, 0x0F	; 15
    207c:	40 5d       	subi	r20, 0xD0	; 208
    207e:	4a 33       	cpi	r20, 0x3A	; 58
    2080:	18 f0       	brcs	.+6      	; 0x2088 <__ultoa_invert+0x7c>
    2082:	49 5d       	subi	r20, 0xD9	; 217
    2084:	31 fd       	sbrc	r19, 1
    2086:	40 52       	subi	r20, 0x20	; 32
    2088:	41 93       	st	Z+, r20
    208a:	02 d0       	rcall	.+4      	; 0x2090 <__ultoa_invert+0x84>
    208c:	a9 f7       	brne	.-22     	; 0x2078 <__ultoa_invert+0x6c>
    208e:	ea cf       	rjmp	.-44     	; 0x2064 <__ultoa_invert+0x58>
    2090:	b4 e0       	ldi	r27, 0x04	; 4
    2092:	a6 95       	lsr	r26
    2094:	97 95       	ror	r25
    2096:	87 95       	ror	r24
    2098:	77 95       	ror	r23
    209a:	67 95       	ror	r22
    209c:	ba 95       	dec	r27
    209e:	c9 f7       	brne	.-14     	; 0x2092 <__ultoa_invert+0x86>
    20a0:	00 97       	sbiw	r24, 0x00	; 0
    20a2:	61 05       	cpc	r22, r1
    20a4:	71 05       	cpc	r23, r1
    20a6:	08 95       	ret
    20a8:	9b 01       	movw	r18, r22
    20aa:	ac 01       	movw	r20, r24
    20ac:	0a 2e       	mov	r0, r26
    20ae:	06 94       	lsr	r0
    20b0:	57 95       	ror	r21
    20b2:	47 95       	ror	r20
    20b4:	37 95       	ror	r19
    20b6:	27 95       	ror	r18
    20b8:	ba 95       	dec	r27
    20ba:	c9 f7       	brne	.-14     	; 0x20ae <__ultoa_invert+0xa2>
    20bc:	62 0f       	add	r22, r18
    20be:	73 1f       	adc	r23, r19
    20c0:	84 1f       	adc	r24, r20
    20c2:	95 1f       	adc	r25, r21
    20c4:	a0 1d       	adc	r26, r0
    20c6:	08 95       	ret

000020c8 <_exit>:
    20c8:	f8 94       	cli

000020ca <__stop_program>:
    20ca:	ff cf       	rjmp	.-2      	; 0x20ca <__stop_program>
