`include "B_X5PHIO_XCVR_X2_defines.vh"

reg [`X5PHIO_XCVR_X2_DATA_SZ-1:0] ATTR [0:`X5PHIO_XCVR_X2_ADDR_N-1];
reg ADL_H1ME_OFST_POL_M_REG = ADL_H1ME_OFST_POL_M;
reg ADL_H1ME_OFST_POL_S_REG = ADL_H1ME_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__ADL_H1ME_OFST_VALUE_M_SZ-1:0] ADL_H1ME_OFST_VALUE_M_REG = ADL_H1ME_OFST_VALUE_M;
reg [`X5PHIO_XCVR_X2__ADL_H1ME_OFST_VALUE_S_SZ-1:0] ADL_H1ME_OFST_VALUE_S_REG = ADL_H1ME_OFST_VALUE_S;
reg ADL_H1MO_OFST_POL_M_REG = ADL_H1MO_OFST_POL_M;
reg ADL_H1MO_OFST_POL_S_REG = ADL_H1MO_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__ADL_H1MO_OFST_VALUE_M_SZ-1:0] ADL_H1MO_OFST_VALUE_M_REG = ADL_H1MO_OFST_VALUE_M;
reg [`X5PHIO_XCVR_X2__ADL_H1MO_OFST_VALUE_S_SZ-1:0] ADL_H1MO_OFST_VALUE_S_REG = ADL_H1MO_OFST_VALUE_S;
reg ADL_H1PE_OFST_POL_M_REG = ADL_H1PE_OFST_POL_M;
reg ADL_H1PE_OFST_POL_S_REG = ADL_H1PE_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__ADL_H1PE_OFST_VALUE_M_SZ-1:0] ADL_H1PE_OFST_VALUE_M_REG = ADL_H1PE_OFST_VALUE_M;
reg [`X5PHIO_XCVR_X2__ADL_H1PE_OFST_VALUE_S_SZ-1:0] ADL_H1PE_OFST_VALUE_S_REG = ADL_H1PE_OFST_VALUE_S;
reg ADL_H1PO_OFST_POL_M_REG = ADL_H1PO_OFST_POL_M;
reg ADL_H1PO_OFST_POL_S_REG = ADL_H1PO_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__ADL_H1PO_OFST_VALUE_M_SZ-1:0] ADL_H1PO_OFST_VALUE_M_REG = ADL_H1PO_OFST_VALUE_M;
reg [`X5PHIO_XCVR_X2__ADL_H1PO_OFST_VALUE_S_SZ-1:0] ADL_H1PO_OFST_VALUE_S_REG = ADL_H1PO_OFST_VALUE_S;
reg [`X5PHIO_XCVR_X2__APBCLK_FREQ_SZ-1:0] APBCLK_FREQ_REG = APBCLK_FREQ;
reg [`X5PHIO_XCVR_X2__CASCADE_IDL_M_SZ:1] CASCADE_IDL_M_REG = CASCADE_IDL_M;
reg [`X5PHIO_XCVR_X2__CASCADE_IDL_S_SZ:1] CASCADE_IDL_S_REG = CASCADE_IDL_S;
reg [`X5PHIO_XCVR_X2__CASCADE_ODL_M_SZ:1] CASCADE_ODL_M_REG = CASCADE_ODL_M;
reg [`X5PHIO_XCVR_X2__CASCADE_ODL_S_SZ:1] CASCADE_ODL_S_REG = CASCADE_ODL_S;
reg [`X5PHIO_XCVR_X2__CCIO_EN_M_SZ:1] CCIO_EN_M_REG = CCIO_EN_M;
reg [`X5PHIO_XCVR_X2__CCIO_EN_S_SZ:1] CCIO_EN_S_REG = CCIO_EN_S;
reg [`X5PHIO_XCVR_X2__CLOCK_FREQ_SZ-1:0] CLOCK_FREQ_REG = CLOCK_FREQ;
reg [`X5PHIO_XCVR_X2__CONTINUOUS_DQS_SZ:1] CONTINUOUS_DQS_REG = CONTINUOUS_DQS;
reg CPHY_MODE_CTRL_REG = CPHY_MODE_CTRL;
reg [`X5PHIO_XCVR_X2__CPHY_TERM_M_SZ:1] CPHY_TERM_M_REG = CPHY_TERM_M;
reg [`X5PHIO_XCVR_X2__CPHY_TERM_S_SZ:1] CPHY_TERM_S_REG = CPHY_TERM_S;
reg [`X5PHIO_XCVR_X2__CTLE_EQ_M_SZ:1] CTLE_EQ_M_REG = CTLE_EQ_M;
reg [`X5PHIO_XCVR_X2__CTLE_EQ_S_SZ:1] CTLE_EQ_S_REG = CTLE_EQ_S;
reg CTLE_H1M_OFST_POL_M_REG = CTLE_H1M_OFST_POL_M;
reg CTLE_H1M_OFST_POL_S_REG = CTLE_H1M_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__CTLE_H1M_OFST_VAL_M_SZ-1:0] CTLE_H1M_OFST_VAL_M_REG = CTLE_H1M_OFST_VAL_M;
reg [`X5PHIO_XCVR_X2__CTLE_H1M_OFST_VAL_S_SZ-1:0] CTLE_H1M_OFST_VAL_S_REG = CTLE_H1M_OFST_VAL_S;
reg CTLE_H1P_OFST_POL_M_REG = CTLE_H1P_OFST_POL_M;
reg CTLE_H1P_OFST_POL_S_REG = CTLE_H1P_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__CTLE_H1P_OFST_VAL_M_SZ-1:0] CTLE_H1P_OFST_VAL_M_REG = CTLE_H1P_OFST_VAL_M;
reg [`X5PHIO_XCVR_X2__CTLE_H1P_OFST_VAL_S_SZ-1:0] CTLE_H1P_OFST_VAL_S_REG = CTLE_H1P_OFST_VAL_S;
reg [`X5PHIO_XCVR_X2__CTLE_OFST_M_SZ:1] CTLE_OFST_M_REG = CTLE_OFST_M;
reg [`X5PHIO_XCVR_X2__CTLE_OFST_S_SZ:1] CTLE_OFST_S_REG = CTLE_OFST_S;
reg [`X5PHIO_XCVR_X2__DFE_EQ_M_SZ:1] DFE_EQ_M_REG = DFE_EQ_M;
reg [`X5PHIO_XCVR_X2__DFE_EQ_S_SZ:1] DFE_EQ_S_REG = DFE_EQ_S;
reg DFE_H2_NEG_POL_M_REG = DFE_H2_NEG_POL_M;
reg DFE_H2_NEG_POL_S_REG = DFE_H2_NEG_POL_S;
reg [`X5PHIO_XCVR_X2__DFE_H2_TAP_WEIGHT_M_SZ-1:0] DFE_H2_TAP_WEIGHT_M_REG = DFE_H2_TAP_WEIGHT_M;
reg [`X5PHIO_XCVR_X2__DFE_H2_TAP_WEIGHT_S_SZ-1:0] DFE_H2_TAP_WEIGHT_S_REG = DFE_H2_TAP_WEIGHT_S;
reg DFE_H3_NEG_POL_M_REG = DFE_H3_NEG_POL_M;
reg DFE_H3_NEG_POL_S_REG = DFE_H3_NEG_POL_S;
reg [`X5PHIO_XCVR_X2__DFE_H3_TAP_WEIGHT_M_SZ-1:0] DFE_H3_TAP_WEIGHT_M_REG = DFE_H3_TAP_WEIGHT_M;
reg [`X5PHIO_XCVR_X2__DFE_H3_TAP_WEIGHT_S_SZ-1:0] DFE_H3_TAP_WEIGHT_S_REG = DFE_H3_TAP_WEIGHT_S;
reg DFE_H4_NEG_POL_M_REG = DFE_H4_NEG_POL_M;
reg DFE_H4_NEG_POL_S_REG = DFE_H4_NEG_POL_S;
reg [`X5PHIO_XCVR_X2__DFE_H4_TAP_WEIGHT_M_SZ-1:0] DFE_H4_TAP_WEIGHT_M_REG = DFE_H4_TAP_WEIGHT_M;
reg [`X5PHIO_XCVR_X2__DFE_H4_TAP_WEIGHT_S_SZ-1:0] DFE_H4_TAP_WEIGHT_S_REG = DFE_H4_TAP_WEIGHT_S;
reg [`X5PHIO_XCVR_X2__DFE_INIT_M_SZ:1] DFE_INIT_M_REG = DFE_INIT_M;
reg [`X5PHIO_XCVR_X2__DFE_INIT_S_SZ:1] DFE_INIT_S_REG = DFE_INIT_S;
reg [`X5PHIO_XCVR_X2__DIFF_PIN_SWAP_SZ:1] DIFF_PIN_SWAP_REG = DIFF_PIN_SWAP;
reg [`X5PHIO_XCVR_X2__DIFF_SLAVE_RX_EN_SZ:1] DIFF_SLAVE_RX_EN_REG = DIFF_SLAVE_RX_EN;
reg [`X5PHIO_XCVR_X2__DIFF_TERM_SZ:1] DIFF_TERM_REG = DIFF_TERM;
reg [`X5PHIO_XCVR_X2__DIV64CLK_EN_SZ:1] DIV64CLK_EN_REG = DIV64CLK_EN;
reg [`X5PHIO_XCVR_X2__DQS_ANA_DETECTION_M_SZ:1] DQS_ANA_DETECTION_M_REG = DQS_ANA_DETECTION_M;
reg [`X5PHIO_XCVR_X2__DQS_ANA_DETECTION_S_SZ:1] DQS_ANA_DETECTION_S_REG = DQS_ANA_DETECTION_S;
reg [`X5PHIO_XCVR_X2__DQS_BIAS_M_SZ:1] DQS_BIAS_M_REG = DQS_BIAS_M;
reg [`X5PHIO_XCVR_X2__DQS_BIAS_S_SZ:1] DQS_BIAS_S_REG = DQS_BIAS_S;
reg [`X5PHIO_XCVR_X2__DRIVE_M_SZ-1:0] DRIVE_M_REG = DRIVE_M;
reg [`X5PHIO_XCVR_X2__DRIVE_S_SZ-1:0] DRIVE_S_REG = DRIVE_S;
reg [`X5PHIO_XCVR_X2__DYNAMIC_DCI_TS_0_SZ:1] DYNAMIC_DCI_TS_0_REG = DYNAMIC_DCI_TS_0;
reg [`X5PHIO_XCVR_X2__DYNAMIC_DCI_TS_1_SZ:1] DYNAMIC_DCI_TS_1_REG = DYNAMIC_DCI_TS_1;
reg [`X5PHIO_XCVR_X2__EN_OMUX_SZ:1] EN_OMUX_REG = EN_OMUX;
reg [`X5PHIO_XCVR_X2__IO_TYPE_M_SZ:1] IO_TYPE_M_REG = IO_TYPE_M;
reg [`X5PHIO_XCVR_X2__IO_TYPE_S_SZ:1] IO_TYPE_S_REG = IO_TYPE_S;
reg [`X5PHIO_XCVR_X2__ISTANDARD_M_SZ:1] ISTANDARD_M_REG = ISTANDARD_M;
reg [`X5PHIO_XCVR_X2__ISTANDARD_S_SZ:1] ISTANDARD_S_REG = ISTANDARD_S;
reg [`X5PHIO_XCVR_X2__LL_2TO1_MODE_0_SZ:1] LL_2TO1_MODE_0_REG = LL_2TO1_MODE_0;
reg [`X5PHIO_XCVR_X2__LL_2TO1_MODE_1_SZ:1] LL_2TO1_MODE_1_REG = LL_2TO1_MODE_1;
reg [`X5PHIO_XCVR_X2__MIPI_ALPRX_EN_M_SZ:1] MIPI_ALPRX_EN_M_REG = MIPI_ALPRX_EN_M;
reg [`X5PHIO_XCVR_X2__MIPI_ALPRX_EN_S_SZ:1] MIPI_ALPRX_EN_S_REG = MIPI_ALPRX_EN_S;
reg [`X5PHIO_XCVR_X2__MIPI_ALPTX_EN_M_SZ:1] MIPI_ALPTX_EN_M_REG = MIPI_ALPTX_EN_M;
reg [`X5PHIO_XCVR_X2__MIPI_ALPTX_EN_S_SZ:1] MIPI_ALPTX_EN_S_REG = MIPI_ALPTX_EN_S;
reg [`X5PHIO_XCVR_X2__MIPI_CPHY_PAD_M_SZ:1] MIPI_CPHY_PAD_M_REG = MIPI_CPHY_PAD_M;
reg [`X5PHIO_XCVR_X2__MIPI_CPHY_PAD_S_SZ:1] MIPI_CPHY_PAD_S_REG = MIPI_CPHY_PAD_S;
reg [`X5PHIO_XCVR_X2__ODLY_SRC_M_SZ-1:0] ODLY_SRC_M_REG = ODLY_SRC_M;
reg [`X5PHIO_XCVR_X2__ODLY_SRC_S_SZ-1:0] ODLY_SRC_S_REG = ODLY_SRC_S;
reg [`X5PHIO_XCVR_X2__OSTANDARD_M_SZ:1] OSTANDARD_M_REG = OSTANDARD_M;
reg [`X5PHIO_XCVR_X2__OSTANDARD_S_SZ:1] OSTANDARD_S_REG = OSTANDARD_S;
reg [`X5PHIO_XCVR_X2__PHY2IOB_T_0_SZ:1] PHY2IOB_T_0_REG = PHY2IOB_T_0;
reg [`X5PHIO_XCVR_X2__PHY2IOB_T_1_SZ:1] PHY2IOB_T_1_REG = PHY2IOB_T_1;
reg [`X5PHIO_XCVR_X2__PHY2XCV_LATENCY_SZ-1:0] PHY2XCV_LATENCY_REG = PHY2XCV_LATENCY;
reg [`X5PHIO_XCVR_X2__RD_CTL_MUXSEL_SZ-1:0] RD_CTL_MUXSEL_REG = RD_CTL_MUXSEL;
reg [`X5PHIO_XCVR_X2__RIUCLK_DBLR_BYPASS_SZ:1] RIUCLK_DBLR_BYPASS_REG = RIUCLK_DBLR_BYPASS;
reg [`X5PHIO_XCVR_X2__ROUTETHRU_0_SZ:1] ROUTETHRU_0_REG = ROUTETHRU_0;
reg [`X5PHIO_XCVR_X2__ROUTETHRU_1_SZ:1] ROUTETHRU_1_REG = ROUTETHRU_1;
reg [`X5PHIO_XCVR_X2__RX2TX_LOOPBACK_M_SZ:1] RX2TX_LOOPBACK_M_REG = RX2TX_LOOPBACK_M;
reg [`X5PHIO_XCVR_X2__RX2TX_LOOPBACK_S_SZ:1] RX2TX_LOOPBACK_S_REG = RX2TX_LOOPBACK_S;
reg [`X5PHIO_XCVR_X2__RX_CLOCK_SZ:1] RX_CLOCK_REG = RX_CLOCK;
reg [`X5PHIO_XCVR_X2__RX_CLOCK_ALIGN_M_SZ:1] RX_CLOCK_ALIGN_M_REG = RX_CLOCK_ALIGN_M;
reg [`X5PHIO_XCVR_X2__RX_CLOCK_ALIGN_S_SZ:1] RX_CLOCK_ALIGN_S_REG = RX_CLOCK_ALIGN_S;
reg [`X5PHIO_XCVR_X2__RX_DATA_WIDTH_M_SZ-1:0] RX_DATA_WIDTH_M_REG = RX_DATA_WIDTH_M;
reg [`X5PHIO_XCVR_X2__RX_DATA_WIDTH_S_SZ-1:0] RX_DATA_WIDTH_S_REG = RX_DATA_WIDTH_S;
reg [`X5PHIO_XCVR_X2__RX_GATING_SZ:1] RX_GATING_REG = RX_GATING;
reg [`X5PHIO_XCVR_X2__RX_LOAD_DLY_SZ-1:0] RX_LOAD_DLY_REG = RX_LOAD_DLY;
reg SA_H1ME_OFST_POL_M_REG = SA_H1ME_OFST_POL_M;
reg SA_H1ME_OFST_POL_S_REG = SA_H1ME_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__SA_H1ME_OFST_VAL_M_SZ-1:0] SA_H1ME_OFST_VAL_M_REG = SA_H1ME_OFST_VAL_M;
reg [`X5PHIO_XCVR_X2__SA_H1ME_OFST_VAL_S_SZ-1:0] SA_H1ME_OFST_VAL_S_REG = SA_H1ME_OFST_VAL_S;
reg SA_H1MO_OFST_POL_M_REG = SA_H1MO_OFST_POL_M;
reg SA_H1MO_OFST_POL_S_REG = SA_H1MO_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__SA_H1MO_OFST_VAL_M_SZ-1:0] SA_H1MO_OFST_VAL_M_REG = SA_H1MO_OFST_VAL_M;
reg [`X5PHIO_XCVR_X2__SA_H1MO_OFST_VAL_S_SZ-1:0] SA_H1MO_OFST_VAL_S_REG = SA_H1MO_OFST_VAL_S;
reg SA_H1PE_OFST_POL_M_REG = SA_H1PE_OFST_POL_M;
reg SA_H1PE_OFST_POL_S_REG = SA_H1PE_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__SA_H1PE_OFST_VAL_M_SZ-1:0] SA_H1PE_OFST_VAL_M_REG = SA_H1PE_OFST_VAL_M;
reg [`X5PHIO_XCVR_X2__SA_H1PE_OFST_VAL_S_SZ-1:0] SA_H1PE_OFST_VAL_S_REG = SA_H1PE_OFST_VAL_S;
reg SA_H1PO_OFST_POL_M_REG = SA_H1PO_OFST_POL_M;
reg SA_H1PO_OFST_POL_S_REG = SA_H1PO_OFST_POL_S;
reg [`X5PHIO_XCVR_X2__SA_H1PO_OFST_VAL_M_SZ-1:0] SA_H1PO_OFST_VAL_M_REG = SA_H1PO_OFST_VAL_M;
reg [`X5PHIO_XCVR_X2__SA_H1PO_OFST_VAL_S_SZ-1:0] SA_H1PO_OFST_VAL_S_REG = SA_H1PO_OFST_VAL_S;
reg [`X5PHIO_XCVR_X2__SA_OFST_CAL_M_SZ:1] SA_OFST_CAL_M_REG = SA_OFST_CAL_M;
reg [`X5PHIO_XCVR_X2__SA_OFST_CAL_S_SZ:1] SA_OFST_CAL_S_REG = SA_OFST_CAL_S;
reg [`X5PHIO_XCVR_X2__SIM_VERSION_SZ-1:0] SIM_VERSION_REG = SIM_VERSION;
reg [`X5PHIO_XCVR_X2__SLEW_M_SZ:1] SLEW_M_REG = SLEW_M;
reg [`X5PHIO_XCVR_X2__SLEW_S_SZ:1] SLEW_S_REG = SLEW_S;
reg [`X5PHIO_XCVR_X2__SLV_WRLVL_MODE_SZ:1] SLV_WRLVL_MODE_REG = SLV_WRLVL_MODE;
reg [`X5PHIO_XCVR_X2__TX0_ANALOG_SPARE0_SZ-1:0] TX0_ANALOG_SPARE0_REG = TX0_ANALOG_SPARE0;
reg [`X5PHIO_XCVR_X2__TX0_DIG_SPARE0_SZ-1:0] TX0_DIG_SPARE0_REG = TX0_DIG_SPARE0;
reg [`X5PHIO_XCVR_X2__TX0_ODLY_CASC_EN_SZ:1] TX0_ODLY_CASC_EN_REG = TX0_ODLY_CASC_EN;
reg [`X5PHIO_XCVR_X2__TX0_OUTPUT_PHASE_90_SZ:1] TX0_OUTPUT_PHASE_90_REG = TX0_OUTPUT_PHASE_90;
reg [`X5PHIO_XCVR_X2__TX1_ANALOG_SPARE0_SZ-1:0] TX1_ANALOG_SPARE0_REG = TX1_ANALOG_SPARE0;
reg [`X5PHIO_XCVR_X2__TX1_DIG_SPARE0_SZ-1:0] TX1_DIG_SPARE0_REG = TX1_DIG_SPARE0;
reg [`X5PHIO_XCVR_X2__TX1_ODLY_CASC_EN_SZ:1] TX1_ODLY_CASC_EN_REG = TX1_ODLY_CASC_EN;
reg [`X5PHIO_XCVR_X2__TX1_OUTPUT_PHASE_90_SZ:1] TX1_OUTPUT_PHASE_90_REG = TX1_OUTPUT_PHASE_90;
reg [`X5PHIO_XCVR_X2__TX2RX_PREDRV_LOOPBACK_M_SZ:1] TX2RX_PREDRV_LOOPBACK_M_REG = TX2RX_PREDRV_LOOPBACK_M;
reg [`X5PHIO_XCVR_X2__TX2RX_PREDRV_LOOPBACK_S_SZ:1] TX2RX_PREDRV_LOOPBACK_S_REG = TX2RX_PREDRV_LOOPBACK_S;
reg [`X5PHIO_XCVR_X2__TX2RX_RETIMER_LOOPBACK_M_SZ:1] TX2RX_RETIMER_LOOPBACK_M_REG = TX2RX_RETIMER_LOOPBACK_M;
reg [`X5PHIO_XCVR_X2__TX2RX_RETIMER_LOOPBACK_S_SZ:1] TX2RX_RETIMER_LOOPBACK_S_REG = TX2RX_RETIMER_LOOPBACK_S;
reg [`X5PHIO_XCVR_X2__TX_DATA_WIDTH_SZ-1:0] TX_DATA_WIDTH_REG = TX_DATA_WIDTH;
reg [`X5PHIO_XCVR_X2__TX_DRV_HP_EN_M_SZ:1] TX_DRV_HP_EN_M_REG = TX_DRV_HP_EN_M;
reg [`X5PHIO_XCVR_X2__TX_DRV_HP_EN_S_SZ:1] TX_DRV_HP_EN_S_REG = TX_DRV_HP_EN_S;
reg [`X5PHIO_XCVR_X2__TX_INIT_0_SZ:1] TX_INIT_0_REG = TX_INIT_0;
reg [`X5PHIO_XCVR_X2__TX_INIT_1_SZ:1] TX_INIT_1_REG = TX_INIT_1;
reg [`X5PHIO_XCVR_X2__TX_INIT_T_SZ:1] TX_INIT_T_REG = TX_INIT_T;
reg [`X5PHIO_XCVR_X2__USE_IBUFDISABLE_M_SZ:1] USE_IBUFDISABLE_M_REG = USE_IBUFDISABLE_M;
reg [`X5PHIO_XCVR_X2__USE_IBUFDISABLE_S_SZ:1] USE_IBUFDISABLE_S_REG = USE_IBUFDISABLE_S;
reg VREF_H1M_PER_OCTAD_M_REG = VREF_H1M_PER_OCTAD_M;
reg VREF_H1M_PER_OCTAD_S_REG = VREF_H1M_PER_OCTAD_S;
reg [`X5PHIO_XCVR_X2__VREF_H1M_VALUE_M_SZ-1:0] VREF_H1M_VALUE_M_REG = VREF_H1M_VALUE_M;
reg [`X5PHIO_XCVR_X2__VREF_H1M_VALUE_S_SZ-1:0] VREF_H1M_VALUE_S_REG = VREF_H1M_VALUE_S;
reg VREF_H1P_PER_OCTAD_M_REG = VREF_H1P_PER_OCTAD_M;
reg VREF_H1P_PER_OCTAD_S_REG = VREF_H1P_PER_OCTAD_S;
reg [`X5PHIO_XCVR_X2__VREF_H1P_VALUE_M_SZ-1:0] VREF_H1P_VALUE_M_REG = VREF_H1P_VALUE_M;
reg [`X5PHIO_XCVR_X2__VREF_H1P_VALUE_S_SZ-1:0] VREF_H1P_VALUE_S_REG = VREF_H1P_VALUE_S;
reg [`X5PHIO_XCVR_X2__WR_CTL_MUXSEL_SZ-1:0] WR_CTL_MUXSEL_REG = WR_CTL_MUXSEL;
reg [`X5PHIO_XCVR_X2__WR_DQ0_MUXSEL_SZ-1:0] WR_DQ0_MUXSEL_REG = WR_DQ0_MUXSEL;
reg [`X5PHIO_XCVR_X2__WR_DQ1_MUXSEL_SZ-1:0] WR_DQ1_MUXSEL_REG = WR_DQ1_MUXSEL;
reg [`X5PHIO_XCVR_X2__WR_EN0_MUXSEL_SZ-1:0] WR_EN0_MUXSEL_REG = WR_EN0_MUXSEL;
reg [`X5PHIO_XCVR_X2__WR_EN1_MUXSEL_SZ-1:0] WR_EN1_MUXSEL_REG = WR_EN1_MUXSEL;

initial begin
  ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_POL_M] = ADL_H1ME_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_POL_S] = ADL_H1ME_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_VALUE_M] = ADL_H1ME_OFST_VALUE_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_VALUE_S] = ADL_H1ME_OFST_VALUE_S;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_POL_M] = ADL_H1MO_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_POL_S] = ADL_H1MO_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_VALUE_M] = ADL_H1MO_OFST_VALUE_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_VALUE_S] = ADL_H1MO_OFST_VALUE_S;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_POL_M] = ADL_H1PE_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_POL_S] = ADL_H1PE_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_VALUE_M] = ADL_H1PE_OFST_VALUE_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_VALUE_S] = ADL_H1PE_OFST_VALUE_S;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_POL_M] = ADL_H1PO_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_POL_S] = ADL_H1PO_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_VALUE_M] = ADL_H1PO_OFST_VALUE_M;
  ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_VALUE_S] = ADL_H1PO_OFST_VALUE_S;
  ATTR[`X5PHIO_XCVR_X2__APBCLK_FREQ] = APBCLK_FREQ;
  ATTR[`X5PHIO_XCVR_X2__CASCADE_IDL_M] = CASCADE_IDL_M;
  ATTR[`X5PHIO_XCVR_X2__CASCADE_IDL_S] = CASCADE_IDL_S;
  ATTR[`X5PHIO_XCVR_X2__CASCADE_ODL_M] = CASCADE_ODL_M;
  ATTR[`X5PHIO_XCVR_X2__CASCADE_ODL_S] = CASCADE_ODL_S;
  ATTR[`X5PHIO_XCVR_X2__CCIO_EN_M] = CCIO_EN_M;
  ATTR[`X5PHIO_XCVR_X2__CCIO_EN_S] = CCIO_EN_S;
  ATTR[`X5PHIO_XCVR_X2__CLOCK_FREQ] = CLOCK_FREQ;
  ATTR[`X5PHIO_XCVR_X2__CONTINUOUS_DQS] = CONTINUOUS_DQS;
  ATTR[`X5PHIO_XCVR_X2__CPHY_MODE_CTRL] = CPHY_MODE_CTRL;
  ATTR[`X5PHIO_XCVR_X2__CPHY_TERM_M] = CPHY_TERM_M;
  ATTR[`X5PHIO_XCVR_X2__CPHY_TERM_S] = CPHY_TERM_S;
  ATTR[`X5PHIO_XCVR_X2__CTLE_EQ_M] = CTLE_EQ_M;
  ATTR[`X5PHIO_XCVR_X2__CTLE_EQ_S] = CTLE_EQ_S;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_POL_M] = CTLE_H1M_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_POL_S] = CTLE_H1M_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_VAL_M] = CTLE_H1M_OFST_VAL_M;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_VAL_S] = CTLE_H1M_OFST_VAL_S;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_POL_M] = CTLE_H1P_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_POL_S] = CTLE_H1P_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_VAL_M] = CTLE_H1P_OFST_VAL_M;
  ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_VAL_S] = CTLE_H1P_OFST_VAL_S;
  ATTR[`X5PHIO_XCVR_X2__CTLE_OFST_M] = CTLE_OFST_M;
  ATTR[`X5PHIO_XCVR_X2__CTLE_OFST_S] = CTLE_OFST_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_EQ_M] = DFE_EQ_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_EQ_S] = DFE_EQ_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_H2_NEG_POL_M] = DFE_H2_NEG_POL_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_H2_NEG_POL_S] = DFE_H2_NEG_POL_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_H2_TAP_WEIGHT_M] = DFE_H2_TAP_WEIGHT_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_H2_TAP_WEIGHT_S] = DFE_H2_TAP_WEIGHT_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_H3_NEG_POL_M] = DFE_H3_NEG_POL_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_H3_NEG_POL_S] = DFE_H3_NEG_POL_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_H3_TAP_WEIGHT_M] = DFE_H3_TAP_WEIGHT_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_H3_TAP_WEIGHT_S] = DFE_H3_TAP_WEIGHT_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_H4_NEG_POL_M] = DFE_H4_NEG_POL_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_H4_NEG_POL_S] = DFE_H4_NEG_POL_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_H4_TAP_WEIGHT_M] = DFE_H4_TAP_WEIGHT_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_H4_TAP_WEIGHT_S] = DFE_H4_TAP_WEIGHT_S;
  ATTR[`X5PHIO_XCVR_X2__DFE_INIT_M] = DFE_INIT_M;
  ATTR[`X5PHIO_XCVR_X2__DFE_INIT_S] = DFE_INIT_S;
  ATTR[`X5PHIO_XCVR_X2__DIFF_PIN_SWAP] = DIFF_PIN_SWAP;
  ATTR[`X5PHIO_XCVR_X2__DIFF_SLAVE_RX_EN] = DIFF_SLAVE_RX_EN;
  ATTR[`X5PHIO_XCVR_X2__DIFF_TERM] = DIFF_TERM;
  ATTR[`X5PHIO_XCVR_X2__DIV64CLK_EN] = DIV64CLK_EN;
  ATTR[`X5PHIO_XCVR_X2__DQS_ANA_DETECTION_M] = DQS_ANA_DETECTION_M;
  ATTR[`X5PHIO_XCVR_X2__DQS_ANA_DETECTION_S] = DQS_ANA_DETECTION_S;
  ATTR[`X5PHIO_XCVR_X2__DQS_BIAS_M] = DQS_BIAS_M;
  ATTR[`X5PHIO_XCVR_X2__DQS_BIAS_S] = DQS_BIAS_S;
  ATTR[`X5PHIO_XCVR_X2__DRIVE_M] = DRIVE_M;
  ATTR[`X5PHIO_XCVR_X2__DRIVE_S] = DRIVE_S;
  ATTR[`X5PHIO_XCVR_X2__DYNAMIC_DCI_TS_0] = DYNAMIC_DCI_TS_0;
  ATTR[`X5PHIO_XCVR_X2__DYNAMIC_DCI_TS_1] = DYNAMIC_DCI_TS_1;
  ATTR[`X5PHIO_XCVR_X2__EN_OMUX] = EN_OMUX;
  ATTR[`X5PHIO_XCVR_X2__IO_TYPE_M] = IO_TYPE_M;
  ATTR[`X5PHIO_XCVR_X2__IO_TYPE_S] = IO_TYPE_S;
  ATTR[`X5PHIO_XCVR_X2__ISTANDARD_M] = ISTANDARD_M;
  ATTR[`X5PHIO_XCVR_X2__ISTANDARD_S] = ISTANDARD_S;
  ATTR[`X5PHIO_XCVR_X2__LL_2TO1_MODE_0] = LL_2TO1_MODE_0;
  ATTR[`X5PHIO_XCVR_X2__LL_2TO1_MODE_1] = LL_2TO1_MODE_1;
  ATTR[`X5PHIO_XCVR_X2__MIPI_ALPRX_EN_M] = MIPI_ALPRX_EN_M;
  ATTR[`X5PHIO_XCVR_X2__MIPI_ALPRX_EN_S] = MIPI_ALPRX_EN_S;
  ATTR[`X5PHIO_XCVR_X2__MIPI_ALPTX_EN_M] = MIPI_ALPTX_EN_M;
  ATTR[`X5PHIO_XCVR_X2__MIPI_ALPTX_EN_S] = MIPI_ALPTX_EN_S;
  ATTR[`X5PHIO_XCVR_X2__MIPI_CPHY_PAD_M] = MIPI_CPHY_PAD_M;
  ATTR[`X5PHIO_XCVR_X2__MIPI_CPHY_PAD_S] = MIPI_CPHY_PAD_S;
  ATTR[`X5PHIO_XCVR_X2__ODLY_SRC_M] = ODLY_SRC_M;
  ATTR[`X5PHIO_XCVR_X2__ODLY_SRC_S] = ODLY_SRC_S;
  ATTR[`X5PHIO_XCVR_X2__OSTANDARD_M] = OSTANDARD_M;
  ATTR[`X5PHIO_XCVR_X2__OSTANDARD_S] = OSTANDARD_S;
  ATTR[`X5PHIO_XCVR_X2__PHY2IOB_T_0] = PHY2IOB_T_0;
  ATTR[`X5PHIO_XCVR_X2__PHY2IOB_T_1] = PHY2IOB_T_1;
  ATTR[`X5PHIO_XCVR_X2__PHY2XCV_LATENCY] = PHY2XCV_LATENCY;
  ATTR[`X5PHIO_XCVR_X2__RD_CTL_MUXSEL] = RD_CTL_MUXSEL;
  ATTR[`X5PHIO_XCVR_X2__RIUCLK_DBLR_BYPASS] = RIUCLK_DBLR_BYPASS;
  ATTR[`X5PHIO_XCVR_X2__ROUTETHRU_0] = ROUTETHRU_0;
  ATTR[`X5PHIO_XCVR_X2__ROUTETHRU_1] = ROUTETHRU_1;
  ATTR[`X5PHIO_XCVR_X2__RX2TX_LOOPBACK_M] = RX2TX_LOOPBACK_M;
  ATTR[`X5PHIO_XCVR_X2__RX2TX_LOOPBACK_S] = RX2TX_LOOPBACK_S;
  ATTR[`X5PHIO_XCVR_X2__RX_CLOCK] = RX_CLOCK;
  ATTR[`X5PHIO_XCVR_X2__RX_CLOCK_ALIGN_M] = RX_CLOCK_ALIGN_M;
  ATTR[`X5PHIO_XCVR_X2__RX_CLOCK_ALIGN_S] = RX_CLOCK_ALIGN_S;
  ATTR[`X5PHIO_XCVR_X2__RX_DATA_WIDTH_M] = RX_DATA_WIDTH_M;
  ATTR[`X5PHIO_XCVR_X2__RX_DATA_WIDTH_S] = RX_DATA_WIDTH_S;
  ATTR[`X5PHIO_XCVR_X2__RX_GATING] = RX_GATING;
  ATTR[`X5PHIO_XCVR_X2__RX_LOAD_DLY] = RX_LOAD_DLY;
  ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_POL_M] = SA_H1ME_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_POL_S] = SA_H1ME_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_VAL_M] = SA_H1ME_OFST_VAL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_VAL_S] = SA_H1ME_OFST_VAL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_POL_M] = SA_H1MO_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_POL_S] = SA_H1MO_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_VAL_M] = SA_H1MO_OFST_VAL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_VAL_S] = SA_H1MO_OFST_VAL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_POL_M] = SA_H1PE_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_POL_S] = SA_H1PE_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_VAL_M] = SA_H1PE_OFST_VAL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_VAL_S] = SA_H1PE_OFST_VAL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_POL_M] = SA_H1PO_OFST_POL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_POL_S] = SA_H1PO_OFST_POL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_VAL_M] = SA_H1PO_OFST_VAL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_VAL_S] = SA_H1PO_OFST_VAL_S;
  ATTR[`X5PHIO_XCVR_X2__SA_OFST_CAL_M] = SA_OFST_CAL_M;
  ATTR[`X5PHIO_XCVR_X2__SA_OFST_CAL_S] = SA_OFST_CAL_S;
  ATTR[`X5PHIO_XCVR_X2__SIM_VERSION] = SIM_VERSION;
  ATTR[`X5PHIO_XCVR_X2__SLEW_M] = SLEW_M;
  ATTR[`X5PHIO_XCVR_X2__SLEW_S] = SLEW_S;
  ATTR[`X5PHIO_XCVR_X2__SLV_WRLVL_MODE] = SLV_WRLVL_MODE;
  ATTR[`X5PHIO_XCVR_X2__TX0_ANALOG_SPARE0] = TX0_ANALOG_SPARE0;
  ATTR[`X5PHIO_XCVR_X2__TX0_DIG_SPARE0] = TX0_DIG_SPARE0;
  ATTR[`X5PHIO_XCVR_X2__TX0_ODLY_CASC_EN] = TX0_ODLY_CASC_EN;
  ATTR[`X5PHIO_XCVR_X2__TX0_OUTPUT_PHASE_90] = TX0_OUTPUT_PHASE_90;
  ATTR[`X5PHIO_XCVR_X2__TX1_ANALOG_SPARE0] = TX1_ANALOG_SPARE0;
  ATTR[`X5PHIO_XCVR_X2__TX1_DIG_SPARE0] = TX1_DIG_SPARE0;
  ATTR[`X5PHIO_XCVR_X2__TX1_ODLY_CASC_EN] = TX1_ODLY_CASC_EN;
  ATTR[`X5PHIO_XCVR_X2__TX1_OUTPUT_PHASE_90] = TX1_OUTPUT_PHASE_90;
  ATTR[`X5PHIO_XCVR_X2__TX2RX_PREDRV_LOOPBACK_M] = TX2RX_PREDRV_LOOPBACK_M;
  ATTR[`X5PHIO_XCVR_X2__TX2RX_PREDRV_LOOPBACK_S] = TX2RX_PREDRV_LOOPBACK_S;
  ATTR[`X5PHIO_XCVR_X2__TX2RX_RETIMER_LOOPBACK_M] = TX2RX_RETIMER_LOOPBACK_M;
  ATTR[`X5PHIO_XCVR_X2__TX2RX_RETIMER_LOOPBACK_S] = TX2RX_RETIMER_LOOPBACK_S;
  ATTR[`X5PHIO_XCVR_X2__TX_DATA_WIDTH] = TX_DATA_WIDTH;
  ATTR[`X5PHIO_XCVR_X2__TX_DRV_HP_EN_M] = TX_DRV_HP_EN_M;
  ATTR[`X5PHIO_XCVR_X2__TX_DRV_HP_EN_S] = TX_DRV_HP_EN_S;
  ATTR[`X5PHIO_XCVR_X2__TX_INIT_0] = TX_INIT_0;
  ATTR[`X5PHIO_XCVR_X2__TX_INIT_1] = TX_INIT_1;
  ATTR[`X5PHIO_XCVR_X2__TX_INIT_T] = TX_INIT_T;
  ATTR[`X5PHIO_XCVR_X2__USE_IBUFDISABLE_M] = USE_IBUFDISABLE_M;
  ATTR[`X5PHIO_XCVR_X2__USE_IBUFDISABLE_S] = USE_IBUFDISABLE_S;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1M_PER_OCTAD_M] = VREF_H1M_PER_OCTAD_M;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1M_PER_OCTAD_S] = VREF_H1M_PER_OCTAD_S;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1M_VALUE_M] = VREF_H1M_VALUE_M;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1M_VALUE_S] = VREF_H1M_VALUE_S;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1P_PER_OCTAD_M] = VREF_H1P_PER_OCTAD_M;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1P_PER_OCTAD_S] = VREF_H1P_PER_OCTAD_S;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1P_VALUE_M] = VREF_H1P_VALUE_M;
  ATTR[`X5PHIO_XCVR_X2__VREF_H1P_VALUE_S] = VREF_H1P_VALUE_S;
  ATTR[`X5PHIO_XCVR_X2__WR_CTL_MUXSEL] = WR_CTL_MUXSEL;
  ATTR[`X5PHIO_XCVR_X2__WR_DQ0_MUXSEL] = WR_DQ0_MUXSEL;
  ATTR[`X5PHIO_XCVR_X2__WR_DQ1_MUXSEL] = WR_DQ1_MUXSEL;
  ATTR[`X5PHIO_XCVR_X2__WR_EN0_MUXSEL] = WR_EN0_MUXSEL;
  ATTR[`X5PHIO_XCVR_X2__WR_EN1_MUXSEL] = WR_EN1_MUXSEL;
end

always @(trig_attr) begin
  ADL_H1ME_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_POL_M];
  ADL_H1ME_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_POL_S];
  ADL_H1ME_OFST_VALUE_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_VALUE_M];
  ADL_H1ME_OFST_VALUE_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1ME_OFST_VALUE_S];
  ADL_H1MO_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_POL_M];
  ADL_H1MO_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_POL_S];
  ADL_H1MO_OFST_VALUE_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_VALUE_M];
  ADL_H1MO_OFST_VALUE_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1MO_OFST_VALUE_S];
  ADL_H1PE_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_POL_M];
  ADL_H1PE_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_POL_S];
  ADL_H1PE_OFST_VALUE_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_VALUE_M];
  ADL_H1PE_OFST_VALUE_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PE_OFST_VALUE_S];
  ADL_H1PO_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_POL_M];
  ADL_H1PO_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_POL_S];
  ADL_H1PO_OFST_VALUE_M_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_VALUE_M];
  ADL_H1PO_OFST_VALUE_S_REG = ATTR[`X5PHIO_XCVR_X2__ADL_H1PO_OFST_VALUE_S];
  APBCLK_FREQ_REG = ATTR[`X5PHIO_XCVR_X2__APBCLK_FREQ];
  CASCADE_IDL_M_REG = ATTR[`X5PHIO_XCVR_X2__CASCADE_IDL_M];
  CASCADE_IDL_S_REG = ATTR[`X5PHIO_XCVR_X2__CASCADE_IDL_S];
  CASCADE_ODL_M_REG = ATTR[`X5PHIO_XCVR_X2__CASCADE_ODL_M];
  CASCADE_ODL_S_REG = ATTR[`X5PHIO_XCVR_X2__CASCADE_ODL_S];
  CCIO_EN_M_REG = ATTR[`X5PHIO_XCVR_X2__CCIO_EN_M];
  CCIO_EN_S_REG = ATTR[`X5PHIO_XCVR_X2__CCIO_EN_S];
  CLOCK_FREQ_REG = ATTR[`X5PHIO_XCVR_X2__CLOCK_FREQ];
  CONTINUOUS_DQS_REG = ATTR[`X5PHIO_XCVR_X2__CONTINUOUS_DQS];
  CPHY_MODE_CTRL_REG = ATTR[`X5PHIO_XCVR_X2__CPHY_MODE_CTRL];
  CPHY_TERM_M_REG = ATTR[`X5PHIO_XCVR_X2__CPHY_TERM_M];
  CPHY_TERM_S_REG = ATTR[`X5PHIO_XCVR_X2__CPHY_TERM_S];
  CTLE_EQ_M_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_EQ_M];
  CTLE_EQ_S_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_EQ_S];
  CTLE_H1M_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_POL_M];
  CTLE_H1M_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_POL_S];
  CTLE_H1M_OFST_VAL_M_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_VAL_M];
  CTLE_H1M_OFST_VAL_S_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1M_OFST_VAL_S];
  CTLE_H1P_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_POL_M];
  CTLE_H1P_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_POL_S];
  CTLE_H1P_OFST_VAL_M_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_VAL_M];
  CTLE_H1P_OFST_VAL_S_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_H1P_OFST_VAL_S];
  CTLE_OFST_M_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_OFST_M];
  CTLE_OFST_S_REG = ATTR[`X5PHIO_XCVR_X2__CTLE_OFST_S];
  DFE_EQ_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_EQ_M];
  DFE_EQ_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_EQ_S];
  DFE_H2_NEG_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H2_NEG_POL_M];
  DFE_H2_NEG_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H2_NEG_POL_S];
  DFE_H2_TAP_WEIGHT_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H2_TAP_WEIGHT_M];
  DFE_H2_TAP_WEIGHT_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H2_TAP_WEIGHT_S];
  DFE_H3_NEG_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H3_NEG_POL_M];
  DFE_H3_NEG_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H3_NEG_POL_S];
  DFE_H3_TAP_WEIGHT_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H3_TAP_WEIGHT_M];
  DFE_H3_TAP_WEIGHT_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H3_TAP_WEIGHT_S];
  DFE_H4_NEG_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H4_NEG_POL_M];
  DFE_H4_NEG_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H4_NEG_POL_S];
  DFE_H4_TAP_WEIGHT_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H4_TAP_WEIGHT_M];
  DFE_H4_TAP_WEIGHT_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_H4_TAP_WEIGHT_S];
  DFE_INIT_M_REG = ATTR[`X5PHIO_XCVR_X2__DFE_INIT_M];
  DFE_INIT_S_REG = ATTR[`X5PHIO_XCVR_X2__DFE_INIT_S];
  DIFF_PIN_SWAP_REG = ATTR[`X5PHIO_XCVR_X2__DIFF_PIN_SWAP];
  DIFF_SLAVE_RX_EN_REG = ATTR[`X5PHIO_XCVR_X2__DIFF_SLAVE_RX_EN];
  DIFF_TERM_REG = ATTR[`X5PHIO_XCVR_X2__DIFF_TERM];
  DIV64CLK_EN_REG = ATTR[`X5PHIO_XCVR_X2__DIV64CLK_EN];
  DQS_ANA_DETECTION_M_REG = ATTR[`X5PHIO_XCVR_X2__DQS_ANA_DETECTION_M];
  DQS_ANA_DETECTION_S_REG = ATTR[`X5PHIO_XCVR_X2__DQS_ANA_DETECTION_S];
  DQS_BIAS_M_REG = ATTR[`X5PHIO_XCVR_X2__DQS_BIAS_M];
  DQS_BIAS_S_REG = ATTR[`X5PHIO_XCVR_X2__DQS_BIAS_S];
  DRIVE_M_REG = ATTR[`X5PHIO_XCVR_X2__DRIVE_M];
  DRIVE_S_REG = ATTR[`X5PHIO_XCVR_X2__DRIVE_S];
  DYNAMIC_DCI_TS_0_REG = ATTR[`X5PHIO_XCVR_X2__DYNAMIC_DCI_TS_0];
  DYNAMIC_DCI_TS_1_REG = ATTR[`X5PHIO_XCVR_X2__DYNAMIC_DCI_TS_1];
  EN_OMUX_REG = ATTR[`X5PHIO_XCVR_X2__EN_OMUX];
  IO_TYPE_M_REG = ATTR[`X5PHIO_XCVR_X2__IO_TYPE_M];
  IO_TYPE_S_REG = ATTR[`X5PHIO_XCVR_X2__IO_TYPE_S];
  ISTANDARD_M_REG = ATTR[`X5PHIO_XCVR_X2__ISTANDARD_M];
  ISTANDARD_S_REG = ATTR[`X5PHIO_XCVR_X2__ISTANDARD_S];
  LL_2TO1_MODE_0_REG = ATTR[`X5PHIO_XCVR_X2__LL_2TO1_MODE_0];
  LL_2TO1_MODE_1_REG = ATTR[`X5PHIO_XCVR_X2__LL_2TO1_MODE_1];
  MIPI_ALPRX_EN_M_REG = ATTR[`X5PHIO_XCVR_X2__MIPI_ALPRX_EN_M];
  MIPI_ALPRX_EN_S_REG = ATTR[`X5PHIO_XCVR_X2__MIPI_ALPRX_EN_S];
  MIPI_ALPTX_EN_M_REG = ATTR[`X5PHIO_XCVR_X2__MIPI_ALPTX_EN_M];
  MIPI_ALPTX_EN_S_REG = ATTR[`X5PHIO_XCVR_X2__MIPI_ALPTX_EN_S];
  MIPI_CPHY_PAD_M_REG = ATTR[`X5PHIO_XCVR_X2__MIPI_CPHY_PAD_M];
  MIPI_CPHY_PAD_S_REG = ATTR[`X5PHIO_XCVR_X2__MIPI_CPHY_PAD_S];
  ODLY_SRC_M_REG = ATTR[`X5PHIO_XCVR_X2__ODLY_SRC_M];
  ODLY_SRC_S_REG = ATTR[`X5PHIO_XCVR_X2__ODLY_SRC_S];
  OSTANDARD_M_REG = ATTR[`X5PHIO_XCVR_X2__OSTANDARD_M];
  OSTANDARD_S_REG = ATTR[`X5PHIO_XCVR_X2__OSTANDARD_S];
  PHY2IOB_T_0_REG = ATTR[`X5PHIO_XCVR_X2__PHY2IOB_T_0];
  PHY2IOB_T_1_REG = ATTR[`X5PHIO_XCVR_X2__PHY2IOB_T_1];
  PHY2XCV_LATENCY_REG = ATTR[`X5PHIO_XCVR_X2__PHY2XCV_LATENCY];
  RD_CTL_MUXSEL_REG = ATTR[`X5PHIO_XCVR_X2__RD_CTL_MUXSEL];
  RIUCLK_DBLR_BYPASS_REG = ATTR[`X5PHIO_XCVR_X2__RIUCLK_DBLR_BYPASS];
  ROUTETHRU_0_REG = ATTR[`X5PHIO_XCVR_X2__ROUTETHRU_0];
  ROUTETHRU_1_REG = ATTR[`X5PHIO_XCVR_X2__ROUTETHRU_1];
  RX2TX_LOOPBACK_M_REG = ATTR[`X5PHIO_XCVR_X2__RX2TX_LOOPBACK_M];
  RX2TX_LOOPBACK_S_REG = ATTR[`X5PHIO_XCVR_X2__RX2TX_LOOPBACK_S];
  RX_CLOCK_ALIGN_M_REG = ATTR[`X5PHIO_XCVR_X2__RX_CLOCK_ALIGN_M];
  RX_CLOCK_ALIGN_S_REG = ATTR[`X5PHIO_XCVR_X2__RX_CLOCK_ALIGN_S];
  RX_CLOCK_REG = ATTR[`X5PHIO_XCVR_X2__RX_CLOCK];
  RX_DATA_WIDTH_M_REG = ATTR[`X5PHIO_XCVR_X2__RX_DATA_WIDTH_M];
  RX_DATA_WIDTH_S_REG = ATTR[`X5PHIO_XCVR_X2__RX_DATA_WIDTH_S];
  RX_GATING_REG = ATTR[`X5PHIO_XCVR_X2__RX_GATING];
  RX_LOAD_DLY_REG = ATTR[`X5PHIO_XCVR_X2__RX_LOAD_DLY];
  SA_H1ME_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_POL_M];
  SA_H1ME_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_POL_S];
  SA_H1ME_OFST_VAL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_VAL_M];
  SA_H1ME_OFST_VAL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1ME_OFST_VAL_S];
  SA_H1MO_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_POL_M];
  SA_H1MO_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_POL_S];
  SA_H1MO_OFST_VAL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_VAL_M];
  SA_H1MO_OFST_VAL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1MO_OFST_VAL_S];
  SA_H1PE_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_POL_M];
  SA_H1PE_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_POL_S];
  SA_H1PE_OFST_VAL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_VAL_M];
  SA_H1PE_OFST_VAL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PE_OFST_VAL_S];
  SA_H1PO_OFST_POL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_POL_M];
  SA_H1PO_OFST_POL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_POL_S];
  SA_H1PO_OFST_VAL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_VAL_M];
  SA_H1PO_OFST_VAL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_H1PO_OFST_VAL_S];
  SA_OFST_CAL_M_REG = ATTR[`X5PHIO_XCVR_X2__SA_OFST_CAL_M];
  SA_OFST_CAL_S_REG = ATTR[`X5PHIO_XCVR_X2__SA_OFST_CAL_S];
  SIM_VERSION_REG = ATTR[`X5PHIO_XCVR_X2__SIM_VERSION];
  SLEW_M_REG = ATTR[`X5PHIO_XCVR_X2__SLEW_M];
  SLEW_S_REG = ATTR[`X5PHIO_XCVR_X2__SLEW_S];
  SLV_WRLVL_MODE_REG = ATTR[`X5PHIO_XCVR_X2__SLV_WRLVL_MODE];
  TX0_ANALOG_SPARE0_REG = ATTR[`X5PHIO_XCVR_X2__TX0_ANALOG_SPARE0];
  TX0_DIG_SPARE0_REG = ATTR[`X5PHIO_XCVR_X2__TX0_DIG_SPARE0];
  TX0_ODLY_CASC_EN_REG = ATTR[`X5PHIO_XCVR_X2__TX0_ODLY_CASC_EN];
  TX0_OUTPUT_PHASE_90_REG = ATTR[`X5PHIO_XCVR_X2__TX0_OUTPUT_PHASE_90];
  TX1_ANALOG_SPARE0_REG = ATTR[`X5PHIO_XCVR_X2__TX1_ANALOG_SPARE0];
  TX1_DIG_SPARE0_REG = ATTR[`X5PHIO_XCVR_X2__TX1_DIG_SPARE0];
  TX1_ODLY_CASC_EN_REG = ATTR[`X5PHIO_XCVR_X2__TX1_ODLY_CASC_EN];
  TX1_OUTPUT_PHASE_90_REG = ATTR[`X5PHIO_XCVR_X2__TX1_OUTPUT_PHASE_90];
  TX2RX_PREDRV_LOOPBACK_M_REG = ATTR[`X5PHIO_XCVR_X2__TX2RX_PREDRV_LOOPBACK_M];
  TX2RX_PREDRV_LOOPBACK_S_REG = ATTR[`X5PHIO_XCVR_X2__TX2RX_PREDRV_LOOPBACK_S];
  TX2RX_RETIMER_LOOPBACK_M_REG = ATTR[`X5PHIO_XCVR_X2__TX2RX_RETIMER_LOOPBACK_M];
  TX2RX_RETIMER_LOOPBACK_S_REG = ATTR[`X5PHIO_XCVR_X2__TX2RX_RETIMER_LOOPBACK_S];
  TX_DATA_WIDTH_REG = ATTR[`X5PHIO_XCVR_X2__TX_DATA_WIDTH];
  TX_DRV_HP_EN_M_REG = ATTR[`X5PHIO_XCVR_X2__TX_DRV_HP_EN_M];
  TX_DRV_HP_EN_S_REG = ATTR[`X5PHIO_XCVR_X2__TX_DRV_HP_EN_S];
  TX_INIT_0_REG = ATTR[`X5PHIO_XCVR_X2__TX_INIT_0];
  TX_INIT_1_REG = ATTR[`X5PHIO_XCVR_X2__TX_INIT_1];
  TX_INIT_T_REG = ATTR[`X5PHIO_XCVR_X2__TX_INIT_T];
  USE_IBUFDISABLE_M_REG = ATTR[`X5PHIO_XCVR_X2__USE_IBUFDISABLE_M];
  USE_IBUFDISABLE_S_REG = ATTR[`X5PHIO_XCVR_X2__USE_IBUFDISABLE_S];
  VREF_H1M_PER_OCTAD_M_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1M_PER_OCTAD_M];
  VREF_H1M_PER_OCTAD_S_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1M_PER_OCTAD_S];
  VREF_H1M_VALUE_M_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1M_VALUE_M];
  VREF_H1M_VALUE_S_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1M_VALUE_S];
  VREF_H1P_PER_OCTAD_M_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1P_PER_OCTAD_M];
  VREF_H1P_PER_OCTAD_S_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1P_PER_OCTAD_S];
  VREF_H1P_VALUE_M_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1P_VALUE_M];
  VREF_H1P_VALUE_S_REG = ATTR[`X5PHIO_XCVR_X2__VREF_H1P_VALUE_S];
  WR_CTL_MUXSEL_REG = ATTR[`X5PHIO_XCVR_X2__WR_CTL_MUXSEL];
  WR_DQ0_MUXSEL_REG = ATTR[`X5PHIO_XCVR_X2__WR_DQ0_MUXSEL];
  WR_DQ1_MUXSEL_REG = ATTR[`X5PHIO_XCVR_X2__WR_DQ1_MUXSEL];
  WR_EN0_MUXSEL_REG = ATTR[`X5PHIO_XCVR_X2__WR_EN0_MUXSEL];
  WR_EN1_MUXSEL_REG = ATTR[`X5PHIO_XCVR_X2__WR_EN1_MUXSEL];
end

// procedures to override, read attribute values

task write_attr;
  input  [`X5PHIO_XCVR_X2_ADDR_SZ-1:0] addr;
  input  [`X5PHIO_XCVR_X2_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`X5PHIO_XCVR_X2_DATA_SZ-1:0] read_attr;
  input  [`X5PHIO_XCVR_X2_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
