[-COMMENT-:GLOBAL]
# altera TDF LANGUAGE KEYWORD FILE
# Prepared by Drenger

# normal reserved words (in blue-0,0,255)
[KEYWORDS0:GLOBAL]
and
assert
bdir
begin
bits
buried
case
clique
connected_pins
constant
defaults
define
design
device
div
else
elsif
end
for
function
generate
gnd
help_id
if
include
input
is
log2
machine
mod
nand
node
nor
not
of
options
or
others
output
parameters
report
returns
segments
severity
states
subdesign
table
then
title
to
tri_state_node
variable
vcc
when
with
xnor
xor
# additional useful names from packages (in blue too-0,0,255)
[KEYWORDS1:GLOBAL]

# standard (predefined) attributes (in red-255,0,0)
[KEYWORDS2:GLOBAL]
carry
cascade
ceil
dff
dffe
exp
floor
global
jkff
jkffe
latch
lcell
mcell
memory
opndrn
soft
srff
srffe
tff
tffe
tri
wire
x
.clk
.clrn
.d
.ena
.in
.j
.k
.oe
.out
.prn
.q
.r
.reset
.s
.t

# LPMrelated words (dark orange=light brown-190,130,0)
[KEYWORDS3:GLOBAL]
LPM
LPM_COMPONENTS

LPM_CONSTANT
LPM_INV
LPM_AND
LPM_OR
LPM_XOR
LPM_BUSTRI
LPM_MUX
LPM_DECODE
LPM_CLSHIFT
LPM_ADD_SUB
LPM_COMPARE
LPM_MULT
LPM_DIVIDE
LPM_ABS
LPM_COUNTER
LPM_LATCH
LPM_FF
LPM_SHIFTREG
LPM_RAM_DQ
LPM_RAM_DP
LPM_RAM_IO
LPM_ROM
LPM_FIFO
LPM_FIFO_DC
LPM_TTABLE
LPM_FSM
LPM_INPAD
LPM_OUTPAD
LPM_BIPAD

LPM_ADDRESS_CONTROL
LPM_AVALUE
LPM_CVALUE
LPM_DECODES
LPM_DIRECTION
LPM_DIRECTION
LPM_DREPRESENTATION
LPM_FFTYPE
LPM_FILE
LPM_HINT
LPM_INDATA
LPM_MODULUS
LPM_NREPRESENTATION
LPM_NUMWORDS
LPM_OUTDATA
LPM_PIPELINE
LPM_PVALUE
LPM_RDADDRESS_CONTROL
LPM_REPRESENTATION
LPM_SHIFTTYPE
LPM_SHOWAHEAD
LPM_SIZE
LPM_STRENGTH
LPM_SVALUE
LPM_TRUTHTYPE
LPM_TYPE
LPM_WIDTH
LPM_WIDTHA
LPM_WIDTHAD
LPM_WIDTHB
LPM_WIDTHD
LPM_WIDTHDIST
LPM_WIDTHIN
LPM_WIDTHN
LPM_WIDTHOUT
LPM_WIDTHP
LPM_WIDTHS
LPM_WIDTHS
LPM_WIDTHU
LPM_WRADDRESS_CONTROL

# verilog kewords not found in VHDL
# don't use them in mixed designs (in dark blue-0,0,121)
[KEYWORDS4:GLOBAL]
[KEYWORDS5:GLOBAL]

[KEYWORDS6:GLOBAL]

# ASCII cahracters in same color of contants & numbers (255,0,255)
[KEYWORDS7:GLOBAL]
[KEYWORDS8:GLOBAL]

[KEYWORDS9:GLOBAL]
