#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "D:\iverilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\iverilog\lib\ivl\va_math.vpi";
S_0000025a71fdbea0 .scope module, "led_demo_tb" "led_demo_tb" 2 3;
 .timescale -9 -10;
P_0000025a71fdb790 .param/l "SYSCLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0000025a71fdc260_0 .var "NSYSRESET", 0 0;
v0000025a72024170_0 .var "SYSCLK", 0 0;
v0000025a72024210_0 .net "led", 0 0, v0000025a71ff2910_0;  1 drivers
E_0000025a71fdb7d0 .event anyedge, v0000025a71fdbd90_0;
S_0000025a71fdc030 .scope module, "led_demo_ut0" "led_demo" 2 35, 3 1 0, S_0000025a71fdbea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "led";
v0000025a71fdbd90_0 .net "clk", 0 0, v0000025a72024170_0;  1 drivers
v0000025a71ff2e00_0 .var "cnt", 7 0;
v0000025a71ff2910_0 .var "led", 0 0;
v0000025a71fdc1c0_0 .net "rst_n", 0 0, v0000025a71fdc260_0;  1 drivers
E_0000025a71fdb810 .event posedge, v0000025a71fdbd90_0;
    .scope S_0000025a71fdc030;
T_0 ;
    %wait E_0000025a71fdb810;
    %load/vec4 v0000025a71fdc1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025a71ff2e00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025a71ff2e00_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000025a71ff2e00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000025a71ff2e00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000025a71ff2e00_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025a71fdc030;
T_1 ;
    %wait E_0000025a71fdb810;
    %load/vec4 v0000025a71fdc1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025a71ff2910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025a71ff2e00_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000025a71ff2910_0;
    %nor/r;
    %assign/vec4 v0000025a71ff2910_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025a71fdbea0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a72024170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a71fdc260_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000025a71fdbea0;
T_3 ;
    %vpi_call 2 19 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025a71fdbea0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000025a71fdbea0;
T_4 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a71fdc260_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 29 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000025a71fdbea0;
T_5 ;
    %wait E_0000025a71fdb7d0;
    %delay 50, 0;
    %load/vec4 v0000025a72024170_0;
    %nor/r;
    %assign/vec4 v0000025a72024170_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000025a71fdbea0;
T_6 ;
    %vpi_call 2 45 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025a71fdbea0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "led_demo_tb.v";
    "led_demo.v";
