// Seed: 2546510713
module module_0;
  tri0 id_1, id_2;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output wand id_2,
    input uwire id_3,
    input supply0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
  assign module_0.type_3 = 0;
  assign id_4 = id_5;
endmodule
