library ieee;
use ieee.std_logic_1164.all;

entity testbench is

end testbench;

architecture behaviour of testbench is
	component PWM is
		port(
		
			);
	end component;
	
	
	
	clk <= NOT clk after 50 us;
	reset  <= '0' after 150 us;



end architecture;