<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ISERDES_8bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ISERDES_8bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ISERDES_8bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ISERDES_8bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ISERDES_8bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ISERDES_8bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ISERDES_8bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ISERDES_8bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ISERDES_8bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ISERDES_8bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ISERDES_8bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ISERDES_8bit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ISERDES_8bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ISERDES_8bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ISERDES_8bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ISERDES_8bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ISERDES_8bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ISERDES_8bit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ISERDES_8bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ISERDES_8bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ISERDES_8bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ISERDES_8bit_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ISERDES_8bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ISERDES_8bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ISERDES_8bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ISERDES_8bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ISERDES_8bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ISERDES_8bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ISERDES_8bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ISERDES_8bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ISERDES_8bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ISERDES_8bit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ISERDES_8bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ISERDES_8bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ISERDES_8bit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ISERDES_8bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ISERDES_8bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ISERDES_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ISERDES_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ISERDES_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ISERDES_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="iserdes_8bit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="iserdes_8bit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="iserdes_8bit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541071237" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1541071237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547031860" xil_pn:in_ck="-4556346585965763434" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1547031860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../LIB/Edge_Sensing.vhd"/>
      <outfile xil_pn:name="../LIB/Light_Pulser.vhd"/>
      <outfile xil_pn:name="../LIB/PhaseSW.vhd"/>
      <outfile xil_pn:name="../LIB/SRFF.vhd"/>
      <outfile xil_pn:name="../LIB/TestRam.vhd"/>
      <outfile xil_pn:name="../LIB/V_Counter.vhd"/>
      <outfile xil_pn:name="../Pre-trigger_Xilinx/DLL.vhd"/>
      <outfile xil_pn:name="../Pre-trigger_Xilinx/lib/ShiftReg.vhd"/>
      <outfile xil_pn:name="ClkDiv.vhd"/>
      <outfile xil_pn:name="ISERDES_8bit.vhd"/>
      <outfile xil_pn:name="ISERDES_TB.vhd"/>
      <outfile xil_pn:name="Parameters.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1541071240" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9129960692551168570" xil_pn:start_ts="1541071240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541071240" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4012116781455979654" xil_pn:start_ts="1541071240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541071240" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1210709252776997970" xil_pn:start_ts="1541071240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1547010966" xil_pn:in_ck="-4556346585965763434" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1547010966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../LIB/Edge_Sensing.vhd"/>
      <outfile xil_pn:name="../LIB/Light_Pulser.vhd"/>
      <outfile xil_pn:name="../LIB/PhaseSW.vhd"/>
      <outfile xil_pn:name="../LIB/SRFF.vhd"/>
      <outfile xil_pn:name="../LIB/TestRam.vhd"/>
      <outfile xil_pn:name="../LIB/V_Counter.vhd"/>
      <outfile xil_pn:name="../Pre-trigger_Xilinx/DLL.vhd"/>
      <outfile xil_pn:name="../Pre-trigger_Xilinx/lib/ShiftReg.vhd"/>
      <outfile xil_pn:name="ClkDiv.vhd"/>
      <outfile xil_pn:name="ISERDES_8bit.vhd"/>
      <outfile xil_pn:name="ISERDES_TB.vhd"/>
      <outfile xil_pn:name="Parameters.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1547010975" xil_pn:in_ck="-4556346585965763434" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9009622542147499259" xil_pn:start_ts="1547010966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ISERDES_TB_beh.prj"/>
      <outfile xil_pn:name="ISERDES_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1547010975" xil_pn:in_ck="-6033759605335687437" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3376871616924028809" xil_pn:start_ts="1547010975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ISERDES_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1541068069" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1541068069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541068069" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4647890535745135156" xil_pn:start_ts="1541068069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541068069" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1210709252776997970" xil_pn:start_ts="1541068069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541068070" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1541068069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541068070" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1327564363737876440" xil_pn:start_ts="1541068070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541068070" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7414697489648349919" xil_pn:start_ts="1541068070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541068070" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3595804926117291832" xil_pn:start_ts="1541068070">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548157152" xil_pn:in_ck="8716411778927989257" xil_pn:name="TRANEXT_xstsynthesize_virtex4" xil_pn:prop_ck="7918115617832805480" xil_pn:start_ts="1548157141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ISERDES_8bit.lso"/>
      <outfile xil_pn:name="ISERDES_8bit.ngc"/>
      <outfile xil_pn:name="ISERDES_8bit.ngr"/>
      <outfile xil_pn:name="ISERDES_8bit.prj"/>
      <outfile xil_pn:name="ISERDES_8bit.stx"/>
      <outfile xil_pn:name="ISERDES_8bit.syr"/>
      <outfile xil_pn:name="ISERDES_8bit.xst"/>
      <outfile xil_pn:name="ISERDES_8bit_vhdl.prj"/>
      <outfile xil_pn:name="ISERDES_8bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1547549664" xil_pn:in_ck="107900434227" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2922581807966942371" xil_pn:start_ts="1547549664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548157158" xil_pn:in_ck="1885861517616316222" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="962754818780995072" xil_pn:start_ts="1548157152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ISERDES_8bit.bld"/>
      <outfile xil_pn:name="ISERDES_8bit.ngd"/>
      <outfile xil_pn:name="ISERDES_8bit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1548157165" xil_pn:in_ck="1885861560234759199" xil_pn:name="TRANEXT_map_virtex4" xil_pn:prop_ck="8432954844584946751" xil_pn:start_ts="1548157158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ISERDES_8bit.pcf"/>
      <outfile xil_pn:name="ISERDES_8bit_map.map"/>
      <outfile xil_pn:name="ISERDES_8bit_map.mrp"/>
      <outfile xil_pn:name="ISERDES_8bit_map.ncd"/>
      <outfile xil_pn:name="ISERDES_8bit_map.ngm"/>
      <outfile xil_pn:name="ISERDES_8bit_map.xrpt"/>
      <outfile xil_pn:name="ISERDES_8bit_summary.xml"/>
      <outfile xil_pn:name="ISERDES_8bit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1548157195" xil_pn:in_ck="3581660977251984152" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-348796222466740582" xil_pn:start_ts="1548157165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ISERDES_8bit.ncd"/>
      <outfile xil_pn:name="ISERDES_8bit.pad"/>
      <outfile xil_pn:name="ISERDES_8bit.par"/>
      <outfile xil_pn:name="ISERDES_8bit.ptwx"/>
      <outfile xil_pn:name="ISERDES_8bit.unroutes"/>
      <outfile xil_pn:name="ISERDES_8bit.xpi"/>
      <outfile xil_pn:name="ISERDES_8bit_pad.csv"/>
      <outfile xil_pn:name="ISERDES_8bit_pad.txt"/>
      <outfile xil_pn:name="ISERDES_8bit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1548157211" xil_pn:in_ck="-6994440482604757528" xil_pn:name="TRANEXT_bitFile_virtex4" xil_pn:prop_ck="-5292315604690234831" xil_pn:start_ts="1548157195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ISERDES_8bit.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="iserdes_8bit.bgn"/>
      <outfile xil_pn:name="iserdes_8bit.bit"/>
      <outfile xil_pn:name="iserdes_8bit.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1548214727" xil_pn:in_ck="7626928084407184530" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5272633754208717367" xil_pn:start_ts="1548214724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1548157195" xil_pn:in_ck="1885855934600286235" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817529" xil_pn:start_ts="1548157187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ISERDES_8bit.twr"/>
      <outfile xil_pn:name="ISERDES_8bit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
