$date
  Wed May 19 00:16:45 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_addop $end
$var reg 16 ! i_1[15:0] $end
$var reg 16 " i_2[15:0] $end
$var reg 16 # o_1[15:0] $end
$scope module uut $end
$var reg 16 $ i_1[15:0] $end
$var reg 16 % i_2[15:0] $end
$var reg 16 & o_1[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b0000000000000000 "
b0000000000000000 #
b0000000000000000 $
b0000000000000000 %
b0000000000000000 &
#100000000
#110000000
#210000000
b0111110011100011 !
b0111110011100011 #
b0111110011100011 $
b0111110011100011 &
#220000000
#320000000
#420000000
#430000000
b0010110110110110 "
b1010101010011001 #
b0010110110110110 %
b1010101010011001 &
#530000000
#630000000
b1111110011100011 !
b0010101010011001 #
b1111110011100011 $
b0010101010011001 &
#640000000
#740000000
#840000000
#850000000
b1110110110110110 "
b1110101010011001 #
b1110110110110110 %
b1110101010011001 &
#950000000
#1050000000
b0111110011100011 !
b0110101010011001 #
b0111110011100011 $
b0110101010011001 &
#1060000000
#1160000000
