library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity somador_2bits is
    Port ( a : in  STD_LOGIC_VECTOR (1 downto 0);
           b : in  STD_LOGIC_VECTOR (1 downto 0);
           soma : out  STD_LOGIC_VECTOR (2 downto 0));
end somador_2bits;

architecture Behavioral of somador_2bits is
begin
    soma <= ("0" & a) + ("0" & b); -- Soma dos dois nÃºmeros
end Behavioral;
