Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu Jul  6 17:54:46 2017
| Host             : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command          : report_power -file ADC_test_power_routed.rpt -pb ADC_test_power_summary_routed.pb -rpx ADC_test_power_routed.rpx
| Design           : ADC_test
| Device           : xc7k160tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.091  |
| Dynamic (W)              | 0.975  |
| Device Static (W)        | 0.116  |
| Total Off-Chip Power (W) | 0.023  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 83.0   |
| Junction Temperature (C) | 27.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.032 |       22 |       --- |             --- |
| Slice Logic             |     0.003 |      818 |       --- |             --- |
|   LUT as Logic          |     0.002 |      329 |    101400 |            0.32 |
|   Register              |    <0.001 |      345 |    202800 |            0.17 |
|   CARRY4                |    <0.001 |       39 |     25350 |            0.15 |
|   LUT as Shift Register |    <0.001 |        4 |     35000 |            0.01 |
|   Others                |     0.000 |       23 |       --- |             --- |
| Signals                 |     0.004 |      547 |       --- |             --- |
| MMCM                    |     0.191 |        2 |         8 |           25.00 |
| I/O                     |     0.744 |       53 |       400 |           13.25 |
| Static Power            |     0.116 |          |           |                 |
| Total                   |     1.091 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.087 |       0.044 |      0.043 |
| Vccaux    |       1.800 |     0.132 |       0.113 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.301 |       0.300 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------+-------------------------------------------------+-----------------+
| Clock                                           | Domain                                          | Constraint (ns) |
+-------------------------------------------------+-------------------------------------------------+-----------------+
| AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 | AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 |            10.0 |
| AD9783_inst1/spi_data_reg_n_0_[10]              | AD9783_inst1/spi_data_reg_n_0_[10]              |            10.0 |
| AD9783_inst1/spi_data_reg_n_0_[15]              | AD9783_inst1/spi_data_reg_n_0_[15]              |            10.0 |
| AD9783_inst1/spi_trigger_reg_n_0                | AD9783_inst1/spi_trigger_reg_n_0                |            10.0 |
| ADC2/LTC2195_SPI_inst/spi_clk                   | ADC2/LTC2195_SPI_inst/data_out_reg[4]_0         |            10.0 |
| ADC2/spi_data[7]                                | ADC2/spi_data_reg_n_0_[7]                       |            10.0 |
| ADC2/spi_data[8]                                | ADC2/spi_data_reg_n_0_[8]                       |            10.0 |
| ADC2/spi_data[9]                                | ADC2/spi_data_reg_n_0_[9]                       |            10.0 |
| ADC2/spi_trigger_reg_n_0                        | ADC2/spi_trigger_reg_n_0                        |            10.0 |
| MMCME2_BASE_inst_n_2                            | AD9783_inst1/MMCME2_BASE_inst_n_2               |            10.0 |
| clk                                             | clk                                             |            10.0 |
| clkDLYi                                         | AD9783_inst1/clkDLYi                            |            10.0 |
| clkFB                                           | AD9783_inst1/clkFB                              |            10.0 |
| clkFB_2                                         | ADC2/clkFB                                      |            10.0 |
| clkPS_int_1                                     | ADC2/clkPS_int                                  |            10.0 |
| rstLEDclk/clk__0                                | rstLEDclk/clk__0                                |            10.0 |
| rst_in                                          | rst_in                                          |            10.0 |
+-------------------------------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| ADC_test             |     0.975 |
|   AD9783_inst1       |     0.794 |
|     AD_9783_SPI_inst |     0.009 |
|   ADC1               |     0.002 |
|     LTC2195_SPI_inst |     0.001 |
|   ADC2               |     0.152 |
|     LTC2195_SPI_inst |     0.012 |
|   Sweep_inst         |     0.004 |
|   rstLEDclk          |    <0.001 |
+----------------------+-----------+


