-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2.2 (lin64) Build 2348494 Mon Oct  1 18:25:39 MDT 2018
-- Date        : Sun Oct 28 14:49:18 2018
-- Host        : t-1000 running 64-bit Ubuntu 16.04 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_ultra_cv_0_3_sim_netlist.vhdl
-- Design      : design_1_ultra_cv_0_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat is
  port (
    in_stream_TREADY : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    AXIvideo2Mat_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_data_V_1_i_reg_318_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_AXIvideo2Mat_U0_ap_ready : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_read : in STD_LOGIC;
    in_stream_TVALID : in STD_LOGIC;
    rgb_data_stream_1_V_full_n : in STD_LOGIC;
    rgb_data_stream_0_V_full_n : in STD_LOGIC;
    rgb_data_stream_2_V_full_n : in STD_LOGIC;
    start_for_CvtColor_U0_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    in_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat is
  signal AXI_video_strm_V_data_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_data_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel2 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_dest_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_data_out : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^axivideo2mat_u0_ap_ready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter0_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp2_iter1_reg_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_4_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_5_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_6_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_7_n_0 : STD_LOGIC;
  signal ap_ready_INST_0_i_8_n_0 : STD_LOGIC;
  signal axi_data_V1_i_reg_263 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V1_i_reg_263[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_i_reg_263[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_i_reg_318 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_1_i_reg_318[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_i_reg_318[9]_i_1_n_0\ : STD_LOGIC;
  signal \^axi_data_v_1_i_reg_318_reg[0]_0\ : STD_LOGIC;
  signal axi_data_V_3_i_reg_377 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \axi_data_V_3_i_reg_377[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[10]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[11]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[8]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_3_i_reg_377[9]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V1_i_reg_253 : STD_LOGIC;
  signal \axi_last_V1_i_reg_253[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_3_i_reg_365 : STD_LOGIC;
  signal \axi_last_V_3_i_reg_365[0]_i_1_n_0\ : STD_LOGIC;
  signal brmerge_i_reg_535 : STD_LOGIC;
  signal brmerge_i_reg_5350 : STD_LOGIC;
  signal \brmerge_i_reg_535[0]_i_1_n_0\ : STD_LOGIC;
  signal \brmerge_i_reg_535[0]_i_2_n_0\ : STD_LOGIC;
  signal \brmerge_i_reg_535[0]_i_3_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_354[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_354[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_2_i_reg_354_reg_n_0_[0]\ : STD_LOGIC;
  signal eol_i_reg_295 : STD_LOGIC;
  signal \eol_i_reg_295_reg_n_0_[0]\ : STD_LOGIC;
  signal \eol_reg_307[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_reg_307[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_reg_307_reg_n_0_[0]\ : STD_LOGIC;
  signal exitcond_i_fu_435_p2 : STD_LOGIC;
  signal exitcond_i_reg_5260 : STD_LOGIC;
  signal \exitcond_i_reg_526[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_526[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_526[0]_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_526[0]_i_5_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_526[0]_i_6_n_0\ : STD_LOGIC;
  signal \exitcond_i_reg_526_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_425_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_521 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_V_reg_521[10]_i_2_n_0\ : STD_LOGIC;
  signal \^in_stream_tready\ : STD_LOGIC;
  signal j_V_fu_440_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sof_1_i_fu_182 : STD_LOGIC;
  signal sof_1_i_fu_1820 : STD_LOGIC;
  signal \sof_1_i_fu_182[0]_i_1_n_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_0\ : STD_LOGIC;
  signal t_V_2_reg_284 : STD_LOGIC;
  signal \t_V_2_reg_284[10]_i_5_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_284_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_273 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_16_reg_492 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_data_V_reg_497 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_last_V_reg_505 : STD_LOGIC;
  signal tmp_reg_487 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_0_state[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_dest_V_0_state[1]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_rd_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_0_sel_wr_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_0_state[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_rd_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_0_sel_wr_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_0_state[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair30";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp1_iter1_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[12]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[14]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[16]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[17]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[18]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[21]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[22]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[23]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \axi_data_V1_i_reg_263[9]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_377[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_377[12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_377[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_377[19]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_3_i_reg_377[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_last_V1_i_reg_253[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \brmerge_i_reg_535[0]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \brmerge_i_reg_535[0]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \exitcond_i_reg_526[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \i_V_reg_521[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_V_reg_521[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_V_reg_521[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_V_reg_521[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \i_V_reg_521[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_V_reg_521[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_V_reg_521[8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_V_reg_521[9]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__9\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[10]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \t_V_2_reg_284[9]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[12]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[13]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[17]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[18]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[19]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[20]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[21]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[23]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_497[9]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_505[0]_i_2\ : label is "soft_lutpair11";
begin
  AXIvideo2Mat_U0_ap_ready <= \^axivideo2mat_u0_ap_ready\;
  Q(0) <= \^q\(0);
  \axi_data_V_1_i_reg_318_reg[0]_0\ <= \^axi_data_v_1_i_reg_318_reg[0]_0\;
  in_stream_TREADY <= \^in_stream_tready\;
  start_once_reg <= \^start_once_reg\;
\AXI_video_strm_V_data_V_0_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_load_A
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_A,
      D => in_stream_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_sel_wr,
      I1 => AXI_video_strm_V_data_V_0_ack_in,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_0_load_B
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(0),
      Q => AXI_video_strm_V_data_V_0_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(10),
      Q => AXI_video_strm_V_data_V_0_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(11),
      Q => AXI_video_strm_V_data_V_0_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(12),
      Q => AXI_video_strm_V_data_V_0_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(13),
      Q => AXI_video_strm_V_data_V_0_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(14),
      Q => AXI_video_strm_V_data_V_0_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(15),
      Q => AXI_video_strm_V_data_V_0_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(16),
      Q => AXI_video_strm_V_data_V_0_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(17),
      Q => AXI_video_strm_V_data_V_0_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(18),
      Q => AXI_video_strm_V_data_V_0_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(19),
      Q => AXI_video_strm_V_data_V_0_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(1),
      Q => AXI_video_strm_V_data_V_0_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(20),
      Q => AXI_video_strm_V_data_V_0_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(21),
      Q => AXI_video_strm_V_data_V_0_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(22),
      Q => AXI_video_strm_V_data_V_0_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(23),
      Q => AXI_video_strm_V_data_V_0_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(2),
      Q => AXI_video_strm_V_data_V_0_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(3),
      Q => AXI_video_strm_V_data_V_0_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(4),
      Q => AXI_video_strm_V_data_V_0_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(5),
      Q => AXI_video_strm_V_data_V_0_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(6),
      Q => AXI_video_strm_V_data_V_0_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(7),
      Q => AXI_video_strm_V_data_V_0_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(8),
      Q => AXI_video_strm_V_data_V_0_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_load_B,
      D => in_stream_TDATA(9),
      Q => AXI_video_strm_V_data_V_0_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => AXI_video_strm_V_data_V_0_sel,
      O => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => in_stream_TVALID,
      I2 => AXI_video_strm_V_data_V_0_sel_wr,
      O => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_ack_in,
      I1 => in_stream_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => in_stream_TVALID,
      I3 => AXI_video_strm_V_data_V_0_ack_in,
      O => AXI_video_strm_V_data_V_0_state(1)
    );
\AXI_video_strm_V_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_0_state(1),
      Q => AXI_video_strm_V_data_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => \^in_stream_tready\,
      I1 => in_stream_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      I2 => in_stream_TVALID,
      I3 => \^in_stream_tready\,
      O => AXI_video_strm_V_dest_V_0_state(1)
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000EEE"
    )
        port map (
      I0 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I1 => brmerge_i_reg_535,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state2,
      I4 => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\
    );
\AXI_video_strm_V_dest_V_0_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp2_stage0,
      I2 => \eol_2_i_reg_354_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      O => \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0\
    );
\AXI_video_strm_V_dest_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_dest_V_0_state(1),
      Q => \^in_stream_tready\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => in_stream_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => in_stream_TLAST(0),
      I1 => AXI_video_strm_V_last_V_0_sel_wr,
      I2 => AXI_video_strm_V_last_V_0_ack_in,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_payload_B,
      O => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_0_sel,
      O => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => in_stream_TVALID,
      I2 => AXI_video_strm_V_last_V_0_sel_wr,
      O => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_ack_in,
      I1 => in_stream_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      I2 => in_stream_TVALID,
      I3 => AXI_video_strm_V_last_V_0_ack_in,
      O => AXI_video_strm_V_last_V_0_state(1)
    );
\AXI_video_strm_V_last_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_0_state(1),
      Q => AXI_video_strm_V_last_V_0_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => in_stream_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_A,
      O => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_0_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => in_stream_TUSER(0),
      I1 => AXI_video_strm_V_user_V_0_sel_wr,
      I2 => AXI_video_strm_V_user_V_0_ack_in,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_0_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_0_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_sel,
      O => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => in_stream_TVALID,
      I2 => AXI_video_strm_V_user_V_0_sel_wr,
      O => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_0_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD88"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_0_ack_in,
      I1 => in_stream_TVALID,
      I2 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I3 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_0_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0\,
      I1 => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      I2 => in_stream_TVALID,
      I3 => AXI_video_strm_V_user_V_0_ack_in,
      O => AXI_video_strm_V_user_V_0_state(1)
    );
\AXI_video_strm_V_user_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_0_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_0_state(1),
      Q => AXI_video_strm_V_user_V_0_ack_in,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(16),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => D(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(8),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => \SRL_SIG_reg[0][7]\(0)
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(0),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => \SRL_SIG_reg[0][7]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(17),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => D(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(9),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => \SRL_SIG_reg[0][7]\(1)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(1),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => \SRL_SIG_reg[0][7]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(18),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => D(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(10),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => \SRL_SIG_reg[0][7]\(2)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(2),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => \SRL_SIG_reg[0][7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(19),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => D(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(11),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => \SRL_SIG_reg[0][7]\(3)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(3),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => \SRL_SIG_reg[0][7]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(20),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => D(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(12),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => \SRL_SIG_reg[0][7]\(4)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(4),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => \SRL_SIG_reg[0][7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(21),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => D(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(13),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => \SRL_SIG_reg[0][7]\(5)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(5),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => \SRL_SIG_reg[0][7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(22),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => D(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(14),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => \SRL_SIG_reg[0][7]\(6)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(6),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => \SRL_SIG_reg[0][7]_0\(6)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(23),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => D(7)
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(15),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => \SRL_SIG_reg[0][7]\(7)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(7),
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => \SRL_SIG_reg[0][7]_0\(7)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^axivideo2mat_u0_ap_ready\,
      I1 => AXIvideo2Mat_U0_img_rows_V_read,
      I2 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEEEEEEEAEEE"
    )
        port map (
      I0 => AXIvideo2Mat_U0_img_rows_V_read,
      I1 => ap_CS_fsm_state2,
      I2 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I3 => AXI_video_strm_V_user_V_0_payload_A,
      I4 => AXI_video_strm_V_user_V_0_sel,
      I5 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_0_payload_A,
      I3 => AXI_video_strm_V_user_V_0_sel,
      I4 => AXI_video_strm_V_user_V_0_payload_B,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8FFF88888888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_ready_INST_0_i_4_n_0,
      I2 => exitcond_i_reg_5260,
      I3 => ap_enable_reg_pp1_iter1_reg_n_0,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => exitcond_i_reg_5260,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => ap_enable_reg_pp1_iter0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => \exitcond_i_reg_526_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      I3 => \ap_CS_fsm[5]_i_3_n_0\,
      O => exitcond_i_reg_5260
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFFFFF"
    )
        port map (
      I0 => brmerge_i_reg_535,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => rgb_data_stream_2_V_full_n,
      I3 => rgb_data_stream_0_V_full_n,
      I4 => rgb_data_stream_1_V_full_n,
      O => \ap_CS_fsm[5]_i_3_n_0\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAABAAFFAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => \eol_2_i_reg_354_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => ap_enable_reg_pp2_iter1_reg_n_0,
      I5 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => \eol_2_i_reg_354_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp2_stage0,
      I3 => ap_enable_reg_pp2_iter1_reg_n_0,
      I4 => ap_enable_reg_pp2_iter0,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp1_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp2_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF088800000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_ready_INST_0_i_4_n_0,
      I2 => exitcond_i_fu_435_p2,
      I3 => exitcond_i_reg_5260,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter0_i_1_n_0
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter0_i_1_n_0,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_ready_INST_0_i_4_n_0,
      I2 => ap_enable_reg_pp1_iter1_reg_n_0,
      I3 => ap_enable_reg_pp1_iter1_i_2_n_0,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_i_1_n_0
    );
ap_enable_reg_pp1_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_3_n_0\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_0,
      I2 => \exitcond_i_reg_526_reg_n_0_[0]\,
      O => ap_enable_reg_pp1_iter1_i_2_n_0
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter1_i_1_n_0,
      Q => ap_enable_reg_pp1_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp2_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => ap_CS_fsm_pp2_stage0,
      I1 => \eol_2_i_reg_354_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_0_data_out,
      I5 => ap_enable_reg_pp2_iter0_i_2_n_0,
      O => ap_enable_reg_pp2_iter0_i_1_n_0
    );
ap_enable_reg_pp2_iter0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp2_iter0,
      I2 => ap_CS_fsm_state7,
      O => ap_enable_reg_pp2_iter0_i_2_n_0
    );
ap_enable_reg_pp2_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter0_i_1_n_0,
      Q => ap_enable_reg_pp2_iter0,
      R => '0'
    );
ap_enable_reg_pp2_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF001000000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp2_iter1_reg_n_0,
      I3 => \eol_2_i_reg_354_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp2_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp2_iter1_i_1_n_0
    );
ap_enable_reg_pp2_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp2_iter1_i_1_n_0,
      Q => ap_enable_reg_pp2_iter1_reg_n_0,
      R => '0'
    );
ap_ready_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_ready_INST_0_i_4_n_0,
      O => \^axivideo2mat_u0_ap_ready\
    );
ap_ready_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_ready_INST_0_i_5_n_0,
      I1 => ap_ready_INST_0_i_6_n_0,
      I2 => ap_ready_INST_0_i_7_n_0,
      I3 => ap_ready_INST_0_i_8_n_0,
      O => ap_ready_INST_0_i_4_n_0
    );
ap_ready_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_reg_487(6),
      I1 => t_V_reg_273(6),
      I2 => t_V_reg_273(7),
      I3 => tmp_reg_487(7),
      I4 => t_V_reg_273(8),
      I5 => tmp_reg_487(8),
      O => ap_ready_INST_0_i_5_n_0
    );
ap_ready_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => tmp_reg_487(9),
      I1 => t_V_reg_273(9),
      I2 => t_V_reg_273(10),
      I3 => tmp_reg_487(10),
      I4 => tmp_reg_487(11),
      O => ap_ready_INST_0_i_6_n_0
    );
ap_ready_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_reg_487(0),
      I1 => t_V_reg_273(0),
      I2 => t_V_reg_273(1),
      I3 => tmp_reg_487(1),
      I4 => t_V_reg_273(2),
      I5 => tmp_reg_487(2),
      O => ap_ready_INST_0_i_7_n_0
    );
ap_ready_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_reg_487(3),
      I1 => t_V_reg_273(3),
      I2 => t_V_reg_273(5),
      I3 => tmp_reg_487(5),
      I4 => t_V_reg_273(4),
      I5 => tmp_reg_487(4),
      O => ap_ready_INST_0_i_8_n_0
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I1 => \^axivideo2mat_u0_ap_ready\,
      O => ap_sync_AXIvideo2Mat_U0_ap_ready
    );
\axi_data_V1_i_reg_263[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(0),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(0),
      O => \axi_data_V1_i_reg_263[0]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(10),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(10),
      O => \axi_data_V1_i_reg_263[10]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(11),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(11),
      O => \axi_data_V1_i_reg_263[11]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(12),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(12),
      O => \axi_data_V1_i_reg_263[12]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(13),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(13),
      O => \axi_data_V1_i_reg_263[13]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(14),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(14),
      O => \axi_data_V1_i_reg_263[14]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(15),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(15),
      O => \axi_data_V1_i_reg_263[15]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(16),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(16),
      O => \axi_data_V1_i_reg_263[16]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(17),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(17),
      O => \axi_data_V1_i_reg_263[17]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(18),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(18),
      O => \axi_data_V1_i_reg_263[18]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(19),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(19),
      O => \axi_data_V1_i_reg_263[19]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(1),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(1),
      O => \axi_data_V1_i_reg_263[1]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(20),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(20),
      O => \axi_data_V1_i_reg_263[20]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(21),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(21),
      O => \axi_data_V1_i_reg_263[21]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(22),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(22),
      O => \axi_data_V1_i_reg_263[22]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(23),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(23),
      O => \axi_data_V1_i_reg_263[23]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(2),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(2),
      O => \axi_data_V1_i_reg_263[2]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(3),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(3),
      O => \axi_data_V1_i_reg_263[3]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(4),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(4),
      O => \axi_data_V1_i_reg_263[4]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(5),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(5),
      O => \axi_data_V1_i_reg_263[5]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(6),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(6),
      O => \axi_data_V1_i_reg_263[6]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(7),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(7),
      O => \axi_data_V1_i_reg_263[7]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(8),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(8),
      O => \axi_data_V1_i_reg_263[8]_i_1_n_0\
    );
\axi_data_V1_i_reg_263[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_497(9),
      I1 => ap_CS_fsm_state3,
      I2 => axi_data_V_3_i_reg_377(9),
      O => \axi_data_V1_i_reg_263[9]_i_1_n_0\
    );
\axi_data_V1_i_reg_263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[0]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(0),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[10]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(10),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[11]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(11),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[12]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(12),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[13]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(13),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[14]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(14),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[15]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(15),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[16]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(16),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[17]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(17),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[18]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(18),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[19]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(19),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[1]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(1),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[20]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(20),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[21]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(21),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[22]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(22),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[23]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(23),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[2]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(2),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[3]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(3),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[4]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(4),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[5]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(5),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[6]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(6),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[7]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(7),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[8]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(8),
      R => '0'
    );
\axi_data_V1_i_reg_263_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_i_reg_263[9]_i_1_n_0\,
      Q => axi_data_V1_i_reg_263(9),
      R => '0'
    );
\axi_data_V_1_i_reg_318[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(0),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(0),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(0),
      O => \axi_data_V_1_i_reg_318[0]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(10),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(10),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(10),
      O => \axi_data_V_1_i_reg_318[10]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(11),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(11),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(11),
      O => \axi_data_V_1_i_reg_318[11]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(12),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(12),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(12),
      O => \axi_data_V_1_i_reg_318[12]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(13),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(13),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(13),
      O => \axi_data_V_1_i_reg_318[13]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(14),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(14),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(14),
      O => \axi_data_V_1_i_reg_318[14]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(15),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(15),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(15),
      O => \axi_data_V_1_i_reg_318[15]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(16),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(16),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(16),
      O => \axi_data_V_1_i_reg_318[16]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(17),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(17),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(17),
      O => \axi_data_V_1_i_reg_318[17]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(18),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(18),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(18),
      O => \axi_data_V_1_i_reg_318[18]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(19),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(19),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(19),
      O => \axi_data_V_1_i_reg_318[19]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(1),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(1),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(1),
      O => \axi_data_V_1_i_reg_318[1]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(20),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(20),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(20),
      O => \axi_data_V_1_i_reg_318[20]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(21),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(21),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(21),
      O => \axi_data_V_1_i_reg_318[21]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(22),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(22),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(22),
      O => \axi_data_V_1_i_reg_318[22]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(23),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(23),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(23),
      O => \axi_data_V_1_i_reg_318[23]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(2),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(2),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(2),
      O => \axi_data_V_1_i_reg_318[2]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(3),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(3),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(3),
      O => \axi_data_V_1_i_reg_318[3]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(4),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(4),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(4),
      O => \axi_data_V_1_i_reg_318[4]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(5),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(5),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(5),
      O => \axi_data_V_1_i_reg_318[5]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(6),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(6),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(6),
      O => \axi_data_V_1_i_reg_318[6]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(7),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(7),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(7),
      O => \axi_data_V_1_i_reg_318[7]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(8),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(8),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(8),
      O => \axi_data_V_1_i_reg_318[8]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V1_i_reg_263(9),
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => axi_data_V_1_i_reg_318(9),
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_data_V_0_data_out(9),
      O => \axi_data_V_1_i_reg_318[9]_i_1_n_0\
    );
\axi_data_V_1_i_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[0]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(0),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[10]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(10),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[11]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(11),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[12]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(12),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[13]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(13),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[14]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(14),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[15]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(15),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[16]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(16),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[17]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(17),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[18]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(18),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[19]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(19),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[1]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(1),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[20]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(20),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[21]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(21),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[22]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(22),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[23]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(23),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[2]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(2),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[3]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(3),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[4]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(4),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[5]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(5),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[6]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(6),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[7]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(7),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[8]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(8),
      R => '0'
    );
\axi_data_V_1_i_reg_318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \axi_data_V_1_i_reg_318[9]_i_1_n_0\,
      Q => axi_data_V_1_i_reg_318(9),
      R => '0'
    );
\axi_data_V_3_i_reg_377[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(0),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(0),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => \axi_data_V_3_i_reg_377[0]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(10),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(10),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => \axi_data_V_3_i_reg_377[10]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(11),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(11),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => \axi_data_V_3_i_reg_377[11]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(12),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(12),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => \axi_data_V_3_i_reg_377[12]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(13),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(13),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => \axi_data_V_3_i_reg_377[13]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(14),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(14),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => \axi_data_V_3_i_reg_377[14]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(15),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(15),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => \axi_data_V_3_i_reg_377[15]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(16),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(16),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => \axi_data_V_3_i_reg_377[16]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(17),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(17),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => \axi_data_V_3_i_reg_377[17]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(18),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(18),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => \axi_data_V_3_i_reg_377[18]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(19),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(19),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => \axi_data_V_3_i_reg_377[19]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(1),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(1),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => \axi_data_V_3_i_reg_377[1]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(20),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(20),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => \axi_data_V_3_i_reg_377[20]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(21),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(21),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => \axi_data_V_3_i_reg_377[21]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(22),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(22),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => \axi_data_V_3_i_reg_377[22]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(23),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(23),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => \axi_data_V_3_i_reg_377[23]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(2),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(2),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => \axi_data_V_3_i_reg_377[2]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(3),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(3),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => \axi_data_V_3_i_reg_377[3]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(4),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(4),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => \axi_data_V_3_i_reg_377[4]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(5),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(5),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => \axi_data_V_3_i_reg_377[5]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(6),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(6),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => \axi_data_V_3_i_reg_377[6]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(7),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(7),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => \axi_data_V_3_i_reg_377[7]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(8),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(8),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => \axi_data_V_3_i_reg_377[8]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_data_V_1_i_reg_318(9),
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_data_V_0_payload_B(9),
      I3 => AXI_video_strm_V_data_V_0_sel,
      I4 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => \axi_data_V_3_i_reg_377[9]_i_1_n_0\
    );
\axi_data_V_3_i_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[0]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(0),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[10]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(10),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[11]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(11),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[12]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(12),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[13]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(13),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[14]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(14),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[15]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(15),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[16]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(16),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[17]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(17),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[18]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(18),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[19]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(19),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[1]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(1),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[20]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(20),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[21]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(21),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[22]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(22),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[23]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(23),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[2]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(2),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[3]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(3),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[4]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(4),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[5]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(5),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[6]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(6),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[7]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(7),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[8]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(8),
      R => '0'
    );
\axi_data_V_3_i_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_data_V_3_i_reg_377[9]_i_1_n_0\,
      Q => axi_data_V_3_i_reg_377(9),
      R => '0'
    );
\axi_last_V1_i_reg_253[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_505,
      I1 => ap_CS_fsm_state3,
      I2 => axi_last_V_3_i_reg_365,
      O => \axi_last_V1_i_reg_253[0]_i_1_n_0\
    );
\axi_last_V1_i_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_i_reg_253[0]_i_1_n_0\,
      Q => axi_last_V1_i_reg_253,
      R => '0'
    );
\axi_last_V_3_i_reg_365[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_307_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \axi_last_V_3_i_reg_365[0]_i_1_n_0\
    );
\axi_last_V_3_i_reg_365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \axi_last_V_3_i_reg_365[0]_i_1_n_0\,
      Q => axi_last_V_3_i_reg_365,
      R => '0'
    );
\brmerge_i_reg_535[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCAFFFFFFCA0000"
    )
        port map (
      I0 => \brmerge_i_reg_535[0]_i_2_n_0\,
      I1 => \eol_i_reg_295_reg_n_0_[0]\,
      I2 => \brmerge_i_reg_535[0]_i_3_n_0\,
      I3 => sof_1_i_fu_182,
      I4 => brmerge_i_reg_5350,
      I5 => brmerge_i_reg_535,
      O => \brmerge_i_reg_535[0]_i_1_n_0\
    );
\brmerge_i_reg_535[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_reg_307_reg_n_0_[0]\,
      I1 => brmerge_i_reg_535,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \brmerge_i_reg_535[0]_i_2_n_0\
    );
\brmerge_i_reg_535[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_0,
      I1 => \exitcond_i_reg_526_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp1_stage0,
      O => \brmerge_i_reg_535[0]_i_3_n_0\
    );
\brmerge_i_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \brmerge_i_reg_535[0]_i_1_n_0\,
      Q => brmerge_i_reg_535,
      R => '0'
    );
\eol_2_i_reg_354[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_enable_reg_pp2_iter1_reg_n_0,
      I2 => \eol_2_i_reg_354_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp2_stage0,
      I4 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      O => \eol_2_i_reg_354[0]_i_1_n_0\
    );
\eol_2_i_reg_354[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \eol_i_reg_295_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state7,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => AXI_video_strm_V_last_V_0_sel,
      I4 => AXI_video_strm_V_last_V_0_payload_A,
      O => \eol_2_i_reg_354[0]_i_2_n_0\
    );
\eol_2_i_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_2_i_reg_354[0]_i_1_n_0\,
      D => \eol_2_i_reg_354[0]_i_2_n_0\,
      Q => \eol_2_i_reg_354_reg_n_0_[0]\,
      R => '0'
    );
\eol_i_reg_295[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_A,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_B,
      I3 => brmerge_i_reg_535,
      I4 => \eol_reg_307_reg_n_0_[0]\,
      I5 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      O => eol_i_reg_295
    );
\eol_i_reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => eol_i_reg_295,
      Q => \eol_i_reg_295_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_307[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_ready_INST_0_i_4_n_0,
      I2 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      O => \eol_reg_307[0]_i_1_n_0\
    );
\eol_reg_307[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => axi_last_V1_i_reg_253,
      I1 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I2 => \eol_reg_307_reg_n_0_[0]\,
      I3 => brmerge_i_reg_535,
      I4 => AXI_video_strm_V_last_V_0_data_out,
      O => \eol_reg_307[0]_i_2_n_0\
    );
\eol_reg_307[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F7F7FFF"
    )
        port map (
      I0 => rgb_data_stream_1_V_full_n,
      I1 => rgb_data_stream_0_V_full_n,
      I2 => rgb_data_stream_2_V_full_n,
      I3 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I4 => brmerge_i_reg_535,
      I5 => \brmerge_i_reg_535[0]_i_3_n_0\,
      O => \^axi_data_v_1_i_reg_318_reg[0]_0\
    );
\eol_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_reg_307[0]_i_1_n_0\,
      D => \eol_reg_307[0]_i_2_n_0\,
      Q => \eol_reg_307_reg_n_0_[0]\,
      R => '0'
    );
\exitcond_i_reg_526[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => exitcond_i_fu_435_p2,
      I1 => exitcond_i_reg_5260,
      I2 => \exitcond_i_reg_526_reg_n_0_[0]\,
      O => \exitcond_i_reg_526[0]_i_1_n_0\
    );
\exitcond_i_reg_526[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \exitcond_i_reg_526[0]_i_3_n_0\,
      I1 => \exitcond_i_reg_526[0]_i_4_n_0\,
      I2 => \exitcond_i_reg_526[0]_i_5_n_0\,
      I3 => \exitcond_i_reg_526[0]_i_6_n_0\,
      O => exitcond_i_fu_435_p2
    );
\exitcond_i_reg_526[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(8),
      I1 => tmp_16_reg_492(8),
      I2 => \t_V_2_reg_284_reg__0\(7),
      I3 => tmp_16_reg_492(7),
      I4 => tmp_16_reg_492(6),
      I5 => \t_V_2_reg_284_reg__0\(6),
      O => \exitcond_i_reg_526[0]_i_3_n_0\
    );
\exitcond_i_reg_526[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(10),
      I1 => tmp_16_reg_492(10),
      I2 => tmp_16_reg_492(11),
      I3 => tmp_16_reg_492(9),
      I4 => \t_V_2_reg_284_reg__0\(9),
      O => \exitcond_i_reg_526[0]_i_4_n_0\
    );
\exitcond_i_reg_526[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_16_reg_492(0),
      I1 => \t_V_2_reg_284_reg__0\(0),
      I2 => \t_V_2_reg_284_reg__0\(2),
      I3 => tmp_16_reg_492(2),
      I4 => \t_V_2_reg_284_reg__0\(1),
      I5 => tmp_16_reg_492(1),
      O => \exitcond_i_reg_526[0]_i_5_n_0\
    );
\exitcond_i_reg_526[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_16_reg_492(3),
      I1 => \t_V_2_reg_284_reg__0\(3),
      I2 => \t_V_2_reg_284_reg__0\(4),
      I3 => tmp_16_reg_492(4),
      I4 => \t_V_2_reg_284_reg__0\(5),
      I5 => tmp_16_reg_492(5),
      O => \exitcond_i_reg_526[0]_i_6_n_0\
    );
\exitcond_i_reg_526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_i_reg_526[0]_i_1_n_0\,
      Q => \exitcond_i_reg_526_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_521[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_273(0),
      O => i_V_fu_425_p2(0)
    );
\i_V_reg_521[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_273(10),
      I1 => t_V_reg_273(8),
      I2 => t_V_reg_273(6),
      I3 => \i_V_reg_521[10]_i_2_n_0\,
      I4 => t_V_reg_273(7),
      I5 => t_V_reg_273(9),
      O => i_V_fu_425_p2(10)
    );
\i_V_reg_521[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_273(5),
      I1 => t_V_reg_273(4),
      I2 => t_V_reg_273(2),
      I3 => t_V_reg_273(0),
      I4 => t_V_reg_273(1),
      I5 => t_V_reg_273(3),
      O => \i_V_reg_521[10]_i_2_n_0\
    );
\i_V_reg_521[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_273(0),
      I1 => t_V_reg_273(1),
      O => i_V_fu_425_p2(1)
    );
\i_V_reg_521[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_273(2),
      I1 => t_V_reg_273(0),
      I2 => t_V_reg_273(1),
      O => i_V_fu_425_p2(2)
    );
\i_V_reg_521[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_273(3),
      I1 => t_V_reg_273(1),
      I2 => t_V_reg_273(0),
      I3 => t_V_reg_273(2),
      O => i_V_fu_425_p2(3)
    );
\i_V_reg_521[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_273(4),
      I1 => t_V_reg_273(2),
      I2 => t_V_reg_273(0),
      I3 => t_V_reg_273(1),
      I4 => t_V_reg_273(3),
      O => i_V_fu_425_p2(4)
    );
\i_V_reg_521[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_reg_273(3),
      I1 => t_V_reg_273(1),
      I2 => t_V_reg_273(0),
      I3 => t_V_reg_273(2),
      I4 => t_V_reg_273(4),
      I5 => t_V_reg_273(5),
      O => i_V_fu_425_p2(5)
    );
\i_V_reg_521[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_273(6),
      I1 => \i_V_reg_521[10]_i_2_n_0\,
      O => i_V_fu_425_p2(6)
    );
\i_V_reg_521[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_273(7),
      I1 => \i_V_reg_521[10]_i_2_n_0\,
      I2 => t_V_reg_273(6),
      O => i_V_fu_425_p2(7)
    );
\i_V_reg_521[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_273(8),
      I1 => t_V_reg_273(6),
      I2 => \i_V_reg_521[10]_i_2_n_0\,
      I3 => t_V_reg_273(7),
      O => i_V_fu_425_p2(8)
    );
\i_V_reg_521[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_273(9),
      I1 => t_V_reg_273(7),
      I2 => \i_V_reg_521[10]_i_2_n_0\,
      I3 => t_V_reg_273(6),
      I4 => t_V_reg_273(8),
      O => i_V_fu_425_p2(9)
    );
\i_V_reg_521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(0),
      Q => i_V_reg_521(0),
      R => '0'
    );
\i_V_reg_521_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(10),
      Q => i_V_reg_521(10),
      R => '0'
    );
\i_V_reg_521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(1),
      Q => i_V_reg_521(1),
      R => '0'
    );
\i_V_reg_521_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(2),
      Q => i_V_reg_521(2),
      R => '0'
    );
\i_V_reg_521_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(3),
      Q => i_V_reg_521(3),
      R => '0'
    );
\i_V_reg_521_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(4),
      Q => i_V_reg_521(4),
      R => '0'
    );
\i_V_reg_521_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(5),
      Q => i_V_reg_521(5),
      R => '0'
    );
\i_V_reg_521_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(6),
      Q => i_V_reg_521(6),
      R => '0'
    );
\i_V_reg_521_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(7),
      Q => i_V_reg_521(7),
      R => '0'
    );
\i_V_reg_521_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(8),
      Q => i_V_reg_521(8),
      R => '0'
    );
\i_V_reg_521_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => i_V_fu_425_p2(9),
      Q => i_V_reg_521(9),
      R => '0'
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I1 => rgb_data_stream_1_V_full_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I1 => rgb_data_stream_2_V_full_n,
      O => internal_empty_n_reg_1
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^axi_data_v_1_i_reg_318_reg[0]_0\,
      I1 => rgb_data_stream_0_V_full_n,
      O => internal_empty_n_reg
    );
\sof_1_i_fu_182[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => sof_1_i_fu_182,
      I1 => ap_CS_fsm_state3,
      I2 => brmerge_i_reg_5350,
      I3 => ap_enable_reg_pp1_iter0,
      O => \sof_1_i_fu_182[0]_i_1_n_0\
    );
\sof_1_i_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_i_fu_182[0]_i_1_n_0\,
      Q => sof_1_i_fu_182,
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44445444"
    )
        port map (
      I0 => \^axivideo2mat_u0_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_CvtColor_U0_full_n,
      I3 => ap_start,
      I4 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      O => \start_once_reg_i_1__0_n_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_0\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
\t_V_2_reg_284[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(0),
      O => j_V_fu_440_p2(0)
    );
\t_V_2_reg_284[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_ready_INST_0_i_4_n_0,
      I2 => brmerge_i_reg_5350,
      I3 => ap_enable_reg_pp1_iter0,
      O => t_V_2_reg_284
    );
\t_V_2_reg_284[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => brmerge_i_reg_5350,
      O => sof_1_i_fu_1820
    );
\t_V_2_reg_284[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(10),
      I1 => \t_V_2_reg_284_reg__0\(8),
      I2 => \t_V_2_reg_284_reg__0\(6),
      I3 => \t_V_2_reg_284[10]_i_5_n_0\,
      I4 => \t_V_2_reg_284_reg__0\(7),
      I5 => \t_V_2_reg_284_reg__0\(9),
      O => j_V_fu_440_p2(10)
    );
\t_V_2_reg_284[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond_i_reg_5260,
      I1 => exitcond_i_fu_435_p2,
      O => brmerge_i_reg_5350
    );
\t_V_2_reg_284[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(5),
      I1 => \t_V_2_reg_284_reg__0\(4),
      I2 => \t_V_2_reg_284_reg__0\(2),
      I3 => \t_V_2_reg_284_reg__0\(0),
      I4 => \t_V_2_reg_284_reg__0\(1),
      I5 => \t_V_2_reg_284_reg__0\(3),
      O => \t_V_2_reg_284[10]_i_5_n_0\
    );
\t_V_2_reg_284[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(0),
      I1 => \t_V_2_reg_284_reg__0\(1),
      O => j_V_fu_440_p2(1)
    );
\t_V_2_reg_284[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(2),
      I1 => \t_V_2_reg_284_reg__0\(0),
      I2 => \t_V_2_reg_284_reg__0\(1),
      O => j_V_fu_440_p2(2)
    );
\t_V_2_reg_284[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(3),
      I1 => \t_V_2_reg_284_reg__0\(1),
      I2 => \t_V_2_reg_284_reg__0\(0),
      I3 => \t_V_2_reg_284_reg__0\(2),
      O => j_V_fu_440_p2(3)
    );
\t_V_2_reg_284[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(4),
      I1 => \t_V_2_reg_284_reg__0\(2),
      I2 => \t_V_2_reg_284_reg__0\(0),
      I3 => \t_V_2_reg_284_reg__0\(1),
      I4 => \t_V_2_reg_284_reg__0\(3),
      O => j_V_fu_440_p2(4)
    );
\t_V_2_reg_284[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(3),
      I1 => \t_V_2_reg_284_reg__0\(1),
      I2 => \t_V_2_reg_284_reg__0\(0),
      I3 => \t_V_2_reg_284_reg__0\(2),
      I4 => \t_V_2_reg_284_reg__0\(4),
      I5 => \t_V_2_reg_284_reg__0\(5),
      O => j_V_fu_440_p2(5)
    );
\t_V_2_reg_284[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(6),
      I1 => \t_V_2_reg_284[10]_i_5_n_0\,
      O => j_V_fu_440_p2(6)
    );
\t_V_2_reg_284[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(7),
      I1 => \t_V_2_reg_284[10]_i_5_n_0\,
      I2 => \t_V_2_reg_284_reg__0\(6),
      O => j_V_fu_440_p2(7)
    );
\t_V_2_reg_284[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(8),
      I1 => \t_V_2_reg_284_reg__0\(6),
      I2 => \t_V_2_reg_284[10]_i_5_n_0\,
      I3 => \t_V_2_reg_284_reg__0\(7),
      O => j_V_fu_440_p2(8)
    );
\t_V_2_reg_284[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_2_reg_284_reg__0\(9),
      I1 => \t_V_2_reg_284_reg__0\(7),
      I2 => \t_V_2_reg_284[10]_i_5_n_0\,
      I3 => \t_V_2_reg_284_reg__0\(6),
      I4 => \t_V_2_reg_284_reg__0\(8),
      O => j_V_fu_440_p2(9)
    );
\t_V_2_reg_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(0),
      Q => \t_V_2_reg_284_reg__0\(0),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(10),
      Q => \t_V_2_reg_284_reg__0\(10),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(1),
      Q => \t_V_2_reg_284_reg__0\(1),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(2),
      Q => \t_V_2_reg_284_reg__0\(2),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(3),
      Q => \t_V_2_reg_284_reg__0\(3),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(4),
      Q => \t_V_2_reg_284_reg__0\(4),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(5),
      Q => \t_V_2_reg_284_reg__0\(5),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(6),
      Q => \t_V_2_reg_284_reg__0\(6),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(7),
      Q => \t_V_2_reg_284_reg__0\(7),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(8),
      Q => \t_V_2_reg_284_reg__0\(8),
      R => t_V_2_reg_284
    );
\t_V_2_reg_284_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sof_1_i_fu_1820,
      D => j_V_fu_440_p2(9),
      Q => \t_V_2_reg_284_reg__0\(9),
      R => t_V_2_reg_284
    );
\t_V_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(0),
      Q => t_V_reg_273(0),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(10),
      Q => t_V_reg_273(10),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(1),
      Q => t_V_reg_273(1),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(2),
      Q => t_V_reg_273(2),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(3),
      Q => t_V_reg_273(3),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(4),
      Q => t_V_reg_273(4),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(5),
      Q => t_V_reg_273(5),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(6),
      Q => t_V_reg_273(6),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(7),
      Q => t_V_reg_273(7),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(8),
      Q => t_V_reg_273(8),
      R => ap_CS_fsm_state3
    );
\t_V_reg_273_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_V_reg_521(9),
      Q => t_V_reg_273(9),
      R => ap_CS_fsm_state3
    );
\tmp_16_reg_492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(0),
      Q => tmp_16_reg_492(0),
      R => '0'
    );
\tmp_16_reg_492_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(10),
      Q => tmp_16_reg_492(10),
      R => '0'
    );
\tmp_16_reg_492_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(11),
      Q => tmp_16_reg_492(11),
      R => '0'
    );
\tmp_16_reg_492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(1),
      Q => tmp_16_reg_492(1),
      R => '0'
    );
\tmp_16_reg_492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(2),
      Q => tmp_16_reg_492(2),
      R => '0'
    );
\tmp_16_reg_492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(3),
      Q => tmp_16_reg_492(3),
      R => '0'
    );
\tmp_16_reg_492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(4),
      Q => tmp_16_reg_492(4),
      R => '0'
    );
\tmp_16_reg_492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(5),
      Q => tmp_16_reg_492(5),
      R => '0'
    );
\tmp_16_reg_492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(6),
      Q => tmp_16_reg_492(6),
      R => '0'
    );
\tmp_16_reg_492_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(7),
      Q => tmp_16_reg_492(7),
      R => '0'
    );
\tmp_16_reg_492_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(8),
      Q => tmp_16_reg_492(8),
      R => '0'
    );
\tmp_16_reg_492_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]\(9),
      Q => tmp_16_reg_492(9),
      R => '0'
    );
\tmp_data_V_reg_497[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(0),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(0),
      O => AXI_video_strm_V_data_V_0_data_out(0)
    );
\tmp_data_V_reg_497[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(10),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(10),
      O => AXI_video_strm_V_data_V_0_data_out(10)
    );
\tmp_data_V_reg_497[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(11),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(11),
      O => AXI_video_strm_V_data_V_0_data_out(11)
    );
\tmp_data_V_reg_497[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(12),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(12),
      O => AXI_video_strm_V_data_V_0_data_out(12)
    );
\tmp_data_V_reg_497[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(13),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(13),
      O => AXI_video_strm_V_data_V_0_data_out(13)
    );
\tmp_data_V_reg_497[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(14),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(14),
      O => AXI_video_strm_V_data_V_0_data_out(14)
    );
\tmp_data_V_reg_497[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(15),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(15),
      O => AXI_video_strm_V_data_V_0_data_out(15)
    );
\tmp_data_V_reg_497[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(16),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(16),
      O => AXI_video_strm_V_data_V_0_data_out(16)
    );
\tmp_data_V_reg_497[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(17),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(17),
      O => AXI_video_strm_V_data_V_0_data_out(17)
    );
\tmp_data_V_reg_497[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(18),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(18),
      O => AXI_video_strm_V_data_V_0_data_out(18)
    );
\tmp_data_V_reg_497[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(19),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(19),
      O => AXI_video_strm_V_data_V_0_data_out(19)
    );
\tmp_data_V_reg_497[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(1),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(1),
      O => AXI_video_strm_V_data_V_0_data_out(1)
    );
\tmp_data_V_reg_497[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(20),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(20),
      O => AXI_video_strm_V_data_V_0_data_out(20)
    );
\tmp_data_V_reg_497[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(21),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(21),
      O => AXI_video_strm_V_data_V_0_data_out(21)
    );
\tmp_data_V_reg_497[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(22),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(22),
      O => AXI_video_strm_V_data_V_0_data_out(22)
    );
\tmp_data_V_reg_497[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(23),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(23),
      O => AXI_video_strm_V_data_V_0_data_out(23)
    );
\tmp_data_V_reg_497[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(2),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(2),
      O => AXI_video_strm_V_data_V_0_data_out(2)
    );
\tmp_data_V_reg_497[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(3),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(3),
      O => AXI_video_strm_V_data_V_0_data_out(3)
    );
\tmp_data_V_reg_497[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(4),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(4),
      O => AXI_video_strm_V_data_V_0_data_out(4)
    );
\tmp_data_V_reg_497[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(5),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(5),
      O => AXI_video_strm_V_data_V_0_data_out(5)
    );
\tmp_data_V_reg_497[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(6),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(6),
      O => AXI_video_strm_V_data_V_0_data_out(6)
    );
\tmp_data_V_reg_497[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(7),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(7),
      O => AXI_video_strm_V_data_V_0_data_out(7)
    );
\tmp_data_V_reg_497[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(8),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(8),
      O => AXI_video_strm_V_data_V_0_data_out(8)
    );
\tmp_data_V_reg_497[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_0_payload_B(9),
      I1 => AXI_video_strm_V_data_V_0_sel,
      I2 => AXI_video_strm_V_data_V_0_payload_A(9),
      O => AXI_video_strm_V_data_V_0_data_out(9)
    );
\tmp_data_V_reg_497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(0),
      Q => tmp_data_V_reg_497(0),
      R => '0'
    );
\tmp_data_V_reg_497_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(10),
      Q => tmp_data_V_reg_497(10),
      R => '0'
    );
\tmp_data_V_reg_497_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(11),
      Q => tmp_data_V_reg_497(11),
      R => '0'
    );
\tmp_data_V_reg_497_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(12),
      Q => tmp_data_V_reg_497(12),
      R => '0'
    );
\tmp_data_V_reg_497_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(13),
      Q => tmp_data_V_reg_497(13),
      R => '0'
    );
\tmp_data_V_reg_497_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(14),
      Q => tmp_data_V_reg_497(14),
      R => '0'
    );
\tmp_data_V_reg_497_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(15),
      Q => tmp_data_V_reg_497(15),
      R => '0'
    );
\tmp_data_V_reg_497_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(16),
      Q => tmp_data_V_reg_497(16),
      R => '0'
    );
\tmp_data_V_reg_497_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(17),
      Q => tmp_data_V_reg_497(17),
      R => '0'
    );
\tmp_data_V_reg_497_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(18),
      Q => tmp_data_V_reg_497(18),
      R => '0'
    );
\tmp_data_V_reg_497_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(19),
      Q => tmp_data_V_reg_497(19),
      R => '0'
    );
\tmp_data_V_reg_497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(1),
      Q => tmp_data_V_reg_497(1),
      R => '0'
    );
\tmp_data_V_reg_497_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(20),
      Q => tmp_data_V_reg_497(20),
      R => '0'
    );
\tmp_data_V_reg_497_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(21),
      Q => tmp_data_V_reg_497(21),
      R => '0'
    );
\tmp_data_V_reg_497_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(22),
      Q => tmp_data_V_reg_497(22),
      R => '0'
    );
\tmp_data_V_reg_497_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(23),
      Q => tmp_data_V_reg_497(23),
      R => '0'
    );
\tmp_data_V_reg_497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(2),
      Q => tmp_data_V_reg_497(2),
      R => '0'
    );
\tmp_data_V_reg_497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(3),
      Q => tmp_data_V_reg_497(3),
      R => '0'
    );
\tmp_data_V_reg_497_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(4),
      Q => tmp_data_V_reg_497(4),
      R => '0'
    );
\tmp_data_V_reg_497_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(5),
      Q => tmp_data_V_reg_497(5),
      R => '0'
    );
\tmp_data_V_reg_497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(6),
      Q => tmp_data_V_reg_497(6),
      R => '0'
    );
\tmp_data_V_reg_497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(7),
      Q => tmp_data_V_reg_497(7),
      R => '0'
    );
\tmp_data_V_reg_497_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(8),
      Q => tmp_data_V_reg_497(8),
      R => '0'
    );
\tmp_data_V_reg_497_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_data_V_0_data_out(9),
      Q => tmp_data_V_reg_497(9),
      R => '0'
    );
\tmp_last_V_reg_505[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_0_state_reg_n_0_[0]\,
      I1 => ap_CS_fsm_state2,
      O => AXI_video_strm_V_data_V_0_sel2
    );
\tmp_last_V_reg_505[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_0_payload_B,
      I1 => AXI_video_strm_V_last_V_0_sel,
      I2 => AXI_video_strm_V_last_V_0_payload_A,
      O => AXI_video_strm_V_last_V_0_data_out
    );
\tmp_last_V_reg_505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_0_sel2,
      D => AXI_video_strm_V_last_V_0_data_out,
      Q => tmp_last_V_reg_505,
      R => '0'
    );
\tmp_reg_487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(0),
      Q => tmp_reg_487(0),
      R => '0'
    );
\tmp_reg_487_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(10),
      Q => tmp_reg_487(10),
      R => '0'
    );
\tmp_reg_487_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(11),
      Q => tmp_reg_487(11),
      R => '0'
    );
\tmp_reg_487_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(1),
      Q => tmp_reg_487(1),
      R => '0'
    );
\tmp_reg_487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(2),
      Q => tmp_reg_487(2),
      R => '0'
    );
\tmp_reg_487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(3),
      Q => tmp_reg_487(3),
      R => '0'
    );
\tmp_reg_487_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(4),
      Q => tmp_reg_487(4),
      R => '0'
    );
\tmp_reg_487_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(5),
      Q => tmp_reg_487(5),
      R => '0'
    );
\tmp_reg_487_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(6),
      Q => tmp_reg_487(6),
      R => '0'
    );
\tmp_reg_487_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(7),
      Q => tmp_reg_487(7),
      R => '0'
    );
\tmp_reg_487_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(8),
      Q => tmp_reg_487(8),
      R => '0'
    );
\tmp_reg_487_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXIvideo2Mat_U0_img_rows_V_read,
      D => \SRL_SIG_reg[1][11]_0\(9),
      Q => tmp_reg_487(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit412_pr is
  port (
    start_once_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    Block_Mat_exit412_pr_U0_ap_idle : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY : out STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC;
    CTRL_BUS_ARREADY : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0 : in STD_LOGIC;
    start_for_Block_Mat_exit41216_U0_full_n : in STD_LOGIC;
    start_for_CvtColor_1_U0_full_n : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit412_pr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit412_pr is
  signal \^fsm_sequential_state_reg[0]\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[0]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_reg_ioackin_m_axi_rxc_ARREADY_i_1_n_0 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair114";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  \FSM_sequential_state_reg[0]\ <= \^fsm_sequential_state_reg[0]\;
  \FSM_sequential_state_reg[0]_0\ <= \^fsm_sequential_state_reg[0]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  start_once_reg <= \^start_once_reg\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200FF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_state_reg[0]_0\,
      I2 => \^fsm_sequential_state_reg[0]\,
      I3 => rs2f_rreq_ack,
      I4 => \out\(0),
      I5 => \out\(1),
      O => D(0)
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF15FFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_CvtColor_1_U0_full_n,
      I2 => start_for_Block_Mat_exit41216_U0_full_n,
      I3 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I4 => ap_start,
      O => \^fsm_sequential_state_reg[0]_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFFFFFFFFFFF"
    )
        port map (
      I0 => ap_start,
      I1 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I2 => start_for_Block_Mat_exit41216_U0_full_n,
      I3 => start_for_CvtColor_1_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \^q\(0),
      O => s_ready_t_reg
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \state_reg[0]\(0),
      O => Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF555755"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_0\,
      I1 => CTRL_BUS_ARREADY,
      I2 => \^fsm_sequential_state_reg[0]\,
      I3 => \^q\(0),
      I4 => \^fsm_sequential_state_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \ap_CS_fsm_reg_n_0_[1]\,
      I4 => \ap_CS_fsm[1]_i_3_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[4]\,
      I1 => \ap_CS_fsm_reg_n_0_[5]\,
      I2 => \ap_CS_fsm_reg_n_0_[2]\,
      I3 => \ap_CS_fsm_reg_n_0_[3]\,
      I4 => \^q\(3),
      I5 => \ap_CS_fsm_reg_n_0_[6]\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fsm_sequential_state_reg[0]_0\,
      I2 => CTRL_BUS_ARREADY,
      I3 => \^fsm_sequential_state_reg[0]\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \state_reg[0]\(0),
      I1 => \^q\(1),
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \state_reg[0]\(0),
      I2 => \^q\(2),
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \state_reg[0]\(0),
      I2 => \^q\(3),
      I3 => internal_full_n_reg,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^q\(2),
      R => SS(0)
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => \^q\(3),
      R => SS(0)
    );
ap_idle_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDFFF00000000"
    )
        port map (
      I0 => ap_start,
      I1 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I2 => start_for_Block_Mat_exit41216_U0_full_n,
      I3 => start_for_CvtColor_1_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \^q\(0),
      O => Block_Mat_exit412_pr_U0_ap_idle
    );
ap_reg_ioackin_m_axi_rxc_ARREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fsm_sequential_state_reg[0]\,
      I2 => \^fsm_sequential_state_reg[0]_0\,
      I3 => \^q\(0),
      O => ap_reg_ioackin_m_axi_rxc_ARREADY_i_1_n_0
    );
ap_reg_ioackin_m_axi_rxc_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_m_axi_rxc_ARREADY_i_1_n_0,
      Q => \^fsm_sequential_state_reg[0]\,
      R => '0'
    );
\c_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(0),
      Q => \SRL_SIG_reg[0][15]_0\(0),
      R => '0'
    );
\c_reg_171_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(10),
      Q => \SRL_SIG_reg[0][15]_0\(10),
      R => '0'
    );
\c_reg_171_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(11),
      Q => \SRL_SIG_reg[0][15]_0\(11),
      R => '0'
    );
\c_reg_171_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(12),
      Q => \SRL_SIG_reg[0][15]_0\(12),
      R => '0'
    );
\c_reg_171_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(13),
      Q => \SRL_SIG_reg[0][15]_0\(13),
      R => '0'
    );
\c_reg_171_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(14),
      Q => \SRL_SIG_reg[0][15]_0\(14),
      R => '0'
    );
\c_reg_171_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(15),
      Q => \SRL_SIG_reg[0][15]_0\(15),
      R => '0'
    );
\c_reg_171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(1),
      Q => \SRL_SIG_reg[0][15]_0\(1),
      R => '0'
    );
\c_reg_171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(2),
      Q => \SRL_SIG_reg[0][15]_0\(2),
      R => '0'
    );
\c_reg_171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(3),
      Q => \SRL_SIG_reg[0][15]_0\(3),
      R => '0'
    );
\c_reg_171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(4),
      Q => \SRL_SIG_reg[0][15]_0\(4),
      R => '0'
    );
\c_reg_171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(5),
      Q => \SRL_SIG_reg[0][15]_0\(5),
      R => '0'
    );
\c_reg_171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(6),
      Q => \SRL_SIG_reg[0][15]_0\(6),
      R => '0'
    );
\c_reg_171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(7),
      Q => \SRL_SIG_reg[0][15]_0\(7),
      R => '0'
    );
\c_reg_171_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(8),
      Q => \SRL_SIG_reg[0][15]_0\(8),
      R => '0'
    );
\c_reg_171_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \state_reg[0]_0\(0),
      D => \data_p1_reg[15]\(9),
      Q => \SRL_SIG_reg[0][15]_0\(9),
      R => '0'
    );
\r_reg_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(0),
      Q => \SRL_SIG_reg[0][15]\(0),
      R => '0'
    );
\r_reg_164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(10),
      Q => \SRL_SIG_reg[0][15]\(10),
      R => '0'
    );
\r_reg_164_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(11),
      Q => \SRL_SIG_reg[0][15]\(11),
      R => '0'
    );
\r_reg_164_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(12),
      Q => \SRL_SIG_reg[0][15]\(12),
      R => '0'
    );
\r_reg_164_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(13),
      Q => \SRL_SIG_reg[0][15]\(13),
      R => '0'
    );
\r_reg_164_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(14),
      Q => \SRL_SIG_reg[0][15]\(14),
      R => '0'
    );
\r_reg_164_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(15),
      Q => \SRL_SIG_reg[0][15]\(15),
      R => '0'
    );
\r_reg_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(1),
      Q => \SRL_SIG_reg[0][15]\(1),
      R => '0'
    );
\r_reg_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(2),
      Q => \SRL_SIG_reg[0][15]\(2),
      R => '0'
    );
\r_reg_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(3),
      Q => \SRL_SIG_reg[0][15]\(3),
      R => '0'
    );
\r_reg_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(4),
      Q => \SRL_SIG_reg[0][15]\(4),
      R => '0'
    );
\r_reg_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(5),
      Q => \SRL_SIG_reg[0][15]\(5),
      R => '0'
    );
\r_reg_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(6),
      Q => \SRL_SIG_reg[0][15]\(6),
      R => '0'
    );
\r_reg_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(7),
      Q => \SRL_SIG_reg[0][15]\(7),
      R => '0'
    );
\r_reg_164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(8),
      Q => \SRL_SIG_reg[0][15]\(8),
      R => '0'
    );
\r_reg_164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p1_reg[15]\(9),
      Q => \SRL_SIG_reg[0][15]\(9),
      R => '0'
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      Q => \^start_once_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1 is
  port (
    shiftReg_ce : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    shiftReg_ce_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    \p_src_cols_V_read_reg_230_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CvtColor_1_U0_p_dst_data_stream_2_V_write : out STD_LOGIC;
    rgb_op_data_stream_0_full_n : in STD_LOGIC;
    rgb_op_data_stream_1_full_n : in STD_LOGIC;
    rgb_op_data_stream_2_full_n : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    CvtColor_1_U0_ap_start : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \r_reg_164_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    gray_rows_V_c_empty_n : in STD_LOGIC;
    gray_cols_V_c_empty_n : in STD_LOGIC;
    gray_data_stream_0_s_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2__0_n_7\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone9_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal i_fu_209_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_i_reg_178 : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_i_reg_178_reg_n_0_[9]\ : STD_LOGIC;
  signal i_reg_244 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_reg_244[10]_i_2_n_0\ : STD_LOGIC;
  signal j_fu_224_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal j_i_reg_189 : STD_LOGIC;
  signal j_i_reg_1890 : STD_LOGIC;
  signal \j_i_reg_189[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_reg_189[10]_i_4_n_0\ : STD_LOGIC;
  signal \j_i_reg_189_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_src_cols_V_read_reg_230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_src_cols_v_read_reg_230_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_src_rows_V_read_reg_235 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_2_i_fu_219_p2 : STD_LOGIC;
  signal tmp_2_i_reg_249 : STD_LOGIC;
  signal \tmp_2_i_reg_249[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_i_fu_204_p2 : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__5\ : label is "soft_lutpair117";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i_reg_244[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_reg_244[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \i_reg_244[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i_reg_244[4]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i_reg_244[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_reg_244[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_reg_244[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \i_reg_244[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__12\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \j_i_reg_189[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \j_i_reg_189[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \j_i_reg_189[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \j_i_reg_189[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \j_i_reg_189[6]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \j_i_reg_189[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \j_i_reg_189[8]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \j_i_reg_189[9]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_4\ : label is "soft_lutpair122";
begin
  Q(0) <= \^q\(0);
  \p_src_cols_V_read_reg_230_reg[0]_0\(0) <= \^p_src_cols_v_read_reg_230_reg[0]_0\(0);
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_2_i_reg_249,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone9_out,
      I4 => rgb_op_data_stream_0_full_n,
      O => shiftReg_ce
    );
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_2_i_reg_249,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone9_out,
      I4 => rgb_op_data_stream_1_full_n,
      O => shiftReg_ce_0
    );
\SRL_SIG[0][7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_2_i_reg_249,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_subdone9_out,
      I4 => rgb_op_data_stream_2_full_n,
      O => shiftReg_ce_1
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA2AAAFFFF2AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => CvtColor_1_U0_ap_start,
      I2 => gray_rows_V_c_empty_n,
      I3 => gray_cols_V_c_empty_n,
      I4 => ap_CS_fsm_state2,
      I5 => tmp_i_fu_204_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => CvtColor_1_U0_ap_start,
      I2 => gray_rows_V_c_empty_n,
      I3 => gray_cols_V_c_empty_n,
      I4 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(0),
      I1 => \i_i_reg_178_reg_n_0_[0]\,
      I2 => \i_i_reg_178_reg_n_0_[1]\,
      I3 => p_src_rows_V_read_reg_235(1),
      O => \ap_CS_fsm[2]_i_10__0_n_0\
    );
\ap_CS_fsm[2]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(14),
      I1 => p_src_rows_V_read_reg_235(15),
      O => \ap_CS_fsm[2]_i_11__0_n_0\
    );
\ap_CS_fsm[2]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(12),
      I1 => p_src_rows_V_read_reg_235(13),
      O => \ap_CS_fsm[2]_i_12__0_n_0\
    );
\ap_CS_fsm[2]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(10),
      I1 => \i_i_reg_178_reg_n_0_[10]\,
      I2 => p_src_rows_V_read_reg_235(11),
      O => \ap_CS_fsm[2]_i_13__0_n_0\
    );
\ap_CS_fsm[2]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(8),
      I1 => \i_i_reg_178_reg_n_0_[8]\,
      I2 => p_src_rows_V_read_reg_235(9),
      I3 => \i_i_reg_178_reg_n_0_[9]\,
      O => \ap_CS_fsm[2]_i_14__0_n_0\
    );
\ap_CS_fsm[2]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(6),
      I1 => \i_i_reg_178_reg_n_0_[6]\,
      I2 => p_src_rows_V_read_reg_235(7),
      I3 => \i_i_reg_178_reg_n_0_[7]\,
      O => \ap_CS_fsm[2]_i_15__0_n_0\
    );
\ap_CS_fsm[2]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(4),
      I1 => \i_i_reg_178_reg_n_0_[4]\,
      I2 => p_src_rows_V_read_reg_235(5),
      I3 => \i_i_reg_178_reg_n_0_[5]\,
      O => \ap_CS_fsm[2]_i_16__0_n_0\
    );
\ap_CS_fsm[2]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(2),
      I1 => \i_i_reg_178_reg_n_0_[2]\,
      I2 => p_src_rows_V_read_reg_235(3),
      I3 => \i_i_reg_178_reg_n_0_[3]\,
      O => \ap_CS_fsm[2]_i_17__0_n_0\
    );
\ap_CS_fsm[2]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(0),
      I1 => \i_i_reg_178_reg_n_0_[0]\,
      I2 => p_src_rows_V_read_reg_235(1),
      I3 => \i_i_reg_178_reg_n_0_[1]\,
      O => \ap_CS_fsm[2]_i_18__0_n_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_i_fu_204_p2,
      I2 => ap_block_pp0_stage0_subdone9_out,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_2_i_fu_219_p2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(14),
      I1 => p_src_rows_V_read_reg_235(15),
      O => \ap_CS_fsm[2]_i_3__0_n_0\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(12),
      I1 => p_src_rows_V_read_reg_235(13),
      O => \ap_CS_fsm[2]_i_4__0_n_0\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(10),
      I1 => \i_i_reg_178_reg_n_0_[10]\,
      I2 => p_src_rows_V_read_reg_235(11),
      O => \ap_CS_fsm[2]_i_5__0_n_0\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(8),
      I1 => \i_i_reg_178_reg_n_0_[8]\,
      I2 => \i_i_reg_178_reg_n_0_[9]\,
      I3 => p_src_rows_V_read_reg_235(9),
      O => \ap_CS_fsm[2]_i_6__0_n_0\
    );
\ap_CS_fsm[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(6),
      I1 => \i_i_reg_178_reg_n_0_[6]\,
      I2 => \i_i_reg_178_reg_n_0_[7]\,
      I3 => p_src_rows_V_read_reg_235(7),
      O => \ap_CS_fsm[2]_i_7__0_n_0\
    );
\ap_CS_fsm[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(4),
      I1 => \i_i_reg_178_reg_n_0_[4]\,
      I2 => \i_i_reg_178_reg_n_0_[5]\,
      I3 => p_src_rows_V_read_reg_235(5),
      O => \ap_CS_fsm[2]_i_8__0_n_0\
    );
\ap_CS_fsm[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_rows_V_read_reg_235(2),
      I1 => \i_i_reg_178_reg_n_0_[2]\,
      I2 => \i_i_reg_178_reg_n_0_[3]\,
      I3 => p_src_rows_V_read_reg_235(3),
      O => \ap_CS_fsm[2]_i_9__0_n_0\
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(2),
      I1 => \j_i_reg_189_reg__0\(2),
      I2 => \j_i_reg_189_reg__0\(3),
      I3 => p_src_cols_V_read_reg_230(3),
      O => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(0),
      I1 => \j_i_reg_189_reg__0\(0),
      I2 => \j_i_reg_189_reg__0\(1),
      I3 => p_src_cols_V_read_reg_230(1),
      O => \ap_CS_fsm[3]_i_11_n_0\
    );
\ap_CS_fsm[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(14),
      I1 => p_src_cols_V_read_reg_230(15),
      O => \ap_CS_fsm[3]_i_12_n_0\
    );
\ap_CS_fsm[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(12),
      I1 => p_src_cols_V_read_reg_230(13),
      O => \ap_CS_fsm[3]_i_13_n_0\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(10),
      I1 => \j_i_reg_189_reg__0\(10),
      I2 => p_src_cols_V_read_reg_230(11),
      O => \ap_CS_fsm[3]_i_14_n_0\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(8),
      I1 => \j_i_reg_189_reg__0\(8),
      I2 => p_src_cols_V_read_reg_230(9),
      I3 => \j_i_reg_189_reg__0\(9),
      O => \ap_CS_fsm[3]_i_15_n_0\
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(6),
      I1 => \j_i_reg_189_reg__0\(6),
      I2 => p_src_cols_V_read_reg_230(7),
      I3 => \j_i_reg_189_reg__0\(7),
      O => \ap_CS_fsm[3]_i_16_n_0\
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(4),
      I1 => \j_i_reg_189_reg__0\(4),
      I2 => p_src_cols_V_read_reg_230(5),
      I3 => \j_i_reg_189_reg__0\(5),
      O => \ap_CS_fsm[3]_i_17_n_0\
    );
\ap_CS_fsm[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(2),
      I1 => \j_i_reg_189_reg__0\(2),
      I2 => p_src_cols_V_read_reg_230(3),
      I3 => \j_i_reg_189_reg__0\(3),
      O => \ap_CS_fsm[3]_i_18_n_0\
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(0),
      I1 => \j_i_reg_189_reg__0\(0),
      I2 => p_src_cols_V_read_reg_230(1),
      I3 => \j_i_reg_189_reg__0\(1),
      O => \ap_CS_fsm[3]_i_19_n_0\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_2_i_fu_219_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_subdone9_out,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00AA00AA00AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => rgb_op_data_stream_0_full_n,
      I2 => rgb_op_data_stream_1_full_n,
      I3 => tmp_2_i_reg_249,
      I4 => rgb_op_data_stream_2_full_n,
      I5 => gray_data_stream_0_s_empty_n,
      O => ap_block_pp0_stage0_subdone9_out
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(14),
      I1 => p_src_cols_V_read_reg_230(15),
      O => \ap_CS_fsm[3]_i_4_n_0\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(12),
      I1 => p_src_cols_V_read_reg_230(13),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(10),
      I1 => \j_i_reg_189_reg__0\(10),
      I2 => p_src_cols_V_read_reg_230(11),
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(8),
      I1 => \j_i_reg_189_reg__0\(8),
      I2 => \j_i_reg_189_reg__0\(9),
      I3 => p_src_cols_V_read_reg_230(9),
      O => \ap_CS_fsm[3]_i_7_n_0\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(6),
      I1 => \j_i_reg_189_reg__0\(6),
      I2 => \j_i_reg_189_reg__0\(7),
      I3 => p_src_cols_V_read_reg_230(7),
      O => \ap_CS_fsm[3]_i_8_n_0\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_src_cols_V_read_reg_230(4),
      I1 => \j_i_reg_189_reg__0\(4),
      I2 => \j_i_reg_189_reg__0\(5),
      I3 => p_src_cols_V_read_reg_230(5),
      O => \ap_CS_fsm[3]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_i_fu_204_p2,
      CO(6) => \ap_CS_fsm_reg[2]_i_2__0_n_1\,
      CO(5) => \ap_CS_fsm_reg[2]_i_2__0_n_2\,
      CO(4) => \ap_CS_fsm_reg[2]_i_2__0_n_3\,
      CO(3) => \NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \ap_CS_fsm_reg[2]_i_2__0_n_5\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2__0_n_6\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2__0_n_7\,
      DI(7) => \ap_CS_fsm[2]_i_3__0_n_0\,
      DI(6) => \ap_CS_fsm[2]_i_4__0_n_0\,
      DI(5) => \ap_CS_fsm[2]_i_5__0_n_0\,
      DI(4) => \ap_CS_fsm[2]_i_6__0_n_0\,
      DI(3) => \ap_CS_fsm[2]_i_7__0_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_8__0_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_9__0_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_10__0_n_0\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[2]_i_11__0_n_0\,
      S(6) => \ap_CS_fsm[2]_i_12__0_n_0\,
      S(5) => \ap_CS_fsm[2]_i_13__0_n_0\,
      S(4) => \ap_CS_fsm[2]_i_14__0_n_0\,
      S(3) => \ap_CS_fsm[2]_i_15__0_n_0\,
      S(2) => \ap_CS_fsm[2]_i_16__0_n_0\,
      S(1) => \ap_CS_fsm[2]_i_17__0_n_0\,
      S(0) => \ap_CS_fsm[2]_i_18__0_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_2_i_fu_219_p2,
      CO(6) => \ap_CS_fsm_reg[3]_i_2_n_1\,
      CO(5) => \ap_CS_fsm_reg[3]_i_2_n_2\,
      CO(4) => \ap_CS_fsm_reg[3]_i_2_n_3\,
      CO(3) => \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_5\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_6\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_7\,
      DI(7) => \ap_CS_fsm[3]_i_4_n_0\,
      DI(6) => \ap_CS_fsm[3]_i_5_n_0\,
      DI(5) => \ap_CS_fsm[3]_i_6_n_0\,
      DI(4) => \ap_CS_fsm[3]_i_7_n_0\,
      DI(3) => \ap_CS_fsm[3]_i_8_n_0\,
      DI(2) => \ap_CS_fsm[3]_i_9_n_0\,
      DI(1) => \ap_CS_fsm[3]_i_10_n_0\,
      DI(0) => \ap_CS_fsm[3]_i_11_n_0\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[3]_i_12_n_0\,
      S(6) => \ap_CS_fsm[3]_i_13_n_0\,
      S(5) => \ap_CS_fsm[3]_i_14_n_0\,
      S(4) => \ap_CS_fsm[3]_i_15_n_0\,
      S(3) => \ap_CS_fsm[3]_i_16_n_0\,
      S(2) => \ap_CS_fsm[3]_i_17_n_0\,
      S(1) => \ap_CS_fsm[3]_i_18_n_0\,
      S(0) => \ap_CS_fsm[3]_i_19_n_0\
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_i_fu_204_p2,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter0_i_2_n_0,
      I5 => tmp_2_i_fu_219_p2,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_subdone9_out,
      O => ap_enable_reg_pp0_iter0_i_2_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A00000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_block_pp0_stage0_subdone9_out,
      I5 => tmp_2_i_fu_219_p2,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => tmp_i_fu_204_p2,
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\i_i_reg_178[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => gray_cols_V_c_empty_n,
      I1 => gray_rows_V_c_empty_n,
      I2 => CvtColor_1_U0_ap_start,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state5,
      O => i_i_reg_178
    );
\i_i_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(0),
      Q => \i_i_reg_178_reg_n_0_[0]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(10),
      Q => \i_i_reg_178_reg_n_0_[10]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(1),
      Q => \i_i_reg_178_reg_n_0_[1]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(2),
      Q => \i_i_reg_178_reg_n_0_[2]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(3),
      Q => \i_i_reg_178_reg_n_0_[3]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(4),
      Q => \i_i_reg_178_reg_n_0_[4]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(5),
      Q => \i_i_reg_178_reg_n_0_[5]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(6),
      Q => \i_i_reg_178_reg_n_0_[6]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(7),
      Q => \i_i_reg_178_reg_n_0_[7]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(8),
      Q => \i_i_reg_178_reg_n_0_[8]\,
      R => i_i_reg_178
    );
\i_i_reg_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_reg_244(9),
      Q => \i_i_reg_178_reg_n_0_[9]\,
      R => i_i_reg_178
    );
\i_reg_244[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[0]\,
      O => i_fu_209_p2(0)
    );
\i_reg_244[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[8]\,
      I1 => \i_i_reg_178_reg_n_0_[6]\,
      I2 => \i_reg_244[10]_i_2_n_0\,
      I3 => \i_i_reg_178_reg_n_0_[7]\,
      I4 => \i_i_reg_178_reg_n_0_[9]\,
      I5 => \i_i_reg_178_reg_n_0_[10]\,
      O => i_fu_209_p2(10)
    );
\i_reg_244[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[5]\,
      I1 => \i_i_reg_178_reg_n_0_[3]\,
      I2 => \i_i_reg_178_reg_n_0_[1]\,
      I3 => \i_i_reg_178_reg_n_0_[0]\,
      I4 => \i_i_reg_178_reg_n_0_[2]\,
      I5 => \i_i_reg_178_reg_n_0_[4]\,
      O => \i_reg_244[10]_i_2_n_0\
    );
\i_reg_244[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[0]\,
      I1 => \i_i_reg_178_reg_n_0_[1]\,
      O => i_fu_209_p2(1)
    );
\i_reg_244[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[0]\,
      I1 => \i_i_reg_178_reg_n_0_[1]\,
      I2 => \i_i_reg_178_reg_n_0_[2]\,
      O => i_fu_209_p2(2)
    );
\i_reg_244[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[1]\,
      I1 => \i_i_reg_178_reg_n_0_[0]\,
      I2 => \i_i_reg_178_reg_n_0_[2]\,
      I3 => \i_i_reg_178_reg_n_0_[3]\,
      O => i_fu_209_p2(3)
    );
\i_reg_244[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[2]\,
      I1 => \i_i_reg_178_reg_n_0_[0]\,
      I2 => \i_i_reg_178_reg_n_0_[1]\,
      I3 => \i_i_reg_178_reg_n_0_[3]\,
      I4 => \i_i_reg_178_reg_n_0_[4]\,
      O => i_fu_209_p2(4)
    );
\i_reg_244[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[3]\,
      I1 => \i_i_reg_178_reg_n_0_[1]\,
      I2 => \i_i_reg_178_reg_n_0_[0]\,
      I3 => \i_i_reg_178_reg_n_0_[2]\,
      I4 => \i_i_reg_178_reg_n_0_[4]\,
      I5 => \i_i_reg_178_reg_n_0_[5]\,
      O => i_fu_209_p2(5)
    );
\i_reg_244[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_reg_244[10]_i_2_n_0\,
      I1 => \i_i_reg_178_reg_n_0_[6]\,
      O => i_fu_209_p2(6)
    );
\i_reg_244[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_reg_244[10]_i_2_n_0\,
      I1 => \i_i_reg_178_reg_n_0_[6]\,
      I2 => \i_i_reg_178_reg_n_0_[7]\,
      O => i_fu_209_p2(7)
    );
\i_reg_244[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[6]\,
      I1 => \i_reg_244[10]_i_2_n_0\,
      I2 => \i_i_reg_178_reg_n_0_[7]\,
      I3 => \i_i_reg_178_reg_n_0_[8]\,
      O => i_fu_209_p2(8)
    );
\i_reg_244[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_i_reg_178_reg_n_0_[7]\,
      I1 => \i_reg_244[10]_i_2_n_0\,
      I2 => \i_i_reg_178_reg_n_0_[6]\,
      I3 => \i_i_reg_178_reg_n_0_[8]\,
      I4 => \i_i_reg_178_reg_n_0_[9]\,
      O => i_fu_209_p2(9)
    );
\i_reg_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(0),
      Q => i_reg_244(0),
      R => '0'
    );
\i_reg_244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(10),
      Q => i_reg_244(10),
      R => '0'
    );
\i_reg_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(1),
      Q => i_reg_244(1),
      R => '0'
    );
\i_reg_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(2),
      Q => i_reg_244(2),
      R => '0'
    );
\i_reg_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(3),
      Q => i_reg_244(3),
      R => '0'
    );
\i_reg_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(4),
      Q => i_reg_244(4),
      R => '0'
    );
\i_reg_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(5),
      Q => i_reg_244(5),
      R => '0'
    );
\i_reg_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(6),
      Q => i_reg_244(6),
      R => '0'
    );
\i_reg_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(7),
      Q => i_reg_244(7),
      R => '0'
    );
\i_reg_244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(8),
      Q => i_reg_244(8),
      R => '0'
    );
\i_reg_244_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_fu_209_p2(9),
      Q => i_reg_244(9),
      R => '0'
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => CvtColor_1_U0_ap_start,
      I1 => ap_CS_fsm_state2,
      I2 => tmp_i_fu_204_p2,
      I3 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      O => internal_full_n_reg
    );
\j_i_reg_189[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(0),
      O => \j_i_reg_189[0]_i_1_n_0\
    );
\j_i_reg_189[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone9_out,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_2_i_fu_219_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_i_fu_204_p2,
      I5 => ap_CS_fsm_state2,
      O => j_i_reg_189
    );
\j_i_reg_189[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone9_out,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_2_i_fu_219_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => j_i_reg_1890
    );
\j_i_reg_189[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(8),
      I1 => \j_i_reg_189_reg__0\(6),
      I2 => \j_i_reg_189[10]_i_4_n_0\,
      I3 => \j_i_reg_189_reg__0\(7),
      I4 => \j_i_reg_189_reg__0\(9),
      I5 => \j_i_reg_189_reg__0\(10),
      O => j_fu_224_p2(10)
    );
\j_i_reg_189[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(5),
      I1 => \j_i_reg_189_reg__0\(3),
      I2 => \j_i_reg_189_reg__0\(1),
      I3 => \j_i_reg_189_reg__0\(0),
      I4 => \j_i_reg_189_reg__0\(2),
      I5 => \j_i_reg_189_reg__0\(4),
      O => \j_i_reg_189[10]_i_4_n_0\
    );
\j_i_reg_189[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(0),
      I1 => \j_i_reg_189_reg__0\(1),
      O => j_fu_224_p2(1)
    );
\j_i_reg_189[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(0),
      I1 => \j_i_reg_189_reg__0\(1),
      I2 => \j_i_reg_189_reg__0\(2),
      O => j_fu_224_p2(2)
    );
\j_i_reg_189[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(1),
      I1 => \j_i_reg_189_reg__0\(0),
      I2 => \j_i_reg_189_reg__0\(2),
      I3 => \j_i_reg_189_reg__0\(3),
      O => j_fu_224_p2(3)
    );
\j_i_reg_189[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(2),
      I1 => \j_i_reg_189_reg__0\(0),
      I2 => \j_i_reg_189_reg__0\(1),
      I3 => \j_i_reg_189_reg__0\(3),
      I4 => \j_i_reg_189_reg__0\(4),
      O => j_fu_224_p2(4)
    );
\j_i_reg_189[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(3),
      I1 => \j_i_reg_189_reg__0\(1),
      I2 => \j_i_reg_189_reg__0\(0),
      I3 => \j_i_reg_189_reg__0\(2),
      I4 => \j_i_reg_189_reg__0\(4),
      I5 => \j_i_reg_189_reg__0\(5),
      O => j_fu_224_p2(5)
    );
\j_i_reg_189[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_189[10]_i_4_n_0\,
      I1 => \j_i_reg_189_reg__0\(6),
      O => j_fu_224_p2(6)
    );
\j_i_reg_189[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \j_i_reg_189[10]_i_4_n_0\,
      I1 => \j_i_reg_189_reg__0\(6),
      I2 => \j_i_reg_189_reg__0\(7),
      O => j_fu_224_p2(7)
    );
\j_i_reg_189[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(6),
      I1 => \j_i_reg_189[10]_i_4_n_0\,
      I2 => \j_i_reg_189_reg__0\(7),
      I3 => \j_i_reg_189_reg__0\(8),
      O => j_fu_224_p2(8)
    );
\j_i_reg_189[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \j_i_reg_189_reg__0\(7),
      I1 => \j_i_reg_189[10]_i_4_n_0\,
      I2 => \j_i_reg_189_reg__0\(6),
      I3 => \j_i_reg_189_reg__0\(8),
      I4 => \j_i_reg_189_reg__0\(9),
      O => j_fu_224_p2(9)
    );
\j_i_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => \j_i_reg_189[0]_i_1_n_0\,
      Q => \j_i_reg_189_reg__0\(0),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(10),
      Q => \j_i_reg_189_reg__0\(10),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(1),
      Q => \j_i_reg_189_reg__0\(1),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(2),
      Q => \j_i_reg_189_reg__0\(2),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(3),
      Q => \j_i_reg_189_reg__0\(3),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(4),
      Q => \j_i_reg_189_reg__0\(4),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(5),
      Q => \j_i_reg_189_reg__0\(5),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(6),
      Q => \j_i_reg_189_reg__0\(6),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(7),
      Q => \j_i_reg_189_reg__0\(7),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(8),
      Q => \j_i_reg_189_reg__0\(8),
      R => j_i_reg_189
    );
\j_i_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_1890,
      D => j_fu_224_p2(9),
      Q => \j_i_reg_189_reg__0\(9),
      R => j_i_reg_189
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone9_out,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_2_i_reg_249,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => CvtColor_1_U0_p_dst_data_stream_2_V_write
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      I1 => tmp_i_fu_204_p2,
      I2 => ap_CS_fsm_state2,
      I3 => CvtColor_1_U0_ap_start,
      O => E(0)
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => tmp_i_fu_204_p2,
      I1 => ap_CS_fsm_state2,
      I2 => CvtColor_1_U0_ap_start,
      I3 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      O => mOutPtr110_out
    );
\p_src_cols_V_read_reg_230[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => CvtColor_1_U0_ap_start,
      I2 => gray_rows_V_c_empty_n,
      I3 => gray_cols_V_c_empty_n,
      O => \^p_src_cols_v_read_reg_230_reg[0]_0\(0)
    );
\p_src_cols_V_read_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(0),
      Q => p_src_cols_V_read_reg_230(0),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(10),
      Q => p_src_cols_V_read_reg_230(10),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(11),
      Q => p_src_cols_V_read_reg_230(11),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(12),
      Q => p_src_cols_V_read_reg_230(12),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(13),
      Q => p_src_cols_V_read_reg_230(13),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(14),
      Q => p_src_cols_V_read_reg_230(14),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(15),
      Q => p_src_cols_V_read_reg_230(15),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(1),
      Q => p_src_cols_V_read_reg_230(1),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(2),
      Q => p_src_cols_V_read_reg_230(2),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(3),
      Q => p_src_cols_V_read_reg_230(3),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(4),
      Q => p_src_cols_V_read_reg_230(4),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(5),
      Q => p_src_cols_V_read_reg_230(5),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(6),
      Q => p_src_cols_V_read_reg_230(6),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(7),
      Q => p_src_cols_V_read_reg_230(7),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(8),
      Q => p_src_cols_V_read_reg_230(8),
      R => '0'
    );
\p_src_cols_V_read_reg_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \out\(9),
      Q => p_src_cols_V_read_reg_230(9),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(0),
      Q => p_src_rows_V_read_reg_235(0),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(10),
      Q => p_src_rows_V_read_reg_235(10),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(11),
      Q => p_src_rows_V_read_reg_235(11),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(12),
      Q => p_src_rows_V_read_reg_235(12),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(13),
      Q => p_src_rows_V_read_reg_235(13),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(14),
      Q => p_src_rows_V_read_reg_235(14),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(15),
      Q => p_src_rows_V_read_reg_235(15),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(1),
      Q => p_src_rows_V_read_reg_235(1),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(2),
      Q => p_src_rows_V_read_reg_235(2),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(3),
      Q => p_src_rows_V_read_reg_235(3),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(4),
      Q => p_src_rows_V_read_reg_235(4),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(5),
      Q => p_src_rows_V_read_reg_235(5),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(6),
      Q => p_src_rows_V_read_reg_235(6),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(7),
      Q => p_src_rows_V_read_reg_235(7),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(8),
      Q => p_src_rows_V_read_reg_235(8),
      R => '0'
    );
\p_src_rows_V_read_reg_235_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_src_cols_v_read_reg_230_reg[0]_0\(0),
      D => \r_reg_164_reg[15]\(9),
      Q => p_src_rows_V_read_reg_235(9),
      R => '0'
    );
\tmp_2_i_reg_249[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => tmp_2_i_fu_219_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_subdone9_out,
      I3 => tmp_2_i_reg_249,
      O => \tmp_2_i_reg_249[0]_i_1_n_0\
    );
\tmp_2_i_reg_249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_2_i_reg_249[0]_i_1_n_0\,
      Q => tmp_2_i_reg_249,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_video_strm_V_data_V_1_sel_wr_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \op_stream_V_dest_V_1_state_reg[0]\ : out STD_LOGIC;
    \op_stream_V_id_V_1_state_reg[0]\ : out STD_LOGIC;
    \op_stream_V_strb_V_1_state_reg[0]\ : out STD_LOGIC;
    \op_stream_V_keep_V_1_state_reg[0]\ : out STD_LOGIC;
    \op_stream_V_data_V_1_state_reg[0]\ : out STD_LOGIC;
    \op_stream_V_user_V_1_state_reg[0]\ : out STD_LOGIC;
    \op_stream_V_last_V_1_state_reg[0]\ : out STD_LOGIC;
    op_stream_V_dest_V_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_V_id_V_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_V_strb_V_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_V_keep_V_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_V_last_V_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_V_user_V_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_V_data_V_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \op_stream_V_user_V_1_payload_A_reg[0]\ : out STD_LOGIC;
    \op_stream_V_user_V_1_payload_B_reg[0]\ : out STD_LOGIC;
    \op_stream_V_last_V_1_payload_A_reg[0]\ : out STD_LOGIC;
    \op_stream_V_last_V_1_payload_B_reg[0]\ : out STD_LOGIC;
    grp_Mat2AXIvideo_fu_133_ap_start_reg_reg : out STD_LOGIC;
    op_stream_V_data_V_1_sel_wr_reg : out STD_LOGIC;
    op_stream_V_user_V_1_sel_wr_reg : out STD_LOGIC;
    op_stream_V_last_V_1_sel_wr_reg : out STD_LOGIC;
    \op_stream_V_data_V_1_payload_B_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rgb_op_data_stream_0_empty_n : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    rgb_op_data_stream_1_empty_n : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    rgb_op_data_stream_2_empty_n : in STD_LOGIC;
    op_stream_V_dest_V_1_ack_in : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Mat2AXIvideo_fu_133_ap_start_reg : in STD_LOGIC;
    op_stream_TVALID : in STD_LOGIC;
    op_stream_TREADY : in STD_LOGIC;
    op_stream_V_id_V_1_ack_in : in STD_LOGIC;
    \op_stream_V_id_V_1_state_reg[0]_0\ : in STD_LOGIC;
    op_stream_V_strb_V_1_ack_in : in STD_LOGIC;
    \op_stream_V_strb_V_1_state_reg[0]_0\ : in STD_LOGIC;
    op_stream_V_keep_V_1_ack_in : in STD_LOGIC;
    \op_stream_V_keep_V_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \op_stream_V_user_V_1_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \op_stream_V_data_V_1_state_reg[0]_0\ : in STD_LOGIC;
    op_stream_V_data_V_1_ack_in : in STD_LOGIC;
    \op_stream_V_user_V_1_state_reg[0]_0\ : in STD_LOGIC;
    op_stream_V_user_V_1_ack_in : in STD_LOGIC;
    \op_stream_V_last_V_1_state_reg[0]_0\ : in STD_LOGIC;
    op_stream_V_last_V_1_ack_in : in STD_LOGIC;
    op_stream_V_user_V_1_sel_wr : in STD_LOGIC;
    op_stream_V_user_V_1_payload_A : in STD_LOGIC;
    op_stream_V_user_V_1_payload_B : in STD_LOGIC;
    op_stream_V_last_V_1_sel_wr : in STD_LOGIC;
    op_stream_V_last_V_1_payload_A : in STD_LOGIC;
    op_stream_V_last_V_1_payload_B : in STD_LOGIC;
    rgb_op_rows_V_c_empty_n : in STD_LOGIC;
    Block_Mat_exit41216_U0_ap_start : in STD_LOGIC;
    rgb_op_cols_V_c_empty_n : in STD_LOGIC;
    op_stream_V_data_V_1_sel_wr : in STD_LOGIC;
    \rgb_op_cols_V_read_reg_183_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \rgb_op_rows_V_read_reg_178_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo is
  signal AXI_video_strm_V_data_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_A : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_load_B : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal AXI_video_strm_V_data_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \^axi_video_strm_v_data_v_1_sel_wr_reg_0\ : STD_LOGIC;
  signal AXI_video_strm_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_ack_in : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_A : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_payload_B : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal AXI_video_strm_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm111_out : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal axi_last_V_reg_329 : STD_LOGIC;
  signal \axi_last_V_reg_329[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_329[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_329[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_329[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_329[0]_i_5_n_0\ : STD_LOGIC;
  signal exitcond_reg_3200 : STD_LOGIC;
  signal \exitcond_reg_320[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_reg_320[0]_i_4_n_0\ : STD_LOGIC;
  signal \exitcond_reg_320[0]_i_5_n_0\ : STD_LOGIC;
  signal \exitcond_reg_320[0]_i_6_n_0\ : STD_LOGIC;
  signal \exitcond_reg_320[0]_i_7_n_0\ : STD_LOGIC;
  signal \exitcond_reg_320[0]_i_8_n_0\ : STD_LOGIC;
  signal exitcond_reg_320_pp0_iter1_reg : STD_LOGIC;
  signal \exitcond_reg_320_reg_n_0_[0]\ : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_op_stream_TLAST : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_op_stream_TUSER : STD_LOGIC;
  signal i_V_fu_241_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_315 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_3150 : STD_LOGIC;
  signal \i_V_reg_315[10]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_315[10]_i_4_n_0\ : STD_LOGIC;
  signal j_V_fu_256_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal op_stream_V_data_V_1_vld_in : STD_LOGIC;
  signal r_V_fu_221_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal r_V_reg_306 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \r_V_reg_306[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_V_reg_306[8]_i_9_n_0\ : STD_LOGIC;
  signal \r_V_reg_306_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \r_V_reg_306_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \r_V_reg_306_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_V_reg_306_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_V_reg_306_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_V_reg_306_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_reg_306_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_V_reg_306_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_V_reg_306_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal t_V_1_reg_202 : STD_LOGIC;
  signal t_V_1_reg_2020 : STD_LOGIC;
  signal \t_V_1_reg_202[10]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_202_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_191 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_1_reg_296 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_4_reg_301 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_user_V_fu_128 : STD_LOGIC;
  signal \tmp_user_V_fu_128[0]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_r_V_reg_306_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_r_V_reg_306_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_r_V_reg_306_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of AXI_video_strm_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_data_V_1_state[1]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of AXI_video_strm_V_last_V_1_sel_wr_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of AXI_video_strm_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \AXI_video_strm_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair69";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_V_reg_315[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_V_reg_315[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \i_V_reg_315[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_V_reg_315[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \i_V_reg_315[6]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_V_reg_315[7]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \i_V_reg_315[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \i_V_reg_315[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[11]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[13]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[14]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[15]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[16]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[17]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[18]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[19]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[21]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[22]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[23]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_payload_A[9]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of op_stream_V_data_V_1_sel_wr_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_state[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \op_stream_V_data_V_1_state[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \op_stream_V_dest_V_1_state[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \op_stream_V_dest_V_1_state[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \op_stream_V_id_V_1_state[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \op_stream_V_id_V_1_state[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \op_stream_V_keep_V_1_state[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \op_stream_V_keep_V_1_state[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \op_stream_V_last_V_1_payload_A[0]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \op_stream_V_last_V_1_state[0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \op_stream_V_last_V_1_state[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \op_stream_V_strb_V_1_state[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \op_stream_V_strb_V_1_state[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \op_stream_V_user_V_1_payload_A[0]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of op_stream_V_user_V_1_sel_wr_i_1 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \op_stream_V_user_V_1_state[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \op_stream_V_user_V_1_state[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \t_V_1_reg_202[9]_i_1\ : label is "soft_lutpair62";
begin
  AXI_video_strm_V_data_V_1_sel_wr_reg_0 <= \^axi_video_strm_v_data_v_1_sel_wr_reg_0\;
\AXI_video_strm_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_sel_wr,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_1_load_A
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(0),
      Q => AXI_video_strm_V_data_V_1_payload_A(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(10),
      Q => AXI_video_strm_V_data_V_1_payload_A(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(11),
      Q => AXI_video_strm_V_data_V_1_payload_A(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(12),
      Q => AXI_video_strm_V_data_V_1_payload_A(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(13),
      Q => AXI_video_strm_V_data_V_1_payload_A(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(14),
      Q => AXI_video_strm_V_data_V_1_payload_A(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(15),
      Q => AXI_video_strm_V_data_V_1_payload_A(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(16),
      Q => AXI_video_strm_V_data_V_1_payload_A(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(17),
      Q => AXI_video_strm_V_data_V_1_payload_A(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(18),
      Q => AXI_video_strm_V_data_V_1_payload_A(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(19),
      Q => AXI_video_strm_V_data_V_1_payload_A(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(1),
      Q => AXI_video_strm_V_data_V_1_payload_A(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(20),
      Q => AXI_video_strm_V_data_V_1_payload_A(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(21),
      Q => AXI_video_strm_V_data_V_1_payload_A(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(22),
      Q => AXI_video_strm_V_data_V_1_payload_A(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(23),
      Q => AXI_video_strm_V_data_V_1_payload_A(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(2),
      Q => AXI_video_strm_V_data_V_1_payload_A(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(3),
      Q => AXI_video_strm_V_data_V_1_payload_A(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(4),
      Q => AXI_video_strm_V_data_V_1_payload_A(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(5),
      Q => AXI_video_strm_V_data_V_1_payload_A(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(6),
      Q => AXI_video_strm_V_data_V_1_payload_A(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(7),
      Q => AXI_video_strm_V_data_V_1_payload_A(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(8),
      Q => AXI_video_strm_V_data_V_1_payload_A(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_A,
      D => \SRL_SIG_reg[1][7]\(9),
      Q => AXI_video_strm_V_data_V_1_payload_A(9),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_sel_wr,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      O => AXI_video_strm_V_data_V_1_load_B
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(0),
      Q => AXI_video_strm_V_data_V_1_payload_B(0),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(10),
      Q => AXI_video_strm_V_data_V_1_payload_B(10),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(11),
      Q => AXI_video_strm_V_data_V_1_payload_B(11),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(12),
      Q => AXI_video_strm_V_data_V_1_payload_B(12),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(13),
      Q => AXI_video_strm_V_data_V_1_payload_B(13),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(14),
      Q => AXI_video_strm_V_data_V_1_payload_B(14),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(15),
      Q => AXI_video_strm_V_data_V_1_payload_B(15),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(16),
      Q => AXI_video_strm_V_data_V_1_payload_B(16),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(17),
      Q => AXI_video_strm_V_data_V_1_payload_B(17),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(18),
      Q => AXI_video_strm_V_data_V_1_payload_B(18),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(19),
      Q => AXI_video_strm_V_data_V_1_payload_B(19),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(1),
      Q => AXI_video_strm_V_data_V_1_payload_B(1),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(20),
      Q => AXI_video_strm_V_data_V_1_payload_B(20),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(21),
      Q => AXI_video_strm_V_data_V_1_payload_B(21),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(22),
      Q => AXI_video_strm_V_data_V_1_payload_B(22),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(23),
      Q => AXI_video_strm_V_data_V_1_payload_B(23),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(2),
      Q => AXI_video_strm_V_data_V_1_payload_B(2),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(3),
      Q => AXI_video_strm_V_data_V_1_payload_B(3),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(4),
      Q => AXI_video_strm_V_data_V_1_payload_B(4),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(5),
      Q => AXI_video_strm_V_data_V_1_payload_B(5),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(6),
      Q => AXI_video_strm_V_data_V_1_payload_B(6),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(7),
      Q => AXI_video_strm_V_data_V_1_payload_B(7),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(8),
      Q => AXI_video_strm_V_data_V_1_payload_B(8),
      R => '0'
    );
\AXI_video_strm_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => AXI_video_strm_V_data_V_1_load_B,
      D => \SRL_SIG_reg[1][7]\(9),
      Q => AXI_video_strm_V_data_V_1_payload_B(9),
      R => '0'
    );
AXI_video_strm_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I1 => op_stream_V_dest_V_1_ack_in,
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => AXI_video_strm_V_data_V_1_sel_wr,
      O => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => op_stream_V_dest_V_1_ack_in,
      I3 => AXI_video_strm_V_data_V_1_ack_in,
      O => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => op_stream_V_dest_V_1_ack_in,
      I1 => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      O => AXI_video_strm_V_data_V_1_state(1)
    );
\AXI_video_strm_V_data_V_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \exitcond_reg_320[0]_i_3_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_reg_320_reg_n_0_[0]\,
      O => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\
    );
\AXI_video_strm_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_data_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_data_V_1_state(1),
      Q => AXI_video_strm_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => op_stream_V_dest_V_1_ack_in,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I4 => op_stream_V_data_V_1_vld_in,
      O => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I2 => op_stream_V_dest_V_1_ack_in,
      I3 => op_stream_V_data_V_1_vld_in,
      O => \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0\,
      Q => op_stream_V_data_V_1_vld_in,
      R => '0'
    );
\AXI_video_strm_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => op_stream_V_dest_V_1_ack_in,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I2 => op_stream_V_dest_V_1_ack_in,
      I3 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => op_stream_V_dest_V_1_ack_in,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => op_stream_V_dest_V_1_ack_in,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_329,
      I1 => AXI_video_strm_V_last_V_1_sel_wr,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_1_payload_A,
      O => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_329,
      I1 => AXI_video_strm_V_last_V_1_sel_wr,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_last_V_1_payload_B,
      O => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_last_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I1 => op_stream_V_dest_V_1_ack_in,
      I2 => AXI_video_strm_V_last_V_1_sel,
      O => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => AXI_video_strm_V_last_V_1_ack_in,
      I2 => AXI_video_strm_V_last_V_1_sel_wr,
      O => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => op_stream_V_dest_V_1_ack_in,
      I3 => AXI_video_strm_V_last_V_1_ack_in,
      O => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => op_stream_V_dest_V_1_ack_in,
      I1 => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_last_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      O => AXI_video_strm_V_last_V_1_state(1)
    );
\AXI_video_strm_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_last_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_last_V_1_state(1),
      Q => AXI_video_strm_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F0A000"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => op_stream_V_dest_V_1_ack_in,
      I2 => ap_rst_n,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I4 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I2 => op_stream_V_dest_V_1_ack_in,
      I3 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      O => \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\
    );
\AXI_video_strm_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\AXI_video_strm_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0\,
      Q => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => tmp_user_V_fu_128,
      I1 => AXI_video_strm_V_user_V_1_sel_wr,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_1_payload_A,
      O => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_A,
      R => '0'
    );
\AXI_video_strm_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => tmp_user_V_fu_128,
      I1 => AXI_video_strm_V_user_V_1_sel_wr,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I4 => AXI_video_strm_V_user_V_1_payload_B,
      O => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0\,
      Q => AXI_video_strm_V_user_V_1_payload_B,
      R => '0'
    );
AXI_video_strm_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I1 => op_stream_V_dest_V_1_ack_in,
      I2 => AXI_video_strm_V_user_V_1_sel,
      O => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
AXI_video_strm_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => AXI_video_strm_V_user_V_1_ack_in,
      I2 => AXI_video_strm_V_user_V_1_sel_wr,
      O => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0
    );
AXI_video_strm_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0,
      Q => AXI_video_strm_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECC"
    )
        port map (
      I0 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => op_stream_V_dest_V_1_ack_in,
      I3 => AXI_video_strm_V_user_V_1_ack_in,
      O => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\
    );
\AXI_video_strm_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => op_stream_V_dest_V_1_ack_in,
      I1 => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_user_V_1_ack_in,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      O => AXI_video_strm_V_user_V_1_state(1)
    );
\AXI_video_strm_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0\,
      Q => \AXI_video_strm_V_user_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\AXI_video_strm_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXI_video_strm_V_user_V_1_state(1),
      Q => AXI_video_strm_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_0\,
      I1 => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_0\,
      I1 => i_V_reg_3150,
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I1 => ap_CS_fsm_state2,
      I2 => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_state6,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFACACACAFACAFA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \ap_CS_fsm[0]_i_2_n_0\,
      I4 => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_ack_in,
      I1 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I2 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I3 => \i_V_reg_315[10]_i_3_n_0\,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BA00BA000000FF"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_0\,
      I1 => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => \op_stream_V_user_V_1_state_reg[1]\(0),
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => i_V_reg_3150,
      I1 => \ap_CS_fsm[2]_i_2_n_0\,
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__1_n_0\,
      I1 => \ap_CS_fsm[2]_i_4__1_n_0\,
      I2 => \ap_CS_fsm[2]_i_5__1_n_0\,
      I3 => \ap_CS_fsm[2]_i_6__1_n_0\,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_1_reg_296(6),
      I1 => t_V_reg_191(6),
      I2 => t_V_reg_191(8),
      I3 => tmp_1_reg_296(8),
      I4 => t_V_reg_191(7),
      I5 => tmp_1_reg_296(7),
      O => \ap_CS_fsm[2]_i_3__1_n_0\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => tmp_1_reg_296(9),
      I1 => t_V_reg_191(9),
      I2 => t_V_reg_191(10),
      I3 => tmp_1_reg_296(10),
      I4 => tmp_1_reg_296(11),
      O => \ap_CS_fsm[2]_i_4__1_n_0\
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_1_reg_296(0),
      I1 => t_V_reg_191(0),
      I2 => t_V_reg_191(1),
      I3 => tmp_1_reg_296(1),
      I4 => t_V_reg_191(2),
      I5 => tmp_1_reg_296(2),
      O => \ap_CS_fsm[2]_i_5__1_n_0\
    );
\ap_CS_fsm[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_1_reg_296(3),
      I1 => t_V_reg_191(3),
      I2 => t_V_reg_191(5),
      I3 => tmp_1_reg_296(5),
      I4 => t_V_reg_191(4),
      I5 => tmp_1_reg_296(4),
      O => \ap_CS_fsm[2]_i_6__1_n_0\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__0_n_0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => \exitcond_reg_320[0]_i_3_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[3]_i_2__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF022200000000"
    )
        port map (
      I0 => i_V_reg_3150,
      I1 => \ap_CS_fsm[2]_i_2_n_0\,
      I2 => exitcond_reg_3200,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_reg_320[0]_i_3_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => i_V_reg_3150,
      I1 => \ap_CS_fsm[2]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => \exitcond_reg_320[0]_i_3_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\axi_last_V_reg_329[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02FF00000200"
    )
        port map (
      I0 => \axi_last_V_reg_329[0]_i_2_n_0\,
      I1 => \axi_last_V_reg_329[0]_i_3_n_0\,
      I2 => \axi_last_V_reg_329[0]_i_4_n_0\,
      I3 => exitcond_reg_3200,
      I4 => ap_condition_pp0_exit_iter0_state3,
      I5 => axi_last_V_reg_329,
      O => \axi_last_V_reg_329[0]_i_1_n_0\
    );
\axi_last_V_reg_329[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => r_V_reg_306(11),
      I1 => r_V_reg_306(10),
      I2 => \t_V_1_reg_202_reg__0\(10),
      I3 => \t_V_1_reg_202_reg__0\(9),
      I4 => r_V_reg_306(9),
      I5 => \axi_last_V_reg_329[0]_i_5_n_0\,
      O => \axi_last_V_reg_329[0]_i_2_n_0\
    );
\axi_last_V_reg_329[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => r_V_reg_306(0),
      I1 => \t_V_1_reg_202_reg__0\(0),
      I2 => \t_V_1_reg_202_reg__0\(1),
      I3 => r_V_reg_306(1),
      I4 => \t_V_1_reg_202_reg__0\(2),
      I5 => r_V_reg_306(2),
      O => \axi_last_V_reg_329[0]_i_3_n_0\
    );
\axi_last_V_reg_329[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => r_V_reg_306(3),
      I1 => \t_V_1_reg_202_reg__0\(3),
      I2 => \t_V_1_reg_202_reg__0\(5),
      I3 => r_V_reg_306(5),
      I4 => \t_V_1_reg_202_reg__0\(4),
      I5 => r_V_reg_306(4),
      O => \axi_last_V_reg_329[0]_i_4_n_0\
    );
\axi_last_V_reg_329[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => r_V_reg_306(6),
      I1 => \t_V_1_reg_202_reg__0\(6),
      I2 => \t_V_1_reg_202_reg__0\(8),
      I3 => r_V_reg_306(8),
      I4 => \t_V_1_reg_202_reg__0\(7),
      I5 => r_V_reg_306(7),
      O => \axi_last_V_reg_329[0]_i_5_n_0\
    );
\axi_last_V_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_329[0]_i_1_n_0\,
      Q => axi_last_V_reg_329,
      R => '0'
    );
\exitcond_reg_320[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond_reg_320[0]_i_3_n_0\,
      O => exitcond_reg_3200
    );
\exitcond_reg_320[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \exitcond_reg_320[0]_i_4_n_0\,
      I1 => \exitcond_reg_320[0]_i_5_n_0\,
      I2 => \exitcond_reg_320[0]_i_6_n_0\,
      I3 => \exitcond_reg_320[0]_i_7_n_0\,
      O => ap_condition_pp0_exit_iter0_state3
    );
\exitcond_reg_320[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_ack_in,
      I1 => rgb_op_data_stream_2_empty_n,
      I2 => rgb_op_data_stream_1_empty_n,
      I3 => rgb_op_data_stream_0_empty_n,
      I4 => \exitcond_reg_320[0]_i_8_n_0\,
      O => \exitcond_reg_320[0]_i_3_n_0\
    );
\exitcond_reg_320[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_4_reg_301(6),
      I1 => \t_V_1_reg_202_reg__0\(6),
      I2 => \t_V_1_reg_202_reg__0\(8),
      I3 => tmp_4_reg_301(8),
      I4 => \t_V_1_reg_202_reg__0\(7),
      I5 => tmp_4_reg_301(7),
      O => \exitcond_reg_320[0]_i_4_n_0\
    );
\exitcond_reg_320[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => tmp_4_reg_301(9),
      I1 => \t_V_1_reg_202_reg__0\(9),
      I2 => \t_V_1_reg_202_reg__0\(10),
      I3 => tmp_4_reg_301(10),
      I4 => tmp_4_reg_301(11),
      O => \exitcond_reg_320[0]_i_5_n_0\
    );
\exitcond_reg_320[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_4_reg_301(0),
      I1 => \t_V_1_reg_202_reg__0\(0),
      I2 => \t_V_1_reg_202_reg__0\(1),
      I3 => tmp_4_reg_301(1),
      I4 => \t_V_1_reg_202_reg__0\(2),
      I5 => tmp_4_reg_301(2),
      O => \exitcond_reg_320[0]_i_6_n_0\
    );
\exitcond_reg_320[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_4_reg_301(3),
      I1 => \t_V_1_reg_202_reg__0\(3),
      I2 => \t_V_1_reg_202_reg__0\(5),
      I3 => tmp_4_reg_301(5),
      I4 => \t_V_1_reg_202_reg__0\(4),
      I5 => tmp_4_reg_301(4),
      O => \exitcond_reg_320[0]_i_7_n_0\
    );
\exitcond_reg_320[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_reg_320_reg_n_0_[0]\,
      I2 => AXI_video_strm_V_data_V_1_ack_in,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => exitcond_reg_320_pp0_iter1_reg,
      O => \exitcond_reg_320[0]_i_8_n_0\
    );
\exitcond_reg_320_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_3200,
      D => \exitcond_reg_320_reg_n_0_[0]\,
      Q => exitcond_reg_320_pp0_iter1_reg,
      R => '0'
    );
\exitcond_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond_reg_3200,
      D => ap_condition_pp0_exit_iter0_state3,
      Q => \exitcond_reg_320_reg_n_0_[0]\,
      R => '0'
    );
grp_Mat2AXIvideo_fu_133_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => rgb_op_rows_V_c_empty_n,
      I1 => Block_Mat_exit41216_U0_ap_start,
      I2 => rgb_op_cols_V_c_empty_n,
      I3 => Q(0),
      I4 => \ap_CS_fsm[0]_i_2_n_0\,
      I5 => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      O => grp_Mat2AXIvideo_fu_133_ap_start_reg_reg
    );
\i_V_reg_315[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_reg_191(0),
      O => i_V_fu_241_p2(0)
    );
\i_V_reg_315[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \i_V_reg_315[10]_i_3_n_0\,
      I2 => \AXI_video_strm_V_id_V_1_state_reg_n_0_[1]\,
      I3 => \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1]\,
      I4 => AXI_video_strm_V_user_V_1_ack_in,
      O => i_V_reg_3150
    );
\i_V_reg_315[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_191(10),
      I1 => t_V_reg_191(8),
      I2 => t_V_reg_191(6),
      I3 => \i_V_reg_315[10]_i_4_n_0\,
      I4 => t_V_reg_191(7),
      I5 => t_V_reg_191(9),
      O => i_V_fu_241_p2(10)
    );
\i_V_reg_315[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1]\,
      I1 => AXI_video_strm_V_data_V_1_ack_in,
      I2 => \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1]\,
      I3 => AXI_video_strm_V_last_V_1_ack_in,
      O => \i_V_reg_315[10]_i_3_n_0\
    );
\i_V_reg_315[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_reg_191(5),
      I1 => t_V_reg_191(3),
      I2 => t_V_reg_191(0),
      I3 => t_V_reg_191(1),
      I4 => t_V_reg_191(2),
      I5 => t_V_reg_191(4),
      O => \i_V_reg_315[10]_i_4_n_0\
    );
\i_V_reg_315[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_191(0),
      I1 => t_V_reg_191(1),
      O => i_V_fu_241_p2(1)
    );
\i_V_reg_315[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_191(2),
      I1 => t_V_reg_191(1),
      I2 => t_V_reg_191(0),
      O => i_V_fu_241_p2(2)
    );
\i_V_reg_315[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_191(3),
      I1 => t_V_reg_191(0),
      I2 => t_V_reg_191(1),
      I3 => t_V_reg_191(2),
      O => i_V_fu_241_p2(3)
    );
\i_V_reg_315[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_191(4),
      I1 => t_V_reg_191(2),
      I2 => t_V_reg_191(1),
      I3 => t_V_reg_191(0),
      I4 => t_V_reg_191(3),
      O => i_V_fu_241_p2(4)
    );
\i_V_reg_315[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => t_V_reg_191(5),
      I1 => t_V_reg_191(3),
      I2 => t_V_reg_191(0),
      I3 => t_V_reg_191(1),
      I4 => t_V_reg_191(2),
      I5 => t_V_reg_191(4),
      O => i_V_fu_241_p2(5)
    );
\i_V_reg_315[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_reg_191(6),
      I1 => \i_V_reg_315[10]_i_4_n_0\,
      O => i_V_fu_241_p2(6)
    );
\i_V_reg_315[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => t_V_reg_191(7),
      I1 => \i_V_reg_315[10]_i_4_n_0\,
      I2 => t_V_reg_191(6),
      O => i_V_fu_241_p2(7)
    );
\i_V_reg_315[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => t_V_reg_191(8),
      I1 => t_V_reg_191(6),
      I2 => \i_V_reg_315[10]_i_4_n_0\,
      I3 => t_V_reg_191(7),
      O => i_V_fu_241_p2(8)
    );
\i_V_reg_315[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => t_V_reg_191(9),
      I1 => t_V_reg_191(7),
      I2 => \i_V_reg_315[10]_i_4_n_0\,
      I3 => t_V_reg_191(6),
      I4 => t_V_reg_191(8),
      O => i_V_fu_241_p2(9)
    );
\i_V_reg_315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(0),
      Q => i_V_reg_315(0),
      R => '0'
    );
\i_V_reg_315_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(10),
      Q => i_V_reg_315(10),
      R => '0'
    );
\i_V_reg_315_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(1),
      Q => i_V_reg_315(1),
      R => '0'
    );
\i_V_reg_315_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(2),
      Q => i_V_reg_315(2),
      R => '0'
    );
\i_V_reg_315_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(3),
      Q => i_V_reg_315(3),
      R => '0'
    );
\i_V_reg_315_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(4),
      Q => i_V_reg_315(4),
      R => '0'
    );
\i_V_reg_315_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(5),
      Q => i_V_reg_315(5),
      R => '0'
    );
\i_V_reg_315_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(6),
      Q => i_V_reg_315(6),
      R => '0'
    );
\i_V_reg_315_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(7),
      Q => i_V_reg_315(7),
      R => '0'
    );
\i_V_reg_315_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(8),
      Q => i_V_reg_315(8),
      R => '0'
    );
\i_V_reg_315_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_V_reg_3150,
      D => i_V_fu_241_p2(9),
      Q => i_V_reg_315(9),
      R => '0'
    );
\internal_full_n_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \exitcond_reg_320_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_reg_320[0]_i_3_n_0\,
      I4 => Q(1),
      O => internal_full_n_reg
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => Q(1),
      I2 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I3 => rgb_op_data_stream_0_empty_n,
      O => E(0)
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => Q(1),
      I2 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I3 => rgb_op_data_stream_1_empty_n,
      O => \mOutPtr_reg[1]\(0)
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => shiftReg_ce_1,
      I1 => Q(1),
      I2 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      I3 => rgb_op_data_stream_2_empty_n,
      O => \mOutPtr_reg[1]_0\(0)
    );
\op_stream_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(0),
      I1 => AXI_video_strm_V_data_V_1_payload_A(0),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(0)
    );
\op_stream_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(10),
      I1 => AXI_video_strm_V_data_V_1_payload_A(10),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(10)
    );
\op_stream_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(11),
      I1 => AXI_video_strm_V_data_V_1_payload_A(11),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(11)
    );
\op_stream_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(12),
      I1 => AXI_video_strm_V_data_V_1_payload_A(12),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(12)
    );
\op_stream_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(13),
      I1 => AXI_video_strm_V_data_V_1_payload_A(13),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(13)
    );
\op_stream_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(14),
      I1 => AXI_video_strm_V_data_V_1_payload_A(14),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(14)
    );
\op_stream_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(15),
      I1 => AXI_video_strm_V_data_V_1_payload_A(15),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(15)
    );
\op_stream_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(16),
      I1 => AXI_video_strm_V_data_V_1_payload_A(16),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(16)
    );
\op_stream_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(17),
      I1 => AXI_video_strm_V_data_V_1_payload_A(17),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(17)
    );
\op_stream_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(18),
      I1 => AXI_video_strm_V_data_V_1_payload_A(18),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(18)
    );
\op_stream_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(19),
      I1 => AXI_video_strm_V_data_V_1_payload_A(19),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(19)
    );
\op_stream_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(1),
      I1 => AXI_video_strm_V_data_V_1_payload_A(1),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(1)
    );
\op_stream_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(20),
      I1 => AXI_video_strm_V_data_V_1_payload_A(20),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(20)
    );
\op_stream_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(21),
      I1 => AXI_video_strm_V_data_V_1_payload_A(21),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(21)
    );
\op_stream_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(22),
      I1 => AXI_video_strm_V_data_V_1_payload_A(22),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(22)
    );
\op_stream_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(23),
      I1 => AXI_video_strm_V_data_V_1_payload_A(23),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(23)
    );
\op_stream_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(2),
      I1 => AXI_video_strm_V_data_V_1_payload_A(2),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(2)
    );
\op_stream_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(3),
      I1 => AXI_video_strm_V_data_V_1_payload_A(3),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(3)
    );
\op_stream_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(4),
      I1 => AXI_video_strm_V_data_V_1_payload_A(4),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(4)
    );
\op_stream_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(5),
      I1 => AXI_video_strm_V_data_V_1_payload_A(5),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(5)
    );
\op_stream_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(6),
      I1 => AXI_video_strm_V_data_V_1_payload_A(6),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(6)
    );
\op_stream_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(7),
      I1 => AXI_video_strm_V_data_V_1_payload_A(7),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(7)
    );
\op_stream_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(8),
      I1 => AXI_video_strm_V_data_V_1_payload_A(8),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(8)
    );
\op_stream_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => AXI_video_strm_V_data_V_1_payload_B(9),
      I1 => AXI_video_strm_V_data_V_1_payload_A(9),
      I2 => AXI_video_strm_V_data_V_1_sel,
      O => \op_stream_V_data_V_1_payload_B_reg[23]\(9)
    );
op_stream_V_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => op_stream_V_data_V_1_ack_in,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => op_stream_V_data_V_1_sel_wr,
      O => op_stream_V_data_V_1_sel_wr_reg
    );
\op_stream_V_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \op_stream_V_data_V_1_state_reg[0]_0\,
      I1 => ap_rst_n,
      I2 => op_stream_V_data_V_1_ack_in,
      I3 => op_stream_TREADY,
      I4 => op_stream_V_data_V_1_vld_in,
      O => \op_stream_V_data_V_1_state_reg[0]\
    );
\op_stream_V_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => op_stream_TREADY,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => op_stream_V_data_V_1_ack_in,
      I3 => \op_stream_V_data_V_1_state_reg[0]_0\,
      O => op_stream_V_data_V_1_state(0)
    );
\op_stream_V_dest_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => op_stream_V_dest_V_1_ack_in,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => op_stream_TVALID,
      I3 => op_stream_TREADY,
      O => \op_stream_V_dest_V_1_state_reg[0]\
    );
\op_stream_V_dest_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => op_stream_TVALID,
      I1 => op_stream_TREADY,
      I2 => op_stream_V_data_V_1_vld_in,
      I3 => op_stream_V_dest_V_1_ack_in,
      O => op_stream_V_dest_V_1_state(0)
    );
\op_stream_V_id_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => op_stream_V_id_V_1_ack_in,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => \op_stream_V_id_V_1_state_reg[0]_0\,
      I3 => op_stream_TREADY,
      O => \op_stream_V_id_V_1_state_reg[0]\
    );
\op_stream_V_id_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \op_stream_V_id_V_1_state_reg[0]_0\,
      I1 => op_stream_TREADY,
      I2 => op_stream_V_data_V_1_vld_in,
      I3 => op_stream_V_id_V_1_ack_in,
      O => op_stream_V_id_V_1_state(0)
    );
\op_stream_V_keep_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => op_stream_V_keep_V_1_ack_in,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => \op_stream_V_keep_V_1_state_reg[0]_0\,
      I3 => op_stream_TREADY,
      O => \op_stream_V_keep_V_1_state_reg[0]\
    );
\op_stream_V_keep_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \op_stream_V_keep_V_1_state_reg[0]_0\,
      I1 => op_stream_TREADY,
      I2 => op_stream_V_data_V_1_vld_in,
      I3 => op_stream_V_keep_V_1_ack_in,
      O => op_stream_V_keep_V_1_state(0)
    );
\op_stream_V_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => grp_Mat2AXIvideo_fu_133_op_stream_TLAST,
      I1 => op_stream_V_last_V_1_sel_wr,
      I2 => op_stream_V_last_V_1_ack_in,
      I3 => \op_stream_V_last_V_1_state_reg[0]_0\,
      I4 => op_stream_V_last_V_1_payload_A,
      O => \op_stream_V_last_V_1_payload_A_reg[0]\
    );
\op_stream_V_last_V_1_payload_A[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_last_V_1_payload_B,
      I1 => AXI_video_strm_V_last_V_1_sel,
      I2 => AXI_video_strm_V_last_V_1_payload_A,
      O => grp_Mat2AXIvideo_fu_133_op_stream_TLAST
    );
\op_stream_V_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => grp_Mat2AXIvideo_fu_133_op_stream_TLAST,
      I1 => op_stream_V_last_V_1_sel_wr,
      I2 => op_stream_V_last_V_1_ack_in,
      I3 => \op_stream_V_last_V_1_state_reg[0]_0\,
      I4 => op_stream_V_last_V_1_payload_B,
      O => \op_stream_V_last_V_1_payload_B_reg[0]\
    );
op_stream_V_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => op_stream_V_last_V_1_ack_in,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => op_stream_V_last_V_1_sel_wr,
      O => op_stream_V_last_V_1_sel_wr_reg
    );
\op_stream_V_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \op_stream_V_last_V_1_state_reg[0]_0\,
      I1 => ap_rst_n,
      I2 => op_stream_V_last_V_1_ack_in,
      I3 => op_stream_TREADY,
      I4 => op_stream_V_data_V_1_vld_in,
      O => \op_stream_V_last_V_1_state_reg[0]\
    );
\op_stream_V_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => op_stream_TREADY,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => op_stream_V_last_V_1_ack_in,
      I3 => \op_stream_V_last_V_1_state_reg[0]_0\,
      O => op_stream_V_last_V_1_state(0)
    );
\op_stream_V_strb_V_1_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D8F8"
    )
        port map (
      I0 => op_stream_V_strb_V_1_ack_in,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => \op_stream_V_strb_V_1_state_reg[0]_0\,
      I3 => op_stream_TREADY,
      O => \op_stream_V_strb_V_1_state_reg[0]\
    );
\op_stream_V_strb_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \op_stream_V_strb_V_1_state_reg[0]_0\,
      I1 => op_stream_TREADY,
      I2 => op_stream_V_data_V_1_vld_in,
      I3 => op_stream_V_strb_V_1_ack_in,
      O => op_stream_V_strb_V_1_state(0)
    );
\op_stream_V_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => grp_Mat2AXIvideo_fu_133_op_stream_TUSER,
      I1 => op_stream_V_user_V_1_sel_wr,
      I2 => op_stream_V_user_V_1_ack_in,
      I3 => \op_stream_V_user_V_1_state_reg[0]_0\,
      I4 => op_stream_V_user_V_1_payload_A,
      O => \op_stream_V_user_V_1_payload_A_reg[0]\
    );
\op_stream_V_user_V_1_payload_A[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_video_strm_V_user_V_1_payload_B,
      I1 => AXI_video_strm_V_user_V_1_sel,
      I2 => AXI_video_strm_V_user_V_1_payload_A,
      O => grp_Mat2AXIvideo_fu_133_op_stream_TUSER
    );
\op_stream_V_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => grp_Mat2AXIvideo_fu_133_op_stream_TUSER,
      I1 => op_stream_V_user_V_1_sel_wr,
      I2 => op_stream_V_user_V_1_ack_in,
      I3 => \op_stream_V_user_V_1_state_reg[0]_0\,
      I4 => op_stream_V_user_V_1_payload_B,
      O => \op_stream_V_user_V_1_payload_B_reg[0]\
    );
op_stream_V_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => op_stream_V_user_V_1_ack_in,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => op_stream_V_user_V_1_sel_wr,
      O => op_stream_V_user_V_1_sel_wr_reg
    );
\op_stream_V_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C80888"
    )
        port map (
      I0 => \op_stream_V_user_V_1_state_reg[0]_0\,
      I1 => ap_rst_n,
      I2 => op_stream_V_user_V_1_ack_in,
      I3 => op_stream_TREADY,
      I4 => op_stream_V_data_V_1_vld_in,
      O => \op_stream_V_user_V_1_state_reg[0]\
    );
\op_stream_V_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => op_stream_TREADY,
      I1 => op_stream_V_data_V_1_vld_in,
      I2 => op_stream_V_user_V_1_ack_in,
      I3 => \op_stream_V_user_V_1_state_reg[0]_0\,
      O => op_stream_V_user_V_1_state(0)
    );
\r_V_reg_306[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(0),
      O => r_V_fu_221_p2(0)
    );
\r_V_reg_306[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(11),
      O => \r_V_reg_306[11]_i_2_n_0\
    );
\r_V_reg_306[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(10),
      O => \r_V_reg_306[11]_i_3_n_0\
    );
\r_V_reg_306[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(9),
      O => \r_V_reg_306[11]_i_4_n_0\
    );
\r_V_reg_306[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(8),
      O => \r_V_reg_306[8]_i_2_n_0\
    );
\r_V_reg_306[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(7),
      O => \r_V_reg_306[8]_i_3_n_0\
    );
\r_V_reg_306[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(6),
      O => \r_V_reg_306[8]_i_4_n_0\
    );
\r_V_reg_306[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(5),
      O => \r_V_reg_306[8]_i_5_n_0\
    );
\r_V_reg_306[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(4),
      O => \r_V_reg_306[8]_i_6_n_0\
    );
\r_V_reg_306[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(3),
      O => \r_V_reg_306[8]_i_7_n_0\
    );
\r_V_reg_306[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(2),
      O => \r_V_reg_306[8]_i_8_n_0\
    );
\r_V_reg_306[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rgb_op_cols_V_read_reg_183_reg[11]\(1),
      O => \r_V_reg_306[8]_i_9_n_0\
    );
\r_V_reg_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(0),
      Q => r_V_reg_306(0),
      R => '0'
    );
\r_V_reg_306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(10),
      Q => r_V_reg_306(10),
      R => '0'
    );
\r_V_reg_306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(11),
      Q => r_V_reg_306(11),
      R => '0'
    );
\r_V_reg_306_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_V_reg_306_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_r_V_reg_306_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \r_V_reg_306_reg[11]_i_1_n_6\,
      CO(0) => \r_V_reg_306_reg[11]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \rgb_op_cols_V_read_reg_183_reg[11]\(10 downto 9),
      O(7 downto 3) => \NLW_r_V_reg_306_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => r_V_fu_221_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => \r_V_reg_306[11]_i_2_n_0\,
      S(1) => \r_V_reg_306[11]_i_3_n_0\,
      S(0) => \r_V_reg_306[11]_i_4_n_0\
    );
\r_V_reg_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(1),
      Q => r_V_reg_306(1),
      R => '0'
    );
\r_V_reg_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(2),
      Q => r_V_reg_306(2),
      R => '0'
    );
\r_V_reg_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(3),
      Q => r_V_reg_306(3),
      R => '0'
    );
\r_V_reg_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(4),
      Q => r_V_reg_306(4),
      R => '0'
    );
\r_V_reg_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(5),
      Q => r_V_reg_306(5),
      R => '0'
    );
\r_V_reg_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(6),
      Q => r_V_reg_306(6),
      R => '0'
    );
\r_V_reg_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(7),
      Q => r_V_reg_306(7),
      R => '0'
    );
\r_V_reg_306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(8),
      Q => r_V_reg_306(8),
      R => '0'
    );
\r_V_reg_306_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rgb_op_cols_V_read_reg_183_reg[11]\(0),
      CI_TOP => '0',
      CO(7) => \r_V_reg_306_reg[8]_i_1_n_0\,
      CO(6) => \r_V_reg_306_reg[8]_i_1_n_1\,
      CO(5) => \r_V_reg_306_reg[8]_i_1_n_2\,
      CO(4) => \r_V_reg_306_reg[8]_i_1_n_3\,
      CO(3) => \NLW_r_V_reg_306_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_V_reg_306_reg[8]_i_1_n_5\,
      CO(1) => \r_V_reg_306_reg[8]_i_1_n_6\,
      CO(0) => \r_V_reg_306_reg[8]_i_1_n_7\,
      DI(7 downto 0) => \rgb_op_cols_V_read_reg_183_reg[11]\(8 downto 1),
      O(7 downto 0) => r_V_fu_221_p2(8 downto 1),
      S(7) => \r_V_reg_306[8]_i_2_n_0\,
      S(6) => \r_V_reg_306[8]_i_3_n_0\,
      S(5) => \r_V_reg_306[8]_i_4_n_0\,
      S(4) => \r_V_reg_306[8]_i_5_n_0\,
      S(3) => \r_V_reg_306[8]_i_6_n_0\,
      S(2) => \r_V_reg_306[8]_i_7_n_0\,
      S(1) => \r_V_reg_306[8]_i_8_n_0\,
      S(0) => \r_V_reg_306[8]_i_9_n_0\
    );
\r_V_reg_306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => r_V_fu_221_p2(9),
      Q => r_V_reg_306(9),
      R => '0'
    );
\t_V_1_reg_202[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(0),
      O => j_V_fu_256_p2(0)
    );
\t_V_1_reg_202[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22022222"
    )
        port map (
      I0 => i_V_reg_3150,
      I1 => \ap_CS_fsm[2]_i_2_n_0\,
      I2 => exitcond_reg_3200,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      O => t_V_1_reg_202
    );
\t_V_1_reg_202[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => exitcond_reg_3200,
      O => t_V_1_reg_2020
    );
\t_V_1_reg_202[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(10),
      I1 => \t_V_1_reg_202_reg__0\(9),
      I2 => \t_V_1_reg_202_reg__0\(8),
      I3 => \t_V_1_reg_202_reg__0\(6),
      I4 => \t_V_1_reg_202[10]_i_4_n_0\,
      I5 => \t_V_1_reg_202_reg__0\(7),
      O => j_V_fu_256_p2(10)
    );
\t_V_1_reg_202[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(5),
      I1 => \t_V_1_reg_202_reg__0\(3),
      I2 => \t_V_1_reg_202_reg__0\(0),
      I3 => \t_V_1_reg_202_reg__0\(1),
      I4 => \t_V_1_reg_202_reg__0\(2),
      I5 => \t_V_1_reg_202_reg__0\(4),
      O => \t_V_1_reg_202[10]_i_4_n_0\
    );
\t_V_1_reg_202[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(0),
      I1 => \t_V_1_reg_202_reg__0\(1),
      O => j_V_fu_256_p2(1)
    );
\t_V_1_reg_202[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(2),
      I1 => \t_V_1_reg_202_reg__0\(1),
      I2 => \t_V_1_reg_202_reg__0\(0),
      O => j_V_fu_256_p2(2)
    );
\t_V_1_reg_202[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(3),
      I1 => \t_V_1_reg_202_reg__0\(0),
      I2 => \t_V_1_reg_202_reg__0\(1),
      I3 => \t_V_1_reg_202_reg__0\(2),
      O => j_V_fu_256_p2(3)
    );
\t_V_1_reg_202[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(4),
      I1 => \t_V_1_reg_202_reg__0\(2),
      I2 => \t_V_1_reg_202_reg__0\(1),
      I3 => \t_V_1_reg_202_reg__0\(0),
      I4 => \t_V_1_reg_202_reg__0\(3),
      O => j_V_fu_256_p2(4)
    );
\t_V_1_reg_202[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(5),
      I1 => \t_V_1_reg_202_reg__0\(3),
      I2 => \t_V_1_reg_202_reg__0\(0),
      I3 => \t_V_1_reg_202_reg__0\(1),
      I4 => \t_V_1_reg_202_reg__0\(2),
      I5 => \t_V_1_reg_202_reg__0\(4),
      O => j_V_fu_256_p2(5)
    );
\t_V_1_reg_202[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(6),
      I1 => \t_V_1_reg_202[10]_i_4_n_0\,
      O => j_V_fu_256_p2(6)
    );
\t_V_1_reg_202[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(7),
      I1 => \t_V_1_reg_202[10]_i_4_n_0\,
      I2 => \t_V_1_reg_202_reg__0\(6),
      O => j_V_fu_256_p2(7)
    );
\t_V_1_reg_202[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(8),
      I1 => \t_V_1_reg_202_reg__0\(6),
      I2 => \t_V_1_reg_202[10]_i_4_n_0\,
      I3 => \t_V_1_reg_202_reg__0\(7),
      O => j_V_fu_256_p2(8)
    );
\t_V_1_reg_202[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \t_V_1_reg_202_reg__0\(9),
      I1 => \t_V_1_reg_202_reg__0\(7),
      I2 => \t_V_1_reg_202[10]_i_4_n_0\,
      I3 => \t_V_1_reg_202_reg__0\(6),
      I4 => \t_V_1_reg_202_reg__0\(8),
      O => j_V_fu_256_p2(9)
    );
\t_V_1_reg_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(0),
      Q => \t_V_1_reg_202_reg__0\(0),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(10),
      Q => \t_V_1_reg_202_reg__0\(10),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(1),
      Q => \t_V_1_reg_202_reg__0\(1),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(2),
      Q => \t_V_1_reg_202_reg__0\(2),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(3),
      Q => \t_V_1_reg_202_reg__0\(3),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(4),
      Q => \t_V_1_reg_202_reg__0\(4),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(5),
      Q => \t_V_1_reg_202_reg__0\(5),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(6),
      Q => \t_V_1_reg_202_reg__0\(6),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(7),
      Q => \t_V_1_reg_202_reg__0\(7),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(8),
      Q => \t_V_1_reg_202_reg__0\(8),
      R => t_V_1_reg_202
    );
\t_V_1_reg_202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2020,
      D => j_V_fu_256_p2(9),
      Q => \t_V_1_reg_202_reg__0\(9),
      R => t_V_1_reg_202
    );
\t_V_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(0),
      Q => t_V_reg_191(0),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(10),
      Q => t_V_reg_191(10),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(1),
      Q => t_V_reg_191(1),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(2),
      Q => t_V_reg_191(2),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(3),
      Q => t_V_reg_191(3),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(4),
      Q => t_V_reg_191(4),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(5),
      Q => t_V_reg_191(5),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(6),
      Q => t_V_reg_191(6),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(7),
      Q => t_V_reg_191(7),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(8),
      Q => t_V_reg_191(8),
      R => ap_NS_fsm111_out
    );
\t_V_reg_191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_V_reg_315(9),
      Q => t_V_reg_191(9),
      R => ap_NS_fsm111_out
    );
\tmp_1_reg_296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(0),
      Q => tmp_1_reg_296(0),
      R => '0'
    );
\tmp_1_reg_296_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(10),
      Q => tmp_1_reg_296(10),
      R => '0'
    );
\tmp_1_reg_296_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(11),
      Q => tmp_1_reg_296(11),
      R => '0'
    );
\tmp_1_reg_296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(1),
      Q => tmp_1_reg_296(1),
      R => '0'
    );
\tmp_1_reg_296_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(2),
      Q => tmp_1_reg_296(2),
      R => '0'
    );
\tmp_1_reg_296_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(3),
      Q => tmp_1_reg_296(3),
      R => '0'
    );
\tmp_1_reg_296_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(4),
      Q => tmp_1_reg_296(4),
      R => '0'
    );
\tmp_1_reg_296_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(5),
      Q => tmp_1_reg_296(5),
      R => '0'
    );
\tmp_1_reg_296_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(6),
      Q => tmp_1_reg_296(6),
      R => '0'
    );
\tmp_1_reg_296_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(7),
      Q => tmp_1_reg_296(7),
      R => '0'
    );
\tmp_1_reg_296_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(8),
      Q => tmp_1_reg_296(8),
      R => '0'
    );
\tmp_1_reg_296_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_rows_V_read_reg_178_reg[11]\(9),
      Q => tmp_1_reg_296(9),
      R => '0'
    );
\tmp_4_reg_301[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm111_out
    );
\tmp_4_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(0),
      Q => tmp_4_reg_301(0),
      R => '0'
    );
\tmp_4_reg_301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(10),
      Q => tmp_4_reg_301(10),
      R => '0'
    );
\tmp_4_reg_301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(11),
      Q => tmp_4_reg_301(11),
      R => '0'
    );
\tmp_4_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(1),
      Q => tmp_4_reg_301(1),
      R => '0'
    );
\tmp_4_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(2),
      Q => tmp_4_reg_301(2),
      R => '0'
    );
\tmp_4_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(3),
      Q => tmp_4_reg_301(3),
      R => '0'
    );
\tmp_4_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(4),
      Q => tmp_4_reg_301(4),
      R => '0'
    );
\tmp_4_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(5),
      Q => tmp_4_reg_301(5),
      R => '0'
    );
\tmp_4_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(6),
      Q => tmp_4_reg_301(6),
      R => '0'
    );
\tmp_4_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(7),
      Q => tmp_4_reg_301(7),
      R => '0'
    );
\tmp_4_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(8),
      Q => tmp_4_reg_301(8),
      R => '0'
    );
\tmp_4_reg_301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => \rgb_op_cols_V_read_reg_183_reg[11]\(9),
      Q => tmp_4_reg_301(9),
      R => '0'
    );
\tmp_user_V_fu_128[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => tmp_user_V_fu_128,
      I1 => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^axi_video_strm_v_data_v_1_sel_wr_reg_0\,
      O => \tmp_user_V_fu_128[0]_i_1_n_0\
    );
\tmp_user_V_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_128[0]_i_1_n_0\,
      Q => tmp_user_V_fu_128,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => Q(0),
      I3 => Q(1),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => Q(0),
      I3 => Q(1),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => Q(0),
      I3 => Q(1),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[9]\,
      O => shiftReg_ce
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => D(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\tmp_reg_487[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\tmp_reg_487[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\tmp_reg_487[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\tmp_reg_487[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\tmp_reg_487[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\tmp_reg_487[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\tmp_reg_487[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\tmp_reg_487[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\tmp_reg_487[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\tmp_reg_487[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\tmp_reg_487[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\tmp_reg_487[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_12 is
  port (
    p_src_rows_V_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_12 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_12 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat_U0_img_rows_V_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_rows_V_read_reg_355[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(0)
    );
\p_src_rows_V_read_reg_355[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(10)
    );
\p_src_rows_V_read_reg_355[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(11)
    );
\p_src_rows_V_read_reg_355[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(12)
    );
\p_src_rows_V_read_reg_355[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(13)
    );
\p_src_rows_V_read_reg_355[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(14)
    );
\p_src_rows_V_read_reg_355[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(15)
    );
\p_src_rows_V_read_reg_355[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(1)
    );
\p_src_rows_V_read_reg_355[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(2)
    );
\p_src_rows_V_read_reg_355[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(3)
    );
\p_src_rows_V_read_reg_355[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(4)
    );
\p_src_rows_V_read_reg_355[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(5)
    );
\p_src_rows_V_read_reg_355[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(6)
    );
\p_src_rows_V_read_reg_355[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(7)
    );
\p_src_rows_V_read_reg_355[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(8)
    );
\p_src_rows_V_read_reg_355[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_rows_V_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_19 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_19 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => Q(0),
      I3 => Q(1),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => Q(0),
      I3 => Q(1),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => Q(0),
      I3 => Q(1),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[9]\,
      O => shiftReg_ce
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => D(15)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\tmp_16_reg_492[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\tmp_16_reg_492[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\tmp_16_reg_492[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\tmp_16_reg_492[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\tmp_16_reg_492[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\tmp_16_reg_492[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\tmp_16_reg_492[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\tmp_16_reg_492[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\tmp_16_reg_492[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\tmp_16_reg_492[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\tmp_16_reg_492[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\tmp_16_reg_492[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_20 is
  port (
    p_src_cols_V_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_20 : entity is "fifo_w16_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_20 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => AXIvideo2Mat_U0_img_rows_V_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_src_cols_V_read_reg_350[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(0)
    );
\p_src_cols_V_read_reg_350[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(10)
    );
\p_src_cols_V_read_reg_350[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(11)
    );
\p_src_cols_V_read_reg_350[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(12)
    );
\p_src_cols_V_read_reg_350[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(13)
    );
\p_src_cols_V_read_reg_350[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(14)
    );
\p_src_cols_V_read_reg_350[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(15)
    );
\p_src_cols_V_read_reg_350[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(1)
    );
\p_src_cols_V_read_reg_350[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(2)
    );
\p_src_cols_V_read_reg_350[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(3)
    );
\p_src_cols_V_read_reg_350[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(4)
    );
\p_src_cols_V_read_reg_350[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(5)
    );
\p_src_cols_V_read_reg_350[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(6)
    );
\p_src_cols_V_read_reg_350[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(7)
    );
\p_src_cols_V_read_reg_350[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(8)
    );
\p_src_cols_V_read_reg_350[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_cols_V_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair146";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\gray_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[9]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg_22 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gray_cols_V_c_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg_22 : entity is "fifo_w16_d4_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg_22 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3__0\ : label is "soft_lutpair139";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\gray_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gray_cols_V_c_full_n,
      I1 => \ap_CS_fsm_reg[9]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair160";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\rgb_op_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][9]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[9]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg_15 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg_15 : entity is "fifo_w16_d5_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg_15 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair153";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\rgb_op_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[4][9]_srl5 ";
begin
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => \ap_CS_fsm_reg[9]\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\AXI_video_strm_V_data_V_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\AXI_video_strm_V_data_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\AXI_video_strm_V_data_V_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\AXI_video_strm_V_data_V_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\AXI_video_strm_V_data_V_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\AXI_video_strm_V_data_V_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\AXI_video_strm_V_data_V_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\AXI_video_strm_V_data_V_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\AXI_video_strm_V_data_V_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[1][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16 is
  port (
    p_src_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => internal_full_n_reg_0,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
m_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(7)
    );
m_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(6)
    );
m_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(5)
    );
m_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(4)
    );
m_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(3)
    );
m_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(2)
    );
m_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(1)
    );
m_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_2_V_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_17 is
  port (
    p_src_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_17 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_17 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => internal_full_n_reg_0,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(7)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(6)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(5)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(4)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(3)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(2)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(1)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_1_V_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_18 is
  port (
    p_src_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_18 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_18 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => internal_full_n_reg_0,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
p_Val2_1_reg_383_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(7)
    );
p_Val2_1_reg_383_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(6)
    );
p_Val2_1_reg_383_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(5)
    );
p_Val2_1_reg_383_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(4)
    );
p_Val2_1_reg_383_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(3)
    );
p_Val2_1_reg_383_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(2)
    );
p_Val2_1_reg_383_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(1)
    );
p_Val2_1_reg_383_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => p_src_data_stream_0_V_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    internal_full_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_i_reg_369_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_21 : entity is "fifo_w8_d2_A_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_21 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \tmp_1_i_reg_369_reg[0]\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => internal_full_n_reg(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Block_MfYi is
  port (
    start_for_Block_Mat_exit41216_U0_full_n : out STD_LOGIC;
    Block_Mat_exit41216_U0_ap_start : out STD_LOGIC;
    \mOutPtr_reg[2]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \op_stream_V_user_V_1_state_reg[1]\ : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0 : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_CvtColor_1_U0_full_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Block_MfYi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Block_MfYi is
  signal \^block_mat_exit41216_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^start_for_block_mat_exit41216_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__1\ : label is "soft_lutpair165";
begin
  Block_Mat_exit41216_U0_ap_start <= \^block_mat_exit41216_u0_ap_start\;
  start_for_Block_Mat_exit41216_U0_full_n <= \^start_for_block_mat_exit41216_u0_full_n\;
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      I2 => \^block_mat_exit41216_u0_ap_start\,
      I3 => \op_stream_V_user_V_1_state_reg[1]\,
      I4 => internal_empty_n,
      O => \internal_empty_n_i_1__12_n_0\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^block_mat_exit41216_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^start_for_block_mat_exit41216_u0_full_n\,
      I2 => ap_rst_n,
      I3 => \op_stream_V_user_V_1_state_reg[1]\,
      I4 => \^block_mat_exit41216_u0_ap_start\,
      I5 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      O => \internal_full_n_i_1__12_n_0\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^start_for_block_mat_exit41216_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__12_n_0\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__16_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => ap_start,
      I1 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I2 => \^start_for_block_mat_exit41216_u0_full_n\,
      I3 => start_once_reg,
      I4 => start_for_CvtColor_1_U0_full_n,
      O => \mOutPtr_reg[2]_0\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__12_n_0\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__16_n_0\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2__1_n_0\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoeOg is
  port (
    start_for_CvtColor_1_U0_full_n : out STD_LOGIC;
    CvtColor_1_U0_ap_start : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[3]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    Block_Mat_exit41216_U0_ap_start : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Block_Mat_exit41216_U0_full_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoeOg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoeOg is
  signal \^cvtcolor_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__5_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[3]\ : STD_LOGIC;
  signal \^start_for_cvtcolor_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__15\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair168";
begin
  CvtColor_1_U0_ap_start <= \^cvtcolor_1_u0_ap_start\;
  \mOutPtr_reg[3]\ <= \^moutptr_reg[3]\;
  start_for_CvtColor_1_U0_full_n <= \^start_for_cvtcolor_1_u0_full_n\;
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^cvtcolor_1_u0_ap_start\,
      I1 => internal_empty_n_reg_0,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \internal_full_n_i_3__5_n_0\,
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_0\,
      Q => \^cvtcolor_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDF00FFFF"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => \internal_full_n_i_3__5_n_0\,
      I2 => mOutPtr(1),
      I3 => \^start_for_cvtcolor_1_u0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__15_n_0\
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_full_n_i_3__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_0\,
      Q => \^start_for_cvtcolor_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__15_n_0\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__12_n_0\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2__1_n_0\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^moutptr_reg[3]\,
      I1 => ap_done,
      I2 => Block_Mat_exit41216_U0_ap_start,
      O => E(0)
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => ap_start,
      I1 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      I2 => \^start_for_cvtcolor_1_u0_full_n\,
      I3 => start_once_reg,
      I4 => start_for_Block_Mat_exit41216_U0_full_n,
      O => \^moutptr_reg[3]\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]\(0),
      D => \mOutPtr[0]_i_1__15_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]\(0),
      D => \mOutPtr[1]_i_1__12_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg[1]\(0),
      D => \mOutPtr[2]_i_2__1_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColog8j is
  port (
    start_for_CvtColor_U0_full_n : out STD_LOGIC;
    CvtColor_U0_ap_start : out STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    rgb_rows_V_c21_full_n : in STD_LOGIC;
    rgb_cols_V_c22_full_n : in STD_LOGIC;
    rgb_rows_V_c_empty_n : in STD_LOGIC;
    rgb_cols_V_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    rgb_cols_V_c22_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rgb_rows_V_c21_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_Mat_exit412_pr_U0_ap_idle : in STD_LOGIC;
    CvtColor_1_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_Mat_exit41216_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColog8j;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColog8j is
  signal \^axivideo2mat_u0_img_rows_v_read\ : STD_LOGIC;
  signal \^cvtcolor_u0_ap_start\ : STD_LOGIC;
  signal ap_idle_INST_0_i_2_n_0 : STD_LOGIC;
  signal ap_idle_INST_0_i_3_n_0 : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__12_n_0\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__13_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \^start_for_cvtcolor_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__6\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__16\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__2\ : label is "soft_lutpair170";
begin
  AXIvideo2Mat_U0_img_rows_V_read <= \^axivideo2mat_u0_img_rows_v_read\;
  CvtColor_U0_ap_start <= \^cvtcolor_u0_ap_start\;
  start_for_CvtColor_U0_full_n <= \^start_for_cvtcolor_u0_full_n\;
ap_idle_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_start\,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => Block_Mat_exit412_pr_U0_ap_idle,
      I3 => CvtColor_1_U0_ap_start,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => ap_idle_INST_0_i_2_n_0,
      O => ap_idle
    );
ap_idle_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => ap_idle_INST_0_i_3_n_0,
      I1 => Q(0),
      I2 => Block_Mat_exit41216_U0_ap_start,
      I3 => \ap_CS_fsm_reg[0]_0\(0),
      O => ap_idle_INST_0_i_2_n_0
    );
ap_idle_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I1 => ap_start,
      I2 => \^start_for_cvtcolor_u0_full_n\,
      I3 => start_once_reg,
      O => ap_idle_INST_0_i_3_n_0
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \internal_empty_n_i_2__12_n_0\,
      I1 => ap_rst_n,
      I2 => mOutPtr110_out_1,
      I3 => mOutPtr(2),
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__16_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_read\,
      I1 => rgb_rows_V_c21_full_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => start_once_reg,
      I1 => ap_idle_INST_0_i_3_n_0,
      I2 => \^start_for_cvtcolor_u0_full_n\,
      I3 => \^cvtcolor_u0_ap_start\,
      O => \internal_empty_n_i_2__12_n_0\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_read\,
      I1 => rgb_cols_V_c22_full_n,
      O => internal_empty_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_0\,
      Q => \^cvtcolor_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__13_n_0\,
      I1 => \internal_full_n__1\,
      I2 => \^start_for_cvtcolor_u0_full_n\,
      I3 => ap_rst_n,
      I4 => mOutPtr110_out_1,
      O => \internal_full_n_i_1__16_n_0\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7000000"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_start\,
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => CO(0),
      I3 => \^start_for_cvtcolor_u0_full_n\,
      I4 => ap_idle_INST_0_i_3_n_0,
      I5 => start_once_reg,
      O => \internal_full_n_i_2__13_n_0\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_start\,
      I1 => rgb_cols_V_c22_empty_n,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => rgb_rows_V_c21_empty_n,
      I4 => \^axivideo2mat_u0_img_rows_v_read\,
      I5 => rgb_rows_V_c21_full_n,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \^cvtcolor_u0_ap_start\,
      I1 => rgb_rows_V_c21_empty_n,
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => rgb_cols_V_c22_empty_n,
      I4 => \^axivideo2mat_u0_img_rows_v_read\,
      I5 => rgb_cols_V_c22_full_n,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_0\,
      Q => \^start_for_cvtcolor_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__16_n_0\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out_1,
      O => \mOutPtr[1]_i_1__13_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_read\,
      I1 => rgb_rows_V_c21_full_n,
      I2 => \^cvtcolor_u0_ap_start\,
      I3 => rgb_cols_V_c22_empty_n,
      I4 => \ap_CS_fsm_reg[1]\(0),
      I5 => rgb_rows_V_c21_empty_n,
      O => E(0)
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^axivideo2mat_u0_img_rows_v_read\,
      I1 => rgb_cols_V_c22_full_n,
      I2 => \^cvtcolor_u0_ap_start\,
      I3 => rgb_rows_V_c21_empty_n,
      I4 => \ap_CS_fsm_reg[1]\(0),
      I5 => rgb_cols_V_c22_empty_n,
      O => \mOutPtr_reg[1]_0\(0)
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40BF404040404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => ap_idle_INST_0_i_3_n_0,
      I2 => \^start_for_cvtcolor_u0_full_n\,
      I3 => CO(0),
      I4 => \ap_CS_fsm_reg[1]\(1),
      I5 => \^cvtcolor_u0_ap_start\,
      O => \mOutPtr[2]_i_1__5_n_0\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out_1,
      O => \mOutPtr[2]_i_2__2_n_0\
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040404040"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_CS_fsm_reg[1]\(1),
      I2 => \^cvtcolor_u0_ap_start\,
      I3 => start_once_reg,
      I4 => ap_idle_INST_0_i_3_n_0,
      I5 => \^start_for_cvtcolor_u0_full_n\,
      O => mOutPtr110_out_1
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_0\,
      D => \mOutPtr[0]_i_1__16_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_0\,
      D => \mOutPtr[1]_i_1__13_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_0\,
      D => \mOutPtr[2]_i_2__2_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
\tmp_16_reg_492[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ap_idle_INST_0_i_3_n_0,
      I1 => rgb_rows_V_c21_full_n,
      I2 => rgb_cols_V_c22_full_n,
      I3 => rgb_rows_V_c_empty_n,
      I4 => rgb_cols_V_c_empty_n,
      I5 => Q(0),
      O => \^axivideo2mat_u0_img_rows_v_read\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0\ is
  port (
    m_axi_CTRL_BUS_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.data_buf_reg[16]\ : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC;
    \pout_reg[3]\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_CTRL_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[30]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[29]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[28]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[27]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[26]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[25]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[24]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[22]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[21]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[20]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[19]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[18]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[17]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    p_28_in : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \usedw_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0\ : entity is "ultra_cv_CTRL_BUS_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal full_n_i_3_n_0 : STD_LOGIC;
  signal \^m_axi_ctrl_bus_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_0 : STD_LOGIC;
  signal mem_reg_i_11_n_0 : STD_LOGIC;
  signal mem_reg_i_12_n_0 : STD_LOGIC;
  signal mem_reg_i_13_n_0 : STD_LOGIC;
  signal mem_reg_i_14_n_0 : STD_LOGIC;
  signal mem_reg_i_9_n_0 : STD_LOGIC;
  signal mem_reg_n_68 : STD_LOGIC;
  signal mem_reg_n_69 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_0\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[4]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[5]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[6]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[7]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair179";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of mem_reg_i_2 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of mem_reg_i_3 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of mem_reg_i_6 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of mem_reg_i_7 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of mem_reg_i_8 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \usedw[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair205";
begin
  DI(5 downto 0) <= \^di\(5 downto 0);
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  beat_valid <= \^beat_valid\;
  empty_n_reg_0(16 downto 0) <= \^empty_n_reg_0\(16 downto 0);
  m_axi_CTRL_BUS_RREADY <= \^m_axi_ctrl_bus_rready\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[0]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[16]_0\,
      O => \bus_wide_gen.data_buf_reg[15]\(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[10]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[26]\,
      O => \bus_wide_gen.data_buf_reg[15]\(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[11]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[27]\,
      O => \bus_wide_gen.data_buf_reg[15]\(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[12]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[28]\,
      O => \bus_wide_gen.data_buf_reg[15]\(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[13]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[29]\,
      O => \bus_wide_gen.data_buf_reg[15]\(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[14]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[30]\,
      O => \bus_wide_gen.data_buf_reg[15]\(14)
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFCF8A"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => p_28_in,
      O => \bus_wide_gen.data_buf_reg[16]\
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[15]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      O => \bus_wide_gen.data_buf_reg[15]\(15)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[1]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[17]\,
      O => \bus_wide_gen.data_buf_reg[15]\(1)
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[2]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[18]\,
      O => \bus_wide_gen.data_buf_reg[15]\(2)
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[3]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[19]\,
      O => \bus_wide_gen.data_buf_reg[15]\(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[4]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[20]\,
      O => \bus_wide_gen.data_buf_reg[15]\(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[5]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[21]\,
      O => \bus_wide_gen.data_buf_reg[15]\(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[6]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[22]\,
      O => \bus_wide_gen.data_buf_reg[15]\(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[7]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[23]\,
      O => \bus_wide_gen.data_buf_reg[15]\(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[8]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[24]\,
      O => \bus_wide_gen.data_buf_reg[15]\(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[9]\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.data_buf_reg[25]\,
      O => \bus_wide_gen.data_buf_reg[15]\(9)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B7B733B700000000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^beat_valid\,
      I2 => \q_reg[8]\,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      I4 => rdata_ack_t,
      I5 => empty_n_reg_n_0,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_0\
    );
\dout_buf[34]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => burst_valid,
      O => \dout_buf_reg[34]_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \^empty_n_reg_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \^empty_n_reg_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \^empty_n_reg_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \^empty_n_reg_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \^empty_n_reg_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \^empty_n_reg_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \^empty_n_reg_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \^empty_n_reg_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \^empty_n_reg_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \^empty_n_reg_0\(9),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \^empty_n_reg_0\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \^empty_n_reg_0\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \^empty_n_reg_0\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \^empty_n_reg_0\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \^empty_n_reg_0\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \^empty_n_reg_0\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_0\,
      Q => \^empty_n_reg_0\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => \bus_wide_gen.last_split\,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^beat_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FFFE00"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => \^di\(4),
      I2 => \empty_n_i_3__0_n_0\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => \empty_n_i_2__0_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^di\(5),
      I3 => \^q\(0),
      I4 => \^di\(1),
      O => \empty_n_i_3__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^sr\(0)
    );
full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_0\,
      I2 => m_axi_CTRL_BUS_RVALID,
      I3 => \^m_axi_ctrl_bus_rready\,
      I4 => pop,
      O => full_n_i_1_n_0
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^di\(4),
      I1 => \^di\(5),
      I2 => \usedw_reg__0\(7),
      I3 => \usedw_reg__0\(6),
      I4 => full_n_i_3_n_0,
      O => \full_n_i_2__2_n_0\
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => \^q\(0),
      O => full_n_i_3_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^m_axi_ctrl_bus_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => D(15 downto 0),
      DINBDIN(15 downto 0) => D(31 downto 16),
      DINPADINP(1 downto 0) => m_axi_CTRL_BUS_RRESP(1 downto 0),
      DINPBDINP(1) => '1',
      DINPBDINP(0) => D(32),
      DOUTADOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTBDOUT(15 downto 0) => q_buf(31 downto 16),
      DOUTPADOUTP(1) => mem_reg_n_68,
      DOUTPADOUTP(0) => mem_reg_n_69,
      DOUTPBDOUTP(1) => NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED(1),
      DOUTPBDOUTP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_ctrl_bus_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_CTRL_BUS_RVALID,
      WEBWE(2) => m_axi_CTRL_BUS_RVALID,
      WEBWE(1) => m_axi_CTRL_BUS_RVALID,
      WEBWE(0) => m_axi_CTRL_BUS_RVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_9_n_0,
      I2 => mem_reg_i_10_n_0,
      I3 => raddr(6),
      I4 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(2),
      I5 => raddr(4),
      O => mem_reg_i_10_n_0
    );
mem_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      O => mem_reg_i_11_n_0
    );
mem_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      O => mem_reg_i_12_n_0
    );
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(3),
      I3 => raddr(2),
      I4 => mem_reg_i_14_n_0,
      O => mem_reg_i_13_n_0
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => raddr(0),
      I3 => raddr(1),
      O => mem_reg_i_14_n_0
    );
mem_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_9_n_0,
      I2 => raddr(6),
      I3 => mem_reg_i_10_n_0,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5370"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_9_n_0,
      I2 => raddr(5),
      I3 => mem_reg_i_11_n_0,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070537070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_9_n_0,
      I2 => raddr(4),
      I3 => raddr(2),
      I4 => mem_reg_i_12_n_0,
      I5 => raddr(3),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_9_n_0,
      I2 => raddr(3),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(2),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => pop,
      I1 => mem_reg_i_9_n_0,
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"447C"
    )
        port map (
      I0 => pop,
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => mem_reg_i_9_n_0,
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => mem_reg_i_9_n_0,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFBFFF3F3F3F3F"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => mem_reg_i_13_n_0,
      I2 => empty_n_reg_n_0,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \q_reg[8]\,
      I5 => \^beat_valid\,
      O => mem_reg_i_9_n_0
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => m_axi_CTRL_BUS_RVALID,
      I1 => \^m_axi_ctrl_bus_rready\,
      I2 => pop,
      O => \^di\(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => S(6)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(5),
      I1 => \usedw_reg__0\(6),
      O => S(5)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(4),
      I1 => \^di\(5),
      O => S(4)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(4),
      O => S(3)
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => S(2)
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => S(1)
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^di\(1),
      I1 => pop,
      I2 => \^m_axi_ctrl_bus_rready\,
      I3 => m_axi_CTRL_BUS_RVALID,
      O => S(0)
    );
\pout[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\(16),
      I1 => \^beat_valid\,
      O => \pout_reg[3]\
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000100"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^di\(2),
      I2 => \^di\(1),
      I3 => show_ahead_i_2_n_0,
      I4 => \^q\(0),
      I5 => pop,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^di\(4),
      I1 => \^di\(5),
      I2 => \^m_axi_ctrl_bus_rready\,
      I3 => m_axi_CTRL_BUS_RVALID,
      I4 => \usedw_reg__0\(6),
      I5 => \usedw_reg__0\(7),
      O => show_ahead_i_2_n_0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1_n_0\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^m_axi_ctrl_bus_rready\,
      I1 => m_axi_CTRL_BUS_RVALID,
      I2 => pop,
      O => \usedw[7]_i_1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[0]_0\(0),
      Q => \^di\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[0]_0\(1),
      Q => \^di\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[0]_0\(2),
      Q => \^di\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[0]_0\(3),
      Q => \^di\(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[0]_0\(4),
      Q => \^di\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[0]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[0]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_ctrl_bus_rready\,
      I1 => m_axi_CTRL_BUS_RVALID,
      O => push
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1_n_0\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1_n_0\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2_n_0\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    p_28_in : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    \dout_buf_reg[34]\ : out STD_LOGIC;
    p_21_in : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pop0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    m_axi_CTRL_BUS_ARREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout_valid_reg : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[4]\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    rreq_handling_reg_0 : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \sect_len_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_end_buf_reg[1]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_rreq_valid : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \end_addr_buf_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat__0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_i_4_n_0 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal \^p_28_in\ : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair210";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_len_buf[3]_i_4\ : label is "soft_lutpair208";
begin
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(1 downto 0) <= \^in\(1 downto 0);
  p_21_in <= \^p_21_in\;
  p_28_in <= \^p_28_in\;
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_5_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \^p_28_in\
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \^burst_valid\,
      I5 => beat_valid,
      O => \bus_wide_gen.data_buf[15]_i_5_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A450000FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => rdata_ack_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \bus_wide_gen.tail_split\,
      I4 => \bus_wide_gen.last_beat__0\,
      I5 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[7]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0B4404"
    )
        port map (
      I0 => \bus_wide_gen.tail_split\,
      I1 => \bus_wide_gen.last_beat__0\,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => rdata_ack_t,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000AA00A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => beat_valid,
      I2 => \bus_wide_gen.ready_for_data__0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \^p_28_in\,
      I5 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F02020"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I1 => m_axi_CTRL_BUS_ARREADY,
      I2 => ap_rst_n,
      I3 => invalid_len_event_reg2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_burst_ready\,
      I1 => \could_multi_bursts.sect_handling_reg_0\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => m_axi_CTRL_BUS_ARREADY,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[3]\(0),
      I1 => \could_multi_bursts.last_loop__10\,
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg[3]\(1),
      I1 => \could_multi_bursts.last_loop__10\,
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80010000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I1 => \sect_len_buf_reg[3]\(1),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I4 => \sect_len_buf[3]_i_4_n_0\,
      O => \could_multi_bursts.last_loop__10\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => ap_rst_n,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => \could_multi_bursts.last_loop__10\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => rreq_handling_reg_0,
      O => \could_multi_bursts.sect_handling_reg\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00FF00"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => data_vld_reg_n_0,
      I4 => pop0_0,
      I5 => push,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\dout_buf[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.tail_split\,
      I1 => empty_n_i_4_n_0,
      I2 => empty_n_i_3_n_0,
      I3 => Q(7),
      I4 => Q(6),
      I5 => dout_valid_reg,
      O => \dout_buf_reg[34]\
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => fifo_rreq_valid,
      O => pop0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84840084FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.last_beat__0\,
      I2 => \bus_wide_gen.tail_split\,
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      I4 => rdata_ack_t,
      I5 => \^burst_valid\,
      O => pop0_0
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => beat_valid,
      I1 => \^burst_valid\,
      I2 => Q(6),
      I3 => Q(7),
      I4 => empty_n_i_3_n_0,
      I5 => empty_n_i_4_n_0,
      O => \bus_wide_gen.last_beat__0\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Q(2),
      I1 => \q_reg_n_0_[2]\,
      I2 => Q(1),
      I3 => \q_reg_n_0_[1]\,
      O => empty_n_i_3_n_0
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => empty_n_i_4_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_i_2_n_0,
      I2 => pop0_0,
      I3 => data_vld_reg_n_0,
      I4 => \^fifo_burst_ready\,
      O => \full_n_i_1__0_n_0\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => \^fifo_burst_ready\,
      O => full_n_i_2_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_end_buf_reg[1]_0\,
      I1 => \could_multi_bursts.last_loop__10\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => pop0_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \^fifo_burst_ready\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      O => \pout[1]_i_1__1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FE000000"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_reg_n_0,
      I4 => pop0_0,
      I5 => push,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => pop0_0,
      I3 => push,
      I4 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_2__0_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_0\,
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_0\,
      D => \pout[1]_i_1__1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_0\,
      D => \pout[2]_i_2__0_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \q_reg_n_0_[0]\,
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \q_reg_n_0_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \q_reg_n_0_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \bus_wide_gen.tail_split\,
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => invalid_len_event,
      I4 => fifo_rreq_valid_buf_reg,
      O => rreq_handling_reg
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => \end_addr_buf_reg[1]\,
      I1 => CO(0),
      I2 => \^p_21_in\,
      I3 => \sect_end_buf_reg[1]_0\,
      O => \sect_end_buf_reg[1]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[4]\,
      I1 => \sect_len_buf[3]_i_4_n_0\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^p_21_in\
    );
\sect_len_buf[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \sect_len_buf_reg[3]\(1),
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      O => \sect_len_buf[3]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_rreq : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event0 : out STD_LOGIC;
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    rreq_handling_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_21_in : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_len_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0\ : entity is "ultra_cv_CTRL_BUS_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_0\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \pout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair213";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\ultra_cv_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair219";
begin
  DI(0) <= \^di\(0);
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  full_n_reg_0 <= \^full_n_reg_0\;
  next_rreq <= \^next_rreq\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \align_len_reg[31]\(0)
    );
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => rreq_handling_reg,
      I2 => CO(0),
      I3 => p_21_in,
      O => E(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => p_10_in,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => p_21_in,
      I3 => CO(0),
      I4 => rreq_handling_reg,
      O => \^next_rreq\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF7777F5FF5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__0_n_0\,
      I2 => \^next_rreq\,
      I3 => \^fifo_rreq_valid\,
      I4 => data_vld_reg_n_0,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \state_reg[0]\(0),
      I5 => \^full_n_reg_0\,
      O => \full_n_i_2__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \^di\(0),
      O => invalid_len_event0
    );
last_sect_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => Q(18),
      I1 => p_0_in0_in(0),
      I2 => Q(19),
      O => S(6)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(15),
      I2 => p_0_in0_in(0),
      I3 => Q(17),
      O => S(5)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(12),
      I2 => p_0_in0_in(0),
      I3 => Q(14),
      O => S(4)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(9),
      I2 => p_0_in0_in(0),
      I3 => Q(11),
      O => S(3)
    );
last_sect_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => p_0_in0_in(0),
      I3 => Q(8),
      O => S(2)
    );
last_sect_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => p_0_in0_in(0),
      I3 => Q(5),
      O => S(1)
    );
last_sect_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => p_0_in0_in(0),
      I3 => Q(2),
      O => S(0)
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][33]_srl5_n_0\
    );
\mem_reg[4][33]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__1_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF08000800F7FF"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^fifo_rreq_valid\,
      I2 => \^next_rreq\,
      I3 => push,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFE000000FE00"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => p_10_in,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \pout[2]_i_1__1_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => p_10_in,
      I3 => push,
      I4 => data_vld_reg_n_0,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_2_n_0\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A222AAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^fifo_rreq_valid\,
      I2 => p_21_in,
      I3 => CO(0),
      I4 => rreq_handling_reg,
      O => p_10_in
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__1_n_0\,
      D => \pout[0]_i_1__1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__1_n_0\,
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__1_n_0\,
      D => \pout[2]_i_2_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][33]_srl5_n_0\,
      Q => \^di\(0),
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => \^next_rreq\,
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => \^next_rreq\,
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => \^next_rreq\,
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => \^next_rreq\,
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => \^next_rreq\,
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => \^next_rreq\,
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => \^next_rreq\,
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => \^next_rreq\,
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => \^next_rreq\,
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => rreq_handling_reg,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => \^fifo_rreq_valid\,
      I3 => p_21_in,
      O => \sect_cnt_reg[0]\(0)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(18),
      I1 => \^next_rreq\,
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => \^next_rreq\,
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => \^next_rreq\,
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => \^next_rreq\,
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => \^next_rreq\,
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => \^next_rreq\,
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => \^next_rreq\,
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => \^next_rreq\,
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => \^next_rreq\,
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => \^next_rreq\,
      O => D(9)
    );
\sect_len_buf[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \sect_len_buf_reg[3]_0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      O => \sect_len_buf_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    m_axi_CTRL_BUS_ARREADY : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \dout_buf_reg[34]_0\ : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \q_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1\ : entity is "ultra_cv_CTRL_BUS_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1\ is
  signal \data_vld1__0\ : STD_LOGIC;
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_5_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair211";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  push <= \^push\;
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => p_10_in,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_0,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => E(0),
      I2 => \dout_buf_reg[34]\(0),
      I3 => beat_valid,
      I4 => empty_n_reg_n_0,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__1_n_0\,
      I4 => p_10_in,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(3),
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \full_n_i_2__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_CTRL_BUS_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I2 => \^fifo_rctl_ready\,
      I3 => \could_multi_bursts.sect_handling_reg\,
      I4 => fifo_burst_ready,
      O => \^push\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => p_10_in,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_0,
      I5 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^push\,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(2),
      I5 => \pout_reg__0\(1),
      O => \pout[2]_i_1__0_n_0\
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440444"
    )
        port map (
      I0 => \data_vld1__0\,
      I1 => p_10_in,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \^fifo_rctl_ready\,
      I4 => data_vld_reg_n_0,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFAE0051"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout[3]_i_5_n_0\,
      I2 => p_10_in,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(3),
      I5 => \pout_reg__0\(2),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(1),
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \data_vld1__0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C0C0C0C4C0C0C0C"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I1 => data_vld_reg_n_0,
      I2 => empty_n_reg_n_0,
      I3 => \dout_buf_reg[34]_0\,
      I4 => \bus_wide_gen.ready_for_data__0\,
      I5 => \q_reg[8]\,
      O => p_10_in
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008000000000"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => \^fifo_rctl_ready\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg\,
      I4 => m_axi_CTRL_BUS_ARREADY,
      I5 => data_vld_reg_n_0,
      O => \pout[3]_i_5_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1__0_n_0\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice is
  port (
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice is
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \state__0\(0),
      R => SS(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice_11 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    ap_reg_ioackin_m_axi_rxc_ARREADY_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice_11 : entity is "ultra_cv_CTRL_BUS_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300C300C300C3E02"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => full_n_reg,
      I4 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      I5 => ap_reg_ioackin_m_axi_rxc_ARREADY_reg,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[0]_0\(0),
      Q => \^out\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^out\(1),
      R => SR(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF0FE00FFFF"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      I1 => ap_reg_ioackin_m_axi_rxc_ARREADY_reg,
      I2 => full_n_reg,
      I3 => \^s_ready_t_reg_0\,
      I4 => \^out\(1),
      I5 => \^out\(0),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF02020000"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      I2 => ap_reg_ioackin_m_axi_rxc_ARREADY_reg,
      I3 => full_n_reg,
      I4 => state(1),
      I5 => \^q\(0),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDF5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => full_n_reg,
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => start_once_reg_reg,
      I5 => ap_reg_ioackin_m_axi_rxc_ARREADY_reg,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \c_reg_171_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[31]_0\ : out STD_LOGIC;
    \r_reg_164_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    p_28_in : in STD_LOGIC;
    Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0\ : entity is "ultra_cv_CTRL_BUS_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0\ is
  signal \^bus_wide_gen.data_buf_reg[31]\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \bus_wide_gen.rdata_valid_t_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \r_reg_164[15]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \state[1]_i_1__0\ : label is "soft_lutpair225";
begin
  \bus_wide_gen.data_buf_reg[31]\ <= \^bus_wide_gen.data_buf_reg[31]\;
  rdata_ack_t <= \^rdata_ack_t\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002AA03FF0000"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^state_reg[0]_0\(0),
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51515100"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \^rdata_ack_t\,
      I3 => beat_valid,
      I4 => p_28_in,
      O => \^bus_wide_gen.data_buf_reg[31]\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CFCFCF8A"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_ack_t\,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I4 => p_28_in,
      I5 => \^bus_wide_gen.data_buf_reg[31]\,
      O => \bus_wide_gen.data_buf_reg[31]_0\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDD8C"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \^rdata_ack_t\,
      I3 => beat_valid,
      I4 => p_28_in,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.split_cnt_buf[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.ready_for_data__0\
    );
\c_reg_171[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => Q(1),
      O => \c_reg_171_reg[15]\(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A800FC00AAAA"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^state_reg[0]_0\(0),
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(15),
      O => \data_p1[15]_i_2_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[15]\(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_2_n_0\,
      Q => \r_reg_164_reg[15]\(15),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \r_reg_164_reg[15]\(9),
      R => '0'
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => \^rdata_ack_t\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[15]\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\r_reg_164[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => Q(0),
      O => E(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I1 => Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY,
      I2 => \^rdata_ack_t\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFFFFF88880000"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => state(1),
      I5 => \^state_reg[0]_0\(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFFEFF"
    )
        port map (
      I0 => state(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^state_reg[0]_0\(0),
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud_DSP48_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud_DSP48_1 is
  signal m_n_100 : STD_LOGIC;
  signal m_n_101 : STD_LOGIC;
  signal m_n_102 : STD_LOGIC;
  signal m_n_103 : STD_LOGIC;
  signal m_n_104 : STD_LOGIC;
  signal m_n_105 : STD_LOGIC;
  signal m_n_77 : STD_LOGIC;
  signal m_n_78 : STD_LOGIC;
  signal m_n_79 : STD_LOGIC;
  signal m_n_80 : STD_LOGIC;
  signal m_n_81 : STD_LOGIC;
  signal m_n_82 : STD_LOGIC;
  signal m_n_83 : STD_LOGIC;
  signal m_n_84 : STD_LOGIC;
  signal m_n_85 : STD_LOGIC;
  signal m_n_86 : STD_LOGIC;
  signal m_n_87 : STD_LOGIC;
  signal m_n_88 : STD_LOGIC;
  signal m_n_89 : STD_LOGIC;
  signal m_n_90 : STD_LOGIC;
  signal m_n_91 : STD_LOGIC;
  signal m_n_92 : STD_LOGIC;
  signal m_n_93 : STD_LOGIC;
  signal m_n_94 : STD_LOGIC;
  signal m_n_95 : STD_LOGIC;
  signal m_n_96 : STD_LOGIC;
  signal m_n_97 : STD_LOGIC;
  signal m_n_98 : STD_LOGIC;
  signal m_n_99 : STD_LOGIC;
  signal NLW_m_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_m_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of m : label is "{SYNTH-13 {cell *THIS*}}";
begin
m: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000001110100101111000110",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_m_P_UNCONNECTED(47 downto 29),
      P(28) => m_n_77,
      P(27) => m_n_78,
      P(26) => m_n_79,
      P(25) => m_n_80,
      P(24) => m_n_81,
      P(23) => m_n_82,
      P(22) => m_n_83,
      P(21) => m_n_84,
      P(20) => m_n_85,
      P(19) => m_n_86,
      P(18) => m_n_87,
      P(17) => m_n_88,
      P(16) => m_n_89,
      P(15) => m_n_90,
      P(14) => m_n_91,
      P(13) => m_n_92,
      P(12) => m_n_93,
      P(11) => m_n_94,
      P(10) => m_n_95,
      P(9) => m_n_96,
      P(8) => m_n_97,
      P(7) => m_n_98,
      P(6) => m_n_99,
      P(5) => m_n_100,
      P(4) => m_n_101,
      P(3) => m_n_102,
      P(2) => m_n_103,
      P(1) => m_n_104,
      P(0) => m_n_105,
      PATTERNBDETECT => NLW_m_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe_DSP48_2 is
  port (
    \j_i_reg_208_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_1_i_reg_369 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    rgb_data_stream_1_V_empty_n : in STD_LOGIC;
    rgb_data_stream_2_V_empty_n : in STD_LOGIC;
    rgb_data_stream_0_V_empty_n : in STD_LOGIC;
    gray_data_stream_0_s_full_n : in STD_LOGIC;
    tmp_1_i_reg_369_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe_DSP48_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe_DSP48_2 is
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal grp_fu_339_p3 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \^j_i_reg_208_reg[0]\ : STD_LOGIC;
  signal p_Val2_3_fu_263_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_85 : STD_LOGIC;
  signal p_n_86 : STD_LOGIC;
  signal p_n_87 : STD_LOGIC;
  signal p_n_88 : STD_LOGIC;
  signal p_n_89 : STD_LOGIC;
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal p_n_92 : STD_LOGIC;
  signal p_n_93 : STD_LOGIC;
  signal p_n_94 : STD_LOGIC;
  signal p_n_95 : STD_LOGIC;
  signal p_n_96 : STD_LOGIC;
  signal p_n_97 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal tmp_14_reg_3780 : STD_LOGIC;
  signal tmp_8_i_i_i_i_fu_279_p1 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_RnM_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2__2\ : label is "soft_lutpair129";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  \j_i_reg_208_reg[0]\ <= \^j_i_reg_208_reg[0]\;
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5AA55AA55AA55AA"
    )
        port map (
      I0 => tmp_8_i_i_i_i_fu_279_p1,
      I1 => \SRL_SIG[0][3]_i_2_n_0\,
      I2 => p_Val2_3_fu_263_p4(1),
      I3 => p_Val2_3_fu_263_p4(0),
      I4 => p_Val2_3_fu_263_p4(3),
      I5 => p_Val2_3_fu_263_p4(2),
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555AAAAAAAAAAAA"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(1),
      I1 => \SRL_SIG[0][3]_i_2_n_0\,
      I2 => p_Val2_3_fu_263_p4(3),
      I3 => p_Val2_3_fu_263_p4(2),
      I4 => p_Val2_3_fu_263_p4(0),
      I5 => tmp_8_i_i_i_i_fu_279_p1,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(2),
      I1 => p_Val2_3_fu_263_p4(0),
      I2 => tmp_8_i_i_i_i_fu_279_p1,
      I3 => p_Val2_3_fu_263_p4(1),
      I4 => \SRL_SIG[0][3]_i_2_n_0\,
      I5 => p_Val2_3_fu_263_p4(3),
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(3),
      I1 => p_Val2_3_fu_263_p4(1),
      I2 => tmp_8_i_i_i_i_fu_279_p1,
      I3 => p_Val2_3_fu_263_p4(0),
      I4 => p_Val2_3_fu_263_p4(2),
      I5 => \SRL_SIG[0][3]_i_2_n_0\,
      O => D(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_fu_339_p3(29),
      I1 => p_Val2_3_fu_263_p4(6),
      I2 => p_Val2_3_fu_263_p4(5),
      I3 => p_Val2_3_fu_263_p4(4),
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9999999"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(4),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => grp_fu_339_p3(29),
      I3 => p_Val2_3_fu_263_p4(6),
      I4 => p_Val2_3_fu_263_p4(5),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA9A9A9A"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(5),
      I1 => \SRL_SIG[0][7]_i_3_n_0\,
      I2 => p_Val2_3_fu_263_p4(4),
      I3 => p_Val2_3_fu_263_p4(6),
      I4 => grp_fu_339_p3(29),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAAA6A"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(6),
      I1 => p_Val2_3_fu_263_p4(5),
      I2 => p_Val2_3_fu_263_p4(4),
      I3 => \SRL_SIG[0][7]_i_3_n_0\,
      I4 => grp_fu_339_p3(29),
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(5),
      I1 => p_Val2_3_fu_263_p4(4),
      I2 => \SRL_SIG[0][7]_i_3_n_0\,
      I3 => p_Val2_3_fu_263_p4(6),
      I4 => grp_fu_339_p3(29),
      O => D(7)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_Val2_3_fu_263_p4(2),
      I1 => p_Val2_3_fu_263_p4(0),
      I2 => tmp_8_i_i_i_i_fu_279_p1,
      I3 => p_Val2_3_fu_263_p4(1),
      I4 => p_Val2_3_fu_263_p4(3),
      O => \SRL_SIG[0][7]_i_3_n_0\
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => gray_data_stream_0_s_full_n,
      I1 => tmp_1_i_reg_369_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg,
      O => \^ap_cs_fsm_reg[3]\
    );
p_RnM: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000001001011001000101101000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 29) => B"0000000000000000000",
      C(28 downto 0) => P(28 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => tmp_14_reg_3780,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_RnM_P_UNCONNECTED(47 downto 30),
      P(29) => grp_fu_339_p3(29),
      P(28 downto 22) => p_Val2_3_fu_263_p4(6 downto 0),
      P(21) => tmp_8_i_i_i_i_fu_279_p1,
      P(20) => p_n_85,
      P(19) => p_n_86,
      P(18) => p_n_87,
      P(17) => p_n_88,
      P(16) => p_n_89,
      P(15) => p_n_90,
      P(14) => p_n_91,
      P(13) => p_n_92,
      P(12) => p_n_93,
      P(11) => p_n_94,
      P(10) => p_n_95,
      P(9) => p_n_96,
      P(8) => p_n_97,
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_RnM_XOROUT_UNCONNECTED(7 downto 0)
    );
p_Val2_1_reg_383_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => tmp_1_i_reg_369,
      I3 => rgb_data_stream_1_V_empty_n,
      I4 => rgb_data_stream_2_V_empty_n,
      I5 => rgb_data_stream_0_V_empty_n,
      O => \^j_i_reg_208_reg[0]\
    );
p_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tmp_1_i_reg_369,
      I1 => \^j_i_reg_208_reg[0]\,
      I2 => Q(0),
      O => tmp_14_reg_3780
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit41216_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXI_video_strm_V_data_V_1_sel_wr037_out : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    Block_Mat_exit41216_U0_rgb_op_cols_V_read : out STD_LOGIC;
    op_stream_TVALID : out STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    op_stream_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    op_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    rgb_op_data_stream_0_empty_n : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    rgb_op_data_stream_1_empty_n : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    rgb_op_data_stream_2_empty_n : in STD_LOGIC;
    Block_Mat_exit41216_U0_ap_start : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    rgb_op_cols_V_c_empty_n : in STD_LOGIC;
    rgb_op_rows_V_c_empty_n : in STD_LOGIC;
    op_stream_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    if_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \r_reg_164_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit41216_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit41216_s is
  signal \^block_mat_exit41216_u0_rgb_op_cols_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_1__4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_done_INST_0_i_1_n_0 : STD_LOGIC;
  signal \cnt_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^count\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \count[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \count[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_ap_start_reg : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_10 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_11 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_12 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_13 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_21 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_22 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_23 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_24 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_25 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_26 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_27 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_28 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_5 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_6 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_7 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_8 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_n_9 : STD_LOGIC;
  signal grp_Mat2AXIvideo_fu_133_op_stream_TDATA : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^op_stream_tvalid\ : STD_LOGIC;
  signal op_stream_V_data_V_1_ack_in : STD_LOGIC;
  signal op_stream_V_data_V_1_load_A : STD_LOGIC;
  signal op_stream_V_data_V_1_load_B : STD_LOGIC;
  signal op_stream_V_data_V_1_payload_A : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal op_stream_V_data_V_1_payload_B : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal op_stream_V_data_V_1_sel : STD_LOGIC;
  signal op_stream_V_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal op_stream_V_data_V_1_sel_wr : STD_LOGIC;
  signal op_stream_V_data_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \op_stream_V_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal op_stream_V_dest_V_1_ack_in : STD_LOGIC;
  signal op_stream_V_dest_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal op_stream_V_id_V_1_ack_in : STD_LOGIC;
  signal op_stream_V_id_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \op_stream_V_id_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal op_stream_V_keep_V_1_ack_in : STD_LOGIC;
  signal op_stream_V_keep_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \op_stream_V_keep_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal op_stream_V_last_V_1_ack_in : STD_LOGIC;
  signal op_stream_V_last_V_1_payload_A : STD_LOGIC;
  signal op_stream_V_last_V_1_payload_B : STD_LOGIC;
  signal op_stream_V_last_V_1_sel : STD_LOGIC;
  signal op_stream_V_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal op_stream_V_last_V_1_sel_wr : STD_LOGIC;
  signal op_stream_V_last_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \op_stream_V_last_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal op_stream_V_strb_V_1_ack_in : STD_LOGIC;
  signal op_stream_V_strb_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \op_stream_V_strb_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal op_stream_V_user_V_1_ack_in : STD_LOGIC;
  signal op_stream_V_user_V_1_payload_A : STD_LOGIC;
  signal op_stream_V_user_V_1_payload_B : STD_LOGIC;
  signal op_stream_V_user_V_1_sel : STD_LOGIC;
  signal op_stream_V_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal op_stream_V_user_V_1_sel_wr : STD_LOGIC;
  signal op_stream_V_user_V_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \op_stream_V_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal rgb_op_cols_V_read_reg_183 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rgb_op_rows_V_read_reg_178 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[11]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count[12]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \count[13]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count[14]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count[1]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count[2]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count[3]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count[4]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count[6]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \count[7]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \count[8]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count[9]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \op_stream_TDATA[0]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \op_stream_TDATA[10]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \op_stream_TDATA[11]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \op_stream_TDATA[12]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \op_stream_TDATA[13]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \op_stream_TDATA[14]_INST_0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \op_stream_TDATA[15]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \op_stream_TDATA[16]_INST_0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \op_stream_TDATA[17]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \op_stream_TDATA[18]_INST_0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \op_stream_TDATA[19]_INST_0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \op_stream_TDATA[1]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \op_stream_TDATA[20]_INST_0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \op_stream_TDATA[21]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \op_stream_TDATA[22]_INST_0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \op_stream_TDATA[2]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \op_stream_TDATA[3]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \op_stream_TDATA[4]_INST_0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \op_stream_TDATA[5]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \op_stream_TDATA[6]_INST_0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \op_stream_TDATA[7]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \op_stream_TDATA[8]_INST_0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \op_stream_TDATA[9]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of op_stream_V_data_V_1_sel_rd_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of op_stream_V_last_V_1_sel_rd_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of op_stream_V_user_V_1_sel_rd_i_1 : label is "soft_lutpair102";
begin
  Block_Mat_exit41216_U0_rgb_op_cols_V_read <= \^block_mat_exit41216_u0_rgb_op_cols_v_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_done <= \^ap_done\;
  count(15 downto 0) <= \^count\(15 downto 0);
  op_stream_TVALID <= \^op_stream_tvalid\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEEEEE"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \^q\(0),
      I2 => rgb_op_cols_V_c_empty_n,
      I3 => Block_Mat_exit41216_U0_ap_start,
      I4 => rgb_op_rows_V_c_empty_n,
      I5 => \^q\(1),
      O => \ap_CS_fsm[0]_i_1__4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__4_n_0\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_6,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_5,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
ap_done_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => op_stream_V_user_V_1_ack_in,
      I1 => op_stream_V_keep_V_1_ack_in,
      I2 => op_stream_V_data_V_1_ack_in,
      I3 => ap_CS_fsm_state3,
      I4 => ap_done_INST_0_i_1_n_0,
      O => \^ap_done\
    );
ap_done_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => op_stream_V_last_V_1_ack_in,
      I1 => op_stream_V_id_V_1_ack_in,
      I2 => op_stream_V_strb_V_1_ack_in,
      I3 => op_stream_V_dest_V_1_ack_in,
      O => ap_done_INST_0_i_1_n_0
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(0),
      Q => \cnt_reg__0\(0),
      R => '0'
    );
\cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(10),
      Q => \cnt_reg__0\(10),
      R => '0'
    );
\cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(11),
      Q => \cnt_reg__0\(11),
      R => '0'
    );
\cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(12),
      Q => \cnt_reg__0\(12),
      R => '0'
    );
\cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(13),
      Q => \cnt_reg__0\(13),
      R => '0'
    );
\cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(14),
      Q => \cnt_reg__0\(14),
      R => '0'
    );
\cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(15),
      Q => \cnt_reg__0\(15),
      R => '0'
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(1),
      Q => \cnt_reg__0\(1),
      R => '0'
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(2),
      Q => \cnt_reg__0\(2),
      R => '0'
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(3),
      Q => \cnt_reg__0\(3),
      R => '0'
    );
\cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(4),
      Q => \cnt_reg__0\(4),
      R => '0'
    );
\cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(5),
      Q => \cnt_reg__0\(5),
      R => '0'
    );
\cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(6),
      Q => \cnt_reg__0\(6),
      R => '0'
    );
\cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(7),
      Q => \cnt_reg__0\(7),
      R => '0'
    );
\cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(8),
      Q => \cnt_reg__0\(8),
      R => '0'
    );
\cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_done\,
      D => \^count\(9),
      Q => \cnt_reg__0\(9),
      R => '0'
    );
\count[0]_INST_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_reg__0\(0),
      O => \^count\(0)
    );
\count[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \cnt_reg__0\(8),
      I1 => \cnt_reg__0\(6),
      I2 => \count[10]_INST_0_i_1_n_0\,
      I3 => \cnt_reg__0\(7),
      I4 => \cnt_reg__0\(9),
      I5 => \cnt_reg__0\(10),
      O => \^count\(10)
    );
\count[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cnt_reg__0\(4),
      I1 => \cnt_reg__0\(2),
      I2 => \cnt_reg__0\(0),
      I3 => \cnt_reg__0\(1),
      I4 => \cnt_reg__0\(3),
      I5 => \cnt_reg__0\(5),
      O => \count[10]_INST_0_i_1_n_0\
    );
\count[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_reg__0\(11),
      I1 => \count[15]_INST_0_i_1_n_0\,
      O => \^count\(11)
    );
\count[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_reg__0\(12),
      I1 => \count[15]_INST_0_i_1_n_0\,
      I2 => \cnt_reg__0\(11),
      O => \^count\(12)
    );
\count[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_reg__0\(13),
      I1 => \cnt_reg__0\(11),
      I2 => \count[15]_INST_0_i_1_n_0\,
      I3 => \cnt_reg__0\(12),
      O => \^count\(13)
    );
\count[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_reg__0\(14),
      I1 => \cnt_reg__0\(12),
      I2 => \count[15]_INST_0_i_1_n_0\,
      I3 => \cnt_reg__0\(11),
      I4 => \cnt_reg__0\(13),
      O => \^count\(14)
    );
\count[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_reg__0\(15),
      I1 => \cnt_reg__0\(13),
      I2 => \cnt_reg__0\(11),
      I3 => \count[15]_INST_0_i_1_n_0\,
      I4 => \cnt_reg__0\(12),
      I5 => \cnt_reg__0\(14),
      O => \^count\(15)
    );
\count[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \cnt_reg__0\(10),
      I1 => \cnt_reg__0\(9),
      I2 => \cnt_reg__0\(7),
      I3 => \count[10]_INST_0_i_1_n_0\,
      I4 => \cnt_reg__0\(6),
      I5 => \cnt_reg__0\(8),
      O => \count[15]_INST_0_i_1_n_0\
    );
\count[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_reg__0\(0),
      I1 => \cnt_reg__0\(1),
      O => \^count\(1)
    );
\count[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_reg__0\(2),
      I1 => \cnt_reg__0\(0),
      I2 => \cnt_reg__0\(1),
      O => \^count\(2)
    );
\count[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \cnt_reg__0\(3),
      I1 => \cnt_reg__0\(1),
      I2 => \cnt_reg__0\(0),
      I3 => \cnt_reg__0\(2),
      O => \^count\(3)
    );
\count[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \cnt_reg__0\(4),
      I1 => \cnt_reg__0\(2),
      I2 => \cnt_reg__0\(0),
      I3 => \cnt_reg__0\(1),
      I4 => \cnt_reg__0\(3),
      O => \^count\(4)
    );
\count[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \cnt_reg__0\(5),
      I1 => \cnt_reg__0\(3),
      I2 => \cnt_reg__0\(1),
      I3 => \cnt_reg__0\(0),
      I4 => \cnt_reg__0\(2),
      I5 => \cnt_reg__0\(4),
      O => \^count\(5)
    );
\count[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cnt_reg__0\(6),
      I1 => \count[10]_INST_0_i_1_n_0\,
      O => \^count\(6)
    );
\count[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \cnt_reg__0\(7),
      I1 => \count[10]_INST_0_i_1_n_0\,
      I2 => \cnt_reg__0\(6),
      O => \^count\(7)
    );
\count[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \cnt_reg__0\(8),
      I1 => \cnt_reg__0\(6),
      I2 => \count[10]_INST_0_i_1_n_0\,
      I3 => \cnt_reg__0\(7),
      O => \^count\(8)
    );
\count[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \cnt_reg__0\(9),
      I1 => \cnt_reg__0\(7),
      I2 => \count[10]_INST_0_i_1_n_0\,
      I3 => \cnt_reg__0\(6),
      I4 => \cnt_reg__0\(8),
      O => \^count\(9)
    );
grp_Mat2AXIvideo_fu_133: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
     port map (
      AXI_video_strm_V_data_V_1_sel_wr_reg_0 => AXI_video_strm_V_data_V_1_sel_wr037_out,
      Block_Mat_exit41216_U0_ap_start => Block_Mat_exit41216_U0_ap_start,
      D(1) => grp_Mat2AXIvideo_fu_133_n_5,
      D(0) => grp_Mat2AXIvideo_fu_133_n_6,
      E(0) => E(0),
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[1][7]\(23 downto 0) => D(23 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Mat2AXIvideo_fu_133_ap_start_reg => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      grp_Mat2AXIvideo_fu_133_ap_start_reg_reg => grp_Mat2AXIvideo_fu_133_n_25,
      internal_full_n_reg => internal_full_n_reg,
      \mOutPtr_reg[1]\(0) => \mOutPtr_reg[1]\(0),
      \mOutPtr_reg[1]_0\(0) => \mOutPtr_reg[1]_0\(0),
      op_stream_TREADY => op_stream_TREADY,
      op_stream_TVALID => \^op_stream_tvalid\,
      op_stream_V_data_V_1_ack_in => op_stream_V_data_V_1_ack_in,
      \op_stream_V_data_V_1_payload_B_reg[23]\(23 downto 0) => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(23 downto 0),
      op_stream_V_data_V_1_sel_wr => op_stream_V_data_V_1_sel_wr,
      op_stream_V_data_V_1_sel_wr_reg => grp_Mat2AXIvideo_fu_133_n_26,
      op_stream_V_data_V_1_state(0) => op_stream_V_data_V_1_state(1),
      \op_stream_V_data_V_1_state_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_11,
      \op_stream_V_data_V_1_state_reg[0]_0\ => \op_stream_V_data_V_1_state_reg_n_0_[0]\,
      op_stream_V_dest_V_1_ack_in => op_stream_V_dest_V_1_ack_in,
      op_stream_V_dest_V_1_state(0) => op_stream_V_dest_V_1_state(1),
      \op_stream_V_dest_V_1_state_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_7,
      op_stream_V_id_V_1_ack_in => op_stream_V_id_V_1_ack_in,
      op_stream_V_id_V_1_state(0) => op_stream_V_id_V_1_state(1),
      \op_stream_V_id_V_1_state_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_8,
      \op_stream_V_id_V_1_state_reg[0]_0\ => \op_stream_V_id_V_1_state_reg_n_0_[0]\,
      op_stream_V_keep_V_1_ack_in => op_stream_V_keep_V_1_ack_in,
      op_stream_V_keep_V_1_state(0) => op_stream_V_keep_V_1_state(1),
      \op_stream_V_keep_V_1_state_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_10,
      \op_stream_V_keep_V_1_state_reg[0]_0\ => \op_stream_V_keep_V_1_state_reg_n_0_[0]\,
      op_stream_V_last_V_1_ack_in => op_stream_V_last_V_1_ack_in,
      op_stream_V_last_V_1_payload_A => op_stream_V_last_V_1_payload_A,
      \op_stream_V_last_V_1_payload_A_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_23,
      op_stream_V_last_V_1_payload_B => op_stream_V_last_V_1_payload_B,
      \op_stream_V_last_V_1_payload_B_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_24,
      op_stream_V_last_V_1_sel_wr => op_stream_V_last_V_1_sel_wr,
      op_stream_V_last_V_1_sel_wr_reg => grp_Mat2AXIvideo_fu_133_n_28,
      op_stream_V_last_V_1_state(0) => op_stream_V_last_V_1_state(1),
      \op_stream_V_last_V_1_state_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_13,
      \op_stream_V_last_V_1_state_reg[0]_0\ => \op_stream_V_last_V_1_state_reg_n_0_[0]\,
      op_stream_V_strb_V_1_ack_in => op_stream_V_strb_V_1_ack_in,
      op_stream_V_strb_V_1_state(0) => op_stream_V_strb_V_1_state(1),
      \op_stream_V_strb_V_1_state_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_9,
      \op_stream_V_strb_V_1_state_reg[0]_0\ => \op_stream_V_strb_V_1_state_reg_n_0_[0]\,
      op_stream_V_user_V_1_ack_in => op_stream_V_user_V_1_ack_in,
      op_stream_V_user_V_1_payload_A => op_stream_V_user_V_1_payload_A,
      \op_stream_V_user_V_1_payload_A_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_21,
      op_stream_V_user_V_1_payload_B => op_stream_V_user_V_1_payload_B,
      \op_stream_V_user_V_1_payload_B_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_22,
      op_stream_V_user_V_1_sel_wr => op_stream_V_user_V_1_sel_wr,
      op_stream_V_user_V_1_sel_wr_reg => grp_Mat2AXIvideo_fu_133_n_27,
      op_stream_V_user_V_1_state(0) => op_stream_V_user_V_1_state(1),
      \op_stream_V_user_V_1_state_reg[0]\ => grp_Mat2AXIvideo_fu_133_n_12,
      \op_stream_V_user_V_1_state_reg[0]_0\ => \op_stream_V_user_V_1_state_reg_n_0_[0]\,
      \op_stream_V_user_V_1_state_reg[1]\(0) => \^ap_done\,
      rgb_op_cols_V_c_empty_n => rgb_op_cols_V_c_empty_n,
      \rgb_op_cols_V_read_reg_183_reg[11]\(11 downto 0) => rgb_op_cols_V_read_reg_183(11 downto 0),
      rgb_op_data_stream_0_empty_n => rgb_op_data_stream_0_empty_n,
      rgb_op_data_stream_1_empty_n => rgb_op_data_stream_1_empty_n,
      rgb_op_data_stream_2_empty_n => rgb_op_data_stream_2_empty_n,
      rgb_op_rows_V_c_empty_n => rgb_op_rows_V_c_empty_n,
      \rgb_op_rows_V_read_reg_178_reg[11]\(11 downto 0) => rgb_op_rows_V_read_reg_178(11 downto 0),
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_0,
      shiftReg_ce_1 => shiftReg_ce_1
    );
grp_Mat2AXIvideo_fu_133_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_25,
      Q => grp_Mat2AXIvideo_fu_133_ap_start_reg,
      R => ap_rst_n_inv
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_done\,
      I1 => Block_Mat_exit41216_U0_ap_start,
      I2 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      O => mOutPtr110_out
    );
\op_stream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(0),
      I1 => op_stream_V_data_V_1_payload_A(0),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(0)
    );
\op_stream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(10),
      I1 => op_stream_V_data_V_1_payload_A(10),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(10)
    );
\op_stream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(11),
      I1 => op_stream_V_data_V_1_payload_A(11),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(11)
    );
\op_stream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(12),
      I1 => op_stream_V_data_V_1_payload_A(12),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(12)
    );
\op_stream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(13),
      I1 => op_stream_V_data_V_1_payload_A(13),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(13)
    );
\op_stream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(14),
      I1 => op_stream_V_data_V_1_payload_A(14),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(14)
    );
\op_stream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(15),
      I1 => op_stream_V_data_V_1_payload_A(15),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(15)
    );
\op_stream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(16),
      I1 => op_stream_V_data_V_1_payload_A(16),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(16)
    );
\op_stream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(17),
      I1 => op_stream_V_data_V_1_payload_A(17),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(17)
    );
\op_stream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(18),
      I1 => op_stream_V_data_V_1_payload_A(18),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(18)
    );
\op_stream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(19),
      I1 => op_stream_V_data_V_1_payload_A(19),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(19)
    );
\op_stream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(1),
      I1 => op_stream_V_data_V_1_payload_A(1),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(1)
    );
\op_stream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(20),
      I1 => op_stream_V_data_V_1_payload_A(20),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(20)
    );
\op_stream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(21),
      I1 => op_stream_V_data_V_1_payload_A(21),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(21)
    );
\op_stream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(22),
      I1 => op_stream_V_data_V_1_payload_A(22),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(22)
    );
\op_stream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(23),
      I1 => op_stream_V_data_V_1_payload_A(23),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(23)
    );
\op_stream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(2),
      I1 => op_stream_V_data_V_1_payload_A(2),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(2)
    );
\op_stream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(3),
      I1 => op_stream_V_data_V_1_payload_A(3),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(3)
    );
\op_stream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(4),
      I1 => op_stream_V_data_V_1_payload_A(4),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(4)
    );
\op_stream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(5),
      I1 => op_stream_V_data_V_1_payload_A(5),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(5)
    );
\op_stream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(6),
      I1 => op_stream_V_data_V_1_payload_A(6),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(6)
    );
\op_stream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(7),
      I1 => op_stream_V_data_V_1_payload_A(7),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(7)
    );
\op_stream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(8),
      I1 => op_stream_V_data_V_1_payload_A(8),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(8)
    );
\op_stream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => op_stream_V_data_V_1_payload_B(9),
      I1 => op_stream_V_data_V_1_payload_A(9),
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_TDATA(9)
    );
\op_stream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => op_stream_V_last_V_1_payload_B,
      I1 => op_stream_V_last_V_1_sel,
      I2 => op_stream_V_last_V_1_payload_A,
      O => op_stream_TLAST(0)
    );
\op_stream_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => op_stream_V_user_V_1_payload_B,
      I1 => op_stream_V_user_V_1_sel,
      I2 => op_stream_V_user_V_1_payload_A,
      O => op_stream_TUSER(0)
    );
\op_stream_V_data_V_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => op_stream_V_data_V_1_sel_wr,
      I1 => op_stream_V_data_V_1_ack_in,
      I2 => \op_stream_V_data_V_1_state_reg_n_0_[0]\,
      O => op_stream_V_data_V_1_load_A
    );
\op_stream_V_data_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(0),
      Q => op_stream_V_data_V_1_payload_A(0),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(10),
      Q => op_stream_V_data_V_1_payload_A(10),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(11),
      Q => op_stream_V_data_V_1_payload_A(11),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(12),
      Q => op_stream_V_data_V_1_payload_A(12),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(13),
      Q => op_stream_V_data_V_1_payload_A(13),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(14),
      Q => op_stream_V_data_V_1_payload_A(14),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(15),
      Q => op_stream_V_data_V_1_payload_A(15),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(16),
      Q => op_stream_V_data_V_1_payload_A(16),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(17),
      Q => op_stream_V_data_V_1_payload_A(17),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(18),
      Q => op_stream_V_data_V_1_payload_A(18),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(19),
      Q => op_stream_V_data_V_1_payload_A(19),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(1),
      Q => op_stream_V_data_V_1_payload_A(1),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(20),
      Q => op_stream_V_data_V_1_payload_A(20),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(21),
      Q => op_stream_V_data_V_1_payload_A(21),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(22),
      Q => op_stream_V_data_V_1_payload_A(22),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(23),
      Q => op_stream_V_data_V_1_payload_A(23),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(2),
      Q => op_stream_V_data_V_1_payload_A(2),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(3),
      Q => op_stream_V_data_V_1_payload_A(3),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(4),
      Q => op_stream_V_data_V_1_payload_A(4),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(5),
      Q => op_stream_V_data_V_1_payload_A(5),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(6),
      Q => op_stream_V_data_V_1_payload_A(6),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(7),
      Q => op_stream_V_data_V_1_payload_A(7),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(8),
      Q => op_stream_V_data_V_1_payload_A(8),
      R => '0'
    );
\op_stream_V_data_V_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_A,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(9),
      Q => op_stream_V_data_V_1_payload_A(9),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => op_stream_V_data_V_1_sel_wr,
      I1 => op_stream_V_data_V_1_ack_in,
      I2 => \op_stream_V_data_V_1_state_reg_n_0_[0]\,
      O => op_stream_V_data_V_1_load_B
    );
\op_stream_V_data_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(0),
      Q => op_stream_V_data_V_1_payload_B(0),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(10),
      Q => op_stream_V_data_V_1_payload_B(10),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(11),
      Q => op_stream_V_data_V_1_payload_B(11),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(12),
      Q => op_stream_V_data_V_1_payload_B(12),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(13),
      Q => op_stream_V_data_V_1_payload_B(13),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(14),
      Q => op_stream_V_data_V_1_payload_B(14),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(15),
      Q => op_stream_V_data_V_1_payload_B(15),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(16),
      Q => op_stream_V_data_V_1_payload_B(16),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(17),
      Q => op_stream_V_data_V_1_payload_B(17),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(18),
      Q => op_stream_V_data_V_1_payload_B(18),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(19),
      Q => op_stream_V_data_V_1_payload_B(19),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(1),
      Q => op_stream_V_data_V_1_payload_B(1),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(20),
      Q => op_stream_V_data_V_1_payload_B(20),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(21),
      Q => op_stream_V_data_V_1_payload_B(21),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(22),
      Q => op_stream_V_data_V_1_payload_B(22),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(23),
      Q => op_stream_V_data_V_1_payload_B(23),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(2),
      Q => op_stream_V_data_V_1_payload_B(2),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(3),
      Q => op_stream_V_data_V_1_payload_B(3),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(4),
      Q => op_stream_V_data_V_1_payload_B(4),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(5),
      Q => op_stream_V_data_V_1_payload_B(5),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(6),
      Q => op_stream_V_data_V_1_payload_B(6),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(7),
      Q => op_stream_V_data_V_1_payload_B(7),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(8),
      Q => op_stream_V_data_V_1_payload_B(8),
      R => '0'
    );
\op_stream_V_data_V_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_stream_V_data_V_1_load_B,
      D => grp_Mat2AXIvideo_fu_133_op_stream_TDATA(9),
      Q => op_stream_V_data_V_1_payload_B(9),
      R => '0'
    );
op_stream_V_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \op_stream_V_data_V_1_state_reg_n_0_[0]\,
      I1 => op_stream_TREADY,
      I2 => op_stream_V_data_V_1_sel,
      O => op_stream_V_data_V_1_sel_rd_i_1_n_0
    );
op_stream_V_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_data_V_1_sel_rd_i_1_n_0,
      Q => op_stream_V_data_V_1_sel,
      R => ap_rst_n_inv
    );
op_stream_V_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_26,
      Q => op_stream_V_data_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\op_stream_V_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_11,
      Q => \op_stream_V_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\op_stream_V_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_data_V_1_state(1),
      Q => op_stream_V_data_V_1_ack_in,
      R => ap_rst_n_inv
    );
\op_stream_V_dest_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_7,
      Q => \^op_stream_tvalid\,
      R => ap_rst_n_inv
    );
\op_stream_V_dest_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_dest_V_1_state(1),
      Q => op_stream_V_dest_V_1_ack_in,
      R => ap_rst_n_inv
    );
\op_stream_V_id_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_8,
      Q => \op_stream_V_id_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\op_stream_V_id_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_id_V_1_state(1),
      Q => op_stream_V_id_V_1_ack_in,
      R => ap_rst_n_inv
    );
\op_stream_V_keep_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_10,
      Q => \op_stream_V_keep_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\op_stream_V_keep_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_keep_V_1_state(1),
      Q => op_stream_V_keep_V_1_ack_in,
      R => ap_rst_n_inv
    );
\op_stream_V_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_23,
      Q => op_stream_V_last_V_1_payload_A,
      R => '0'
    );
\op_stream_V_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_24,
      Q => op_stream_V_last_V_1_payload_B,
      R => '0'
    );
op_stream_V_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \op_stream_V_last_V_1_state_reg_n_0_[0]\,
      I1 => op_stream_TREADY,
      I2 => op_stream_V_last_V_1_sel,
      O => op_stream_V_last_V_1_sel_rd_i_1_n_0
    );
op_stream_V_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_last_V_1_sel_rd_i_1_n_0,
      Q => op_stream_V_last_V_1_sel,
      R => ap_rst_n_inv
    );
op_stream_V_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_28,
      Q => op_stream_V_last_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\op_stream_V_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_13,
      Q => \op_stream_V_last_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\op_stream_V_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_last_V_1_state(1),
      Q => op_stream_V_last_V_1_ack_in,
      R => ap_rst_n_inv
    );
\op_stream_V_strb_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_9,
      Q => \op_stream_V_strb_V_1_state_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\op_stream_V_strb_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_strb_V_1_state(1),
      Q => op_stream_V_strb_V_1_ack_in,
      R => ap_rst_n_inv
    );
\op_stream_V_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_21,
      Q => op_stream_V_user_V_1_payload_A,
      R => '0'
    );
\op_stream_V_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_22,
      Q => op_stream_V_user_V_1_payload_B,
      R => '0'
    );
op_stream_V_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \op_stream_V_user_V_1_state_reg_n_0_[0]\,
      I1 => op_stream_TREADY,
      I2 => op_stream_V_user_V_1_sel,
      O => op_stream_V_user_V_1_sel_rd_i_1_n_0
    );
op_stream_V_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_user_V_1_sel_rd_i_1_n_0,
      Q => op_stream_V_user_V_1_sel,
      R => ap_rst_n_inv
    );
op_stream_V_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_27,
      Q => op_stream_V_user_V_1_sel_wr,
      R => ap_rst_n_inv
    );
\op_stream_V_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Mat2AXIvideo_fu_133_n_12,
      Q => \op_stream_V_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\op_stream_V_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => op_stream_V_user_V_1_state(1),
      Q => op_stream_V_user_V_1_ack_in,
      R => ap_rst_n_inv
    );
\rgb_op_cols_V_read_reg_183[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rgb_op_cols_V_c_empty_n,
      I2 => Block_Mat_exit41216_U0_ap_start,
      I3 => rgb_op_rows_V_c_empty_n,
      O => \^block_mat_exit41216_u0_rgb_op_cols_v_read\
    );
\rgb_op_cols_V_read_reg_183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(0),
      Q => rgb_op_cols_V_read_reg_183(0),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(10),
      Q => rgb_op_cols_V_read_reg_183(10),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(11),
      Q => rgb_op_cols_V_read_reg_183(11),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(1),
      Q => rgb_op_cols_V_read_reg_183(1),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(2),
      Q => rgb_op_cols_V_read_reg_183(2),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(3),
      Q => rgb_op_cols_V_read_reg_183(3),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(4),
      Q => rgb_op_cols_V_read_reg_183(4),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(5),
      Q => rgb_op_cols_V_read_reg_183(5),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(6),
      Q => rgb_op_cols_V_read_reg_183(6),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(7),
      Q => rgb_op_cols_V_read_reg_183(7),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(8),
      Q => rgb_op_cols_V_read_reg_183(8),
      R => '0'
    );
\rgb_op_cols_V_read_reg_183_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => if_dout(9),
      Q => rgb_op_cols_V_read_reg_183(9),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(0),
      Q => rgb_op_rows_V_read_reg_178(0),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(10),
      Q => rgb_op_rows_V_read_reg_178(10),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(11),
      Q => rgb_op_rows_V_read_reg_178(11),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(1),
      Q => rgb_op_rows_V_read_reg_178(1),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(2),
      Q => rgb_op_rows_V_read_reg_178(2),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(3),
      Q => rgb_op_rows_V_read_reg_178(3),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(4),
      Q => rgb_op_rows_V_read_reg_178(4),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(5),
      Q => rgb_op_rows_V_read_reg_178(5),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(6),
      Q => rgb_op_rows_V_read_reg_178(6),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(7),
      Q => rgb_op_rows_V_read_reg_178(7),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(8),
      Q => rgb_op_rows_V_read_reg_178(8),
      R => '0'
    );
\rgb_op_rows_V_read_reg_178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^block_mat_exit41216_u0_rgb_op_cols_v_read\,
      D => \r_reg_164_reg[11]\(9),
      Q => rgb_op_rows_V_read_reg_178(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A is
  port (
    rgb_cols_V_c22_full_n : out STD_LOGIC;
    rgb_cols_V_c22_empty_n : out STD_LOGIC;
    p_src_cols_V_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    CvtColor_U0_p_src_rows_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb_rows_V_c21_empty_n : in STD_LOGIC;
    CvtColor_U0_ap_start : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A is
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_cols_v_c22_empty_n\ : STD_LOGIC;
  signal \^rgb_cols_v_c22_full_n\ : STD_LOGIC;
begin
  rgb_cols_V_c22_empty_n <= \^rgb_cols_v_c22_empty_n\;
  rgb_cols_V_c22_full_n <= \^rgb_cols_v_c22_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_20
     port map (
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      internal_full_n_reg => \^rgb_cols_v_c22_full_n\,
      p_src_cols_V_dout(15 downto 0) => p_src_cols_V_dout(15 downto 0)
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^rgb_cols_v_c22_empty_n\,
      I3 => CvtColor_U0_p_src_rows_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^rgb_cols_v_c22_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__14_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^rgb_cols_v_c22_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_0\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^rgb_cols_v_c22_empty_n\,
      I1 => Q(0),
      I2 => rgb_rows_V_c21_empty_n,
      I3 => CvtColor_U0_ap_start,
      I4 => \^rgb_cols_v_c22_full_n\,
      I5 => AXIvideo2Mat_U0_img_rows_V_read,
      O => \internal_full_n_i_2__14_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^rgb_cols_v_c22_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => CvtColor_U0_p_src_rows_V_read,
      I2 => \^rgb_cols_v_c22_empty_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_read,
      I4 => \^rgb_cols_v_c22_full_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_1 is
  port (
    rgb_cols_V_c_empty_n : out STD_LOGIC;
    rgb_cols_V_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AXIvideo2Mat_U0_img_rows_V_read : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_1 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_1 is
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^rgb_cols_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair149";
begin
  rgb_cols_V_c_empty_n <= \^rgb_cols_v_c_empty_n\;
  rgb_cols_V_c_full_n <= \^rgb_cols_v_c_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_19
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      internal_full_n_reg => \^rgb_cols_v_c_full_n\
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^rgb_cols_v_c_empty_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^rgb_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__9_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^rgb_cols_v_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^rgb_cols_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_read,
      I2 => \^rgb_cols_v_c_full_n\,
      I3 => \ap_CS_fsm_reg[9]\,
      O => \internal_full_n_i_2__9_n_0\
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => AXIvideo2Mat_U0_img_rows_V_read,
      I1 => \^rgb_cols_v_c_empty_n\,
      I2 => \ap_CS_fsm_reg[9]\,
      I3 => \^rgb_cols_v_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^rgb_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\,
      I1 => \^rgb_cols_v_c_full_n\,
      I2 => AXIvideo2Mat_U0_img_rows_V_read,
      I3 => \^rgb_cols_v_c_empty_n\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955595956AAA6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_rows_V_read,
      I2 => \^rgb_cols_v_c_empty_n\,
      I3 => \ap_CS_fsm_reg[9]\,
      I4 => \^rgb_cols_v_c_full_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_2__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_10 is
  port (
    rgb_rows_V_c_empty_n : out STD_LOGIC;
    rgb_rows_V_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AXIvideo2Mat_U0_img_rows_V_read : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_10 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_10 is
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^rgb_rows_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__8\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair164";
begin
  rgb_rows_V_c_empty_n <= \^rgb_rows_v_c_empty_n\;
  rgb_rows_V_c_full_n <= \^rgb_rows_v_c_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0),
      internal_full_n_reg => \^rgb_rows_v_c_full_n\
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^rgb_rows_v_c_empty_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^rgb_rows_v_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^rgb_rows_v_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_0
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^rgb_rows_v_c_empty_n\,
      I1 => AXIvideo2Mat_U0_img_rows_V_read,
      I2 => \^rgb_rows_v_c_full_n\,
      I3 => \ap_CS_fsm_reg[9]\,
      O => \internal_full_n_i_2__8_n_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => AXIvideo2Mat_U0_img_rows_V_read,
      I1 => \^rgb_rows_v_c_empty_n\,
      I2 => \ap_CS_fsm_reg[9]\,
      I3 => \^rgb_rows_v_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^rgb_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\,
      I1 => \^rgb_rows_v_c_full_n\,
      I2 => AXIvideo2Mat_U0_img_rows_V_read,
      I3 => \^rgb_rows_v_c_empty_n\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955595956AAA6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => AXIvideo2Mat_U0_img_rows_V_read,
      I2 => \^rgb_rows_v_c_empty_n\,
      I3 => \ap_CS_fsm_reg[9]\,
      I4 => \^rgb_rows_v_c_full_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_0\,
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_0\,
      D => \mOutPtr[1]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_9 is
  port (
    rgb_rows_V_c21_full_n : out STD_LOGIC;
    rgb_rows_V_c21_empty_n : out STD_LOGIC;
    p_src_rows_V_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    CvtColor_U0_p_src_rows_V_read : in STD_LOGIC;
    AXIvideo2Mat_U0_img_rows_V_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb_cols_V_c22_empty_n : in STD_LOGIC;
    CvtColor_U0_ap_start : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_9 : entity is "fifo_w16_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_9 is
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_rows_v_c21_empty_n\ : STD_LOGIC;
  signal \^rgb_rows_v_c21_full_n\ : STD_LOGIC;
begin
  rgb_rows_V_c21_empty_n <= \^rgb_rows_v_c21_empty_n\;
  rgb_rows_V_c21_full_n <= \^rgb_rows_v_c21_full_n\;
U_fifo_w16_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_shiftReg_12
     port map (
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      D(15 downto 0) => D(15 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      internal_full_n_reg => \^rgb_rows_v_c21_full_n\,
      p_src_rows_V_dout(15 downto 0) => p_src_rows_V_dout(15 downto 0)
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^rgb_rows_v_c21_empty_n\,
      I3 => CvtColor_U0_p_src_rows_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^rgb_rows_v_c21_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^rgb_rows_v_c21_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__6_n_0\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000000000000"
    )
        port map (
      I0 => \^rgb_rows_v_c21_empty_n\,
      I1 => Q(0),
      I2 => rgb_cols_V_c22_empty_n,
      I3 => CvtColor_U0_ap_start,
      I4 => \^rgb_rows_v_c21_full_n\,
      I5 => AXIvideo2Mat_U0_img_rows_V_read,
      O => \internal_full_n_i_2__15_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^rgb_rows_v_c21_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959595AA6A6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => CvtColor_U0_p_src_rows_V_read,
      I2 => \^rgb_rows_v_c21_empty_n\,
      I3 => AXIvideo2Mat_U0_img_rows_V_read,
      I4 => \^rgb_rows_v_c21_full_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A is
  port (
    gray_cols_V_c_empty_n : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg : out STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb_op_cols_V_c_full_n : in STD_LOGIC;
    rgb_rows_V_c_full_n : in STD_LOGIC;
    gray_rows_V_c_full_n : in STD_LOGIC;
    rgb_cols_V_c_full_n : in STD_LOGIC;
    rgb_op_rows_V_c_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0 : in STD_LOGIC;
    start_for_Block_Mat_exit41216_U0_full_n : in STD_LOGIC;
    start_for_CvtColor_1_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    CvtColor_1_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gray_rows_V_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A is
  signal \^ap_cs_fsm_reg[9]\ : STD_LOGIC;
  signal \^gray_cols_v_c_empty_n\ : STD_LOGIC;
  signal gray_cols_V_c_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__8_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__4_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^start_once_reg_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__14\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair141";
begin
  \ap_CS_fsm_reg[9]\ <= \^ap_cs_fsm_reg[9]\;
  gray_cols_V_c_empty_n <= \^gray_cols_v_c_empty_n\;
  start_once_reg_reg <= \^start_once_reg_reg\;
U_fifo_w16_d4_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg_22
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      \ap_CS_fsm_reg[9]\ => \^start_once_reg_reg\,
      ap_clk => ap_clk,
      gray_cols_V_c_full_n => gray_cols_V_c_full_n,
      \in\(15 downto 0) => \in\(15 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0)
    );
ap_ready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD0"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I2 => AXIvideo2Mat_U0_ap_ready,
      I3 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      O => ap_ready
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[9]\,
      I1 => Q(0),
      O => \^start_once_reg_reg\
    );
ap_ready_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => gray_cols_V_c_full_n,
      I1 => rgb_op_cols_V_c_full_n,
      I2 => rgb_rows_V_c_full_n,
      I3 => gray_rows_V_c_full_n,
      I4 => rgb_cols_V_c_full_n,
      I5 => rgb_op_rows_V_c_full_n,
      O => \^ap_cs_fsm_reg[9]\
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A200FFFFFFFF"
    )
        port map (
      I0 => ap_start,
      I1 => \^start_once_reg_reg\,
      I2 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I3 => AXIvideo2Mat_U0_ap_ready,
      I4 => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      I5 => ap_rst_n,
      O => ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
    );
ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I1 => \^start_once_reg_reg\,
      O => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__8_n_0\,
      I2 => \^gray_cols_v_c_empty_n\,
      I3 => \ap_CS_fsm_reg[0]_0\(0),
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__4_n_0\,
      O => \internal_empty_n_i_1__14_n_0\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => rgb_rows_V_c_full_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => rgb_cols_V_c_full_n,
      O => internal_empty_n_reg_1
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => gray_rows_V_c_full_n,
      O => internal_empty_n_reg_2
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => gray_cols_V_c_full_n,
      O => \internal_empty_n_i_2__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_0\,
      Q => \^gray_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__11_n_0\,
      I1 => \internal_full_n_i_3__4_n_0\,
      I2 => mOutPtr(1),
      I3 => gray_cols_V_c_full_n,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out_0,
      O => \internal_full_n_i_1__14_n_0\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => \^gray_cols_v_c_empty_n\,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => CvtColor_1_U0_ap_start,
      I3 => gray_rows_V_c_empty_n,
      I4 => gray_cols_V_c_full_n,
      I5 => \^start_once_reg_reg\,
      O => \internal_full_n_i_2__11_n_0\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_0\,
      Q => gray_cols_V_c_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__14_n_0\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out_0,
      O => \mOutPtr[1]_i_1__11_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => gray_rows_V_c_full_n,
      I2 => \^gray_cols_v_c_empty_n\,
      I3 => CvtColor_1_U0_ap_start,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => gray_rows_V_c_empty_n,
      O => E(0)
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => gray_cols_V_c_full_n,
      I2 => gray_rows_V_c_empty_n,
      I3 => CvtColor_1_U0_ap_start,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => \^gray_cols_v_c_empty_n\,
      O => \mOutPtr[2]_i_1__3_n_0\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out_0,
      O => \mOutPtr[2]_i_2__0_n_0\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => \^gray_cols_v_c_empty_n\,
      I1 => CvtColor_1_U0_ap_start,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => gray_rows_V_c_empty_n,
      I4 => \^start_once_reg_reg\,
      I5 => gray_rows_V_c_full_n,
      O => mOutPtr110_out
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => gray_rows_V_c_empty_n,
      I1 => CvtColor_1_U0_ap_start,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => \^gray_cols_v_c_empty_n\,
      I4 => \^start_once_reg_reg\,
      I5 => gray_cols_V_c_full_n,
      O => mOutPtr110_out_0
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_0\,
      D => \mOutPtr[0]_i_1__14_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_0\,
      D => \mOutPtr[1]_i_1__11_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_0\,
      D => \mOutPtr[2]_i_2__0_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08000000"
    )
        port map (
      I0 => \^start_once_reg_reg\,
      I1 => ap_start,
      I2 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0,
      I3 => start_for_Block_Mat_exit41216_U0_full_n,
      I4 => start_for_CvtColor_1_U0_full_n,
      I5 => start_once_reg,
      O => start_once_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_0 is
  port (
    gray_rows_V_c_full_n : out STD_LOGIC;
    gray_rows_V_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CvtColor_1_U0_ap_start : in STD_LOGIC;
    gray_cols_V_c_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_0 : entity is "fifo_w16_d4_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_0 is
  signal \^gray_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^gray_rows_v_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__3_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair147";
begin
  gray_rows_V_c_empty_n <= \^gray_rows_v_c_empty_n\;
  gray_rows_V_c_full_n <= \^gray_rows_v_c_full_n\;
U_fifo_w16_d4_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      \in\(15 downto 0) => \in\(15 downto 0),
      internal_full_n_reg => \^gray_rows_v_c_full_n\,
      \out\(15 downto 0) => \out\(15 downto 0)
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^gray_rows_v_c_empty_n\,
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__3_n_0\,
      O => \internal_empty_n_i_1__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_0\,
      Q => \^gray_rows_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__10_n_0\,
      I1 => \internal_full_n_i_3__3_n_0\,
      I2 => mOutPtr(1),
      I3 => \^gray_rows_v_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__13_n_0\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0000"
    )
        port map (
      I0 => \^gray_rows_v_c_empty_n\,
      I1 => Q(0),
      I2 => CvtColor_1_U0_ap_start,
      I3 => gray_cols_V_c_empty_n,
      I4 => \^gray_rows_v_c_full_n\,
      I5 => \ap_CS_fsm_reg[9]\,
      O => \internal_full_n_i_2__10_n_0\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_0\,
      Q => \^gray_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__13_n_0\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__10_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__13_n_0\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_0\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_0\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rgb_op_cols_V_c_full_n : out STD_LOGIC;
    rgb_op_cols_V_c_empty_n : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    rgb_op_rows_V_c_empty_n : in STD_LOGIC;
    Block_Mat_exit41216_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Block_Mat_exit41216_U0_rgb_op_cols_V_read : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rgb_op_cols_v_c_empty_n\ : STD_LOGIC;
  signal \^rgb_op_cols_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__15\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__0\ : label is "soft_lutpair154";
begin
  rgb_op_cols_V_c_empty_n <= \^rgb_op_cols_v_c_empty_n\;
  rgb_op_cols_V_c_full_n <= \^rgb_op_cols_v_c_full_n\;
U_fifo_w16_d5_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg_15
     port map (
      Q(3 downto 0) => \mOutPtr_reg__0\(3 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      internal_full_n_reg => \^rgb_op_cols_v_c_full_n\,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA08AA08AA08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rgb_op_cols_v_c_full_n\,
      I2 => \ap_CS_fsm_reg[9]\,
      I3 => \^rgb_op_cols_v_c_empty_n\,
      I4 => Block_Mat_exit41216_U0_rgb_op_cols_V_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__2_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mOutPtr_reg__0\(3),
      I1 => \mOutPtr_reg__0\(2),
      I2 => \mOutPtr_reg__0\(0),
      I3 => \mOutPtr_reg__0\(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^rgb_op_cols_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Block_Mat_exit41216_U0_rgb_op_cols_V_read,
      I3 => \^rgb_op_cols_v_c_empty_n\,
      I4 => \ap_CS_fsm_reg[9]\,
      I5 => \^rgb_op_cols_v_c_full_n\,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mOutPtr_reg__0\(3),
      I1 => \mOutPtr_reg__0\(2),
      I2 => \mOutPtr_reg__0\(0),
      I3 => \mOutPtr_reg__0\(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^rgb_op_cols_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0\(1),
      O => \mOutPtr[1]_i_1__15_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0\(2),
      I3 => \mOutPtr_reg__0\(1),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\,
      I1 => \^rgb_op_cols_v_c_full_n\,
      I2 => rgb_op_rows_V_c_empty_n,
      I3 => Block_Mat_exit41216_U0_ap_start,
      I4 => Q(0),
      I5 => \^rgb_op_cols_v_c_empty_n\,
      O => \mOutPtr[3]_i_1__0_n_0\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => \mOutPtr_reg__0\(0),
      I2 => \mOutPtr_reg__0\(1),
      I3 => \mOutPtr_reg__0\(3),
      I4 => \mOutPtr_reg__0\(2),
      O => \mOutPtr[3]_i_2__0_n_0\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => rgb_op_rows_V_c_empty_n,
      I1 => Block_Mat_exit41216_U0_ap_start,
      I2 => Q(0),
      I3 => \^rgb_op_cols_v_c_empty_n\,
      I4 => \ap_CS_fsm_reg[9]\,
      I5 => \^rgb_op_cols_v_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg__0\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[1]_i_1__15_n_0\,
      Q => \mOutPtr_reg__0\(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => \mOutPtr_reg__0\(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_0\,
      D => \mOutPtr[3]_i_2__0_n_0\,
      Q => \mOutPtr_reg__0\(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_8 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rgb_op_rows_V_c_full_n : out STD_LOGIC;
    rgb_op_rows_V_c_empty_n : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    Block_Mat_exit41216_U0_ap_start : in STD_LOGIC;
    rgb_op_cols_V_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Block_Mat_exit41216_U0_rgb_op_cols_V_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_8 : entity is "fifo_w16_d5_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_8 is
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rgb_op_rows_v_c_empty_n\ : STD_LOGIC;
  signal \^rgb_op_rows_v_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair161";
begin
  rgb_op_rows_V_c_empty_n <= \^rgb_op_rows_v_c_empty_n\;
  rgb_op_rows_V_c_full_n <= \^rgb_op_rows_v_c_full_n\;
U_fifo_w16_d5_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg
     port map (
      Q(3 downto 0) => \mOutPtr_reg__0\(3 downto 0),
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      internal_full_n_reg => \^rgb_op_rows_v_c_full_n\,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808AA08AA08AA08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rgb_op_rows_v_c_full_n\,
      I2 => \ap_CS_fsm_reg[9]\,
      I3 => \^rgb_op_rows_v_c_empty_n\,
      I4 => Block_Mat_exit41216_U0_rgb_op_cols_V_read,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \mOutPtr_reg__0\(3),
      I1 => \mOutPtr_reg__0\(2),
      I2 => \mOutPtr_reg__0\(0),
      I3 => \mOutPtr_reg__0\(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^rgb_op_rows_v_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => Block_Mat_exit41216_U0_rgb_op_cols_V_read,
      I3 => \^rgb_op_rows_v_c_empty_n\,
      I4 => \ap_CS_fsm_reg[9]\,
      I5 => \^rgb_op_rows_v_c_full_n\,
      O => \internal_full_n_i_1__1_n_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \mOutPtr_reg__0\(3),
      I1 => \mOutPtr_reg__0\(2),
      I2 => \mOutPtr_reg__0\(0),
      I3 => \mOutPtr_reg__0\(1),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^rgb_op_rows_v_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0\(1),
      O => \mOutPtr[1]_i_1__14_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => \mOutPtr_reg__0\(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg__0\(2),
      I3 => \mOutPtr_reg__0\(1),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B444444444444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\,
      I1 => \^rgb_op_rows_v_c_full_n\,
      I2 => Block_Mat_exit41216_U0_ap_start,
      I3 => rgb_op_cols_V_c_empty_n,
      I4 => Q(0),
      I5 => \^rgb_op_rows_v_c_empty_n\,
      O => \mOutPtr[3]_i_1_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => \mOutPtr_reg__0\(0),
      I2 => \mOutPtr_reg__0\(1),
      I3 => \mOutPtr_reg__0\(3),
      I4 => \mOutPtr_reg__0\(2),
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => Block_Mat_exit41216_U0_ap_start,
      I1 => rgb_op_cols_V_c_empty_n,
      I2 => Q(0),
      I3 => \^rgb_op_rows_v_c_empty_n\,
      I4 => \ap_CS_fsm_reg[9]\,
      I5 => \^rgb_op_rows_v_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg__0\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[1]_i_1__14_n_0\,
      Q => \mOutPtr_reg__0\(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[2]_i_1_n_0\,
      Q => \mOutPtr_reg__0\(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1_n_0\,
      D => \mOutPtr[3]_i_2_n_0\,
      Q => \mOutPtr_reg__0\(3),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A is
  port (
    gray_data_stream_0_s_full_n : out STD_LOGIC;
    gray_data_stream_0_s_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    CvtColor_1_U0_p_dst_data_stream_2_V_write : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_1_i_reg_369_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A is
  signal \^gray_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^gray_data_stream_0_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair145";
begin
  gray_data_stream_0_s_empty_n <= \^gray_data_stream_0_s_empty_n\;
  gray_data_stream_0_s_full_n <= \^gray_data_stream_0_s_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_21
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      internal_full_n_reg(0) => internal_full_n_reg_0(0),
      \tmp_1_i_reg_369_reg[0]\(7 downto 0) => \tmp_1_i_reg_369_reg[0]\(7 downto 0)
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^gray_data_stream_0_s_empty_n\,
      I3 => CvtColor_1_U0_p_dst_data_stream_2_V_write,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__8_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^gray_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_empty_n_reg_0,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^gray_data_stream_0_s_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__8_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^gray_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__8_n_0\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 is
  port (
    rgb_data_stream_0_V_full_n : out STD_LOGIC;
    rgb_data_stream_0_V_empty_n : out STD_LOGIC;
    p_src_data_stream_0_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    CvtColor_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2 is
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_data_stream_0_v_empty_n\ : STD_LOGIC;
  signal \^rgb_data_stream_0_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair150";
begin
  rgb_data_stream_0_V_empty_n <= \^rgb_data_stream_0_v_empty_n\;
  rgb_data_stream_0_V_full_n <= \^rgb_data_stream_0_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_18
     port map (
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      internal_full_n_reg => \^rgb_data_stream_0_v_full_n\,
      internal_full_n_reg_0 => internal_full_n_reg_0,
      p_src_data_stream_0_V_dout(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0)
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_1,
      I2 => \^rgb_data_stream_0_v_empty_n\,
      I3 => CvtColor_U0_p_src_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^rgb_data_stream_0_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => CvtColor_U0_p_src_data_stream_2_V_read,
      I3 => \^rgb_data_stream_0_v_empty_n\,
      I4 => internal_full_n_reg_0,
      I5 => \^rgb_data_stream_0_v_full_n\,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^rgb_data_stream_0_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \^rgb_data_stream_0_v_full_n\,
      I2 => CvtColor_U0_p_src_data_stream_2_V_read,
      I3 => \^rgb_data_stream_0_v_empty_n\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955595956AAA6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => CvtColor_U0_p_src_data_stream_2_V_read,
      I2 => \^rgb_data_stream_0_v_empty_n\,
      I3 => internal_full_n_reg_0,
      I4 => \^rgb_data_stream_0_v_full_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_0\,
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_0\,
      D => \mOutPtr[1]_i_2__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 is
  port (
    rgb_data_stream_1_V_full_n : out STD_LOGIC;
    rgb_data_stream_1_V_empty_n : out STD_LOGIC;
    p_src_data_stream_1_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    CvtColor_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3 is
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_data_stream_1_v_empty_n\ : STD_LOGIC;
  signal \^rgb_data_stream_1_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair151";
begin
  rgb_data_stream_1_V_empty_n <= \^rgb_data_stream_1_v_empty_n\;
  rgb_data_stream_1_V_full_n <= \^rgb_data_stream_1_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_17
     port map (
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      internal_full_n_reg => \^rgb_data_stream_1_v_full_n\,
      internal_full_n_reg_0 => internal_full_n_reg_0,
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0)
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_1,
      I2 => \^rgb_data_stream_1_v_empty_n\,
      I3 => CvtColor_U0_p_src_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^rgb_data_stream_1_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => CvtColor_U0_p_src_data_stream_2_V_read,
      I3 => \^rgb_data_stream_1_v_empty_n\,
      I4 => internal_full_n_reg_0,
      I5 => \^rgb_data_stream_1_v_full_n\,
      O => \internal_full_n_i_1__4_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^rgb_data_stream_1_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \^rgb_data_stream_1_v_full_n\,
      I2 => CvtColor_U0_p_src_data_stream_2_V_read,
      I3 => \^rgb_data_stream_1_v_empty_n\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955595956AAA6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => CvtColor_U0_p_src_data_stream_2_V_read,
      I2 => \^rgb_data_stream_1_v_empty_n\,
      I3 => internal_full_n_reg_0,
      I4 => \^rgb_data_stream_1_v_full_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__2_n_0\,
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__2_n_0\,
      D => \mOutPtr[1]_i_2__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 is
  port (
    rgb_data_stream_2_V_full_n : out STD_LOGIC;
    rgb_data_stream_2_V_empty_n : out STD_LOGIC;
    p_src_data_stream_2_V_dout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    CvtColor_U0_p_src_data_stream_2_V_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4 is
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_data_stream_2_v_empty_n\ : STD_LOGIC;
  signal \^rgb_data_stream_2_v_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair152";
begin
  rgb_data_stream_2_V_empty_n <= \^rgb_data_stream_2_v_empty_n\;
  rgb_data_stream_2_V_full_n <= \^rgb_data_stream_2_v_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_16
     port map (
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      internal_full_n_reg => \^rgb_data_stream_2_v_full_n\,
      internal_full_n_reg_0 => internal_full_n_reg_0,
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0)
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_1,
      I2 => \^rgb_data_stream_2_v_empty_n\,
      I3 => CvtColor_U0_p_src_data_stream_2_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^rgb_data_stream_2_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF777F333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => CvtColor_U0_p_src_data_stream_2_V_read,
      I3 => \^rgb_data_stream_2_v_empty_n\,
      I4 => internal_full_n_reg_0,
      I5 => \^rgb_data_stream_2_v_full_n\,
      O => \internal_full_n_i_1__5_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^rgb_data_stream_2_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \^rgb_data_stream_2_v_full_n\,
      I2 => CvtColor_U0_p_src_data_stream_2_V_read,
      I3 => \^rgb_data_stream_2_v_empty_n\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"955595956AAA6A6A"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => CvtColor_U0_p_src_data_stream_2_V_read,
      I2 => \^rgb_data_stream_2_v_empty_n\,
      I3 => internal_full_n_reg_0,
      I4 => \^rgb_data_stream_2_v_full_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_0\,
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_0\,
      D => \mOutPtr[1]_i_2__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 is
  port (
    rgb_op_data_stream_0_full_n : out STD_LOGIC;
    rgb_op_data_stream_0_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \exitcond_reg_320_reg[0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_video_strm_V_data_V_1_sel_wr037_out : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5 is
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_op_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^rgb_op_data_stream_0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair157";
begin
  rgb_op_data_stream_0_empty_n <= \^rgb_op_data_stream_0_empty_n\;
  rgb_op_data_stream_0_full_n <= \^rgb_op_data_stream_0_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_14
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rgb_op_data_stream_0_empty_n\,
      I2 => shiftReg_ce,
      I3 => \exitcond_reg_320_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^rgb_op_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4FFFCF4F4FCFCF"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^rgb_op_data_stream_0_full_n\,
      I2 => ap_rst_n,
      I3 => \exitcond_reg_320_reg[0]\,
      I4 => shiftReg_ce,
      I5 => \^rgb_op_data_stream_0_empty_n\,
      O => \internal_full_n_i_1__9_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^rgb_op_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__9_n_0\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55955555AA6AAAAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => AXI_video_strm_V_data_V_1_sel_wr037_out,
      I3 => shiftReg_ce,
      I4 => \^rgb_op_data_stream_0_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__7_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__7_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 is
  port (
    rgb_op_data_stream_1_full_n : out STD_LOGIC;
    rgb_op_data_stream_1_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \exitcond_reg_320_reg[0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_video_strm_V_data_V_1_sel_wr037_out : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6 is
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_op_data_stream_1_empty_n\ : STD_LOGIC;
  signal \^rgb_op_data_stream_1_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair158";
begin
  rgb_op_data_stream_1_empty_n <= \^rgb_op_data_stream_1_empty_n\;
  rgb_op_data_stream_1_full_n <= \^rgb_op_data_stream_1_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg_13
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rgb_op_data_stream_1_empty_n\,
      I2 => shiftReg_ce,
      I3 => \exitcond_reg_320_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^rgb_op_data_stream_1_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4FFFCF4F4FCFCF"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^rgb_op_data_stream_1_full_n\,
      I2 => ap_rst_n,
      I3 => \exitcond_reg_320_reg[0]\,
      I4 => shiftReg_ce,
      I5 => \^rgb_op_data_stream_1_empty_n\,
      O => \internal_full_n_i_1__10_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^rgb_op_data_stream_1_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__10_n_0\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55955555AA6AAAAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => AXI_video_strm_V_data_V_1_sel_wr037_out,
      I3 => shiftReg_ce,
      I4 => \^rgb_op_data_stream_1_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__8_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__10_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__8_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 is
  port (
    rgb_op_data_stream_2_full_n : out STD_LOGIC;
    rgb_op_data_stream_2_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \exitcond_reg_320_reg[0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_video_strm_V_data_V_1_sel_wr037_out : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 : entity is "fifo_w8_d2_A";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7 is
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rgb_op_data_stream_2_empty_n\ : STD_LOGIC;
  signal \^rgb_op_data_stream_2_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair159";
begin
  rgb_op_data_stream_2_empty_n <= \^rgb_op_data_stream_2_empty_n\;
  rgb_op_data_stream_2_full_n <= \^rgb_op_data_stream_2_full_n\;
U_fifo_w8_d2_A_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rgb_op_data_stream_2_empty_n\,
      I2 => shiftReg_ce,
      I3 => \exitcond_reg_320_reg[0]\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^rgb_op_data_stream_2_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF4FFFCF4F4FCFCF"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^rgb_op_data_stream_2_full_n\,
      I2 => ap_rst_n,
      I3 => \exitcond_reg_320_reg[0]\,
      I4 => shiftReg_ce,
      I5 => \^rgb_op_data_stream_2_empty_n\,
      O => \internal_full_n_i_1__11_n_0\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^rgb_op_data_stream_2_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__11_n_0\
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55955555AA6AAAAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => AXI_video_strm_V_data_V_1_sel_wr037_out,
      I3 => shiftReg_ce,
      I4 => \^rgb_op_data_stream_2_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2__9_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__11_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__9_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_read is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_RREADY : out STD_LOGIC;
    \q_tmp_reg[0]\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    m_axi_CTRL_BUS_ARVALID : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \c_reg_171_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axi_CTRL_BUS_ARLEN[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_reg_164_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_CTRL_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_CTRL_BUS_ARREADY : in STD_LOGIC;
    Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    ap_reg_ioackin_m_axi_rxc_ARREADY_reg : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_read is
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal align_len0_carry_n_5 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal \align_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 33 to 33 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_i_5_n_0 : STD_LOGIC;
  signal first_sect_carry_i_6_n_0 : STD_LOGIC;
  signal first_sect_carry_i_7_n_0 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_ctrl_bus_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_ctrl_bus_arlen[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_ctrl_bus_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_12 : STD_LOGIC;
  signal p_0_out_carry_n_13 : STD_LOGIC;
  signal p_0_out_carry_n_14 : STD_LOGIC;
  signal p_0_out_carry_n_15 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_tmp_reg[0]\ : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_0 : STD_LOGIC;
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_1 : STD_LOGIC;
  signal rs_rdata_n_4 : STD_LOGIC;
  signal rs_rdata_n_7 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \sect_cnt_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[19]_i_3_n_7\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \sect_cnt_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal usedw19_out : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zero_len_event0 : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[24]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_first_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_last_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_0_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_p_0_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sect_cnt_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sect_cnt_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair244";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair226";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair242";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_len_buf[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_len_buf[3]_i_2\ : label is "soft_lutpair256";
begin
  full_n_reg <= \^full_n_reg\;
  m_axi_CTRL_BUS_ARADDR(29 downto 0) <= \^m_axi_ctrl_bus_araddr\(29 downto 0);
  \m_axi_CTRL_BUS_ARLEN[1]\(1 downto 0) <= \^m_axi_ctrl_bus_arlen[1]\(1 downto 0);
  m_axi_CTRL_BUS_ARVALID <= \^m_axi_ctrl_bus_arvalid\;
  \q_tmp_reg[0]\ <= \^q_tmp_reg[0]\;
align_len0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => NLW_align_len0_carry_CO_UNCONNECTED(7 downto 3),
      CO(2) => align_len0_carry_n_5,
      CO(1) => align_len0_carry_n_6,
      CO(0) => align_len0_carry_n_7,
      DI(7 downto 3) => B"00000",
      DI(2) => fifo_rreq_data(33),
      DI(1 downto 0) => B"00",
      O(7 downto 4) => NLW_align_len0_carry_O_UNCONNECTED(7 downto 4),
      O(3) => align_len0(31),
      O(2 downto 1) => align_len0(2 downto 1),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(7 downto 3) => B"00001",
      S(2) => zero_len_event0,
      S(1 downto 0) => B"11"
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(1),
      Q => \align_len_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(2),
      Q => \align_len_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]\
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_0_[31]\,
      R => \^q_tmp_reg[0]\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(5 downto 1) => usedw_reg(5 downto 1),
      DI(0) => usedw19_out,
      Q(0) => usedw_reg(0),
      S(6) => buff_rdata_n_46,
      S(5) => buff_rdata_n_47,
      S(4) => buff_rdata_n_48,
      S(3) => buff_rdata_n_49,
      S(2) => buff_rdata_n_50,
      S(1) => buff_rdata_n_51,
      S(0) => buff_rdata_n_52,
      SR(0) => \^q_tmp_reg[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[15]\(15) => buff_rdata_n_10,
      \bus_wide_gen.data_buf_reg[15]\(14) => buff_rdata_n_11,
      \bus_wide_gen.data_buf_reg[15]\(13) => buff_rdata_n_12,
      \bus_wide_gen.data_buf_reg[15]\(12) => buff_rdata_n_13,
      \bus_wide_gen.data_buf_reg[15]\(11) => buff_rdata_n_14,
      \bus_wide_gen.data_buf_reg[15]\(10) => buff_rdata_n_15,
      \bus_wide_gen.data_buf_reg[15]\(9) => buff_rdata_n_16,
      \bus_wide_gen.data_buf_reg[15]\(8) => buff_rdata_n_17,
      \bus_wide_gen.data_buf_reg[15]\(7) => buff_rdata_n_18,
      \bus_wide_gen.data_buf_reg[15]\(6) => buff_rdata_n_19,
      \bus_wide_gen.data_buf_reg[15]\(5) => buff_rdata_n_20,
      \bus_wide_gen.data_buf_reg[15]\(4) => buff_rdata_n_21,
      \bus_wide_gen.data_buf_reg[15]\(3) => buff_rdata_n_22,
      \bus_wide_gen.data_buf_reg[15]\(2) => buff_rdata_n_23,
      \bus_wide_gen.data_buf_reg[15]\(1) => buff_rdata_n_24,
      \bus_wide_gen.data_buf_reg[15]\(0) => buff_rdata_n_25,
      \bus_wide_gen.data_buf_reg[16]\ => buff_rdata_n_26,
      \bus_wide_gen.data_buf_reg[16]_0\ => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[17]\ => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[18]\ => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[19]\ => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[20]\ => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[21]\ => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[22]\ => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[24]\ => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[25]\ => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.data_buf_reg[26]\ => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[27]\ => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[28]\ => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[29]\ => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[30]\ => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => rs_rdata_n_1,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \dout_buf_reg[34]_0\ => buff_rdata_n_27,
      empty_n_reg_0(16) => data_pack(34),
      empty_n_reg_0(15) => buff_rdata_n_30,
      empty_n_reg_0(14) => buff_rdata_n_31,
      empty_n_reg_0(13) => buff_rdata_n_32,
      empty_n_reg_0(12) => buff_rdata_n_33,
      empty_n_reg_0(11) => buff_rdata_n_34,
      empty_n_reg_0(10) => buff_rdata_n_35,
      empty_n_reg_0(9) => buff_rdata_n_36,
      empty_n_reg_0(8) => buff_rdata_n_37,
      empty_n_reg_0(7) => buff_rdata_n_38,
      empty_n_reg_0(6) => buff_rdata_n_39,
      empty_n_reg_0(5) => buff_rdata_n_40,
      empty_n_reg_0(4) => buff_rdata_n_41,
      empty_n_reg_0(3) => buff_rdata_n_42,
      empty_n_reg_0(2) => buff_rdata_n_43,
      empty_n_reg_0(1) => buff_rdata_n_44,
      empty_n_reg_0(0) => buff_rdata_n_45,
      m_axi_CTRL_BUS_RREADY => m_axi_CTRL_BUS_RREADY,
      m_axi_CTRL_BUS_RRESP(1 downto 0) => m_axi_CTRL_BUS_RRESP(1 downto 0),
      m_axi_CTRL_BUS_RVALID => m_axi_CTRL_BUS_RVALID,
      p_28_in => p_28_in,
      \pout_reg[3]\ => buff_rdata_n_28,
      \q_reg[8]\ => \bus_wide_gen.fifo_burst_n_7\,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[0]_0\(6) => p_0_out_carry_n_9,
      \usedw_reg[0]_0\(5) => p_0_out_carry_n_10,
      \usedw_reg[0]_0\(4) => p_0_out_carry_n_11,
      \usedw_reg[0]_0\(3) => p_0_out_carry_n_12,
      \usedw_reg[0]_0\(2) => p_0_out_carry_n_13,
      \usedw_reg[0]_0\(1) => p_0_out_carry_n_14,
      \usedw_reg[0]_0\(0) => p_0_out_carry_n_15
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_14,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_13,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_12,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_11,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_10,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_45,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_44,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_43,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_42,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_41,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => rs_rdata_n_7
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_rdata_n_26,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo
     port map (
      CO(0) => last_sect,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => \^q_tmp_reg[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[7]\(0) => \bus_wide_gen.fifo_burst_n_15\,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_4\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_2\,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \^m_axi_ctrl_bus_arvalid\,
      \could_multi_bursts.loop_cnt_reg[4]\ => fifo_rreq_n_25,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => \bus_wide_gen.fifo_burst_n_14\,
      \could_multi_bursts.loop_cnt_reg[5]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_13\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \dout_buf_reg[34]\ => \bus_wide_gen.fifo_burst_n_7\,
      dout_valid_reg => buff_rdata_n_27,
      \end_addr_buf_reg[1]\ => \end_addr_buf_reg_n_0_[1]\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_0,
      \in\(1) => arlen_tmp(3),
      \in\(0) => arlen_tmp(0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_CTRL_BUS_ARREADY => m_axi_CTRL_BUS_ARREADY,
      p_21_in => p_21_in,
      p_28_in => p_28_in,
      pop0 => pop0,
      push => push,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_12\,
      rreq_handling_reg_0 => rreq_handling_reg_n_0,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_16\,
      \sect_end_buf_reg[1]_0\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[3]\(1) => \sect_len_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[3]\(0) => \sect_len_buf_reg_n_0_[0]\
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(1),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(2),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(3),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      I4 => \bus_wide_gen.len_cnt_reg__0\(4),
      I5 => \bus_wide_gen.len_cnt_reg__0\(5),
      O => \p_0_in__0\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__0\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg__0\(6),
      I2 => \bus_wide_gen.len_cnt_reg__0\(7),
      O => \p_0_in__0\(7)
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__0\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_15\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_4,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => \^q_tmp_reg[0]\
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_4\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_2\,
      Q => \^m_axi_ctrl_bus_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(10),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[10]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(11),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[11]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(12),
      O => \could_multi_bursts.araddr_buf[12]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(13),
      O => \could_multi_bursts.araddr_buf[13]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(14),
      O => \could_multi_bursts.araddr_buf[14]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(15),
      O => \could_multi_bursts.araddr_buf[15]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(16),
      O => \could_multi_bursts.araddr_buf[16]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(17),
      O => \could_multi_bursts.araddr_buf[17]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(18),
      O => \could_multi_bursts.araddr_buf[18]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(19),
      O => \could_multi_bursts.araddr_buf[19]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(20),
      O => \could_multi_bursts.araddr_buf[20]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(21),
      O => \could_multi_bursts.araddr_buf[21]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(22),
      O => \could_multi_bursts.araddr_buf[22]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(23),
      O => \could_multi_bursts.araddr_buf[23]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(24),
      O => \could_multi_bursts.araddr_buf[24]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(25),
      O => \could_multi_bursts.araddr_buf[25]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(26),
      O => \could_multi_bursts.araddr_buf[26]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(27),
      O => \could_multi_bursts.araddr_buf[27]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(28),
      O => \could_multi_bursts.araddr_buf[28]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(29),
      O => \could_multi_bursts.araddr_buf[29]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(2),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[2]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(30),
      O => \could_multi_bursts.araddr_buf[30]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      I2 => data1(31),
      O => \could_multi_bursts.araddr_buf[31]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \could_multi_bursts.araddr_buf[31]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(3),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[3]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(4),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[4]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(5),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[5]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(6),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[6]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(7),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[7]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(8),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[8]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^m_axi_ctrl_bus_araddr\(4),
      I1 => \^m_axi_ctrl_bus_arlen[1]\(0),
      I2 => \^m_axi_ctrl_bus_arlen[1]\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^m_axi_ctrl_bus_araddr\(3),
      I1 => \^m_axi_ctrl_bus_arlen[1]\(1),
      I2 => \^m_axi_ctrl_bus_arlen[1]\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^m_axi_ctrl_bus_araddr\(2),
      I1 => \^m_axi_ctrl_bus_arlen[1]\(1),
      I2 => \^m_axi_ctrl_bus_arlen[1]\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_ctrl_bus_araddr\(1),
      I1 => \^m_axi_ctrl_bus_arlen[1]\(1),
      I2 => \^m_axi_ctrl_bus_arlen[1]\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_ctrl_bus_araddr\(0),
      I1 => \^m_axi_ctrl_bus_arlen[1]\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_7_n_0\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data1(9),
      I1 => \could_multi_bursts.araddr_buf[31]_i_4_n_0\,
      O => \could_multi_bursts.araddr_buf[9]_i_1_n_0\
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[10]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(8),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[11]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(9),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[12]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(10),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[13]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(11),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[14]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(12),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[15]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(13),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[16]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(14),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \NLW_could_multi_bursts.araddr_buf_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^m_axi_ctrl_bus_araddr\(8 downto 7),
      O(7 downto 0) => data1(16 downto 9),
      S(7 downto 0) => \^m_axi_ctrl_bus_araddr\(14 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[17]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(15),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[18]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(16),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[19]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(17),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[20]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(18),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[21]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(19),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[22]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(20),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[23]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(21),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[24]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(22),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \NLW_could_multi_bursts.araddr_buf_reg[24]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(24 downto 17),
      S(7 downto 0) => \^m_axi_ctrl_bus_araddr\(22 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[25]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(23),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[26]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(24),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[27]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(25),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[28]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(26),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[29]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(27),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[2]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(0),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[30]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(28),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(29),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[31]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_3\,
      CO(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_5_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_5_O_UNCONNECTED\(7),
      O(6 downto 0) => data1(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => \^m_axi_ctrl_bus_araddr\(29 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[3]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(1),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[4]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(2),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[5]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(3),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[6]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(4),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[7]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(5),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[8]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(6),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      DI(7 downto 1) => \^m_axi_ctrl_bus_araddr\(6 downto 0),
      DI(0) => '0',
      O(7 downto 1) => data1(8 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED\(0),
      S(7 downto 6) => \^m_axi_ctrl_bus_araddr\(6 downto 5),
      S(5) => \could_multi_bursts.araddr_buf[8]_i_3_n_0\,
      S(4) => \could_multi_bursts.araddr_buf[8]_i_4_n_0\,
      S(3) => \could_multi_bursts.araddr_buf[8]_i_5_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_6_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_7_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \could_multi_bursts.araddr_buf[9]_i_1_n_0\,
      Q => \^m_axi_ctrl_bus_araddr\(7),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^m_axi_ctrl_bus_arlen[1]\(0),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^m_axi_ctrl_bus_arlen[1]\(1),
      R => \^q_tmp_reg[0]\
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^q_tmp_reg[0]\
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[31]\,
      Q => p_0_in0_in(0),
      R => \^q_tmp_reg[0]\
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[1]\,
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[2]\,
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]\
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized1\
     port map (
      E(0) => \bus_wide_gen.last_split\,
      SR(0) => \^q_tmp_reg[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \^m_axi_ctrl_bus_arvalid\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \dout_buf_reg[34]\(0) => data_pack(34),
      \dout_buf_reg[34]_0\ => buff_rdata_n_28,
      fifo_burst_ready => fifo_burst_ready,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_CTRL_BUS_ARREADY => m_axi_CTRL_BUS_ARREADY,
      push => push,
      \q_reg[8]\ => \bus_wide_gen.fifo_burst_n_7\
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rreq_n_5,
      D(18) => fifo_rreq_n_6,
      D(17) => fifo_rreq_n_7,
      D(16) => fifo_rreq_n_8,
      D(15) => fifo_rreq_n_9,
      D(14) => fifo_rreq_n_10,
      D(13) => fifo_rreq_n_11,
      D(12) => fifo_rreq_n_12,
      D(11) => fifo_rreq_n_13,
      D(10) => fifo_rreq_n_14,
      D(9) => fifo_rreq_n_15,
      D(8) => fifo_rreq_n_16,
      D(7) => fifo_rreq_n_17,
      D(6) => fifo_rreq_n_18,
      D(5) => fifo_rreq_n_19,
      D(4) => fifo_rreq_n_20,
      D(3) => fifo_rreq_n_21,
      D(2) => fifo_rreq_n_22,
      D(1) => fifo_rreq_n_23,
      D(0) => fifo_rreq_n_24,
      DI(0) => fifo_rreq_data(33),
      E(0) => align_len,
      Q(19) => \sect_cnt_reg_n_0_[19]\,
      Q(18) => \sect_cnt_reg_n_0_[18]\,
      Q(17) => \sect_cnt_reg_n_0_[17]\,
      Q(16) => \sect_cnt_reg_n_0_[16]\,
      Q(15) => \sect_cnt_reg_n_0_[15]\,
      Q(14) => \sect_cnt_reg_n_0_[14]\,
      Q(13) => \sect_cnt_reg_n_0_[13]\,
      Q(12) => \sect_cnt_reg_n_0_[12]\,
      Q(11) => \sect_cnt_reg_n_0_[11]\,
      Q(10) => \sect_cnt_reg_n_0_[10]\,
      Q(9) => \sect_cnt_reg_n_0_[9]\,
      Q(8) => \sect_cnt_reg_n_0_[8]\,
      Q(7) => \sect_cnt_reg_n_0_[7]\,
      Q(6) => \sect_cnt_reg_n_0_[6]\,
      Q(5) => \sect_cnt_reg_n_0_[5]\,
      Q(4) => \sect_cnt_reg_n_0_[4]\,
      Q(3) => \sect_cnt_reg_n_0_[3]\,
      Q(2) => \sect_cnt_reg_n_0_[2]\,
      Q(1) => \sect_cnt_reg_n_0_[1]\,
      Q(0) => \sect_cnt_reg_n_0_[0]\,
      S(6) => fifo_rreq_n_26,
      S(5) => fifo_rreq_n_27,
      S(4) => fifo_rreq_n_28,
      S(3) => fifo_rreq_n_29,
      S(2) => fifo_rreq_n_30,
      S(1) => fifo_rreq_n_31,
      S(0) => fifo_rreq_n_32,
      SR(0) => \^q_tmp_reg[0]\,
      \align_len_reg[31]\(0) => zero_len_event0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.loop_cnt_reg[5]\(2 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 3),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_0,
      full_n_reg_0 => \^full_n_reg\,
      invalid_len_event0 => invalid_len_event0,
      next_rreq => next_rreq,
      p_0_in0_in(0) => p_0_in0_in(0),
      p_21_in => p_21_in,
      pop0 => pop0,
      rreq_handling_reg => rreq_handling_reg_n_0,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => fifo_rreq_n_35,
      \sect_len_buf_reg[3]\ => fifo_rreq_n_25,
      \sect_len_buf_reg[3]_0\(0) => \sect_len_buf_reg_n_0_[3]\,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_0,
      R => \^q_tmp_reg[0]\
    );
first_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_first_sect_carry_CO_UNCONNECTED(7),
      CO(6) => first_sect,
      CO(5) => first_sect_carry_n_2,
      CO(4) => first_sect_carry_n_3,
      CO(3) => NLW_first_sect_carry_CO_UNCONNECTED(3),
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => first_sect_carry_i_1_n_0,
      S(5) => first_sect_carry_i_2_n_0,
      S(4) => first_sect_carry_i_3_n_0,
      S(3) => first_sect_carry_i_4_n_0,
      S(2) => first_sect_carry_i_5_n_0,
      S(1) => first_sect_carry_i_6_n_0,
      S(0) => first_sect_carry_i_7_n_0
    );
first_sect_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[19]\,
      I1 => \sect_cnt_reg_n_0_[18]\,
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[17]\,
      I1 => \sect_cnt_reg_n_0_[16]\,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[14]\,
      I1 => \sect_cnt_reg_n_0_[13]\,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[11]\,
      I1 => \sect_cnt_reg_n_0_[10]\,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => first_sect_carry_i_4_n_0
    );
first_sect_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => \sect_cnt_reg_n_0_[7]\,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => first_sect_carry_i_5_n_0
    );
first_sect_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[5]\,
      I1 => \sect_cnt_reg_n_0_[4]\,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => first_sect_carry_i_6_n_0
    );
first_sect_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[2]\,
      I1 => \sect_cnt_reg_n_0_[1]\,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => first_sect_carry_i_7_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => \^q_tmp_reg[0]\
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^q_tmp_reg[0]\
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^q_tmp_reg[0]\
    );
last_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_last_sect_carry_CO_UNCONNECTED(7),
      CO(6) => last_sect,
      CO(5) => last_sect_carry_n_2,
      CO(4) => last_sect_carry_n_3,
      CO(3) => NLW_last_sect_carry_CO_UNCONNECTED(3),
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => fifo_rreq_n_26,
      S(5) => fifo_rreq_n_27,
      S(4) => fifo_rreq_n_28,
      S(3) => fifo_rreq_n_29,
      S(2) => fifo_rreq_n_30,
      S(1) => fifo_rreq_n_31,
      S(0) => fifo_rreq_n_32
    );
p_0_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => usedw_reg(0),
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_0_out_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => p_0_out_carry_n_2,
      CO(4) => p_0_out_carry_n_3,
      CO(3) => NLW_p_0_out_carry_CO_UNCONNECTED(3),
      CO(2) => p_0_out_carry_n_5,
      CO(1) => p_0_out_carry_n_6,
      CO(0) => p_0_out_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => usedw_reg(5 downto 1),
      DI(0) => usedw19_out,
      O(7) => NLW_p_0_out_carry_O_UNCONNECTED(7),
      O(6) => p_0_out_carry_n_9,
      O(5) => p_0_out_carry_n_10,
      O(4) => p_0_out_carry_n_11,
      O(3) => p_0_out_carry_n_12,
      O(2) => p_0_out_carry_n_13,
      O(1) => p_0_out_carry_n_14,
      O(0) => p_0_out_carry_n_15,
      S(7) => '0',
      S(6) => buff_rdata_n_46,
      S(5) => buff_rdata_n_47,
      S(4) => buff_rdata_n_48,
      S(3) => buff_rdata_n_49,
      S(2) => buff_rdata_n_50,
      S(1) => buff_rdata_n_51,
      S(0) => buff_rdata_n_52
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => rreq_handling_reg_n_0,
      R => \^q_tmp_reg[0]\
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice__parameterized0\
     port map (
      Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY => Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY,
      E(0) => E(0),
      Q(1 downto 0) => Q(2 downto 1),
      SR(0) => \^q_tmp_reg[0]\,
      ap_clk => ap_clk,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[15]\(15) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \bus_wide_gen.data_buf_reg[15]\(14) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \bus_wide_gen.data_buf_reg[15]\(13) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \bus_wide_gen.data_buf_reg[15]\(12) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \bus_wide_gen.data_buf_reg[15]\(11) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \bus_wide_gen.data_buf_reg[15]\(10) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \bus_wide_gen.data_buf_reg[15]\(9) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \bus_wide_gen.data_buf_reg[15]\(8) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \bus_wide_gen.data_buf_reg[15]\(7) => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      \bus_wide_gen.data_buf_reg[15]\(6) => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      \bus_wide_gen.data_buf_reg[15]\(5) => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      \bus_wide_gen.data_buf_reg[15]\(4) => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      \bus_wide_gen.data_buf_reg[15]\(3) => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      \bus_wide_gen.data_buf_reg[15]\(2) => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      \bus_wide_gen.data_buf_reg[15]\(1) => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      \bus_wide_gen.data_buf_reg[15]\(0) => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      \bus_wide_gen.data_buf_reg[31]\ => rs_rdata_n_1,
      \bus_wide_gen.data_buf_reg[31]_0\ => rs_rdata_n_7,
      \bus_wide_gen.rdata_valid_t_reg\ => rs_rdata_n_4,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \c_reg_171_reg[15]\(0) => \c_reg_171_reg[15]\(0),
      p_28_in => p_28_in,
      \r_reg_164_reg[15]\(15 downto 0) => \r_reg_164_reg[15]\(15 downto 0),
      rdata_ack_t => rdata_ack_t,
      \state_reg[0]_0\(0) => \state_reg[0]\(0)
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice_11
     port map (
      Q(0) => rs2f_rreq_valid,
      SR(0) => \^q_tmp_reg[0]\,
      \ap_CS_fsm_reg[0]\(0) => Q(0),
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg[0]\(0),
      ap_clk => ap_clk,
      ap_reg_ioackin_m_axi_rxc_ARREADY_reg => ap_reg_ioackin_m_axi_rxc_ARREADY_reg,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      full_n_reg => \^full_n_reg\,
      \out\(1 downto 0) => \out\(1 downto 0),
      s_ready_t_reg_0 => s_ready_t_reg,
      start_once_reg_reg => start_once_reg_reg
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[0]\,
      I1 => first_sect,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[1]\,
      I1 => first_sect,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[2]\,
      I1 => first_sect,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[3]\,
      I1 => first_sect,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[4]\,
      I1 => first_sect,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[5]\,
      I1 => first_sect,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[6]\,
      I1 => first_sect,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[7]\,
      I1 => first_sect,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => first_sect,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[9]\,
      I1 => first_sect,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[10]\,
      I1 => first_sect,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[11]\,
      I1 => first_sect,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[12]\,
      I1 => first_sect,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[13]\,
      I1 => first_sect,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[14]\,
      I1 => first_sect,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => first_sect,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[16]\,
      I1 => first_sect,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[17]\,
      I1 => first_sect,
      O => sect_addr(29)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[18]\,
      I1 => first_sect,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[19]\,
      I1 => first_sect,
      O => sect_addr(31)
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^q_tmp_reg[0]\
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_24,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sect_cnt_reg[16]_i_2_n_0\,
      CO(6) => \sect_cnt_reg[16]_i_2_n_1\,
      CO(5) => \sect_cnt_reg[16]_i_2_n_2\,
      CO(4) => \sect_cnt_reg[16]_i_2_n_3\,
      CO(3) => \NLW_sect_cnt_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[16]_i_2_n_5\,
      CO(1) => \sect_cnt_reg[16]_i_2_n_6\,
      CO(0) => \sect_cnt_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(16 downto 9),
      S(7) => \sect_cnt_reg_n_0_[16]\,
      S(6) => \sect_cnt_reg_n_0_[15]\,
      S(5) => \sect_cnt_reg_n_0_[14]\,
      S(4) => \sect_cnt_reg_n_0_[13]\,
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_6,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_5,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[19]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt_reg[19]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt_reg[19]_i_3_n_6\,
      CO(0) => \sect_cnt_reg[19]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt_reg[19]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(7 downto 3) => B"00000",
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => \^q_tmp_reg[0]\
    );
\sect_cnt_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \sect_cnt_reg[8]_i_2_n_0\,
      CO(6) => \sect_cnt_reg[8]_i_2_n_1\,
      CO(5) => \sect_cnt_reg[8]_i_2_n_2\,
      CO(4) => \sect_cnt_reg[8]_i_2_n_3\,
      CO(3) => \NLW_sect_cnt_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sect_cnt_reg[8]_i_2_n_5\,
      CO(1) => \sect_cnt_reg[8]_i_2_n_6\,
      CO(0) => \sect_cnt_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(8 downto 1),
      S(7) => \sect_cnt_reg_n_0_[8]\,
      S(6) => \sect_cnt_reg_n_0_[7]\,
      S(5) => \sect_cnt_reg_n_0_[6]\,
      S(4) => \sect_cnt_reg_n_0_[5]\,
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_35,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => \^q_tmp_reg[0]\
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => \^q_tmp_reg[0]\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[2]\,
      I1 => last_sect,
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in0_in(0),
      I1 => last_sect,
      O => \sect_len_buf[3]_i_2_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^q_tmp_reg[0]\
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_len_buf[3]_i_2_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^q_tmp_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_write is
  port (
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_write is
begin
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_reg_slice
     port map (
      SS(0) => SS(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud is
begin
ultra_cv_mac_mulacud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud_DSP48_1
     port map (
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe is
  port (
    \j_i_reg_208_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 28 downto 0 );
    tmp_1_i_reg_369 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    rgb_data_stream_1_V_empty_n : in STD_LOGIC;
    rgb_data_stream_2_V_empty_n : in STD_LOGIC;
    rgb_data_stream_0_V_empty_n : in STD_LOGIC;
    gray_data_stream_0_s_full_n : in STD_LOGIC;
    tmp_1_i_reg_369_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe is
begin
ultra_cv_mac_muladEe_DSP48_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe_DSP48_2
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(28 downto 0) => P(28 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      gray_data_stream_0_s_full_n => gray_data_stream_0_s_full_n,
      \j_i_reg_208_reg[0]\ => \j_i_reg_208_reg[0]\,
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      rgb_data_stream_0_V_empty_n => rgb_data_stream_0_V_empty_n,
      rgb_data_stream_1_V_empty_n => rgb_data_stream_1_V_empty_n,
      rgb_data_stream_2_V_empty_n => rgb_data_stream_2_V_empty_n,
      tmp_1_i_reg_369 => tmp_1_i_reg_369,
      tmp_1_i_reg_369_pp0_iter1_reg => tmp_1_i_reg_369_pp0_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    CvtColor_U0_p_src_data_stream_2_V_read : out STD_LOGIC;
    CvtColor_U0_p_src_rows_V_read : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gray_data_stream_0_s_full_n : in STD_LOGIC;
    CvtColor_1_U0_p_dst_data_stream_2_V_write : in STD_LOGIC;
    gray_data_stream_0_s_empty_n : in STD_LOGIC;
    p_src_data_stream_2_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    p_src_data_stream_0_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_data_stream_1_V_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_src_cols_V_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_src_rows_V_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    CvtColor_U0_ap_start : in STD_LOGIC;
    rgb_rows_V_c21_empty_n : in STD_LOGIC;
    rgb_cols_V_c22_empty_n : in STD_LOGIC;
    rgb_data_stream_1_V_empty_n : in STD_LOGIC;
    rgb_data_stream_2_V_empty_n : in STD_LOGIC;
    rgb_data_stream_0_V_empty_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cvtcolor_u0_p_src_data_stream_2_v_read\ : STD_LOGIC;
  signal \^cvtcolor_u0_p_src_rows_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[2]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal i_fu_228_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_i_reg_197 : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_i_reg_197_reg_n_0_[9]\ : STD_LOGIC;
  signal i_reg_364 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_reg_364[10]_i_2_n_0\ : STD_LOGIC;
  signal j_fu_243_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal j_i_reg_208 : STD_LOGIC;
  signal j_i_reg_2080 : STD_LOGIC;
  signal \j_i_reg_208[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_i_reg_208[10]_i_4_n_0\ : STD_LOGIC;
  signal \j_i_reg_208_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_Val2_1_reg_383_reg_n_100 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_101 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_102 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_103 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_104 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_105 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_77 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_78 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_79 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_80 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_81 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_82 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_83 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_84 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_85 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_86 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_87 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_88 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_89 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_90 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_91 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_92 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_93 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_94 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_95 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_96 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_97 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_98 : STD_LOGIC;
  signal p_Val2_1_reg_383_reg_n_99 : STD_LOGIC;
  signal p_src_cols_V_read_reg_350 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_src_rows_V_read_reg_355 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_1_i_fu_238_p2 : STD_LOGIC;
  signal tmp_1_i_reg_369 : STD_LOGIC;
  signal tmp_1_i_reg_3690 : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_1_i_reg_369[0]_i_9_n_0\ : STD_LOGIC;
  signal tmp_1_i_reg_369_pp0_iter1_reg : STD_LOGIC;
  signal \tmp_1_i_reg_369_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_1_i_reg_369_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_1_i_reg_369_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_1_i_reg_369_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_1_i_reg_369_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_1_i_reg_369_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_0 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_1 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_10 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_11 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_12 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_13 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_14 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_15 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_16 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_17 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_18 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_19 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_2 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_20 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_21 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_22 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_23 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_24 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_25 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_26 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_27 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_28 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_29 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_3 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_30 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_31 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_32 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_33 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_34 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_35 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_36 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_37 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_38 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_39 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_4 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_40 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_41 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_42 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_43 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_44 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_45 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_46 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_47 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_5 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_6 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_7 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_8 : STD_LOGIC;
  signal ultra_cv_mac_mulacud_U23_n_9 : STD_LOGIC;
  signal ultra_cv_mac_muladEe_U24_n_0 : STD_LOGIC;
  signal ultra_cv_mac_muladEe_U24_n_1 : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_Val2_1_reg_383_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_1_reg_383_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_1_reg_383_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_1_reg_383_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_1_reg_383_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_1_reg_383_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_1_reg_383_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_1_reg_383_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_1_reg_383_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_1_reg_383_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 29 );
  signal NLW_p_Val2_1_reg_383_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_1_reg_383_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_1_i_reg_369_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_1_i_reg_369_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__2\ : label is "soft_lutpair134";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \i_reg_364[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_reg_364[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \i_reg_364[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_reg_364[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \i_reg_364[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_reg_364[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \i_reg_364[8]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i_reg_364[9]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \j_i_reg_208[1]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \j_i_reg_208[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \j_i_reg_208[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \j_i_reg_208[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \j_i_reg_208[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \j_i_reg_208[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \j_i_reg_208[8]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \j_i_reg_208[9]_i_1\ : label is "soft_lutpair130";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_Val2_1_reg_383_reg : label is "{SYNTH-12 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  CvtColor_U0_p_src_data_stream_2_V_read <= \^cvtcolor_u0_p_src_data_stream_2_v_read\;
  CvtColor_U0_p_src_rows_V_read <= \^cvtcolor_u0_p_src_rows_v_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => gray_data_stream_0_s_full_n,
      I1 => tmp_1_i_reg_369_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ultra_cv_mac_muladEe_U24_n_0,
      O => \SRL_SIG_reg[1][0]\(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => CvtColor_U0_ap_start,
      I3 => rgb_rows_V_c21_empty_n,
      I4 => rgb_cols_V_c22_empty_n,
      I5 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => CvtColor_U0_ap_start,
      I2 => rgb_rows_V_c21_empty_n,
      I3 => rgb_cols_V_c22_empty_n,
      I4 => \^q\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(3),
      I1 => \i_i_reg_197_reg_n_0_[3]\,
      I2 => p_src_rows_V_read_reg_355(2),
      I3 => \i_i_reg_197_reg_n_0_[2]\,
      O => \ap_CS_fsm[2]_i_10_n_0\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(1),
      I1 => \i_i_reg_197_reg_n_0_[1]\,
      I2 => p_src_rows_V_read_reg_355(0),
      I3 => \i_i_reg_197_reg_n_0_[0]\,
      O => \ap_CS_fsm[2]_i_11_n_0\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(14),
      I1 => p_src_rows_V_read_reg_355(15),
      O => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(12),
      I1 => p_src_rows_V_read_reg_355(13),
      O => \ap_CS_fsm[2]_i_13_n_0\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(11),
      I1 => \i_i_reg_197_reg_n_0_[10]\,
      I2 => p_src_rows_V_read_reg_355(10),
      O => \ap_CS_fsm[2]_i_14_n_0\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[9]\,
      I1 => p_src_rows_V_read_reg_355(9),
      I2 => \i_i_reg_197_reg_n_0_[8]\,
      I3 => p_src_rows_V_read_reg_355(8),
      O => \ap_CS_fsm[2]_i_15_n_0\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[7]\,
      I1 => p_src_rows_V_read_reg_355(7),
      I2 => \i_i_reg_197_reg_n_0_[6]\,
      I3 => p_src_rows_V_read_reg_355(6),
      O => \ap_CS_fsm[2]_i_16_n_0\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[5]\,
      I1 => p_src_rows_V_read_reg_355(5),
      I2 => \i_i_reg_197_reg_n_0_[4]\,
      I3 => p_src_rows_V_read_reg_355(4),
      O => \ap_CS_fsm[2]_i_17_n_0\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[3]\,
      I1 => p_src_rows_V_read_reg_355(3),
      I2 => \i_i_reg_197_reg_n_0_[2]\,
      I3 => p_src_rows_V_read_reg_355(2),
      O => \ap_CS_fsm[2]_i_18_n_0\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[1]\,
      I1 => p_src_rows_V_read_reg_355(1),
      I2 => \i_i_reg_197_reg_n_0_[0]\,
      I3 => p_src_rows_V_read_reg_355(0),
      O => \ap_CS_fsm[2]_i_19_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => \ap_CS_fsm[2]_i_3_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD00F0"
    )
        port map (
      I0 => tmp_1_i_reg_369_pp0_iter1_reg,
      I1 => gray_data_stream_0_s_full_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_1_i_fu_238_p2,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[2]_i_3_n_0\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(15),
      I1 => p_src_rows_V_read_reg_355(14),
      O => \ap_CS_fsm[2]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(13),
      I1 => p_src_rows_V_read_reg_355(12),
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(11),
      I1 => \i_i_reg_197_reg_n_0_[10]\,
      I2 => p_src_rows_V_read_reg_355(10),
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(9),
      I1 => \i_i_reg_197_reg_n_0_[9]\,
      I2 => p_src_rows_V_read_reg_355(8),
      I3 => \i_i_reg_197_reg_n_0_[8]\,
      O => \ap_CS_fsm[2]_i_7_n_0\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(7),
      I1 => \i_i_reg_197_reg_n_0_[7]\,
      I2 => p_src_rows_V_read_reg_355(6),
      I3 => \i_i_reg_197_reg_n_0_[6]\,
      O => \ap_CS_fsm[2]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_src_rows_V_read_reg_355(5),
      I1 => \i_i_reg_197_reg_n_0_[5]\,
      I2 => p_src_rows_V_read_reg_355(4),
      I3 => \i_i_reg_197_reg_n_0_[4]\,
      O => \ap_CS_fsm[2]_i_9_n_0\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020222020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => tmp_1_i_fu_238_p2,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ultra_cv_mac_muladEe_U24_n_1,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \^co\(0),
      CO(6) => \ap_CS_fsm_reg[2]_i_2_n_1\,
      CO(5) => \ap_CS_fsm_reg[2]_i_2_n_2\,
      CO(4) => \ap_CS_fsm_reg[2]_i_2_n_3\,
      CO(3) => \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_5\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_6\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_7\,
      DI(7) => \ap_CS_fsm[2]_i_4_n_0\,
      DI(6) => \ap_CS_fsm[2]_i_5_n_0\,
      DI(5) => \ap_CS_fsm[2]_i_6_n_0\,
      DI(4) => \ap_CS_fsm[2]_i_7_n_0\,
      DI(3) => \ap_CS_fsm[2]_i_8_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_9_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_10_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_11_n_0\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[2]_i_12_n_0\,
      S(6) => \ap_CS_fsm[2]_i_13_n_0\,
      S(5) => \ap_CS_fsm[2]_i_14_n_0\,
      S(4) => \ap_CS_fsm[2]_i_15_n_0\,
      S(3) => \ap_CS_fsm[2]_i_16_n_0\,
      S(2) => \ap_CS_fsm[2]_i_17_n_0\,
      S(1) => \ap_CS_fsm[2]_i_18_n_0\,
      S(0) => \ap_CS_fsm[2]_i_19_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD00000000000"
    )
        port map (
      I0 => tmp_1_i_reg_3690,
      I1 => tmp_1_i_fu_238_p2,
      I2 => \^q\(1),
      I3 => \^co\(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00000"
    )
        port map (
      I0 => tmp_1_i_fu_238_p2,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ultra_cv_mac_muladEe_U24_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ultra_cv_mac_muladEe_U24_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\i_i_reg_197[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => CvtColor_U0_ap_start,
      I1 => rgb_rows_V_c21_empty_n,
      I2 => rgb_cols_V_c22_empty_n,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state6,
      O => i_i_reg_197
    );
\i_i_reg_197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(0),
      Q => \i_i_reg_197_reg_n_0_[0]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(10),
      Q => \i_i_reg_197_reg_n_0_[10]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(1),
      Q => \i_i_reg_197_reg_n_0_[1]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(2),
      Q => \i_i_reg_197_reg_n_0_[2]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(3),
      Q => \i_i_reg_197_reg_n_0_[3]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(4),
      Q => \i_i_reg_197_reg_n_0_[4]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(5),
      Q => \i_i_reg_197_reg_n_0_[5]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(6),
      Q => \i_i_reg_197_reg_n_0_[6]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(7),
      Q => \i_i_reg_197_reg_n_0_[7]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(8),
      Q => \i_i_reg_197_reg_n_0_[8]\,
      R => i_i_reg_197
    );
\i_i_reg_197_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_reg_364(9),
      Q => \i_i_reg_197_reg_n_0_[9]\,
      R => i_i_reg_197
    );
\i_reg_364[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[0]\,
      O => i_fu_228_p2(0)
    );
\i_reg_364[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[10]\,
      I1 => \i_i_reg_197_reg_n_0_[8]\,
      I2 => \i_i_reg_197_reg_n_0_[6]\,
      I3 => \i_reg_364[10]_i_2_n_0\,
      I4 => \i_i_reg_197_reg_n_0_[7]\,
      I5 => \i_i_reg_197_reg_n_0_[9]\,
      O => i_fu_228_p2(10)
    );
\i_reg_364[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[5]\,
      I1 => \i_i_reg_197_reg_n_0_[4]\,
      I2 => \i_i_reg_197_reg_n_0_[2]\,
      I3 => \i_i_reg_197_reg_n_0_[0]\,
      I4 => \i_i_reg_197_reg_n_0_[1]\,
      I5 => \i_i_reg_197_reg_n_0_[3]\,
      O => \i_reg_364[10]_i_2_n_0\
    );
\i_reg_364[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[0]\,
      I1 => \i_i_reg_197_reg_n_0_[1]\,
      O => i_fu_228_p2(1)
    );
\i_reg_364[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[2]\,
      I1 => \i_i_reg_197_reg_n_0_[0]\,
      I2 => \i_i_reg_197_reg_n_0_[1]\,
      O => i_fu_228_p2(2)
    );
\i_reg_364[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[3]\,
      I1 => \i_i_reg_197_reg_n_0_[1]\,
      I2 => \i_i_reg_197_reg_n_0_[0]\,
      I3 => \i_i_reg_197_reg_n_0_[2]\,
      O => i_fu_228_p2(3)
    );
\i_reg_364[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[4]\,
      I1 => \i_i_reg_197_reg_n_0_[2]\,
      I2 => \i_i_reg_197_reg_n_0_[0]\,
      I3 => \i_i_reg_197_reg_n_0_[1]\,
      I4 => \i_i_reg_197_reg_n_0_[3]\,
      O => i_fu_228_p2(4)
    );
\i_reg_364[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[3]\,
      I1 => \i_i_reg_197_reg_n_0_[1]\,
      I2 => \i_i_reg_197_reg_n_0_[0]\,
      I3 => \i_i_reg_197_reg_n_0_[2]\,
      I4 => \i_i_reg_197_reg_n_0_[4]\,
      I5 => \i_i_reg_197_reg_n_0_[5]\,
      O => i_fu_228_p2(5)
    );
\i_reg_364[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[6]\,
      I1 => \i_reg_364[10]_i_2_n_0\,
      O => i_fu_228_p2(6)
    );
\i_reg_364[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[7]\,
      I1 => \i_reg_364[10]_i_2_n_0\,
      I2 => \i_i_reg_197_reg_n_0_[6]\,
      O => i_fu_228_p2(7)
    );
\i_reg_364[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[8]\,
      I1 => \i_i_reg_197_reg_n_0_[6]\,
      I2 => \i_reg_364[10]_i_2_n_0\,
      I3 => \i_i_reg_197_reg_n_0_[7]\,
      O => i_fu_228_p2(8)
    );
\i_reg_364[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \i_i_reg_197_reg_n_0_[9]\,
      I1 => \i_i_reg_197_reg_n_0_[7]\,
      I2 => \i_reg_364[10]_i_2_n_0\,
      I3 => \i_i_reg_197_reg_n_0_[6]\,
      I4 => \i_i_reg_197_reg_n_0_[8]\,
      O => i_fu_228_p2(9)
    );
\i_reg_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(0),
      Q => i_reg_364(0),
      R => '0'
    );
\i_reg_364_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(10),
      Q => i_reg_364(10),
      R => '0'
    );
\i_reg_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(1),
      Q => i_reg_364(1),
      R => '0'
    );
\i_reg_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(2),
      Q => i_reg_364(2),
      R => '0'
    );
\i_reg_364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(3),
      Q => i_reg_364(3),
      R => '0'
    );
\i_reg_364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(4),
      Q => i_reg_364(4),
      R => '0'
    );
\i_reg_364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(5),
      Q => i_reg_364(5),
      R => '0'
    );
\i_reg_364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(6),
      Q => i_reg_364(6),
      R => '0'
    );
\i_reg_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(7),
      Q => i_reg_364(7),
      R => '0'
    );
\i_reg_364_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(8),
      Q => i_reg_364(8),
      R => '0'
    );
\i_reg_364_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_228_p2(9),
      Q => i_reg_364(9),
      R => '0'
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => ultra_cv_mac_muladEe_U24_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => tmp_1_i_reg_369_pp0_iter1_reg,
      I3 => gray_data_stream_0_s_full_n,
      O => internal_empty_n_reg
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => gray_data_stream_0_s_empty_n,
      I1 => CvtColor_1_U0_p_dst_data_stream_2_V_write,
      I2 => gray_data_stream_0_s_full_n,
      I3 => tmp_1_i_reg_369_pp0_iter1_reg,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => ultra_cv_mac_muladEe_U24_n_0,
      O => internal_full_n_reg
    );
\j_i_reg_208[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(0),
      O => \j_i_reg_208[0]_i_1_n_0\
    );
\j_i_reg_208[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => ultra_cv_mac_muladEe_U24_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_1_i_fu_238_p2,
      I4 => \^q\(1),
      I5 => \^co\(0),
      O => j_i_reg_208
    );
\j_i_reg_208[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ultra_cv_mac_muladEe_U24_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_1_i_fu_238_p2,
      O => j_i_reg_2080
    );
\j_i_reg_208[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(10),
      I1 => \j_i_reg_208_reg__0\(8),
      I2 => \j_i_reg_208_reg__0\(6),
      I3 => \j_i_reg_208[10]_i_4_n_0\,
      I4 => \j_i_reg_208_reg__0\(7),
      I5 => \j_i_reg_208_reg__0\(9),
      O => j_fu_243_p2(10)
    );
\j_i_reg_208[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(5),
      I1 => \j_i_reg_208_reg__0\(4),
      I2 => \j_i_reg_208_reg__0\(2),
      I3 => \j_i_reg_208_reg__0\(1),
      I4 => \j_i_reg_208_reg__0\(0),
      I5 => \j_i_reg_208_reg__0\(3),
      O => \j_i_reg_208[10]_i_4_n_0\
    );
\j_i_reg_208[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(1),
      I1 => \j_i_reg_208_reg__0\(0),
      O => j_fu_243_p2(1)
    );
\j_i_reg_208[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(2),
      I1 => \j_i_reg_208_reg__0\(1),
      I2 => \j_i_reg_208_reg__0\(0),
      O => j_fu_243_p2(2)
    );
\j_i_reg_208[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(3),
      I1 => \j_i_reg_208_reg__0\(0),
      I2 => \j_i_reg_208_reg__0\(1),
      I3 => \j_i_reg_208_reg__0\(2),
      O => j_fu_243_p2(3)
    );
\j_i_reg_208[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(4),
      I1 => \j_i_reg_208_reg__0\(2),
      I2 => \j_i_reg_208_reg__0\(1),
      I3 => \j_i_reg_208_reg__0\(0),
      I4 => \j_i_reg_208_reg__0\(3),
      O => j_fu_243_p2(4)
    );
\j_i_reg_208[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(3),
      I1 => \j_i_reg_208_reg__0\(0),
      I2 => \j_i_reg_208_reg__0\(1),
      I3 => \j_i_reg_208_reg__0\(2),
      I4 => \j_i_reg_208_reg__0\(4),
      I5 => \j_i_reg_208_reg__0\(5),
      O => j_fu_243_p2(5)
    );
\j_i_reg_208[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(6),
      I1 => \j_i_reg_208[10]_i_4_n_0\,
      O => j_fu_243_p2(6)
    );
\j_i_reg_208[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(7),
      I1 => \j_i_reg_208[10]_i_4_n_0\,
      I2 => \j_i_reg_208_reg__0\(6),
      O => j_fu_243_p2(7)
    );
\j_i_reg_208[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(8),
      I1 => \j_i_reg_208_reg__0\(6),
      I2 => \j_i_reg_208[10]_i_4_n_0\,
      I3 => \j_i_reg_208_reg__0\(7),
      O => j_fu_243_p2(8)
    );
\j_i_reg_208[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(9),
      I1 => \j_i_reg_208_reg__0\(7),
      I2 => \j_i_reg_208[10]_i_4_n_0\,
      I3 => \j_i_reg_208_reg__0\(6),
      I4 => \j_i_reg_208_reg__0\(8),
      O => j_fu_243_p2(9)
    );
\j_i_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => \j_i_reg_208[0]_i_1_n_0\,
      Q => \j_i_reg_208_reg__0\(0),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(10),
      Q => \j_i_reg_208_reg__0\(10),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(1),
      Q => \j_i_reg_208_reg__0\(1),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(2),
      Q => \j_i_reg_208_reg__0\(2),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(3),
      Q => \j_i_reg_208_reg__0\(3),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(4),
      Q => \j_i_reg_208_reg__0\(4),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(5),
      Q => \j_i_reg_208_reg__0\(5),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(6),
      Q => \j_i_reg_208_reg__0\(6),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(7),
      Q => \j_i_reg_208_reg__0\(7),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(8),
      Q => \j_i_reg_208_reg__0\(8),
      R => j_i_reg_208
    );
\j_i_reg_208_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_i_reg_2080,
      D => j_fu_243_p2(9),
      Q => \j_i_reg_208_reg__0\(9),
      R => j_i_reg_208
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => ultra_cv_mac_muladEe_U24_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => tmp_1_i_reg_369_pp0_iter1_reg,
      I3 => gray_data_stream_0_s_full_n,
      I4 => CvtColor_1_U0_p_dst_data_stream_2_V_write,
      I5 => gray_data_stream_0_s_empty_n,
      O => E(0)
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => CvtColor_1_U0_p_dst_data_stream_2_V_write,
      I1 => gray_data_stream_0_s_empty_n,
      I2 => ultra_cv_mac_muladEe_U24_n_0,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => tmp_1_i_reg_369_pp0_iter1_reg,
      I5 => gray_data_stream_0_s_full_n,
      O => mOutPtr110_out
    );
p_Val2_1_reg_383_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000100110010001011010000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_1_reg_383_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => p_src_data_stream_0_V_dout(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_1_reg_383_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_1_reg_383_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_1_reg_383_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^cvtcolor_u0_p_src_data_stream_2_v_read\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_1_reg_383_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_Val2_1_reg_383_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 29) => NLW_p_Val2_1_reg_383_reg_P_UNCONNECTED(47 downto 29),
      P(28) => p_Val2_1_reg_383_reg_n_77,
      P(27) => p_Val2_1_reg_383_reg_n_78,
      P(26) => p_Val2_1_reg_383_reg_n_79,
      P(25) => p_Val2_1_reg_383_reg_n_80,
      P(24) => p_Val2_1_reg_383_reg_n_81,
      P(23) => p_Val2_1_reg_383_reg_n_82,
      P(22) => p_Val2_1_reg_383_reg_n_83,
      P(21) => p_Val2_1_reg_383_reg_n_84,
      P(20) => p_Val2_1_reg_383_reg_n_85,
      P(19) => p_Val2_1_reg_383_reg_n_86,
      P(18) => p_Val2_1_reg_383_reg_n_87,
      P(17) => p_Val2_1_reg_383_reg_n_88,
      P(16) => p_Val2_1_reg_383_reg_n_89,
      P(15) => p_Val2_1_reg_383_reg_n_90,
      P(14) => p_Val2_1_reg_383_reg_n_91,
      P(13) => p_Val2_1_reg_383_reg_n_92,
      P(12) => p_Val2_1_reg_383_reg_n_93,
      P(11) => p_Val2_1_reg_383_reg_n_94,
      P(10) => p_Val2_1_reg_383_reg_n_95,
      P(9) => p_Val2_1_reg_383_reg_n_96,
      P(8) => p_Val2_1_reg_383_reg_n_97,
      P(7) => p_Val2_1_reg_383_reg_n_98,
      P(6) => p_Val2_1_reg_383_reg_n_99,
      P(5) => p_Val2_1_reg_383_reg_n_100,
      P(4) => p_Val2_1_reg_383_reg_n_101,
      P(3) => p_Val2_1_reg_383_reg_n_102,
      P(2) => p_Val2_1_reg_383_reg_n_103,
      P(1) => p_Val2_1_reg_383_reg_n_104,
      P(0) => p_Val2_1_reg_383_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_1_reg_383_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_1_reg_383_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => ultra_cv_mac_mulacud_U23_n_0,
      PCIN(46) => ultra_cv_mac_mulacud_U23_n_1,
      PCIN(45) => ultra_cv_mac_mulacud_U23_n_2,
      PCIN(44) => ultra_cv_mac_mulacud_U23_n_3,
      PCIN(43) => ultra_cv_mac_mulacud_U23_n_4,
      PCIN(42) => ultra_cv_mac_mulacud_U23_n_5,
      PCIN(41) => ultra_cv_mac_mulacud_U23_n_6,
      PCIN(40) => ultra_cv_mac_mulacud_U23_n_7,
      PCIN(39) => ultra_cv_mac_mulacud_U23_n_8,
      PCIN(38) => ultra_cv_mac_mulacud_U23_n_9,
      PCIN(37) => ultra_cv_mac_mulacud_U23_n_10,
      PCIN(36) => ultra_cv_mac_mulacud_U23_n_11,
      PCIN(35) => ultra_cv_mac_mulacud_U23_n_12,
      PCIN(34) => ultra_cv_mac_mulacud_U23_n_13,
      PCIN(33) => ultra_cv_mac_mulacud_U23_n_14,
      PCIN(32) => ultra_cv_mac_mulacud_U23_n_15,
      PCIN(31) => ultra_cv_mac_mulacud_U23_n_16,
      PCIN(30) => ultra_cv_mac_mulacud_U23_n_17,
      PCIN(29) => ultra_cv_mac_mulacud_U23_n_18,
      PCIN(28) => ultra_cv_mac_mulacud_U23_n_19,
      PCIN(27) => ultra_cv_mac_mulacud_U23_n_20,
      PCIN(26) => ultra_cv_mac_mulacud_U23_n_21,
      PCIN(25) => ultra_cv_mac_mulacud_U23_n_22,
      PCIN(24) => ultra_cv_mac_mulacud_U23_n_23,
      PCIN(23) => ultra_cv_mac_mulacud_U23_n_24,
      PCIN(22) => ultra_cv_mac_mulacud_U23_n_25,
      PCIN(21) => ultra_cv_mac_mulacud_U23_n_26,
      PCIN(20) => ultra_cv_mac_mulacud_U23_n_27,
      PCIN(19) => ultra_cv_mac_mulacud_U23_n_28,
      PCIN(18) => ultra_cv_mac_mulacud_U23_n_29,
      PCIN(17) => ultra_cv_mac_mulacud_U23_n_30,
      PCIN(16) => ultra_cv_mac_mulacud_U23_n_31,
      PCIN(15) => ultra_cv_mac_mulacud_U23_n_32,
      PCIN(14) => ultra_cv_mac_mulacud_U23_n_33,
      PCIN(13) => ultra_cv_mac_mulacud_U23_n_34,
      PCIN(12) => ultra_cv_mac_mulacud_U23_n_35,
      PCIN(11) => ultra_cv_mac_mulacud_U23_n_36,
      PCIN(10) => ultra_cv_mac_mulacud_U23_n_37,
      PCIN(9) => ultra_cv_mac_mulacud_U23_n_38,
      PCIN(8) => ultra_cv_mac_mulacud_U23_n_39,
      PCIN(7) => ultra_cv_mac_mulacud_U23_n_40,
      PCIN(6) => ultra_cv_mac_mulacud_U23_n_41,
      PCIN(5) => ultra_cv_mac_mulacud_U23_n_42,
      PCIN(4) => ultra_cv_mac_mulacud_U23_n_43,
      PCIN(3) => ultra_cv_mac_mulacud_U23_n_44,
      PCIN(2) => ultra_cv_mac_mulacud_U23_n_45,
      PCIN(1) => ultra_cv_mac_mulacud_U23_n_46,
      PCIN(0) => ultra_cv_mac_mulacud_U23_n_47,
      PCOUT(47 downto 0) => NLW_p_Val2_1_reg_383_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_1_reg_383_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_Val2_1_reg_383_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_Val2_1_reg_383_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ultra_cv_mac_muladEe_U24_n_0,
      I3 => tmp_1_i_reg_369,
      O => \^cvtcolor_u0_p_src_data_stream_2_v_read\
    );
\p_src_cols_V_read_reg_350[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rgb_cols_V_c22_empty_n,
      I2 => rgb_rows_V_c21_empty_n,
      I3 => CvtColor_U0_ap_start,
      O => \^cvtcolor_u0_p_src_rows_v_read\
    );
\p_src_cols_V_read_reg_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(0),
      Q => p_src_cols_V_read_reg_350(0),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(10),
      Q => p_src_cols_V_read_reg_350(10),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(11),
      Q => p_src_cols_V_read_reg_350(11),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(12),
      Q => p_src_cols_V_read_reg_350(12),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(13),
      Q => p_src_cols_V_read_reg_350(13),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(14),
      Q => p_src_cols_V_read_reg_350(14),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(15),
      Q => p_src_cols_V_read_reg_350(15),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(1),
      Q => p_src_cols_V_read_reg_350(1),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(2),
      Q => p_src_cols_V_read_reg_350(2),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(3),
      Q => p_src_cols_V_read_reg_350(3),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(4),
      Q => p_src_cols_V_read_reg_350(4),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(5),
      Q => p_src_cols_V_read_reg_350(5),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(6),
      Q => p_src_cols_V_read_reg_350(6),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(7),
      Q => p_src_cols_V_read_reg_350(7),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(8),
      Q => p_src_cols_V_read_reg_350(8),
      R => '0'
    );
\p_src_cols_V_read_reg_350_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_cols_V_dout(9),
      Q => p_src_cols_V_read_reg_350(9),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(0),
      Q => p_src_rows_V_read_reg_355(0),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(10),
      Q => p_src_rows_V_read_reg_355(10),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(11),
      Q => p_src_rows_V_read_reg_355(11),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(12),
      Q => p_src_rows_V_read_reg_355(12),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(13),
      Q => p_src_rows_V_read_reg_355(13),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(14),
      Q => p_src_rows_V_read_reg_355(14),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(15),
      Q => p_src_rows_V_read_reg_355(15),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(1),
      Q => p_src_rows_V_read_reg_355(1),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(2),
      Q => p_src_rows_V_read_reg_355(2),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(3),
      Q => p_src_rows_V_read_reg_355(3),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(4),
      Q => p_src_rows_V_read_reg_355(4),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(5),
      Q => p_src_rows_V_read_reg_355(5),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(6),
      Q => p_src_rows_V_read_reg_355(6),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(7),
      Q => p_src_rows_V_read_reg_355(7),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(8),
      Q => p_src_rows_V_read_reg_355(8),
      R => '0'
    );
\p_src_rows_V_read_reg_355_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^cvtcolor_u0_p_src_rows_v_read\,
      D => p_src_rows_V_dout(9),
      Q => p_src_rows_V_read_reg_355(9),
      R => '0'
    );
\tmp_1_i_reg_369[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ultra_cv_mac_muladEe_U24_n_0,
      O => tmp_1_i_reg_3690
    );
\tmp_1_i_reg_369[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(1),
      I1 => p_src_cols_V_read_reg_350(1),
      I2 => p_src_cols_V_read_reg_350(0),
      I3 => \j_i_reg_208_reg__0\(0),
      O => \tmp_1_i_reg_369[0]_i_10_n_0\
    );
\tmp_1_i_reg_369[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(14),
      I1 => p_src_cols_V_read_reg_350(15),
      O => \tmp_1_i_reg_369[0]_i_11_n_0\
    );
\tmp_1_i_reg_369[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(12),
      I1 => p_src_cols_V_read_reg_350(13),
      O => \tmp_1_i_reg_369[0]_i_12_n_0\
    );
\tmp_1_i_reg_369[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(11),
      I1 => p_src_cols_V_read_reg_350(10),
      I2 => \j_i_reg_208_reg__0\(10),
      O => \tmp_1_i_reg_369[0]_i_13_n_0\
    );
\tmp_1_i_reg_369[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(9),
      I1 => \j_i_reg_208_reg__0\(9),
      I2 => p_src_cols_V_read_reg_350(8),
      I3 => \j_i_reg_208_reg__0\(8),
      O => \tmp_1_i_reg_369[0]_i_14_n_0\
    );
\tmp_1_i_reg_369[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(7),
      I1 => \j_i_reg_208_reg__0\(7),
      I2 => p_src_cols_V_read_reg_350(6),
      I3 => \j_i_reg_208_reg__0\(6),
      O => \tmp_1_i_reg_369[0]_i_15_n_0\
    );
\tmp_1_i_reg_369[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(5),
      I1 => \j_i_reg_208_reg__0\(5),
      I2 => p_src_cols_V_read_reg_350(4),
      I3 => \j_i_reg_208_reg__0\(4),
      O => \tmp_1_i_reg_369[0]_i_16_n_0\
    );
\tmp_1_i_reg_369[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(3),
      I1 => \j_i_reg_208_reg__0\(3),
      I2 => p_src_cols_V_read_reg_350(2),
      I3 => \j_i_reg_208_reg__0\(2),
      O => \tmp_1_i_reg_369[0]_i_17_n_0\
    );
\tmp_1_i_reg_369[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(1),
      I1 => \j_i_reg_208_reg__0\(1),
      I2 => p_src_cols_V_read_reg_350(0),
      I3 => \j_i_reg_208_reg__0\(0),
      O => \tmp_1_i_reg_369[0]_i_18_n_0\
    );
\tmp_1_i_reg_369[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(15),
      I1 => p_src_cols_V_read_reg_350(14),
      O => \tmp_1_i_reg_369[0]_i_3_n_0\
    );
\tmp_1_i_reg_369[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(13),
      I1 => p_src_cols_V_read_reg_350(12),
      O => \tmp_1_i_reg_369[0]_i_4_n_0\
    );
\tmp_1_i_reg_369[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_src_cols_V_read_reg_350(11),
      I1 => \j_i_reg_208_reg__0\(10),
      I2 => p_src_cols_V_read_reg_350(10),
      O => \tmp_1_i_reg_369[0]_i_5_n_0\
    );
\tmp_1_i_reg_369[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(9),
      I1 => p_src_cols_V_read_reg_350(9),
      I2 => p_src_cols_V_read_reg_350(8),
      I3 => \j_i_reg_208_reg__0\(8),
      O => \tmp_1_i_reg_369[0]_i_6_n_0\
    );
\tmp_1_i_reg_369[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(7),
      I1 => p_src_cols_V_read_reg_350(7),
      I2 => p_src_cols_V_read_reg_350(6),
      I3 => \j_i_reg_208_reg__0\(6),
      O => \tmp_1_i_reg_369[0]_i_7_n_0\
    );
\tmp_1_i_reg_369[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(5),
      I1 => p_src_cols_V_read_reg_350(5),
      I2 => p_src_cols_V_read_reg_350(4),
      I3 => \j_i_reg_208_reg__0\(4),
      O => \tmp_1_i_reg_369[0]_i_8_n_0\
    );
\tmp_1_i_reg_369[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \j_i_reg_208_reg__0\(3),
      I1 => p_src_cols_V_read_reg_350(3),
      I2 => p_src_cols_V_read_reg_350(2),
      I3 => \j_i_reg_208_reg__0\(2),
      O => \tmp_1_i_reg_369[0]_i_9_n_0\
    );
\tmp_1_i_reg_369_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_1_i_reg_3690,
      D => tmp_1_i_reg_369,
      Q => tmp_1_i_reg_369_pp0_iter1_reg,
      R => '0'
    );
\tmp_1_i_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_1_i_reg_3690,
      D => tmp_1_i_fu_238_p2,
      Q => tmp_1_i_reg_369,
      R => '0'
    );
\tmp_1_i_reg_369_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_1_i_fu_238_p2,
      CO(6) => \tmp_1_i_reg_369_reg[0]_i_2_n_1\,
      CO(5) => \tmp_1_i_reg_369_reg[0]_i_2_n_2\,
      CO(4) => \tmp_1_i_reg_369_reg[0]_i_2_n_3\,
      CO(3) => \NLW_tmp_1_i_reg_369_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_1_i_reg_369_reg[0]_i_2_n_5\,
      CO(1) => \tmp_1_i_reg_369_reg[0]_i_2_n_6\,
      CO(0) => \tmp_1_i_reg_369_reg[0]_i_2_n_7\,
      DI(7) => \tmp_1_i_reg_369[0]_i_3_n_0\,
      DI(6) => \tmp_1_i_reg_369[0]_i_4_n_0\,
      DI(5) => \tmp_1_i_reg_369[0]_i_5_n_0\,
      DI(4) => \tmp_1_i_reg_369[0]_i_6_n_0\,
      DI(3) => \tmp_1_i_reg_369[0]_i_7_n_0\,
      DI(2) => \tmp_1_i_reg_369[0]_i_8_n_0\,
      DI(1) => \tmp_1_i_reg_369[0]_i_9_n_0\,
      DI(0) => \tmp_1_i_reg_369[0]_i_10_n_0\,
      O(7 downto 0) => \NLW_tmp_1_i_reg_369_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_1_i_reg_369[0]_i_11_n_0\,
      S(6) => \tmp_1_i_reg_369[0]_i_12_n_0\,
      S(5) => \tmp_1_i_reg_369[0]_i_13_n_0\,
      S(4) => \tmp_1_i_reg_369[0]_i_14_n_0\,
      S(3) => \tmp_1_i_reg_369[0]_i_15_n_0\,
      S(2) => \tmp_1_i_reg_369[0]_i_16_n_0\,
      S(1) => \tmp_1_i_reg_369[0]_i_17_n_0\,
      S(0) => \tmp_1_i_reg_369[0]_i_18_n_0\
    );
ultra_cv_mac_mulacud_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_mulacud
     port map (
      PCOUT(47) => ultra_cv_mac_mulacud_U23_n_0,
      PCOUT(46) => ultra_cv_mac_mulacud_U23_n_1,
      PCOUT(45) => ultra_cv_mac_mulacud_U23_n_2,
      PCOUT(44) => ultra_cv_mac_mulacud_U23_n_3,
      PCOUT(43) => ultra_cv_mac_mulacud_U23_n_4,
      PCOUT(42) => ultra_cv_mac_mulacud_U23_n_5,
      PCOUT(41) => ultra_cv_mac_mulacud_U23_n_6,
      PCOUT(40) => ultra_cv_mac_mulacud_U23_n_7,
      PCOUT(39) => ultra_cv_mac_mulacud_U23_n_8,
      PCOUT(38) => ultra_cv_mac_mulacud_U23_n_9,
      PCOUT(37) => ultra_cv_mac_mulacud_U23_n_10,
      PCOUT(36) => ultra_cv_mac_mulacud_U23_n_11,
      PCOUT(35) => ultra_cv_mac_mulacud_U23_n_12,
      PCOUT(34) => ultra_cv_mac_mulacud_U23_n_13,
      PCOUT(33) => ultra_cv_mac_mulacud_U23_n_14,
      PCOUT(32) => ultra_cv_mac_mulacud_U23_n_15,
      PCOUT(31) => ultra_cv_mac_mulacud_U23_n_16,
      PCOUT(30) => ultra_cv_mac_mulacud_U23_n_17,
      PCOUT(29) => ultra_cv_mac_mulacud_U23_n_18,
      PCOUT(28) => ultra_cv_mac_mulacud_U23_n_19,
      PCOUT(27) => ultra_cv_mac_mulacud_U23_n_20,
      PCOUT(26) => ultra_cv_mac_mulacud_U23_n_21,
      PCOUT(25) => ultra_cv_mac_mulacud_U23_n_22,
      PCOUT(24) => ultra_cv_mac_mulacud_U23_n_23,
      PCOUT(23) => ultra_cv_mac_mulacud_U23_n_24,
      PCOUT(22) => ultra_cv_mac_mulacud_U23_n_25,
      PCOUT(21) => ultra_cv_mac_mulacud_U23_n_26,
      PCOUT(20) => ultra_cv_mac_mulacud_U23_n_27,
      PCOUT(19) => ultra_cv_mac_mulacud_U23_n_28,
      PCOUT(18) => ultra_cv_mac_mulacud_U23_n_29,
      PCOUT(17) => ultra_cv_mac_mulacud_U23_n_30,
      PCOUT(16) => ultra_cv_mac_mulacud_U23_n_31,
      PCOUT(15) => ultra_cv_mac_mulacud_U23_n_32,
      PCOUT(14) => ultra_cv_mac_mulacud_U23_n_33,
      PCOUT(13) => ultra_cv_mac_mulacud_U23_n_34,
      PCOUT(12) => ultra_cv_mac_mulacud_U23_n_35,
      PCOUT(11) => ultra_cv_mac_mulacud_U23_n_36,
      PCOUT(10) => ultra_cv_mac_mulacud_U23_n_37,
      PCOUT(9) => ultra_cv_mac_mulacud_U23_n_38,
      PCOUT(8) => ultra_cv_mac_mulacud_U23_n_39,
      PCOUT(7) => ultra_cv_mac_mulacud_U23_n_40,
      PCOUT(6) => ultra_cv_mac_mulacud_U23_n_41,
      PCOUT(5) => ultra_cv_mac_mulacud_U23_n_42,
      PCOUT(4) => ultra_cv_mac_mulacud_U23_n_43,
      PCOUT(3) => ultra_cv_mac_mulacud_U23_n_44,
      PCOUT(2) => ultra_cv_mac_mulacud_U23_n_45,
      PCOUT(1) => ultra_cv_mac_mulacud_U23_n_46,
      PCOUT(0) => ultra_cv_mac_mulacud_U23_n_47,
      p_src_data_stream_2_V_dout(7 downto 0) => p_src_data_stream_2_V_dout(7 downto 0)
    );
ultra_cv_mac_muladEe_U24: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_mac_muladEe
     port map (
      D(7 downto 0) => D(7 downto 0),
      P(28) => p_Val2_1_reg_383_reg_n_77,
      P(27) => p_Val2_1_reg_383_reg_n_78,
      P(26) => p_Val2_1_reg_383_reg_n_79,
      P(25) => p_Val2_1_reg_383_reg_n_80,
      P(24) => p_Val2_1_reg_383_reg_n_81,
      P(23) => p_Val2_1_reg_383_reg_n_82,
      P(22) => p_Val2_1_reg_383_reg_n_83,
      P(21) => p_Val2_1_reg_383_reg_n_84,
      P(20) => p_Val2_1_reg_383_reg_n_85,
      P(19) => p_Val2_1_reg_383_reg_n_86,
      P(18) => p_Val2_1_reg_383_reg_n_87,
      P(17) => p_Val2_1_reg_383_reg_n_88,
      P(16) => p_Val2_1_reg_383_reg_n_89,
      P(15) => p_Val2_1_reg_383_reg_n_90,
      P(14) => p_Val2_1_reg_383_reg_n_91,
      P(13) => p_Val2_1_reg_383_reg_n_92,
      P(12) => p_Val2_1_reg_383_reg_n_93,
      P(11) => p_Val2_1_reg_383_reg_n_94,
      P(10) => p_Val2_1_reg_383_reg_n_95,
      P(9) => p_Val2_1_reg_383_reg_n_96,
      P(8) => p_Val2_1_reg_383_reg_n_97,
      P(7) => p_Val2_1_reg_383_reg_n_98,
      P(6) => p_Val2_1_reg_383_reg_n_99,
      P(5) => p_Val2_1_reg_383_reg_n_100,
      P(4) => p_Val2_1_reg_383_reg_n_101,
      P(3) => p_Val2_1_reg_383_reg_n_102,
      P(2) => p_Val2_1_reg_383_reg_n_103,
      P(1) => p_Val2_1_reg_383_reg_n_104,
      P(0) => p_Val2_1_reg_383_reg_n_105,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[3]\ => ultra_cv_mac_muladEe_U24_n_1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_0,
      gray_data_stream_0_s_full_n => gray_data_stream_0_s_full_n,
      \j_i_reg_208_reg[0]\ => ultra_cv_mac_muladEe_U24_n_0,
      p_src_data_stream_1_V_dout(7 downto 0) => p_src_data_stream_1_V_dout(7 downto 0),
      rgb_data_stream_0_V_empty_n => rgb_data_stream_0_V_empty_n,
      rgb_data_stream_1_V_empty_n => rgb_data_stream_1_V_empty_n,
      rgb_data_stream_2_V_empty_n => rgb_data_stream_2_V_empty_n,
      tmp_1_i_reg_369 => tmp_1_i_reg_369,
      tmp_1_i_reg_369_pp0_iter1_reg => tmp_1_i_reg_369_pp0_iter1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_RREADY : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    rs2f_rreq_ack : out STD_LOGIC;
    CTRL_BUS_ARREADY : out STD_LOGIC;
    m_axi_CTRL_BUS_ARVALID : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \c_reg_171_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axi_CTRL_BUS_ARLEN[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_reg_164_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_CTRL_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_CTRL_BUS_ARREADY : in STD_LOGIC;
    Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg : in STD_LOGIC;
    ap_reg_ioackin_m_axi_rxc_ARREADY_reg : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  SS(0) <= \^ss\(0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_read
     port map (
      Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY => Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY,
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg[0]\(0),
      ap_clk => ap_clk,
      ap_reg_ioackin_m_axi_rxc_ARREADY_reg => ap_reg_ioackin_m_axi_rxc_ARREADY_reg,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg,
      \c_reg_171_reg[15]\(0) => \c_reg_171_reg[15]\(0),
      full_n_reg => rs2f_rreq_ack,
      m_axi_CTRL_BUS_ARADDR(29 downto 0) => m_axi_CTRL_BUS_ARADDR(29 downto 0),
      \m_axi_CTRL_BUS_ARLEN[1]\(1 downto 0) => \m_axi_CTRL_BUS_ARLEN[1]\(1 downto 0),
      m_axi_CTRL_BUS_ARREADY => m_axi_CTRL_BUS_ARREADY,
      m_axi_CTRL_BUS_ARVALID => m_axi_CTRL_BUS_ARVALID,
      m_axi_CTRL_BUS_RREADY => m_axi_CTRL_BUS_RREADY,
      m_axi_CTRL_BUS_RRESP(1 downto 0) => m_axi_CTRL_BUS_RRESP(1 downto 0),
      m_axi_CTRL_BUS_RVALID => m_axi_CTRL_BUS_RVALID,
      \out\(1 downto 0) => \out\(1 downto 0),
      \q_tmp_reg[0]\ => \^ss\(0),
      \r_reg_164_reg[15]\(15 downto 0) => \r_reg_164_reg[15]\(15 downto 0),
      s_ready_t_reg => CTRL_BUS_ARREADY,
      start_once_reg_reg => start_once_reg_reg,
      \state_reg[0]\(0) => \state_reg[0]\(0)
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi_write
     port map (
      SS(0) => \^ss\(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv is
  port (
    m_axi_CTRL_BUS_AWVALID : out STD_LOGIC;
    m_axi_CTRL_BUS_AWREADY : in STD_LOGIC;
    m_axi_CTRL_BUS_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CTRL_BUS_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_WVALID : out STD_LOGIC;
    m_axi_CTRL_BUS_WREADY : in STD_LOGIC;
    m_axi_CTRL_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_WLAST : out STD_LOGIC;
    m_axi_CTRL_BUS_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_ARVALID : out STD_LOGIC;
    m_axi_CTRL_BUS_ARREADY : in STD_LOGIC;
    m_axi_CTRL_BUS_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CTRL_BUS_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_RVALID : in STD_LOGIC;
    m_axi_CTRL_BUS_RREADY : out STD_LOGIC;
    m_axi_CTRL_BUS_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_RLAST : in STD_LOGIC;
    m_axi_CTRL_BUS_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_BVALID : in STD_LOGIC;
    m_axi_CTRL_BUS_BREADY : out STD_LOGIC;
    m_axi_CTRL_BUS_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_CTRL_BUS_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_stream_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    op_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    op_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    op_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in_stream_TVALID : in STD_LOGIC;
    in_stream_TREADY : out STD_LOGIC;
    op_stream_TVALID : out STD_LOGIC;
    op_stream_TREADY : in STD_LOGIC;
    count_ap_vld : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC
  );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 32;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 32;
  attribute C_M_AXI_CTRL_BUS_ARUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_CTRL_BUS_AWUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_CTRL_BUS_BUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_CTRL_BUS_CACHE_VALUE : integer;
  attribute C_M_AXI_CTRL_BUS_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 3;
  attribute C_M_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 32;
  attribute C_M_AXI_CTRL_BUS_ID_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_CTRL_BUS_PROT_VALUE : integer;
  attribute C_M_AXI_CTRL_BUS_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 0;
  attribute C_M_AXI_CTRL_BUS_RUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_CTRL_BUS_TARGET_ADDR : integer;
  attribute C_M_AXI_CTRL_BUS_TARGET_ADDR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 0;
  attribute C_M_AXI_CTRL_BUS_USER_VALUE : integer;
  attribute C_M_AXI_CTRL_BUS_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 0;
  attribute C_M_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 4;
  attribute C_M_AXI_CTRL_BUS_WUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 32;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is 1;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_1_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_data_stream_2_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2Mat_U0_img_rows_V_read : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_3 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_30 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_31 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_32 : STD_LOGIC;
  signal AXIvideo2Mat_U0_n_4 : STD_LOGIC;
  signal Block_Mat_exit41216_U0_ap_start : STD_LOGIC;
  signal Block_Mat_exit41216_U0_n_0 : STD_LOGIC;
  signal Block_Mat_exit41216_U0_n_2 : STD_LOGIC;
  signal Block_Mat_exit41216_U0_n_4 : STD_LOGIC;
  signal Block_Mat_exit41216_U0_n_5 : STD_LOGIC;
  signal Block_Mat_exit41216_U0_n_8 : STD_LOGIC;
  signal Block_Mat_exit41216_U0_rgb_op_cols_V_read : STD_LOGIC;
  signal Block_Mat_exit412_pr_U0_ap_idle : STD_LOGIC;
  signal Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY : STD_LOGIC;
  signal Block_Mat_exit412_pr_U0_n_1 : STD_LOGIC;
  signal Block_Mat_exit412_pr_U0_n_6 : STD_LOGIC;
  signal Block_Mat_exit412_pr_U0_n_7 : STD_LOGIC;
  signal Block_Mat_exit412_pr_U0_n_9 : STD_LOGIC;
  signal Block_Mat_exit412_pr_U0_rgb_op_cols_V_out_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_Mat_exit412_pr_U0_rgb_rows_V_out_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CTRL_BUS_ARREADY : STD_LOGIC;
  signal CTRL_BUS_RDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CTRL_BUS_RVALID : STD_LOGIC;
  signal CvtColor_1_U0_ap_start : STD_LOGIC;
  signal CvtColor_1_U0_n_3 : STD_LOGIC;
  signal CvtColor_1_U0_n_5 : STD_LOGIC;
  signal CvtColor_1_U0_n_7 : STD_LOGIC;
  signal CvtColor_1_U0_p_dst_data_stream_2_V_write : STD_LOGIC;
  signal CvtColor_1_U0_p_src_cols_V_read : STD_LOGIC;
  signal CvtColor_U0_ap_start : STD_LOGIC;
  signal CvtColor_U0_n_0 : STD_LOGIC;
  signal CvtColor_U0_n_3 : STD_LOGIC;
  signal CvtColor_U0_n_4 : STD_LOGIC;
  signal CvtColor_U0_n_6 : STD_LOGIC;
  signal CvtColor_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal CvtColor_U0_p_src_data_stream_2_V_read : STD_LOGIC;
  signal CvtColor_U0_p_src_rows_V_read : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_4 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal \bus_read/rs2f_rreq_ack\ : STD_LOGIC;
  signal \bus_read/rs_rreq/next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gray_cols_V_c_U_n_1 : STD_LOGIC;
  signal gray_cols_V_c_U_n_10 : STD_LOGIC;
  signal gray_cols_V_c_U_n_11 : STD_LOGIC;
  signal gray_cols_V_c_U_n_2 : STD_LOGIC;
  signal gray_cols_V_c_U_n_3 : STD_LOGIC;
  signal gray_cols_V_c_U_n_4 : STD_LOGIC;
  signal gray_cols_V_c_U_n_7 : STD_LOGIC;
  signal gray_cols_V_c_U_n_8 : STD_LOGIC;
  signal gray_cols_V_c_U_n_9 : STD_LOGIC;
  signal gray_cols_V_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gray_cols_V_c_empty_n : STD_LOGIC;
  signal gray_data_stream_0_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gray_data_stream_0_s_empty_n : STD_LOGIC;
  signal gray_data_stream_0_s_full_n : STD_LOGIC;
  signal gray_rows_V_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gray_rows_V_c_empty_n : STD_LOGIC;
  signal gray_rows_V_c_full_n : STD_LOGIC;
  signal \grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_sel_wr037_out\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_1 : STD_LOGIC;
  signal mOutPtr110_out_5 : STD_LOGIC;
  signal mOutPtr110_out_7 : STD_LOGIC;
  signal mOutPtr110_out_8 : STD_LOGIC;
  signal mOutPtr110_out_9 : STD_LOGIC;
  signal \^m_axi_ctrl_bus_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_ctrl_bus_arlen\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^op_stream_tdata\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rgb_cols_V_c22_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rgb_cols_V_c22_empty_n : STD_LOGIC;
  signal rgb_cols_V_c22_full_n : STD_LOGIC;
  signal rgb_cols_V_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rgb_cols_V_c_empty_n : STD_LOGIC;
  signal rgb_cols_V_c_full_n : STD_LOGIC;
  signal rgb_data_stream_0_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_data_stream_0_V_empty_n : STD_LOGIC;
  signal rgb_data_stream_0_V_full_n : STD_LOGIC;
  signal rgb_data_stream_1_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_data_stream_1_V_empty_n : STD_LOGIC;
  signal rgb_data_stream_1_V_full_n : STD_LOGIC;
  signal rgb_data_stream_2_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_data_stream_2_V_empty_n : STD_LOGIC;
  signal rgb_data_stream_2_V_full_n : STD_LOGIC;
  signal rgb_op_cols_V_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rgb_op_cols_V_c_empty_n : STD_LOGIC;
  signal rgb_op_cols_V_c_full_n : STD_LOGIC;
  signal rgb_op_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_op_data_stream_0_empty_n : STD_LOGIC;
  signal rgb_op_data_stream_0_full_n : STD_LOGIC;
  signal rgb_op_data_stream_1_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_op_data_stream_1_empty_n : STD_LOGIC;
  signal rgb_op_data_stream_1_full_n : STD_LOGIC;
  signal rgb_op_data_stream_2_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rgb_op_data_stream_2_empty_n : STD_LOGIC;
  signal rgb_op_data_stream_2_full_n : STD_LOGIC;
  signal rgb_op_rows_V_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rgb_op_rows_V_c_empty_n : STD_LOGIC;
  signal rgb_op_rows_V_c_full_n : STD_LOGIC;
  signal rgb_rows_V_c21_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rgb_rows_V_c21_empty_n : STD_LOGIC;
  signal rgb_rows_V_c21_full_n : STD_LOGIC;
  signal rgb_rows_V_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rgb_rows_V_c_empty_n : STD_LOGIC;
  signal rgb_rows_V_c_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_6 : STD_LOGIC;
  signal start_for_Block_Mat_exit41216_U0_full_n : STD_LOGIC;
  signal start_for_Block_MfYi_U_n_2 : STD_LOGIC;
  signal start_for_CvtColoeOg_U_n_2 : STD_LOGIC;
  signal start_for_CvtColoeOg_U_n_3 : STD_LOGIC;
  signal start_for_CvtColog8j_U_n_3 : STD_LOGIC;
  signal start_for_CvtColog8j_U_n_5 : STD_LOGIC;
  signal start_for_CvtColog8j_U_n_6 : STD_LOGIC;
  signal start_for_CvtColog8j_U_n_8 : STD_LOGIC;
  signal start_for_CvtColor_1_U0_full_n : STD_LOGIC;
  signal start_for_CvtColor_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_0 : STD_LOGIC;
  signal tmp_i_fu_223_p2 : STD_LOGIC;
  signal ultra_cv_CTRL_BUS_m_axi_U_n_0 : STD_LOGIC;
  signal ultra_cv_CTRL_BUS_m_axi_U_n_1 : STD_LOGIC;
begin
  ap_done <= \^ap_done\;
  count_ap_vld <= \^ap_done\;
  m_axi_CTRL_BUS_ARADDR(31 downto 2) <= \^m_axi_ctrl_bus_araddr\(31 downto 2);
  m_axi_CTRL_BUS_ARADDR(1) <= \<const0>\;
  m_axi_CTRL_BUS_ARADDR(0) <= \<const0>\;
  m_axi_CTRL_BUS_ARBURST(1) <= \<const0>\;
  m_axi_CTRL_BUS_ARBURST(0) <= \<const1>\;
  m_axi_CTRL_BUS_ARCACHE(3) <= \<const0>\;
  m_axi_CTRL_BUS_ARCACHE(2) <= \<const0>\;
  m_axi_CTRL_BUS_ARCACHE(1) <= \<const1>\;
  m_axi_CTRL_BUS_ARCACHE(0) <= \<const1>\;
  m_axi_CTRL_BUS_ARID(0) <= \<const0>\;
  m_axi_CTRL_BUS_ARLEN(7) <= \<const0>\;
  m_axi_CTRL_BUS_ARLEN(6) <= \<const0>\;
  m_axi_CTRL_BUS_ARLEN(5) <= \<const0>\;
  m_axi_CTRL_BUS_ARLEN(4) <= \<const0>\;
  m_axi_CTRL_BUS_ARLEN(3) <= \^m_axi_ctrl_bus_arlen\(1);
  m_axi_CTRL_BUS_ARLEN(2) <= \^m_axi_ctrl_bus_arlen\(1);
  m_axi_CTRL_BUS_ARLEN(1 downto 0) <= \^m_axi_ctrl_bus_arlen\(1 downto 0);
  m_axi_CTRL_BUS_ARLOCK(1) <= \<const0>\;
  m_axi_CTRL_BUS_ARLOCK(0) <= \<const0>\;
  m_axi_CTRL_BUS_ARPROT(2) <= \<const0>\;
  m_axi_CTRL_BUS_ARPROT(1) <= \<const0>\;
  m_axi_CTRL_BUS_ARPROT(0) <= \<const0>\;
  m_axi_CTRL_BUS_ARQOS(3) <= \<const0>\;
  m_axi_CTRL_BUS_ARQOS(2) <= \<const0>\;
  m_axi_CTRL_BUS_ARQOS(1) <= \<const0>\;
  m_axi_CTRL_BUS_ARQOS(0) <= \<const0>\;
  m_axi_CTRL_BUS_ARREGION(3) <= \<const0>\;
  m_axi_CTRL_BUS_ARREGION(2) <= \<const0>\;
  m_axi_CTRL_BUS_ARREGION(1) <= \<const0>\;
  m_axi_CTRL_BUS_ARREGION(0) <= \<const0>\;
  m_axi_CTRL_BUS_ARSIZE(2) <= \<const0>\;
  m_axi_CTRL_BUS_ARSIZE(1) <= \<const1>\;
  m_axi_CTRL_BUS_ARSIZE(0) <= \<const0>\;
  m_axi_CTRL_BUS_ARUSER(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(31) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(30) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(29) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(28) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(27) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(26) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(25) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(24) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(23) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(22) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(21) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(20) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(19) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(18) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(17) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(16) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(15) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(14) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(13) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(12) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(11) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(10) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(9) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(8) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(7) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(6) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(5) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(4) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(3) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(2) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(1) <= \<const0>\;
  m_axi_CTRL_BUS_AWADDR(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWBURST(1) <= \<const0>\;
  m_axi_CTRL_BUS_AWBURST(0) <= \<const1>\;
  m_axi_CTRL_BUS_AWCACHE(3) <= \<const0>\;
  m_axi_CTRL_BUS_AWCACHE(2) <= \<const0>\;
  m_axi_CTRL_BUS_AWCACHE(1) <= \<const1>\;
  m_axi_CTRL_BUS_AWCACHE(0) <= \<const1>\;
  m_axi_CTRL_BUS_AWID(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(7) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(6) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(5) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(4) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(3) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(2) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(1) <= \<const0>\;
  m_axi_CTRL_BUS_AWLEN(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWLOCK(1) <= \<const0>\;
  m_axi_CTRL_BUS_AWLOCK(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWPROT(2) <= \<const0>\;
  m_axi_CTRL_BUS_AWPROT(1) <= \<const0>\;
  m_axi_CTRL_BUS_AWPROT(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWQOS(3) <= \<const0>\;
  m_axi_CTRL_BUS_AWQOS(2) <= \<const0>\;
  m_axi_CTRL_BUS_AWQOS(1) <= \<const0>\;
  m_axi_CTRL_BUS_AWQOS(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWREGION(3) <= \<const0>\;
  m_axi_CTRL_BUS_AWREGION(2) <= \<const0>\;
  m_axi_CTRL_BUS_AWREGION(1) <= \<const0>\;
  m_axi_CTRL_BUS_AWREGION(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWSIZE(2) <= \<const0>\;
  m_axi_CTRL_BUS_AWSIZE(1) <= \<const1>\;
  m_axi_CTRL_BUS_AWSIZE(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWUSER(0) <= \<const0>\;
  m_axi_CTRL_BUS_AWVALID <= \<const0>\;
  m_axi_CTRL_BUS_BREADY <= \<const1>\;
  m_axi_CTRL_BUS_WDATA(31) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(30) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(29) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(28) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(27) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(26) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(25) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(24) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(23) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(22) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(21) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(20) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(19) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(18) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(17) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(16) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(15) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(14) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(13) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(12) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(11) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(10) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(9) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(8) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(7) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(6) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(5) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(4) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(3) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(2) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(1) <= \<const0>\;
  m_axi_CTRL_BUS_WDATA(0) <= \<const0>\;
  m_axi_CTRL_BUS_WID(0) <= \<const0>\;
  m_axi_CTRL_BUS_WLAST <= \<const0>\;
  m_axi_CTRL_BUS_WSTRB(3) <= \<const0>\;
  m_axi_CTRL_BUS_WSTRB(2) <= \<const0>\;
  m_axi_CTRL_BUS_WSTRB(1) <= \<const0>\;
  m_axi_CTRL_BUS_WSTRB(0) <= \<const0>\;
  m_axi_CTRL_BUS_WUSER(0) <= \<const0>\;
  m_axi_CTRL_BUS_WVALID <= \<const0>\;
  op_stream_TDATA(31) <= \<const1>\;
  op_stream_TDATA(30) <= \<const1>\;
  op_stream_TDATA(29) <= \<const1>\;
  op_stream_TDATA(28) <= \<const1>\;
  op_stream_TDATA(27) <= \<const1>\;
  op_stream_TDATA(26) <= \<const1>\;
  op_stream_TDATA(25) <= \<const1>\;
  op_stream_TDATA(24) <= \<const1>\;
  op_stream_TDATA(23 downto 0) <= \^op_stream_tdata\(23 downto 0);
  op_stream_TDEST(0) <= \<const0>\;
  op_stream_TID(0) <= \<const0>\;
  op_stream_TKEEP(3) <= \<const1>\;
  op_stream_TKEEP(2) <= \<const1>\;
  op_stream_TKEEP(1) <= \<const1>\;
  op_stream_TKEEP(0) <= \<const1>\;
  op_stream_TSTRB(3) <= \<const0>\;
  op_stream_TSTRB(2) <= \<const0>\;
  op_stream_TSTRB(1) <= \<const0>\;
  op_stream_TSTRB(0) <= \<const0>\;
AXIvideo2Mat_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
     port map (
      AXIvideo2Mat_U0_ap_ready => AXIvideo2Mat_U0_ap_ready,
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      D(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      Q(0) => AXIvideo2Mat_U0_n_3,
      \SRL_SIG_reg[0][7]\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      \SRL_SIG_reg[1][11]\(11 downto 0) => rgb_cols_V_c_dout(11 downto 0),
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => rgb_rows_V_c_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_AXIvideo2Mat_U0_ap_ready => ap_sync_AXIvideo2Mat_U0_ap_ready,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      \axi_data_V_1_i_reg_318_reg[0]_0\ => AXIvideo2Mat_U0_n_4,
      in_stream_TDATA(23 downto 0) => in_stream_TDATA(23 downto 0),
      in_stream_TLAST(0) => in_stream_TLAST(0),
      in_stream_TREADY => in_stream_TREADY,
      in_stream_TUSER(0) => in_stream_TUSER(0),
      in_stream_TVALID => in_stream_TVALID,
      internal_empty_n_reg => AXIvideo2Mat_U0_n_30,
      internal_empty_n_reg_0 => AXIvideo2Mat_U0_n_31,
      internal_empty_n_reg_1 => AXIvideo2Mat_U0_n_32,
      rgb_data_stream_0_V_full_n => rgb_data_stream_0_V_full_n,
      rgb_data_stream_1_V_full_n => rgb_data_stream_1_V_full_n,
      rgb_data_stream_2_V_full_n => rgb_data_stream_2_V_full_n,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_once_reg => start_once_reg
    );
Block_Mat_exit41216_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit41216_s
     port map (
      AXI_video_strm_V_data_V_1_sel_wr037_out => \grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_sel_wr037_out\,
      Block_Mat_exit41216_U0_ap_start => Block_Mat_exit41216_U0_ap_start,
      Block_Mat_exit41216_U0_rgb_op_cols_V_read => Block_Mat_exit41216_U0_rgb_op_cols_V_read,
      D(23 downto 16) => rgb_op_data_stream_2_dout(7 downto 0),
      D(15 downto 8) => rgb_op_data_stream_1_dout(7 downto 0),
      D(7 downto 0) => rgb_op_data_stream_0_dout(7 downto 0),
      E(0) => Block_Mat_exit41216_U0_n_0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => Block_Mat_exit41216_U0_n_2,
      ap_clk => ap_clk,
      ap_done => \^ap_done\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => start_for_CvtColoeOg_U_n_3,
      count(15 downto 0) => count(15 downto 0),
      if_dout(11 downto 0) => rgb_op_cols_V_c_dout(11 downto 0),
      internal_full_n_reg => Block_Mat_exit41216_U0_n_8,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[1]\(0) => Block_Mat_exit41216_U0_n_4,
      \mOutPtr_reg[1]_0\(0) => Block_Mat_exit41216_U0_n_5,
      op_stream_TDATA(23 downto 0) => \^op_stream_tdata\(23 downto 0),
      op_stream_TLAST(0) => op_stream_TLAST(0),
      op_stream_TREADY => op_stream_TREADY,
      op_stream_TUSER(0) => op_stream_TUSER(0),
      op_stream_TVALID => op_stream_TVALID,
      \r_reg_164_reg[11]\(11 downto 0) => rgb_op_rows_V_c_dout(11 downto 0),
      rgb_op_cols_V_c_empty_n => rgb_op_cols_V_c_empty_n,
      rgb_op_data_stream_0_empty_n => rgb_op_data_stream_0_empty_n,
      rgb_op_data_stream_1_empty_n => rgb_op_data_stream_1_empty_n,
      rgb_op_data_stream_2_empty_n => rgb_op_data_stream_2_empty_n,
      rgb_op_rows_V_c_empty_n => rgb_op_rows_V_c_empty_n,
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_2,
      shiftReg_ce_1 => shiftReg_ce
    );
Block_Mat_exit412_pr_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit412_pr
     port map (
      Block_Mat_exit412_pr_U0_ap_idle => Block_Mat_exit412_pr_U0_ap_idle,
      Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY => Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY,
      CTRL_BUS_ARREADY => CTRL_BUS_ARREADY,
      D(0) => \bus_read/rs_rreq/next__0\(0),
      E(0) => ap_NS_fsm1,
      \FSM_sequential_state_reg[0]\ => Block_Mat_exit412_pr_U0_n_1,
      \FSM_sequential_state_reg[0]_0\ => Block_Mat_exit412_pr_U0_n_7,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => Block_Mat_exit412_pr_U0_n_6,
      \SRL_SIG_reg[0][15]\(15 downto 0) => Block_Mat_exit412_pr_U0_rgb_rows_V_out_din(15 downto 0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => Block_Mat_exit412_pr_U0_rgb_op_cols_V_out_din(15 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[9]_0\ => gray_cols_V_c_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => gray_cols_V_c_U_n_3,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_n_0,
      \data_p1_reg[15]\(15 downto 0) => CTRL_BUS_RDATA(15 downto 0),
      internal_full_n_reg => gray_cols_V_c_U_n_2,
      \out\(1) => ultra_cv_CTRL_BUS_m_axi_U_n_0,
      \out\(0) => ultra_cv_CTRL_BUS_m_axi_U_n_1,
      rs2f_rreq_ack => \bus_read/rs2f_rreq_ack\,
      s_ready_t_reg => Block_Mat_exit412_pr_U0_n_9,
      start_for_Block_Mat_exit41216_U0_full_n => start_for_Block_Mat_exit41216_U0_full_n,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_once_reg => start_once_reg_0,
      \state_reg[0]\(0) => CTRL_BUS_RVALID,
      \state_reg[0]_0\(0) => ap_NS_fsm13_out
    );
CvtColor_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1
     port map (
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      CvtColor_1_U0_p_dst_data_stream_2_V_write => CvtColor_1_U0_p_dst_data_stream_2_V_write,
      E(0) => CvtColor_1_U0_n_3,
      Q(0) => CvtColor_1_U0_n_7,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => start_for_Block_MfYi_U_n_2,
      gray_cols_V_c_empty_n => gray_cols_V_c_empty_n,
      gray_data_stream_0_s_empty_n => gray_data_stream_0_s_empty_n,
      gray_rows_V_c_empty_n => gray_rows_V_c_empty_n,
      internal_full_n_reg => CvtColor_1_U0_n_5,
      mOutPtr110_out => mOutPtr110_out_1,
      \out\(15 downto 0) => gray_cols_V_c_dout(15 downto 0),
      \p_src_cols_V_read_reg_230_reg[0]_0\(0) => CvtColor_1_U0_p_src_cols_V_read,
      \r_reg_164_reg[15]\(15 downto 0) => gray_rows_V_c_dout(15 downto 0),
      rgb_op_data_stream_0_full_n => rgb_op_data_stream_0_full_n,
      rgb_op_data_stream_1_full_n => rgb_op_data_stream_1_full_n,
      rgb_op_data_stream_2_full_n => rgb_op_data_stream_2_full_n,
      shiftReg_ce => shiftReg_ce_3,
      shiftReg_ce_0 => shiftReg_ce_2,
      shiftReg_ce_1 => shiftReg_ce
    );
CvtColor_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor
     port map (
      CO(0) => tmp_i_fu_223_p2,
      CvtColor_1_U0_p_dst_data_stream_2_V_write => CvtColor_1_U0_p_dst_data_stream_2_V_write,
      CvtColor_U0_ap_start => CvtColor_U0_ap_start,
      CvtColor_U0_p_src_data_stream_2_V_read => CvtColor_U0_p_src_data_stream_2_V_read,
      CvtColor_U0_p_src_rows_V_read => CvtColor_U0_p_src_rows_V_read,
      D(7 downto 0) => CvtColor_U0_p_dst_data_stream_V_din(7 downto 0),
      E(0) => CvtColor_U0_n_0,
      Q(1) => ap_CS_fsm_state2_4,
      Q(0) => CvtColor_U0_n_6,
      \SRL_SIG_reg[1][0]\(0) => shiftReg_ce_6,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gray_data_stream_0_s_empty_n => gray_data_stream_0_s_empty_n,
      gray_data_stream_0_s_full_n => gray_data_stream_0_s_full_n,
      internal_empty_n_reg => CvtColor_U0_n_3,
      internal_full_n_reg => CvtColor_U0_n_4,
      mOutPtr110_out => mOutPtr110_out_5,
      p_src_cols_V_dout(15 downto 0) => rgb_cols_V_c22_dout(15 downto 0),
      p_src_data_stream_0_V_dout(7 downto 0) => rgb_data_stream_0_V_dout(7 downto 0),
      p_src_data_stream_1_V_dout(7 downto 0) => rgb_data_stream_1_V_dout(7 downto 0),
      p_src_data_stream_2_V_dout(7 downto 0) => rgb_data_stream_2_V_dout(7 downto 0),
      p_src_rows_V_dout(15 downto 0) => rgb_rows_V_c21_dout(15 downto 0),
      rgb_cols_V_c22_empty_n => rgb_cols_V_c22_empty_n,
      rgb_data_stream_0_V_empty_n => rgb_data_stream_0_V_empty_n,
      rgb_data_stream_1_V_empty_n => rgb_data_stream_1_V_empty_n,
      rgb_data_stream_2_V_empty_n => rgb_data_stream_2_V_empty_n,
      rgb_rows_V_c21_empty_n => rgb_rows_V_c21_empty_n
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2Mat_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      R => gray_cols_V_c_U_n_10
    );
ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => gray_cols_V_c_U_n_11,
      Q => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_n_0,
      R => gray_cols_V_c_U_n_10
    );
gray_cols_V_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A
     port map (
      AXIvideo2Mat_U0_ap_ready => AXIvideo2Mat_U0_ap_ready,
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      E(0) => gray_cols_V_c_U_n_4,
      Q(0) => ap_CS_fsm_state10,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\(0) => CvtColor_1_U0_n_7,
      \ap_CS_fsm_reg[0]_0\(0) => CvtColor_1_U0_p_src_cols_V_read,
      \ap_CS_fsm_reg[9]\ => gray_cols_V_c_U_n_2,
      ap_clk => ap_clk,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg => gray_cols_V_c_U_n_10,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => gray_cols_V_c_U_n_11,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_n_0,
      gray_cols_V_c_empty_n => gray_cols_V_c_empty_n,
      gray_rows_V_c_empty_n => gray_rows_V_c_empty_n,
      gray_rows_V_c_full_n => gray_rows_V_c_full_n,
      \in\(15 downto 0) => Block_Mat_exit412_pr_U0_rgb_op_cols_V_out_din(15 downto 0),
      internal_empty_n_reg_0 => gray_cols_V_c_U_n_7,
      internal_empty_n_reg_1 => gray_cols_V_c_U_n_8,
      internal_empty_n_reg_2 => gray_cols_V_c_U_n_9,
      mOutPtr110_out => mOutPtr110_out_7,
      \out\(15 downto 0) => gray_cols_V_c_dout(15 downto 0),
      rgb_cols_V_c_full_n => rgb_cols_V_c_full_n,
      rgb_op_cols_V_c_full_n => rgb_op_cols_V_c_full_n,
      rgb_op_rows_V_c_full_n => rgb_op_rows_V_c_full_n,
      rgb_rows_V_c_full_n => rgb_rows_V_c_full_n,
      start_for_Block_Mat_exit41216_U0_full_n => start_for_Block_Mat_exit41216_U0_full_n,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_once_reg => start_once_reg_0,
      start_once_reg_reg => gray_cols_V_c_U_n_1,
      start_once_reg_reg_0 => gray_cols_V_c_U_n_3
    );
gray_data_stream_0_s_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A
     port map (
      CvtColor_1_U0_p_dst_data_stream_2_V_write => CvtColor_1_U0_p_dst_data_stream_2_V_write,
      D(7 downto 0) => gray_data_stream_0_s_dout(7 downto 0),
      E(0) => CvtColor_U0_n_0,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => CvtColor_U0_n_3,
      ap_rst_n => ap_rst_n,
      gray_data_stream_0_s_empty_n => gray_data_stream_0_s_empty_n,
      gray_data_stream_0_s_full_n => gray_data_stream_0_s_full_n,
      internal_empty_n_reg_0 => CvtColor_U0_n_4,
      internal_full_n_reg_0(0) => shiftReg_ce_6,
      mOutPtr110_out => mOutPtr110_out_5,
      \tmp_1_i_reg_369_reg[0]\(7 downto 0) => CvtColor_U0_p_dst_data_stream_V_din(7 downto 0)
    );
gray_rows_V_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_0
     port map (
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      E(0) => gray_cols_V_c_U_n_4,
      Q(0) => CvtColor_1_U0_n_7,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\(0) => CvtColor_1_U0_p_src_cols_V_read,
      \ap_CS_fsm_reg[9]\ => gray_cols_V_c_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      gray_cols_V_c_empty_n => gray_cols_V_c_empty_n,
      gray_rows_V_c_empty_n => gray_rows_V_c_empty_n,
      gray_rows_V_c_full_n => gray_rows_V_c_full_n,
      \in\(15 downto 0) => Block_Mat_exit412_pr_U0_rgb_rows_V_out_din(15 downto 0),
      internal_full_n_reg_0 => gray_cols_V_c_U_n_9,
      mOutPtr110_out => mOutPtr110_out_7,
      \out\(15 downto 0) => gray_rows_V_c_dout(15 downto 0)
    );
rgb_cols_V_c22_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A
     port map (
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      CvtColor_U0_ap_start => CvtColor_U0_ap_start,
      CvtColor_U0_p_src_rows_V_read => CvtColor_U0_p_src_rows_V_read,
      D(15 downto 0) => rgb_cols_V_c_dout(15 downto 0),
      E(0) => start_for_CvtColog8j_U_n_6,
      Q(0) => CvtColor_U0_n_6,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_full_n_reg_0 => start_for_CvtColog8j_U_n_8,
      mOutPtr110_out => mOutPtr110_out_8,
      p_src_cols_V_dout(15 downto 0) => rgb_cols_V_c22_dout(15 downto 0),
      rgb_cols_V_c22_empty_n => rgb_cols_V_c22_empty_n,
      rgb_cols_V_c22_full_n => rgb_cols_V_c22_full_n,
      rgb_rows_V_c21_empty_n => rgb_rows_V_c21_empty_n
    );
rgb_cols_V_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_1
     port map (
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      D(15 downto 0) => rgb_cols_V_c_dout(15 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[9]\ => gray_cols_V_c_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(15 downto 0) => Block_Mat_exit412_pr_U0_rgb_op_cols_V_out_din(15 downto 0),
      internal_full_n_reg_0 => gray_cols_V_c_U_n_8,
      rgb_cols_V_c_empty_n => rgb_cols_V_c_empty_n,
      rgb_cols_V_c_full_n => rgb_cols_V_c_full_n
    );
rgb_data_stream_0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_2
     port map (
      CvtColor_U0_p_src_data_stream_2_V_read => CvtColor_U0_p_src_data_stream_2_V_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_4,
      internal_full_n_reg_1 => AXIvideo2Mat_U0_n_30,
      p_src_data_stream_0_V_dout(7 downto 0) => rgb_data_stream_0_V_dout(7 downto 0),
      rgb_data_stream_0_V_empty_n => rgb_data_stream_0_V_empty_n,
      rgb_data_stream_0_V_full_n => rgb_data_stream_0_V_full_n
    );
rgb_data_stream_1_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_3
     port map (
      CvtColor_U0_p_src_data_stream_2_V_read => CvtColor_U0_p_src_data_stream_2_V_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_1_V_din(7 downto 0),
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_4,
      internal_full_n_reg_1 => AXIvideo2Mat_U0_n_31,
      p_src_data_stream_1_V_dout(7 downto 0) => rgb_data_stream_1_V_dout(7 downto 0),
      rgb_data_stream_1_V_empty_n => rgb_data_stream_1_V_empty_n,
      rgb_data_stream_1_V_full_n => rgb_data_stream_1_V_full_n
    );
rgb_data_stream_2_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_4
     port map (
      CvtColor_U0_p_src_data_stream_2_V_read => CvtColor_U0_p_src_data_stream_2_V_read,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(7 downto 0) => AXIvideo2Mat_U0_img_data_stream_2_V_din(7 downto 0),
      internal_full_n_reg_0 => AXIvideo2Mat_U0_n_4,
      internal_full_n_reg_1 => AXIvideo2Mat_U0_n_32,
      p_src_data_stream_2_V_dout(7 downto 0) => rgb_data_stream_2_V_dout(7 downto 0),
      rgb_data_stream_2_V_empty_n => rgb_data_stream_2_V_empty_n,
      rgb_data_stream_2_V_full_n => rgb_data_stream_2_V_full_n
    );
rgb_op_cols_V_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A
     port map (
      Block_Mat_exit41216_U0_ap_start => Block_Mat_exit41216_U0_ap_start,
      Block_Mat_exit41216_U0_rgb_op_cols_V_read => Block_Mat_exit41216_U0_rgb_op_cols_V_read,
      Q(0) => Block_Mat_exit41216_U0_n_2,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[9]\ => gray_cols_V_c_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(11 downto 0) => Block_Mat_exit412_pr_U0_rgb_op_cols_V_out_din(11 downto 0),
      \out\(11 downto 0) => rgb_op_cols_V_c_dout(11 downto 0),
      rgb_op_cols_V_c_empty_n => rgb_op_cols_V_c_empty_n,
      rgb_op_cols_V_c_full_n => rgb_op_cols_V_c_full_n,
      rgb_op_rows_V_c_empty_n => rgb_op_rows_V_c_empty_n
    );
rgb_op_data_stream_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_5
     port map (
      AXI_video_strm_V_data_V_1_sel_wr037_out => \grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_sel_wr037_out\,
      D(7 downto 0) => rgb_op_data_stream_0_dout(7 downto 0),
      E(0) => Block_Mat_exit41216_U0_n_0,
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][7]\(7 downto 0) => gray_data_stream_0_s_dout(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \exitcond_reg_320_reg[0]\ => Block_Mat_exit41216_U0_n_8,
      rgb_op_data_stream_0_empty_n => rgb_op_data_stream_0_empty_n,
      rgb_op_data_stream_0_full_n => rgb_op_data_stream_0_full_n,
      shiftReg_ce => shiftReg_ce_3
    );
rgb_op_data_stream_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_6
     port map (
      AXI_video_strm_V_data_V_1_sel_wr037_out => \grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_sel_wr037_out\,
      D(7 downto 0) => rgb_op_data_stream_1_dout(7 downto 0),
      E(0) => Block_Mat_exit41216_U0_n_4,
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][7]\(7 downto 0) => gray_data_stream_0_s_dout(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \exitcond_reg_320_reg[0]\ => Block_Mat_exit41216_U0_n_8,
      rgb_op_data_stream_1_empty_n => rgb_op_data_stream_1_empty_n,
      rgb_op_data_stream_1_full_n => rgb_op_data_stream_1_full_n,
      shiftReg_ce => shiftReg_ce_2
    );
rgb_op_data_stream_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d2_A_7
     port map (
      AXI_video_strm_V_data_V_1_sel_wr037_out => \grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_sel_wr037_out\,
      D(7 downto 0) => rgb_op_data_stream_2_dout(7 downto 0),
      E(0) => Block_Mat_exit41216_U0_n_5,
      Q(0) => ap_CS_fsm_state2,
      \SRL_SIG_reg[1][7]\(7 downto 0) => gray_data_stream_0_s_dout(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \exitcond_reg_320_reg[0]\ => Block_Mat_exit41216_U0_n_8,
      rgb_op_data_stream_2_empty_n => rgb_op_data_stream_2_empty_n,
      rgb_op_data_stream_2_full_n => rgb_op_data_stream_2_full_n,
      shiftReg_ce => shiftReg_ce
    );
rgb_op_rows_V_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_8
     port map (
      Block_Mat_exit41216_U0_ap_start => Block_Mat_exit41216_U0_ap_start,
      Block_Mat_exit41216_U0_rgb_op_cols_V_read => Block_Mat_exit41216_U0_rgb_op_cols_V_read,
      Q(0) => Block_Mat_exit41216_U0_n_2,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[9]\ => gray_cols_V_c_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(11 downto 0) => Block_Mat_exit412_pr_U0_rgb_rows_V_out_din(11 downto 0),
      \out\(11 downto 0) => rgb_op_rows_V_c_dout(11 downto 0),
      rgb_op_cols_V_c_empty_n => rgb_op_cols_V_c_empty_n,
      rgb_op_rows_V_c_empty_n => rgb_op_rows_V_c_empty_n,
      rgb_op_rows_V_c_full_n => rgb_op_rows_V_c_full_n
    );
rgb_rows_V_c21_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_9
     port map (
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      CvtColor_U0_ap_start => CvtColor_U0_ap_start,
      CvtColor_U0_p_src_rows_V_read => CvtColor_U0_p_src_rows_V_read,
      D(15 downto 0) => rgb_rows_V_c_dout(15 downto 0),
      E(0) => start_for_CvtColog8j_U_n_3,
      Q(0) => CvtColor_U0_n_6,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_full_n_reg_0 => start_for_CvtColog8j_U_n_5,
      mOutPtr110_out => mOutPtr110_out_9,
      p_src_rows_V_dout(15 downto 0) => rgb_rows_V_c21_dout(15 downto 0),
      rgb_cols_V_c22_empty_n => rgb_cols_V_c22_empty_n,
      rgb_rows_V_c21_empty_n => rgb_rows_V_c21_empty_n,
      rgb_rows_V_c21_full_n => rgb_rows_V_c21_full_n
    );
rgb_rows_V_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d2_A_10
     port map (
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      D(15 downto 0) => rgb_rows_V_c_dout(15 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[9]\ => gray_cols_V_c_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(15 downto 0) => Block_Mat_exit412_pr_U0_rgb_rows_V_out_din(15 downto 0),
      internal_full_n_reg_0 => gray_cols_V_c_U_n_7,
      rgb_rows_V_c_empty_n => rgb_rows_V_c_empty_n,
      rgb_rows_V_c_full_n => rgb_rows_V_c_full_n
    );
start_for_Block_MfYi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Block_MfYi
     port map (
      Block_Mat_exit41216_U0_ap_start => Block_Mat_exit41216_U0_ap_start,
      E(0) => start_for_CvtColoeOg_U_n_2,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => start_for_CvtColoeOg_U_n_3,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_0 => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_n_0,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[2]_0\ => start_for_Block_MfYi_U_n_2,
      \op_stream_V_user_V_1_state_reg[1]\ => \^ap_done\,
      start_for_Block_Mat_exit41216_U0_full_n => start_for_Block_Mat_exit41216_U0_full_n,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_once_reg => start_once_reg_0
    );
start_for_CvtColoeOg_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColoeOg
     port map (
      Block_Mat_exit41216_U0_ap_start => Block_Mat_exit41216_U0_ap_start,
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      E(0) => start_for_CvtColoeOg_U_n_2,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\(0) => CvtColor_1_U0_n_3,
      ap_clk => ap_clk,
      ap_done => \^ap_done\,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg_n_0,
      internal_empty_n_reg_0 => CvtColor_1_U0_n_5,
      mOutPtr110_out => mOutPtr110_out_1,
      \mOutPtr_reg[3]\ => start_for_CvtColoeOg_U_n_3,
      start_for_Block_Mat_exit41216_U0_full_n => start_for_Block_Mat_exit41216_U0_full_n,
      start_for_CvtColor_1_U0_full_n => start_for_CvtColor_1_U0_full_n,
      start_once_reg => start_once_reg_0
    );
start_for_CvtColog8j_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColog8j
     port map (
      AXIvideo2Mat_U0_img_rows_V_read => AXIvideo2Mat_U0_img_rows_V_read,
      Block_Mat_exit41216_U0_ap_start => Block_Mat_exit41216_U0_ap_start,
      Block_Mat_exit412_pr_U0_ap_idle => Block_Mat_exit412_pr_U0_ap_idle,
      CO(0) => tmp_i_fu_223_p2,
      CvtColor_1_U0_ap_start => CvtColor_1_U0_ap_start,
      CvtColor_U0_ap_start => CvtColor_U0_ap_start,
      E(0) => start_for_CvtColog8j_U_n_3,
      Q(0) => AXIvideo2Mat_U0_n_3,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\(0) => CvtColor_1_U0_n_7,
      \ap_CS_fsm_reg[0]_0\(0) => Block_Mat_exit41216_U0_n_2,
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state2_4,
      \ap_CS_fsm_reg[1]\(0) => CvtColor_U0_n_6,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2Mat_U0_ap_ready => ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
      internal_empty_n_reg_0 => start_for_CvtColog8j_U_n_5,
      internal_empty_n_reg_1 => start_for_CvtColog8j_U_n_8,
      mOutPtr110_out => mOutPtr110_out_9,
      mOutPtr110_out_0 => mOutPtr110_out_8,
      \mOutPtr_reg[1]_0\(0) => start_for_CvtColog8j_U_n_6,
      rgb_cols_V_c22_empty_n => rgb_cols_V_c22_empty_n,
      rgb_cols_V_c22_full_n => rgb_cols_V_c22_full_n,
      rgb_cols_V_c_empty_n => rgb_cols_V_c_empty_n,
      rgb_rows_V_c21_empty_n => rgb_rows_V_c21_empty_n,
      rgb_rows_V_c21_full_n => rgb_rows_V_c21_full_n,
      rgb_rows_V_c_empty_n => rgb_rows_V_c_empty_n,
      start_for_CvtColor_U0_full_n => start_for_CvtColor_U0_full_n,
      start_once_reg => start_once_reg
    );
ultra_cv_CTRL_BUS_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv_CTRL_BUS_m_axi
     port map (
      Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY => Block_Mat_exit412_pr_U0_m_axi_rxc_RREADY,
      CTRL_BUS_ARREADY => CTRL_BUS_ARREADY,
      D(32) => m_axi_CTRL_BUS_RLAST,
      D(31 downto 0) => m_axi_CTRL_BUS_RDATA(31 downto 0),
      E(0) => ap_NS_fsm1,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => Block_Mat_exit412_pr_U0_n_6,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]\(0) => \bus_read/rs_rreq/next__0\(0),
      ap_clk => ap_clk,
      ap_reg_ioackin_m_axi_rxc_ARREADY_reg => Block_Mat_exit412_pr_U0_n_1,
      ap_rst_n => ap_rst_n,
      ap_sync_reg_Block_Mat_exit412_pr_U0_ap_ready_reg => Block_Mat_exit412_pr_U0_n_9,
      \c_reg_171_reg[15]\(0) => ap_NS_fsm13_out,
      m_axi_CTRL_BUS_ARADDR(29 downto 0) => \^m_axi_ctrl_bus_araddr\(31 downto 2),
      \m_axi_CTRL_BUS_ARLEN[1]\(1 downto 0) => \^m_axi_ctrl_bus_arlen\(1 downto 0),
      m_axi_CTRL_BUS_ARREADY => m_axi_CTRL_BUS_ARREADY,
      m_axi_CTRL_BUS_ARVALID => m_axi_CTRL_BUS_ARVALID,
      m_axi_CTRL_BUS_RREADY => m_axi_CTRL_BUS_RREADY,
      m_axi_CTRL_BUS_RRESP(1 downto 0) => m_axi_CTRL_BUS_RRESP(1 downto 0),
      m_axi_CTRL_BUS_RVALID => m_axi_CTRL_BUS_RVALID,
      \out\(1) => ultra_cv_CTRL_BUS_m_axi_U_n_0,
      \out\(0) => ultra_cv_CTRL_BUS_m_axi_U_n_1,
      \r_reg_164_reg[15]\(15 downto 0) => CTRL_BUS_RDATA(15 downto 0),
      rs2f_rreq_ack => \bus_read/rs2f_rreq_ack\,
      start_once_reg_reg => Block_Mat_exit412_pr_U0_n_7,
      \state_reg[0]\(0) => CTRL_BUS_RVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    count_ap_vld : out STD_LOGIC;
    m_axi_CTRL_BUS_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CTRL_BUS_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_AWVALID : out STD_LOGIC;
    m_axi_CTRL_BUS_AWREADY : in STD_LOGIC;
    m_axi_CTRL_BUS_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_WLAST : out STD_LOGIC;
    m_axi_CTRL_BUS_WVALID : out STD_LOGIC;
    m_axi_CTRL_BUS_WREADY : in STD_LOGIC;
    m_axi_CTRL_BUS_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_BVALID : in STD_LOGIC;
    m_axi_CTRL_BUS_BREADY : out STD_LOGIC;
    m_axi_CTRL_BUS_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_CTRL_BUS_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_CTRL_BUS_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_CTRL_BUS_ARVALID : out STD_LOGIC;
    m_axi_CTRL_BUS_ARREADY : in STD_LOGIC;
    m_axi_CTRL_BUS_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_CTRL_BUS_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_CTRL_BUS_RLAST : in STD_LOGIC;
    m_axi_CTRL_BUS_RVALID : in STD_LOGIC;
    m_axi_CTRL_BUS_RREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_ready : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    in_stream_TVALID : in STD_LOGIC;
    in_stream_TREADY : out STD_LOGIC;
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_stream_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_stream_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_stream_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TVALID : out STD_LOGIC;
    op_stream_TREADY : in STD_LOGIC;
    op_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    op_stream_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    op_stream_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    op_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    op_stream_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    count : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_ultra_cv_0_3,ultra_cv,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "ultra_cv,Vivado 2018.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_CTRL_BUS_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CTRL_BUS_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CTRL_BUS_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CTRL_BUS_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CTRL_BUS_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_CTRL_BUS_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_ARUSER_WIDTH : integer;
  attribute C_M_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_AWUSER_WIDTH : integer;
  attribute C_M_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_BUSER_WIDTH : integer;
  attribute C_M_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_CTRL_BUS_ARUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CTRL_BUS_AWUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CTRL_BUS_BUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CTRL_BUS_CACHE_VALUE : integer;
  attribute C_M_AXI_CTRL_BUS_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_CTRL_BUS_ID_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_CTRL_BUS_PROT_VALUE : integer;
  attribute C_M_AXI_CTRL_BUS_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_CTRL_BUS_RUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_CTRL_BUS_TARGET_ADDR : integer;
  attribute C_M_AXI_CTRL_BUS_TARGET_ADDR of inst : label is 0;
  attribute C_M_AXI_CTRL_BUS_USER_VALUE : integer;
  attribute C_M_AXI_CTRL_BUS_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_CTRL_BUS_WUSER_WIDTH : integer;
  attribute C_M_AXI_CTRL_BUS_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_ID_WIDTH : integer;
  attribute C_M_AXI_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_RUSER_WIDTH : integer;
  attribute C_M_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_WUSER_WIDTH : integer;
  attribute C_M_AXI_WUSER_WIDTH of inst : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF m_axi_CTRL_BUS:in_stream:op_stream, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000002, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_PARAMETER of ap_idle : signal is "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of in_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 in_stream TREADY";
  attribute X_INTERFACE_INFO of in_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 in_stream TVALID";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARREADY";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARVALID";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWREADY";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWVALID";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS BREADY";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS BVALID";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS RLAST";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_CTRL_BUS_RREADY : signal is "XIL_INTERFACENAME m_axi_CTRL_BUS, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000002, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS RVALID";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS WLAST";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS WREADY";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS WVALID";
  attribute X_INTERFACE_INFO of op_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 op_stream TREADY";
  attribute X_INTERFACE_INFO of op_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 op_stream TVALID";
  attribute X_INTERFACE_INFO of count : signal is "xilinx.com:signal:data:1.0 count DATA";
  attribute X_INTERFACE_PARAMETER of count : signal is "XIL_INTERFACENAME count, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}";
  attribute X_INTERFACE_INFO of in_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 in_stream TDATA";
  attribute X_INTERFACE_INFO of in_stream_TDEST : signal is "xilinx.com:interface:axis:1.0 in_stream TDEST";
  attribute X_INTERFACE_PARAMETER of in_stream_TDEST : signal is "XIL_INTERFACENAME in_stream, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000002, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of in_stream_TID : signal is "xilinx.com:interface:axis:1.0 in_stream TID";
  attribute X_INTERFACE_INFO of in_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_stream TKEEP";
  attribute X_INTERFACE_INFO of in_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 in_stream TLAST";
  attribute X_INTERFACE_INFO of in_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_stream TSTRB";
  attribute X_INTERFACE_INFO of in_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 in_stream TUSER";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARADDR";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARBURST";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARLEN";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARPROT";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARQOS";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARREGION";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWADDR";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWBURST";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWLEN";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWPROT";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWQOS";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWREGION";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS BRESP";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS RDATA";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS RRESP";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS WDATA";
  attribute X_INTERFACE_INFO of m_axi_CTRL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_CTRL_BUS WSTRB";
  attribute X_INTERFACE_INFO of op_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 op_stream TDATA";
  attribute X_INTERFACE_INFO of op_stream_TDEST : signal is "xilinx.com:interface:axis:1.0 op_stream TDEST";
  attribute X_INTERFACE_PARAMETER of op_stream_TDEST : signal is "XIL_INTERFACENAME op_stream, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000002, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of op_stream_TID : signal is "xilinx.com:interface:axis:1.0 op_stream TID";
  attribute X_INTERFACE_INFO of op_stream_TKEEP : signal is "xilinx.com:interface:axis:1.0 op_stream TKEEP";
  attribute X_INTERFACE_INFO of op_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 op_stream TLAST";
  attribute X_INTERFACE_INFO of op_stream_TSTRB : signal is "xilinx.com:interface:axis:1.0 op_stream TSTRB";
  attribute X_INTERFACE_INFO of op_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 op_stream TUSER";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ultra_cv
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      count(15 downto 0) => count(15 downto 0),
      count_ap_vld => count_ap_vld,
      in_stream_TDATA(31 downto 0) => in_stream_TDATA(31 downto 0),
      in_stream_TDEST(0) => in_stream_TDEST(0),
      in_stream_TID(0) => in_stream_TID(0),
      in_stream_TKEEP(3 downto 0) => in_stream_TKEEP(3 downto 0),
      in_stream_TLAST(0) => in_stream_TLAST(0),
      in_stream_TREADY => in_stream_TREADY,
      in_stream_TSTRB(3 downto 0) => in_stream_TSTRB(3 downto 0),
      in_stream_TUSER(0) => in_stream_TUSER(0),
      in_stream_TVALID => in_stream_TVALID,
      m_axi_CTRL_BUS_ARADDR(31 downto 0) => m_axi_CTRL_BUS_ARADDR(31 downto 0),
      m_axi_CTRL_BUS_ARBURST(1 downto 0) => m_axi_CTRL_BUS_ARBURST(1 downto 0),
      m_axi_CTRL_BUS_ARCACHE(3 downto 0) => m_axi_CTRL_BUS_ARCACHE(3 downto 0),
      m_axi_CTRL_BUS_ARID(0) => NLW_inst_m_axi_CTRL_BUS_ARID_UNCONNECTED(0),
      m_axi_CTRL_BUS_ARLEN(7 downto 0) => m_axi_CTRL_BUS_ARLEN(7 downto 0),
      m_axi_CTRL_BUS_ARLOCK(1 downto 0) => m_axi_CTRL_BUS_ARLOCK(1 downto 0),
      m_axi_CTRL_BUS_ARPROT(2 downto 0) => m_axi_CTRL_BUS_ARPROT(2 downto 0),
      m_axi_CTRL_BUS_ARQOS(3 downto 0) => m_axi_CTRL_BUS_ARQOS(3 downto 0),
      m_axi_CTRL_BUS_ARREADY => m_axi_CTRL_BUS_ARREADY,
      m_axi_CTRL_BUS_ARREGION(3 downto 0) => m_axi_CTRL_BUS_ARREGION(3 downto 0),
      m_axi_CTRL_BUS_ARSIZE(2 downto 0) => m_axi_CTRL_BUS_ARSIZE(2 downto 0),
      m_axi_CTRL_BUS_ARUSER(0) => NLW_inst_m_axi_CTRL_BUS_ARUSER_UNCONNECTED(0),
      m_axi_CTRL_BUS_ARVALID => m_axi_CTRL_BUS_ARVALID,
      m_axi_CTRL_BUS_AWADDR(31 downto 0) => m_axi_CTRL_BUS_AWADDR(31 downto 0),
      m_axi_CTRL_BUS_AWBURST(1 downto 0) => m_axi_CTRL_BUS_AWBURST(1 downto 0),
      m_axi_CTRL_BUS_AWCACHE(3 downto 0) => m_axi_CTRL_BUS_AWCACHE(3 downto 0),
      m_axi_CTRL_BUS_AWID(0) => NLW_inst_m_axi_CTRL_BUS_AWID_UNCONNECTED(0),
      m_axi_CTRL_BUS_AWLEN(7 downto 0) => m_axi_CTRL_BUS_AWLEN(7 downto 0),
      m_axi_CTRL_BUS_AWLOCK(1 downto 0) => m_axi_CTRL_BUS_AWLOCK(1 downto 0),
      m_axi_CTRL_BUS_AWPROT(2 downto 0) => m_axi_CTRL_BUS_AWPROT(2 downto 0),
      m_axi_CTRL_BUS_AWQOS(3 downto 0) => m_axi_CTRL_BUS_AWQOS(3 downto 0),
      m_axi_CTRL_BUS_AWREADY => m_axi_CTRL_BUS_AWREADY,
      m_axi_CTRL_BUS_AWREGION(3 downto 0) => m_axi_CTRL_BUS_AWREGION(3 downto 0),
      m_axi_CTRL_BUS_AWSIZE(2 downto 0) => m_axi_CTRL_BUS_AWSIZE(2 downto 0),
      m_axi_CTRL_BUS_AWUSER(0) => NLW_inst_m_axi_CTRL_BUS_AWUSER_UNCONNECTED(0),
      m_axi_CTRL_BUS_AWVALID => m_axi_CTRL_BUS_AWVALID,
      m_axi_CTRL_BUS_BID(0) => '0',
      m_axi_CTRL_BUS_BREADY => m_axi_CTRL_BUS_BREADY,
      m_axi_CTRL_BUS_BRESP(1 downto 0) => m_axi_CTRL_BUS_BRESP(1 downto 0),
      m_axi_CTRL_BUS_BUSER(0) => '0',
      m_axi_CTRL_BUS_BVALID => m_axi_CTRL_BUS_BVALID,
      m_axi_CTRL_BUS_RDATA(31 downto 0) => m_axi_CTRL_BUS_RDATA(31 downto 0),
      m_axi_CTRL_BUS_RID(0) => '0',
      m_axi_CTRL_BUS_RLAST => m_axi_CTRL_BUS_RLAST,
      m_axi_CTRL_BUS_RREADY => m_axi_CTRL_BUS_RREADY,
      m_axi_CTRL_BUS_RRESP(1 downto 0) => m_axi_CTRL_BUS_RRESP(1 downto 0),
      m_axi_CTRL_BUS_RUSER(0) => '0',
      m_axi_CTRL_BUS_RVALID => m_axi_CTRL_BUS_RVALID,
      m_axi_CTRL_BUS_WDATA(31 downto 0) => m_axi_CTRL_BUS_WDATA(31 downto 0),
      m_axi_CTRL_BUS_WID(0) => NLW_inst_m_axi_CTRL_BUS_WID_UNCONNECTED(0),
      m_axi_CTRL_BUS_WLAST => m_axi_CTRL_BUS_WLAST,
      m_axi_CTRL_BUS_WREADY => m_axi_CTRL_BUS_WREADY,
      m_axi_CTRL_BUS_WSTRB(3 downto 0) => m_axi_CTRL_BUS_WSTRB(3 downto 0),
      m_axi_CTRL_BUS_WUSER(0) => NLW_inst_m_axi_CTRL_BUS_WUSER_UNCONNECTED(0),
      m_axi_CTRL_BUS_WVALID => m_axi_CTRL_BUS_WVALID,
      op_stream_TDATA(31 downto 0) => op_stream_TDATA(31 downto 0),
      op_stream_TDEST(0) => op_stream_TDEST(0),
      op_stream_TID(0) => op_stream_TID(0),
      op_stream_TKEEP(3 downto 0) => op_stream_TKEEP(3 downto 0),
      op_stream_TLAST(0) => op_stream_TLAST(0),
      op_stream_TREADY => op_stream_TREADY,
      op_stream_TSTRB(3 downto 0) => op_stream_TSTRB(3 downto 0),
      op_stream_TUSER(0) => op_stream_TUSER(0),
      op_stream_TVALID => op_stream_TVALID
    );
end STRUCTURE;
