
stm32f1_hm10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006154  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  08006268  08006268  00007268  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006628  08006628  000081d8  2**0
                  CONTENTS
  4 .ARM          00000008  08006628  08006628  00007628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006630  08006630  000081d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006630  08006630  00007630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006634  08006634  00007634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08006638  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  200001d8  08006810  000081d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000448  08006810  00008448  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ef2  00000000  00000000  00008201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c2b  00000000  00000000  000110f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  00012d20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000691  00000000  00000000  000135c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000183ff  00000000  00000000  00013c59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ada2  00000000  00000000  0002c058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088e09  00000000  00000000  00036dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bfc03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003374  00000000  00000000  000bfc48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000c2fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800624c 	.word	0x0800624c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800624c 	.word	0x0800624c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2f>:
 8000bf0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf8:	bf24      	itt	cs
 8000bfa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bfe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c02:	d90d      	bls.n	8000c20 <__aeabi_d2f+0x30>
 8000c04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c24:	d121      	bne.n	8000c6a <__aeabi_d2f+0x7a>
 8000c26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c2a:	bfbc      	itt	lt
 8000c2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c30:	4770      	bxlt	lr
 8000c32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3a:	f1c2 0218 	rsb	r2, r2, #24
 8000c3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c46:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4a:	bf18      	it	ne
 8000c4c:	f040 0001 	orrne.w	r0, r0, #1
 8000c50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c5c:	ea40 000c 	orr.w	r0, r0, ip
 8000c60:	fa23 f302 	lsr.w	r3, r3, r2
 8000c64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c68:	e7cc      	b.n	8000c04 <__aeabi_d2f+0x14>
 8000c6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c6e:	d107      	bne.n	8000c80 <__aeabi_d2f+0x90>
 8000c70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c74:	bf1e      	ittt	ne
 8000c76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c7e:	4770      	bxne	lr
 8000c80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop

08000c90 <Read_Light_Sensor>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t Read_Light_Sensor(void) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8000c96:	4809      	ldr	r0, [pc, #36]	@ (8000cbc <Read_Light_Sensor+0x2c>)
 8000c98:	f000 fd5c 	bl	8001754 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 8000c9c:	2164      	movs	r1, #100	@ 0x64
 8000c9e:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <Read_Light_Sensor+0x2c>)
 8000ca0:	f000 fe32 	bl	8001908 <HAL_ADC_PollForConversion>
    uint32_t value = HAL_ADC_GetValue(&hadc1);
 8000ca4:	4805      	ldr	r0, [pc, #20]	@ (8000cbc <Read_Light_Sensor+0x2c>)
 8000ca6:	f000 ff35 	bl	8001b14 <HAL_ADC_GetValue>
 8000caa:	6078      	str	r0, [r7, #4]
    HAL_ADC_Stop(&hadc1);
 8000cac:	4803      	ldr	r0, [pc, #12]	@ (8000cbc <Read_Light_Sensor+0x2c>)
 8000cae:	f000 fdff 	bl	80018b0 <HAL_ADC_Stop>
    return value;
 8000cb2:	687b      	ldr	r3, [r7, #4]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	200001f4 	.word	0x200001f4

08000cc0 <Convert_ADC_to_Lux>:

float Convert_ADC_to_Lux(uint32_t adc_value) {
 8000cc0:	b5b0      	push	{r4, r5, r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
    float Vref = 3.3;  // STM32 reference voltage (adjust if different)
 8000cc8:	4b17      	ldr	r3, [pc, #92]	@ (8000d28 <Convert_ADC_to_Lux+0x68>)
 8000cca:	617b      	str	r3, [r7, #20]
    float Vout = (adc_value / 4095.0) * Vref;  // Convert ADC to voltage
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff fc3d 	bl	800054c <__aeabi_ui2d>
 8000cd2:	a313      	add	r3, pc, #76	@ (adr r3, 8000d20 <Convert_ADC_to_Lux+0x60>)
 8000cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cd8:	f7ff fddc 	bl	8000894 <__aeabi_ddiv>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	460b      	mov	r3, r1
 8000ce0:	4614      	mov	r4, r2
 8000ce2:	461d      	mov	r5, r3
 8000ce4:	6978      	ldr	r0, [r7, #20]
 8000ce6:	f7ff fc53 	bl	8000590 <__aeabi_f2d>
 8000cea:	4602      	mov	r2, r0
 8000cec:	460b      	mov	r3, r1
 8000cee:	4620      	mov	r0, r4
 8000cf0:	4629      	mov	r1, r5
 8000cf2:	f7ff fca5 	bl	8000640 <__aeabi_dmul>
 8000cf6:	4602      	mov	r2, r0
 8000cf8:	460b      	mov	r3, r1
 8000cfa:	4610      	mov	r0, r2
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f7ff ff77 	bl	8000bf0 <__aeabi_d2f>
 8000d02:	4603      	mov	r3, r0
 8000d04:	613b      	str	r3, [r7, #16]

    // Example: Assuming sensor output 0.1V = 1 Lux, 1V = 10 Lux, etc.
    float Lux = Vout * 100.0;  // Adjust multiplier based on sensor datasheet
 8000d06:	4909      	ldr	r1, [pc, #36]	@ (8000d2c <Convert_ADC_to_Lux+0x6c>)
 8000d08:	6938      	ldr	r0, [r7, #16]
 8000d0a:	f7ff fa29 	bl	8000160 <__aeabi_fmul>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	60fb      	str	r3, [r7, #12]

    return Lux;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d1c:	f3af 8000 	nop.w
 8000d20:	00000000 	.word	0x00000000
 8000d24:	40affe00 	.word	0x40affe00
 8000d28:	40533333 	.word	0x40533333
 8000d2c:	42c80000 	.word	0x42c80000

08000d30 <Send_Data_To_Bluetooth>:

void Send_Data_To_Bluetooth(uint32_t light_value) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b090      	sub	sp, #64	@ 0x40
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	char buffer[50];
	float lux = Convert_ADC_to_Lux(light_value);
 8000d38:	6878      	ldr	r0, [r7, #4]
 8000d3a:	f7ff ffc1 	bl	8000cc0 <Convert_ADC_to_Lux>
 8000d3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
	sprintf(buffer, "LUX: %.2f\r\n", lux);
 8000d40:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d42:	f7ff fc25 	bl	8000590 <__aeabi_f2d>
 8000d46:	4602      	mov	r2, r0
 8000d48:	460b      	mov	r3, r1
 8000d4a:	f107 0008 	add.w	r0, r7, #8
 8000d4e:	490a      	ldr	r1, [pc, #40]	@ (8000d78 <Send_Data_To_Bluetooth+0x48>)
 8000d50:	f003 f948 	bl	8003fe4 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8000d54:	f107 0308 	add.w	r3, r7, #8
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff f9f9 	bl	8000150 <strlen>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	b29a      	uxth	r2, r3
 8000d62:	f107 0108 	add.w	r1, r7, #8
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6a:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <Send_Data_To_Bluetooth+0x4c>)
 8000d6c:	f002 fa48 	bl	8003200 <HAL_UART_Transmit>
}
 8000d70:	bf00      	nop
 8000d72:	3740      	adds	r7, #64	@ 0x40
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	08006268 	.word	0x08006268
 8000d7c:	20000224 	.word	0x20000224

08000d80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d86:	f000 fbab 	bl	80014e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d8a:	f000 f833 	bl	8000df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d8e:	f000 f90f 	bl	8000fb0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d92:	f000 f8e7 	bl	8000f64 <MX_DMA_Init>
  MX_ADC1_Init();
 8000d96:	f000 f87d 	bl	8000e94 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000d9a:	f000 f8b9 	bl	8000f10 <MX_USART1_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t lastSendTime = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	607b      	str	r3, [r7, #4]
  uint32_t light_value = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	603b      	str	r3, [r7, #0]


  while (1)
  {
	  light_value = Read_Light_Sensor();
 8000da6:	f7ff ff73 	bl	8000c90 <Read_Light_Sensor>
 8000daa:	6038      	str	r0, [r7, #0]

	      if (light_value <= threshold) {
 8000dac:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <main+0x6c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	683a      	ldr	r2, [r7, #0]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d806      	bhi.n	8000dc4 <main+0x44>
	          HAL_GPIO_WritePin(GPIOA, LED_PIN, GPIO_PIN_SET);  // Turn ON LED
 8000db6:	2201      	movs	r2, #1
 8000db8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dbc:	480c      	ldr	r0, [pc, #48]	@ (8000df0 <main+0x70>)
 8000dbe:	f001 fc3b 	bl	8002638 <HAL_GPIO_WritePin>
 8000dc2:	e005      	b.n	8000dd0 <main+0x50>
	      } else {
	          HAL_GPIO_WritePin(GPIOA, LED_PIN, GPIO_PIN_RESET); // Turn OFF LED
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dca:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <main+0x70>)
 8000dcc:	f001 fc34 	bl	8002638 <HAL_GPIO_WritePin>
	      }

	      // Send data every 200ms
	      if (HAL_GetTick() - lastSendTime >= 200) {
 8000dd0:	f000 fbde 	bl	8001590 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2bc7      	cmp	r3, #199	@ 0xc7
 8000ddc:	d9e3      	bls.n	8000da6 <main+0x26>
	          lastSendTime = HAL_GetTick();
 8000dde:	f000 fbd7 	bl	8001590 <HAL_GetTick>
 8000de2:	6078      	str	r0, [r7, #4]
	          Send_Data_To_Bluetooth(light_value);
 8000de4:	6838      	ldr	r0, [r7, #0]
 8000de6:	f7ff ffa3 	bl	8000d30 <Send_Data_To_Bluetooth>
	  light_value = Read_Light_Sensor();
 8000dea:	e7dc      	b.n	8000da6 <main+0x26>
 8000dec:	20000000 	.word	0x20000000
 8000df0:	40010800 	.word	0x40010800

08000df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b094      	sub	sp, #80	@ 0x50
 8000df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dfa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dfe:	2228      	movs	r2, #40	@ 0x28
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f003 f951 	bl	80040aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e18:	1d3b      	adds	r3, r7, #4
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e24:	2302      	movs	r3, #2
 8000e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e2c:	2310      	movs	r3, #16
 8000e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e30:	2300      	movs	r3, #0
 8000e32:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f001 fc15 	bl	8002668 <HAL_RCC_OscConfig>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8000e44:	f000 f90a 	bl	800105c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e48:	230f      	movs	r3, #15
 8000e4a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e50:	2300      	movs	r3, #0
 8000e52:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	2100      	movs	r1, #0
 8000e62:	4618      	mov	r0, r3
 8000e64:	f001 fe82 	bl	8002b6c <HAL_RCC_ClockConfig>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000e6e:	f000 f8f5 	bl	800105c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e72:	2302      	movs	r3, #2
 8000e74:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f002 f803 	bl	8002e88 <HAL_RCCEx_PeriphCLKConfig>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000e88:	f000 f8e8 	bl	800105c <Error_Handler>
  }
}
 8000e8c:	bf00      	nop
 8000e8e:	3750      	adds	r7, #80	@ 0x50
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ea4:	4b18      	ldr	r3, [pc, #96]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000ea6:	4a19      	ldr	r2, [pc, #100]	@ (8000f0c <MX_ADC1_Init+0x78>)
 8000ea8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000eaa:	4b17      	ldr	r3, [pc, #92]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eb0:	4b15      	ldr	r3, [pc, #84]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000eb6:	4b14      	ldr	r3, [pc, #80]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ebc:	4b12      	ldr	r3, [pc, #72]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000ebe:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000ec2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ec4:	4b10      	ldr	r3, [pc, #64]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000eca:	4b0f      	ldr	r3, [pc, #60]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ed0:	480d      	ldr	r0, [pc, #52]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000ed2:	f000 fb67 	bl	80015a4 <HAL_ADC_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000edc:	f000 f8be 	bl	800105c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4805      	ldr	r0, [pc, #20]	@ (8000f08 <MX_ADC1_Init+0x74>)
 8000ef2:	f000 fe1b 	bl	8001b2c <HAL_ADC_ConfigChannel>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000efc:	f000 f8ae 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f00:	bf00      	nop
 8000f02:	3710      	adds	r7, #16
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	200001f4 	.word	0x200001f4
 8000f0c:	40012400 	.word	0x40012400

08000f10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <MX_USART1_UART_Init+0x50>)
 8000f18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f1c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000f20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f34:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f36:	220c      	movs	r2, #12
 8000f38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_USART1_UART_Init+0x4c>)
 8000f48:	f002 f90a 	bl	8003160 <HAL_UART_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000f52:	f000 f883 	bl	800105c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000224 	.word	0x20000224
 8000f60:	40013800 	.word	0x40013800

08000f64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f6a:	4b10      	ldr	r3, [pc, #64]	@ (8000fac <MX_DMA_Init+0x48>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fac <MX_DMA_Init+0x48>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	6153      	str	r3, [r2, #20]
 8000f76:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <MX_DMA_Init+0x48>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	200e      	movs	r0, #14
 8000f88:	f001 f83b 	bl	8002002 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000f8c:	200e      	movs	r0, #14
 8000f8e:	f001 f854 	bl	800203a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	200f      	movs	r0, #15
 8000f98:	f001 f833 	bl	8002002 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000f9c:	200f      	movs	r0, #15
 8000f9e:	f001 f84c 	bl	800203a <HAL_NVIC_EnableIRQ>

}
 8000fa2:	bf00      	nop
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb6:	f107 0308 	add.w	r3, r7, #8
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc4:	4b22      	ldr	r3, [pc, #136]	@ (8001050 <MX_GPIO_Init+0xa0>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a21      	ldr	r2, [pc, #132]	@ (8001050 <MX_GPIO_Init+0xa0>)
 8000fca:	f043 0310 	orr.w	r3, r3, #16
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001050 <MX_GPIO_Init+0xa0>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f003 0310 	and.w	r3, r3, #16
 8000fd8:	607b      	str	r3, [r7, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001050 <MX_GPIO_Init+0xa0>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8001050 <MX_GPIO_Init+0xa0>)
 8000fe2:	f043 0304 	orr.w	r3, r3, #4
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b19      	ldr	r3, [pc, #100]	@ (8001050 <MX_GPIO_Init+0xa0>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	603b      	str	r3, [r7, #0]
 8000ff2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ffa:	4816      	ldr	r0, [pc, #88]	@ (8001054 <MX_GPIO_Init+0xa4>)
 8000ffc:	f001 fb1c 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001006:	4814      	ldr	r0, [pc, #80]	@ (8001058 <MX_GPIO_Init+0xa8>)
 8001008:	f001 fb16 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800100c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001010:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001012:	2301      	movs	r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2302      	movs	r3, #2
 800101c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800101e:	f107 0308 	add.w	r3, r7, #8
 8001022:	4619      	mov	r1, r3
 8001024:	480b      	ldr	r0, [pc, #44]	@ (8001054 <MX_GPIO_Init+0xa4>)
 8001026:	f001 f983 	bl	8002330 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800102a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800102e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001030:	2301      	movs	r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2302      	movs	r3, #2
 800103a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800103c:	f107 0308 	add.w	r3, r7, #8
 8001040:	4619      	mov	r1, r3
 8001042:	4805      	ldr	r0, [pc, #20]	@ (8001058 <MX_GPIO_Init+0xa8>)
 8001044:	f001 f974 	bl	8002330 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001048:	bf00      	nop
 800104a:	3718      	adds	r7, #24
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40021000 	.word	0x40021000
 8001054:	40011000 	.word	0x40011000
 8001058:	40010800 	.word	0x40010800

0800105c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001060:	b672      	cpsid	i
}
 8001062:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001064:	bf00      	nop
 8001066:	e7fd      	b.n	8001064 <Error_Handler+0x8>

08001068 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800106e:	4b15      	ldr	r3, [pc, #84]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001070:	699b      	ldr	r3, [r3, #24]
 8001072:	4a14      	ldr	r2, [pc, #80]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	6193      	str	r3, [r2, #24]
 800107a:	4b12      	ldr	r3, [pc, #72]	@ (80010c4 <HAL_MspInit+0x5c>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001086:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001088:	69db      	ldr	r3, [r3, #28]
 800108a:	4a0e      	ldr	r2, [pc, #56]	@ (80010c4 <HAL_MspInit+0x5c>)
 800108c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001090:	61d3      	str	r3, [r2, #28]
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <HAL_MspInit+0x5c>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800109e:	4b0a      	ldr	r3, [pc, #40]	@ (80010c8 <HAL_MspInit+0x60>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	4a04      	ldr	r2, [pc, #16]	@ (80010c8 <HAL_MspInit+0x60>)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr
 80010c4:	40021000 	.word	0x40021000
 80010c8:	40010000 	.word	0x40010000

080010cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	4a14      	ldr	r2, [pc, #80]	@ (8001138 <HAL_ADC_MspInit+0x6c>)
 80010e8:	4293      	cmp	r3, r2
 80010ea:	d121      	bne.n	8001130 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010ec:	4b13      	ldr	r3, [pc, #76]	@ (800113c <HAL_ADC_MspInit+0x70>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	4a12      	ldr	r2, [pc, #72]	@ (800113c <HAL_ADC_MspInit+0x70>)
 80010f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010f6:	6193      	str	r3, [r2, #24]
 80010f8:	4b10      	ldr	r3, [pc, #64]	@ (800113c <HAL_ADC_MspInit+0x70>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001104:	4b0d      	ldr	r3, [pc, #52]	@ (800113c <HAL_ADC_MspInit+0x70>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	4a0c      	ldr	r2, [pc, #48]	@ (800113c <HAL_ADC_MspInit+0x70>)
 800110a:	f043 0304 	orr.w	r3, r3, #4
 800110e:	6193      	str	r3, [r2, #24]
 8001110:	4b0a      	ldr	r3, [pc, #40]	@ (800113c <HAL_ADC_MspInit+0x70>)
 8001112:	699b      	ldr	r3, [r3, #24]
 8001114:	f003 0304 	and.w	r3, r3, #4
 8001118:	60bb      	str	r3, [r7, #8]
 800111a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800111c:	2301      	movs	r3, #1
 800111e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001120:	2303      	movs	r3, #3
 8001122:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001124:	f107 0310 	add.w	r3, r7, #16
 8001128:	4619      	mov	r1, r3
 800112a:	4805      	ldr	r0, [pc, #20]	@ (8001140 <HAL_ADC_MspInit+0x74>)
 800112c:	f001 f900 	bl	8002330 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001130:	bf00      	nop
 8001132:	3720      	adds	r7, #32
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40012400 	.word	0x40012400
 800113c:	40021000 	.word	0x40021000
 8001140:	40010800 	.word	0x40010800

08001144 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b088      	sub	sp, #32
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800114c:	f107 0310 	add.w	r3, r7, #16
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4a42      	ldr	r2, [pc, #264]	@ (8001268 <HAL_UART_MspInit+0x124>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d17d      	bne.n	8001260 <HAL_UART_MspInit+0x11c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001164:	4b41      	ldr	r3, [pc, #260]	@ (800126c <HAL_UART_MspInit+0x128>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	4a40      	ldr	r2, [pc, #256]	@ (800126c <HAL_UART_MspInit+0x128>)
 800116a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800116e:	6193      	str	r3, [r2, #24]
 8001170:	4b3e      	ldr	r3, [pc, #248]	@ (800126c <HAL_UART_MspInit+0x128>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800117c:	4b3b      	ldr	r3, [pc, #236]	@ (800126c <HAL_UART_MspInit+0x128>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	4a3a      	ldr	r2, [pc, #232]	@ (800126c <HAL_UART_MspInit+0x128>)
 8001182:	f043 0304 	orr.w	r3, r3, #4
 8001186:	6193      	str	r3, [r2, #24]
 8001188:	4b38      	ldr	r3, [pc, #224]	@ (800126c <HAL_UART_MspInit+0x128>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001194:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001198:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119a:	2302      	movs	r3, #2
 800119c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119e:	2303      	movs	r3, #3
 80011a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	4619      	mov	r1, r3
 80011a8:	4831      	ldr	r0, [pc, #196]	@ (8001270 <HAL_UART_MspInit+0x12c>)
 80011aa:	f001 f8c1 	bl	8002330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011bc:	f107 0310 	add.w	r3, r7, #16
 80011c0:	4619      	mov	r1, r3
 80011c2:	482b      	ldr	r0, [pc, #172]	@ (8001270 <HAL_UART_MspInit+0x12c>)
 80011c4:	f001 f8b4 	bl	8002330 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80011c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011ca:	4a2b      	ldr	r2, [pc, #172]	@ (8001278 <HAL_UART_MspInit+0x134>)
 80011cc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ce:	4b29      	ldr	r3, [pc, #164]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011d4:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011da:	4b26      	ldr	r3, [pc, #152]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011dc:	2280      	movs	r2, #128	@ 0x80
 80011de:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011e0:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011e6:	4b23      	ldr	r3, [pc, #140]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80011ec:	4b21      	ldr	r3, [pc, #132]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80011f2:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80011f8:	481e      	ldr	r0, [pc, #120]	@ (8001274 <HAL_UART_MspInit+0x130>)
 80011fa:	f000 ff39 	bl	8002070 <HAL_DMA_Init>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8001204:	f7ff ff2a 	bl	800105c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	4a1a      	ldr	r2, [pc, #104]	@ (8001274 <HAL_UART_MspInit+0x130>)
 800120c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800120e:	4a19      	ldr	r2, [pc, #100]	@ (8001274 <HAL_UART_MspInit+0x130>)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001214:	4b19      	ldr	r3, [pc, #100]	@ (800127c <HAL_UART_MspInit+0x138>)
 8001216:	4a1a      	ldr	r2, [pc, #104]	@ (8001280 <HAL_UART_MspInit+0x13c>)
 8001218:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800121a:	4b18      	ldr	r3, [pc, #96]	@ (800127c <HAL_UART_MspInit+0x138>)
 800121c:	2210      	movs	r2, #16
 800121e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001220:	4b16      	ldr	r3, [pc, #88]	@ (800127c <HAL_UART_MspInit+0x138>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001226:	4b15      	ldr	r3, [pc, #84]	@ (800127c <HAL_UART_MspInit+0x138>)
 8001228:	2280      	movs	r2, #128	@ 0x80
 800122a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800122c:	4b13      	ldr	r3, [pc, #76]	@ (800127c <HAL_UART_MspInit+0x138>)
 800122e:	2200      	movs	r2, #0
 8001230:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <HAL_UART_MspInit+0x138>)
 8001234:	2200      	movs	r2, #0
 8001236:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001238:	4b10      	ldr	r3, [pc, #64]	@ (800127c <HAL_UART_MspInit+0x138>)
 800123a:	2200      	movs	r2, #0
 800123c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800123e:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <HAL_UART_MspInit+0x138>)
 8001240:	2200      	movs	r2, #0
 8001242:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001244:	480d      	ldr	r0, [pc, #52]	@ (800127c <HAL_UART_MspInit+0x138>)
 8001246:	f000 ff13 	bl	8002070 <HAL_DMA_Init>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8001250:	f7ff ff04 	bl	800105c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a09      	ldr	r2, [pc, #36]	@ (800127c <HAL_UART_MspInit+0x138>)
 8001258:	639a      	str	r2, [r3, #56]	@ 0x38
 800125a:	4a08      	ldr	r2, [pc, #32]	@ (800127c <HAL_UART_MspInit+0x138>)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001260:	bf00      	nop
 8001262:	3720      	adds	r7, #32
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40013800 	.word	0x40013800
 800126c:	40021000 	.word	0x40021000
 8001270:	40010800 	.word	0x40010800
 8001274:	2000026c 	.word	0x2000026c
 8001278:	40020058 	.word	0x40020058
 800127c:	200002b0 	.word	0x200002b0
 8001280:	40020044 	.word	0x40020044

08001284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <NMI_Handler+0x4>

0800128c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <HardFault_Handler+0x4>

08001294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <MemManage_Handler+0x4>

0800129c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <BusFault_Handler+0x4>

080012a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <UsageFault_Handler+0x4>

080012ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bc80      	pop	{r7}
 80012b6:	4770      	bx	lr

080012b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr

080012c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012c8:	bf00      	nop
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr

080012d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d4:	f000 f94a 	bl	800156c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012d8:	bf00      	nop
 80012da:	bd80      	pop	{r7, pc}

080012dc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80012e0:	4802      	ldr	r0, [pc, #8]	@ (80012ec <DMA1_Channel4_IRQHandler+0x10>)
 80012e2:	f000 ff1f 	bl	8002124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200002b0 	.word	0x200002b0

080012f0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80012f4:	4802      	ldr	r0, [pc, #8]	@ (8001300 <DMA1_Channel5_IRQHandler+0x10>)
 80012f6:	f000 ff15 	bl	8002124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80012fa:	bf00      	nop
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	2000026c 	.word	0x2000026c

08001304 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return 1;
 8001308:	2301      	movs	r3, #1
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr

08001312 <_kill>:

int _kill(int pid, int sig)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b082      	sub	sp, #8
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800131c:	f002 ff18 	bl	8004150 <__errno>
 8001320:	4603      	mov	r3, r0
 8001322:	2216      	movs	r2, #22
 8001324:	601a      	str	r2, [r3, #0]
  return -1;
 8001326:	f04f 33ff 	mov.w	r3, #4294967295
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <_exit>:

void _exit (int status)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b082      	sub	sp, #8
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800133a:	f04f 31ff 	mov.w	r1, #4294967295
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ffe7 	bl	8001312 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <_exit+0x12>

08001348 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001354:	2300      	movs	r3, #0
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	e00a      	b.n	8001370 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800135a:	f3af 8000 	nop.w
 800135e:	4601      	mov	r1, r0
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	60ba      	str	r2, [r7, #8]
 8001366:	b2ca      	uxtb	r2, r1
 8001368:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	3301      	adds	r3, #1
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	697a      	ldr	r2, [r7, #20]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	429a      	cmp	r2, r3
 8001376:	dbf0      	blt.n	800135a <_read+0x12>
  }

  return len;
 8001378:	687b      	ldr	r3, [r7, #4]
}
 800137a:	4618      	mov	r0, r3
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b086      	sub	sp, #24
 8001386:	af00      	add	r7, sp, #0
 8001388:	60f8      	str	r0, [r7, #12]
 800138a:	60b9      	str	r1, [r7, #8]
 800138c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	e009      	b.n	80013a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	1c5a      	adds	r2, r3, #1
 8001398:	60ba      	str	r2, [r7, #8]
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	3301      	adds	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
 80013a8:	697a      	ldr	r2, [r7, #20]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	dbf1      	blt.n	8001394 <_write+0x12>
  }
  return len;
 80013b0:	687b      	ldr	r3, [r7, #4]
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3718      	adds	r7, #24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <_close>:

int _close(int file)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr

080013d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013e0:	605a      	str	r2, [r3, #4]
  return 0;
 80013e2:	2300      	movs	r3, #0
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr

080013ee <_isatty>:

int _isatty(int file)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013f6:	2301      	movs	r3, #1
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001402:	b480      	push	{r7}
 8001404:	b085      	sub	sp, #20
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
	...

0800141c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001424:	4a14      	ldr	r2, [pc, #80]	@ (8001478 <_sbrk+0x5c>)
 8001426:	4b15      	ldr	r3, [pc, #84]	@ (800147c <_sbrk+0x60>)
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <_sbrk+0x64>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d102      	bne.n	800143e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001438:	4b11      	ldr	r3, [pc, #68]	@ (8001480 <_sbrk+0x64>)
 800143a:	4a12      	ldr	r2, [pc, #72]	@ (8001484 <_sbrk+0x68>)
 800143c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800143e:	4b10      	ldr	r3, [pc, #64]	@ (8001480 <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	429a      	cmp	r2, r3
 800144a:	d207      	bcs.n	800145c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800144c:	f002 fe80 	bl	8004150 <__errno>
 8001450:	4603      	mov	r3, r0
 8001452:	220c      	movs	r2, #12
 8001454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001456:	f04f 33ff 	mov.w	r3, #4294967295
 800145a:	e009      	b.n	8001470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800145c:	4b08      	ldr	r3, [pc, #32]	@ (8001480 <_sbrk+0x64>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001462:	4b07      	ldr	r3, [pc, #28]	@ (8001480 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	4a05      	ldr	r2, [pc, #20]	@ (8001480 <_sbrk+0x64>)
 800146c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800146e:	68fb      	ldr	r3, [r7, #12]
}
 8001470:	4618      	mov	r0, r3
 8001472:	3718      	adds	r7, #24
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20005000 	.word	0x20005000
 800147c:	00000400 	.word	0x00000400
 8001480:	200002f4 	.word	0x200002f4
 8001484:	20000448 	.word	0x20000448

08001488 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001494:	f7ff fff8 	bl	8001488 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001498:	480b      	ldr	r0, [pc, #44]	@ (80014c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800149a:	490c      	ldr	r1, [pc, #48]	@ (80014cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800149c:	4a0c      	ldr	r2, [pc, #48]	@ (80014d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800149e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014a0:	e002      	b.n	80014a8 <LoopCopyDataInit>

080014a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014a6:	3304      	adds	r3, #4

080014a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014ac:	d3f9      	bcc.n	80014a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ae:	4a09      	ldr	r2, [pc, #36]	@ (80014d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80014b0:	4c09      	ldr	r4, [pc, #36]	@ (80014d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014b4:	e001      	b.n	80014ba <LoopFillZerobss>

080014b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014b8:	3204      	adds	r2, #4

080014ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014bc:	d3fb      	bcc.n	80014b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014be:	f002 fe4d 	bl	800415c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80014c2:	f7ff fc5d 	bl	8000d80 <main>
  bx lr
 80014c6:	4770      	bx	lr
  ldr r0, =_sdata
 80014c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014cc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80014d0:	08006638 	.word	0x08006638
  ldr r2, =_sbss
 80014d4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80014d8:	20000448 	.word	0x20000448

080014dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014dc:	e7fe      	b.n	80014dc <ADC1_2_IRQHandler>
	...

080014e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014e4:	4b08      	ldr	r3, [pc, #32]	@ (8001508 <HAL_Init+0x28>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a07      	ldr	r2, [pc, #28]	@ (8001508 <HAL_Init+0x28>)
 80014ea:	f043 0310 	orr.w	r3, r3, #16
 80014ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014f0:	2003      	movs	r0, #3
 80014f2:	f000 fd7b 	bl	8001fec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014f6:	200f      	movs	r0, #15
 80014f8:	f000 f808 	bl	800150c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014fc:	f7ff fdb4 	bl	8001068 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40022000 	.word	0x40022000

0800150c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001514:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <HAL_InitTick+0x54>)
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <HAL_InitTick+0x58>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	4619      	mov	r1, r3
 800151e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001522:	fbb3 f3f1 	udiv	r3, r3, r1
 8001526:	fbb2 f3f3 	udiv	r3, r2, r3
 800152a:	4618      	mov	r0, r3
 800152c:	f000 fd93 	bl	8002056 <HAL_SYSTICK_Config>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e00e      	b.n	8001558 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b0f      	cmp	r3, #15
 800153e:	d80a      	bhi.n	8001556 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001540:	2200      	movs	r2, #0
 8001542:	6879      	ldr	r1, [r7, #4]
 8001544:	f04f 30ff 	mov.w	r0, #4294967295
 8001548:	f000 fd5b 	bl	8002002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800154c:	4a06      	ldr	r2, [pc, #24]	@ (8001568 <HAL_InitTick+0x5c>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001552:	2300      	movs	r3, #0
 8001554:	e000      	b.n	8001558 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
}
 8001558:	4618      	mov	r0, r3
 800155a:	3708      	adds	r7, #8
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20000004 	.word	0x20000004
 8001564:	2000000c 	.word	0x2000000c
 8001568:	20000008 	.word	0x20000008

0800156c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001570:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <HAL_IncTick+0x1c>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	461a      	mov	r2, r3
 8001576:	4b05      	ldr	r3, [pc, #20]	@ (800158c <HAL_IncTick+0x20>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4413      	add	r3, r2
 800157c:	4a03      	ldr	r2, [pc, #12]	@ (800158c <HAL_IncTick+0x20>)
 800157e:	6013      	str	r3, [r2, #0]
}
 8001580:	bf00      	nop
 8001582:	46bd      	mov	sp, r7
 8001584:	bc80      	pop	{r7}
 8001586:	4770      	bx	lr
 8001588:	2000000c 	.word	0x2000000c
 800158c:	200002f8 	.word	0x200002f8

08001590 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return uwTick;
 8001594:	4b02      	ldr	r3, [pc, #8]	@ (80015a0 <HAL_GetTick+0x10>)
 8001596:	681b      	ldr	r3, [r3, #0]
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr
 80015a0:	200002f8 	.word	0x200002f8

080015a4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015ac:	2300      	movs	r3, #0
 80015ae:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80015b4:	2300      	movs	r3, #0
 80015b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80015b8:	2300      	movs	r3, #0
 80015ba:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d101      	bne.n	80015c6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
 80015c4:	e0be      	b.n	8001744 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d109      	bne.n	80015e8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7ff fd72 	bl	80010cc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f000 fbf1 	bl	8001dd0 <ADC_ConversionStop_Disable>
 80015ee:	4603      	mov	r3, r0
 80015f0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f6:	f003 0310 	and.w	r3, r3, #16
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	f040 8099 	bne.w	8001732 <HAL_ADC_Init+0x18e>
 8001600:	7dfb      	ldrb	r3, [r7, #23]
 8001602:	2b00      	cmp	r3, #0
 8001604:	f040 8095 	bne.w	8001732 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800160c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001610:	f023 0302 	bic.w	r3, r3, #2
 8001614:	f043 0202 	orr.w	r2, r3, #2
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001624:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	7b1b      	ldrb	r3, [r3, #12]
 800162a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800162c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800162e:	68ba      	ldr	r2, [r7, #8]
 8001630:	4313      	orrs	r3, r2
 8001632:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800163c:	d003      	beq.n	8001646 <HAL_ADC_Init+0xa2>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d102      	bne.n	800164c <HAL_ADC_Init+0xa8>
 8001646:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800164a:	e000      	b.n	800164e <HAL_ADC_Init+0xaa>
 800164c:	2300      	movs	r3, #0
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	4313      	orrs	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	7d1b      	ldrb	r3, [r3, #20]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d119      	bne.n	8001690 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7b1b      	ldrb	r3, [r3, #12]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d109      	bne.n	8001678 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	3b01      	subs	r3, #1
 800166a:	035a      	lsls	r2, r3, #13
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	4313      	orrs	r3, r2
 8001670:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001674:	613b      	str	r3, [r7, #16]
 8001676:	e00b      	b.n	8001690 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800167c:	f043 0220 	orr.w	r2, r3, #32
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001688:	f043 0201 	orr.w	r2, r3, #1
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	693a      	ldr	r2, [r7, #16]
 80016a0:	430a      	orrs	r2, r1
 80016a2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	4b28      	ldr	r3, [pc, #160]	@ (800174c <HAL_ADC_Init+0x1a8>)
 80016ac:	4013      	ands	r3, r2
 80016ae:	687a      	ldr	r2, [r7, #4]
 80016b0:	6812      	ldr	r2, [r2, #0]
 80016b2:	68b9      	ldr	r1, [r7, #8]
 80016b4:	430b      	orrs	r3, r1
 80016b6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016c0:	d003      	beq.n	80016ca <HAL_ADC_Init+0x126>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d104      	bne.n	80016d4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	051b      	lsls	r3, r3, #20
 80016d2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016da:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	430a      	orrs	r2, r1
 80016e6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	689a      	ldr	r2, [r3, #8]
 80016ee:	4b18      	ldr	r3, [pc, #96]	@ (8001750 <HAL_ADC_Init+0x1ac>)
 80016f0:	4013      	ands	r3, r2
 80016f2:	68ba      	ldr	r2, [r7, #8]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d10b      	bne.n	8001710 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2200      	movs	r2, #0
 80016fc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001702:	f023 0303 	bic.w	r3, r3, #3
 8001706:	f043 0201 	orr.w	r2, r3, #1
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800170e:	e018      	b.n	8001742 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001714:	f023 0312 	bic.w	r3, r3, #18
 8001718:	f043 0210 	orr.w	r2, r3, #16
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001724:	f043 0201 	orr.w	r2, r3, #1
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001730:	e007      	b.n	8001742 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001736:	f043 0210 	orr.w	r2, r3, #16
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001742:	7dfb      	ldrb	r3, [r7, #23]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	ffe1f7fd 	.word	0xffe1f7fd
 8001750:	ff1f0efe 	.word	0xff1f0efe

08001754 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001766:	2b01      	cmp	r3, #1
 8001768:	d101      	bne.n	800176e <HAL_ADC_Start+0x1a>
 800176a:	2302      	movs	r3, #2
 800176c:	e098      	b.n	80018a0 <HAL_ADC_Start+0x14c>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2201      	movs	r2, #1
 8001772:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 fad0 	bl	8001d1c <ADC_Enable>
 800177c:	4603      	mov	r3, r0
 800177e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	2b00      	cmp	r3, #0
 8001784:	f040 8087 	bne.w	8001896 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800178c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001790:	f023 0301 	bic.w	r3, r3, #1
 8001794:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a41      	ldr	r2, [pc, #260]	@ (80018a8 <HAL_ADC_Start+0x154>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d105      	bne.n	80017b2 <HAL_ADC_Start+0x5e>
 80017a6:	4b41      	ldr	r3, [pc, #260]	@ (80018ac <HAL_ADC_Start+0x158>)
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d115      	bne.n	80017de <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d026      	beq.n	800181a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80017d4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80017dc:	e01d      	b.n	800181a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a2f      	ldr	r2, [pc, #188]	@ (80018ac <HAL_ADC_Start+0x158>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d004      	beq.n	80017fe <HAL_ADC_Start+0xaa>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a2b      	ldr	r2, [pc, #172]	@ (80018a8 <HAL_ADC_Start+0x154>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d10d      	bne.n	800181a <HAL_ADC_Start+0xc6>
 80017fe:	4b2b      	ldr	r3, [pc, #172]	@ (80018ac <HAL_ADC_Start+0x158>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001806:	2b00      	cmp	r3, #0
 8001808:	d007      	beq.n	800181a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001812:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800181e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001822:	2b00      	cmp	r3, #0
 8001824:	d006      	beq.n	8001834 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800182a:	f023 0206 	bic.w	r2, r3, #6
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001832:	e002      	b.n	800183a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2200      	movs	r2, #0
 8001838:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f06f 0202 	mvn.w	r2, #2
 800184a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001856:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800185a:	d113      	bne.n	8001884 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001860:	4a11      	ldr	r2, [pc, #68]	@ (80018a8 <HAL_ADC_Start+0x154>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d105      	bne.n	8001872 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001866:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <HAL_ADC_Start+0x158>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800186e:	2b00      	cmp	r3, #0
 8001870:	d108      	bne.n	8001884 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	e00c      	b.n	800189e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	689a      	ldr	r2, [r3, #8]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	e003      	b.n	800189e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2200      	movs	r2, #0
 800189a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800189e:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40012800 	.word	0x40012800
 80018ac:	40012400 	.word	0x40012400

080018b0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018b8:	2300      	movs	r3, #0
 80018ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d101      	bne.n	80018ca <HAL_ADC_Stop+0x1a>
 80018c6:	2302      	movs	r3, #2
 80018c8:	e01a      	b.n	8001900 <HAL_ADC_Stop+0x50>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2201      	movs	r2, #1
 80018ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 fa7c 	bl	8001dd0 <ADC_ConversionStop_Disable>
 80018d8:	4603      	mov	r3, r0
 80018da:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d109      	bne.n	80018f6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80018ea:	f023 0301 	bic.w	r3, r3, #1
 80018ee:	f043 0201 	orr.w	r2, r3, #1
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001912:	2300      	movs	r3, #0
 8001914:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800191a:	2300      	movs	r3, #0
 800191c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800191e:	f7ff fe37 	bl	8001590 <HAL_GetTick>
 8001922:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800192e:	2b00      	cmp	r3, #0
 8001930:	d00b      	beq.n	800194a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001936:	f043 0220 	orr.w	r2, r3, #32
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e0d3      	b.n	8001af2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001954:	2b00      	cmp	r3, #0
 8001956:	d131      	bne.n	80019bc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001962:	2b00      	cmp	r3, #0
 8001964:	d12a      	bne.n	80019bc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001966:	e021      	b.n	80019ac <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196e:	d01d      	beq.n	80019ac <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d007      	beq.n	8001986 <HAL_ADC_PollForConversion+0x7e>
 8001976:	f7ff fe0b 	bl	8001590 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d212      	bcs.n	80019ac <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0302 	and.w	r3, r3, #2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d10b      	bne.n	80019ac <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001998:	f043 0204 	orr.w	r2, r3, #4
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e0a2      	b.n	8001af2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d0d6      	beq.n	8001968 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80019ba:	e070      	b.n	8001a9e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80019bc:	4b4f      	ldr	r3, [pc, #316]	@ (8001afc <HAL_ADC_PollForConversion+0x1f4>)
 80019be:	681c      	ldr	r4, [r3, #0]
 80019c0:	2002      	movs	r0, #2
 80019c2:	f001 fb17 	bl	8002ff4 <HAL_RCCEx_GetPeriphCLKFreq>
 80019c6:	4603      	mov	r3, r0
 80019c8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6919      	ldr	r1, [r3, #16]
 80019d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001b00 <HAL_ADC_PollForConversion+0x1f8>)
 80019d4:	400b      	ands	r3, r1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d118      	bne.n	8001a0c <HAL_ADC_PollForConversion+0x104>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68d9      	ldr	r1, [r3, #12]
 80019e0:	4b48      	ldr	r3, [pc, #288]	@ (8001b04 <HAL_ADC_PollForConversion+0x1fc>)
 80019e2:	400b      	ands	r3, r1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d111      	bne.n	8001a0c <HAL_ADC_PollForConversion+0x104>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6919      	ldr	r1, [r3, #16]
 80019ee:	4b46      	ldr	r3, [pc, #280]	@ (8001b08 <HAL_ADC_PollForConversion+0x200>)
 80019f0:	400b      	ands	r3, r1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d108      	bne.n	8001a08 <HAL_ADC_PollForConversion+0x100>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68d9      	ldr	r1, [r3, #12]
 80019fc:	4b43      	ldr	r3, [pc, #268]	@ (8001b0c <HAL_ADC_PollForConversion+0x204>)
 80019fe:	400b      	ands	r3, r1
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d101      	bne.n	8001a08 <HAL_ADC_PollForConversion+0x100>
 8001a04:	2314      	movs	r3, #20
 8001a06:	e020      	b.n	8001a4a <HAL_ADC_PollForConversion+0x142>
 8001a08:	2329      	movs	r3, #41	@ 0x29
 8001a0a:	e01e      	b.n	8001a4a <HAL_ADC_PollForConversion+0x142>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	6919      	ldr	r1, [r3, #16]
 8001a12:	4b3d      	ldr	r3, [pc, #244]	@ (8001b08 <HAL_ADC_PollForConversion+0x200>)
 8001a14:	400b      	ands	r3, r1
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d106      	bne.n	8001a28 <HAL_ADC_PollForConversion+0x120>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68d9      	ldr	r1, [r3, #12]
 8001a20:	4b3a      	ldr	r3, [pc, #232]	@ (8001b0c <HAL_ADC_PollForConversion+0x204>)
 8001a22:	400b      	ands	r3, r1
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d00d      	beq.n	8001a44 <HAL_ADC_PollForConversion+0x13c>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	6919      	ldr	r1, [r3, #16]
 8001a2e:	4b38      	ldr	r3, [pc, #224]	@ (8001b10 <HAL_ADC_PollForConversion+0x208>)
 8001a30:	400b      	ands	r3, r1
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d108      	bne.n	8001a48 <HAL_ADC_PollForConversion+0x140>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	68d9      	ldr	r1, [r3, #12]
 8001a3c:	4b34      	ldr	r3, [pc, #208]	@ (8001b10 <HAL_ADC_PollForConversion+0x208>)
 8001a3e:	400b      	ands	r3, r1
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <HAL_ADC_PollForConversion+0x140>
 8001a44:	2354      	movs	r3, #84	@ 0x54
 8001a46:	e000      	b.n	8001a4a <HAL_ADC_PollForConversion+0x142>
 8001a48:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001a4a:	fb02 f303 	mul.w	r3, r2, r3
 8001a4e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a50:	e021      	b.n	8001a96 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a58:	d01a      	beq.n	8001a90 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d007      	beq.n	8001a70 <HAL_ADC_PollForConversion+0x168>
 8001a60:	f7ff fd96 	bl	8001590 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d20f      	bcs.n	8001a90 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d90b      	bls.n	8001a90 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7c:	f043 0204 	orr.w	r2, r3, #4
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e030      	b.n	8001af2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	3301      	adds	r3, #1
 8001a94:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d8d9      	bhi.n	8001a52 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f06f 0212 	mvn.w	r2, #18
 8001aa6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001abe:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001ac2:	d115      	bne.n	8001af0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d111      	bne.n	8001af0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001adc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d105      	bne.n	8001af0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae8:	f043 0201 	orr.w	r2, r3, #1
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001af0:	2300      	movs	r3, #0
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	371c      	adds	r7, #28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd90      	pop	{r4, r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000004 	.word	0x20000004
 8001b00:	24924924 	.word	0x24924924
 8001b04:	00924924 	.word	0x00924924
 8001b08:	12492492 	.word	0x12492492
 8001b0c:	00492492 	.word	0x00492492
 8001b10:	00249249 	.word	0x00249249

08001b14 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b36:	2300      	movs	r3, #0
 8001b38:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d101      	bne.n	8001b4c <HAL_ADC_ConfigChannel+0x20>
 8001b48:	2302      	movs	r3, #2
 8001b4a:	e0dc      	b.n	8001d06 <HAL_ADC_ConfigChannel+0x1da>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b06      	cmp	r3, #6
 8001b5a:	d81c      	bhi.n	8001b96 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3b05      	subs	r3, #5
 8001b6e:	221f      	movs	r2, #31
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	43db      	mvns	r3, r3
 8001b76:	4019      	ands	r1, r3
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	3b05      	subs	r3, #5
 8001b88:	fa00 f203 	lsl.w	r2, r0, r3
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b94:	e03c      	b.n	8001c10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	2b0c      	cmp	r3, #12
 8001b9c:	d81c      	bhi.n	8001bd8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685a      	ldr	r2, [r3, #4]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	3b23      	subs	r3, #35	@ 0x23
 8001bb0:	221f      	movs	r2, #31
 8001bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	4019      	ands	r1, r3
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	6818      	ldr	r0, [r3, #0]
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	4413      	add	r3, r2
 8001bc8:	3b23      	subs	r3, #35	@ 0x23
 8001bca:	fa00 f203 	lsl.w	r2, r0, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	631a      	str	r2, [r3, #48]	@ 0x30
 8001bd6:	e01b      	b.n	8001c10 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	4613      	mov	r3, r2
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	4413      	add	r3, r2
 8001be8:	3b41      	subs	r3, #65	@ 0x41
 8001bea:	221f      	movs	r2, #31
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	4019      	ands	r1, r3
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	4413      	add	r3, r2
 8001c02:	3b41      	subs	r3, #65	@ 0x41
 8001c04:	fa00 f203 	lsl.w	r2, r0, r3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b09      	cmp	r3, #9
 8001c16:	d91c      	bls.n	8001c52 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68d9      	ldr	r1, [r3, #12]
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4613      	mov	r3, r2
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4413      	add	r3, r2
 8001c28:	3b1e      	subs	r3, #30
 8001c2a:	2207      	movs	r2, #7
 8001c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	4019      	ands	r1, r3
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	6898      	ldr	r0, [r3, #8]
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	4413      	add	r3, r2
 8001c42:	3b1e      	subs	r3, #30
 8001c44:	fa00 f203 	lsl.w	r2, r0, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	60da      	str	r2, [r3, #12]
 8001c50:	e019      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6919      	ldr	r1, [r3, #16]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	4413      	add	r3, r2
 8001c62:	2207      	movs	r2, #7
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	4019      	ands	r1, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	6898      	ldr	r0, [r3, #8]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	4613      	mov	r3, r2
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	4413      	add	r3, r2
 8001c7a:	fa00 f203 	lsl.w	r2, r0, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	430a      	orrs	r2, r1
 8001c84:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2b10      	cmp	r3, #16
 8001c8c:	d003      	beq.n	8001c96 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c92:	2b11      	cmp	r3, #17
 8001c94:	d132      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d10 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d125      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d126      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689a      	ldr	r2, [r3, #8]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001cbc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b10      	cmp	r3, #16
 8001cc4:	d11a      	bne.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001cc6:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <HAL_ADC_ConfigChannel+0x1e8>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a13      	ldr	r2, [pc, #76]	@ (8001d18 <HAL_ADC_ConfigChannel+0x1ec>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	0c9a      	lsrs	r2, r3, #18
 8001cd2:	4613      	mov	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	4413      	add	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cdc:	e002      	b.n	8001ce4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f9      	bne.n	8001cde <HAL_ADC_ConfigChannel+0x1b2>
 8001cea:	e007      	b.n	8001cfc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf0:	f043 0220 	orr.w	r2, r3, #32
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3714      	adds	r7, #20
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr
 8001d10:	40012400 	.word	0x40012400
 8001d14:	20000004 	.word	0x20000004
 8001d18:	431bde83 	.word	0x431bde83

08001d1c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b084      	sub	sp, #16
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d040      	beq.n	8001dbc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	689a      	ldr	r2, [r3, #8]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f042 0201 	orr.w	r2, r2, #1
 8001d48:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc8 <ADC_Enable+0xac>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dcc <ADC_Enable+0xb0>)
 8001d50:	fba2 2303 	umull	r2, r3, r2, r3
 8001d54:	0c9b      	lsrs	r3, r3, #18
 8001d56:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d58:	e002      	b.n	8001d60 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d1f9      	bne.n	8001d5a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d66:	f7ff fc13 	bl	8001590 <HAL_GetTick>
 8001d6a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001d6c:	e01f      	b.n	8001dae <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d6e:	f7ff fc0f 	bl	8001590 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d918      	bls.n	8001dae <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d011      	beq.n	8001dae <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d8e:	f043 0210 	orr.w	r2, r3, #16
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9a:	f043 0201 	orr.w	r2, r3, #1
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e007      	b.n	8001dbe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d1d8      	bne.n	8001d6e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000004 	.word	0x20000004
 8001dcc:	431bde83 	.word	0x431bde83

08001dd0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d12e      	bne.n	8001e48 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	689a      	ldr	r2, [r3, #8]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f022 0201 	bic.w	r2, r2, #1
 8001df8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001dfa:	f7ff fbc9 	bl	8001590 <HAL_GetTick>
 8001dfe:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e00:	e01b      	b.n	8001e3a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001e02:	f7ff fbc5 	bl	8001590 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d914      	bls.n	8001e3a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f003 0301 	and.w	r3, r3, #1
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d10d      	bne.n	8001e3a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e22:	f043 0210 	orr.w	r2, r3, #16
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2e:	f043 0201 	orr.w	r2, r3, #1
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e007      	b.n	8001e4a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d0dc      	beq.n	8001e02 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
	...

08001e54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e64:	4b0c      	ldr	r3, [pc, #48]	@ (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6a:	68ba      	ldr	r2, [r7, #8]
 8001e6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e70:	4013      	ands	r3, r2
 8001e72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e86:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <__NVIC_SetPriorityGrouping+0x44>)
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	60d3      	str	r3, [r2, #12]
}
 8001e8c:	bf00      	nop
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea0:	4b04      	ldr	r3, [pc, #16]	@ (8001eb4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	0a1b      	lsrs	r3, r3, #8
 8001ea6:	f003 0307 	and.w	r3, r3, #7
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	e000ed00 	.word	0xe000ed00

08001eb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	db0b      	blt.n	8001ee2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eca:	79fb      	ldrb	r3, [r7, #7]
 8001ecc:	f003 021f 	and.w	r2, r3, #31
 8001ed0:	4906      	ldr	r1, [pc, #24]	@ (8001eec <__NVIC_EnableIRQ+0x34>)
 8001ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	2001      	movs	r0, #1
 8001eda:	fa00 f202 	lsl.w	r2, r0, r2
 8001ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bc80      	pop	{r7}
 8001eea:	4770      	bx	lr
 8001eec:	e000e100 	.word	0xe000e100

08001ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	6039      	str	r1, [r7, #0]
 8001efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	db0a      	blt.n	8001f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	b2da      	uxtb	r2, r3
 8001f08:	490c      	ldr	r1, [pc, #48]	@ (8001f3c <__NVIC_SetPriority+0x4c>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	0112      	lsls	r2, r2, #4
 8001f10:	b2d2      	uxtb	r2, r2
 8001f12:	440b      	add	r3, r1
 8001f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f18:	e00a      	b.n	8001f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	b2da      	uxtb	r2, r3
 8001f1e:	4908      	ldr	r1, [pc, #32]	@ (8001f40 <__NVIC_SetPriority+0x50>)
 8001f20:	79fb      	ldrb	r3, [r7, #7]
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	3b04      	subs	r3, #4
 8001f28:	0112      	lsls	r2, r2, #4
 8001f2a:	b2d2      	uxtb	r2, r2
 8001f2c:	440b      	add	r3, r1
 8001f2e:	761a      	strb	r2, [r3, #24]
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bc80      	pop	{r7}
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000e100 	.word	0xe000e100
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b089      	sub	sp, #36	@ 0x24
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	60b9      	str	r1, [r7, #8]
 8001f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	f1c3 0307 	rsb	r3, r3, #7
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	bf28      	it	cs
 8001f62:	2304      	movcs	r3, #4
 8001f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	2b06      	cmp	r3, #6
 8001f6c:	d902      	bls.n	8001f74 <NVIC_EncodePriority+0x30>
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3b03      	subs	r3, #3
 8001f72:	e000      	b.n	8001f76 <NVIC_EncodePriority+0x32>
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f82:	43da      	mvns	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	401a      	ands	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	fa01 f303 	lsl.w	r3, r1, r3
 8001f96:	43d9      	mvns	r1, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f9c:	4313      	orrs	r3, r2
         );
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3724      	adds	r7, #36	@ 0x24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fb8:	d301      	bcc.n	8001fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e00f      	b.n	8001fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc6:	210f      	movs	r1, #15
 8001fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fcc:	f7ff ff90 	bl	8001ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fd0:	4b05      	ldr	r3, [pc, #20]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd6:	4b04      	ldr	r3, [pc, #16]	@ (8001fe8 <SysTick_Config+0x40>)
 8001fd8:	2207      	movs	r2, #7
 8001fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	e000e010 	.word	0xe000e010

08001fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff2d 	bl	8001e54 <__NVIC_SetPriorityGrouping>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	4603      	mov	r3, r0
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002014:	f7ff ff42 	bl	8001e9c <__NVIC_GetPriorityGrouping>
 8002018:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	68b9      	ldr	r1, [r7, #8]
 800201e:	6978      	ldr	r0, [r7, #20]
 8002020:	f7ff ff90 	bl	8001f44 <NVIC_EncodePriority>
 8002024:	4602      	mov	r2, r0
 8002026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800202a:	4611      	mov	r1, r2
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff ff5f 	bl	8001ef0 <__NVIC_SetPriority>
}
 8002032:	bf00      	nop
 8002034:	3718      	adds	r7, #24
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff35 	bl	8001eb8 <__NVIC_EnableIRQ>
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff ffa2 	bl	8001fa8 <SysTick_Config>
 8002064:	4603      	mov	r3, r0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e043      	b.n	800210e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	4b22      	ldr	r3, [pc, #136]	@ (8002118 <HAL_DMA_Init+0xa8>)
 800208e:	4413      	add	r3, r2
 8002090:	4a22      	ldr	r2, [pc, #136]	@ (800211c <HAL_DMA_Init+0xac>)
 8002092:	fba2 2303 	umull	r2, r3, r2, r3
 8002096:	091b      	lsrs	r3, r3, #4
 8002098:	009a      	lsls	r2, r3, #2
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002120 <HAL_DMA_Init+0xb0>)
 80020a2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2202      	movs	r2, #2
 80020a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80020ba:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80020be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80020c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68db      	ldr	r3, [r3, #12]
 80020ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3714      	adds	r7, #20
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr
 8002118:	bffdfff8 	.word	0xbffdfff8
 800211c:	cccccccd 	.word	0xcccccccd
 8002120:	40020000 	.word	0x40020000

08002124 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002140:	2204      	movs	r2, #4
 8002142:	409a      	lsls	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	4013      	ands	r3, r2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d04f      	beq.n	80021ec <HAL_DMA_IRQHandler+0xc8>
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	2b00      	cmp	r3, #0
 8002154:	d04a      	beq.n	80021ec <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0320 	and.w	r3, r3, #32
 8002160:	2b00      	cmp	r3, #0
 8002162:	d107      	bne.n	8002174 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0204 	bic.w	r2, r2, #4
 8002172:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a66      	ldr	r2, [pc, #408]	@ (8002314 <HAL_DMA_IRQHandler+0x1f0>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d029      	beq.n	80021d2 <HAL_DMA_IRQHandler+0xae>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a65      	ldr	r2, [pc, #404]	@ (8002318 <HAL_DMA_IRQHandler+0x1f4>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d022      	beq.n	80021ce <HAL_DMA_IRQHandler+0xaa>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a63      	ldr	r2, [pc, #396]	@ (800231c <HAL_DMA_IRQHandler+0x1f8>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d01a      	beq.n	80021c8 <HAL_DMA_IRQHandler+0xa4>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4a62      	ldr	r2, [pc, #392]	@ (8002320 <HAL_DMA_IRQHandler+0x1fc>)
 8002198:	4293      	cmp	r3, r2
 800219a:	d012      	beq.n	80021c2 <HAL_DMA_IRQHandler+0x9e>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a60      	ldr	r2, [pc, #384]	@ (8002324 <HAL_DMA_IRQHandler+0x200>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d00a      	beq.n	80021bc <HAL_DMA_IRQHandler+0x98>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a5f      	ldr	r2, [pc, #380]	@ (8002328 <HAL_DMA_IRQHandler+0x204>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d102      	bne.n	80021b6 <HAL_DMA_IRQHandler+0x92>
 80021b0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80021b4:	e00e      	b.n	80021d4 <HAL_DMA_IRQHandler+0xb0>
 80021b6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80021ba:	e00b      	b.n	80021d4 <HAL_DMA_IRQHandler+0xb0>
 80021bc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80021c0:	e008      	b.n	80021d4 <HAL_DMA_IRQHandler+0xb0>
 80021c2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80021c6:	e005      	b.n	80021d4 <HAL_DMA_IRQHandler+0xb0>
 80021c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021cc:	e002      	b.n	80021d4 <HAL_DMA_IRQHandler+0xb0>
 80021ce:	2340      	movs	r3, #64	@ 0x40
 80021d0:	e000      	b.n	80021d4 <HAL_DMA_IRQHandler+0xb0>
 80021d2:	2304      	movs	r3, #4
 80021d4:	4a55      	ldr	r2, [pc, #340]	@ (800232c <HAL_DMA_IRQHandler+0x208>)
 80021d6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 8094 	beq.w	800230a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80021ea:	e08e      	b.n	800230a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f0:	2202      	movs	r2, #2
 80021f2:	409a      	lsls	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4013      	ands	r3, r2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d056      	beq.n	80022aa <HAL_DMA_IRQHandler+0x186>
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	f003 0302 	and.w	r3, r3, #2
 8002202:	2b00      	cmp	r3, #0
 8002204:	d051      	beq.n	80022aa <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0320 	and.w	r3, r3, #32
 8002210:	2b00      	cmp	r3, #0
 8002212:	d10b      	bne.n	800222c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f022 020a 	bic.w	r2, r2, #10
 8002222:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a38      	ldr	r2, [pc, #224]	@ (8002314 <HAL_DMA_IRQHandler+0x1f0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d029      	beq.n	800228a <HAL_DMA_IRQHandler+0x166>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a37      	ldr	r2, [pc, #220]	@ (8002318 <HAL_DMA_IRQHandler+0x1f4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d022      	beq.n	8002286 <HAL_DMA_IRQHandler+0x162>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a35      	ldr	r2, [pc, #212]	@ (800231c <HAL_DMA_IRQHandler+0x1f8>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d01a      	beq.n	8002280 <HAL_DMA_IRQHandler+0x15c>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a34      	ldr	r2, [pc, #208]	@ (8002320 <HAL_DMA_IRQHandler+0x1fc>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d012      	beq.n	800227a <HAL_DMA_IRQHandler+0x156>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a32      	ldr	r2, [pc, #200]	@ (8002324 <HAL_DMA_IRQHandler+0x200>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d00a      	beq.n	8002274 <HAL_DMA_IRQHandler+0x150>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a31      	ldr	r2, [pc, #196]	@ (8002328 <HAL_DMA_IRQHandler+0x204>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d102      	bne.n	800226e <HAL_DMA_IRQHandler+0x14a>
 8002268:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800226c:	e00e      	b.n	800228c <HAL_DMA_IRQHandler+0x168>
 800226e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002272:	e00b      	b.n	800228c <HAL_DMA_IRQHandler+0x168>
 8002274:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002278:	e008      	b.n	800228c <HAL_DMA_IRQHandler+0x168>
 800227a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800227e:	e005      	b.n	800228c <HAL_DMA_IRQHandler+0x168>
 8002280:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002284:	e002      	b.n	800228c <HAL_DMA_IRQHandler+0x168>
 8002286:	2320      	movs	r3, #32
 8002288:	e000      	b.n	800228c <HAL_DMA_IRQHandler+0x168>
 800228a:	2302      	movs	r3, #2
 800228c:	4a27      	ldr	r2, [pc, #156]	@ (800232c <HAL_DMA_IRQHandler+0x208>)
 800228e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229c:	2b00      	cmp	r3, #0
 800229e:	d034      	beq.n	800230a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80022a8:	e02f      	b.n	800230a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	2208      	movs	r2, #8
 80022b0:	409a      	lsls	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d028      	beq.n	800230c <HAL_DMA_IRQHandler+0x1e8>
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d023      	beq.n	800230c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f022 020e 	bic.w	r2, r2, #14
 80022d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022dc:	2101      	movs	r1, #1
 80022de:	fa01 f202 	lsl.w	r2, r1, r2
 80022e2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d004      	beq.n	800230c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	4798      	blx	r3
    }
  }
  return;
 800230a:	bf00      	nop
 800230c:	bf00      	nop
}
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40020008 	.word	0x40020008
 8002318:	4002001c 	.word	0x4002001c
 800231c:	40020030 	.word	0x40020030
 8002320:	40020044 	.word	0x40020044
 8002324:	40020058 	.word	0x40020058
 8002328:	4002006c 	.word	0x4002006c
 800232c:	40020000 	.word	0x40020000

08002330 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002330:	b480      	push	{r7}
 8002332:	b08b      	sub	sp, #44	@ 0x2c
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800233a:	2300      	movs	r3, #0
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800233e:	2300      	movs	r3, #0
 8002340:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002342:	e169      	b.n	8002618 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002344:	2201      	movs	r2, #1
 8002346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002348:	fa02 f303 	lsl.w	r3, r2, r3
 800234c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	69fa      	ldr	r2, [r7, #28]
 8002354:	4013      	ands	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	429a      	cmp	r2, r3
 800235e:	f040 8158 	bne.w	8002612 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	4a9a      	ldr	r2, [pc, #616]	@ (80025d0 <HAL_GPIO_Init+0x2a0>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d05e      	beq.n	800242a <HAL_GPIO_Init+0xfa>
 800236c:	4a98      	ldr	r2, [pc, #608]	@ (80025d0 <HAL_GPIO_Init+0x2a0>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d875      	bhi.n	800245e <HAL_GPIO_Init+0x12e>
 8002372:	4a98      	ldr	r2, [pc, #608]	@ (80025d4 <HAL_GPIO_Init+0x2a4>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d058      	beq.n	800242a <HAL_GPIO_Init+0xfa>
 8002378:	4a96      	ldr	r2, [pc, #600]	@ (80025d4 <HAL_GPIO_Init+0x2a4>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d86f      	bhi.n	800245e <HAL_GPIO_Init+0x12e>
 800237e:	4a96      	ldr	r2, [pc, #600]	@ (80025d8 <HAL_GPIO_Init+0x2a8>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d052      	beq.n	800242a <HAL_GPIO_Init+0xfa>
 8002384:	4a94      	ldr	r2, [pc, #592]	@ (80025d8 <HAL_GPIO_Init+0x2a8>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d869      	bhi.n	800245e <HAL_GPIO_Init+0x12e>
 800238a:	4a94      	ldr	r2, [pc, #592]	@ (80025dc <HAL_GPIO_Init+0x2ac>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d04c      	beq.n	800242a <HAL_GPIO_Init+0xfa>
 8002390:	4a92      	ldr	r2, [pc, #584]	@ (80025dc <HAL_GPIO_Init+0x2ac>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d863      	bhi.n	800245e <HAL_GPIO_Init+0x12e>
 8002396:	4a92      	ldr	r2, [pc, #584]	@ (80025e0 <HAL_GPIO_Init+0x2b0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d046      	beq.n	800242a <HAL_GPIO_Init+0xfa>
 800239c:	4a90      	ldr	r2, [pc, #576]	@ (80025e0 <HAL_GPIO_Init+0x2b0>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d85d      	bhi.n	800245e <HAL_GPIO_Init+0x12e>
 80023a2:	2b12      	cmp	r3, #18
 80023a4:	d82a      	bhi.n	80023fc <HAL_GPIO_Init+0xcc>
 80023a6:	2b12      	cmp	r3, #18
 80023a8:	d859      	bhi.n	800245e <HAL_GPIO_Init+0x12e>
 80023aa:	a201      	add	r2, pc, #4	@ (adr r2, 80023b0 <HAL_GPIO_Init+0x80>)
 80023ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b0:	0800242b 	.word	0x0800242b
 80023b4:	08002405 	.word	0x08002405
 80023b8:	08002417 	.word	0x08002417
 80023bc:	08002459 	.word	0x08002459
 80023c0:	0800245f 	.word	0x0800245f
 80023c4:	0800245f 	.word	0x0800245f
 80023c8:	0800245f 	.word	0x0800245f
 80023cc:	0800245f 	.word	0x0800245f
 80023d0:	0800245f 	.word	0x0800245f
 80023d4:	0800245f 	.word	0x0800245f
 80023d8:	0800245f 	.word	0x0800245f
 80023dc:	0800245f 	.word	0x0800245f
 80023e0:	0800245f 	.word	0x0800245f
 80023e4:	0800245f 	.word	0x0800245f
 80023e8:	0800245f 	.word	0x0800245f
 80023ec:	0800245f 	.word	0x0800245f
 80023f0:	0800245f 	.word	0x0800245f
 80023f4:	0800240d 	.word	0x0800240d
 80023f8:	08002421 	.word	0x08002421
 80023fc:	4a79      	ldr	r2, [pc, #484]	@ (80025e4 <HAL_GPIO_Init+0x2b4>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002402:	e02c      	b.n	800245e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	623b      	str	r3, [r7, #32]
          break;
 800240a:	e029      	b.n	8002460 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	3304      	adds	r3, #4
 8002412:	623b      	str	r3, [r7, #32]
          break;
 8002414:	e024      	b.n	8002460 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	3308      	adds	r3, #8
 800241c:	623b      	str	r3, [r7, #32]
          break;
 800241e:	e01f      	b.n	8002460 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	330c      	adds	r3, #12
 8002426:	623b      	str	r3, [r7, #32]
          break;
 8002428:	e01a      	b.n	8002460 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d102      	bne.n	8002438 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002432:	2304      	movs	r3, #4
 8002434:	623b      	str	r3, [r7, #32]
          break;
 8002436:	e013      	b.n	8002460 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d105      	bne.n	800244c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002440:	2308      	movs	r3, #8
 8002442:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	69fa      	ldr	r2, [r7, #28]
 8002448:	611a      	str	r2, [r3, #16]
          break;
 800244a:	e009      	b.n	8002460 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800244c:	2308      	movs	r3, #8
 800244e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	69fa      	ldr	r2, [r7, #28]
 8002454:	615a      	str	r2, [r3, #20]
          break;
 8002456:	e003      	b.n	8002460 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002458:	2300      	movs	r3, #0
 800245a:	623b      	str	r3, [r7, #32]
          break;
 800245c:	e000      	b.n	8002460 <HAL_GPIO_Init+0x130>
          break;
 800245e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	2bff      	cmp	r3, #255	@ 0xff
 8002464:	d801      	bhi.n	800246a <HAL_GPIO_Init+0x13a>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	e001      	b.n	800246e <HAL_GPIO_Init+0x13e>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	3304      	adds	r3, #4
 800246e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	2bff      	cmp	r3, #255	@ 0xff
 8002474:	d802      	bhi.n	800247c <HAL_GPIO_Init+0x14c>
 8002476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	e002      	b.n	8002482 <HAL_GPIO_Init+0x152>
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	3b08      	subs	r3, #8
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	210f      	movs	r1, #15
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	fa01 f303 	lsl.w	r3, r1, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	401a      	ands	r2, r3
 8002494:	6a39      	ldr	r1, [r7, #32]
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	fa01 f303 	lsl.w	r3, r1, r3
 800249c:	431a      	orrs	r2, r3
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 80b1 	beq.w	8002612 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024b0:	4b4d      	ldr	r3, [pc, #308]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	4a4c      	ldr	r2, [pc, #304]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 80024b6:	f043 0301 	orr.w	r3, r3, #1
 80024ba:	6193      	str	r3, [r2, #24]
 80024bc:	4b4a      	ldr	r3, [pc, #296]	@ (80025e8 <HAL_GPIO_Init+0x2b8>)
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80024c8:	4a48      	ldr	r2, [pc, #288]	@ (80025ec <HAL_GPIO_Init+0x2bc>)
 80024ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024cc:	089b      	lsrs	r3, r3, #2
 80024ce:	3302      	adds	r3, #2
 80024d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	f003 0303 	and.w	r3, r3, #3
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	220f      	movs	r2, #15
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4013      	ands	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a40      	ldr	r2, [pc, #256]	@ (80025f0 <HAL_GPIO_Init+0x2c0>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d013      	beq.n	800251c <HAL_GPIO_Init+0x1ec>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a3f      	ldr	r2, [pc, #252]	@ (80025f4 <HAL_GPIO_Init+0x2c4>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d00d      	beq.n	8002518 <HAL_GPIO_Init+0x1e8>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a3e      	ldr	r2, [pc, #248]	@ (80025f8 <HAL_GPIO_Init+0x2c8>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d007      	beq.n	8002514 <HAL_GPIO_Init+0x1e4>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	4a3d      	ldr	r2, [pc, #244]	@ (80025fc <HAL_GPIO_Init+0x2cc>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d101      	bne.n	8002510 <HAL_GPIO_Init+0x1e0>
 800250c:	2303      	movs	r3, #3
 800250e:	e006      	b.n	800251e <HAL_GPIO_Init+0x1ee>
 8002510:	2304      	movs	r3, #4
 8002512:	e004      	b.n	800251e <HAL_GPIO_Init+0x1ee>
 8002514:	2302      	movs	r3, #2
 8002516:	e002      	b.n	800251e <HAL_GPIO_Init+0x1ee>
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <HAL_GPIO_Init+0x1ee>
 800251c:	2300      	movs	r3, #0
 800251e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002520:	f002 0203 	and.w	r2, r2, #3
 8002524:	0092      	lsls	r2, r2, #2
 8002526:	4093      	lsls	r3, r2
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	4313      	orrs	r3, r2
 800252c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800252e:	492f      	ldr	r1, [pc, #188]	@ (80025ec <HAL_GPIO_Init+0x2bc>)
 8002530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002532:	089b      	lsrs	r3, r3, #2
 8002534:	3302      	adds	r3, #2
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d006      	beq.n	8002556 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002548:	4b2d      	ldr	r3, [pc, #180]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 800254a:	689a      	ldr	r2, [r3, #8]
 800254c:	492c      	ldr	r1, [pc, #176]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	608b      	str	r3, [r1, #8]
 8002554:	e006      	b.n	8002564 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002556:	4b2a      	ldr	r3, [pc, #168]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 8002558:	689a      	ldr	r2, [r3, #8]
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	43db      	mvns	r3, r3
 800255e:	4928      	ldr	r1, [pc, #160]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 8002560:	4013      	ands	r3, r2
 8002562:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d006      	beq.n	800257e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002570:	4b23      	ldr	r3, [pc, #140]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 8002572:	68da      	ldr	r2, [r3, #12]
 8002574:	4922      	ldr	r1, [pc, #136]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	4313      	orrs	r3, r2
 800257a:	60cb      	str	r3, [r1, #12]
 800257c:	e006      	b.n	800258c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800257e:	4b20      	ldr	r3, [pc, #128]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	43db      	mvns	r3, r3
 8002586:	491e      	ldr	r1, [pc, #120]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 8002588:	4013      	ands	r3, r2
 800258a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d006      	beq.n	80025a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002598:	4b19      	ldr	r3, [pc, #100]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	4918      	ldr	r1, [pc, #96]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	604b      	str	r3, [r1, #4]
 80025a4:	e006      	b.n	80025b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025a6:	4b16      	ldr	r3, [pc, #88]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	43db      	mvns	r3, r3
 80025ae:	4914      	ldr	r1, [pc, #80]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 80025b0:	4013      	ands	r3, r2
 80025b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d021      	beq.n	8002604 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	490e      	ldr	r1, [pc, #56]	@ (8002600 <HAL_GPIO_Init+0x2d0>)
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	600b      	str	r3, [r1, #0]
 80025cc:	e021      	b.n	8002612 <HAL_GPIO_Init+0x2e2>
 80025ce:	bf00      	nop
 80025d0:	10320000 	.word	0x10320000
 80025d4:	10310000 	.word	0x10310000
 80025d8:	10220000 	.word	0x10220000
 80025dc:	10210000 	.word	0x10210000
 80025e0:	10120000 	.word	0x10120000
 80025e4:	10110000 	.word	0x10110000
 80025e8:	40021000 	.word	0x40021000
 80025ec:	40010000 	.word	0x40010000
 80025f0:	40010800 	.word	0x40010800
 80025f4:	40010c00 	.word	0x40010c00
 80025f8:	40011000 	.word	0x40011000
 80025fc:	40011400 	.word	0x40011400
 8002600:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002604:	4b0b      	ldr	r3, [pc, #44]	@ (8002634 <HAL_GPIO_Init+0x304>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	43db      	mvns	r3, r3
 800260c:	4909      	ldr	r1, [pc, #36]	@ (8002634 <HAL_GPIO_Init+0x304>)
 800260e:	4013      	ands	r3, r2
 8002610:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002614:	3301      	adds	r3, #1
 8002616:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261e:	fa22 f303 	lsr.w	r3, r2, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	f47f ae8e 	bne.w	8002344 <HAL_GPIO_Init+0x14>
  }
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	372c      	adds	r7, #44	@ 0x2c
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr
 8002634:	40010400 	.word	0x40010400

08002638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]
 8002644:	4613      	mov	r3, r2
 8002646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002648:	787b      	ldrb	r3, [r7, #1]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800264e:	887a      	ldrh	r2, [r7, #2]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002654:	e003      	b.n	800265e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002656:	887b      	ldrh	r3, [r7, #2]
 8002658:	041a      	lsls	r2, r3, #16
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	611a      	str	r2, [r3, #16]
}
 800265e:	bf00      	nop
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e272      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 8087 	beq.w	8002796 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002688:	4b92      	ldr	r3, [pc, #584]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f003 030c 	and.w	r3, r3, #12
 8002690:	2b04      	cmp	r3, #4
 8002692:	d00c      	beq.n	80026ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002694:	4b8f      	ldr	r3, [pc, #572]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f003 030c 	and.w	r3, r3, #12
 800269c:	2b08      	cmp	r3, #8
 800269e:	d112      	bne.n	80026c6 <HAL_RCC_OscConfig+0x5e>
 80026a0:	4b8c      	ldr	r3, [pc, #560]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ac:	d10b      	bne.n	80026c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ae:	4b89      	ldr	r3, [pc, #548]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d06c      	beq.n	8002794 <HAL_RCC_OscConfig+0x12c>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d168      	bne.n	8002794 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e24c      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026ce:	d106      	bne.n	80026de <HAL_RCC_OscConfig+0x76>
 80026d0:	4b80      	ldr	r3, [pc, #512]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a7f      	ldr	r2, [pc, #508]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	e02e      	b.n	800273c <HAL_RCC_OscConfig+0xd4>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10c      	bne.n	8002700 <HAL_RCC_OscConfig+0x98>
 80026e6:	4b7b      	ldr	r3, [pc, #492]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a7a      	ldr	r2, [pc, #488]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026f0:	6013      	str	r3, [r2, #0]
 80026f2:	4b78      	ldr	r3, [pc, #480]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a77      	ldr	r2, [pc, #476]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80026f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	e01d      	b.n	800273c <HAL_RCC_OscConfig+0xd4>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002708:	d10c      	bne.n	8002724 <HAL_RCC_OscConfig+0xbc>
 800270a:	4b72      	ldr	r3, [pc, #456]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a71      	ldr	r2, [pc, #452]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002710:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	4b6f      	ldr	r3, [pc, #444]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a6e      	ldr	r2, [pc, #440]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800271c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	e00b      	b.n	800273c <HAL_RCC_OscConfig+0xd4>
 8002724:	4b6b      	ldr	r3, [pc, #428]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a6a      	ldr	r2, [pc, #424]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800272a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800272e:	6013      	str	r3, [r2, #0]
 8002730:	4b68      	ldr	r3, [pc, #416]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a67      	ldr	r2, [pc, #412]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002736:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800273a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d013      	beq.n	800276c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002744:	f7fe ff24 	bl	8001590 <HAL_GetTick>
 8002748:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800274a:	e008      	b.n	800275e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800274c:	f7fe ff20 	bl	8001590 <HAL_GetTick>
 8002750:	4602      	mov	r2, r0
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	2b64      	cmp	r3, #100	@ 0x64
 8002758:	d901      	bls.n	800275e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e200      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275e:	4b5d      	ldr	r3, [pc, #372]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0f0      	beq.n	800274c <HAL_RCC_OscConfig+0xe4>
 800276a:	e014      	b.n	8002796 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276c:	f7fe ff10 	bl	8001590 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002774:	f7fe ff0c 	bl	8001590 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b64      	cmp	r3, #100	@ 0x64
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e1ec      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002786:	4b53      	ldr	r3, [pc, #332]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d1f0      	bne.n	8002774 <HAL_RCC_OscConfig+0x10c>
 8002792:	e000      	b.n	8002796 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002794:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d063      	beq.n	800286a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027a2:	4b4c      	ldr	r3, [pc, #304]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f003 030c 	and.w	r3, r3, #12
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00b      	beq.n	80027c6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027ae:	4b49      	ldr	r3, [pc, #292]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f003 030c 	and.w	r3, r3, #12
 80027b6:	2b08      	cmp	r3, #8
 80027b8:	d11c      	bne.n	80027f4 <HAL_RCC_OscConfig+0x18c>
 80027ba:	4b46      	ldr	r3, [pc, #280]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d116      	bne.n	80027f4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027c6:	4b43      	ldr	r3, [pc, #268]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d005      	beq.n	80027de <HAL_RCC_OscConfig+0x176>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	2b01      	cmp	r3, #1
 80027d8:	d001      	beq.n	80027de <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e1c0      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027de:	4b3d      	ldr	r3, [pc, #244]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	695b      	ldr	r3, [r3, #20]
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4939      	ldr	r1, [pc, #228]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027f2:	e03a      	b.n	800286a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d020      	beq.n	800283e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027fc:	4b36      	ldr	r3, [pc, #216]	@ (80028d8 <HAL_RCC_OscConfig+0x270>)
 80027fe:	2201      	movs	r2, #1
 8002800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002802:	f7fe fec5 	bl	8001590 <HAL_GetTick>
 8002806:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002808:	e008      	b.n	800281c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800280a:	f7fe fec1 	bl	8001590 <HAL_GetTick>
 800280e:	4602      	mov	r2, r0
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e1a1      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281c:	4b2d      	ldr	r3, [pc, #180]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0302 	and.w	r3, r3, #2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0f0      	beq.n	800280a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002828:	4b2a      	ldr	r3, [pc, #168]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	695b      	ldr	r3, [r3, #20]
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	4927      	ldr	r1, [pc, #156]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002838:	4313      	orrs	r3, r2
 800283a:	600b      	str	r3, [r1, #0]
 800283c:	e015      	b.n	800286a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800283e:	4b26      	ldr	r3, [pc, #152]	@ (80028d8 <HAL_RCC_OscConfig+0x270>)
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002844:	f7fe fea4 	bl	8001590 <HAL_GetTick>
 8002848:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800284a:	e008      	b.n	800285e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800284c:	f7fe fea0 	bl	8001590 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	693b      	ldr	r3, [r7, #16]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d901      	bls.n	800285e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e180      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285e:	4b1d      	ldr	r3, [pc, #116]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1f0      	bne.n	800284c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b00      	cmp	r3, #0
 8002874:	d03a      	beq.n	80028ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d019      	beq.n	80028b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800287e:	4b17      	ldr	r3, [pc, #92]	@ (80028dc <HAL_RCC_OscConfig+0x274>)
 8002880:	2201      	movs	r2, #1
 8002882:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002884:	f7fe fe84 	bl	8001590 <HAL_GetTick>
 8002888:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800288a:	e008      	b.n	800289e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800288c:	f7fe fe80 	bl	8001590 <HAL_GetTick>
 8002890:	4602      	mov	r2, r0
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	1ad3      	subs	r3, r2, r3
 8002896:	2b02      	cmp	r3, #2
 8002898:	d901      	bls.n	800289e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e160      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800289e:	4b0d      	ldr	r3, [pc, #52]	@ (80028d4 <HAL_RCC_OscConfig+0x26c>)
 80028a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d0f0      	beq.n	800288c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028aa:	2001      	movs	r0, #1
 80028ac:	f000 face 	bl	8002e4c <RCC_Delay>
 80028b0:	e01c      	b.n	80028ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028b2:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <HAL_RCC_OscConfig+0x274>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b8:	f7fe fe6a 	bl	8001590 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028be:	e00f      	b.n	80028e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028c0:	f7fe fe66 	bl	8001590 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d908      	bls.n	80028e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e146      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
 80028d2:	bf00      	nop
 80028d4:	40021000 	.word	0x40021000
 80028d8:	42420000 	.word	0x42420000
 80028dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e0:	4b92      	ldr	r3, [pc, #584]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1e9      	bne.n	80028c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f000 80a6 	beq.w	8002a46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028fa:	2300      	movs	r3, #0
 80028fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028fe:	4b8b      	ldr	r3, [pc, #556]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10d      	bne.n	8002926 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800290a:	4b88      	ldr	r3, [pc, #544]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	4a87      	ldr	r2, [pc, #540]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002914:	61d3      	str	r3, [r2, #28]
 8002916:	4b85      	ldr	r3, [pc, #532]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800291e:	60bb      	str	r3, [r7, #8]
 8002920:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002922:	2301      	movs	r3, #1
 8002924:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002926:	4b82      	ldr	r3, [pc, #520]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800292e:	2b00      	cmp	r3, #0
 8002930:	d118      	bne.n	8002964 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002932:	4b7f      	ldr	r3, [pc, #508]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a7e      	ldr	r2, [pc, #504]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 8002938:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800293c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800293e:	f7fe fe27 	bl	8001590 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002946:	f7fe fe23 	bl	8001590 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b64      	cmp	r3, #100	@ 0x64
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e103      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002958:	4b75      	ldr	r3, [pc, #468]	@ (8002b30 <HAL_RCC_OscConfig+0x4c8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002960:	2b00      	cmp	r3, #0
 8002962:	d0f0      	beq.n	8002946 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d106      	bne.n	800297a <HAL_RCC_OscConfig+0x312>
 800296c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 800296e:	6a1b      	ldr	r3, [r3, #32]
 8002970:	4a6e      	ldr	r2, [pc, #440]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002972:	f043 0301 	orr.w	r3, r3, #1
 8002976:	6213      	str	r3, [r2, #32]
 8002978:	e02d      	b.n	80029d6 <HAL_RCC_OscConfig+0x36e>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10c      	bne.n	800299c <HAL_RCC_OscConfig+0x334>
 8002982:	4b6a      	ldr	r3, [pc, #424]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002984:	6a1b      	ldr	r3, [r3, #32]
 8002986:	4a69      	ldr	r2, [pc, #420]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002988:	f023 0301 	bic.w	r3, r3, #1
 800298c:	6213      	str	r3, [r2, #32]
 800298e:	4b67      	ldr	r3, [pc, #412]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002990:	6a1b      	ldr	r3, [r3, #32]
 8002992:	4a66      	ldr	r2, [pc, #408]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002994:	f023 0304 	bic.w	r3, r3, #4
 8002998:	6213      	str	r3, [r2, #32]
 800299a:	e01c      	b.n	80029d6 <HAL_RCC_OscConfig+0x36e>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	2b05      	cmp	r3, #5
 80029a2:	d10c      	bne.n	80029be <HAL_RCC_OscConfig+0x356>
 80029a4:	4b61      	ldr	r3, [pc, #388]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029a6:	6a1b      	ldr	r3, [r3, #32]
 80029a8:	4a60      	ldr	r2, [pc, #384]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029aa:	f043 0304 	orr.w	r3, r3, #4
 80029ae:	6213      	str	r3, [r2, #32]
 80029b0:	4b5e      	ldr	r3, [pc, #376]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	4a5d      	ldr	r2, [pc, #372]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029b6:	f043 0301 	orr.w	r3, r3, #1
 80029ba:	6213      	str	r3, [r2, #32]
 80029bc:	e00b      	b.n	80029d6 <HAL_RCC_OscConfig+0x36e>
 80029be:	4b5b      	ldr	r3, [pc, #364]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	4a5a      	ldr	r2, [pc, #360]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029c4:	f023 0301 	bic.w	r3, r3, #1
 80029c8:	6213      	str	r3, [r2, #32]
 80029ca:	4b58      	ldr	r3, [pc, #352]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	4a57      	ldr	r2, [pc, #348]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	f023 0304 	bic.w	r3, r3, #4
 80029d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d015      	beq.n	8002a0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7fe fdd7 	bl	8001590 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e4:	e00a      	b.n	80029fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029e6:	f7fe fdd3 	bl	8001590 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e0b1      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0ee      	beq.n	80029e6 <HAL_RCC_OscConfig+0x37e>
 8002a08:	e014      	b.n	8002a34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0a:	f7fe fdc1 	bl	8001590 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a10:	e00a      	b.n	8002a28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a12:	f7fe fdbd 	bl	8001590 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e09b      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a28:	4b40      	ldr	r3, [pc, #256]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1ee      	bne.n	8002a12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a34:	7dfb      	ldrb	r3, [r7, #23]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d105      	bne.n	8002a46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	4a3b      	ldr	r2, [pc, #236]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 8087 	beq.w	8002b5e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a50:	4b36      	ldr	r3, [pc, #216]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 030c 	and.w	r3, r3, #12
 8002a58:	2b08      	cmp	r3, #8
 8002a5a:	d061      	beq.n	8002b20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	69db      	ldr	r3, [r3, #28]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d146      	bne.n	8002af2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a64:	4b33      	ldr	r3, [pc, #204]	@ (8002b34 <HAL_RCC_OscConfig+0x4cc>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6a:	f7fe fd91 	bl	8001590 <HAL_GetTick>
 8002a6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a72:	f7fe fd8d 	bl	8001590 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e06d      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a84:	4b29      	ldr	r3, [pc, #164]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1f0      	bne.n	8002a72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a98:	d108      	bne.n	8002aac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a9a:	4b24      	ldr	r3, [pc, #144]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	4921      	ldr	r1, [pc, #132]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aac:	4b1f      	ldr	r3, [pc, #124]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a19      	ldr	r1, [r3, #32]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	430b      	orrs	r3, r1
 8002abe:	491b      	ldr	r1, [pc, #108]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b34 <HAL_RCC_OscConfig+0x4cc>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aca:	f7fe fd61 	bl	8001590 <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ad0:	e008      	b.n	8002ae4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ad2:	f7fe fd5d 	bl	8001590 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d901      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e03d      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ae4:	4b11      	ldr	r3, [pc, #68]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0f0      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x46a>
 8002af0:	e035      	b.n	8002b5e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002af2:	4b10      	ldr	r3, [pc, #64]	@ (8002b34 <HAL_RCC_OscConfig+0x4cc>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af8:	f7fe fd4a 	bl	8001590 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b00:	f7fe fd46 	bl	8001590 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e026      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b12:	4b06      	ldr	r3, [pc, #24]	@ (8002b2c <HAL_RCC_OscConfig+0x4c4>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f0      	bne.n	8002b00 <HAL_RCC_OscConfig+0x498>
 8002b1e:	e01e      	b.n	8002b5e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69db      	ldr	r3, [r3, #28]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d107      	bne.n	8002b38 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e019      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40007000 	.word	0x40007000
 8002b34:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b38:	4b0b      	ldr	r3, [pc, #44]	@ (8002b68 <HAL_RCC_OscConfig+0x500>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d106      	bne.n	8002b5a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d001      	beq.n	8002b5e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e000      	b.n	8002b60 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40021000 	.word	0x40021000

08002b6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e0d0      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b80:	4b6a      	ldr	r3, [pc, #424]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d910      	bls.n	8002bb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8e:	4b67      	ldr	r3, [pc, #412]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 0207 	bic.w	r2, r3, #7
 8002b96:	4965      	ldr	r1, [pc, #404]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9e:	4b63      	ldr	r3, [pc, #396]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e0b8      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d020      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d005      	beq.n	8002bd4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bc8:	4b59      	ldr	r3, [pc, #356]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	4a58      	ldr	r2, [pc, #352]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002bd2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0308 	and.w	r3, r3, #8
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d005      	beq.n	8002bec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002be0:	4b53      	ldr	r3, [pc, #332]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	4a52      	ldr	r2, [pc, #328]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002be6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002bea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bec:	4b50      	ldr	r3, [pc, #320]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	494d      	ldr	r1, [pc, #308]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d040      	beq.n	8002c8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d107      	bne.n	8002c22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c12:	4b47      	ldr	r3, [pc, #284]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d115      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e07f      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d107      	bne.n	8002c3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c2a:	4b41      	ldr	r3, [pc, #260]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d109      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e073      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0302 	and.w	r3, r3, #2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e06b      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c4a:	4b39      	ldr	r3, [pc, #228]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f023 0203 	bic.w	r2, r3, #3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	4936      	ldr	r1, [pc, #216]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c5c:	f7fe fc98 	bl	8001590 <HAL_GetTick>
 8002c60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c62:	e00a      	b.n	8002c7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c64:	f7fe fc94 	bl	8001590 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e053      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f003 020c 	and.w	r2, r3, #12
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d1eb      	bne.n	8002c64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c8c:	4b27      	ldr	r3, [pc, #156]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0307 	and.w	r3, r3, #7
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d210      	bcs.n	8002cbc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c9a:	4b24      	ldr	r3, [pc, #144]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f023 0207 	bic.w	r2, r3, #7
 8002ca2:	4922      	ldr	r1, [pc, #136]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002caa:	4b20      	ldr	r3, [pc, #128]	@ (8002d2c <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d001      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e032      	b.n	8002d22 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d008      	beq.n	8002cda <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc8:	4b19      	ldr	r3, [pc, #100]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	4916      	ldr	r1, [pc, #88]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d009      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002ce6:	4b12      	ldr	r3, [pc, #72]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	490e      	ldr	r1, [pc, #56]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cfa:	f000 f821 	bl	8002d40 <HAL_RCC_GetSysClockFreq>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	4b0b      	ldr	r3, [pc, #44]	@ (8002d30 <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	091b      	lsrs	r3, r3, #4
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	490a      	ldr	r1, [pc, #40]	@ (8002d34 <HAL_RCC_ClockConfig+0x1c8>)
 8002d0c:	5ccb      	ldrb	r3, [r1, r3]
 8002d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d12:	4a09      	ldr	r2, [pc, #36]	@ (8002d38 <HAL_RCC_ClockConfig+0x1cc>)
 8002d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d16:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <HAL_RCC_ClockConfig+0x1d0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe fbf6 	bl	800150c <HAL_InitTick>

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40022000 	.word	0x40022000
 8002d30:	40021000 	.word	0x40021000
 8002d34:	0800627c 	.word	0x0800627c
 8002d38:	20000004 	.word	0x20000004
 8002d3c:	20000008 	.word	0x20000008

08002d40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b087      	sub	sp, #28
 8002d44:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	60bb      	str	r3, [r7, #8]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	2300      	movs	r3, #0
 8002d54:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d5a:	4b1e      	ldr	r3, [pc, #120]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f003 030c 	and.w	r3, r3, #12
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	d002      	beq.n	8002d70 <HAL_RCC_GetSysClockFreq+0x30>
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d003      	beq.n	8002d76 <HAL_RCC_GetSysClockFreq+0x36>
 8002d6e:	e027      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d70:	4b19      	ldr	r3, [pc, #100]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d72:	613b      	str	r3, [r7, #16]
      break;
 8002d74:	e027      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	0c9b      	lsrs	r3, r3, #18
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	4a17      	ldr	r2, [pc, #92]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d80:	5cd3      	ldrb	r3, [r2, r3]
 8002d82:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d010      	beq.n	8002db0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d8e:	4b11      	ldr	r3, [pc, #68]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	0c5b      	lsrs	r3, r3, #17
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	4a11      	ldr	r2, [pc, #68]	@ (8002de0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d9a:	5cd3      	ldrb	r3, [r2, r3]
 8002d9c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002da2:	fb03 f202 	mul.w	r2, r3, r2
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dac:	617b      	str	r3, [r7, #20]
 8002dae:	e004      	b.n	8002dba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a0c      	ldr	r2, [pc, #48]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002db4:	fb02 f303 	mul.w	r3, r2, r3
 8002db8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	613b      	str	r3, [r7, #16]
      break;
 8002dbe:	e002      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dc0:	4b05      	ldr	r3, [pc, #20]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dc2:	613b      	str	r3, [r7, #16]
      break;
 8002dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc6:	693b      	ldr	r3, [r7, #16]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	371c      	adds	r7, #28
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	007a1200 	.word	0x007a1200
 8002ddc:	08006294 	.word	0x08006294
 8002de0:	080062a4 	.word	0x080062a4
 8002de4:	003d0900 	.word	0x003d0900

08002de8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dec:	4b02      	ldr	r3, [pc, #8]	@ (8002df8 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dee:	681b      	ldr	r3, [r3, #0]
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr
 8002df8:	20000004 	.word	0x20000004

08002dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e00:	f7ff fff2 	bl	8002de8 <HAL_RCC_GetHCLKFreq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	4b05      	ldr	r3, [pc, #20]	@ (8002e1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	0a1b      	lsrs	r3, r3, #8
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	4903      	ldr	r1, [pc, #12]	@ (8002e20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e12:	5ccb      	ldrb	r3, [r1, r3]
 8002e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	0800628c 	.word	0x0800628c

08002e24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e28:	f7ff ffde 	bl	8002de8 <HAL_RCC_GetHCLKFreq>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	0adb      	lsrs	r3, r3, #11
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	4903      	ldr	r1, [pc, #12]	@ (8002e48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e3a:	5ccb      	ldrb	r3, [r1, r3]
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000
 8002e48:	0800628c 	.word	0x0800628c

08002e4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e54:	4b0a      	ldr	r3, [pc, #40]	@ (8002e80 <RCC_Delay+0x34>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a0a      	ldr	r2, [pc, #40]	@ (8002e84 <RCC_Delay+0x38>)
 8002e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5e:	0a5b      	lsrs	r3, r3, #9
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	fb02 f303 	mul.w	r3, r2, r3
 8002e66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e68:	bf00      	nop
  }
  while (Delay --);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1e5a      	subs	r2, r3, #1
 8002e6e:	60fa      	str	r2, [r7, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1f9      	bne.n	8002e68 <RCC_Delay+0x1c>
}
 8002e74:	bf00      	nop
 8002e76:	bf00      	nop
 8002e78:	3714      	adds	r7, #20
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	20000004 	.word	0x20000004
 8002e84:	10624dd3 	.word	0x10624dd3

08002e88 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002e90:	2300      	movs	r3, #0
 8002e92:	613b      	str	r3, [r7, #16]
 8002e94:	2300      	movs	r3, #0
 8002e96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0301 	and.w	r3, r3, #1
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d07d      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ea8:	4b4f      	ldr	r3, [pc, #316]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d10d      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eb4:	4b4c      	ldr	r3, [pc, #304]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	4a4b      	ldr	r2, [pc, #300]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002eba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ebe:	61d3      	str	r3, [r2, #28]
 8002ec0:	4b49      	ldr	r3, [pc, #292]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec8:	60bb      	str	r3, [r7, #8]
 8002eca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ed0:	4b46      	ldr	r3, [pc, #280]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d118      	bne.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002edc:	4b43      	ldr	r3, [pc, #268]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a42      	ldr	r2, [pc, #264]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ee8:	f7fe fb52 	bl	8001590 <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eee:	e008      	b.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ef0:	f7fe fb4e 	bl	8001590 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b64      	cmp	r3, #100	@ 0x64
 8002efc:	d901      	bls.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e06d      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f02:	4b3a      	ldr	r3, [pc, #232]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d0f0      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f0e:	4b36      	ldr	r3, [pc, #216]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f10:	6a1b      	ldr	r3, [r3, #32]
 8002f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f16:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d02e      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d027      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f34:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f36:	4b2e      	ldr	r3, [pc, #184]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f38:	2201      	movs	r2, #1
 8002f3a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f3c:	4b2c      	ldr	r3, [pc, #176]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f42:	4a29      	ldr	r2, [pc, #164]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d014      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f52:	f7fe fb1d 	bl	8001590 <HAL_GetTick>
 8002f56:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f58:	e00a      	b.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f5a:	f7fe fb19 	bl	8001590 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e036      	b.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f70:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f72:	6a1b      	ldr	r3, [r3, #32]
 8002f74:	f003 0302 	and.w	r3, r3, #2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d0ee      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	4917      	ldr	r1, [pc, #92]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f8e:	7dfb      	ldrb	r3, [r7, #23]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d105      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f94:	4b14      	ldr	r3, [pc, #80]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	4a13      	ldr	r2, [pc, #76]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f9e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d008      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fac:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	490b      	ldr	r1, [pc, #44]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0310 	and.w	r3, r3, #16
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d008      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fca:	4b07      	ldr	r3, [pc, #28]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	68db      	ldr	r3, [r3, #12]
 8002fd6:	4904      	ldr	r1, [pc, #16]	@ (8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3718      	adds	r7, #24
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	40007000 	.word	0x40007000
 8002ff0:	42420440 	.word	0x42420440

08002ff4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b088      	sub	sp, #32
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	617b      	str	r3, [r7, #20]
 8003000:	2300      	movs	r3, #0
 8003002:	61fb      	str	r3, [r7, #28]
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	60fb      	str	r3, [r7, #12]
 800300c:	2300      	movs	r3, #0
 800300e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b10      	cmp	r3, #16
 8003014:	d00a      	beq.n	800302c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2b10      	cmp	r3, #16
 800301a:	f200 808a 	bhi.w	8003132 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b01      	cmp	r3, #1
 8003022:	d045      	beq.n	80030b0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b02      	cmp	r3, #2
 8003028:	d075      	beq.n	8003116 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800302a:	e082      	b.n	8003132 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800302c:	4b46      	ldr	r3, [pc, #280]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003032:	4b45      	ldr	r3, [pc, #276]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d07b      	beq.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	0c9b      	lsrs	r3, r3, #18
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	4a41      	ldr	r2, [pc, #260]	@ (800314c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003048:	5cd3      	ldrb	r3, [r2, r3]
 800304a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d015      	beq.n	8003082 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003056:	4b3c      	ldr	r3, [pc, #240]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	0c5b      	lsrs	r3, r3, #17
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	4a3b      	ldr	r2, [pc, #236]	@ (8003150 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003062:	5cd3      	ldrb	r3, [r2, r3]
 8003064:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00d      	beq.n	800308c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003070:	4a38      	ldr	r2, [pc, #224]	@ (8003154 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	fbb2 f2f3 	udiv	r2, r2, r3
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	fb02 f303 	mul.w	r3, r2, r3
 800307e:	61fb      	str	r3, [r7, #28]
 8003080:	e004      	b.n	800308c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	4a34      	ldr	r2, [pc, #208]	@ (8003158 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003086:	fb02 f303 	mul.w	r3, r2, r3
 800308a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800308c:	4b2e      	ldr	r3, [pc, #184]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003094:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003098:	d102      	bne.n	80030a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800309a:	69fb      	ldr	r3, [r7, #28]
 800309c:	61bb      	str	r3, [r7, #24]
      break;
 800309e:	e04a      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80030a6:	fba2 2303 	umull	r2, r3, r2, r3
 80030aa:	085b      	lsrs	r3, r3, #1
 80030ac:	61bb      	str	r3, [r7, #24]
      break;
 80030ae:	e042      	b.n	8003136 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80030b0:	4b25      	ldr	r3, [pc, #148]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030c0:	d108      	bne.n	80030d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d003      	beq.n	80030d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80030cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030d0:	61bb      	str	r3, [r7, #24]
 80030d2:	e01f      	b.n	8003114 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030de:	d109      	bne.n	80030f4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80030e0:	4b19      	ldr	r3, [pc, #100]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80030e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80030ec:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80030f0:	61bb      	str	r3, [r7, #24]
 80030f2:	e00f      	b.n	8003114 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030fe:	d11c      	bne.n	800313a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003100:	4b11      	ldr	r3, [pc, #68]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d016      	beq.n	800313a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800310c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003110:	61bb      	str	r3, [r7, #24]
      break;
 8003112:	e012      	b.n	800313a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003114:	e011      	b.n	800313a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003116:	f7ff fe85 	bl	8002e24 <HAL_RCC_GetPCLK2Freq>
 800311a:	4602      	mov	r2, r0
 800311c:	4b0a      	ldr	r3, [pc, #40]	@ (8003148 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	0b9b      	lsrs	r3, r3, #14
 8003122:	f003 0303 	and.w	r3, r3, #3
 8003126:	3301      	adds	r3, #1
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	fbb2 f3f3 	udiv	r3, r2, r3
 800312e:	61bb      	str	r3, [r7, #24]
      break;
 8003130:	e004      	b.n	800313c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003132:	bf00      	nop
 8003134:	e002      	b.n	800313c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003136:	bf00      	nop
 8003138:	e000      	b.n	800313c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800313a:	bf00      	nop
    }
  }
  return (frequency);
 800313c:	69bb      	ldr	r3, [r7, #24]
}
 800313e:	4618      	mov	r0, r3
 8003140:	3720      	adds	r7, #32
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	080062a8 	.word	0x080062a8
 8003150:	080062b8 	.word	0x080062b8
 8003154:	007a1200 	.word	0x007a1200
 8003158:	003d0900 	.word	0x003d0900
 800315c:	aaaaaaab 	.word	0xaaaaaaab

08003160 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e042      	b.n	80031f8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d106      	bne.n	800318c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f7fd ffdc 	bl	8001144 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2224      	movs	r2, #36	@ 0x24
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	68da      	ldr	r2, [r3, #12]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80031a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f971 	bl	800348c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	691a      	ldr	r2, [r3, #16]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	695a      	ldr	r2, [r3, #20]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68da      	ldr	r2, [r3, #12]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2200      	movs	r2, #0
 80031de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2220      	movs	r2, #32
 80031e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2220      	movs	r2, #32
 80031ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08a      	sub	sp, #40	@ 0x28
 8003204:	af02      	add	r7, sp, #8
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	603b      	str	r3, [r7, #0]
 800320c:	4613      	mov	r3, r2
 800320e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b20      	cmp	r3, #32
 800321e:	d175      	bne.n	800330c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d002      	beq.n	800322c <HAL_UART_Transmit+0x2c>
 8003226:	88fb      	ldrh	r3, [r7, #6]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e06e      	b.n	800330e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2221      	movs	r2, #33	@ 0x21
 800323a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800323e:	f7fe f9a7 	bl	8001590 <HAL_GetTick>
 8003242:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	88fa      	ldrh	r2, [r7, #6]
 8003248:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	88fa      	ldrh	r2, [r7, #6]
 800324e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003258:	d108      	bne.n	800326c <HAL_UART_Transmit+0x6c>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d104      	bne.n	800326c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003262:	2300      	movs	r3, #0
 8003264:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	61bb      	str	r3, [r7, #24]
 800326a:	e003      	b.n	8003274 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003270:	2300      	movs	r3, #0
 8003272:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003274:	e02e      	b.n	80032d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	2200      	movs	r2, #0
 800327e:	2180      	movs	r1, #128	@ 0x80
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 f848 	bl	8003316 <UART_WaitOnFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e03a      	b.n	800330e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10b      	bne.n	80032b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	3302      	adds	r3, #2
 80032b2:	61bb      	str	r3, [r7, #24]
 80032b4:	e007      	b.n	80032c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	781a      	ldrb	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	3301      	adds	r3, #1
 80032c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1cb      	bne.n	8003276 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	2200      	movs	r2, #0
 80032e6:	2140      	movs	r1, #64	@ 0x40
 80032e8:	68f8      	ldr	r0, [r7, #12]
 80032ea:	f000 f814 	bl	8003316 <UART_WaitOnFlagUntilTimeout>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d005      	beq.n	8003300 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e006      	b.n	800330e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2220      	movs	r2, #32
 8003304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003308:	2300      	movs	r3, #0
 800330a:	e000      	b.n	800330e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800330c:	2302      	movs	r3, #2
  }
}
 800330e:	4618      	mov	r0, r3
 8003310:	3720      	adds	r7, #32
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b086      	sub	sp, #24
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	603b      	str	r3, [r7, #0]
 8003322:	4613      	mov	r3, r2
 8003324:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003326:	e03b      	b.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800332e:	d037      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003330:	f7fe f92e 	bl	8001590 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	6a3a      	ldr	r2, [r7, #32]
 800333c:	429a      	cmp	r2, r3
 800333e:	d302      	bcc.n	8003346 <UART_WaitOnFlagUntilTimeout+0x30>
 8003340:	6a3b      	ldr	r3, [r7, #32]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e03a      	b.n	80033c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	2b00      	cmp	r3, #0
 8003356:	d023      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b80      	cmp	r3, #128	@ 0x80
 800335c:	d020      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b40      	cmp	r3, #64	@ 0x40
 8003362:	d01d      	beq.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f003 0308 	and.w	r3, r3, #8
 800336e:	2b08      	cmp	r3, #8
 8003370:	d116      	bne.n	80033a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003372:	2300      	movs	r3, #0
 8003374:	617b      	str	r3, [r7, #20]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	617b      	str	r3, [r7, #20]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	617b      	str	r3, [r7, #20]
 8003386:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f000 f81d 	bl	80033c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2208      	movs	r2, #8
 8003392:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e00f      	b.n	80033c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	4013      	ands	r3, r2
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	bf0c      	ite	eq
 80033b0:	2301      	moveq	r3, #1
 80033b2:	2300      	movne	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	461a      	mov	r2, r3
 80033b8:	79fb      	ldrb	r3, [r7, #7]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d0b4      	beq.n	8003328 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3718      	adds	r7, #24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b095      	sub	sp, #84	@ 0x54
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	330c      	adds	r3, #12
 80033d6:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033da:	e853 3f00 	ldrex	r3, [r3]
 80033de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	330c      	adds	r3, #12
 80033ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80033f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033f8:	e841 2300 	strex	r3, r2, [r1]
 80033fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003400:	2b00      	cmp	r3, #0
 8003402:	d1e5      	bne.n	80033d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	3314      	adds	r3, #20
 800340a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	e853 3f00 	ldrex	r3, [r3]
 8003412:	61fb      	str	r3, [r7, #28]
   return(result);
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	f023 0301 	bic.w	r3, r3, #1
 800341a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	3314      	adds	r3, #20
 8003422:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003424:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003426:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003428:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800342a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800342c:	e841 2300 	strex	r3, r2, [r1]
 8003430:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1e5      	bne.n	8003404 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343c:	2b01      	cmp	r3, #1
 800343e:	d119      	bne.n	8003474 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	330c      	adds	r3, #12
 8003446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	e853 3f00 	ldrex	r3, [r3]
 800344e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	f023 0310 	bic.w	r3, r3, #16
 8003456:	647b      	str	r3, [r7, #68]	@ 0x44
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	330c      	adds	r3, #12
 800345e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003460:	61ba      	str	r2, [r7, #24]
 8003462:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003464:	6979      	ldr	r1, [r7, #20]
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	e841 2300 	strex	r3, r2, [r1]
 800346c:	613b      	str	r3, [r7, #16]
   return(result);
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d1e5      	bne.n	8003440 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003482:	bf00      	nop
 8003484:	3754      	adds	r7, #84	@ 0x54
 8003486:	46bd      	mov	sp, r7
 8003488:	bc80      	pop	{r7}
 800348a:	4770      	bx	lr

0800348c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68da      	ldr	r2, [r3, #12]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689a      	ldr	r2, [r3, #8]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	431a      	orrs	r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80034c6:	f023 030c 	bic.w	r3, r3, #12
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	68b9      	ldr	r1, [r7, #8]
 80034d0:	430b      	orrs	r3, r1
 80034d2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699a      	ldr	r2, [r3, #24]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a2c      	ldr	r2, [pc, #176]	@ (80035a0 <UART_SetConfig+0x114>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d103      	bne.n	80034fc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80034f4:	f7ff fc96 	bl	8002e24 <HAL_RCC_GetPCLK2Freq>
 80034f8:	60f8      	str	r0, [r7, #12]
 80034fa:	e002      	b.n	8003502 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80034fc:	f7ff fc7e 	bl	8002dfc <HAL_RCC_GetPCLK1Freq>
 8003500:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003502:	68fa      	ldr	r2, [r7, #12]
 8003504:	4613      	mov	r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	4413      	add	r3, r2
 800350a:	009a      	lsls	r2, r3, #2
 800350c:	441a      	add	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	fbb2 f3f3 	udiv	r3, r2, r3
 8003518:	4a22      	ldr	r2, [pc, #136]	@ (80035a4 <UART_SetConfig+0x118>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	095b      	lsrs	r3, r3, #5
 8003520:	0119      	lsls	r1, r3, #4
 8003522:	68fa      	ldr	r2, [r7, #12]
 8003524:	4613      	mov	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	009a      	lsls	r2, r3, #2
 800352c:	441a      	add	r2, r3
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	fbb2 f2f3 	udiv	r2, r2, r3
 8003538:	4b1a      	ldr	r3, [pc, #104]	@ (80035a4 <UART_SetConfig+0x118>)
 800353a:	fba3 0302 	umull	r0, r3, r3, r2
 800353e:	095b      	lsrs	r3, r3, #5
 8003540:	2064      	movs	r0, #100	@ 0x64
 8003542:	fb00 f303 	mul.w	r3, r0, r3
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	3332      	adds	r3, #50	@ 0x32
 800354c:	4a15      	ldr	r2, [pc, #84]	@ (80035a4 <UART_SetConfig+0x118>)
 800354e:	fba2 2303 	umull	r2, r3, r2, r3
 8003552:	095b      	lsrs	r3, r3, #5
 8003554:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003558:	4419      	add	r1, r3
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	4613      	mov	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	009a      	lsls	r2, r3, #2
 8003564:	441a      	add	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003570:	4b0c      	ldr	r3, [pc, #48]	@ (80035a4 <UART_SetConfig+0x118>)
 8003572:	fba3 0302 	umull	r0, r3, r3, r2
 8003576:	095b      	lsrs	r3, r3, #5
 8003578:	2064      	movs	r0, #100	@ 0x64
 800357a:	fb00 f303 	mul.w	r3, r0, r3
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	011b      	lsls	r3, r3, #4
 8003582:	3332      	adds	r3, #50	@ 0x32
 8003584:	4a07      	ldr	r2, [pc, #28]	@ (80035a4 <UART_SetConfig+0x118>)
 8003586:	fba2 2303 	umull	r2, r3, r2, r3
 800358a:	095b      	lsrs	r3, r3, #5
 800358c:	f003 020f 	and.w	r2, r3, #15
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	440a      	add	r2, r1
 8003596:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003598:	bf00      	nop
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40013800 	.word	0x40013800
 80035a4:	51eb851f 	.word	0x51eb851f

080035a8 <__cvt>:
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035ae:	461d      	mov	r5, r3
 80035b0:	bfbb      	ittet	lt
 80035b2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80035b6:	461d      	movlt	r5, r3
 80035b8:	2300      	movge	r3, #0
 80035ba:	232d      	movlt	r3, #45	@ 0x2d
 80035bc:	b088      	sub	sp, #32
 80035be:	4614      	mov	r4, r2
 80035c0:	bfb8      	it	lt
 80035c2:	4614      	movlt	r4, r2
 80035c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80035c6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80035c8:	7013      	strb	r3, [r2, #0]
 80035ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80035cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80035d0:	f023 0820 	bic.w	r8, r3, #32
 80035d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80035d8:	d005      	beq.n	80035e6 <__cvt+0x3e>
 80035da:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80035de:	d100      	bne.n	80035e2 <__cvt+0x3a>
 80035e0:	3601      	adds	r6, #1
 80035e2:	2302      	movs	r3, #2
 80035e4:	e000      	b.n	80035e8 <__cvt+0x40>
 80035e6:	2303      	movs	r3, #3
 80035e8:	aa07      	add	r2, sp, #28
 80035ea:	9204      	str	r2, [sp, #16]
 80035ec:	aa06      	add	r2, sp, #24
 80035ee:	e9cd a202 	strd	sl, r2, [sp, #8]
 80035f2:	e9cd 3600 	strd	r3, r6, [sp]
 80035f6:	4622      	mov	r2, r4
 80035f8:	462b      	mov	r3, r5
 80035fa:	f000 fe6d 	bl	80042d8 <_dtoa_r>
 80035fe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003602:	4607      	mov	r7, r0
 8003604:	d119      	bne.n	800363a <__cvt+0x92>
 8003606:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003608:	07db      	lsls	r3, r3, #31
 800360a:	d50e      	bpl.n	800362a <__cvt+0x82>
 800360c:	eb00 0906 	add.w	r9, r0, r6
 8003610:	2200      	movs	r2, #0
 8003612:	2300      	movs	r3, #0
 8003614:	4620      	mov	r0, r4
 8003616:	4629      	mov	r1, r5
 8003618:	f7fd fa7a 	bl	8000b10 <__aeabi_dcmpeq>
 800361c:	b108      	cbz	r0, 8003622 <__cvt+0x7a>
 800361e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003622:	2230      	movs	r2, #48	@ 0x30
 8003624:	9b07      	ldr	r3, [sp, #28]
 8003626:	454b      	cmp	r3, r9
 8003628:	d31e      	bcc.n	8003668 <__cvt+0xc0>
 800362a:	4638      	mov	r0, r7
 800362c:	9b07      	ldr	r3, [sp, #28]
 800362e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003630:	1bdb      	subs	r3, r3, r7
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	b008      	add	sp, #32
 8003636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800363a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800363e:	eb00 0906 	add.w	r9, r0, r6
 8003642:	d1e5      	bne.n	8003610 <__cvt+0x68>
 8003644:	7803      	ldrb	r3, [r0, #0]
 8003646:	2b30      	cmp	r3, #48	@ 0x30
 8003648:	d10a      	bne.n	8003660 <__cvt+0xb8>
 800364a:	2200      	movs	r2, #0
 800364c:	2300      	movs	r3, #0
 800364e:	4620      	mov	r0, r4
 8003650:	4629      	mov	r1, r5
 8003652:	f7fd fa5d 	bl	8000b10 <__aeabi_dcmpeq>
 8003656:	b918      	cbnz	r0, 8003660 <__cvt+0xb8>
 8003658:	f1c6 0601 	rsb	r6, r6, #1
 800365c:	f8ca 6000 	str.w	r6, [sl]
 8003660:	f8da 3000 	ldr.w	r3, [sl]
 8003664:	4499      	add	r9, r3
 8003666:	e7d3      	b.n	8003610 <__cvt+0x68>
 8003668:	1c59      	adds	r1, r3, #1
 800366a:	9107      	str	r1, [sp, #28]
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	e7d9      	b.n	8003624 <__cvt+0x7c>

08003670 <__exponent>:
 8003670:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003672:	2900      	cmp	r1, #0
 8003674:	bfb6      	itet	lt
 8003676:	232d      	movlt	r3, #45	@ 0x2d
 8003678:	232b      	movge	r3, #43	@ 0x2b
 800367a:	4249      	neglt	r1, r1
 800367c:	2909      	cmp	r1, #9
 800367e:	7002      	strb	r2, [r0, #0]
 8003680:	7043      	strb	r3, [r0, #1]
 8003682:	dd29      	ble.n	80036d8 <__exponent+0x68>
 8003684:	f10d 0307 	add.w	r3, sp, #7
 8003688:	461d      	mov	r5, r3
 800368a:	270a      	movs	r7, #10
 800368c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003690:	461a      	mov	r2, r3
 8003692:	fb07 1416 	mls	r4, r7, r6, r1
 8003696:	3430      	adds	r4, #48	@ 0x30
 8003698:	f802 4c01 	strb.w	r4, [r2, #-1]
 800369c:	460c      	mov	r4, r1
 800369e:	2c63      	cmp	r4, #99	@ 0x63
 80036a0:	4631      	mov	r1, r6
 80036a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80036a6:	dcf1      	bgt.n	800368c <__exponent+0x1c>
 80036a8:	3130      	adds	r1, #48	@ 0x30
 80036aa:	1e94      	subs	r4, r2, #2
 80036ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80036b0:	4623      	mov	r3, r4
 80036b2:	1c41      	adds	r1, r0, #1
 80036b4:	42ab      	cmp	r3, r5
 80036b6:	d30a      	bcc.n	80036ce <__exponent+0x5e>
 80036b8:	f10d 0309 	add.w	r3, sp, #9
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	42ac      	cmp	r4, r5
 80036c0:	bf88      	it	hi
 80036c2:	2300      	movhi	r3, #0
 80036c4:	3302      	adds	r3, #2
 80036c6:	4403      	add	r3, r0
 80036c8:	1a18      	subs	r0, r3, r0
 80036ca:	b003      	add	sp, #12
 80036cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 80036d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80036d6:	e7ed      	b.n	80036b4 <__exponent+0x44>
 80036d8:	2330      	movs	r3, #48	@ 0x30
 80036da:	3130      	adds	r1, #48	@ 0x30
 80036dc:	7083      	strb	r3, [r0, #2]
 80036de:	70c1      	strb	r1, [r0, #3]
 80036e0:	1d03      	adds	r3, r0, #4
 80036e2:	e7f1      	b.n	80036c8 <__exponent+0x58>

080036e4 <_printf_float>:
 80036e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036e8:	b091      	sub	sp, #68	@ 0x44
 80036ea:	460c      	mov	r4, r1
 80036ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80036f0:	4616      	mov	r6, r2
 80036f2:	461f      	mov	r7, r3
 80036f4:	4605      	mov	r5, r0
 80036f6:	f000 fce1 	bl	80040bc <_localeconv_r>
 80036fa:	6803      	ldr	r3, [r0, #0]
 80036fc:	4618      	mov	r0, r3
 80036fe:	9308      	str	r3, [sp, #32]
 8003700:	f7fc fd26 	bl	8000150 <strlen>
 8003704:	2300      	movs	r3, #0
 8003706:	930e      	str	r3, [sp, #56]	@ 0x38
 8003708:	f8d8 3000 	ldr.w	r3, [r8]
 800370c:	9009      	str	r0, [sp, #36]	@ 0x24
 800370e:	3307      	adds	r3, #7
 8003710:	f023 0307 	bic.w	r3, r3, #7
 8003714:	f103 0208 	add.w	r2, r3, #8
 8003718:	f894 a018 	ldrb.w	sl, [r4, #24]
 800371c:	f8d4 b000 	ldr.w	fp, [r4]
 8003720:	f8c8 2000 	str.w	r2, [r8]
 8003724:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003728:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800372c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800372e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003732:	f04f 32ff 	mov.w	r2, #4294967295
 8003736:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800373a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800373e:	4b9c      	ldr	r3, [pc, #624]	@ (80039b0 <_printf_float+0x2cc>)
 8003740:	f7fd fa18 	bl	8000b74 <__aeabi_dcmpun>
 8003744:	bb70      	cbnz	r0, 80037a4 <_printf_float+0xc0>
 8003746:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800374a:	f04f 32ff 	mov.w	r2, #4294967295
 800374e:	4b98      	ldr	r3, [pc, #608]	@ (80039b0 <_printf_float+0x2cc>)
 8003750:	f7fd f9f2 	bl	8000b38 <__aeabi_dcmple>
 8003754:	bb30      	cbnz	r0, 80037a4 <_printf_float+0xc0>
 8003756:	2200      	movs	r2, #0
 8003758:	2300      	movs	r3, #0
 800375a:	4640      	mov	r0, r8
 800375c:	4649      	mov	r1, r9
 800375e:	f7fd f9e1 	bl	8000b24 <__aeabi_dcmplt>
 8003762:	b110      	cbz	r0, 800376a <_printf_float+0x86>
 8003764:	232d      	movs	r3, #45	@ 0x2d
 8003766:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800376a:	4a92      	ldr	r2, [pc, #584]	@ (80039b4 <_printf_float+0x2d0>)
 800376c:	4b92      	ldr	r3, [pc, #584]	@ (80039b8 <_printf_float+0x2d4>)
 800376e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003772:	bf94      	ite	ls
 8003774:	4690      	movls	r8, r2
 8003776:	4698      	movhi	r8, r3
 8003778:	2303      	movs	r3, #3
 800377a:	f04f 0900 	mov.w	r9, #0
 800377e:	6123      	str	r3, [r4, #16]
 8003780:	f02b 0304 	bic.w	r3, fp, #4
 8003784:	6023      	str	r3, [r4, #0]
 8003786:	4633      	mov	r3, r6
 8003788:	4621      	mov	r1, r4
 800378a:	4628      	mov	r0, r5
 800378c:	9700      	str	r7, [sp, #0]
 800378e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003790:	f000 f9d4 	bl	8003b3c <_printf_common>
 8003794:	3001      	adds	r0, #1
 8003796:	f040 8090 	bne.w	80038ba <_printf_float+0x1d6>
 800379a:	f04f 30ff 	mov.w	r0, #4294967295
 800379e:	b011      	add	sp, #68	@ 0x44
 80037a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a4:	4642      	mov	r2, r8
 80037a6:	464b      	mov	r3, r9
 80037a8:	4640      	mov	r0, r8
 80037aa:	4649      	mov	r1, r9
 80037ac:	f7fd f9e2 	bl	8000b74 <__aeabi_dcmpun>
 80037b0:	b148      	cbz	r0, 80037c6 <_printf_float+0xe2>
 80037b2:	464b      	mov	r3, r9
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	bfb8      	it	lt
 80037b8:	232d      	movlt	r3, #45	@ 0x2d
 80037ba:	4a80      	ldr	r2, [pc, #512]	@ (80039bc <_printf_float+0x2d8>)
 80037bc:	bfb8      	it	lt
 80037be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80037c2:	4b7f      	ldr	r3, [pc, #508]	@ (80039c0 <_printf_float+0x2dc>)
 80037c4:	e7d3      	b.n	800376e <_printf_float+0x8a>
 80037c6:	6863      	ldr	r3, [r4, #4]
 80037c8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80037cc:	1c5a      	adds	r2, r3, #1
 80037ce:	d13f      	bne.n	8003850 <_printf_float+0x16c>
 80037d0:	2306      	movs	r3, #6
 80037d2:	6063      	str	r3, [r4, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80037da:	6023      	str	r3, [r4, #0]
 80037dc:	9206      	str	r2, [sp, #24]
 80037de:	aa0e      	add	r2, sp, #56	@ 0x38
 80037e0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80037e4:	aa0d      	add	r2, sp, #52	@ 0x34
 80037e6:	9203      	str	r2, [sp, #12]
 80037e8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80037ec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80037f0:	6863      	ldr	r3, [r4, #4]
 80037f2:	4642      	mov	r2, r8
 80037f4:	9300      	str	r3, [sp, #0]
 80037f6:	4628      	mov	r0, r5
 80037f8:	464b      	mov	r3, r9
 80037fa:	910a      	str	r1, [sp, #40]	@ 0x28
 80037fc:	f7ff fed4 	bl	80035a8 <__cvt>
 8003800:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003802:	4680      	mov	r8, r0
 8003804:	2947      	cmp	r1, #71	@ 0x47
 8003806:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003808:	d128      	bne.n	800385c <_printf_float+0x178>
 800380a:	1cc8      	adds	r0, r1, #3
 800380c:	db02      	blt.n	8003814 <_printf_float+0x130>
 800380e:	6863      	ldr	r3, [r4, #4]
 8003810:	4299      	cmp	r1, r3
 8003812:	dd40      	ble.n	8003896 <_printf_float+0x1b2>
 8003814:	f1aa 0a02 	sub.w	sl, sl, #2
 8003818:	fa5f fa8a 	uxtb.w	sl, sl
 800381c:	4652      	mov	r2, sl
 800381e:	3901      	subs	r1, #1
 8003820:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003824:	910d      	str	r1, [sp, #52]	@ 0x34
 8003826:	f7ff ff23 	bl	8003670 <__exponent>
 800382a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800382c:	4681      	mov	r9, r0
 800382e:	1813      	adds	r3, r2, r0
 8003830:	2a01      	cmp	r2, #1
 8003832:	6123      	str	r3, [r4, #16]
 8003834:	dc02      	bgt.n	800383c <_printf_float+0x158>
 8003836:	6822      	ldr	r2, [r4, #0]
 8003838:	07d2      	lsls	r2, r2, #31
 800383a:	d501      	bpl.n	8003840 <_printf_float+0x15c>
 800383c:	3301      	adds	r3, #1
 800383e:	6123      	str	r3, [r4, #16]
 8003840:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003844:	2b00      	cmp	r3, #0
 8003846:	d09e      	beq.n	8003786 <_printf_float+0xa2>
 8003848:	232d      	movs	r3, #45	@ 0x2d
 800384a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800384e:	e79a      	b.n	8003786 <_printf_float+0xa2>
 8003850:	2947      	cmp	r1, #71	@ 0x47
 8003852:	d1bf      	bne.n	80037d4 <_printf_float+0xf0>
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1bd      	bne.n	80037d4 <_printf_float+0xf0>
 8003858:	2301      	movs	r3, #1
 800385a:	e7ba      	b.n	80037d2 <_printf_float+0xee>
 800385c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003860:	d9dc      	bls.n	800381c <_printf_float+0x138>
 8003862:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003866:	d118      	bne.n	800389a <_printf_float+0x1b6>
 8003868:	2900      	cmp	r1, #0
 800386a:	6863      	ldr	r3, [r4, #4]
 800386c:	dd0b      	ble.n	8003886 <_printf_float+0x1a2>
 800386e:	6121      	str	r1, [r4, #16]
 8003870:	b913      	cbnz	r3, 8003878 <_printf_float+0x194>
 8003872:	6822      	ldr	r2, [r4, #0]
 8003874:	07d0      	lsls	r0, r2, #31
 8003876:	d502      	bpl.n	800387e <_printf_float+0x19a>
 8003878:	3301      	adds	r3, #1
 800387a:	440b      	add	r3, r1
 800387c:	6123      	str	r3, [r4, #16]
 800387e:	f04f 0900 	mov.w	r9, #0
 8003882:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003884:	e7dc      	b.n	8003840 <_printf_float+0x15c>
 8003886:	b913      	cbnz	r3, 800388e <_printf_float+0x1aa>
 8003888:	6822      	ldr	r2, [r4, #0]
 800388a:	07d2      	lsls	r2, r2, #31
 800388c:	d501      	bpl.n	8003892 <_printf_float+0x1ae>
 800388e:	3302      	adds	r3, #2
 8003890:	e7f4      	b.n	800387c <_printf_float+0x198>
 8003892:	2301      	movs	r3, #1
 8003894:	e7f2      	b.n	800387c <_printf_float+0x198>
 8003896:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800389a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800389c:	4299      	cmp	r1, r3
 800389e:	db05      	blt.n	80038ac <_printf_float+0x1c8>
 80038a0:	6823      	ldr	r3, [r4, #0]
 80038a2:	6121      	str	r1, [r4, #16]
 80038a4:	07d8      	lsls	r0, r3, #31
 80038a6:	d5ea      	bpl.n	800387e <_printf_float+0x19a>
 80038a8:	1c4b      	adds	r3, r1, #1
 80038aa:	e7e7      	b.n	800387c <_printf_float+0x198>
 80038ac:	2900      	cmp	r1, #0
 80038ae:	bfcc      	ite	gt
 80038b0:	2201      	movgt	r2, #1
 80038b2:	f1c1 0202 	rsble	r2, r1, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	e7e0      	b.n	800387c <_printf_float+0x198>
 80038ba:	6823      	ldr	r3, [r4, #0]
 80038bc:	055a      	lsls	r2, r3, #21
 80038be:	d407      	bmi.n	80038d0 <_printf_float+0x1ec>
 80038c0:	6923      	ldr	r3, [r4, #16]
 80038c2:	4642      	mov	r2, r8
 80038c4:	4631      	mov	r1, r6
 80038c6:	4628      	mov	r0, r5
 80038c8:	47b8      	blx	r7
 80038ca:	3001      	adds	r0, #1
 80038cc:	d12b      	bne.n	8003926 <_printf_float+0x242>
 80038ce:	e764      	b.n	800379a <_printf_float+0xb6>
 80038d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80038d4:	f240 80dc 	bls.w	8003a90 <_printf_float+0x3ac>
 80038d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80038dc:	2200      	movs	r2, #0
 80038de:	2300      	movs	r3, #0
 80038e0:	f7fd f916 	bl	8000b10 <__aeabi_dcmpeq>
 80038e4:	2800      	cmp	r0, #0
 80038e6:	d033      	beq.n	8003950 <_printf_float+0x26c>
 80038e8:	2301      	movs	r3, #1
 80038ea:	4631      	mov	r1, r6
 80038ec:	4628      	mov	r0, r5
 80038ee:	4a35      	ldr	r2, [pc, #212]	@ (80039c4 <_printf_float+0x2e0>)
 80038f0:	47b8      	blx	r7
 80038f2:	3001      	adds	r0, #1
 80038f4:	f43f af51 	beq.w	800379a <_printf_float+0xb6>
 80038f8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80038fc:	4543      	cmp	r3, r8
 80038fe:	db02      	blt.n	8003906 <_printf_float+0x222>
 8003900:	6823      	ldr	r3, [r4, #0]
 8003902:	07d8      	lsls	r0, r3, #31
 8003904:	d50f      	bpl.n	8003926 <_printf_float+0x242>
 8003906:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800390a:	4631      	mov	r1, r6
 800390c:	4628      	mov	r0, r5
 800390e:	47b8      	blx	r7
 8003910:	3001      	adds	r0, #1
 8003912:	f43f af42 	beq.w	800379a <_printf_float+0xb6>
 8003916:	f04f 0900 	mov.w	r9, #0
 800391a:	f108 38ff 	add.w	r8, r8, #4294967295
 800391e:	f104 0a1a 	add.w	sl, r4, #26
 8003922:	45c8      	cmp	r8, r9
 8003924:	dc09      	bgt.n	800393a <_printf_float+0x256>
 8003926:	6823      	ldr	r3, [r4, #0]
 8003928:	079b      	lsls	r3, r3, #30
 800392a:	f100 8102 	bmi.w	8003b32 <_printf_float+0x44e>
 800392e:	68e0      	ldr	r0, [r4, #12]
 8003930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003932:	4298      	cmp	r0, r3
 8003934:	bfb8      	it	lt
 8003936:	4618      	movlt	r0, r3
 8003938:	e731      	b.n	800379e <_printf_float+0xba>
 800393a:	2301      	movs	r3, #1
 800393c:	4652      	mov	r2, sl
 800393e:	4631      	mov	r1, r6
 8003940:	4628      	mov	r0, r5
 8003942:	47b8      	blx	r7
 8003944:	3001      	adds	r0, #1
 8003946:	f43f af28 	beq.w	800379a <_printf_float+0xb6>
 800394a:	f109 0901 	add.w	r9, r9, #1
 800394e:	e7e8      	b.n	8003922 <_printf_float+0x23e>
 8003950:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003952:	2b00      	cmp	r3, #0
 8003954:	dc38      	bgt.n	80039c8 <_printf_float+0x2e4>
 8003956:	2301      	movs	r3, #1
 8003958:	4631      	mov	r1, r6
 800395a:	4628      	mov	r0, r5
 800395c:	4a19      	ldr	r2, [pc, #100]	@ (80039c4 <_printf_float+0x2e0>)
 800395e:	47b8      	blx	r7
 8003960:	3001      	adds	r0, #1
 8003962:	f43f af1a 	beq.w	800379a <_printf_float+0xb6>
 8003966:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800396a:	ea59 0303 	orrs.w	r3, r9, r3
 800396e:	d102      	bne.n	8003976 <_printf_float+0x292>
 8003970:	6823      	ldr	r3, [r4, #0]
 8003972:	07d9      	lsls	r1, r3, #31
 8003974:	d5d7      	bpl.n	8003926 <_printf_float+0x242>
 8003976:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800397a:	4631      	mov	r1, r6
 800397c:	4628      	mov	r0, r5
 800397e:	47b8      	blx	r7
 8003980:	3001      	adds	r0, #1
 8003982:	f43f af0a 	beq.w	800379a <_printf_float+0xb6>
 8003986:	f04f 0a00 	mov.w	sl, #0
 800398a:	f104 0b1a 	add.w	fp, r4, #26
 800398e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003990:	425b      	negs	r3, r3
 8003992:	4553      	cmp	r3, sl
 8003994:	dc01      	bgt.n	800399a <_printf_float+0x2b6>
 8003996:	464b      	mov	r3, r9
 8003998:	e793      	b.n	80038c2 <_printf_float+0x1de>
 800399a:	2301      	movs	r3, #1
 800399c:	465a      	mov	r2, fp
 800399e:	4631      	mov	r1, r6
 80039a0:	4628      	mov	r0, r5
 80039a2:	47b8      	blx	r7
 80039a4:	3001      	adds	r0, #1
 80039a6:	f43f aef8 	beq.w	800379a <_printf_float+0xb6>
 80039aa:	f10a 0a01 	add.w	sl, sl, #1
 80039ae:	e7ee      	b.n	800398e <_printf_float+0x2aa>
 80039b0:	7fefffff 	.word	0x7fefffff
 80039b4:	080062ba 	.word	0x080062ba
 80039b8:	080062be 	.word	0x080062be
 80039bc:	080062c2 	.word	0x080062c2
 80039c0:	080062c6 	.word	0x080062c6
 80039c4:	080062ca 	.word	0x080062ca
 80039c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80039ca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80039ce:	4553      	cmp	r3, sl
 80039d0:	bfa8      	it	ge
 80039d2:	4653      	movge	r3, sl
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	4699      	mov	r9, r3
 80039d8:	dc36      	bgt.n	8003a48 <_printf_float+0x364>
 80039da:	f04f 0b00 	mov.w	fp, #0
 80039de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80039e2:	f104 021a 	add.w	r2, r4, #26
 80039e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80039e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80039ea:	eba3 0309 	sub.w	r3, r3, r9
 80039ee:	455b      	cmp	r3, fp
 80039f0:	dc31      	bgt.n	8003a56 <_printf_float+0x372>
 80039f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039f4:	459a      	cmp	sl, r3
 80039f6:	dc3a      	bgt.n	8003a6e <_printf_float+0x38a>
 80039f8:	6823      	ldr	r3, [r4, #0]
 80039fa:	07da      	lsls	r2, r3, #31
 80039fc:	d437      	bmi.n	8003a6e <_printf_float+0x38a>
 80039fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a00:	ebaa 0903 	sub.w	r9, sl, r3
 8003a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a06:	ebaa 0303 	sub.w	r3, sl, r3
 8003a0a:	4599      	cmp	r9, r3
 8003a0c:	bfa8      	it	ge
 8003a0e:	4699      	movge	r9, r3
 8003a10:	f1b9 0f00 	cmp.w	r9, #0
 8003a14:	dc33      	bgt.n	8003a7e <_printf_float+0x39a>
 8003a16:	f04f 0800 	mov.w	r8, #0
 8003a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a1e:	f104 0b1a 	add.w	fp, r4, #26
 8003a22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a24:	ebaa 0303 	sub.w	r3, sl, r3
 8003a28:	eba3 0309 	sub.w	r3, r3, r9
 8003a2c:	4543      	cmp	r3, r8
 8003a2e:	f77f af7a 	ble.w	8003926 <_printf_float+0x242>
 8003a32:	2301      	movs	r3, #1
 8003a34:	465a      	mov	r2, fp
 8003a36:	4631      	mov	r1, r6
 8003a38:	4628      	mov	r0, r5
 8003a3a:	47b8      	blx	r7
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	f43f aeac 	beq.w	800379a <_printf_float+0xb6>
 8003a42:	f108 0801 	add.w	r8, r8, #1
 8003a46:	e7ec      	b.n	8003a22 <_printf_float+0x33e>
 8003a48:	4642      	mov	r2, r8
 8003a4a:	4631      	mov	r1, r6
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	47b8      	blx	r7
 8003a50:	3001      	adds	r0, #1
 8003a52:	d1c2      	bne.n	80039da <_printf_float+0x2f6>
 8003a54:	e6a1      	b.n	800379a <_printf_float+0xb6>
 8003a56:	2301      	movs	r3, #1
 8003a58:	4631      	mov	r1, r6
 8003a5a:	4628      	mov	r0, r5
 8003a5c:	920a      	str	r2, [sp, #40]	@ 0x28
 8003a5e:	47b8      	blx	r7
 8003a60:	3001      	adds	r0, #1
 8003a62:	f43f ae9a 	beq.w	800379a <_printf_float+0xb6>
 8003a66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003a68:	f10b 0b01 	add.w	fp, fp, #1
 8003a6c:	e7bb      	b.n	80039e6 <_printf_float+0x302>
 8003a6e:	4631      	mov	r1, r6
 8003a70:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003a74:	4628      	mov	r0, r5
 8003a76:	47b8      	blx	r7
 8003a78:	3001      	adds	r0, #1
 8003a7a:	d1c0      	bne.n	80039fe <_printf_float+0x31a>
 8003a7c:	e68d      	b.n	800379a <_printf_float+0xb6>
 8003a7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003a80:	464b      	mov	r3, r9
 8003a82:	4631      	mov	r1, r6
 8003a84:	4628      	mov	r0, r5
 8003a86:	4442      	add	r2, r8
 8003a88:	47b8      	blx	r7
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d1c3      	bne.n	8003a16 <_printf_float+0x332>
 8003a8e:	e684      	b.n	800379a <_printf_float+0xb6>
 8003a90:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003a94:	f1ba 0f01 	cmp.w	sl, #1
 8003a98:	dc01      	bgt.n	8003a9e <_printf_float+0x3ba>
 8003a9a:	07db      	lsls	r3, r3, #31
 8003a9c:	d536      	bpl.n	8003b0c <_printf_float+0x428>
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	4642      	mov	r2, r8
 8003aa2:	4631      	mov	r1, r6
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	47b8      	blx	r7
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	f43f ae76 	beq.w	800379a <_printf_float+0xb6>
 8003aae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ab2:	4631      	mov	r1, r6
 8003ab4:	4628      	mov	r0, r5
 8003ab6:	47b8      	blx	r7
 8003ab8:	3001      	adds	r0, #1
 8003aba:	f43f ae6e 	beq.w	800379a <_printf_float+0xb6>
 8003abe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003aca:	f7fd f821 	bl	8000b10 <__aeabi_dcmpeq>
 8003ace:	b9c0      	cbnz	r0, 8003b02 <_printf_float+0x41e>
 8003ad0:	4653      	mov	r3, sl
 8003ad2:	f108 0201 	add.w	r2, r8, #1
 8003ad6:	4631      	mov	r1, r6
 8003ad8:	4628      	mov	r0, r5
 8003ada:	47b8      	blx	r7
 8003adc:	3001      	adds	r0, #1
 8003ade:	d10c      	bne.n	8003afa <_printf_float+0x416>
 8003ae0:	e65b      	b.n	800379a <_printf_float+0xb6>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	465a      	mov	r2, fp
 8003ae6:	4631      	mov	r1, r6
 8003ae8:	4628      	mov	r0, r5
 8003aea:	47b8      	blx	r7
 8003aec:	3001      	adds	r0, #1
 8003aee:	f43f ae54 	beq.w	800379a <_printf_float+0xb6>
 8003af2:	f108 0801 	add.w	r8, r8, #1
 8003af6:	45d0      	cmp	r8, sl
 8003af8:	dbf3      	blt.n	8003ae2 <_printf_float+0x3fe>
 8003afa:	464b      	mov	r3, r9
 8003afc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003b00:	e6e0      	b.n	80038c4 <_printf_float+0x1e0>
 8003b02:	f04f 0800 	mov.w	r8, #0
 8003b06:	f104 0b1a 	add.w	fp, r4, #26
 8003b0a:	e7f4      	b.n	8003af6 <_printf_float+0x412>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4642      	mov	r2, r8
 8003b10:	e7e1      	b.n	8003ad6 <_printf_float+0x3f2>
 8003b12:	2301      	movs	r3, #1
 8003b14:	464a      	mov	r2, r9
 8003b16:	4631      	mov	r1, r6
 8003b18:	4628      	mov	r0, r5
 8003b1a:	47b8      	blx	r7
 8003b1c:	3001      	adds	r0, #1
 8003b1e:	f43f ae3c 	beq.w	800379a <_printf_float+0xb6>
 8003b22:	f108 0801 	add.w	r8, r8, #1
 8003b26:	68e3      	ldr	r3, [r4, #12]
 8003b28:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003b2a:	1a5b      	subs	r3, r3, r1
 8003b2c:	4543      	cmp	r3, r8
 8003b2e:	dcf0      	bgt.n	8003b12 <_printf_float+0x42e>
 8003b30:	e6fd      	b.n	800392e <_printf_float+0x24a>
 8003b32:	f04f 0800 	mov.w	r8, #0
 8003b36:	f104 0919 	add.w	r9, r4, #25
 8003b3a:	e7f4      	b.n	8003b26 <_printf_float+0x442>

08003b3c <_printf_common>:
 8003b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b40:	4616      	mov	r6, r2
 8003b42:	4698      	mov	r8, r3
 8003b44:	688a      	ldr	r2, [r1, #8]
 8003b46:	690b      	ldr	r3, [r1, #16]
 8003b48:	4607      	mov	r7, r0
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	bfb8      	it	lt
 8003b4e:	4613      	movlt	r3, r2
 8003b50:	6033      	str	r3, [r6, #0]
 8003b52:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003b56:	460c      	mov	r4, r1
 8003b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003b5c:	b10a      	cbz	r2, 8003b62 <_printf_common+0x26>
 8003b5e:	3301      	adds	r3, #1
 8003b60:	6033      	str	r3, [r6, #0]
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	0699      	lsls	r1, r3, #26
 8003b66:	bf42      	ittt	mi
 8003b68:	6833      	ldrmi	r3, [r6, #0]
 8003b6a:	3302      	addmi	r3, #2
 8003b6c:	6033      	strmi	r3, [r6, #0]
 8003b6e:	6825      	ldr	r5, [r4, #0]
 8003b70:	f015 0506 	ands.w	r5, r5, #6
 8003b74:	d106      	bne.n	8003b84 <_printf_common+0x48>
 8003b76:	f104 0a19 	add.w	sl, r4, #25
 8003b7a:	68e3      	ldr	r3, [r4, #12]
 8003b7c:	6832      	ldr	r2, [r6, #0]
 8003b7e:	1a9b      	subs	r3, r3, r2
 8003b80:	42ab      	cmp	r3, r5
 8003b82:	dc2b      	bgt.n	8003bdc <_printf_common+0xa0>
 8003b84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003b88:	6822      	ldr	r2, [r4, #0]
 8003b8a:	3b00      	subs	r3, #0
 8003b8c:	bf18      	it	ne
 8003b8e:	2301      	movne	r3, #1
 8003b90:	0692      	lsls	r2, r2, #26
 8003b92:	d430      	bmi.n	8003bf6 <_printf_common+0xba>
 8003b94:	4641      	mov	r1, r8
 8003b96:	4638      	mov	r0, r7
 8003b98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003b9c:	47c8      	blx	r9
 8003b9e:	3001      	adds	r0, #1
 8003ba0:	d023      	beq.n	8003bea <_printf_common+0xae>
 8003ba2:	6823      	ldr	r3, [r4, #0]
 8003ba4:	6922      	ldr	r2, [r4, #16]
 8003ba6:	f003 0306 	and.w	r3, r3, #6
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	bf14      	ite	ne
 8003bae:	2500      	movne	r5, #0
 8003bb0:	6833      	ldreq	r3, [r6, #0]
 8003bb2:	f04f 0600 	mov.w	r6, #0
 8003bb6:	bf08      	it	eq
 8003bb8:	68e5      	ldreq	r5, [r4, #12]
 8003bba:	f104 041a 	add.w	r4, r4, #26
 8003bbe:	bf08      	it	eq
 8003bc0:	1aed      	subeq	r5, r5, r3
 8003bc2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003bc6:	bf08      	it	eq
 8003bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	bfc4      	itt	gt
 8003bd0:	1a9b      	subgt	r3, r3, r2
 8003bd2:	18ed      	addgt	r5, r5, r3
 8003bd4:	42b5      	cmp	r5, r6
 8003bd6:	d11a      	bne.n	8003c0e <_printf_common+0xd2>
 8003bd8:	2000      	movs	r0, #0
 8003bda:	e008      	b.n	8003bee <_printf_common+0xb2>
 8003bdc:	2301      	movs	r3, #1
 8003bde:	4652      	mov	r2, sl
 8003be0:	4641      	mov	r1, r8
 8003be2:	4638      	mov	r0, r7
 8003be4:	47c8      	blx	r9
 8003be6:	3001      	adds	r0, #1
 8003be8:	d103      	bne.n	8003bf2 <_printf_common+0xb6>
 8003bea:	f04f 30ff 	mov.w	r0, #4294967295
 8003bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bf2:	3501      	adds	r5, #1
 8003bf4:	e7c1      	b.n	8003b7a <_printf_common+0x3e>
 8003bf6:	2030      	movs	r0, #48	@ 0x30
 8003bf8:	18e1      	adds	r1, r4, r3
 8003bfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c04:	4422      	add	r2, r4
 8003c06:	3302      	adds	r3, #2
 8003c08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c0c:	e7c2      	b.n	8003b94 <_printf_common+0x58>
 8003c0e:	2301      	movs	r3, #1
 8003c10:	4622      	mov	r2, r4
 8003c12:	4641      	mov	r1, r8
 8003c14:	4638      	mov	r0, r7
 8003c16:	47c8      	blx	r9
 8003c18:	3001      	adds	r0, #1
 8003c1a:	d0e6      	beq.n	8003bea <_printf_common+0xae>
 8003c1c:	3601      	adds	r6, #1
 8003c1e:	e7d9      	b.n	8003bd4 <_printf_common+0x98>

08003c20 <_printf_i>:
 8003c20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c24:	7e0f      	ldrb	r7, [r1, #24]
 8003c26:	4691      	mov	r9, r2
 8003c28:	2f78      	cmp	r7, #120	@ 0x78
 8003c2a:	4680      	mov	r8, r0
 8003c2c:	460c      	mov	r4, r1
 8003c2e:	469a      	mov	sl, r3
 8003c30:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c36:	d807      	bhi.n	8003c48 <_printf_i+0x28>
 8003c38:	2f62      	cmp	r7, #98	@ 0x62
 8003c3a:	d80a      	bhi.n	8003c52 <_printf_i+0x32>
 8003c3c:	2f00      	cmp	r7, #0
 8003c3e:	f000 80d3 	beq.w	8003de8 <_printf_i+0x1c8>
 8003c42:	2f58      	cmp	r7, #88	@ 0x58
 8003c44:	f000 80ba 	beq.w	8003dbc <_printf_i+0x19c>
 8003c48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003c4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003c50:	e03a      	b.n	8003cc8 <_printf_i+0xa8>
 8003c52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003c56:	2b15      	cmp	r3, #21
 8003c58:	d8f6      	bhi.n	8003c48 <_printf_i+0x28>
 8003c5a:	a101      	add	r1, pc, #4	@ (adr r1, 8003c60 <_printf_i+0x40>)
 8003c5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c60:	08003cb9 	.word	0x08003cb9
 8003c64:	08003ccd 	.word	0x08003ccd
 8003c68:	08003c49 	.word	0x08003c49
 8003c6c:	08003c49 	.word	0x08003c49
 8003c70:	08003c49 	.word	0x08003c49
 8003c74:	08003c49 	.word	0x08003c49
 8003c78:	08003ccd 	.word	0x08003ccd
 8003c7c:	08003c49 	.word	0x08003c49
 8003c80:	08003c49 	.word	0x08003c49
 8003c84:	08003c49 	.word	0x08003c49
 8003c88:	08003c49 	.word	0x08003c49
 8003c8c:	08003dcf 	.word	0x08003dcf
 8003c90:	08003cf7 	.word	0x08003cf7
 8003c94:	08003d89 	.word	0x08003d89
 8003c98:	08003c49 	.word	0x08003c49
 8003c9c:	08003c49 	.word	0x08003c49
 8003ca0:	08003df1 	.word	0x08003df1
 8003ca4:	08003c49 	.word	0x08003c49
 8003ca8:	08003cf7 	.word	0x08003cf7
 8003cac:	08003c49 	.word	0x08003c49
 8003cb0:	08003c49 	.word	0x08003c49
 8003cb4:	08003d91 	.word	0x08003d91
 8003cb8:	6833      	ldr	r3, [r6, #0]
 8003cba:	1d1a      	adds	r2, r3, #4
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6032      	str	r2, [r6, #0]
 8003cc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e09e      	b.n	8003e0a <_printf_i+0x1ea>
 8003ccc:	6833      	ldr	r3, [r6, #0]
 8003cce:	6820      	ldr	r0, [r4, #0]
 8003cd0:	1d19      	adds	r1, r3, #4
 8003cd2:	6031      	str	r1, [r6, #0]
 8003cd4:	0606      	lsls	r6, r0, #24
 8003cd6:	d501      	bpl.n	8003cdc <_printf_i+0xbc>
 8003cd8:	681d      	ldr	r5, [r3, #0]
 8003cda:	e003      	b.n	8003ce4 <_printf_i+0xc4>
 8003cdc:	0645      	lsls	r5, r0, #25
 8003cde:	d5fb      	bpl.n	8003cd8 <_printf_i+0xb8>
 8003ce0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003ce4:	2d00      	cmp	r5, #0
 8003ce6:	da03      	bge.n	8003cf0 <_printf_i+0xd0>
 8003ce8:	232d      	movs	r3, #45	@ 0x2d
 8003cea:	426d      	negs	r5, r5
 8003cec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003cf0:	230a      	movs	r3, #10
 8003cf2:	4859      	ldr	r0, [pc, #356]	@ (8003e58 <_printf_i+0x238>)
 8003cf4:	e011      	b.n	8003d1a <_printf_i+0xfa>
 8003cf6:	6821      	ldr	r1, [r4, #0]
 8003cf8:	6833      	ldr	r3, [r6, #0]
 8003cfa:	0608      	lsls	r0, r1, #24
 8003cfc:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d00:	d402      	bmi.n	8003d08 <_printf_i+0xe8>
 8003d02:	0649      	lsls	r1, r1, #25
 8003d04:	bf48      	it	mi
 8003d06:	b2ad      	uxthmi	r5, r5
 8003d08:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d0a:	6033      	str	r3, [r6, #0]
 8003d0c:	bf14      	ite	ne
 8003d0e:	230a      	movne	r3, #10
 8003d10:	2308      	moveq	r3, #8
 8003d12:	4851      	ldr	r0, [pc, #324]	@ (8003e58 <_printf_i+0x238>)
 8003d14:	2100      	movs	r1, #0
 8003d16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d1a:	6866      	ldr	r6, [r4, #4]
 8003d1c:	2e00      	cmp	r6, #0
 8003d1e:	bfa8      	it	ge
 8003d20:	6821      	ldrge	r1, [r4, #0]
 8003d22:	60a6      	str	r6, [r4, #8]
 8003d24:	bfa4      	itt	ge
 8003d26:	f021 0104 	bicge.w	r1, r1, #4
 8003d2a:	6021      	strge	r1, [r4, #0]
 8003d2c:	b90d      	cbnz	r5, 8003d32 <_printf_i+0x112>
 8003d2e:	2e00      	cmp	r6, #0
 8003d30:	d04b      	beq.n	8003dca <_printf_i+0x1aa>
 8003d32:	4616      	mov	r6, r2
 8003d34:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d38:	fb03 5711 	mls	r7, r3, r1, r5
 8003d3c:	5dc7      	ldrb	r7, [r0, r7]
 8003d3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d42:	462f      	mov	r7, r5
 8003d44:	42bb      	cmp	r3, r7
 8003d46:	460d      	mov	r5, r1
 8003d48:	d9f4      	bls.n	8003d34 <_printf_i+0x114>
 8003d4a:	2b08      	cmp	r3, #8
 8003d4c:	d10b      	bne.n	8003d66 <_printf_i+0x146>
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	07df      	lsls	r7, r3, #31
 8003d52:	d508      	bpl.n	8003d66 <_printf_i+0x146>
 8003d54:	6923      	ldr	r3, [r4, #16]
 8003d56:	6861      	ldr	r1, [r4, #4]
 8003d58:	4299      	cmp	r1, r3
 8003d5a:	bfde      	ittt	le
 8003d5c:	2330      	movle	r3, #48	@ 0x30
 8003d5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003d62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003d66:	1b92      	subs	r2, r2, r6
 8003d68:	6122      	str	r2, [r4, #16]
 8003d6a:	464b      	mov	r3, r9
 8003d6c:	4621      	mov	r1, r4
 8003d6e:	4640      	mov	r0, r8
 8003d70:	f8cd a000 	str.w	sl, [sp]
 8003d74:	aa03      	add	r2, sp, #12
 8003d76:	f7ff fee1 	bl	8003b3c <_printf_common>
 8003d7a:	3001      	adds	r0, #1
 8003d7c:	d14a      	bne.n	8003e14 <_printf_i+0x1f4>
 8003d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8003d82:	b004      	add	sp, #16
 8003d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	f043 0320 	orr.w	r3, r3, #32
 8003d8e:	6023      	str	r3, [r4, #0]
 8003d90:	2778      	movs	r7, #120	@ 0x78
 8003d92:	4832      	ldr	r0, [pc, #200]	@ (8003e5c <_printf_i+0x23c>)
 8003d94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003d98:	6823      	ldr	r3, [r4, #0]
 8003d9a:	6831      	ldr	r1, [r6, #0]
 8003d9c:	061f      	lsls	r7, r3, #24
 8003d9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8003da2:	d402      	bmi.n	8003daa <_printf_i+0x18a>
 8003da4:	065f      	lsls	r7, r3, #25
 8003da6:	bf48      	it	mi
 8003da8:	b2ad      	uxthmi	r5, r5
 8003daa:	6031      	str	r1, [r6, #0]
 8003dac:	07d9      	lsls	r1, r3, #31
 8003dae:	bf44      	itt	mi
 8003db0:	f043 0320 	orrmi.w	r3, r3, #32
 8003db4:	6023      	strmi	r3, [r4, #0]
 8003db6:	b11d      	cbz	r5, 8003dc0 <_printf_i+0x1a0>
 8003db8:	2310      	movs	r3, #16
 8003dba:	e7ab      	b.n	8003d14 <_printf_i+0xf4>
 8003dbc:	4826      	ldr	r0, [pc, #152]	@ (8003e58 <_printf_i+0x238>)
 8003dbe:	e7e9      	b.n	8003d94 <_printf_i+0x174>
 8003dc0:	6823      	ldr	r3, [r4, #0]
 8003dc2:	f023 0320 	bic.w	r3, r3, #32
 8003dc6:	6023      	str	r3, [r4, #0]
 8003dc8:	e7f6      	b.n	8003db8 <_printf_i+0x198>
 8003dca:	4616      	mov	r6, r2
 8003dcc:	e7bd      	b.n	8003d4a <_printf_i+0x12a>
 8003dce:	6833      	ldr	r3, [r6, #0]
 8003dd0:	6825      	ldr	r5, [r4, #0]
 8003dd2:	1d18      	adds	r0, r3, #4
 8003dd4:	6961      	ldr	r1, [r4, #20]
 8003dd6:	6030      	str	r0, [r6, #0]
 8003dd8:	062e      	lsls	r6, r5, #24
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	d501      	bpl.n	8003de2 <_printf_i+0x1c2>
 8003dde:	6019      	str	r1, [r3, #0]
 8003de0:	e002      	b.n	8003de8 <_printf_i+0x1c8>
 8003de2:	0668      	lsls	r0, r5, #25
 8003de4:	d5fb      	bpl.n	8003dde <_printf_i+0x1be>
 8003de6:	8019      	strh	r1, [r3, #0]
 8003de8:	2300      	movs	r3, #0
 8003dea:	4616      	mov	r6, r2
 8003dec:	6123      	str	r3, [r4, #16]
 8003dee:	e7bc      	b.n	8003d6a <_printf_i+0x14a>
 8003df0:	6833      	ldr	r3, [r6, #0]
 8003df2:	2100      	movs	r1, #0
 8003df4:	1d1a      	adds	r2, r3, #4
 8003df6:	6032      	str	r2, [r6, #0]
 8003df8:	681e      	ldr	r6, [r3, #0]
 8003dfa:	6862      	ldr	r2, [r4, #4]
 8003dfc:	4630      	mov	r0, r6
 8003dfe:	f000 f9d4 	bl	80041aa <memchr>
 8003e02:	b108      	cbz	r0, 8003e08 <_printf_i+0x1e8>
 8003e04:	1b80      	subs	r0, r0, r6
 8003e06:	6060      	str	r0, [r4, #4]
 8003e08:	6863      	ldr	r3, [r4, #4]
 8003e0a:	6123      	str	r3, [r4, #16]
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e12:	e7aa      	b.n	8003d6a <_printf_i+0x14a>
 8003e14:	4632      	mov	r2, r6
 8003e16:	4649      	mov	r1, r9
 8003e18:	4640      	mov	r0, r8
 8003e1a:	6923      	ldr	r3, [r4, #16]
 8003e1c:	47d0      	blx	sl
 8003e1e:	3001      	adds	r0, #1
 8003e20:	d0ad      	beq.n	8003d7e <_printf_i+0x15e>
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	079b      	lsls	r3, r3, #30
 8003e26:	d413      	bmi.n	8003e50 <_printf_i+0x230>
 8003e28:	68e0      	ldr	r0, [r4, #12]
 8003e2a:	9b03      	ldr	r3, [sp, #12]
 8003e2c:	4298      	cmp	r0, r3
 8003e2e:	bfb8      	it	lt
 8003e30:	4618      	movlt	r0, r3
 8003e32:	e7a6      	b.n	8003d82 <_printf_i+0x162>
 8003e34:	2301      	movs	r3, #1
 8003e36:	4632      	mov	r2, r6
 8003e38:	4649      	mov	r1, r9
 8003e3a:	4640      	mov	r0, r8
 8003e3c:	47d0      	blx	sl
 8003e3e:	3001      	adds	r0, #1
 8003e40:	d09d      	beq.n	8003d7e <_printf_i+0x15e>
 8003e42:	3501      	adds	r5, #1
 8003e44:	68e3      	ldr	r3, [r4, #12]
 8003e46:	9903      	ldr	r1, [sp, #12]
 8003e48:	1a5b      	subs	r3, r3, r1
 8003e4a:	42ab      	cmp	r3, r5
 8003e4c:	dcf2      	bgt.n	8003e34 <_printf_i+0x214>
 8003e4e:	e7eb      	b.n	8003e28 <_printf_i+0x208>
 8003e50:	2500      	movs	r5, #0
 8003e52:	f104 0619 	add.w	r6, r4, #25
 8003e56:	e7f5      	b.n	8003e44 <_printf_i+0x224>
 8003e58:	080062cc 	.word	0x080062cc
 8003e5c:	080062dd 	.word	0x080062dd

08003e60 <std>:
 8003e60:	2300      	movs	r3, #0
 8003e62:	b510      	push	{r4, lr}
 8003e64:	4604      	mov	r4, r0
 8003e66:	e9c0 3300 	strd	r3, r3, [r0]
 8003e6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e6e:	6083      	str	r3, [r0, #8]
 8003e70:	8181      	strh	r1, [r0, #12]
 8003e72:	6643      	str	r3, [r0, #100]	@ 0x64
 8003e74:	81c2      	strh	r2, [r0, #14]
 8003e76:	6183      	str	r3, [r0, #24]
 8003e78:	4619      	mov	r1, r3
 8003e7a:	2208      	movs	r2, #8
 8003e7c:	305c      	adds	r0, #92	@ 0x5c
 8003e7e:	f000 f914 	bl	80040aa <memset>
 8003e82:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb8 <std+0x58>)
 8003e84:	6224      	str	r4, [r4, #32]
 8003e86:	6263      	str	r3, [r4, #36]	@ 0x24
 8003e88:	4b0c      	ldr	r3, [pc, #48]	@ (8003ebc <std+0x5c>)
 8003e8a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec0 <std+0x60>)
 8003e8e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003e90:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec4 <std+0x64>)
 8003e92:	6323      	str	r3, [r4, #48]	@ 0x30
 8003e94:	4b0c      	ldr	r3, [pc, #48]	@ (8003ec8 <std+0x68>)
 8003e96:	429c      	cmp	r4, r3
 8003e98:	d006      	beq.n	8003ea8 <std+0x48>
 8003e9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003e9e:	4294      	cmp	r4, r2
 8003ea0:	d002      	beq.n	8003ea8 <std+0x48>
 8003ea2:	33d0      	adds	r3, #208	@ 0xd0
 8003ea4:	429c      	cmp	r4, r3
 8003ea6:	d105      	bne.n	8003eb4 <std+0x54>
 8003ea8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eb0:	f000 b978 	b.w	80041a4 <__retarget_lock_init_recursive>
 8003eb4:	bd10      	pop	{r4, pc}
 8003eb6:	bf00      	nop
 8003eb8:	08004025 	.word	0x08004025
 8003ebc:	08004047 	.word	0x08004047
 8003ec0:	0800407f 	.word	0x0800407f
 8003ec4:	080040a3 	.word	0x080040a3
 8003ec8:	200002fc 	.word	0x200002fc

08003ecc <stdio_exit_handler>:
 8003ecc:	4a02      	ldr	r2, [pc, #8]	@ (8003ed8 <stdio_exit_handler+0xc>)
 8003ece:	4903      	ldr	r1, [pc, #12]	@ (8003edc <stdio_exit_handler+0x10>)
 8003ed0:	4803      	ldr	r0, [pc, #12]	@ (8003ee0 <stdio_exit_handler+0x14>)
 8003ed2:	f000 b869 	b.w	8003fa8 <_fwalk_sglue>
 8003ed6:	bf00      	nop
 8003ed8:	20000010 	.word	0x20000010
 8003edc:	08005b15 	.word	0x08005b15
 8003ee0:	20000020 	.word	0x20000020

08003ee4 <cleanup_stdio>:
 8003ee4:	6841      	ldr	r1, [r0, #4]
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	@ (8003f18 <cleanup_stdio+0x34>)
 8003ee8:	b510      	push	{r4, lr}
 8003eea:	4299      	cmp	r1, r3
 8003eec:	4604      	mov	r4, r0
 8003eee:	d001      	beq.n	8003ef4 <cleanup_stdio+0x10>
 8003ef0:	f001 fe10 	bl	8005b14 <_fflush_r>
 8003ef4:	68a1      	ldr	r1, [r4, #8]
 8003ef6:	4b09      	ldr	r3, [pc, #36]	@ (8003f1c <cleanup_stdio+0x38>)
 8003ef8:	4299      	cmp	r1, r3
 8003efa:	d002      	beq.n	8003f02 <cleanup_stdio+0x1e>
 8003efc:	4620      	mov	r0, r4
 8003efe:	f001 fe09 	bl	8005b14 <_fflush_r>
 8003f02:	68e1      	ldr	r1, [r4, #12]
 8003f04:	4b06      	ldr	r3, [pc, #24]	@ (8003f20 <cleanup_stdio+0x3c>)
 8003f06:	4299      	cmp	r1, r3
 8003f08:	d004      	beq.n	8003f14 <cleanup_stdio+0x30>
 8003f0a:	4620      	mov	r0, r4
 8003f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f10:	f001 be00 	b.w	8005b14 <_fflush_r>
 8003f14:	bd10      	pop	{r4, pc}
 8003f16:	bf00      	nop
 8003f18:	200002fc 	.word	0x200002fc
 8003f1c:	20000364 	.word	0x20000364
 8003f20:	200003cc 	.word	0x200003cc

08003f24 <global_stdio_init.part.0>:
 8003f24:	b510      	push	{r4, lr}
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <global_stdio_init.part.0+0x30>)
 8003f28:	4c0b      	ldr	r4, [pc, #44]	@ (8003f58 <global_stdio_init.part.0+0x34>)
 8003f2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003f5c <global_stdio_init.part.0+0x38>)
 8003f2c:	4620      	mov	r0, r4
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	2104      	movs	r1, #4
 8003f32:	2200      	movs	r2, #0
 8003f34:	f7ff ff94 	bl	8003e60 <std>
 8003f38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	2109      	movs	r1, #9
 8003f40:	f7ff ff8e 	bl	8003e60 <std>
 8003f44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003f48:	2202      	movs	r2, #2
 8003f4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f4e:	2112      	movs	r1, #18
 8003f50:	f7ff bf86 	b.w	8003e60 <std>
 8003f54:	20000434 	.word	0x20000434
 8003f58:	200002fc 	.word	0x200002fc
 8003f5c:	08003ecd 	.word	0x08003ecd

08003f60 <__sfp_lock_acquire>:
 8003f60:	4801      	ldr	r0, [pc, #4]	@ (8003f68 <__sfp_lock_acquire+0x8>)
 8003f62:	f000 b920 	b.w	80041a6 <__retarget_lock_acquire_recursive>
 8003f66:	bf00      	nop
 8003f68:	2000043d 	.word	0x2000043d

08003f6c <__sfp_lock_release>:
 8003f6c:	4801      	ldr	r0, [pc, #4]	@ (8003f74 <__sfp_lock_release+0x8>)
 8003f6e:	f000 b91b 	b.w	80041a8 <__retarget_lock_release_recursive>
 8003f72:	bf00      	nop
 8003f74:	2000043d 	.word	0x2000043d

08003f78 <__sinit>:
 8003f78:	b510      	push	{r4, lr}
 8003f7a:	4604      	mov	r4, r0
 8003f7c:	f7ff fff0 	bl	8003f60 <__sfp_lock_acquire>
 8003f80:	6a23      	ldr	r3, [r4, #32]
 8003f82:	b11b      	cbz	r3, 8003f8c <__sinit+0x14>
 8003f84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f88:	f7ff bff0 	b.w	8003f6c <__sfp_lock_release>
 8003f8c:	4b04      	ldr	r3, [pc, #16]	@ (8003fa0 <__sinit+0x28>)
 8003f8e:	6223      	str	r3, [r4, #32]
 8003f90:	4b04      	ldr	r3, [pc, #16]	@ (8003fa4 <__sinit+0x2c>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1f5      	bne.n	8003f84 <__sinit+0xc>
 8003f98:	f7ff ffc4 	bl	8003f24 <global_stdio_init.part.0>
 8003f9c:	e7f2      	b.n	8003f84 <__sinit+0xc>
 8003f9e:	bf00      	nop
 8003fa0:	08003ee5 	.word	0x08003ee5
 8003fa4:	20000434 	.word	0x20000434

08003fa8 <_fwalk_sglue>:
 8003fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fac:	4607      	mov	r7, r0
 8003fae:	4688      	mov	r8, r1
 8003fb0:	4614      	mov	r4, r2
 8003fb2:	2600      	movs	r6, #0
 8003fb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fb8:	f1b9 0901 	subs.w	r9, r9, #1
 8003fbc:	d505      	bpl.n	8003fca <_fwalk_sglue+0x22>
 8003fbe:	6824      	ldr	r4, [r4, #0]
 8003fc0:	2c00      	cmp	r4, #0
 8003fc2:	d1f7      	bne.n	8003fb4 <_fwalk_sglue+0xc>
 8003fc4:	4630      	mov	r0, r6
 8003fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fca:	89ab      	ldrh	r3, [r5, #12]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d907      	bls.n	8003fe0 <_fwalk_sglue+0x38>
 8003fd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	d003      	beq.n	8003fe0 <_fwalk_sglue+0x38>
 8003fd8:	4629      	mov	r1, r5
 8003fda:	4638      	mov	r0, r7
 8003fdc:	47c0      	blx	r8
 8003fde:	4306      	orrs	r6, r0
 8003fe0:	3568      	adds	r5, #104	@ 0x68
 8003fe2:	e7e9      	b.n	8003fb8 <_fwalk_sglue+0x10>

08003fe4 <siprintf>:
 8003fe4:	b40e      	push	{r1, r2, r3}
 8003fe6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003fea:	b500      	push	{lr}
 8003fec:	b09c      	sub	sp, #112	@ 0x70
 8003fee:	ab1d      	add	r3, sp, #116	@ 0x74
 8003ff0:	9002      	str	r0, [sp, #8]
 8003ff2:	9006      	str	r0, [sp, #24]
 8003ff4:	9107      	str	r1, [sp, #28]
 8003ff6:	9104      	str	r1, [sp, #16]
 8003ff8:	4808      	ldr	r0, [pc, #32]	@ (800401c <siprintf+0x38>)
 8003ffa:	4909      	ldr	r1, [pc, #36]	@ (8004020 <siprintf+0x3c>)
 8003ffc:	f853 2b04 	ldr.w	r2, [r3], #4
 8004000:	9105      	str	r1, [sp, #20]
 8004002:	6800      	ldr	r0, [r0, #0]
 8004004:	a902      	add	r1, sp, #8
 8004006:	9301      	str	r3, [sp, #4]
 8004008:	f001 fc08 	bl	800581c <_svfiprintf_r>
 800400c:	2200      	movs	r2, #0
 800400e:	9b02      	ldr	r3, [sp, #8]
 8004010:	701a      	strb	r2, [r3, #0]
 8004012:	b01c      	add	sp, #112	@ 0x70
 8004014:	f85d eb04 	ldr.w	lr, [sp], #4
 8004018:	b003      	add	sp, #12
 800401a:	4770      	bx	lr
 800401c:	2000001c 	.word	0x2000001c
 8004020:	ffff0208 	.word	0xffff0208

08004024 <__sread>:
 8004024:	b510      	push	{r4, lr}
 8004026:	460c      	mov	r4, r1
 8004028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800402c:	f000 f86c 	bl	8004108 <_read_r>
 8004030:	2800      	cmp	r0, #0
 8004032:	bfab      	itete	ge
 8004034:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004036:	89a3      	ldrhlt	r3, [r4, #12]
 8004038:	181b      	addge	r3, r3, r0
 800403a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800403e:	bfac      	ite	ge
 8004040:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004042:	81a3      	strhlt	r3, [r4, #12]
 8004044:	bd10      	pop	{r4, pc}

08004046 <__swrite>:
 8004046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800404a:	461f      	mov	r7, r3
 800404c:	898b      	ldrh	r3, [r1, #12]
 800404e:	4605      	mov	r5, r0
 8004050:	05db      	lsls	r3, r3, #23
 8004052:	460c      	mov	r4, r1
 8004054:	4616      	mov	r6, r2
 8004056:	d505      	bpl.n	8004064 <__swrite+0x1e>
 8004058:	2302      	movs	r3, #2
 800405a:	2200      	movs	r2, #0
 800405c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004060:	f000 f840 	bl	80040e4 <_lseek_r>
 8004064:	89a3      	ldrh	r3, [r4, #12]
 8004066:	4632      	mov	r2, r6
 8004068:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800406c:	81a3      	strh	r3, [r4, #12]
 800406e:	4628      	mov	r0, r5
 8004070:	463b      	mov	r3, r7
 8004072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004076:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800407a:	f000 b857 	b.w	800412c <_write_r>

0800407e <__sseek>:
 800407e:	b510      	push	{r4, lr}
 8004080:	460c      	mov	r4, r1
 8004082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004086:	f000 f82d 	bl	80040e4 <_lseek_r>
 800408a:	1c43      	adds	r3, r0, #1
 800408c:	89a3      	ldrh	r3, [r4, #12]
 800408e:	bf15      	itete	ne
 8004090:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004092:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004096:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800409a:	81a3      	strheq	r3, [r4, #12]
 800409c:	bf18      	it	ne
 800409e:	81a3      	strhne	r3, [r4, #12]
 80040a0:	bd10      	pop	{r4, pc}

080040a2 <__sclose>:
 80040a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040a6:	f000 b80d 	b.w	80040c4 <_close_r>

080040aa <memset>:
 80040aa:	4603      	mov	r3, r0
 80040ac:	4402      	add	r2, r0
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d100      	bne.n	80040b4 <memset+0xa>
 80040b2:	4770      	bx	lr
 80040b4:	f803 1b01 	strb.w	r1, [r3], #1
 80040b8:	e7f9      	b.n	80040ae <memset+0x4>
	...

080040bc <_localeconv_r>:
 80040bc:	4800      	ldr	r0, [pc, #0]	@ (80040c0 <_localeconv_r+0x4>)
 80040be:	4770      	bx	lr
 80040c0:	2000015c 	.word	0x2000015c

080040c4 <_close_r>:
 80040c4:	b538      	push	{r3, r4, r5, lr}
 80040c6:	2300      	movs	r3, #0
 80040c8:	4d05      	ldr	r5, [pc, #20]	@ (80040e0 <_close_r+0x1c>)
 80040ca:	4604      	mov	r4, r0
 80040cc:	4608      	mov	r0, r1
 80040ce:	602b      	str	r3, [r5, #0]
 80040d0:	f7fd f973 	bl	80013ba <_close>
 80040d4:	1c43      	adds	r3, r0, #1
 80040d6:	d102      	bne.n	80040de <_close_r+0x1a>
 80040d8:	682b      	ldr	r3, [r5, #0]
 80040da:	b103      	cbz	r3, 80040de <_close_r+0x1a>
 80040dc:	6023      	str	r3, [r4, #0]
 80040de:	bd38      	pop	{r3, r4, r5, pc}
 80040e0:	20000438 	.word	0x20000438

080040e4 <_lseek_r>:
 80040e4:	b538      	push	{r3, r4, r5, lr}
 80040e6:	4604      	mov	r4, r0
 80040e8:	4608      	mov	r0, r1
 80040ea:	4611      	mov	r1, r2
 80040ec:	2200      	movs	r2, #0
 80040ee:	4d05      	ldr	r5, [pc, #20]	@ (8004104 <_lseek_r+0x20>)
 80040f0:	602a      	str	r2, [r5, #0]
 80040f2:	461a      	mov	r2, r3
 80040f4:	f7fd f985 	bl	8001402 <_lseek>
 80040f8:	1c43      	adds	r3, r0, #1
 80040fa:	d102      	bne.n	8004102 <_lseek_r+0x1e>
 80040fc:	682b      	ldr	r3, [r5, #0]
 80040fe:	b103      	cbz	r3, 8004102 <_lseek_r+0x1e>
 8004100:	6023      	str	r3, [r4, #0]
 8004102:	bd38      	pop	{r3, r4, r5, pc}
 8004104:	20000438 	.word	0x20000438

08004108 <_read_r>:
 8004108:	b538      	push	{r3, r4, r5, lr}
 800410a:	4604      	mov	r4, r0
 800410c:	4608      	mov	r0, r1
 800410e:	4611      	mov	r1, r2
 8004110:	2200      	movs	r2, #0
 8004112:	4d05      	ldr	r5, [pc, #20]	@ (8004128 <_read_r+0x20>)
 8004114:	602a      	str	r2, [r5, #0]
 8004116:	461a      	mov	r2, r3
 8004118:	f7fd f916 	bl	8001348 <_read>
 800411c:	1c43      	adds	r3, r0, #1
 800411e:	d102      	bne.n	8004126 <_read_r+0x1e>
 8004120:	682b      	ldr	r3, [r5, #0]
 8004122:	b103      	cbz	r3, 8004126 <_read_r+0x1e>
 8004124:	6023      	str	r3, [r4, #0]
 8004126:	bd38      	pop	{r3, r4, r5, pc}
 8004128:	20000438 	.word	0x20000438

0800412c <_write_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4604      	mov	r4, r0
 8004130:	4608      	mov	r0, r1
 8004132:	4611      	mov	r1, r2
 8004134:	2200      	movs	r2, #0
 8004136:	4d05      	ldr	r5, [pc, #20]	@ (800414c <_write_r+0x20>)
 8004138:	602a      	str	r2, [r5, #0]
 800413a:	461a      	mov	r2, r3
 800413c:	f7fd f921 	bl	8001382 <_write>
 8004140:	1c43      	adds	r3, r0, #1
 8004142:	d102      	bne.n	800414a <_write_r+0x1e>
 8004144:	682b      	ldr	r3, [r5, #0]
 8004146:	b103      	cbz	r3, 800414a <_write_r+0x1e>
 8004148:	6023      	str	r3, [r4, #0]
 800414a:	bd38      	pop	{r3, r4, r5, pc}
 800414c:	20000438 	.word	0x20000438

08004150 <__errno>:
 8004150:	4b01      	ldr	r3, [pc, #4]	@ (8004158 <__errno+0x8>)
 8004152:	6818      	ldr	r0, [r3, #0]
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	2000001c 	.word	0x2000001c

0800415c <__libc_init_array>:
 800415c:	b570      	push	{r4, r5, r6, lr}
 800415e:	2600      	movs	r6, #0
 8004160:	4d0c      	ldr	r5, [pc, #48]	@ (8004194 <__libc_init_array+0x38>)
 8004162:	4c0d      	ldr	r4, [pc, #52]	@ (8004198 <__libc_init_array+0x3c>)
 8004164:	1b64      	subs	r4, r4, r5
 8004166:	10a4      	asrs	r4, r4, #2
 8004168:	42a6      	cmp	r6, r4
 800416a:	d109      	bne.n	8004180 <__libc_init_array+0x24>
 800416c:	f002 f86e 	bl	800624c <_init>
 8004170:	2600      	movs	r6, #0
 8004172:	4d0a      	ldr	r5, [pc, #40]	@ (800419c <__libc_init_array+0x40>)
 8004174:	4c0a      	ldr	r4, [pc, #40]	@ (80041a0 <__libc_init_array+0x44>)
 8004176:	1b64      	subs	r4, r4, r5
 8004178:	10a4      	asrs	r4, r4, #2
 800417a:	42a6      	cmp	r6, r4
 800417c:	d105      	bne.n	800418a <__libc_init_array+0x2e>
 800417e:	bd70      	pop	{r4, r5, r6, pc}
 8004180:	f855 3b04 	ldr.w	r3, [r5], #4
 8004184:	4798      	blx	r3
 8004186:	3601      	adds	r6, #1
 8004188:	e7ee      	b.n	8004168 <__libc_init_array+0xc>
 800418a:	f855 3b04 	ldr.w	r3, [r5], #4
 800418e:	4798      	blx	r3
 8004190:	3601      	adds	r6, #1
 8004192:	e7f2      	b.n	800417a <__libc_init_array+0x1e>
 8004194:	08006630 	.word	0x08006630
 8004198:	08006630 	.word	0x08006630
 800419c:	08006630 	.word	0x08006630
 80041a0:	08006634 	.word	0x08006634

080041a4 <__retarget_lock_init_recursive>:
 80041a4:	4770      	bx	lr

080041a6 <__retarget_lock_acquire_recursive>:
 80041a6:	4770      	bx	lr

080041a8 <__retarget_lock_release_recursive>:
 80041a8:	4770      	bx	lr

080041aa <memchr>:
 80041aa:	4603      	mov	r3, r0
 80041ac:	b510      	push	{r4, lr}
 80041ae:	b2c9      	uxtb	r1, r1
 80041b0:	4402      	add	r2, r0
 80041b2:	4293      	cmp	r3, r2
 80041b4:	4618      	mov	r0, r3
 80041b6:	d101      	bne.n	80041bc <memchr+0x12>
 80041b8:	2000      	movs	r0, #0
 80041ba:	e003      	b.n	80041c4 <memchr+0x1a>
 80041bc:	7804      	ldrb	r4, [r0, #0]
 80041be:	3301      	adds	r3, #1
 80041c0:	428c      	cmp	r4, r1
 80041c2:	d1f6      	bne.n	80041b2 <memchr+0x8>
 80041c4:	bd10      	pop	{r4, pc}

080041c6 <quorem>:
 80041c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ca:	6903      	ldr	r3, [r0, #16]
 80041cc:	690c      	ldr	r4, [r1, #16]
 80041ce:	4607      	mov	r7, r0
 80041d0:	42a3      	cmp	r3, r4
 80041d2:	db7e      	blt.n	80042d2 <quorem+0x10c>
 80041d4:	3c01      	subs	r4, #1
 80041d6:	00a3      	lsls	r3, r4, #2
 80041d8:	f100 0514 	add.w	r5, r0, #20
 80041dc:	f101 0814 	add.w	r8, r1, #20
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80041e6:	9301      	str	r3, [sp, #4]
 80041e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80041ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80041f0:	3301      	adds	r3, #1
 80041f2:	429a      	cmp	r2, r3
 80041f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80041f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80041fc:	d32e      	bcc.n	800425c <quorem+0x96>
 80041fe:	f04f 0a00 	mov.w	sl, #0
 8004202:	46c4      	mov	ip, r8
 8004204:	46ae      	mov	lr, r5
 8004206:	46d3      	mov	fp, sl
 8004208:	f85c 3b04 	ldr.w	r3, [ip], #4
 800420c:	b298      	uxth	r0, r3
 800420e:	fb06 a000 	mla	r0, r6, r0, sl
 8004212:	0c1b      	lsrs	r3, r3, #16
 8004214:	0c02      	lsrs	r2, r0, #16
 8004216:	fb06 2303 	mla	r3, r6, r3, r2
 800421a:	f8de 2000 	ldr.w	r2, [lr]
 800421e:	b280      	uxth	r0, r0
 8004220:	b292      	uxth	r2, r2
 8004222:	1a12      	subs	r2, r2, r0
 8004224:	445a      	add	r2, fp
 8004226:	f8de 0000 	ldr.w	r0, [lr]
 800422a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800422e:	b29b      	uxth	r3, r3
 8004230:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004234:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004238:	b292      	uxth	r2, r2
 800423a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800423e:	45e1      	cmp	r9, ip
 8004240:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004244:	f84e 2b04 	str.w	r2, [lr], #4
 8004248:	d2de      	bcs.n	8004208 <quorem+0x42>
 800424a:	9b00      	ldr	r3, [sp, #0]
 800424c:	58eb      	ldr	r3, [r5, r3]
 800424e:	b92b      	cbnz	r3, 800425c <quorem+0x96>
 8004250:	9b01      	ldr	r3, [sp, #4]
 8004252:	3b04      	subs	r3, #4
 8004254:	429d      	cmp	r5, r3
 8004256:	461a      	mov	r2, r3
 8004258:	d32f      	bcc.n	80042ba <quorem+0xf4>
 800425a:	613c      	str	r4, [r7, #16]
 800425c:	4638      	mov	r0, r7
 800425e:	f001 f979 	bl	8005554 <__mcmp>
 8004262:	2800      	cmp	r0, #0
 8004264:	db25      	blt.n	80042b2 <quorem+0xec>
 8004266:	4629      	mov	r1, r5
 8004268:	2000      	movs	r0, #0
 800426a:	f858 2b04 	ldr.w	r2, [r8], #4
 800426e:	f8d1 c000 	ldr.w	ip, [r1]
 8004272:	fa1f fe82 	uxth.w	lr, r2
 8004276:	fa1f f38c 	uxth.w	r3, ip
 800427a:	eba3 030e 	sub.w	r3, r3, lr
 800427e:	4403      	add	r3, r0
 8004280:	0c12      	lsrs	r2, r2, #16
 8004282:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004286:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800428a:	b29b      	uxth	r3, r3
 800428c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004290:	45c1      	cmp	r9, r8
 8004292:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004296:	f841 3b04 	str.w	r3, [r1], #4
 800429a:	d2e6      	bcs.n	800426a <quorem+0xa4>
 800429c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042a4:	b922      	cbnz	r2, 80042b0 <quorem+0xea>
 80042a6:	3b04      	subs	r3, #4
 80042a8:	429d      	cmp	r5, r3
 80042aa:	461a      	mov	r2, r3
 80042ac:	d30b      	bcc.n	80042c6 <quorem+0x100>
 80042ae:	613c      	str	r4, [r7, #16]
 80042b0:	3601      	adds	r6, #1
 80042b2:	4630      	mov	r0, r6
 80042b4:	b003      	add	sp, #12
 80042b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042ba:	6812      	ldr	r2, [r2, #0]
 80042bc:	3b04      	subs	r3, #4
 80042be:	2a00      	cmp	r2, #0
 80042c0:	d1cb      	bne.n	800425a <quorem+0x94>
 80042c2:	3c01      	subs	r4, #1
 80042c4:	e7c6      	b.n	8004254 <quorem+0x8e>
 80042c6:	6812      	ldr	r2, [r2, #0]
 80042c8:	3b04      	subs	r3, #4
 80042ca:	2a00      	cmp	r2, #0
 80042cc:	d1ef      	bne.n	80042ae <quorem+0xe8>
 80042ce:	3c01      	subs	r4, #1
 80042d0:	e7ea      	b.n	80042a8 <quorem+0xe2>
 80042d2:	2000      	movs	r0, #0
 80042d4:	e7ee      	b.n	80042b4 <quorem+0xee>
	...

080042d8 <_dtoa_r>:
 80042d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042dc:	4614      	mov	r4, r2
 80042de:	461d      	mov	r5, r3
 80042e0:	69c7      	ldr	r7, [r0, #28]
 80042e2:	b097      	sub	sp, #92	@ 0x5c
 80042e4:	4683      	mov	fp, r0
 80042e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80042ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80042ec:	b97f      	cbnz	r7, 800430e <_dtoa_r+0x36>
 80042ee:	2010      	movs	r0, #16
 80042f0:	f000 fe02 	bl	8004ef8 <malloc>
 80042f4:	4602      	mov	r2, r0
 80042f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80042fa:	b920      	cbnz	r0, 8004306 <_dtoa_r+0x2e>
 80042fc:	21ef      	movs	r1, #239	@ 0xef
 80042fe:	4ba8      	ldr	r3, [pc, #672]	@ (80045a0 <_dtoa_r+0x2c8>)
 8004300:	48a8      	ldr	r0, [pc, #672]	@ (80045a4 <_dtoa_r+0x2cc>)
 8004302:	f001 fc67 	bl	8005bd4 <__assert_func>
 8004306:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800430a:	6007      	str	r7, [r0, #0]
 800430c:	60c7      	str	r7, [r0, #12]
 800430e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004312:	6819      	ldr	r1, [r3, #0]
 8004314:	b159      	cbz	r1, 800432e <_dtoa_r+0x56>
 8004316:	685a      	ldr	r2, [r3, #4]
 8004318:	2301      	movs	r3, #1
 800431a:	4093      	lsls	r3, r2
 800431c:	604a      	str	r2, [r1, #4]
 800431e:	608b      	str	r3, [r1, #8]
 8004320:	4658      	mov	r0, fp
 8004322:	f000 fedf 	bl	80050e4 <_Bfree>
 8004326:	2200      	movs	r2, #0
 8004328:	f8db 301c 	ldr.w	r3, [fp, #28]
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	1e2b      	subs	r3, r5, #0
 8004330:	bfaf      	iteee	ge
 8004332:	2300      	movge	r3, #0
 8004334:	2201      	movlt	r2, #1
 8004336:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800433a:	9303      	strlt	r3, [sp, #12]
 800433c:	bfa8      	it	ge
 800433e:	6033      	strge	r3, [r6, #0]
 8004340:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004344:	4b98      	ldr	r3, [pc, #608]	@ (80045a8 <_dtoa_r+0x2d0>)
 8004346:	bfb8      	it	lt
 8004348:	6032      	strlt	r2, [r6, #0]
 800434a:	ea33 0308 	bics.w	r3, r3, r8
 800434e:	d112      	bne.n	8004376 <_dtoa_r+0x9e>
 8004350:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004354:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800435c:	4323      	orrs	r3, r4
 800435e:	f000 8550 	beq.w	8004e02 <_dtoa_r+0xb2a>
 8004362:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004364:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80045ac <_dtoa_r+0x2d4>
 8004368:	2b00      	cmp	r3, #0
 800436a:	f000 8552 	beq.w	8004e12 <_dtoa_r+0xb3a>
 800436e:	f10a 0303 	add.w	r3, sl, #3
 8004372:	f000 bd4c 	b.w	8004e0e <_dtoa_r+0xb36>
 8004376:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800437a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800437e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004382:	2200      	movs	r2, #0
 8004384:	2300      	movs	r3, #0
 8004386:	f7fc fbc3 	bl	8000b10 <__aeabi_dcmpeq>
 800438a:	4607      	mov	r7, r0
 800438c:	b158      	cbz	r0, 80043a6 <_dtoa_r+0xce>
 800438e:	2301      	movs	r3, #1
 8004390:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004392:	6013      	str	r3, [r2, #0]
 8004394:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004396:	b113      	cbz	r3, 800439e <_dtoa_r+0xc6>
 8004398:	4b85      	ldr	r3, [pc, #532]	@ (80045b0 <_dtoa_r+0x2d8>)
 800439a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800439c:	6013      	str	r3, [r2, #0]
 800439e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80045b4 <_dtoa_r+0x2dc>
 80043a2:	f000 bd36 	b.w	8004e12 <_dtoa_r+0xb3a>
 80043a6:	ab14      	add	r3, sp, #80	@ 0x50
 80043a8:	9301      	str	r3, [sp, #4]
 80043aa:	ab15      	add	r3, sp, #84	@ 0x54
 80043ac:	9300      	str	r3, [sp, #0]
 80043ae:	4658      	mov	r0, fp
 80043b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80043b4:	f001 f97e 	bl	80056b4 <__d2b>
 80043b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80043bc:	4681      	mov	r9, r0
 80043be:	2e00      	cmp	r6, #0
 80043c0:	d077      	beq.n	80044b2 <_dtoa_r+0x1da>
 80043c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80043c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80043c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80043cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80043d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80043d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80043da:	4619      	mov	r1, r3
 80043dc:	2200      	movs	r2, #0
 80043de:	4b76      	ldr	r3, [pc, #472]	@ (80045b8 <_dtoa_r+0x2e0>)
 80043e0:	f7fb ff76 	bl	80002d0 <__aeabi_dsub>
 80043e4:	a368      	add	r3, pc, #416	@ (adr r3, 8004588 <_dtoa_r+0x2b0>)
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	f7fc f929 	bl	8000640 <__aeabi_dmul>
 80043ee:	a368      	add	r3, pc, #416	@ (adr r3, 8004590 <_dtoa_r+0x2b8>)
 80043f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f4:	f7fb ff6e 	bl	80002d4 <__adddf3>
 80043f8:	4604      	mov	r4, r0
 80043fa:	4630      	mov	r0, r6
 80043fc:	460d      	mov	r5, r1
 80043fe:	f7fc f8b5 	bl	800056c <__aeabi_i2d>
 8004402:	a365      	add	r3, pc, #404	@ (adr r3, 8004598 <_dtoa_r+0x2c0>)
 8004404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004408:	f7fc f91a 	bl	8000640 <__aeabi_dmul>
 800440c:	4602      	mov	r2, r0
 800440e:	460b      	mov	r3, r1
 8004410:	4620      	mov	r0, r4
 8004412:	4629      	mov	r1, r5
 8004414:	f7fb ff5e 	bl	80002d4 <__adddf3>
 8004418:	4604      	mov	r4, r0
 800441a:	460d      	mov	r5, r1
 800441c:	f7fc fbc0 	bl	8000ba0 <__aeabi_d2iz>
 8004420:	2200      	movs	r2, #0
 8004422:	4607      	mov	r7, r0
 8004424:	2300      	movs	r3, #0
 8004426:	4620      	mov	r0, r4
 8004428:	4629      	mov	r1, r5
 800442a:	f7fc fb7b 	bl	8000b24 <__aeabi_dcmplt>
 800442e:	b140      	cbz	r0, 8004442 <_dtoa_r+0x16a>
 8004430:	4638      	mov	r0, r7
 8004432:	f7fc f89b 	bl	800056c <__aeabi_i2d>
 8004436:	4622      	mov	r2, r4
 8004438:	462b      	mov	r3, r5
 800443a:	f7fc fb69 	bl	8000b10 <__aeabi_dcmpeq>
 800443e:	b900      	cbnz	r0, 8004442 <_dtoa_r+0x16a>
 8004440:	3f01      	subs	r7, #1
 8004442:	2f16      	cmp	r7, #22
 8004444:	d853      	bhi.n	80044ee <_dtoa_r+0x216>
 8004446:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800444a:	4b5c      	ldr	r3, [pc, #368]	@ (80045bc <_dtoa_r+0x2e4>)
 800444c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004454:	f7fc fb66 	bl	8000b24 <__aeabi_dcmplt>
 8004458:	2800      	cmp	r0, #0
 800445a:	d04a      	beq.n	80044f2 <_dtoa_r+0x21a>
 800445c:	2300      	movs	r3, #0
 800445e:	3f01      	subs	r7, #1
 8004460:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004462:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004464:	1b9b      	subs	r3, r3, r6
 8004466:	1e5a      	subs	r2, r3, #1
 8004468:	bf46      	itte	mi
 800446a:	f1c3 0801 	rsbmi	r8, r3, #1
 800446e:	2300      	movmi	r3, #0
 8004470:	f04f 0800 	movpl.w	r8, #0
 8004474:	9209      	str	r2, [sp, #36]	@ 0x24
 8004476:	bf48      	it	mi
 8004478:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800447a:	2f00      	cmp	r7, #0
 800447c:	db3b      	blt.n	80044f6 <_dtoa_r+0x21e>
 800447e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004480:	970e      	str	r7, [sp, #56]	@ 0x38
 8004482:	443b      	add	r3, r7
 8004484:	9309      	str	r3, [sp, #36]	@ 0x24
 8004486:	2300      	movs	r3, #0
 8004488:	930a      	str	r3, [sp, #40]	@ 0x28
 800448a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800448c:	2b09      	cmp	r3, #9
 800448e:	d866      	bhi.n	800455e <_dtoa_r+0x286>
 8004490:	2b05      	cmp	r3, #5
 8004492:	bfc4      	itt	gt
 8004494:	3b04      	subgt	r3, #4
 8004496:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004498:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800449a:	bfc8      	it	gt
 800449c:	2400      	movgt	r4, #0
 800449e:	f1a3 0302 	sub.w	r3, r3, #2
 80044a2:	bfd8      	it	le
 80044a4:	2401      	movle	r4, #1
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d864      	bhi.n	8004574 <_dtoa_r+0x29c>
 80044aa:	e8df f003 	tbb	[pc, r3]
 80044ae:	382b      	.short	0x382b
 80044b0:	5636      	.short	0x5636
 80044b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80044b6:	441e      	add	r6, r3
 80044b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80044bc:	2b20      	cmp	r3, #32
 80044be:	bfc1      	itttt	gt
 80044c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80044c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80044c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80044cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80044d0:	bfd6      	itet	le
 80044d2:	f1c3 0320 	rsble	r3, r3, #32
 80044d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80044da:	fa04 f003 	lslle.w	r0, r4, r3
 80044de:	f7fc f835 	bl	800054c <__aeabi_ui2d>
 80044e2:	2201      	movs	r2, #1
 80044e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80044e8:	3e01      	subs	r6, #1
 80044ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80044ec:	e775      	b.n	80043da <_dtoa_r+0x102>
 80044ee:	2301      	movs	r3, #1
 80044f0:	e7b6      	b.n	8004460 <_dtoa_r+0x188>
 80044f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80044f4:	e7b5      	b.n	8004462 <_dtoa_r+0x18a>
 80044f6:	427b      	negs	r3, r7
 80044f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80044fa:	2300      	movs	r3, #0
 80044fc:	eba8 0807 	sub.w	r8, r8, r7
 8004500:	930e      	str	r3, [sp, #56]	@ 0x38
 8004502:	e7c2      	b.n	800448a <_dtoa_r+0x1b2>
 8004504:	2300      	movs	r3, #0
 8004506:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800450a:	2b00      	cmp	r3, #0
 800450c:	dc35      	bgt.n	800457a <_dtoa_r+0x2a2>
 800450e:	2301      	movs	r3, #1
 8004510:	461a      	mov	r2, r3
 8004512:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004516:	9221      	str	r2, [sp, #132]	@ 0x84
 8004518:	e00b      	b.n	8004532 <_dtoa_r+0x25a>
 800451a:	2301      	movs	r3, #1
 800451c:	e7f3      	b.n	8004506 <_dtoa_r+0x22e>
 800451e:	2300      	movs	r3, #0
 8004520:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004522:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	9308      	str	r3, [sp, #32]
 8004528:	3301      	adds	r3, #1
 800452a:	2b01      	cmp	r3, #1
 800452c:	9307      	str	r3, [sp, #28]
 800452e:	bfb8      	it	lt
 8004530:	2301      	movlt	r3, #1
 8004532:	2100      	movs	r1, #0
 8004534:	2204      	movs	r2, #4
 8004536:	f8db 001c 	ldr.w	r0, [fp, #28]
 800453a:	f102 0514 	add.w	r5, r2, #20
 800453e:	429d      	cmp	r5, r3
 8004540:	d91f      	bls.n	8004582 <_dtoa_r+0x2aa>
 8004542:	6041      	str	r1, [r0, #4]
 8004544:	4658      	mov	r0, fp
 8004546:	f000 fd8d 	bl	8005064 <_Balloc>
 800454a:	4682      	mov	sl, r0
 800454c:	2800      	cmp	r0, #0
 800454e:	d139      	bne.n	80045c4 <_dtoa_r+0x2ec>
 8004550:	4602      	mov	r2, r0
 8004552:	f240 11af 	movw	r1, #431	@ 0x1af
 8004556:	4b1a      	ldr	r3, [pc, #104]	@ (80045c0 <_dtoa_r+0x2e8>)
 8004558:	e6d2      	b.n	8004300 <_dtoa_r+0x28>
 800455a:	2301      	movs	r3, #1
 800455c:	e7e0      	b.n	8004520 <_dtoa_r+0x248>
 800455e:	2401      	movs	r4, #1
 8004560:	2300      	movs	r3, #0
 8004562:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004564:	9320      	str	r3, [sp, #128]	@ 0x80
 8004566:	f04f 33ff 	mov.w	r3, #4294967295
 800456a:	2200      	movs	r2, #0
 800456c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004570:	2312      	movs	r3, #18
 8004572:	e7d0      	b.n	8004516 <_dtoa_r+0x23e>
 8004574:	2301      	movs	r3, #1
 8004576:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004578:	e7f5      	b.n	8004566 <_dtoa_r+0x28e>
 800457a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800457c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004580:	e7d7      	b.n	8004532 <_dtoa_r+0x25a>
 8004582:	3101      	adds	r1, #1
 8004584:	0052      	lsls	r2, r2, #1
 8004586:	e7d8      	b.n	800453a <_dtoa_r+0x262>
 8004588:	636f4361 	.word	0x636f4361
 800458c:	3fd287a7 	.word	0x3fd287a7
 8004590:	8b60c8b3 	.word	0x8b60c8b3
 8004594:	3fc68a28 	.word	0x3fc68a28
 8004598:	509f79fb 	.word	0x509f79fb
 800459c:	3fd34413 	.word	0x3fd34413
 80045a0:	080062fb 	.word	0x080062fb
 80045a4:	08006312 	.word	0x08006312
 80045a8:	7ff00000 	.word	0x7ff00000
 80045ac:	080062f7 	.word	0x080062f7
 80045b0:	080062cb 	.word	0x080062cb
 80045b4:	080062ca 	.word	0x080062ca
 80045b8:	3ff80000 	.word	0x3ff80000
 80045bc:	08006408 	.word	0x08006408
 80045c0:	0800636a 	.word	0x0800636a
 80045c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80045c8:	6018      	str	r0, [r3, #0]
 80045ca:	9b07      	ldr	r3, [sp, #28]
 80045cc:	2b0e      	cmp	r3, #14
 80045ce:	f200 80a4 	bhi.w	800471a <_dtoa_r+0x442>
 80045d2:	2c00      	cmp	r4, #0
 80045d4:	f000 80a1 	beq.w	800471a <_dtoa_r+0x442>
 80045d8:	2f00      	cmp	r7, #0
 80045da:	dd33      	ble.n	8004644 <_dtoa_r+0x36c>
 80045dc:	4b86      	ldr	r3, [pc, #536]	@ (80047f8 <_dtoa_r+0x520>)
 80045de:	f007 020f 	and.w	r2, r7, #15
 80045e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80045e6:	05f8      	lsls	r0, r7, #23
 80045e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80045ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80045f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80045f4:	d516      	bpl.n	8004624 <_dtoa_r+0x34c>
 80045f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80045fa:	4b80      	ldr	r3, [pc, #512]	@ (80047fc <_dtoa_r+0x524>)
 80045fc:	2603      	movs	r6, #3
 80045fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004602:	f7fc f947 	bl	8000894 <__aeabi_ddiv>
 8004606:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800460a:	f004 040f 	and.w	r4, r4, #15
 800460e:	4d7b      	ldr	r5, [pc, #492]	@ (80047fc <_dtoa_r+0x524>)
 8004610:	b954      	cbnz	r4, 8004628 <_dtoa_r+0x350>
 8004612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800461a:	f7fc f93b 	bl	8000894 <__aeabi_ddiv>
 800461e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004622:	e028      	b.n	8004676 <_dtoa_r+0x39e>
 8004624:	2602      	movs	r6, #2
 8004626:	e7f2      	b.n	800460e <_dtoa_r+0x336>
 8004628:	07e1      	lsls	r1, r4, #31
 800462a:	d508      	bpl.n	800463e <_dtoa_r+0x366>
 800462c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004630:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004634:	f7fc f804 	bl	8000640 <__aeabi_dmul>
 8004638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800463c:	3601      	adds	r6, #1
 800463e:	1064      	asrs	r4, r4, #1
 8004640:	3508      	adds	r5, #8
 8004642:	e7e5      	b.n	8004610 <_dtoa_r+0x338>
 8004644:	f000 80d2 	beq.w	80047ec <_dtoa_r+0x514>
 8004648:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800464c:	427c      	negs	r4, r7
 800464e:	4b6a      	ldr	r3, [pc, #424]	@ (80047f8 <_dtoa_r+0x520>)
 8004650:	f004 020f 	and.w	r2, r4, #15
 8004654:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800465c:	f7fb fff0 	bl	8000640 <__aeabi_dmul>
 8004660:	2602      	movs	r6, #2
 8004662:	2300      	movs	r3, #0
 8004664:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004668:	4d64      	ldr	r5, [pc, #400]	@ (80047fc <_dtoa_r+0x524>)
 800466a:	1124      	asrs	r4, r4, #4
 800466c:	2c00      	cmp	r4, #0
 800466e:	f040 80b2 	bne.w	80047d6 <_dtoa_r+0x4fe>
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1d3      	bne.n	800461e <_dtoa_r+0x346>
 8004676:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800467a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800467c:	2b00      	cmp	r3, #0
 800467e:	f000 80b7 	beq.w	80047f0 <_dtoa_r+0x518>
 8004682:	2200      	movs	r2, #0
 8004684:	4620      	mov	r0, r4
 8004686:	4629      	mov	r1, r5
 8004688:	4b5d      	ldr	r3, [pc, #372]	@ (8004800 <_dtoa_r+0x528>)
 800468a:	f7fc fa4b 	bl	8000b24 <__aeabi_dcmplt>
 800468e:	2800      	cmp	r0, #0
 8004690:	f000 80ae 	beq.w	80047f0 <_dtoa_r+0x518>
 8004694:	9b07      	ldr	r3, [sp, #28]
 8004696:	2b00      	cmp	r3, #0
 8004698:	f000 80aa 	beq.w	80047f0 <_dtoa_r+0x518>
 800469c:	9b08      	ldr	r3, [sp, #32]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	dd37      	ble.n	8004712 <_dtoa_r+0x43a>
 80046a2:	1e7b      	subs	r3, r7, #1
 80046a4:	4620      	mov	r0, r4
 80046a6:	9304      	str	r3, [sp, #16]
 80046a8:	2200      	movs	r2, #0
 80046aa:	4629      	mov	r1, r5
 80046ac:	4b55      	ldr	r3, [pc, #340]	@ (8004804 <_dtoa_r+0x52c>)
 80046ae:	f7fb ffc7 	bl	8000640 <__aeabi_dmul>
 80046b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046b6:	9c08      	ldr	r4, [sp, #32]
 80046b8:	3601      	adds	r6, #1
 80046ba:	4630      	mov	r0, r6
 80046bc:	f7fb ff56 	bl	800056c <__aeabi_i2d>
 80046c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80046c4:	f7fb ffbc 	bl	8000640 <__aeabi_dmul>
 80046c8:	2200      	movs	r2, #0
 80046ca:	4b4f      	ldr	r3, [pc, #316]	@ (8004808 <_dtoa_r+0x530>)
 80046cc:	f7fb fe02 	bl	80002d4 <__adddf3>
 80046d0:	4605      	mov	r5, r0
 80046d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80046d6:	2c00      	cmp	r4, #0
 80046d8:	f040 809a 	bne.w	8004810 <_dtoa_r+0x538>
 80046dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046e0:	2200      	movs	r2, #0
 80046e2:	4b4a      	ldr	r3, [pc, #296]	@ (800480c <_dtoa_r+0x534>)
 80046e4:	f7fb fdf4 	bl	80002d0 <__aeabi_dsub>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80046f0:	462a      	mov	r2, r5
 80046f2:	4633      	mov	r3, r6
 80046f4:	f7fc fa34 	bl	8000b60 <__aeabi_dcmpgt>
 80046f8:	2800      	cmp	r0, #0
 80046fa:	f040 828e 	bne.w	8004c1a <_dtoa_r+0x942>
 80046fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004702:	462a      	mov	r2, r5
 8004704:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004708:	f7fc fa0c 	bl	8000b24 <__aeabi_dcmplt>
 800470c:	2800      	cmp	r0, #0
 800470e:	f040 8127 	bne.w	8004960 <_dtoa_r+0x688>
 8004712:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004716:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800471a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800471c:	2b00      	cmp	r3, #0
 800471e:	f2c0 8163 	blt.w	80049e8 <_dtoa_r+0x710>
 8004722:	2f0e      	cmp	r7, #14
 8004724:	f300 8160 	bgt.w	80049e8 <_dtoa_r+0x710>
 8004728:	4b33      	ldr	r3, [pc, #204]	@ (80047f8 <_dtoa_r+0x520>)
 800472a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800472e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004732:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004736:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004738:	2b00      	cmp	r3, #0
 800473a:	da03      	bge.n	8004744 <_dtoa_r+0x46c>
 800473c:	9b07      	ldr	r3, [sp, #28]
 800473e:	2b00      	cmp	r3, #0
 8004740:	f340 8100 	ble.w	8004944 <_dtoa_r+0x66c>
 8004744:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004748:	4656      	mov	r6, sl
 800474a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800474e:	4620      	mov	r0, r4
 8004750:	4629      	mov	r1, r5
 8004752:	f7fc f89f 	bl	8000894 <__aeabi_ddiv>
 8004756:	f7fc fa23 	bl	8000ba0 <__aeabi_d2iz>
 800475a:	4680      	mov	r8, r0
 800475c:	f7fb ff06 	bl	800056c <__aeabi_i2d>
 8004760:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004764:	f7fb ff6c 	bl	8000640 <__aeabi_dmul>
 8004768:	4602      	mov	r2, r0
 800476a:	460b      	mov	r3, r1
 800476c:	4620      	mov	r0, r4
 800476e:	4629      	mov	r1, r5
 8004770:	f7fb fdae 	bl	80002d0 <__aeabi_dsub>
 8004774:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004778:	9d07      	ldr	r5, [sp, #28]
 800477a:	f806 4b01 	strb.w	r4, [r6], #1
 800477e:	eba6 040a 	sub.w	r4, r6, sl
 8004782:	42a5      	cmp	r5, r4
 8004784:	4602      	mov	r2, r0
 8004786:	460b      	mov	r3, r1
 8004788:	f040 8116 	bne.w	80049b8 <_dtoa_r+0x6e0>
 800478c:	f7fb fda2 	bl	80002d4 <__adddf3>
 8004790:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004794:	4604      	mov	r4, r0
 8004796:	460d      	mov	r5, r1
 8004798:	f7fc f9e2 	bl	8000b60 <__aeabi_dcmpgt>
 800479c:	2800      	cmp	r0, #0
 800479e:	f040 80f8 	bne.w	8004992 <_dtoa_r+0x6ba>
 80047a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80047a6:	4620      	mov	r0, r4
 80047a8:	4629      	mov	r1, r5
 80047aa:	f7fc f9b1 	bl	8000b10 <__aeabi_dcmpeq>
 80047ae:	b118      	cbz	r0, 80047b8 <_dtoa_r+0x4e0>
 80047b0:	f018 0f01 	tst.w	r8, #1
 80047b4:	f040 80ed 	bne.w	8004992 <_dtoa_r+0x6ba>
 80047b8:	4649      	mov	r1, r9
 80047ba:	4658      	mov	r0, fp
 80047bc:	f000 fc92 	bl	80050e4 <_Bfree>
 80047c0:	2300      	movs	r3, #0
 80047c2:	7033      	strb	r3, [r6, #0]
 80047c4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80047c6:	3701      	adds	r7, #1
 80047c8:	601f      	str	r7, [r3, #0]
 80047ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	f000 8320 	beq.w	8004e12 <_dtoa_r+0xb3a>
 80047d2:	601e      	str	r6, [r3, #0]
 80047d4:	e31d      	b.n	8004e12 <_dtoa_r+0xb3a>
 80047d6:	07e2      	lsls	r2, r4, #31
 80047d8:	d505      	bpl.n	80047e6 <_dtoa_r+0x50e>
 80047da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80047de:	f7fb ff2f 	bl	8000640 <__aeabi_dmul>
 80047e2:	2301      	movs	r3, #1
 80047e4:	3601      	adds	r6, #1
 80047e6:	1064      	asrs	r4, r4, #1
 80047e8:	3508      	adds	r5, #8
 80047ea:	e73f      	b.n	800466c <_dtoa_r+0x394>
 80047ec:	2602      	movs	r6, #2
 80047ee:	e742      	b.n	8004676 <_dtoa_r+0x39e>
 80047f0:	9c07      	ldr	r4, [sp, #28]
 80047f2:	9704      	str	r7, [sp, #16]
 80047f4:	e761      	b.n	80046ba <_dtoa_r+0x3e2>
 80047f6:	bf00      	nop
 80047f8:	08006408 	.word	0x08006408
 80047fc:	080063e0 	.word	0x080063e0
 8004800:	3ff00000 	.word	0x3ff00000
 8004804:	40240000 	.word	0x40240000
 8004808:	401c0000 	.word	0x401c0000
 800480c:	40140000 	.word	0x40140000
 8004810:	4b70      	ldr	r3, [pc, #448]	@ (80049d4 <_dtoa_r+0x6fc>)
 8004812:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004814:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004818:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800481c:	4454      	add	r4, sl
 800481e:	2900      	cmp	r1, #0
 8004820:	d045      	beq.n	80048ae <_dtoa_r+0x5d6>
 8004822:	2000      	movs	r0, #0
 8004824:	496c      	ldr	r1, [pc, #432]	@ (80049d8 <_dtoa_r+0x700>)
 8004826:	f7fc f835 	bl	8000894 <__aeabi_ddiv>
 800482a:	4633      	mov	r3, r6
 800482c:	462a      	mov	r2, r5
 800482e:	f7fb fd4f 	bl	80002d0 <__aeabi_dsub>
 8004832:	4656      	mov	r6, sl
 8004834:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004838:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800483c:	f7fc f9b0 	bl	8000ba0 <__aeabi_d2iz>
 8004840:	4605      	mov	r5, r0
 8004842:	f7fb fe93 	bl	800056c <__aeabi_i2d>
 8004846:	4602      	mov	r2, r0
 8004848:	460b      	mov	r3, r1
 800484a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800484e:	f7fb fd3f 	bl	80002d0 <__aeabi_dsub>
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	3530      	adds	r5, #48	@ 0x30
 8004858:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800485c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004860:	f806 5b01 	strb.w	r5, [r6], #1
 8004864:	f7fc f95e 	bl	8000b24 <__aeabi_dcmplt>
 8004868:	2800      	cmp	r0, #0
 800486a:	d163      	bne.n	8004934 <_dtoa_r+0x65c>
 800486c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004870:	2000      	movs	r0, #0
 8004872:	495a      	ldr	r1, [pc, #360]	@ (80049dc <_dtoa_r+0x704>)
 8004874:	f7fb fd2c 	bl	80002d0 <__aeabi_dsub>
 8004878:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800487c:	f7fc f952 	bl	8000b24 <__aeabi_dcmplt>
 8004880:	2800      	cmp	r0, #0
 8004882:	f040 8087 	bne.w	8004994 <_dtoa_r+0x6bc>
 8004886:	42a6      	cmp	r6, r4
 8004888:	f43f af43 	beq.w	8004712 <_dtoa_r+0x43a>
 800488c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004890:	2200      	movs	r2, #0
 8004892:	4b53      	ldr	r3, [pc, #332]	@ (80049e0 <_dtoa_r+0x708>)
 8004894:	f7fb fed4 	bl	8000640 <__aeabi_dmul>
 8004898:	2200      	movs	r2, #0
 800489a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800489e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048a2:	4b4f      	ldr	r3, [pc, #316]	@ (80049e0 <_dtoa_r+0x708>)
 80048a4:	f7fb fecc 	bl	8000640 <__aeabi_dmul>
 80048a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048ac:	e7c4      	b.n	8004838 <_dtoa_r+0x560>
 80048ae:	4631      	mov	r1, r6
 80048b0:	4628      	mov	r0, r5
 80048b2:	f7fb fec5 	bl	8000640 <__aeabi_dmul>
 80048b6:	4656      	mov	r6, sl
 80048b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80048bc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80048be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048c2:	f7fc f96d 	bl	8000ba0 <__aeabi_d2iz>
 80048c6:	4605      	mov	r5, r0
 80048c8:	f7fb fe50 	bl	800056c <__aeabi_i2d>
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048d4:	f7fb fcfc 	bl	80002d0 <__aeabi_dsub>
 80048d8:	4602      	mov	r2, r0
 80048da:	460b      	mov	r3, r1
 80048dc:	3530      	adds	r5, #48	@ 0x30
 80048de:	f806 5b01 	strb.w	r5, [r6], #1
 80048e2:	42a6      	cmp	r6, r4
 80048e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	d124      	bne.n	8004938 <_dtoa_r+0x660>
 80048ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80048f2:	4b39      	ldr	r3, [pc, #228]	@ (80049d8 <_dtoa_r+0x700>)
 80048f4:	f7fb fcee 	bl	80002d4 <__adddf3>
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004900:	f7fc f92e 	bl	8000b60 <__aeabi_dcmpgt>
 8004904:	2800      	cmp	r0, #0
 8004906:	d145      	bne.n	8004994 <_dtoa_r+0x6bc>
 8004908:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800490c:	2000      	movs	r0, #0
 800490e:	4932      	ldr	r1, [pc, #200]	@ (80049d8 <_dtoa_r+0x700>)
 8004910:	f7fb fcde 	bl	80002d0 <__aeabi_dsub>
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800491c:	f7fc f902 	bl	8000b24 <__aeabi_dcmplt>
 8004920:	2800      	cmp	r0, #0
 8004922:	f43f aef6 	beq.w	8004712 <_dtoa_r+0x43a>
 8004926:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004928:	1e73      	subs	r3, r6, #1
 800492a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800492c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004930:	2b30      	cmp	r3, #48	@ 0x30
 8004932:	d0f8      	beq.n	8004926 <_dtoa_r+0x64e>
 8004934:	9f04      	ldr	r7, [sp, #16]
 8004936:	e73f      	b.n	80047b8 <_dtoa_r+0x4e0>
 8004938:	4b29      	ldr	r3, [pc, #164]	@ (80049e0 <_dtoa_r+0x708>)
 800493a:	f7fb fe81 	bl	8000640 <__aeabi_dmul>
 800493e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004942:	e7bc      	b.n	80048be <_dtoa_r+0x5e6>
 8004944:	d10c      	bne.n	8004960 <_dtoa_r+0x688>
 8004946:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800494a:	2200      	movs	r2, #0
 800494c:	4b25      	ldr	r3, [pc, #148]	@ (80049e4 <_dtoa_r+0x70c>)
 800494e:	f7fb fe77 	bl	8000640 <__aeabi_dmul>
 8004952:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004956:	f7fc f8f9 	bl	8000b4c <__aeabi_dcmpge>
 800495a:	2800      	cmp	r0, #0
 800495c:	f000 815b 	beq.w	8004c16 <_dtoa_r+0x93e>
 8004960:	2400      	movs	r4, #0
 8004962:	4625      	mov	r5, r4
 8004964:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004966:	4656      	mov	r6, sl
 8004968:	43db      	mvns	r3, r3
 800496a:	9304      	str	r3, [sp, #16]
 800496c:	2700      	movs	r7, #0
 800496e:	4621      	mov	r1, r4
 8004970:	4658      	mov	r0, fp
 8004972:	f000 fbb7 	bl	80050e4 <_Bfree>
 8004976:	2d00      	cmp	r5, #0
 8004978:	d0dc      	beq.n	8004934 <_dtoa_r+0x65c>
 800497a:	b12f      	cbz	r7, 8004988 <_dtoa_r+0x6b0>
 800497c:	42af      	cmp	r7, r5
 800497e:	d003      	beq.n	8004988 <_dtoa_r+0x6b0>
 8004980:	4639      	mov	r1, r7
 8004982:	4658      	mov	r0, fp
 8004984:	f000 fbae 	bl	80050e4 <_Bfree>
 8004988:	4629      	mov	r1, r5
 800498a:	4658      	mov	r0, fp
 800498c:	f000 fbaa 	bl	80050e4 <_Bfree>
 8004990:	e7d0      	b.n	8004934 <_dtoa_r+0x65c>
 8004992:	9704      	str	r7, [sp, #16]
 8004994:	4633      	mov	r3, r6
 8004996:	461e      	mov	r6, r3
 8004998:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800499c:	2a39      	cmp	r2, #57	@ 0x39
 800499e:	d107      	bne.n	80049b0 <_dtoa_r+0x6d8>
 80049a0:	459a      	cmp	sl, r3
 80049a2:	d1f8      	bne.n	8004996 <_dtoa_r+0x6be>
 80049a4:	9a04      	ldr	r2, [sp, #16]
 80049a6:	3201      	adds	r2, #1
 80049a8:	9204      	str	r2, [sp, #16]
 80049aa:	2230      	movs	r2, #48	@ 0x30
 80049ac:	f88a 2000 	strb.w	r2, [sl]
 80049b0:	781a      	ldrb	r2, [r3, #0]
 80049b2:	3201      	adds	r2, #1
 80049b4:	701a      	strb	r2, [r3, #0]
 80049b6:	e7bd      	b.n	8004934 <_dtoa_r+0x65c>
 80049b8:	2200      	movs	r2, #0
 80049ba:	4b09      	ldr	r3, [pc, #36]	@ (80049e0 <_dtoa_r+0x708>)
 80049bc:	f7fb fe40 	bl	8000640 <__aeabi_dmul>
 80049c0:	2200      	movs	r2, #0
 80049c2:	2300      	movs	r3, #0
 80049c4:	4604      	mov	r4, r0
 80049c6:	460d      	mov	r5, r1
 80049c8:	f7fc f8a2 	bl	8000b10 <__aeabi_dcmpeq>
 80049cc:	2800      	cmp	r0, #0
 80049ce:	f43f aebc 	beq.w	800474a <_dtoa_r+0x472>
 80049d2:	e6f1      	b.n	80047b8 <_dtoa_r+0x4e0>
 80049d4:	08006408 	.word	0x08006408
 80049d8:	3fe00000 	.word	0x3fe00000
 80049dc:	3ff00000 	.word	0x3ff00000
 80049e0:	40240000 	.word	0x40240000
 80049e4:	40140000 	.word	0x40140000
 80049e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80049ea:	2a00      	cmp	r2, #0
 80049ec:	f000 80db 	beq.w	8004ba6 <_dtoa_r+0x8ce>
 80049f0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80049f2:	2a01      	cmp	r2, #1
 80049f4:	f300 80bf 	bgt.w	8004b76 <_dtoa_r+0x89e>
 80049f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80049fa:	2a00      	cmp	r2, #0
 80049fc:	f000 80b7 	beq.w	8004b6e <_dtoa_r+0x896>
 8004a00:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004a04:	4646      	mov	r6, r8
 8004a06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004a08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	441a      	add	r2, r3
 8004a0e:	4658      	mov	r0, fp
 8004a10:	4498      	add	r8, r3
 8004a12:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a14:	f000 fc1a 	bl	800524c <__i2b>
 8004a18:	4605      	mov	r5, r0
 8004a1a:	b15e      	cbz	r6, 8004a34 <_dtoa_r+0x75c>
 8004a1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	dd08      	ble.n	8004a34 <_dtoa_r+0x75c>
 8004a22:	42b3      	cmp	r3, r6
 8004a24:	bfa8      	it	ge
 8004a26:	4633      	movge	r3, r6
 8004a28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a2a:	eba8 0803 	sub.w	r8, r8, r3
 8004a2e:	1af6      	subs	r6, r6, r3
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a36:	b1f3      	cbz	r3, 8004a76 <_dtoa_r+0x79e>
 8004a38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 80b7 	beq.w	8004bae <_dtoa_r+0x8d6>
 8004a40:	b18c      	cbz	r4, 8004a66 <_dtoa_r+0x78e>
 8004a42:	4629      	mov	r1, r5
 8004a44:	4622      	mov	r2, r4
 8004a46:	4658      	mov	r0, fp
 8004a48:	f000 fcbe 	bl	80053c8 <__pow5mult>
 8004a4c:	464a      	mov	r2, r9
 8004a4e:	4601      	mov	r1, r0
 8004a50:	4605      	mov	r5, r0
 8004a52:	4658      	mov	r0, fp
 8004a54:	f000 fc10 	bl	8005278 <__multiply>
 8004a58:	4649      	mov	r1, r9
 8004a5a:	9004      	str	r0, [sp, #16]
 8004a5c:	4658      	mov	r0, fp
 8004a5e:	f000 fb41 	bl	80050e4 <_Bfree>
 8004a62:	9b04      	ldr	r3, [sp, #16]
 8004a64:	4699      	mov	r9, r3
 8004a66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a68:	1b1a      	subs	r2, r3, r4
 8004a6a:	d004      	beq.n	8004a76 <_dtoa_r+0x79e>
 8004a6c:	4649      	mov	r1, r9
 8004a6e:	4658      	mov	r0, fp
 8004a70:	f000 fcaa 	bl	80053c8 <__pow5mult>
 8004a74:	4681      	mov	r9, r0
 8004a76:	2101      	movs	r1, #1
 8004a78:	4658      	mov	r0, fp
 8004a7a:	f000 fbe7 	bl	800524c <__i2b>
 8004a7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a80:	4604      	mov	r4, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f000 81c9 	beq.w	8004e1a <_dtoa_r+0xb42>
 8004a88:	461a      	mov	r2, r3
 8004a8a:	4601      	mov	r1, r0
 8004a8c:	4658      	mov	r0, fp
 8004a8e:	f000 fc9b 	bl	80053c8 <__pow5mult>
 8004a92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004a94:	4604      	mov	r4, r0
 8004a96:	2b01      	cmp	r3, #1
 8004a98:	f300 808f 	bgt.w	8004bba <_dtoa_r+0x8e2>
 8004a9c:	9b02      	ldr	r3, [sp, #8]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f040 8087 	bne.w	8004bb2 <_dtoa_r+0x8da>
 8004aa4:	9b03      	ldr	r3, [sp, #12]
 8004aa6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f040 8083 	bne.w	8004bb6 <_dtoa_r+0x8de>
 8004ab0:	9b03      	ldr	r3, [sp, #12]
 8004ab2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004ab6:	0d1b      	lsrs	r3, r3, #20
 8004ab8:	051b      	lsls	r3, r3, #20
 8004aba:	b12b      	cbz	r3, 8004ac8 <_dtoa_r+0x7f0>
 8004abc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004abe:	f108 0801 	add.w	r8, r8, #1
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 81aa 	beq.w	8004e26 <_dtoa_r+0xb4e>
 8004ad2:	6923      	ldr	r3, [r4, #16]
 8004ad4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004ad8:	6918      	ldr	r0, [r3, #16]
 8004ada:	f000 fb6b 	bl	80051b4 <__hi0bits>
 8004ade:	f1c0 0020 	rsb	r0, r0, #32
 8004ae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ae4:	4418      	add	r0, r3
 8004ae6:	f010 001f 	ands.w	r0, r0, #31
 8004aea:	d071      	beq.n	8004bd0 <_dtoa_r+0x8f8>
 8004aec:	f1c0 0320 	rsb	r3, r0, #32
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	dd65      	ble.n	8004bc0 <_dtoa_r+0x8e8>
 8004af4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004af6:	f1c0 001c 	rsb	r0, r0, #28
 8004afa:	4403      	add	r3, r0
 8004afc:	4480      	add	r8, r0
 8004afe:	4406      	add	r6, r0
 8004b00:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b02:	f1b8 0f00 	cmp.w	r8, #0
 8004b06:	dd05      	ble.n	8004b14 <_dtoa_r+0x83c>
 8004b08:	4649      	mov	r1, r9
 8004b0a:	4642      	mov	r2, r8
 8004b0c:	4658      	mov	r0, fp
 8004b0e:	f000 fcb5 	bl	800547c <__lshift>
 8004b12:	4681      	mov	r9, r0
 8004b14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	dd05      	ble.n	8004b26 <_dtoa_r+0x84e>
 8004b1a:	4621      	mov	r1, r4
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	4658      	mov	r0, fp
 8004b20:	f000 fcac 	bl	800547c <__lshift>
 8004b24:	4604      	mov	r4, r0
 8004b26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d053      	beq.n	8004bd4 <_dtoa_r+0x8fc>
 8004b2c:	4621      	mov	r1, r4
 8004b2e:	4648      	mov	r0, r9
 8004b30:	f000 fd10 	bl	8005554 <__mcmp>
 8004b34:	2800      	cmp	r0, #0
 8004b36:	da4d      	bge.n	8004bd4 <_dtoa_r+0x8fc>
 8004b38:	1e7b      	subs	r3, r7, #1
 8004b3a:	4649      	mov	r1, r9
 8004b3c:	9304      	str	r3, [sp, #16]
 8004b3e:	220a      	movs	r2, #10
 8004b40:	2300      	movs	r3, #0
 8004b42:	4658      	mov	r0, fp
 8004b44:	f000 faf0 	bl	8005128 <__multadd>
 8004b48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b4a:	4681      	mov	r9, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 816c 	beq.w	8004e2a <_dtoa_r+0xb52>
 8004b52:	2300      	movs	r3, #0
 8004b54:	4629      	mov	r1, r5
 8004b56:	220a      	movs	r2, #10
 8004b58:	4658      	mov	r0, fp
 8004b5a:	f000 fae5 	bl	8005128 <__multadd>
 8004b5e:	9b08      	ldr	r3, [sp, #32]
 8004b60:	4605      	mov	r5, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	dc61      	bgt.n	8004c2a <_dtoa_r+0x952>
 8004b66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	dc3b      	bgt.n	8004be4 <_dtoa_r+0x90c>
 8004b6c:	e05d      	b.n	8004c2a <_dtoa_r+0x952>
 8004b6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004b74:	e746      	b.n	8004a04 <_dtoa_r+0x72c>
 8004b76:	9b07      	ldr	r3, [sp, #28]
 8004b78:	1e5c      	subs	r4, r3, #1
 8004b7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b7c:	42a3      	cmp	r3, r4
 8004b7e:	bfbf      	itttt	lt
 8004b80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004b82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8004b84:	1ae3      	sublt	r3, r4, r3
 8004b86:	18d2      	addlt	r2, r2, r3
 8004b88:	bfa8      	it	ge
 8004b8a:	1b1c      	subge	r4, r3, r4
 8004b8c:	9b07      	ldr	r3, [sp, #28]
 8004b8e:	bfbe      	ittt	lt
 8004b90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004b92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8004b94:	2400      	movlt	r4, #0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	bfb5      	itete	lt
 8004b9a:	eba8 0603 	sublt.w	r6, r8, r3
 8004b9e:	4646      	movge	r6, r8
 8004ba0:	2300      	movlt	r3, #0
 8004ba2:	9b07      	ldrge	r3, [sp, #28]
 8004ba4:	e730      	b.n	8004a08 <_dtoa_r+0x730>
 8004ba6:	4646      	mov	r6, r8
 8004ba8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004baa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004bac:	e735      	b.n	8004a1a <_dtoa_r+0x742>
 8004bae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bb0:	e75c      	b.n	8004a6c <_dtoa_r+0x794>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e788      	b.n	8004ac8 <_dtoa_r+0x7f0>
 8004bb6:	9b02      	ldr	r3, [sp, #8]
 8004bb8:	e786      	b.n	8004ac8 <_dtoa_r+0x7f0>
 8004bba:	2300      	movs	r3, #0
 8004bbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bbe:	e788      	b.n	8004ad2 <_dtoa_r+0x7fa>
 8004bc0:	d09f      	beq.n	8004b02 <_dtoa_r+0x82a>
 8004bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bc4:	331c      	adds	r3, #28
 8004bc6:	441a      	add	r2, r3
 8004bc8:	4498      	add	r8, r3
 8004bca:	441e      	add	r6, r3
 8004bcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bce:	e798      	b.n	8004b02 <_dtoa_r+0x82a>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	e7f6      	b.n	8004bc2 <_dtoa_r+0x8ea>
 8004bd4:	9b07      	ldr	r3, [sp, #28]
 8004bd6:	9704      	str	r7, [sp, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	dc20      	bgt.n	8004c1e <_dtoa_r+0x946>
 8004bdc:	9308      	str	r3, [sp, #32]
 8004bde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	dd1e      	ble.n	8004c22 <_dtoa_r+0x94a>
 8004be4:	9b08      	ldr	r3, [sp, #32]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	f47f aebc 	bne.w	8004964 <_dtoa_r+0x68c>
 8004bec:	4621      	mov	r1, r4
 8004bee:	2205      	movs	r2, #5
 8004bf0:	4658      	mov	r0, fp
 8004bf2:	f000 fa99 	bl	8005128 <__multadd>
 8004bf6:	4601      	mov	r1, r0
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	4648      	mov	r0, r9
 8004bfc:	f000 fcaa 	bl	8005554 <__mcmp>
 8004c00:	2800      	cmp	r0, #0
 8004c02:	f77f aeaf 	ble.w	8004964 <_dtoa_r+0x68c>
 8004c06:	2331      	movs	r3, #49	@ 0x31
 8004c08:	4656      	mov	r6, sl
 8004c0a:	f806 3b01 	strb.w	r3, [r6], #1
 8004c0e:	9b04      	ldr	r3, [sp, #16]
 8004c10:	3301      	adds	r3, #1
 8004c12:	9304      	str	r3, [sp, #16]
 8004c14:	e6aa      	b.n	800496c <_dtoa_r+0x694>
 8004c16:	9c07      	ldr	r4, [sp, #28]
 8004c18:	9704      	str	r7, [sp, #16]
 8004c1a:	4625      	mov	r5, r4
 8004c1c:	e7f3      	b.n	8004c06 <_dtoa_r+0x92e>
 8004c1e:	9b07      	ldr	r3, [sp, #28]
 8004c20:	9308      	str	r3, [sp, #32]
 8004c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 8104 	beq.w	8004e32 <_dtoa_r+0xb5a>
 8004c2a:	2e00      	cmp	r6, #0
 8004c2c:	dd05      	ble.n	8004c3a <_dtoa_r+0x962>
 8004c2e:	4629      	mov	r1, r5
 8004c30:	4632      	mov	r2, r6
 8004c32:	4658      	mov	r0, fp
 8004c34:	f000 fc22 	bl	800547c <__lshift>
 8004c38:	4605      	mov	r5, r0
 8004c3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d05a      	beq.n	8004cf6 <_dtoa_r+0xa1e>
 8004c40:	4658      	mov	r0, fp
 8004c42:	6869      	ldr	r1, [r5, #4]
 8004c44:	f000 fa0e 	bl	8005064 <_Balloc>
 8004c48:	4606      	mov	r6, r0
 8004c4a:	b928      	cbnz	r0, 8004c58 <_dtoa_r+0x980>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004c52:	4b83      	ldr	r3, [pc, #524]	@ (8004e60 <_dtoa_r+0xb88>)
 8004c54:	f7ff bb54 	b.w	8004300 <_dtoa_r+0x28>
 8004c58:	692a      	ldr	r2, [r5, #16]
 8004c5a:	f105 010c 	add.w	r1, r5, #12
 8004c5e:	3202      	adds	r2, #2
 8004c60:	0092      	lsls	r2, r2, #2
 8004c62:	300c      	adds	r0, #12
 8004c64:	f000 ffa8 	bl	8005bb8 <memcpy>
 8004c68:	2201      	movs	r2, #1
 8004c6a:	4631      	mov	r1, r6
 8004c6c:	4658      	mov	r0, fp
 8004c6e:	f000 fc05 	bl	800547c <__lshift>
 8004c72:	462f      	mov	r7, r5
 8004c74:	4605      	mov	r5, r0
 8004c76:	f10a 0301 	add.w	r3, sl, #1
 8004c7a:	9307      	str	r3, [sp, #28]
 8004c7c:	9b08      	ldr	r3, [sp, #32]
 8004c7e:	4453      	add	r3, sl
 8004c80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c82:	9b02      	ldr	r3, [sp, #8]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c8a:	9b07      	ldr	r3, [sp, #28]
 8004c8c:	4621      	mov	r1, r4
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	4648      	mov	r0, r9
 8004c92:	9302      	str	r3, [sp, #8]
 8004c94:	f7ff fa97 	bl	80041c6 <quorem>
 8004c98:	4639      	mov	r1, r7
 8004c9a:	9008      	str	r0, [sp, #32]
 8004c9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004ca0:	4648      	mov	r0, r9
 8004ca2:	f000 fc57 	bl	8005554 <__mcmp>
 8004ca6:	462a      	mov	r2, r5
 8004ca8:	9009      	str	r0, [sp, #36]	@ 0x24
 8004caa:	4621      	mov	r1, r4
 8004cac:	4658      	mov	r0, fp
 8004cae:	f000 fc6d 	bl	800558c <__mdiff>
 8004cb2:	68c2      	ldr	r2, [r0, #12]
 8004cb4:	4606      	mov	r6, r0
 8004cb6:	bb02      	cbnz	r2, 8004cfa <_dtoa_r+0xa22>
 8004cb8:	4601      	mov	r1, r0
 8004cba:	4648      	mov	r0, r9
 8004cbc:	f000 fc4a 	bl	8005554 <__mcmp>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	4631      	mov	r1, r6
 8004cc4:	4658      	mov	r0, fp
 8004cc6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004cc8:	f000 fa0c 	bl	80050e4 <_Bfree>
 8004ccc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004cce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004cd0:	9e07      	ldr	r6, [sp, #28]
 8004cd2:	ea43 0102 	orr.w	r1, r3, r2
 8004cd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cd8:	4319      	orrs	r1, r3
 8004cda:	d110      	bne.n	8004cfe <_dtoa_r+0xa26>
 8004cdc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004ce0:	d029      	beq.n	8004d36 <_dtoa_r+0xa5e>
 8004ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	dd02      	ble.n	8004cee <_dtoa_r+0xa16>
 8004ce8:	9b08      	ldr	r3, [sp, #32]
 8004cea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004cee:	9b02      	ldr	r3, [sp, #8]
 8004cf0:	f883 8000 	strb.w	r8, [r3]
 8004cf4:	e63b      	b.n	800496e <_dtoa_r+0x696>
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	e7bb      	b.n	8004c72 <_dtoa_r+0x99a>
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	e7e1      	b.n	8004cc2 <_dtoa_r+0x9ea>
 8004cfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	db04      	blt.n	8004d0e <_dtoa_r+0xa36>
 8004d04:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8004d06:	430b      	orrs	r3, r1
 8004d08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	d120      	bne.n	8004d50 <_dtoa_r+0xa78>
 8004d0e:	2a00      	cmp	r2, #0
 8004d10:	dded      	ble.n	8004cee <_dtoa_r+0xa16>
 8004d12:	4649      	mov	r1, r9
 8004d14:	2201      	movs	r2, #1
 8004d16:	4658      	mov	r0, fp
 8004d18:	f000 fbb0 	bl	800547c <__lshift>
 8004d1c:	4621      	mov	r1, r4
 8004d1e:	4681      	mov	r9, r0
 8004d20:	f000 fc18 	bl	8005554 <__mcmp>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	dc03      	bgt.n	8004d30 <_dtoa_r+0xa58>
 8004d28:	d1e1      	bne.n	8004cee <_dtoa_r+0xa16>
 8004d2a:	f018 0f01 	tst.w	r8, #1
 8004d2e:	d0de      	beq.n	8004cee <_dtoa_r+0xa16>
 8004d30:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d34:	d1d8      	bne.n	8004ce8 <_dtoa_r+0xa10>
 8004d36:	2339      	movs	r3, #57	@ 0x39
 8004d38:	9a02      	ldr	r2, [sp, #8]
 8004d3a:	7013      	strb	r3, [r2, #0]
 8004d3c:	4633      	mov	r3, r6
 8004d3e:	461e      	mov	r6, r3
 8004d40:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004d44:	3b01      	subs	r3, #1
 8004d46:	2a39      	cmp	r2, #57	@ 0x39
 8004d48:	d052      	beq.n	8004df0 <_dtoa_r+0xb18>
 8004d4a:	3201      	adds	r2, #1
 8004d4c:	701a      	strb	r2, [r3, #0]
 8004d4e:	e60e      	b.n	800496e <_dtoa_r+0x696>
 8004d50:	2a00      	cmp	r2, #0
 8004d52:	dd07      	ble.n	8004d64 <_dtoa_r+0xa8c>
 8004d54:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004d58:	d0ed      	beq.n	8004d36 <_dtoa_r+0xa5e>
 8004d5a:	9a02      	ldr	r2, [sp, #8]
 8004d5c:	f108 0301 	add.w	r3, r8, #1
 8004d60:	7013      	strb	r3, [r2, #0]
 8004d62:	e604      	b.n	800496e <_dtoa_r+0x696>
 8004d64:	9b07      	ldr	r3, [sp, #28]
 8004d66:	9a07      	ldr	r2, [sp, #28]
 8004d68:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004d6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d028      	beq.n	8004dc4 <_dtoa_r+0xaec>
 8004d72:	4649      	mov	r1, r9
 8004d74:	2300      	movs	r3, #0
 8004d76:	220a      	movs	r2, #10
 8004d78:	4658      	mov	r0, fp
 8004d7a:	f000 f9d5 	bl	8005128 <__multadd>
 8004d7e:	42af      	cmp	r7, r5
 8004d80:	4681      	mov	r9, r0
 8004d82:	f04f 0300 	mov.w	r3, #0
 8004d86:	f04f 020a 	mov.w	r2, #10
 8004d8a:	4639      	mov	r1, r7
 8004d8c:	4658      	mov	r0, fp
 8004d8e:	d107      	bne.n	8004da0 <_dtoa_r+0xac8>
 8004d90:	f000 f9ca 	bl	8005128 <__multadd>
 8004d94:	4607      	mov	r7, r0
 8004d96:	4605      	mov	r5, r0
 8004d98:	9b07      	ldr	r3, [sp, #28]
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	9307      	str	r3, [sp, #28]
 8004d9e:	e774      	b.n	8004c8a <_dtoa_r+0x9b2>
 8004da0:	f000 f9c2 	bl	8005128 <__multadd>
 8004da4:	4629      	mov	r1, r5
 8004da6:	4607      	mov	r7, r0
 8004da8:	2300      	movs	r3, #0
 8004daa:	220a      	movs	r2, #10
 8004dac:	4658      	mov	r0, fp
 8004dae:	f000 f9bb 	bl	8005128 <__multadd>
 8004db2:	4605      	mov	r5, r0
 8004db4:	e7f0      	b.n	8004d98 <_dtoa_r+0xac0>
 8004db6:	9b08      	ldr	r3, [sp, #32]
 8004db8:	2700      	movs	r7, #0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfcc      	ite	gt
 8004dbe:	461e      	movgt	r6, r3
 8004dc0:	2601      	movle	r6, #1
 8004dc2:	4456      	add	r6, sl
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	4658      	mov	r0, fp
 8004dca:	f000 fb57 	bl	800547c <__lshift>
 8004dce:	4621      	mov	r1, r4
 8004dd0:	4681      	mov	r9, r0
 8004dd2:	f000 fbbf 	bl	8005554 <__mcmp>
 8004dd6:	2800      	cmp	r0, #0
 8004dd8:	dcb0      	bgt.n	8004d3c <_dtoa_r+0xa64>
 8004dda:	d102      	bne.n	8004de2 <_dtoa_r+0xb0a>
 8004ddc:	f018 0f01 	tst.w	r8, #1
 8004de0:	d1ac      	bne.n	8004d3c <_dtoa_r+0xa64>
 8004de2:	4633      	mov	r3, r6
 8004de4:	461e      	mov	r6, r3
 8004de6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004dea:	2a30      	cmp	r2, #48	@ 0x30
 8004dec:	d0fa      	beq.n	8004de4 <_dtoa_r+0xb0c>
 8004dee:	e5be      	b.n	800496e <_dtoa_r+0x696>
 8004df0:	459a      	cmp	sl, r3
 8004df2:	d1a4      	bne.n	8004d3e <_dtoa_r+0xa66>
 8004df4:	9b04      	ldr	r3, [sp, #16]
 8004df6:	3301      	adds	r3, #1
 8004df8:	9304      	str	r3, [sp, #16]
 8004dfa:	2331      	movs	r3, #49	@ 0x31
 8004dfc:	f88a 3000 	strb.w	r3, [sl]
 8004e00:	e5b5      	b.n	800496e <_dtoa_r+0x696>
 8004e02:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004e04:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004e64 <_dtoa_r+0xb8c>
 8004e08:	b11b      	cbz	r3, 8004e12 <_dtoa_r+0xb3a>
 8004e0a:	f10a 0308 	add.w	r3, sl, #8
 8004e0e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004e10:	6013      	str	r3, [r2, #0]
 8004e12:	4650      	mov	r0, sl
 8004e14:	b017      	add	sp, #92	@ 0x5c
 8004e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e1a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	f77f ae3d 	ble.w	8004a9c <_dtoa_r+0x7c4>
 8004e22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e24:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e26:	2001      	movs	r0, #1
 8004e28:	e65b      	b.n	8004ae2 <_dtoa_r+0x80a>
 8004e2a:	9b08      	ldr	r3, [sp, #32]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	f77f aed6 	ble.w	8004bde <_dtoa_r+0x906>
 8004e32:	4656      	mov	r6, sl
 8004e34:	4621      	mov	r1, r4
 8004e36:	4648      	mov	r0, r9
 8004e38:	f7ff f9c5 	bl	80041c6 <quorem>
 8004e3c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004e40:	9b08      	ldr	r3, [sp, #32]
 8004e42:	f806 8b01 	strb.w	r8, [r6], #1
 8004e46:	eba6 020a 	sub.w	r2, r6, sl
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	ddb3      	ble.n	8004db6 <_dtoa_r+0xade>
 8004e4e:	4649      	mov	r1, r9
 8004e50:	2300      	movs	r3, #0
 8004e52:	220a      	movs	r2, #10
 8004e54:	4658      	mov	r0, fp
 8004e56:	f000 f967 	bl	8005128 <__multadd>
 8004e5a:	4681      	mov	r9, r0
 8004e5c:	e7ea      	b.n	8004e34 <_dtoa_r+0xb5c>
 8004e5e:	bf00      	nop
 8004e60:	0800636a 	.word	0x0800636a
 8004e64:	080062ee 	.word	0x080062ee

08004e68 <_free_r>:
 8004e68:	b538      	push	{r3, r4, r5, lr}
 8004e6a:	4605      	mov	r5, r0
 8004e6c:	2900      	cmp	r1, #0
 8004e6e:	d040      	beq.n	8004ef2 <_free_r+0x8a>
 8004e70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e74:	1f0c      	subs	r4, r1, #4
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bfb8      	it	lt
 8004e7a:	18e4      	addlt	r4, r4, r3
 8004e7c:	f000 f8e6 	bl	800504c <__malloc_lock>
 8004e80:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef4 <_free_r+0x8c>)
 8004e82:	6813      	ldr	r3, [r2, #0]
 8004e84:	b933      	cbnz	r3, 8004e94 <_free_r+0x2c>
 8004e86:	6063      	str	r3, [r4, #4]
 8004e88:	6014      	str	r4, [r2, #0]
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e90:	f000 b8e2 	b.w	8005058 <__malloc_unlock>
 8004e94:	42a3      	cmp	r3, r4
 8004e96:	d908      	bls.n	8004eaa <_free_r+0x42>
 8004e98:	6820      	ldr	r0, [r4, #0]
 8004e9a:	1821      	adds	r1, r4, r0
 8004e9c:	428b      	cmp	r3, r1
 8004e9e:	bf01      	itttt	eq
 8004ea0:	6819      	ldreq	r1, [r3, #0]
 8004ea2:	685b      	ldreq	r3, [r3, #4]
 8004ea4:	1809      	addeq	r1, r1, r0
 8004ea6:	6021      	streq	r1, [r4, #0]
 8004ea8:	e7ed      	b.n	8004e86 <_free_r+0x1e>
 8004eaa:	461a      	mov	r2, r3
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	b10b      	cbz	r3, 8004eb4 <_free_r+0x4c>
 8004eb0:	42a3      	cmp	r3, r4
 8004eb2:	d9fa      	bls.n	8004eaa <_free_r+0x42>
 8004eb4:	6811      	ldr	r1, [r2, #0]
 8004eb6:	1850      	adds	r0, r2, r1
 8004eb8:	42a0      	cmp	r0, r4
 8004eba:	d10b      	bne.n	8004ed4 <_free_r+0x6c>
 8004ebc:	6820      	ldr	r0, [r4, #0]
 8004ebe:	4401      	add	r1, r0
 8004ec0:	1850      	adds	r0, r2, r1
 8004ec2:	4283      	cmp	r3, r0
 8004ec4:	6011      	str	r1, [r2, #0]
 8004ec6:	d1e0      	bne.n	8004e8a <_free_r+0x22>
 8004ec8:	6818      	ldr	r0, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	4408      	add	r0, r1
 8004ece:	6010      	str	r0, [r2, #0]
 8004ed0:	6053      	str	r3, [r2, #4]
 8004ed2:	e7da      	b.n	8004e8a <_free_r+0x22>
 8004ed4:	d902      	bls.n	8004edc <_free_r+0x74>
 8004ed6:	230c      	movs	r3, #12
 8004ed8:	602b      	str	r3, [r5, #0]
 8004eda:	e7d6      	b.n	8004e8a <_free_r+0x22>
 8004edc:	6820      	ldr	r0, [r4, #0]
 8004ede:	1821      	adds	r1, r4, r0
 8004ee0:	428b      	cmp	r3, r1
 8004ee2:	bf01      	itttt	eq
 8004ee4:	6819      	ldreq	r1, [r3, #0]
 8004ee6:	685b      	ldreq	r3, [r3, #4]
 8004ee8:	1809      	addeq	r1, r1, r0
 8004eea:	6021      	streq	r1, [r4, #0]
 8004eec:	6063      	str	r3, [r4, #4]
 8004eee:	6054      	str	r4, [r2, #4]
 8004ef0:	e7cb      	b.n	8004e8a <_free_r+0x22>
 8004ef2:	bd38      	pop	{r3, r4, r5, pc}
 8004ef4:	20000444 	.word	0x20000444

08004ef8 <malloc>:
 8004ef8:	4b02      	ldr	r3, [pc, #8]	@ (8004f04 <malloc+0xc>)
 8004efa:	4601      	mov	r1, r0
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	f000 b825 	b.w	8004f4c <_malloc_r>
 8004f02:	bf00      	nop
 8004f04:	2000001c 	.word	0x2000001c

08004f08 <sbrk_aligned>:
 8004f08:	b570      	push	{r4, r5, r6, lr}
 8004f0a:	4e0f      	ldr	r6, [pc, #60]	@ (8004f48 <sbrk_aligned+0x40>)
 8004f0c:	460c      	mov	r4, r1
 8004f0e:	6831      	ldr	r1, [r6, #0]
 8004f10:	4605      	mov	r5, r0
 8004f12:	b911      	cbnz	r1, 8004f1a <sbrk_aligned+0x12>
 8004f14:	f000 fe40 	bl	8005b98 <_sbrk_r>
 8004f18:	6030      	str	r0, [r6, #0]
 8004f1a:	4621      	mov	r1, r4
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	f000 fe3b 	bl	8005b98 <_sbrk_r>
 8004f22:	1c43      	adds	r3, r0, #1
 8004f24:	d103      	bne.n	8004f2e <sbrk_aligned+0x26>
 8004f26:	f04f 34ff 	mov.w	r4, #4294967295
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	bd70      	pop	{r4, r5, r6, pc}
 8004f2e:	1cc4      	adds	r4, r0, #3
 8004f30:	f024 0403 	bic.w	r4, r4, #3
 8004f34:	42a0      	cmp	r0, r4
 8004f36:	d0f8      	beq.n	8004f2a <sbrk_aligned+0x22>
 8004f38:	1a21      	subs	r1, r4, r0
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	f000 fe2c 	bl	8005b98 <_sbrk_r>
 8004f40:	3001      	adds	r0, #1
 8004f42:	d1f2      	bne.n	8004f2a <sbrk_aligned+0x22>
 8004f44:	e7ef      	b.n	8004f26 <sbrk_aligned+0x1e>
 8004f46:	bf00      	nop
 8004f48:	20000440 	.word	0x20000440

08004f4c <_malloc_r>:
 8004f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f50:	1ccd      	adds	r5, r1, #3
 8004f52:	f025 0503 	bic.w	r5, r5, #3
 8004f56:	3508      	adds	r5, #8
 8004f58:	2d0c      	cmp	r5, #12
 8004f5a:	bf38      	it	cc
 8004f5c:	250c      	movcc	r5, #12
 8004f5e:	2d00      	cmp	r5, #0
 8004f60:	4606      	mov	r6, r0
 8004f62:	db01      	blt.n	8004f68 <_malloc_r+0x1c>
 8004f64:	42a9      	cmp	r1, r5
 8004f66:	d904      	bls.n	8004f72 <_malloc_r+0x26>
 8004f68:	230c      	movs	r3, #12
 8004f6a:	6033      	str	r3, [r6, #0]
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005048 <_malloc_r+0xfc>
 8004f76:	f000 f869 	bl	800504c <__malloc_lock>
 8004f7a:	f8d8 3000 	ldr.w	r3, [r8]
 8004f7e:	461c      	mov	r4, r3
 8004f80:	bb44      	cbnz	r4, 8004fd4 <_malloc_r+0x88>
 8004f82:	4629      	mov	r1, r5
 8004f84:	4630      	mov	r0, r6
 8004f86:	f7ff ffbf 	bl	8004f08 <sbrk_aligned>
 8004f8a:	1c43      	adds	r3, r0, #1
 8004f8c:	4604      	mov	r4, r0
 8004f8e:	d158      	bne.n	8005042 <_malloc_r+0xf6>
 8004f90:	f8d8 4000 	ldr.w	r4, [r8]
 8004f94:	4627      	mov	r7, r4
 8004f96:	2f00      	cmp	r7, #0
 8004f98:	d143      	bne.n	8005022 <_malloc_r+0xd6>
 8004f9a:	2c00      	cmp	r4, #0
 8004f9c:	d04b      	beq.n	8005036 <_malloc_r+0xea>
 8004f9e:	6823      	ldr	r3, [r4, #0]
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	eb04 0903 	add.w	r9, r4, r3
 8004fa8:	f000 fdf6 	bl	8005b98 <_sbrk_r>
 8004fac:	4581      	cmp	r9, r0
 8004fae:	d142      	bne.n	8005036 <_malloc_r+0xea>
 8004fb0:	6821      	ldr	r1, [r4, #0]
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	1a6d      	subs	r5, r5, r1
 8004fb6:	4629      	mov	r1, r5
 8004fb8:	f7ff ffa6 	bl	8004f08 <sbrk_aligned>
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d03a      	beq.n	8005036 <_malloc_r+0xea>
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	442b      	add	r3, r5
 8004fc4:	6023      	str	r3, [r4, #0]
 8004fc6:	f8d8 3000 	ldr.w	r3, [r8]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	bb62      	cbnz	r2, 8005028 <_malloc_r+0xdc>
 8004fce:	f8c8 7000 	str.w	r7, [r8]
 8004fd2:	e00f      	b.n	8004ff4 <_malloc_r+0xa8>
 8004fd4:	6822      	ldr	r2, [r4, #0]
 8004fd6:	1b52      	subs	r2, r2, r5
 8004fd8:	d420      	bmi.n	800501c <_malloc_r+0xd0>
 8004fda:	2a0b      	cmp	r2, #11
 8004fdc:	d917      	bls.n	800500e <_malloc_r+0xc2>
 8004fde:	1961      	adds	r1, r4, r5
 8004fe0:	42a3      	cmp	r3, r4
 8004fe2:	6025      	str	r5, [r4, #0]
 8004fe4:	bf18      	it	ne
 8004fe6:	6059      	strne	r1, [r3, #4]
 8004fe8:	6863      	ldr	r3, [r4, #4]
 8004fea:	bf08      	it	eq
 8004fec:	f8c8 1000 	streq.w	r1, [r8]
 8004ff0:	5162      	str	r2, [r4, r5]
 8004ff2:	604b      	str	r3, [r1, #4]
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	f000 f82f 	bl	8005058 <__malloc_unlock>
 8004ffa:	f104 000b 	add.w	r0, r4, #11
 8004ffe:	1d23      	adds	r3, r4, #4
 8005000:	f020 0007 	bic.w	r0, r0, #7
 8005004:	1ac2      	subs	r2, r0, r3
 8005006:	bf1c      	itt	ne
 8005008:	1a1b      	subne	r3, r3, r0
 800500a:	50a3      	strne	r3, [r4, r2]
 800500c:	e7af      	b.n	8004f6e <_malloc_r+0x22>
 800500e:	6862      	ldr	r2, [r4, #4]
 8005010:	42a3      	cmp	r3, r4
 8005012:	bf0c      	ite	eq
 8005014:	f8c8 2000 	streq.w	r2, [r8]
 8005018:	605a      	strne	r2, [r3, #4]
 800501a:	e7eb      	b.n	8004ff4 <_malloc_r+0xa8>
 800501c:	4623      	mov	r3, r4
 800501e:	6864      	ldr	r4, [r4, #4]
 8005020:	e7ae      	b.n	8004f80 <_malloc_r+0x34>
 8005022:	463c      	mov	r4, r7
 8005024:	687f      	ldr	r7, [r7, #4]
 8005026:	e7b6      	b.n	8004f96 <_malloc_r+0x4a>
 8005028:	461a      	mov	r2, r3
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	42a3      	cmp	r3, r4
 800502e:	d1fb      	bne.n	8005028 <_malloc_r+0xdc>
 8005030:	2300      	movs	r3, #0
 8005032:	6053      	str	r3, [r2, #4]
 8005034:	e7de      	b.n	8004ff4 <_malloc_r+0xa8>
 8005036:	230c      	movs	r3, #12
 8005038:	4630      	mov	r0, r6
 800503a:	6033      	str	r3, [r6, #0]
 800503c:	f000 f80c 	bl	8005058 <__malloc_unlock>
 8005040:	e794      	b.n	8004f6c <_malloc_r+0x20>
 8005042:	6005      	str	r5, [r0, #0]
 8005044:	e7d6      	b.n	8004ff4 <_malloc_r+0xa8>
 8005046:	bf00      	nop
 8005048:	20000444 	.word	0x20000444

0800504c <__malloc_lock>:
 800504c:	4801      	ldr	r0, [pc, #4]	@ (8005054 <__malloc_lock+0x8>)
 800504e:	f7ff b8aa 	b.w	80041a6 <__retarget_lock_acquire_recursive>
 8005052:	bf00      	nop
 8005054:	2000043c 	.word	0x2000043c

08005058 <__malloc_unlock>:
 8005058:	4801      	ldr	r0, [pc, #4]	@ (8005060 <__malloc_unlock+0x8>)
 800505a:	f7ff b8a5 	b.w	80041a8 <__retarget_lock_release_recursive>
 800505e:	bf00      	nop
 8005060:	2000043c 	.word	0x2000043c

08005064 <_Balloc>:
 8005064:	b570      	push	{r4, r5, r6, lr}
 8005066:	69c6      	ldr	r6, [r0, #28]
 8005068:	4604      	mov	r4, r0
 800506a:	460d      	mov	r5, r1
 800506c:	b976      	cbnz	r6, 800508c <_Balloc+0x28>
 800506e:	2010      	movs	r0, #16
 8005070:	f7ff ff42 	bl	8004ef8 <malloc>
 8005074:	4602      	mov	r2, r0
 8005076:	61e0      	str	r0, [r4, #28]
 8005078:	b920      	cbnz	r0, 8005084 <_Balloc+0x20>
 800507a:	216b      	movs	r1, #107	@ 0x6b
 800507c:	4b17      	ldr	r3, [pc, #92]	@ (80050dc <_Balloc+0x78>)
 800507e:	4818      	ldr	r0, [pc, #96]	@ (80050e0 <_Balloc+0x7c>)
 8005080:	f000 fda8 	bl	8005bd4 <__assert_func>
 8005084:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005088:	6006      	str	r6, [r0, #0]
 800508a:	60c6      	str	r6, [r0, #12]
 800508c:	69e6      	ldr	r6, [r4, #28]
 800508e:	68f3      	ldr	r3, [r6, #12]
 8005090:	b183      	cbz	r3, 80050b4 <_Balloc+0x50>
 8005092:	69e3      	ldr	r3, [r4, #28]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800509a:	b9b8      	cbnz	r0, 80050cc <_Balloc+0x68>
 800509c:	2101      	movs	r1, #1
 800509e:	fa01 f605 	lsl.w	r6, r1, r5
 80050a2:	1d72      	adds	r2, r6, #5
 80050a4:	4620      	mov	r0, r4
 80050a6:	0092      	lsls	r2, r2, #2
 80050a8:	f000 fdb2 	bl	8005c10 <_calloc_r>
 80050ac:	b160      	cbz	r0, 80050c8 <_Balloc+0x64>
 80050ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80050b2:	e00e      	b.n	80050d2 <_Balloc+0x6e>
 80050b4:	2221      	movs	r2, #33	@ 0x21
 80050b6:	2104      	movs	r1, #4
 80050b8:	4620      	mov	r0, r4
 80050ba:	f000 fda9 	bl	8005c10 <_calloc_r>
 80050be:	69e3      	ldr	r3, [r4, #28]
 80050c0:	60f0      	str	r0, [r6, #12]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e4      	bne.n	8005092 <_Balloc+0x2e>
 80050c8:	2000      	movs	r0, #0
 80050ca:	bd70      	pop	{r4, r5, r6, pc}
 80050cc:	6802      	ldr	r2, [r0, #0]
 80050ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80050d2:	2300      	movs	r3, #0
 80050d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80050d8:	e7f7      	b.n	80050ca <_Balloc+0x66>
 80050da:	bf00      	nop
 80050dc:	080062fb 	.word	0x080062fb
 80050e0:	0800637b 	.word	0x0800637b

080050e4 <_Bfree>:
 80050e4:	b570      	push	{r4, r5, r6, lr}
 80050e6:	69c6      	ldr	r6, [r0, #28]
 80050e8:	4605      	mov	r5, r0
 80050ea:	460c      	mov	r4, r1
 80050ec:	b976      	cbnz	r6, 800510c <_Bfree+0x28>
 80050ee:	2010      	movs	r0, #16
 80050f0:	f7ff ff02 	bl	8004ef8 <malloc>
 80050f4:	4602      	mov	r2, r0
 80050f6:	61e8      	str	r0, [r5, #28]
 80050f8:	b920      	cbnz	r0, 8005104 <_Bfree+0x20>
 80050fa:	218f      	movs	r1, #143	@ 0x8f
 80050fc:	4b08      	ldr	r3, [pc, #32]	@ (8005120 <_Bfree+0x3c>)
 80050fe:	4809      	ldr	r0, [pc, #36]	@ (8005124 <_Bfree+0x40>)
 8005100:	f000 fd68 	bl	8005bd4 <__assert_func>
 8005104:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005108:	6006      	str	r6, [r0, #0]
 800510a:	60c6      	str	r6, [r0, #12]
 800510c:	b13c      	cbz	r4, 800511e <_Bfree+0x3a>
 800510e:	69eb      	ldr	r3, [r5, #28]
 8005110:	6862      	ldr	r2, [r4, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005118:	6021      	str	r1, [r4, #0]
 800511a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800511e:	bd70      	pop	{r4, r5, r6, pc}
 8005120:	080062fb 	.word	0x080062fb
 8005124:	0800637b 	.word	0x0800637b

08005128 <__multadd>:
 8005128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800512c:	4607      	mov	r7, r0
 800512e:	460c      	mov	r4, r1
 8005130:	461e      	mov	r6, r3
 8005132:	2000      	movs	r0, #0
 8005134:	690d      	ldr	r5, [r1, #16]
 8005136:	f101 0c14 	add.w	ip, r1, #20
 800513a:	f8dc 3000 	ldr.w	r3, [ip]
 800513e:	3001      	adds	r0, #1
 8005140:	b299      	uxth	r1, r3
 8005142:	fb02 6101 	mla	r1, r2, r1, r6
 8005146:	0c1e      	lsrs	r6, r3, #16
 8005148:	0c0b      	lsrs	r3, r1, #16
 800514a:	fb02 3306 	mla	r3, r2, r6, r3
 800514e:	b289      	uxth	r1, r1
 8005150:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005154:	4285      	cmp	r5, r0
 8005156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800515a:	f84c 1b04 	str.w	r1, [ip], #4
 800515e:	dcec      	bgt.n	800513a <__multadd+0x12>
 8005160:	b30e      	cbz	r6, 80051a6 <__multadd+0x7e>
 8005162:	68a3      	ldr	r3, [r4, #8]
 8005164:	42ab      	cmp	r3, r5
 8005166:	dc19      	bgt.n	800519c <__multadd+0x74>
 8005168:	6861      	ldr	r1, [r4, #4]
 800516a:	4638      	mov	r0, r7
 800516c:	3101      	adds	r1, #1
 800516e:	f7ff ff79 	bl	8005064 <_Balloc>
 8005172:	4680      	mov	r8, r0
 8005174:	b928      	cbnz	r0, 8005182 <__multadd+0x5a>
 8005176:	4602      	mov	r2, r0
 8005178:	21ba      	movs	r1, #186	@ 0xba
 800517a:	4b0c      	ldr	r3, [pc, #48]	@ (80051ac <__multadd+0x84>)
 800517c:	480c      	ldr	r0, [pc, #48]	@ (80051b0 <__multadd+0x88>)
 800517e:	f000 fd29 	bl	8005bd4 <__assert_func>
 8005182:	6922      	ldr	r2, [r4, #16]
 8005184:	f104 010c 	add.w	r1, r4, #12
 8005188:	3202      	adds	r2, #2
 800518a:	0092      	lsls	r2, r2, #2
 800518c:	300c      	adds	r0, #12
 800518e:	f000 fd13 	bl	8005bb8 <memcpy>
 8005192:	4621      	mov	r1, r4
 8005194:	4638      	mov	r0, r7
 8005196:	f7ff ffa5 	bl	80050e4 <_Bfree>
 800519a:	4644      	mov	r4, r8
 800519c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80051a0:	3501      	adds	r5, #1
 80051a2:	615e      	str	r6, [r3, #20]
 80051a4:	6125      	str	r5, [r4, #16]
 80051a6:	4620      	mov	r0, r4
 80051a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051ac:	0800636a 	.word	0x0800636a
 80051b0:	0800637b 	.word	0x0800637b

080051b4 <__hi0bits>:
 80051b4:	4603      	mov	r3, r0
 80051b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80051ba:	bf3a      	itte	cc
 80051bc:	0403      	lslcc	r3, r0, #16
 80051be:	2010      	movcc	r0, #16
 80051c0:	2000      	movcs	r0, #0
 80051c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051c6:	bf3c      	itt	cc
 80051c8:	021b      	lslcc	r3, r3, #8
 80051ca:	3008      	addcc	r0, #8
 80051cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051d0:	bf3c      	itt	cc
 80051d2:	011b      	lslcc	r3, r3, #4
 80051d4:	3004      	addcc	r0, #4
 80051d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051da:	bf3c      	itt	cc
 80051dc:	009b      	lslcc	r3, r3, #2
 80051de:	3002      	addcc	r0, #2
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	db05      	blt.n	80051f0 <__hi0bits+0x3c>
 80051e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80051e8:	f100 0001 	add.w	r0, r0, #1
 80051ec:	bf08      	it	eq
 80051ee:	2020      	moveq	r0, #32
 80051f0:	4770      	bx	lr

080051f2 <__lo0bits>:
 80051f2:	6803      	ldr	r3, [r0, #0]
 80051f4:	4602      	mov	r2, r0
 80051f6:	f013 0007 	ands.w	r0, r3, #7
 80051fa:	d00b      	beq.n	8005214 <__lo0bits+0x22>
 80051fc:	07d9      	lsls	r1, r3, #31
 80051fe:	d421      	bmi.n	8005244 <__lo0bits+0x52>
 8005200:	0798      	lsls	r0, r3, #30
 8005202:	bf49      	itett	mi
 8005204:	085b      	lsrmi	r3, r3, #1
 8005206:	089b      	lsrpl	r3, r3, #2
 8005208:	2001      	movmi	r0, #1
 800520a:	6013      	strmi	r3, [r2, #0]
 800520c:	bf5c      	itt	pl
 800520e:	2002      	movpl	r0, #2
 8005210:	6013      	strpl	r3, [r2, #0]
 8005212:	4770      	bx	lr
 8005214:	b299      	uxth	r1, r3
 8005216:	b909      	cbnz	r1, 800521c <__lo0bits+0x2a>
 8005218:	2010      	movs	r0, #16
 800521a:	0c1b      	lsrs	r3, r3, #16
 800521c:	b2d9      	uxtb	r1, r3
 800521e:	b909      	cbnz	r1, 8005224 <__lo0bits+0x32>
 8005220:	3008      	adds	r0, #8
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	0719      	lsls	r1, r3, #28
 8005226:	bf04      	itt	eq
 8005228:	091b      	lsreq	r3, r3, #4
 800522a:	3004      	addeq	r0, #4
 800522c:	0799      	lsls	r1, r3, #30
 800522e:	bf04      	itt	eq
 8005230:	089b      	lsreq	r3, r3, #2
 8005232:	3002      	addeq	r0, #2
 8005234:	07d9      	lsls	r1, r3, #31
 8005236:	d403      	bmi.n	8005240 <__lo0bits+0x4e>
 8005238:	085b      	lsrs	r3, r3, #1
 800523a:	f100 0001 	add.w	r0, r0, #1
 800523e:	d003      	beq.n	8005248 <__lo0bits+0x56>
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	4770      	bx	lr
 8005244:	2000      	movs	r0, #0
 8005246:	4770      	bx	lr
 8005248:	2020      	movs	r0, #32
 800524a:	4770      	bx	lr

0800524c <__i2b>:
 800524c:	b510      	push	{r4, lr}
 800524e:	460c      	mov	r4, r1
 8005250:	2101      	movs	r1, #1
 8005252:	f7ff ff07 	bl	8005064 <_Balloc>
 8005256:	4602      	mov	r2, r0
 8005258:	b928      	cbnz	r0, 8005266 <__i2b+0x1a>
 800525a:	f240 1145 	movw	r1, #325	@ 0x145
 800525e:	4b04      	ldr	r3, [pc, #16]	@ (8005270 <__i2b+0x24>)
 8005260:	4804      	ldr	r0, [pc, #16]	@ (8005274 <__i2b+0x28>)
 8005262:	f000 fcb7 	bl	8005bd4 <__assert_func>
 8005266:	2301      	movs	r3, #1
 8005268:	6144      	str	r4, [r0, #20]
 800526a:	6103      	str	r3, [r0, #16]
 800526c:	bd10      	pop	{r4, pc}
 800526e:	bf00      	nop
 8005270:	0800636a 	.word	0x0800636a
 8005274:	0800637b 	.word	0x0800637b

08005278 <__multiply>:
 8005278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800527c:	4614      	mov	r4, r2
 800527e:	690a      	ldr	r2, [r1, #16]
 8005280:	6923      	ldr	r3, [r4, #16]
 8005282:	460f      	mov	r7, r1
 8005284:	429a      	cmp	r2, r3
 8005286:	bfa2      	ittt	ge
 8005288:	4623      	movge	r3, r4
 800528a:	460c      	movge	r4, r1
 800528c:	461f      	movge	r7, r3
 800528e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005292:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005296:	68a3      	ldr	r3, [r4, #8]
 8005298:	6861      	ldr	r1, [r4, #4]
 800529a:	eb0a 0609 	add.w	r6, sl, r9
 800529e:	42b3      	cmp	r3, r6
 80052a0:	b085      	sub	sp, #20
 80052a2:	bfb8      	it	lt
 80052a4:	3101      	addlt	r1, #1
 80052a6:	f7ff fedd 	bl	8005064 <_Balloc>
 80052aa:	b930      	cbnz	r0, 80052ba <__multiply+0x42>
 80052ac:	4602      	mov	r2, r0
 80052ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80052b2:	4b43      	ldr	r3, [pc, #268]	@ (80053c0 <__multiply+0x148>)
 80052b4:	4843      	ldr	r0, [pc, #268]	@ (80053c4 <__multiply+0x14c>)
 80052b6:	f000 fc8d 	bl	8005bd4 <__assert_func>
 80052ba:	f100 0514 	add.w	r5, r0, #20
 80052be:	462b      	mov	r3, r5
 80052c0:	2200      	movs	r2, #0
 80052c2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80052c6:	4543      	cmp	r3, r8
 80052c8:	d321      	bcc.n	800530e <__multiply+0x96>
 80052ca:	f107 0114 	add.w	r1, r7, #20
 80052ce:	f104 0214 	add.w	r2, r4, #20
 80052d2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80052d6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80052da:	9302      	str	r3, [sp, #8]
 80052dc:	1b13      	subs	r3, r2, r4
 80052de:	3b15      	subs	r3, #21
 80052e0:	f023 0303 	bic.w	r3, r3, #3
 80052e4:	3304      	adds	r3, #4
 80052e6:	f104 0715 	add.w	r7, r4, #21
 80052ea:	42ba      	cmp	r2, r7
 80052ec:	bf38      	it	cc
 80052ee:	2304      	movcc	r3, #4
 80052f0:	9301      	str	r3, [sp, #4]
 80052f2:	9b02      	ldr	r3, [sp, #8]
 80052f4:	9103      	str	r1, [sp, #12]
 80052f6:	428b      	cmp	r3, r1
 80052f8:	d80c      	bhi.n	8005314 <__multiply+0x9c>
 80052fa:	2e00      	cmp	r6, #0
 80052fc:	dd03      	ble.n	8005306 <__multiply+0x8e>
 80052fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005302:	2b00      	cmp	r3, #0
 8005304:	d05a      	beq.n	80053bc <__multiply+0x144>
 8005306:	6106      	str	r6, [r0, #16]
 8005308:	b005      	add	sp, #20
 800530a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800530e:	f843 2b04 	str.w	r2, [r3], #4
 8005312:	e7d8      	b.n	80052c6 <__multiply+0x4e>
 8005314:	f8b1 a000 	ldrh.w	sl, [r1]
 8005318:	f1ba 0f00 	cmp.w	sl, #0
 800531c:	d023      	beq.n	8005366 <__multiply+0xee>
 800531e:	46a9      	mov	r9, r5
 8005320:	f04f 0c00 	mov.w	ip, #0
 8005324:	f104 0e14 	add.w	lr, r4, #20
 8005328:	f85e 7b04 	ldr.w	r7, [lr], #4
 800532c:	f8d9 3000 	ldr.w	r3, [r9]
 8005330:	fa1f fb87 	uxth.w	fp, r7
 8005334:	b29b      	uxth	r3, r3
 8005336:	fb0a 330b 	mla	r3, sl, fp, r3
 800533a:	4463      	add	r3, ip
 800533c:	f8d9 c000 	ldr.w	ip, [r9]
 8005340:	0c3f      	lsrs	r7, r7, #16
 8005342:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005346:	fb0a c707 	mla	r7, sl, r7, ip
 800534a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800534e:	b29b      	uxth	r3, r3
 8005350:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005354:	4572      	cmp	r2, lr
 8005356:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800535a:	f849 3b04 	str.w	r3, [r9], #4
 800535e:	d8e3      	bhi.n	8005328 <__multiply+0xb0>
 8005360:	9b01      	ldr	r3, [sp, #4]
 8005362:	f845 c003 	str.w	ip, [r5, r3]
 8005366:	9b03      	ldr	r3, [sp, #12]
 8005368:	3104      	adds	r1, #4
 800536a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800536e:	f1b9 0f00 	cmp.w	r9, #0
 8005372:	d021      	beq.n	80053b8 <__multiply+0x140>
 8005374:	46ae      	mov	lr, r5
 8005376:	f04f 0a00 	mov.w	sl, #0
 800537a:	682b      	ldr	r3, [r5, #0]
 800537c:	f104 0c14 	add.w	ip, r4, #20
 8005380:	f8bc b000 	ldrh.w	fp, [ip]
 8005384:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005388:	b29b      	uxth	r3, r3
 800538a:	fb09 770b 	mla	r7, r9, fp, r7
 800538e:	4457      	add	r7, sl
 8005390:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005394:	f84e 3b04 	str.w	r3, [lr], #4
 8005398:	f85c 3b04 	ldr.w	r3, [ip], #4
 800539c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80053a0:	f8be 3000 	ldrh.w	r3, [lr]
 80053a4:	4562      	cmp	r2, ip
 80053a6:	fb09 330a 	mla	r3, r9, sl, r3
 80053aa:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80053ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80053b2:	d8e5      	bhi.n	8005380 <__multiply+0x108>
 80053b4:	9f01      	ldr	r7, [sp, #4]
 80053b6:	51eb      	str	r3, [r5, r7]
 80053b8:	3504      	adds	r5, #4
 80053ba:	e79a      	b.n	80052f2 <__multiply+0x7a>
 80053bc:	3e01      	subs	r6, #1
 80053be:	e79c      	b.n	80052fa <__multiply+0x82>
 80053c0:	0800636a 	.word	0x0800636a
 80053c4:	0800637b 	.word	0x0800637b

080053c8 <__pow5mult>:
 80053c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053cc:	4615      	mov	r5, r2
 80053ce:	f012 0203 	ands.w	r2, r2, #3
 80053d2:	4607      	mov	r7, r0
 80053d4:	460e      	mov	r6, r1
 80053d6:	d007      	beq.n	80053e8 <__pow5mult+0x20>
 80053d8:	4c25      	ldr	r4, [pc, #148]	@ (8005470 <__pow5mult+0xa8>)
 80053da:	3a01      	subs	r2, #1
 80053dc:	2300      	movs	r3, #0
 80053de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80053e2:	f7ff fea1 	bl	8005128 <__multadd>
 80053e6:	4606      	mov	r6, r0
 80053e8:	10ad      	asrs	r5, r5, #2
 80053ea:	d03d      	beq.n	8005468 <__pow5mult+0xa0>
 80053ec:	69fc      	ldr	r4, [r7, #28]
 80053ee:	b97c      	cbnz	r4, 8005410 <__pow5mult+0x48>
 80053f0:	2010      	movs	r0, #16
 80053f2:	f7ff fd81 	bl	8004ef8 <malloc>
 80053f6:	4602      	mov	r2, r0
 80053f8:	61f8      	str	r0, [r7, #28]
 80053fa:	b928      	cbnz	r0, 8005408 <__pow5mult+0x40>
 80053fc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005400:	4b1c      	ldr	r3, [pc, #112]	@ (8005474 <__pow5mult+0xac>)
 8005402:	481d      	ldr	r0, [pc, #116]	@ (8005478 <__pow5mult+0xb0>)
 8005404:	f000 fbe6 	bl	8005bd4 <__assert_func>
 8005408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800540c:	6004      	str	r4, [r0, #0]
 800540e:	60c4      	str	r4, [r0, #12]
 8005410:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005418:	b94c      	cbnz	r4, 800542e <__pow5mult+0x66>
 800541a:	f240 2171 	movw	r1, #625	@ 0x271
 800541e:	4638      	mov	r0, r7
 8005420:	f7ff ff14 	bl	800524c <__i2b>
 8005424:	2300      	movs	r3, #0
 8005426:	4604      	mov	r4, r0
 8005428:	f8c8 0008 	str.w	r0, [r8, #8]
 800542c:	6003      	str	r3, [r0, #0]
 800542e:	f04f 0900 	mov.w	r9, #0
 8005432:	07eb      	lsls	r3, r5, #31
 8005434:	d50a      	bpl.n	800544c <__pow5mult+0x84>
 8005436:	4631      	mov	r1, r6
 8005438:	4622      	mov	r2, r4
 800543a:	4638      	mov	r0, r7
 800543c:	f7ff ff1c 	bl	8005278 <__multiply>
 8005440:	4680      	mov	r8, r0
 8005442:	4631      	mov	r1, r6
 8005444:	4638      	mov	r0, r7
 8005446:	f7ff fe4d 	bl	80050e4 <_Bfree>
 800544a:	4646      	mov	r6, r8
 800544c:	106d      	asrs	r5, r5, #1
 800544e:	d00b      	beq.n	8005468 <__pow5mult+0xa0>
 8005450:	6820      	ldr	r0, [r4, #0]
 8005452:	b938      	cbnz	r0, 8005464 <__pow5mult+0x9c>
 8005454:	4622      	mov	r2, r4
 8005456:	4621      	mov	r1, r4
 8005458:	4638      	mov	r0, r7
 800545a:	f7ff ff0d 	bl	8005278 <__multiply>
 800545e:	6020      	str	r0, [r4, #0]
 8005460:	f8c0 9000 	str.w	r9, [r0]
 8005464:	4604      	mov	r4, r0
 8005466:	e7e4      	b.n	8005432 <__pow5mult+0x6a>
 8005468:	4630      	mov	r0, r6
 800546a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800546e:	bf00      	nop
 8005470:	080063d4 	.word	0x080063d4
 8005474:	080062fb 	.word	0x080062fb
 8005478:	0800637b 	.word	0x0800637b

0800547c <__lshift>:
 800547c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005480:	460c      	mov	r4, r1
 8005482:	4607      	mov	r7, r0
 8005484:	4691      	mov	r9, r2
 8005486:	6923      	ldr	r3, [r4, #16]
 8005488:	6849      	ldr	r1, [r1, #4]
 800548a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800548e:	68a3      	ldr	r3, [r4, #8]
 8005490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005494:	f108 0601 	add.w	r6, r8, #1
 8005498:	42b3      	cmp	r3, r6
 800549a:	db0b      	blt.n	80054b4 <__lshift+0x38>
 800549c:	4638      	mov	r0, r7
 800549e:	f7ff fde1 	bl	8005064 <_Balloc>
 80054a2:	4605      	mov	r5, r0
 80054a4:	b948      	cbnz	r0, 80054ba <__lshift+0x3e>
 80054a6:	4602      	mov	r2, r0
 80054a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80054ac:	4b27      	ldr	r3, [pc, #156]	@ (800554c <__lshift+0xd0>)
 80054ae:	4828      	ldr	r0, [pc, #160]	@ (8005550 <__lshift+0xd4>)
 80054b0:	f000 fb90 	bl	8005bd4 <__assert_func>
 80054b4:	3101      	adds	r1, #1
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	e7ee      	b.n	8005498 <__lshift+0x1c>
 80054ba:	2300      	movs	r3, #0
 80054bc:	f100 0114 	add.w	r1, r0, #20
 80054c0:	f100 0210 	add.w	r2, r0, #16
 80054c4:	4618      	mov	r0, r3
 80054c6:	4553      	cmp	r3, sl
 80054c8:	db33      	blt.n	8005532 <__lshift+0xb6>
 80054ca:	6920      	ldr	r0, [r4, #16]
 80054cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80054d0:	f104 0314 	add.w	r3, r4, #20
 80054d4:	f019 091f 	ands.w	r9, r9, #31
 80054d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80054dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80054e0:	d02b      	beq.n	800553a <__lshift+0xbe>
 80054e2:	468a      	mov	sl, r1
 80054e4:	2200      	movs	r2, #0
 80054e6:	f1c9 0e20 	rsb	lr, r9, #32
 80054ea:	6818      	ldr	r0, [r3, #0]
 80054ec:	fa00 f009 	lsl.w	r0, r0, r9
 80054f0:	4310      	orrs	r0, r2
 80054f2:	f84a 0b04 	str.w	r0, [sl], #4
 80054f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80054fa:	459c      	cmp	ip, r3
 80054fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8005500:	d8f3      	bhi.n	80054ea <__lshift+0x6e>
 8005502:	ebac 0304 	sub.w	r3, ip, r4
 8005506:	3b15      	subs	r3, #21
 8005508:	f023 0303 	bic.w	r3, r3, #3
 800550c:	3304      	adds	r3, #4
 800550e:	f104 0015 	add.w	r0, r4, #21
 8005512:	4584      	cmp	ip, r0
 8005514:	bf38      	it	cc
 8005516:	2304      	movcc	r3, #4
 8005518:	50ca      	str	r2, [r1, r3]
 800551a:	b10a      	cbz	r2, 8005520 <__lshift+0xa4>
 800551c:	f108 0602 	add.w	r6, r8, #2
 8005520:	3e01      	subs	r6, #1
 8005522:	4638      	mov	r0, r7
 8005524:	4621      	mov	r1, r4
 8005526:	612e      	str	r6, [r5, #16]
 8005528:	f7ff fddc 	bl	80050e4 <_Bfree>
 800552c:	4628      	mov	r0, r5
 800552e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005532:	f842 0f04 	str.w	r0, [r2, #4]!
 8005536:	3301      	adds	r3, #1
 8005538:	e7c5      	b.n	80054c6 <__lshift+0x4a>
 800553a:	3904      	subs	r1, #4
 800553c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005540:	459c      	cmp	ip, r3
 8005542:	f841 2f04 	str.w	r2, [r1, #4]!
 8005546:	d8f9      	bhi.n	800553c <__lshift+0xc0>
 8005548:	e7ea      	b.n	8005520 <__lshift+0xa4>
 800554a:	bf00      	nop
 800554c:	0800636a 	.word	0x0800636a
 8005550:	0800637b 	.word	0x0800637b

08005554 <__mcmp>:
 8005554:	4603      	mov	r3, r0
 8005556:	690a      	ldr	r2, [r1, #16]
 8005558:	6900      	ldr	r0, [r0, #16]
 800555a:	b530      	push	{r4, r5, lr}
 800555c:	1a80      	subs	r0, r0, r2
 800555e:	d10e      	bne.n	800557e <__mcmp+0x2a>
 8005560:	3314      	adds	r3, #20
 8005562:	3114      	adds	r1, #20
 8005564:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005568:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800556c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005570:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005574:	4295      	cmp	r5, r2
 8005576:	d003      	beq.n	8005580 <__mcmp+0x2c>
 8005578:	d205      	bcs.n	8005586 <__mcmp+0x32>
 800557a:	f04f 30ff 	mov.w	r0, #4294967295
 800557e:	bd30      	pop	{r4, r5, pc}
 8005580:	42a3      	cmp	r3, r4
 8005582:	d3f3      	bcc.n	800556c <__mcmp+0x18>
 8005584:	e7fb      	b.n	800557e <__mcmp+0x2a>
 8005586:	2001      	movs	r0, #1
 8005588:	e7f9      	b.n	800557e <__mcmp+0x2a>
	...

0800558c <__mdiff>:
 800558c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005590:	4689      	mov	r9, r1
 8005592:	4606      	mov	r6, r0
 8005594:	4611      	mov	r1, r2
 8005596:	4648      	mov	r0, r9
 8005598:	4614      	mov	r4, r2
 800559a:	f7ff ffdb 	bl	8005554 <__mcmp>
 800559e:	1e05      	subs	r5, r0, #0
 80055a0:	d112      	bne.n	80055c8 <__mdiff+0x3c>
 80055a2:	4629      	mov	r1, r5
 80055a4:	4630      	mov	r0, r6
 80055a6:	f7ff fd5d 	bl	8005064 <_Balloc>
 80055aa:	4602      	mov	r2, r0
 80055ac:	b928      	cbnz	r0, 80055ba <__mdiff+0x2e>
 80055ae:	f240 2137 	movw	r1, #567	@ 0x237
 80055b2:	4b3e      	ldr	r3, [pc, #248]	@ (80056ac <__mdiff+0x120>)
 80055b4:	483e      	ldr	r0, [pc, #248]	@ (80056b0 <__mdiff+0x124>)
 80055b6:	f000 fb0d 	bl	8005bd4 <__assert_func>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80055c0:	4610      	mov	r0, r2
 80055c2:	b003      	add	sp, #12
 80055c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055c8:	bfbc      	itt	lt
 80055ca:	464b      	movlt	r3, r9
 80055cc:	46a1      	movlt	r9, r4
 80055ce:	4630      	mov	r0, r6
 80055d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80055d4:	bfba      	itte	lt
 80055d6:	461c      	movlt	r4, r3
 80055d8:	2501      	movlt	r5, #1
 80055da:	2500      	movge	r5, #0
 80055dc:	f7ff fd42 	bl	8005064 <_Balloc>
 80055e0:	4602      	mov	r2, r0
 80055e2:	b918      	cbnz	r0, 80055ec <__mdiff+0x60>
 80055e4:	f240 2145 	movw	r1, #581	@ 0x245
 80055e8:	4b30      	ldr	r3, [pc, #192]	@ (80056ac <__mdiff+0x120>)
 80055ea:	e7e3      	b.n	80055b4 <__mdiff+0x28>
 80055ec:	f100 0b14 	add.w	fp, r0, #20
 80055f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80055f4:	f109 0310 	add.w	r3, r9, #16
 80055f8:	60c5      	str	r5, [r0, #12]
 80055fa:	f04f 0c00 	mov.w	ip, #0
 80055fe:	f109 0514 	add.w	r5, r9, #20
 8005602:	46d9      	mov	r9, fp
 8005604:	6926      	ldr	r6, [r4, #16]
 8005606:	f104 0e14 	add.w	lr, r4, #20
 800560a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800560e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005612:	9301      	str	r3, [sp, #4]
 8005614:	9b01      	ldr	r3, [sp, #4]
 8005616:	f85e 0b04 	ldr.w	r0, [lr], #4
 800561a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800561e:	b281      	uxth	r1, r0
 8005620:	9301      	str	r3, [sp, #4]
 8005622:	fa1f f38a 	uxth.w	r3, sl
 8005626:	1a5b      	subs	r3, r3, r1
 8005628:	0c00      	lsrs	r0, r0, #16
 800562a:	4463      	add	r3, ip
 800562c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005630:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005634:	b29b      	uxth	r3, r3
 8005636:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800563a:	4576      	cmp	r6, lr
 800563c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005640:	f849 3b04 	str.w	r3, [r9], #4
 8005644:	d8e6      	bhi.n	8005614 <__mdiff+0x88>
 8005646:	1b33      	subs	r3, r6, r4
 8005648:	3b15      	subs	r3, #21
 800564a:	f023 0303 	bic.w	r3, r3, #3
 800564e:	3415      	adds	r4, #21
 8005650:	3304      	adds	r3, #4
 8005652:	42a6      	cmp	r6, r4
 8005654:	bf38      	it	cc
 8005656:	2304      	movcc	r3, #4
 8005658:	441d      	add	r5, r3
 800565a:	445b      	add	r3, fp
 800565c:	461e      	mov	r6, r3
 800565e:	462c      	mov	r4, r5
 8005660:	4544      	cmp	r4, r8
 8005662:	d30e      	bcc.n	8005682 <__mdiff+0xf6>
 8005664:	f108 0103 	add.w	r1, r8, #3
 8005668:	1b49      	subs	r1, r1, r5
 800566a:	f021 0103 	bic.w	r1, r1, #3
 800566e:	3d03      	subs	r5, #3
 8005670:	45a8      	cmp	r8, r5
 8005672:	bf38      	it	cc
 8005674:	2100      	movcc	r1, #0
 8005676:	440b      	add	r3, r1
 8005678:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800567c:	b199      	cbz	r1, 80056a6 <__mdiff+0x11a>
 800567e:	6117      	str	r7, [r2, #16]
 8005680:	e79e      	b.n	80055c0 <__mdiff+0x34>
 8005682:	46e6      	mov	lr, ip
 8005684:	f854 1b04 	ldr.w	r1, [r4], #4
 8005688:	fa1f fc81 	uxth.w	ip, r1
 800568c:	44f4      	add	ip, lr
 800568e:	0c08      	lsrs	r0, r1, #16
 8005690:	4471      	add	r1, lr
 8005692:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005696:	b289      	uxth	r1, r1
 8005698:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800569c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80056a0:	f846 1b04 	str.w	r1, [r6], #4
 80056a4:	e7dc      	b.n	8005660 <__mdiff+0xd4>
 80056a6:	3f01      	subs	r7, #1
 80056a8:	e7e6      	b.n	8005678 <__mdiff+0xec>
 80056aa:	bf00      	nop
 80056ac:	0800636a 	.word	0x0800636a
 80056b0:	0800637b 	.word	0x0800637b

080056b4 <__d2b>:
 80056b4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80056b8:	2101      	movs	r1, #1
 80056ba:	4690      	mov	r8, r2
 80056bc:	4699      	mov	r9, r3
 80056be:	9e08      	ldr	r6, [sp, #32]
 80056c0:	f7ff fcd0 	bl	8005064 <_Balloc>
 80056c4:	4604      	mov	r4, r0
 80056c6:	b930      	cbnz	r0, 80056d6 <__d2b+0x22>
 80056c8:	4602      	mov	r2, r0
 80056ca:	f240 310f 	movw	r1, #783	@ 0x30f
 80056ce:	4b23      	ldr	r3, [pc, #140]	@ (800575c <__d2b+0xa8>)
 80056d0:	4823      	ldr	r0, [pc, #140]	@ (8005760 <__d2b+0xac>)
 80056d2:	f000 fa7f 	bl	8005bd4 <__assert_func>
 80056d6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80056da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80056de:	b10d      	cbz	r5, 80056e4 <__d2b+0x30>
 80056e0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056e4:	9301      	str	r3, [sp, #4]
 80056e6:	f1b8 0300 	subs.w	r3, r8, #0
 80056ea:	d024      	beq.n	8005736 <__d2b+0x82>
 80056ec:	4668      	mov	r0, sp
 80056ee:	9300      	str	r3, [sp, #0]
 80056f0:	f7ff fd7f 	bl	80051f2 <__lo0bits>
 80056f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80056f8:	b1d8      	cbz	r0, 8005732 <__d2b+0x7e>
 80056fa:	f1c0 0320 	rsb	r3, r0, #32
 80056fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005702:	430b      	orrs	r3, r1
 8005704:	40c2      	lsrs	r2, r0
 8005706:	6163      	str	r3, [r4, #20]
 8005708:	9201      	str	r2, [sp, #4]
 800570a:	9b01      	ldr	r3, [sp, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	bf0c      	ite	eq
 8005710:	2201      	moveq	r2, #1
 8005712:	2202      	movne	r2, #2
 8005714:	61a3      	str	r3, [r4, #24]
 8005716:	6122      	str	r2, [r4, #16]
 8005718:	b1ad      	cbz	r5, 8005746 <__d2b+0x92>
 800571a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800571e:	4405      	add	r5, r0
 8005720:	6035      	str	r5, [r6, #0]
 8005722:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005728:	6018      	str	r0, [r3, #0]
 800572a:	4620      	mov	r0, r4
 800572c:	b002      	add	sp, #8
 800572e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005732:	6161      	str	r1, [r4, #20]
 8005734:	e7e9      	b.n	800570a <__d2b+0x56>
 8005736:	a801      	add	r0, sp, #4
 8005738:	f7ff fd5b 	bl	80051f2 <__lo0bits>
 800573c:	9b01      	ldr	r3, [sp, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	6163      	str	r3, [r4, #20]
 8005742:	3020      	adds	r0, #32
 8005744:	e7e7      	b.n	8005716 <__d2b+0x62>
 8005746:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800574a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800574e:	6030      	str	r0, [r6, #0]
 8005750:	6918      	ldr	r0, [r3, #16]
 8005752:	f7ff fd2f 	bl	80051b4 <__hi0bits>
 8005756:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800575a:	e7e4      	b.n	8005726 <__d2b+0x72>
 800575c:	0800636a 	.word	0x0800636a
 8005760:	0800637b 	.word	0x0800637b

08005764 <__ssputs_r>:
 8005764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005768:	461f      	mov	r7, r3
 800576a:	688e      	ldr	r6, [r1, #8]
 800576c:	4682      	mov	sl, r0
 800576e:	42be      	cmp	r6, r7
 8005770:	460c      	mov	r4, r1
 8005772:	4690      	mov	r8, r2
 8005774:	680b      	ldr	r3, [r1, #0]
 8005776:	d82d      	bhi.n	80057d4 <__ssputs_r+0x70>
 8005778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800577c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005780:	d026      	beq.n	80057d0 <__ssputs_r+0x6c>
 8005782:	6965      	ldr	r5, [r4, #20]
 8005784:	6909      	ldr	r1, [r1, #16]
 8005786:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800578a:	eba3 0901 	sub.w	r9, r3, r1
 800578e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005792:	1c7b      	adds	r3, r7, #1
 8005794:	444b      	add	r3, r9
 8005796:	106d      	asrs	r5, r5, #1
 8005798:	429d      	cmp	r5, r3
 800579a:	bf38      	it	cc
 800579c:	461d      	movcc	r5, r3
 800579e:	0553      	lsls	r3, r2, #21
 80057a0:	d527      	bpl.n	80057f2 <__ssputs_r+0x8e>
 80057a2:	4629      	mov	r1, r5
 80057a4:	f7ff fbd2 	bl	8004f4c <_malloc_r>
 80057a8:	4606      	mov	r6, r0
 80057aa:	b360      	cbz	r0, 8005806 <__ssputs_r+0xa2>
 80057ac:	464a      	mov	r2, r9
 80057ae:	6921      	ldr	r1, [r4, #16]
 80057b0:	f000 fa02 	bl	8005bb8 <memcpy>
 80057b4:	89a3      	ldrh	r3, [r4, #12]
 80057b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80057ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057be:	81a3      	strh	r3, [r4, #12]
 80057c0:	6126      	str	r6, [r4, #16]
 80057c2:	444e      	add	r6, r9
 80057c4:	6026      	str	r6, [r4, #0]
 80057c6:	463e      	mov	r6, r7
 80057c8:	6165      	str	r5, [r4, #20]
 80057ca:	eba5 0509 	sub.w	r5, r5, r9
 80057ce:	60a5      	str	r5, [r4, #8]
 80057d0:	42be      	cmp	r6, r7
 80057d2:	d900      	bls.n	80057d6 <__ssputs_r+0x72>
 80057d4:	463e      	mov	r6, r7
 80057d6:	4632      	mov	r2, r6
 80057d8:	4641      	mov	r1, r8
 80057da:	6820      	ldr	r0, [r4, #0]
 80057dc:	f000 f9c2 	bl	8005b64 <memmove>
 80057e0:	2000      	movs	r0, #0
 80057e2:	68a3      	ldr	r3, [r4, #8]
 80057e4:	1b9b      	subs	r3, r3, r6
 80057e6:	60a3      	str	r3, [r4, #8]
 80057e8:	6823      	ldr	r3, [r4, #0]
 80057ea:	4433      	add	r3, r6
 80057ec:	6023      	str	r3, [r4, #0]
 80057ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057f2:	462a      	mov	r2, r5
 80057f4:	f000 fa32 	bl	8005c5c <_realloc_r>
 80057f8:	4606      	mov	r6, r0
 80057fa:	2800      	cmp	r0, #0
 80057fc:	d1e0      	bne.n	80057c0 <__ssputs_r+0x5c>
 80057fe:	4650      	mov	r0, sl
 8005800:	6921      	ldr	r1, [r4, #16]
 8005802:	f7ff fb31 	bl	8004e68 <_free_r>
 8005806:	230c      	movs	r3, #12
 8005808:	f8ca 3000 	str.w	r3, [sl]
 800580c:	89a3      	ldrh	r3, [r4, #12]
 800580e:	f04f 30ff 	mov.w	r0, #4294967295
 8005812:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005816:	81a3      	strh	r3, [r4, #12]
 8005818:	e7e9      	b.n	80057ee <__ssputs_r+0x8a>
	...

0800581c <_svfiprintf_r>:
 800581c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005820:	4698      	mov	r8, r3
 8005822:	898b      	ldrh	r3, [r1, #12]
 8005824:	4607      	mov	r7, r0
 8005826:	061b      	lsls	r3, r3, #24
 8005828:	460d      	mov	r5, r1
 800582a:	4614      	mov	r4, r2
 800582c:	b09d      	sub	sp, #116	@ 0x74
 800582e:	d510      	bpl.n	8005852 <_svfiprintf_r+0x36>
 8005830:	690b      	ldr	r3, [r1, #16]
 8005832:	b973      	cbnz	r3, 8005852 <_svfiprintf_r+0x36>
 8005834:	2140      	movs	r1, #64	@ 0x40
 8005836:	f7ff fb89 	bl	8004f4c <_malloc_r>
 800583a:	6028      	str	r0, [r5, #0]
 800583c:	6128      	str	r0, [r5, #16]
 800583e:	b930      	cbnz	r0, 800584e <_svfiprintf_r+0x32>
 8005840:	230c      	movs	r3, #12
 8005842:	603b      	str	r3, [r7, #0]
 8005844:	f04f 30ff 	mov.w	r0, #4294967295
 8005848:	b01d      	add	sp, #116	@ 0x74
 800584a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800584e:	2340      	movs	r3, #64	@ 0x40
 8005850:	616b      	str	r3, [r5, #20]
 8005852:	2300      	movs	r3, #0
 8005854:	9309      	str	r3, [sp, #36]	@ 0x24
 8005856:	2320      	movs	r3, #32
 8005858:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800585c:	2330      	movs	r3, #48	@ 0x30
 800585e:	f04f 0901 	mov.w	r9, #1
 8005862:	f8cd 800c 	str.w	r8, [sp, #12]
 8005866:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005a00 <_svfiprintf_r+0x1e4>
 800586a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800586e:	4623      	mov	r3, r4
 8005870:	469a      	mov	sl, r3
 8005872:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005876:	b10a      	cbz	r2, 800587c <_svfiprintf_r+0x60>
 8005878:	2a25      	cmp	r2, #37	@ 0x25
 800587a:	d1f9      	bne.n	8005870 <_svfiprintf_r+0x54>
 800587c:	ebba 0b04 	subs.w	fp, sl, r4
 8005880:	d00b      	beq.n	800589a <_svfiprintf_r+0x7e>
 8005882:	465b      	mov	r3, fp
 8005884:	4622      	mov	r2, r4
 8005886:	4629      	mov	r1, r5
 8005888:	4638      	mov	r0, r7
 800588a:	f7ff ff6b 	bl	8005764 <__ssputs_r>
 800588e:	3001      	adds	r0, #1
 8005890:	f000 80a7 	beq.w	80059e2 <_svfiprintf_r+0x1c6>
 8005894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005896:	445a      	add	r2, fp
 8005898:	9209      	str	r2, [sp, #36]	@ 0x24
 800589a:	f89a 3000 	ldrb.w	r3, [sl]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	f000 809f 	beq.w	80059e2 <_svfiprintf_r+0x1c6>
 80058a4:	2300      	movs	r3, #0
 80058a6:	f04f 32ff 	mov.w	r2, #4294967295
 80058aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058ae:	f10a 0a01 	add.w	sl, sl, #1
 80058b2:	9304      	str	r3, [sp, #16]
 80058b4:	9307      	str	r3, [sp, #28]
 80058b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058ba:	931a      	str	r3, [sp, #104]	@ 0x68
 80058bc:	4654      	mov	r4, sl
 80058be:	2205      	movs	r2, #5
 80058c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058c4:	484e      	ldr	r0, [pc, #312]	@ (8005a00 <_svfiprintf_r+0x1e4>)
 80058c6:	f7fe fc70 	bl	80041aa <memchr>
 80058ca:	9a04      	ldr	r2, [sp, #16]
 80058cc:	b9d8      	cbnz	r0, 8005906 <_svfiprintf_r+0xea>
 80058ce:	06d0      	lsls	r0, r2, #27
 80058d0:	bf44      	itt	mi
 80058d2:	2320      	movmi	r3, #32
 80058d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058d8:	0711      	lsls	r1, r2, #28
 80058da:	bf44      	itt	mi
 80058dc:	232b      	movmi	r3, #43	@ 0x2b
 80058de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058e2:	f89a 3000 	ldrb.w	r3, [sl]
 80058e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80058e8:	d015      	beq.n	8005916 <_svfiprintf_r+0xfa>
 80058ea:	4654      	mov	r4, sl
 80058ec:	2000      	movs	r0, #0
 80058ee:	f04f 0c0a 	mov.w	ip, #10
 80058f2:	9a07      	ldr	r2, [sp, #28]
 80058f4:	4621      	mov	r1, r4
 80058f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80058fa:	3b30      	subs	r3, #48	@ 0x30
 80058fc:	2b09      	cmp	r3, #9
 80058fe:	d94b      	bls.n	8005998 <_svfiprintf_r+0x17c>
 8005900:	b1b0      	cbz	r0, 8005930 <_svfiprintf_r+0x114>
 8005902:	9207      	str	r2, [sp, #28]
 8005904:	e014      	b.n	8005930 <_svfiprintf_r+0x114>
 8005906:	eba0 0308 	sub.w	r3, r0, r8
 800590a:	fa09 f303 	lsl.w	r3, r9, r3
 800590e:	4313      	orrs	r3, r2
 8005910:	46a2      	mov	sl, r4
 8005912:	9304      	str	r3, [sp, #16]
 8005914:	e7d2      	b.n	80058bc <_svfiprintf_r+0xa0>
 8005916:	9b03      	ldr	r3, [sp, #12]
 8005918:	1d19      	adds	r1, r3, #4
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	9103      	str	r1, [sp, #12]
 800591e:	2b00      	cmp	r3, #0
 8005920:	bfbb      	ittet	lt
 8005922:	425b      	neglt	r3, r3
 8005924:	f042 0202 	orrlt.w	r2, r2, #2
 8005928:	9307      	strge	r3, [sp, #28]
 800592a:	9307      	strlt	r3, [sp, #28]
 800592c:	bfb8      	it	lt
 800592e:	9204      	strlt	r2, [sp, #16]
 8005930:	7823      	ldrb	r3, [r4, #0]
 8005932:	2b2e      	cmp	r3, #46	@ 0x2e
 8005934:	d10a      	bne.n	800594c <_svfiprintf_r+0x130>
 8005936:	7863      	ldrb	r3, [r4, #1]
 8005938:	2b2a      	cmp	r3, #42	@ 0x2a
 800593a:	d132      	bne.n	80059a2 <_svfiprintf_r+0x186>
 800593c:	9b03      	ldr	r3, [sp, #12]
 800593e:	3402      	adds	r4, #2
 8005940:	1d1a      	adds	r2, r3, #4
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	9203      	str	r2, [sp, #12]
 8005946:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800594a:	9305      	str	r3, [sp, #20]
 800594c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005a04 <_svfiprintf_r+0x1e8>
 8005950:	2203      	movs	r2, #3
 8005952:	4650      	mov	r0, sl
 8005954:	7821      	ldrb	r1, [r4, #0]
 8005956:	f7fe fc28 	bl	80041aa <memchr>
 800595a:	b138      	cbz	r0, 800596c <_svfiprintf_r+0x150>
 800595c:	2240      	movs	r2, #64	@ 0x40
 800595e:	9b04      	ldr	r3, [sp, #16]
 8005960:	eba0 000a 	sub.w	r0, r0, sl
 8005964:	4082      	lsls	r2, r0
 8005966:	4313      	orrs	r3, r2
 8005968:	3401      	adds	r4, #1
 800596a:	9304      	str	r3, [sp, #16]
 800596c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005970:	2206      	movs	r2, #6
 8005972:	4825      	ldr	r0, [pc, #148]	@ (8005a08 <_svfiprintf_r+0x1ec>)
 8005974:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005978:	f7fe fc17 	bl	80041aa <memchr>
 800597c:	2800      	cmp	r0, #0
 800597e:	d036      	beq.n	80059ee <_svfiprintf_r+0x1d2>
 8005980:	4b22      	ldr	r3, [pc, #136]	@ (8005a0c <_svfiprintf_r+0x1f0>)
 8005982:	bb1b      	cbnz	r3, 80059cc <_svfiprintf_r+0x1b0>
 8005984:	9b03      	ldr	r3, [sp, #12]
 8005986:	3307      	adds	r3, #7
 8005988:	f023 0307 	bic.w	r3, r3, #7
 800598c:	3308      	adds	r3, #8
 800598e:	9303      	str	r3, [sp, #12]
 8005990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005992:	4433      	add	r3, r6
 8005994:	9309      	str	r3, [sp, #36]	@ 0x24
 8005996:	e76a      	b.n	800586e <_svfiprintf_r+0x52>
 8005998:	460c      	mov	r4, r1
 800599a:	2001      	movs	r0, #1
 800599c:	fb0c 3202 	mla	r2, ip, r2, r3
 80059a0:	e7a8      	b.n	80058f4 <_svfiprintf_r+0xd8>
 80059a2:	2300      	movs	r3, #0
 80059a4:	f04f 0c0a 	mov.w	ip, #10
 80059a8:	4619      	mov	r1, r3
 80059aa:	3401      	adds	r4, #1
 80059ac:	9305      	str	r3, [sp, #20]
 80059ae:	4620      	mov	r0, r4
 80059b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059b4:	3a30      	subs	r2, #48	@ 0x30
 80059b6:	2a09      	cmp	r2, #9
 80059b8:	d903      	bls.n	80059c2 <_svfiprintf_r+0x1a6>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0c6      	beq.n	800594c <_svfiprintf_r+0x130>
 80059be:	9105      	str	r1, [sp, #20]
 80059c0:	e7c4      	b.n	800594c <_svfiprintf_r+0x130>
 80059c2:	4604      	mov	r4, r0
 80059c4:	2301      	movs	r3, #1
 80059c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80059ca:	e7f0      	b.n	80059ae <_svfiprintf_r+0x192>
 80059cc:	ab03      	add	r3, sp, #12
 80059ce:	9300      	str	r3, [sp, #0]
 80059d0:	462a      	mov	r2, r5
 80059d2:	4638      	mov	r0, r7
 80059d4:	4b0e      	ldr	r3, [pc, #56]	@ (8005a10 <_svfiprintf_r+0x1f4>)
 80059d6:	a904      	add	r1, sp, #16
 80059d8:	f7fd fe84 	bl	80036e4 <_printf_float>
 80059dc:	1c42      	adds	r2, r0, #1
 80059de:	4606      	mov	r6, r0
 80059e0:	d1d6      	bne.n	8005990 <_svfiprintf_r+0x174>
 80059e2:	89ab      	ldrh	r3, [r5, #12]
 80059e4:	065b      	lsls	r3, r3, #25
 80059e6:	f53f af2d 	bmi.w	8005844 <_svfiprintf_r+0x28>
 80059ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059ec:	e72c      	b.n	8005848 <_svfiprintf_r+0x2c>
 80059ee:	ab03      	add	r3, sp, #12
 80059f0:	9300      	str	r3, [sp, #0]
 80059f2:	462a      	mov	r2, r5
 80059f4:	4638      	mov	r0, r7
 80059f6:	4b06      	ldr	r3, [pc, #24]	@ (8005a10 <_svfiprintf_r+0x1f4>)
 80059f8:	a904      	add	r1, sp, #16
 80059fa:	f7fe f911 	bl	8003c20 <_printf_i>
 80059fe:	e7ed      	b.n	80059dc <_svfiprintf_r+0x1c0>
 8005a00:	080064d0 	.word	0x080064d0
 8005a04:	080064d6 	.word	0x080064d6
 8005a08:	080064da 	.word	0x080064da
 8005a0c:	080036e5 	.word	0x080036e5
 8005a10:	08005765 	.word	0x08005765

08005a14 <__sflush_r>:
 8005a14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1a:	0716      	lsls	r6, r2, #28
 8005a1c:	4605      	mov	r5, r0
 8005a1e:	460c      	mov	r4, r1
 8005a20:	d454      	bmi.n	8005acc <__sflush_r+0xb8>
 8005a22:	684b      	ldr	r3, [r1, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	dc02      	bgt.n	8005a2e <__sflush_r+0x1a>
 8005a28:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	dd48      	ble.n	8005ac0 <__sflush_r+0xac>
 8005a2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a30:	2e00      	cmp	r6, #0
 8005a32:	d045      	beq.n	8005ac0 <__sflush_r+0xac>
 8005a34:	2300      	movs	r3, #0
 8005a36:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a3a:	682f      	ldr	r7, [r5, #0]
 8005a3c:	6a21      	ldr	r1, [r4, #32]
 8005a3e:	602b      	str	r3, [r5, #0]
 8005a40:	d030      	beq.n	8005aa4 <__sflush_r+0x90>
 8005a42:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a44:	89a3      	ldrh	r3, [r4, #12]
 8005a46:	0759      	lsls	r1, r3, #29
 8005a48:	d505      	bpl.n	8005a56 <__sflush_r+0x42>
 8005a4a:	6863      	ldr	r3, [r4, #4]
 8005a4c:	1ad2      	subs	r2, r2, r3
 8005a4e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a50:	b10b      	cbz	r3, 8005a56 <__sflush_r+0x42>
 8005a52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a54:	1ad2      	subs	r2, r2, r3
 8005a56:	2300      	movs	r3, #0
 8005a58:	4628      	mov	r0, r5
 8005a5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a5c:	6a21      	ldr	r1, [r4, #32]
 8005a5e:	47b0      	blx	r6
 8005a60:	1c43      	adds	r3, r0, #1
 8005a62:	89a3      	ldrh	r3, [r4, #12]
 8005a64:	d106      	bne.n	8005a74 <__sflush_r+0x60>
 8005a66:	6829      	ldr	r1, [r5, #0]
 8005a68:	291d      	cmp	r1, #29
 8005a6a:	d82b      	bhi.n	8005ac4 <__sflush_r+0xb0>
 8005a6c:	4a28      	ldr	r2, [pc, #160]	@ (8005b10 <__sflush_r+0xfc>)
 8005a6e:	410a      	asrs	r2, r1
 8005a70:	07d6      	lsls	r6, r2, #31
 8005a72:	d427      	bmi.n	8005ac4 <__sflush_r+0xb0>
 8005a74:	2200      	movs	r2, #0
 8005a76:	6062      	str	r2, [r4, #4]
 8005a78:	6922      	ldr	r2, [r4, #16]
 8005a7a:	04d9      	lsls	r1, r3, #19
 8005a7c:	6022      	str	r2, [r4, #0]
 8005a7e:	d504      	bpl.n	8005a8a <__sflush_r+0x76>
 8005a80:	1c42      	adds	r2, r0, #1
 8005a82:	d101      	bne.n	8005a88 <__sflush_r+0x74>
 8005a84:	682b      	ldr	r3, [r5, #0]
 8005a86:	b903      	cbnz	r3, 8005a8a <__sflush_r+0x76>
 8005a88:	6560      	str	r0, [r4, #84]	@ 0x54
 8005a8a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005a8c:	602f      	str	r7, [r5, #0]
 8005a8e:	b1b9      	cbz	r1, 8005ac0 <__sflush_r+0xac>
 8005a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005a94:	4299      	cmp	r1, r3
 8005a96:	d002      	beq.n	8005a9e <__sflush_r+0x8a>
 8005a98:	4628      	mov	r0, r5
 8005a9a:	f7ff f9e5 	bl	8004e68 <_free_r>
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005aa2:	e00d      	b.n	8005ac0 <__sflush_r+0xac>
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	47b0      	blx	r6
 8005aaa:	4602      	mov	r2, r0
 8005aac:	1c50      	adds	r0, r2, #1
 8005aae:	d1c9      	bne.n	8005a44 <__sflush_r+0x30>
 8005ab0:	682b      	ldr	r3, [r5, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d0c6      	beq.n	8005a44 <__sflush_r+0x30>
 8005ab6:	2b1d      	cmp	r3, #29
 8005ab8:	d001      	beq.n	8005abe <__sflush_r+0xaa>
 8005aba:	2b16      	cmp	r3, #22
 8005abc:	d11d      	bne.n	8005afa <__sflush_r+0xe6>
 8005abe:	602f      	str	r7, [r5, #0]
 8005ac0:	2000      	movs	r0, #0
 8005ac2:	e021      	b.n	8005b08 <__sflush_r+0xf4>
 8005ac4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ac8:	b21b      	sxth	r3, r3
 8005aca:	e01a      	b.n	8005b02 <__sflush_r+0xee>
 8005acc:	690f      	ldr	r7, [r1, #16]
 8005ace:	2f00      	cmp	r7, #0
 8005ad0:	d0f6      	beq.n	8005ac0 <__sflush_r+0xac>
 8005ad2:	0793      	lsls	r3, r2, #30
 8005ad4:	bf18      	it	ne
 8005ad6:	2300      	movne	r3, #0
 8005ad8:	680e      	ldr	r6, [r1, #0]
 8005ada:	bf08      	it	eq
 8005adc:	694b      	ldreq	r3, [r1, #20]
 8005ade:	1bf6      	subs	r6, r6, r7
 8005ae0:	600f      	str	r7, [r1, #0]
 8005ae2:	608b      	str	r3, [r1, #8]
 8005ae4:	2e00      	cmp	r6, #0
 8005ae6:	ddeb      	ble.n	8005ac0 <__sflush_r+0xac>
 8005ae8:	4633      	mov	r3, r6
 8005aea:	463a      	mov	r2, r7
 8005aec:	4628      	mov	r0, r5
 8005aee:	6a21      	ldr	r1, [r4, #32]
 8005af0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005af4:	47e0      	blx	ip
 8005af6:	2800      	cmp	r0, #0
 8005af8:	dc07      	bgt.n	8005b0a <__sflush_r+0xf6>
 8005afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b02:	f04f 30ff 	mov.w	r0, #4294967295
 8005b06:	81a3      	strh	r3, [r4, #12]
 8005b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b0a:	4407      	add	r7, r0
 8005b0c:	1a36      	subs	r6, r6, r0
 8005b0e:	e7e9      	b.n	8005ae4 <__sflush_r+0xd0>
 8005b10:	dfbffffe 	.word	0xdfbffffe

08005b14 <_fflush_r>:
 8005b14:	b538      	push	{r3, r4, r5, lr}
 8005b16:	690b      	ldr	r3, [r1, #16]
 8005b18:	4605      	mov	r5, r0
 8005b1a:	460c      	mov	r4, r1
 8005b1c:	b913      	cbnz	r3, 8005b24 <_fflush_r+0x10>
 8005b1e:	2500      	movs	r5, #0
 8005b20:	4628      	mov	r0, r5
 8005b22:	bd38      	pop	{r3, r4, r5, pc}
 8005b24:	b118      	cbz	r0, 8005b2e <_fflush_r+0x1a>
 8005b26:	6a03      	ldr	r3, [r0, #32]
 8005b28:	b90b      	cbnz	r3, 8005b2e <_fflush_r+0x1a>
 8005b2a:	f7fe fa25 	bl	8003f78 <__sinit>
 8005b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0f3      	beq.n	8005b1e <_fflush_r+0xa>
 8005b36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b38:	07d0      	lsls	r0, r2, #31
 8005b3a:	d404      	bmi.n	8005b46 <_fflush_r+0x32>
 8005b3c:	0599      	lsls	r1, r3, #22
 8005b3e:	d402      	bmi.n	8005b46 <_fflush_r+0x32>
 8005b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b42:	f7fe fb30 	bl	80041a6 <__retarget_lock_acquire_recursive>
 8005b46:	4628      	mov	r0, r5
 8005b48:	4621      	mov	r1, r4
 8005b4a:	f7ff ff63 	bl	8005a14 <__sflush_r>
 8005b4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b50:	4605      	mov	r5, r0
 8005b52:	07da      	lsls	r2, r3, #31
 8005b54:	d4e4      	bmi.n	8005b20 <_fflush_r+0xc>
 8005b56:	89a3      	ldrh	r3, [r4, #12]
 8005b58:	059b      	lsls	r3, r3, #22
 8005b5a:	d4e1      	bmi.n	8005b20 <_fflush_r+0xc>
 8005b5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b5e:	f7fe fb23 	bl	80041a8 <__retarget_lock_release_recursive>
 8005b62:	e7dd      	b.n	8005b20 <_fflush_r+0xc>

08005b64 <memmove>:
 8005b64:	4288      	cmp	r0, r1
 8005b66:	b510      	push	{r4, lr}
 8005b68:	eb01 0402 	add.w	r4, r1, r2
 8005b6c:	d902      	bls.n	8005b74 <memmove+0x10>
 8005b6e:	4284      	cmp	r4, r0
 8005b70:	4623      	mov	r3, r4
 8005b72:	d807      	bhi.n	8005b84 <memmove+0x20>
 8005b74:	1e43      	subs	r3, r0, #1
 8005b76:	42a1      	cmp	r1, r4
 8005b78:	d008      	beq.n	8005b8c <memmove+0x28>
 8005b7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b82:	e7f8      	b.n	8005b76 <memmove+0x12>
 8005b84:	4601      	mov	r1, r0
 8005b86:	4402      	add	r2, r0
 8005b88:	428a      	cmp	r2, r1
 8005b8a:	d100      	bne.n	8005b8e <memmove+0x2a>
 8005b8c:	bd10      	pop	{r4, pc}
 8005b8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b96:	e7f7      	b.n	8005b88 <memmove+0x24>

08005b98 <_sbrk_r>:
 8005b98:	b538      	push	{r3, r4, r5, lr}
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	4d05      	ldr	r5, [pc, #20]	@ (8005bb4 <_sbrk_r+0x1c>)
 8005b9e:	4604      	mov	r4, r0
 8005ba0:	4608      	mov	r0, r1
 8005ba2:	602b      	str	r3, [r5, #0]
 8005ba4:	f7fb fc3a 	bl	800141c <_sbrk>
 8005ba8:	1c43      	adds	r3, r0, #1
 8005baa:	d102      	bne.n	8005bb2 <_sbrk_r+0x1a>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	b103      	cbz	r3, 8005bb2 <_sbrk_r+0x1a>
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	bd38      	pop	{r3, r4, r5, pc}
 8005bb4:	20000438 	.word	0x20000438

08005bb8 <memcpy>:
 8005bb8:	440a      	add	r2, r1
 8005bba:	4291      	cmp	r1, r2
 8005bbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bc0:	d100      	bne.n	8005bc4 <memcpy+0xc>
 8005bc2:	4770      	bx	lr
 8005bc4:	b510      	push	{r4, lr}
 8005bc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bca:	4291      	cmp	r1, r2
 8005bcc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bd0:	d1f9      	bne.n	8005bc6 <memcpy+0xe>
 8005bd2:	bd10      	pop	{r4, pc}

08005bd4 <__assert_func>:
 8005bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005bd6:	4614      	mov	r4, r2
 8005bd8:	461a      	mov	r2, r3
 8005bda:	4b09      	ldr	r3, [pc, #36]	@ (8005c00 <__assert_func+0x2c>)
 8005bdc:	4605      	mov	r5, r0
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68d8      	ldr	r0, [r3, #12]
 8005be2:	b954      	cbnz	r4, 8005bfa <__assert_func+0x26>
 8005be4:	4b07      	ldr	r3, [pc, #28]	@ (8005c04 <__assert_func+0x30>)
 8005be6:	461c      	mov	r4, r3
 8005be8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005bec:	9100      	str	r1, [sp, #0]
 8005bee:	462b      	mov	r3, r5
 8005bf0:	4905      	ldr	r1, [pc, #20]	@ (8005c08 <__assert_func+0x34>)
 8005bf2:	f000 f86f 	bl	8005cd4 <fiprintf>
 8005bf6:	f000 f87f 	bl	8005cf8 <abort>
 8005bfa:	4b04      	ldr	r3, [pc, #16]	@ (8005c0c <__assert_func+0x38>)
 8005bfc:	e7f4      	b.n	8005be8 <__assert_func+0x14>
 8005bfe:	bf00      	nop
 8005c00:	2000001c 	.word	0x2000001c
 8005c04:	08006526 	.word	0x08006526
 8005c08:	080064f8 	.word	0x080064f8
 8005c0c:	080064eb 	.word	0x080064eb

08005c10 <_calloc_r>:
 8005c10:	b570      	push	{r4, r5, r6, lr}
 8005c12:	fba1 5402 	umull	r5, r4, r1, r2
 8005c16:	b93c      	cbnz	r4, 8005c28 <_calloc_r+0x18>
 8005c18:	4629      	mov	r1, r5
 8005c1a:	f7ff f997 	bl	8004f4c <_malloc_r>
 8005c1e:	4606      	mov	r6, r0
 8005c20:	b928      	cbnz	r0, 8005c2e <_calloc_r+0x1e>
 8005c22:	2600      	movs	r6, #0
 8005c24:	4630      	mov	r0, r6
 8005c26:	bd70      	pop	{r4, r5, r6, pc}
 8005c28:	220c      	movs	r2, #12
 8005c2a:	6002      	str	r2, [r0, #0]
 8005c2c:	e7f9      	b.n	8005c22 <_calloc_r+0x12>
 8005c2e:	462a      	mov	r2, r5
 8005c30:	4621      	mov	r1, r4
 8005c32:	f7fe fa3a 	bl	80040aa <memset>
 8005c36:	e7f5      	b.n	8005c24 <_calloc_r+0x14>

08005c38 <__ascii_mbtowc>:
 8005c38:	b082      	sub	sp, #8
 8005c3a:	b901      	cbnz	r1, 8005c3e <__ascii_mbtowc+0x6>
 8005c3c:	a901      	add	r1, sp, #4
 8005c3e:	b142      	cbz	r2, 8005c52 <__ascii_mbtowc+0x1a>
 8005c40:	b14b      	cbz	r3, 8005c56 <__ascii_mbtowc+0x1e>
 8005c42:	7813      	ldrb	r3, [r2, #0]
 8005c44:	600b      	str	r3, [r1, #0]
 8005c46:	7812      	ldrb	r2, [r2, #0]
 8005c48:	1e10      	subs	r0, r2, #0
 8005c4a:	bf18      	it	ne
 8005c4c:	2001      	movne	r0, #1
 8005c4e:	b002      	add	sp, #8
 8005c50:	4770      	bx	lr
 8005c52:	4610      	mov	r0, r2
 8005c54:	e7fb      	b.n	8005c4e <__ascii_mbtowc+0x16>
 8005c56:	f06f 0001 	mvn.w	r0, #1
 8005c5a:	e7f8      	b.n	8005c4e <__ascii_mbtowc+0x16>

08005c5c <_realloc_r>:
 8005c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c60:	4680      	mov	r8, r0
 8005c62:	4615      	mov	r5, r2
 8005c64:	460c      	mov	r4, r1
 8005c66:	b921      	cbnz	r1, 8005c72 <_realloc_r+0x16>
 8005c68:	4611      	mov	r1, r2
 8005c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c6e:	f7ff b96d 	b.w	8004f4c <_malloc_r>
 8005c72:	b92a      	cbnz	r2, 8005c80 <_realloc_r+0x24>
 8005c74:	f7ff f8f8 	bl	8004e68 <_free_r>
 8005c78:	2400      	movs	r4, #0
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c80:	f000 f841 	bl	8005d06 <_malloc_usable_size_r>
 8005c84:	4285      	cmp	r5, r0
 8005c86:	4606      	mov	r6, r0
 8005c88:	d802      	bhi.n	8005c90 <_realloc_r+0x34>
 8005c8a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c8e:	d8f4      	bhi.n	8005c7a <_realloc_r+0x1e>
 8005c90:	4629      	mov	r1, r5
 8005c92:	4640      	mov	r0, r8
 8005c94:	f7ff f95a 	bl	8004f4c <_malloc_r>
 8005c98:	4607      	mov	r7, r0
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	d0ec      	beq.n	8005c78 <_realloc_r+0x1c>
 8005c9e:	42b5      	cmp	r5, r6
 8005ca0:	462a      	mov	r2, r5
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	bf28      	it	cs
 8005ca6:	4632      	movcs	r2, r6
 8005ca8:	f7ff ff86 	bl	8005bb8 <memcpy>
 8005cac:	4621      	mov	r1, r4
 8005cae:	4640      	mov	r0, r8
 8005cb0:	f7ff f8da 	bl	8004e68 <_free_r>
 8005cb4:	463c      	mov	r4, r7
 8005cb6:	e7e0      	b.n	8005c7a <_realloc_r+0x1e>

08005cb8 <__ascii_wctomb>:
 8005cb8:	4603      	mov	r3, r0
 8005cba:	4608      	mov	r0, r1
 8005cbc:	b141      	cbz	r1, 8005cd0 <__ascii_wctomb+0x18>
 8005cbe:	2aff      	cmp	r2, #255	@ 0xff
 8005cc0:	d904      	bls.n	8005ccc <__ascii_wctomb+0x14>
 8005cc2:	228a      	movs	r2, #138	@ 0x8a
 8005cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005cc8:	601a      	str	r2, [r3, #0]
 8005cca:	4770      	bx	lr
 8005ccc:	2001      	movs	r0, #1
 8005cce:	700a      	strb	r2, [r1, #0]
 8005cd0:	4770      	bx	lr
	...

08005cd4 <fiprintf>:
 8005cd4:	b40e      	push	{r1, r2, r3}
 8005cd6:	b503      	push	{r0, r1, lr}
 8005cd8:	4601      	mov	r1, r0
 8005cda:	ab03      	add	r3, sp, #12
 8005cdc:	4805      	ldr	r0, [pc, #20]	@ (8005cf4 <fiprintf+0x20>)
 8005cde:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ce2:	6800      	ldr	r0, [r0, #0]
 8005ce4:	9301      	str	r3, [sp, #4]
 8005ce6:	f000 f83d 	bl	8005d64 <_vfiprintf_r>
 8005cea:	b002      	add	sp, #8
 8005cec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cf0:	b003      	add	sp, #12
 8005cf2:	4770      	bx	lr
 8005cf4:	2000001c 	.word	0x2000001c

08005cf8 <abort>:
 8005cf8:	2006      	movs	r0, #6
 8005cfa:	b508      	push	{r3, lr}
 8005cfc:	f000 fa06 	bl	800610c <raise>
 8005d00:	2001      	movs	r0, #1
 8005d02:	f7fb fb16 	bl	8001332 <_exit>

08005d06 <_malloc_usable_size_r>:
 8005d06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d0a:	1f18      	subs	r0, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	bfbc      	itt	lt
 8005d10:	580b      	ldrlt	r3, [r1, r0]
 8005d12:	18c0      	addlt	r0, r0, r3
 8005d14:	4770      	bx	lr

08005d16 <__sfputc_r>:
 8005d16:	6893      	ldr	r3, [r2, #8]
 8005d18:	b410      	push	{r4}
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	6093      	str	r3, [r2, #8]
 8005d20:	da07      	bge.n	8005d32 <__sfputc_r+0x1c>
 8005d22:	6994      	ldr	r4, [r2, #24]
 8005d24:	42a3      	cmp	r3, r4
 8005d26:	db01      	blt.n	8005d2c <__sfputc_r+0x16>
 8005d28:	290a      	cmp	r1, #10
 8005d2a:	d102      	bne.n	8005d32 <__sfputc_r+0x1c>
 8005d2c:	bc10      	pop	{r4}
 8005d2e:	f000 b931 	b.w	8005f94 <__swbuf_r>
 8005d32:	6813      	ldr	r3, [r2, #0]
 8005d34:	1c58      	adds	r0, r3, #1
 8005d36:	6010      	str	r0, [r2, #0]
 8005d38:	7019      	strb	r1, [r3, #0]
 8005d3a:	4608      	mov	r0, r1
 8005d3c:	bc10      	pop	{r4}
 8005d3e:	4770      	bx	lr

08005d40 <__sfputs_r>:
 8005d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d42:	4606      	mov	r6, r0
 8005d44:	460f      	mov	r7, r1
 8005d46:	4614      	mov	r4, r2
 8005d48:	18d5      	adds	r5, r2, r3
 8005d4a:	42ac      	cmp	r4, r5
 8005d4c:	d101      	bne.n	8005d52 <__sfputs_r+0x12>
 8005d4e:	2000      	movs	r0, #0
 8005d50:	e007      	b.n	8005d62 <__sfputs_r+0x22>
 8005d52:	463a      	mov	r2, r7
 8005d54:	4630      	mov	r0, r6
 8005d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d5a:	f7ff ffdc 	bl	8005d16 <__sfputc_r>
 8005d5e:	1c43      	adds	r3, r0, #1
 8005d60:	d1f3      	bne.n	8005d4a <__sfputs_r+0xa>
 8005d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005d64 <_vfiprintf_r>:
 8005d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d68:	460d      	mov	r5, r1
 8005d6a:	4614      	mov	r4, r2
 8005d6c:	4698      	mov	r8, r3
 8005d6e:	4606      	mov	r6, r0
 8005d70:	b09d      	sub	sp, #116	@ 0x74
 8005d72:	b118      	cbz	r0, 8005d7c <_vfiprintf_r+0x18>
 8005d74:	6a03      	ldr	r3, [r0, #32]
 8005d76:	b90b      	cbnz	r3, 8005d7c <_vfiprintf_r+0x18>
 8005d78:	f7fe f8fe 	bl	8003f78 <__sinit>
 8005d7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d7e:	07d9      	lsls	r1, r3, #31
 8005d80:	d405      	bmi.n	8005d8e <_vfiprintf_r+0x2a>
 8005d82:	89ab      	ldrh	r3, [r5, #12]
 8005d84:	059a      	lsls	r2, r3, #22
 8005d86:	d402      	bmi.n	8005d8e <_vfiprintf_r+0x2a>
 8005d88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d8a:	f7fe fa0c 	bl	80041a6 <__retarget_lock_acquire_recursive>
 8005d8e:	89ab      	ldrh	r3, [r5, #12]
 8005d90:	071b      	lsls	r3, r3, #28
 8005d92:	d501      	bpl.n	8005d98 <_vfiprintf_r+0x34>
 8005d94:	692b      	ldr	r3, [r5, #16]
 8005d96:	b99b      	cbnz	r3, 8005dc0 <_vfiprintf_r+0x5c>
 8005d98:	4629      	mov	r1, r5
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	f000 f938 	bl	8006010 <__swsetup_r>
 8005da0:	b170      	cbz	r0, 8005dc0 <_vfiprintf_r+0x5c>
 8005da2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005da4:	07dc      	lsls	r4, r3, #31
 8005da6:	d504      	bpl.n	8005db2 <_vfiprintf_r+0x4e>
 8005da8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dac:	b01d      	add	sp, #116	@ 0x74
 8005dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db2:	89ab      	ldrh	r3, [r5, #12]
 8005db4:	0598      	lsls	r0, r3, #22
 8005db6:	d4f7      	bmi.n	8005da8 <_vfiprintf_r+0x44>
 8005db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005dba:	f7fe f9f5 	bl	80041a8 <__retarget_lock_release_recursive>
 8005dbe:	e7f3      	b.n	8005da8 <_vfiprintf_r+0x44>
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dc4:	2320      	movs	r3, #32
 8005dc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005dca:	2330      	movs	r3, #48	@ 0x30
 8005dcc:	f04f 0901 	mov.w	r9, #1
 8005dd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005dd4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005f80 <_vfiprintf_r+0x21c>
 8005dd8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ddc:	4623      	mov	r3, r4
 8005dde:	469a      	mov	sl, r3
 8005de0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005de4:	b10a      	cbz	r2, 8005dea <_vfiprintf_r+0x86>
 8005de6:	2a25      	cmp	r2, #37	@ 0x25
 8005de8:	d1f9      	bne.n	8005dde <_vfiprintf_r+0x7a>
 8005dea:	ebba 0b04 	subs.w	fp, sl, r4
 8005dee:	d00b      	beq.n	8005e08 <_vfiprintf_r+0xa4>
 8005df0:	465b      	mov	r3, fp
 8005df2:	4622      	mov	r2, r4
 8005df4:	4629      	mov	r1, r5
 8005df6:	4630      	mov	r0, r6
 8005df8:	f7ff ffa2 	bl	8005d40 <__sfputs_r>
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	f000 80a7 	beq.w	8005f50 <_vfiprintf_r+0x1ec>
 8005e02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e04:	445a      	add	r2, fp
 8005e06:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e08:	f89a 3000 	ldrb.w	r3, [sl]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f000 809f 	beq.w	8005f50 <_vfiprintf_r+0x1ec>
 8005e12:	2300      	movs	r3, #0
 8005e14:	f04f 32ff 	mov.w	r2, #4294967295
 8005e18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005e1c:	f10a 0a01 	add.w	sl, sl, #1
 8005e20:	9304      	str	r3, [sp, #16]
 8005e22:	9307      	str	r3, [sp, #28]
 8005e24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005e28:	931a      	str	r3, [sp, #104]	@ 0x68
 8005e2a:	4654      	mov	r4, sl
 8005e2c:	2205      	movs	r2, #5
 8005e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e32:	4853      	ldr	r0, [pc, #332]	@ (8005f80 <_vfiprintf_r+0x21c>)
 8005e34:	f7fe f9b9 	bl	80041aa <memchr>
 8005e38:	9a04      	ldr	r2, [sp, #16]
 8005e3a:	b9d8      	cbnz	r0, 8005e74 <_vfiprintf_r+0x110>
 8005e3c:	06d1      	lsls	r1, r2, #27
 8005e3e:	bf44      	itt	mi
 8005e40:	2320      	movmi	r3, #32
 8005e42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e46:	0713      	lsls	r3, r2, #28
 8005e48:	bf44      	itt	mi
 8005e4a:	232b      	movmi	r3, #43	@ 0x2b
 8005e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005e50:	f89a 3000 	ldrb.w	r3, [sl]
 8005e54:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e56:	d015      	beq.n	8005e84 <_vfiprintf_r+0x120>
 8005e58:	4654      	mov	r4, sl
 8005e5a:	2000      	movs	r0, #0
 8005e5c:	f04f 0c0a 	mov.w	ip, #10
 8005e60:	9a07      	ldr	r2, [sp, #28]
 8005e62:	4621      	mov	r1, r4
 8005e64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e68:	3b30      	subs	r3, #48	@ 0x30
 8005e6a:	2b09      	cmp	r3, #9
 8005e6c:	d94b      	bls.n	8005f06 <_vfiprintf_r+0x1a2>
 8005e6e:	b1b0      	cbz	r0, 8005e9e <_vfiprintf_r+0x13a>
 8005e70:	9207      	str	r2, [sp, #28]
 8005e72:	e014      	b.n	8005e9e <_vfiprintf_r+0x13a>
 8005e74:	eba0 0308 	sub.w	r3, r0, r8
 8005e78:	fa09 f303 	lsl.w	r3, r9, r3
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	46a2      	mov	sl, r4
 8005e80:	9304      	str	r3, [sp, #16]
 8005e82:	e7d2      	b.n	8005e2a <_vfiprintf_r+0xc6>
 8005e84:	9b03      	ldr	r3, [sp, #12]
 8005e86:	1d19      	adds	r1, r3, #4
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	9103      	str	r1, [sp, #12]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	bfbb      	ittet	lt
 8005e90:	425b      	neglt	r3, r3
 8005e92:	f042 0202 	orrlt.w	r2, r2, #2
 8005e96:	9307      	strge	r3, [sp, #28]
 8005e98:	9307      	strlt	r3, [sp, #28]
 8005e9a:	bfb8      	it	lt
 8005e9c:	9204      	strlt	r2, [sp, #16]
 8005e9e:	7823      	ldrb	r3, [r4, #0]
 8005ea0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005ea2:	d10a      	bne.n	8005eba <_vfiprintf_r+0x156>
 8005ea4:	7863      	ldrb	r3, [r4, #1]
 8005ea6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ea8:	d132      	bne.n	8005f10 <_vfiprintf_r+0x1ac>
 8005eaa:	9b03      	ldr	r3, [sp, #12]
 8005eac:	3402      	adds	r4, #2
 8005eae:	1d1a      	adds	r2, r3, #4
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	9203      	str	r2, [sp, #12]
 8005eb4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005eb8:	9305      	str	r3, [sp, #20]
 8005eba:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005f84 <_vfiprintf_r+0x220>
 8005ebe:	2203      	movs	r2, #3
 8005ec0:	4650      	mov	r0, sl
 8005ec2:	7821      	ldrb	r1, [r4, #0]
 8005ec4:	f7fe f971 	bl	80041aa <memchr>
 8005ec8:	b138      	cbz	r0, 8005eda <_vfiprintf_r+0x176>
 8005eca:	2240      	movs	r2, #64	@ 0x40
 8005ecc:	9b04      	ldr	r3, [sp, #16]
 8005ece:	eba0 000a 	sub.w	r0, r0, sl
 8005ed2:	4082      	lsls	r2, r0
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	3401      	adds	r4, #1
 8005ed8:	9304      	str	r3, [sp, #16]
 8005eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ede:	2206      	movs	r2, #6
 8005ee0:	4829      	ldr	r0, [pc, #164]	@ (8005f88 <_vfiprintf_r+0x224>)
 8005ee2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ee6:	f7fe f960 	bl	80041aa <memchr>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d03f      	beq.n	8005f6e <_vfiprintf_r+0x20a>
 8005eee:	4b27      	ldr	r3, [pc, #156]	@ (8005f8c <_vfiprintf_r+0x228>)
 8005ef0:	bb1b      	cbnz	r3, 8005f3a <_vfiprintf_r+0x1d6>
 8005ef2:	9b03      	ldr	r3, [sp, #12]
 8005ef4:	3307      	adds	r3, #7
 8005ef6:	f023 0307 	bic.w	r3, r3, #7
 8005efa:	3308      	adds	r3, #8
 8005efc:	9303      	str	r3, [sp, #12]
 8005efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f00:	443b      	add	r3, r7
 8005f02:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f04:	e76a      	b.n	8005ddc <_vfiprintf_r+0x78>
 8005f06:	460c      	mov	r4, r1
 8005f08:	2001      	movs	r0, #1
 8005f0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005f0e:	e7a8      	b.n	8005e62 <_vfiprintf_r+0xfe>
 8005f10:	2300      	movs	r3, #0
 8005f12:	f04f 0c0a 	mov.w	ip, #10
 8005f16:	4619      	mov	r1, r3
 8005f18:	3401      	adds	r4, #1
 8005f1a:	9305      	str	r3, [sp, #20]
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f22:	3a30      	subs	r2, #48	@ 0x30
 8005f24:	2a09      	cmp	r2, #9
 8005f26:	d903      	bls.n	8005f30 <_vfiprintf_r+0x1cc>
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d0c6      	beq.n	8005eba <_vfiprintf_r+0x156>
 8005f2c:	9105      	str	r1, [sp, #20]
 8005f2e:	e7c4      	b.n	8005eba <_vfiprintf_r+0x156>
 8005f30:	4604      	mov	r4, r0
 8005f32:	2301      	movs	r3, #1
 8005f34:	fb0c 2101 	mla	r1, ip, r1, r2
 8005f38:	e7f0      	b.n	8005f1c <_vfiprintf_r+0x1b8>
 8005f3a:	ab03      	add	r3, sp, #12
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	462a      	mov	r2, r5
 8005f40:	4630      	mov	r0, r6
 8005f42:	4b13      	ldr	r3, [pc, #76]	@ (8005f90 <_vfiprintf_r+0x22c>)
 8005f44:	a904      	add	r1, sp, #16
 8005f46:	f7fd fbcd 	bl	80036e4 <_printf_float>
 8005f4a:	4607      	mov	r7, r0
 8005f4c:	1c78      	adds	r0, r7, #1
 8005f4e:	d1d6      	bne.n	8005efe <_vfiprintf_r+0x19a>
 8005f50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f52:	07d9      	lsls	r1, r3, #31
 8005f54:	d405      	bmi.n	8005f62 <_vfiprintf_r+0x1fe>
 8005f56:	89ab      	ldrh	r3, [r5, #12]
 8005f58:	059a      	lsls	r2, r3, #22
 8005f5a:	d402      	bmi.n	8005f62 <_vfiprintf_r+0x1fe>
 8005f5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f5e:	f7fe f923 	bl	80041a8 <__retarget_lock_release_recursive>
 8005f62:	89ab      	ldrh	r3, [r5, #12]
 8005f64:	065b      	lsls	r3, r3, #25
 8005f66:	f53f af1f 	bmi.w	8005da8 <_vfiprintf_r+0x44>
 8005f6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f6c:	e71e      	b.n	8005dac <_vfiprintf_r+0x48>
 8005f6e:	ab03      	add	r3, sp, #12
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	462a      	mov	r2, r5
 8005f74:	4630      	mov	r0, r6
 8005f76:	4b06      	ldr	r3, [pc, #24]	@ (8005f90 <_vfiprintf_r+0x22c>)
 8005f78:	a904      	add	r1, sp, #16
 8005f7a:	f7fd fe51 	bl	8003c20 <_printf_i>
 8005f7e:	e7e4      	b.n	8005f4a <_vfiprintf_r+0x1e6>
 8005f80:	080064d0 	.word	0x080064d0
 8005f84:	080064d6 	.word	0x080064d6
 8005f88:	080064da 	.word	0x080064da
 8005f8c:	080036e5 	.word	0x080036e5
 8005f90:	08005d41 	.word	0x08005d41

08005f94 <__swbuf_r>:
 8005f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f96:	460e      	mov	r6, r1
 8005f98:	4614      	mov	r4, r2
 8005f9a:	4605      	mov	r5, r0
 8005f9c:	b118      	cbz	r0, 8005fa6 <__swbuf_r+0x12>
 8005f9e:	6a03      	ldr	r3, [r0, #32]
 8005fa0:	b90b      	cbnz	r3, 8005fa6 <__swbuf_r+0x12>
 8005fa2:	f7fd ffe9 	bl	8003f78 <__sinit>
 8005fa6:	69a3      	ldr	r3, [r4, #24]
 8005fa8:	60a3      	str	r3, [r4, #8]
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	071a      	lsls	r2, r3, #28
 8005fae:	d501      	bpl.n	8005fb4 <__swbuf_r+0x20>
 8005fb0:	6923      	ldr	r3, [r4, #16]
 8005fb2:	b943      	cbnz	r3, 8005fc6 <__swbuf_r+0x32>
 8005fb4:	4621      	mov	r1, r4
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	f000 f82a 	bl	8006010 <__swsetup_r>
 8005fbc:	b118      	cbz	r0, 8005fc6 <__swbuf_r+0x32>
 8005fbe:	f04f 37ff 	mov.w	r7, #4294967295
 8005fc2:	4638      	mov	r0, r7
 8005fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	6922      	ldr	r2, [r4, #16]
 8005fca:	b2f6      	uxtb	r6, r6
 8005fcc:	1a98      	subs	r0, r3, r2
 8005fce:	6963      	ldr	r3, [r4, #20]
 8005fd0:	4637      	mov	r7, r6
 8005fd2:	4283      	cmp	r3, r0
 8005fd4:	dc05      	bgt.n	8005fe2 <__swbuf_r+0x4e>
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	4628      	mov	r0, r5
 8005fda:	f7ff fd9b 	bl	8005b14 <_fflush_r>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d1ed      	bne.n	8005fbe <__swbuf_r+0x2a>
 8005fe2:	68a3      	ldr	r3, [r4, #8]
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	60a3      	str	r3, [r4, #8]
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	1c5a      	adds	r2, r3, #1
 8005fec:	6022      	str	r2, [r4, #0]
 8005fee:	701e      	strb	r6, [r3, #0]
 8005ff0:	6962      	ldr	r2, [r4, #20]
 8005ff2:	1c43      	adds	r3, r0, #1
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d004      	beq.n	8006002 <__swbuf_r+0x6e>
 8005ff8:	89a3      	ldrh	r3, [r4, #12]
 8005ffa:	07db      	lsls	r3, r3, #31
 8005ffc:	d5e1      	bpl.n	8005fc2 <__swbuf_r+0x2e>
 8005ffe:	2e0a      	cmp	r6, #10
 8006000:	d1df      	bne.n	8005fc2 <__swbuf_r+0x2e>
 8006002:	4621      	mov	r1, r4
 8006004:	4628      	mov	r0, r5
 8006006:	f7ff fd85 	bl	8005b14 <_fflush_r>
 800600a:	2800      	cmp	r0, #0
 800600c:	d0d9      	beq.n	8005fc2 <__swbuf_r+0x2e>
 800600e:	e7d6      	b.n	8005fbe <__swbuf_r+0x2a>

08006010 <__swsetup_r>:
 8006010:	b538      	push	{r3, r4, r5, lr}
 8006012:	4b29      	ldr	r3, [pc, #164]	@ (80060b8 <__swsetup_r+0xa8>)
 8006014:	4605      	mov	r5, r0
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	460c      	mov	r4, r1
 800601a:	b118      	cbz	r0, 8006024 <__swsetup_r+0x14>
 800601c:	6a03      	ldr	r3, [r0, #32]
 800601e:	b90b      	cbnz	r3, 8006024 <__swsetup_r+0x14>
 8006020:	f7fd ffaa 	bl	8003f78 <__sinit>
 8006024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006028:	0719      	lsls	r1, r3, #28
 800602a:	d422      	bmi.n	8006072 <__swsetup_r+0x62>
 800602c:	06da      	lsls	r2, r3, #27
 800602e:	d407      	bmi.n	8006040 <__swsetup_r+0x30>
 8006030:	2209      	movs	r2, #9
 8006032:	602a      	str	r2, [r5, #0]
 8006034:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006038:	f04f 30ff 	mov.w	r0, #4294967295
 800603c:	81a3      	strh	r3, [r4, #12]
 800603e:	e033      	b.n	80060a8 <__swsetup_r+0x98>
 8006040:	0758      	lsls	r0, r3, #29
 8006042:	d512      	bpl.n	800606a <__swsetup_r+0x5a>
 8006044:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006046:	b141      	cbz	r1, 800605a <__swsetup_r+0x4a>
 8006048:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800604c:	4299      	cmp	r1, r3
 800604e:	d002      	beq.n	8006056 <__swsetup_r+0x46>
 8006050:	4628      	mov	r0, r5
 8006052:	f7fe ff09 	bl	8004e68 <_free_r>
 8006056:	2300      	movs	r3, #0
 8006058:	6363      	str	r3, [r4, #52]	@ 0x34
 800605a:	89a3      	ldrh	r3, [r4, #12]
 800605c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006060:	81a3      	strh	r3, [r4, #12]
 8006062:	2300      	movs	r3, #0
 8006064:	6063      	str	r3, [r4, #4]
 8006066:	6923      	ldr	r3, [r4, #16]
 8006068:	6023      	str	r3, [r4, #0]
 800606a:	89a3      	ldrh	r3, [r4, #12]
 800606c:	f043 0308 	orr.w	r3, r3, #8
 8006070:	81a3      	strh	r3, [r4, #12]
 8006072:	6923      	ldr	r3, [r4, #16]
 8006074:	b94b      	cbnz	r3, 800608a <__swsetup_r+0x7a>
 8006076:	89a3      	ldrh	r3, [r4, #12]
 8006078:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800607c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006080:	d003      	beq.n	800608a <__swsetup_r+0x7a>
 8006082:	4621      	mov	r1, r4
 8006084:	4628      	mov	r0, r5
 8006086:	f000 f882 	bl	800618e <__smakebuf_r>
 800608a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800608e:	f013 0201 	ands.w	r2, r3, #1
 8006092:	d00a      	beq.n	80060aa <__swsetup_r+0x9a>
 8006094:	2200      	movs	r2, #0
 8006096:	60a2      	str	r2, [r4, #8]
 8006098:	6962      	ldr	r2, [r4, #20]
 800609a:	4252      	negs	r2, r2
 800609c:	61a2      	str	r2, [r4, #24]
 800609e:	6922      	ldr	r2, [r4, #16]
 80060a0:	b942      	cbnz	r2, 80060b4 <__swsetup_r+0xa4>
 80060a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80060a6:	d1c5      	bne.n	8006034 <__swsetup_r+0x24>
 80060a8:	bd38      	pop	{r3, r4, r5, pc}
 80060aa:	0799      	lsls	r1, r3, #30
 80060ac:	bf58      	it	pl
 80060ae:	6962      	ldrpl	r2, [r4, #20]
 80060b0:	60a2      	str	r2, [r4, #8]
 80060b2:	e7f4      	b.n	800609e <__swsetup_r+0x8e>
 80060b4:	2000      	movs	r0, #0
 80060b6:	e7f7      	b.n	80060a8 <__swsetup_r+0x98>
 80060b8:	2000001c 	.word	0x2000001c

080060bc <_raise_r>:
 80060bc:	291f      	cmp	r1, #31
 80060be:	b538      	push	{r3, r4, r5, lr}
 80060c0:	4605      	mov	r5, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	d904      	bls.n	80060d0 <_raise_r+0x14>
 80060c6:	2316      	movs	r3, #22
 80060c8:	6003      	str	r3, [r0, #0]
 80060ca:	f04f 30ff 	mov.w	r0, #4294967295
 80060ce:	bd38      	pop	{r3, r4, r5, pc}
 80060d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80060d2:	b112      	cbz	r2, 80060da <_raise_r+0x1e>
 80060d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060d8:	b94b      	cbnz	r3, 80060ee <_raise_r+0x32>
 80060da:	4628      	mov	r0, r5
 80060dc:	f000 f830 	bl	8006140 <_getpid_r>
 80060e0:	4622      	mov	r2, r4
 80060e2:	4601      	mov	r1, r0
 80060e4:	4628      	mov	r0, r5
 80060e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060ea:	f000 b817 	b.w	800611c <_kill_r>
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d00a      	beq.n	8006108 <_raise_r+0x4c>
 80060f2:	1c59      	adds	r1, r3, #1
 80060f4:	d103      	bne.n	80060fe <_raise_r+0x42>
 80060f6:	2316      	movs	r3, #22
 80060f8:	6003      	str	r3, [r0, #0]
 80060fa:	2001      	movs	r0, #1
 80060fc:	e7e7      	b.n	80060ce <_raise_r+0x12>
 80060fe:	2100      	movs	r1, #0
 8006100:	4620      	mov	r0, r4
 8006102:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006106:	4798      	blx	r3
 8006108:	2000      	movs	r0, #0
 800610a:	e7e0      	b.n	80060ce <_raise_r+0x12>

0800610c <raise>:
 800610c:	4b02      	ldr	r3, [pc, #8]	@ (8006118 <raise+0xc>)
 800610e:	4601      	mov	r1, r0
 8006110:	6818      	ldr	r0, [r3, #0]
 8006112:	f7ff bfd3 	b.w	80060bc <_raise_r>
 8006116:	bf00      	nop
 8006118:	2000001c 	.word	0x2000001c

0800611c <_kill_r>:
 800611c:	b538      	push	{r3, r4, r5, lr}
 800611e:	2300      	movs	r3, #0
 8006120:	4d06      	ldr	r5, [pc, #24]	@ (800613c <_kill_r+0x20>)
 8006122:	4604      	mov	r4, r0
 8006124:	4608      	mov	r0, r1
 8006126:	4611      	mov	r1, r2
 8006128:	602b      	str	r3, [r5, #0]
 800612a:	f7fb f8f2 	bl	8001312 <_kill>
 800612e:	1c43      	adds	r3, r0, #1
 8006130:	d102      	bne.n	8006138 <_kill_r+0x1c>
 8006132:	682b      	ldr	r3, [r5, #0]
 8006134:	b103      	cbz	r3, 8006138 <_kill_r+0x1c>
 8006136:	6023      	str	r3, [r4, #0]
 8006138:	bd38      	pop	{r3, r4, r5, pc}
 800613a:	bf00      	nop
 800613c:	20000438 	.word	0x20000438

08006140 <_getpid_r>:
 8006140:	f7fb b8e0 	b.w	8001304 <_getpid>

08006144 <__swhatbuf_r>:
 8006144:	b570      	push	{r4, r5, r6, lr}
 8006146:	460c      	mov	r4, r1
 8006148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800614c:	4615      	mov	r5, r2
 800614e:	2900      	cmp	r1, #0
 8006150:	461e      	mov	r6, r3
 8006152:	b096      	sub	sp, #88	@ 0x58
 8006154:	da0c      	bge.n	8006170 <__swhatbuf_r+0x2c>
 8006156:	89a3      	ldrh	r3, [r4, #12]
 8006158:	2100      	movs	r1, #0
 800615a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800615e:	bf14      	ite	ne
 8006160:	2340      	movne	r3, #64	@ 0x40
 8006162:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006166:	2000      	movs	r0, #0
 8006168:	6031      	str	r1, [r6, #0]
 800616a:	602b      	str	r3, [r5, #0]
 800616c:	b016      	add	sp, #88	@ 0x58
 800616e:	bd70      	pop	{r4, r5, r6, pc}
 8006170:	466a      	mov	r2, sp
 8006172:	f000 f849 	bl	8006208 <_fstat_r>
 8006176:	2800      	cmp	r0, #0
 8006178:	dbed      	blt.n	8006156 <__swhatbuf_r+0x12>
 800617a:	9901      	ldr	r1, [sp, #4]
 800617c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006180:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006184:	4259      	negs	r1, r3
 8006186:	4159      	adcs	r1, r3
 8006188:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800618c:	e7eb      	b.n	8006166 <__swhatbuf_r+0x22>

0800618e <__smakebuf_r>:
 800618e:	898b      	ldrh	r3, [r1, #12]
 8006190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006192:	079d      	lsls	r5, r3, #30
 8006194:	4606      	mov	r6, r0
 8006196:	460c      	mov	r4, r1
 8006198:	d507      	bpl.n	80061aa <__smakebuf_r+0x1c>
 800619a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800619e:	6023      	str	r3, [r4, #0]
 80061a0:	6123      	str	r3, [r4, #16]
 80061a2:	2301      	movs	r3, #1
 80061a4:	6163      	str	r3, [r4, #20]
 80061a6:	b003      	add	sp, #12
 80061a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061aa:	466a      	mov	r2, sp
 80061ac:	ab01      	add	r3, sp, #4
 80061ae:	f7ff ffc9 	bl	8006144 <__swhatbuf_r>
 80061b2:	9f00      	ldr	r7, [sp, #0]
 80061b4:	4605      	mov	r5, r0
 80061b6:	4639      	mov	r1, r7
 80061b8:	4630      	mov	r0, r6
 80061ba:	f7fe fec7 	bl	8004f4c <_malloc_r>
 80061be:	b948      	cbnz	r0, 80061d4 <__smakebuf_r+0x46>
 80061c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061c4:	059a      	lsls	r2, r3, #22
 80061c6:	d4ee      	bmi.n	80061a6 <__smakebuf_r+0x18>
 80061c8:	f023 0303 	bic.w	r3, r3, #3
 80061cc:	f043 0302 	orr.w	r3, r3, #2
 80061d0:	81a3      	strh	r3, [r4, #12]
 80061d2:	e7e2      	b.n	800619a <__smakebuf_r+0xc>
 80061d4:	89a3      	ldrh	r3, [r4, #12]
 80061d6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80061da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061de:	81a3      	strh	r3, [r4, #12]
 80061e0:	9b01      	ldr	r3, [sp, #4]
 80061e2:	6020      	str	r0, [r4, #0]
 80061e4:	b15b      	cbz	r3, 80061fe <__smakebuf_r+0x70>
 80061e6:	4630      	mov	r0, r6
 80061e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061ec:	f000 f81e 	bl	800622c <_isatty_r>
 80061f0:	b128      	cbz	r0, 80061fe <__smakebuf_r+0x70>
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	f023 0303 	bic.w	r3, r3, #3
 80061f8:	f043 0301 	orr.w	r3, r3, #1
 80061fc:	81a3      	strh	r3, [r4, #12]
 80061fe:	89a3      	ldrh	r3, [r4, #12]
 8006200:	431d      	orrs	r5, r3
 8006202:	81a5      	strh	r5, [r4, #12]
 8006204:	e7cf      	b.n	80061a6 <__smakebuf_r+0x18>
	...

08006208 <_fstat_r>:
 8006208:	b538      	push	{r3, r4, r5, lr}
 800620a:	2300      	movs	r3, #0
 800620c:	4d06      	ldr	r5, [pc, #24]	@ (8006228 <_fstat_r+0x20>)
 800620e:	4604      	mov	r4, r0
 8006210:	4608      	mov	r0, r1
 8006212:	4611      	mov	r1, r2
 8006214:	602b      	str	r3, [r5, #0]
 8006216:	f7fb f8db 	bl	80013d0 <_fstat>
 800621a:	1c43      	adds	r3, r0, #1
 800621c:	d102      	bne.n	8006224 <_fstat_r+0x1c>
 800621e:	682b      	ldr	r3, [r5, #0]
 8006220:	b103      	cbz	r3, 8006224 <_fstat_r+0x1c>
 8006222:	6023      	str	r3, [r4, #0]
 8006224:	bd38      	pop	{r3, r4, r5, pc}
 8006226:	bf00      	nop
 8006228:	20000438 	.word	0x20000438

0800622c <_isatty_r>:
 800622c:	b538      	push	{r3, r4, r5, lr}
 800622e:	2300      	movs	r3, #0
 8006230:	4d05      	ldr	r5, [pc, #20]	@ (8006248 <_isatty_r+0x1c>)
 8006232:	4604      	mov	r4, r0
 8006234:	4608      	mov	r0, r1
 8006236:	602b      	str	r3, [r5, #0]
 8006238:	f7fb f8d9 	bl	80013ee <_isatty>
 800623c:	1c43      	adds	r3, r0, #1
 800623e:	d102      	bne.n	8006246 <_isatty_r+0x1a>
 8006240:	682b      	ldr	r3, [r5, #0]
 8006242:	b103      	cbz	r3, 8006246 <_isatty_r+0x1a>
 8006244:	6023      	str	r3, [r4, #0]
 8006246:	bd38      	pop	{r3, r4, r5, pc}
 8006248:	20000438 	.word	0x20000438

0800624c <_init>:
 800624c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800624e:	bf00      	nop
 8006250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006252:	bc08      	pop	{r3}
 8006254:	469e      	mov	lr, r3
 8006256:	4770      	bx	lr

08006258 <_fini>:
 8006258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800625a:	bf00      	nop
 800625c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800625e:	bc08      	pop	{r3}
 8006260:	469e      	mov	lr, r3
 8006262:	4770      	bx	lr
