
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 172385                       # Simulator instruction rate (inst/s)
host_mem_usage                              201523424                       # Number of bytes of host memory used
host_op_rate                                   195761                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 56960.33                       # Real time elapsed on the host
host_tick_rate                               18655079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9819110367                       # Number of instructions simulated
sim_ops                                   11150637579                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599526578                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  213                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  246                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1886614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3773091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    86.225732                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      183338894                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    212626661                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      3192747                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    415988473                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     23891144                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     23897701                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         6557                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      536295487                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       34292852                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          124                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        838208325                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       813268552                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      3191726                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         510449191                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    207659635                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     31470244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    178439470                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   2960078964                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3370774573                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2524971979                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.334975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.426007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1540010952     60.99%     60.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    421037564     16.67%     77.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    128447995      5.09%     82.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     77451165      3.07%     85.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     48268233      1.91%     87.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     37258750      1.48%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     34020033      1.35%     90.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     30817652      1.22%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    207659635      8.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2524971979                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     31589835                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2798909476                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            662732741                       # Number of loads committed
system.switch_cpus0.commit.membars           38462887                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   1849941056     54.88%     54.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     63109748      1.87%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     56.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     58147840      1.73%     58.48% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     38463663      1.14%     59.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     15829094      0.47%     60.09% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     52450044      1.56%     61.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     63119303      1.87%     63.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      8832252      0.26%     63.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     54759833      1.62%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      3496532      0.10%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    662732741     19.66%     85.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    499892467     14.83%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3370774573                       # Class of committed instruction
system.switch_cpus0.commit.refs            1162625208                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        519285999                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         2960078964                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3370774573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.860856                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860856                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1866135343                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred         1034                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    181872385                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3579954138                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       159561711                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        388765182                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       3236397                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         2571                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    130501482                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          536295487                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        383541039                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2160003065                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes      1699710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3192946968                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        6474836                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.210460                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    384959543                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    241522890                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.253020                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2548200120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.423133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.753463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1881113330     73.82%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        82980888      3.26%     77.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        42259939      1.66%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        71561324      2.81%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        86502991      3.39%     84.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        29829283      1.17%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        19717239      0.77%     86.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        43100305      1.69%     88.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       291134821     11.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2548200120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      4313416                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       524725295                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.384150                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1253896847                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         506980589                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      108579133                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    693176749                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     31582085                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        32531                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    514004623                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3548761386                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    746916258                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5514435                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3527091722                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1396771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     74274088                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       3236397                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     75870749                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          800                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     50495129                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         4819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        75874                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     57062220                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     30443975                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores     14112123                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        75874                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1767714                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2545702                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3430775144                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3468100649                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600291                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2059462524                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.361000                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3468715504                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3599103395                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2156904998                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.161635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161635                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           68      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   1896753341     53.69%     53.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     63140361      1.79%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     61672183      1.75%     57.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     38464908      1.09%     58.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     17258220      0.49%     58.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     54147557      1.53%     60.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     63119323      1.79%     62.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv     10572917      0.30%     62.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     67721286      1.92%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     64.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3496532      0.10%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc           49      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     64.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    747315836     21.15%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    508943578     14.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3532606159                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           89836029                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.025431                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        5049181      5.62%      5.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         11915      0.01%      5.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          148      0.00%      5.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      6802864      7.57%     13.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      4375322      4.87%     18.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            1      0.00%     18.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      3291750      3.66%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     21.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      35732100     39.77%     61.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     34572748     38.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    2980411088                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8447040750                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   2906861659                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   2995412538                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3517179300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3532606159                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     31582086                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    177986692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        43119                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       111842                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    343730628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2548200120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.386314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.995372                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1331148354     52.24%     52.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    411203305     16.14%     68.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    243109400      9.54%     77.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    158553728      6.22%     84.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    146541057      5.75%     89.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     91484246      3.59%     93.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     83247245      3.27%     96.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     46848338      1.84%     98.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     36064447      1.42%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2548200120                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.386314                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     642031032                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads   1256250834                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    561238990                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    731411098                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     47626918                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     54673099                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    693176749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    514004623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     5589675339                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     362722324                       # number of misc regfile writes
system.switch_cpus0.numCycles              2548200303                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      201262735                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3599293122                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      43623521                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       220831441                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents     109892363                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        16222                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6803291888                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3561694809                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3835675595                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        457160374                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      60172331                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       3236397                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    282928893                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       236382361                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3579356721                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles   1382780275                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     43030614                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        658676299                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     31582306                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    804616805                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5866523618                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         7121661144                       # The number of ROB writes
system.switch_cpus0.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       664066451                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      418665735                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    37.198856                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      178236339                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    479144682                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3479874                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    470946300                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     27503543                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     27515345                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses        11802                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      596049488                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       35439751                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          207                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        885934554                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       856873910                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3478527                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         570754140                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    197376186                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     36226819                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    179141757                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2892746783                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3284348039                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2524920911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.300773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.401954                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1574282886     62.35%     62.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    402601294     15.95%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    111233535      4.41%     82.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     77871306      3.08%     85.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     63146353      2.50%     88.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     29451268      1.17%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     35892064      1.42%     90.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     33066019      1.31%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    197376186      7.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2524920911                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     32339528                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2654904718                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            649451318                       # Number of loads committed
system.switch_cpus1.commit.membars           40251334                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1842185898     56.09%     56.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     12115832      0.37%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     66939565      2.04%     58.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     44277173      1.35%     59.85% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     18222225      0.55%     60.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     60377482      1.84%     62.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     72660530      2.21%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv     10167803      0.31%     64.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     63039480      1.92%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      4025006      0.12%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    649451318     19.77%     86.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    440885727     13.42%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3284348039                       # Class of committed instruction
system.switch_cpus1.commit.refs            1090337045                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        512753981                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2892746783                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3284348039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.880893                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880893                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1829677592                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1367                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    177841216                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3494902258                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       187834915                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        423359738                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3492377                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         5611                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    103835274                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          596049488                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        387009477                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2155159604                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       836420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3120213952                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles          101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        6987448                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.233910                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    389546433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    241179633                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.224478                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2548199897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.384652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.721093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1887596046     74.08%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        91913379      3.61%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        48460316      1.90%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        63541514      2.49%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        85505654      3.36%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        25701861      1.01%     86.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        28153052      1.10%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        29163704      1.14%     88.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       288164371     11.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2548199897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3906281                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       584071897                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.337557                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1150973702                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         446246257                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       19800654                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    678025392                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     36354986                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        79956                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    450546413                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3463489797                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    704727445                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5582832                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3408361915                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents           104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1576280                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3492377                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1589195                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     16504101                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        18791                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     28309057                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28574069                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      9660685                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        18791                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1861305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2044976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3387263646                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3377835783                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.588371                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       1992966476                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.325577                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3378711188                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3242244966                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2029425364                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.135212                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135212                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1884865780     55.21%     55.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     12116399      0.35%     55.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     70996918      2.08%     57.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     44278540      1.30%     58.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     19186326      0.56%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     62333366      1.83%     61.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     72660543      2.13%     63.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     12172131      0.36%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     77967542      2.28%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      4025006      0.12%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            6      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    704755908     20.64%     86.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    448586222     13.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3413944751                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           70171915                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.020554                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        5122191      7.30%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            30      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          177      0.00%      7.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      8687909     12.38%     19.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4692319      6.69%     26.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            2      0.00%     26.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1989590      2.84%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      20622636     29.39%     58.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     29057061     41.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2875257507                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8250877069                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2818671475                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2898434268                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3427134808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3413944751                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     36354989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    179141739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9143                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       128170                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    376332891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2548199897                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.339748                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.024288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1419014029     55.69%     55.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    363976162     14.28%     69.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    214253181      8.41%     78.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    142821068      5.60%     83.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    150082628      5.89%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     82147371      3.22%     93.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     88018850      3.45%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     49274308      1.93%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     38612300      1.52%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2548199897                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.339747                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     608859095                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1195393384                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    559164308                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    744215793                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     18078756                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     24155822                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    678025392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    450546413                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5206996055                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     417551073                       # number of misc regfile writes
system.switch_cpus1.numCycles              2548200303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       27605630                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3600661689                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      12800734                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       237139908                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     163937856                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        16811                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6627148155                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3473686005                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3845278200                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        477833726                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents         14674                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3492377                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    256537907                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       244616471                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3243360598                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1545590348                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     49535019                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        536349364                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     36355234                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    864299049                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5791031323                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6950259098                       # The number of ROB writes
system.switch_cpus1.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       706790892                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      453010870                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         2210                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15660270                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     31320543                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            651                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1885339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1050801                       # Transaction distribution
system.membus.trans_dist::CleanEvict           835677                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1274                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1885339                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2829127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2830577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5659704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5659704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    187907968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    188081024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    375988992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               375988992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1886613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1886613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1886613                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6968264962                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6977397183                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17959520395                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     60442368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     60266624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         120716288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         7296                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     67191680                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       67191680                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       472206                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       470833                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             943096                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       524935                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            524935                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     56881606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     56716216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            113604688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            6866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      63233305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            63233305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      63233305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     56881606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     56716216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           176837993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1049870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples    944042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples    941234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000296959848                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        58748                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        58748                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3611137                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            991885                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     943096                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    524935                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1886192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1049870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   802                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           119028                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           118561                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           115750                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           118175                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           116983                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           110749                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           117537                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           130233                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           133070                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           125107                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          112787                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          109961                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          117738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          112336                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          113043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          114332                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            69078                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            66212                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            65490                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            64386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            64852                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            60682                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            63834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            70632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            75111                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            72726                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           60440                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           58314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           64850                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           60928                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           64598                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           67710                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 46005049784                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                9426950000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            81356112284                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24400.81                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43150.81                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  946002                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 477030                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.18                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.44                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1886192                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1049870                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 922671                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 924741                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  19924                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  17828                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    110                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     98                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 51719                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 52381                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 58587                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 58751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 58929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 58939                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 58953                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 58932                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 58906                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 58965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 58981                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 59080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 59509                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 60330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 59827                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 58771                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 58752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 58751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   765                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    27                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1512198                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.226145                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   122.265745                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    20.355035                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       110646      7.32%      7.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1392057     92.06%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         9245      0.61%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          179      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            7      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1512198                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        58748                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     32.092293                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.379760                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.471225                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3              3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             23      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           222      0.38%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1332      2.27%      2.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         3528      6.01%      8.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         6512     11.08%     19.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         8568     14.58%     34.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         9047     15.40%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         8664     14.75%     64.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         7044     11.99%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         5018      8.54%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3562      6.06%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2287      3.89%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1407      2.39%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          751      1.28%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          395      0.67%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          187      0.32%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          104      0.18%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           55      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           22      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        58748                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        58748                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.870276                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.852700                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.785271                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6315     10.75%     10.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             652      1.11%     11.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           48697     82.89%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             677      1.15%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            2308      3.93%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              31      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              65      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        58748                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             120664960                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  51328                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               67189952                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              120716288                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            67191680                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      113.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       63.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   113.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    63.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.38                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062599471307                       # Total gap between requests
system.mem_ctrls0.avgGap                    723826.32                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     60418688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     60238976                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     67189952                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 3252.401223186799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 56859321.398883551359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3613.779136874221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 56690196.535277836025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 63231678.839890703559                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data       944412                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data       941666                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1049870                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      2285562                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  40794046860                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2532350                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  40557247512                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24594133120448                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     42325.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     43195.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     42205.83                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     43069.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  23425884.27                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5382174840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2860686180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6699990360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2738813940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    358219579710                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    106379620320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      566161400790                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       532.807880                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 273100065160                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 754017001418                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5414940300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2878105230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         6761694240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2741366520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    359761022730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    105081562080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      566519226540                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       533.144625                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 269716707508                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 757400359070                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     60454144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     60309760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         120770176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         6272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     67310848                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       67310848                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       472298                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       471170                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             943517                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       525866                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            525866                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     56892689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     56756811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            113655402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            5903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      63345453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            63345453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      63345453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     56892689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     56756811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           177000854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1051732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples    944175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    941940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000284387694                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        58839                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        58839                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3613209                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            993683                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     943517                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    525866                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1887034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1051732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   821                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           118317                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           119446                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           115416                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           118527                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           117235                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           111444                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           118794                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           129356                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           131903                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           125792                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          112379                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          110610                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          117704                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          111496                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          113782                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          114012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            68588                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            66590                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            65478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            64840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            65144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            60938                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            64837                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            69962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            74842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            73678                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           59904                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           58744                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           65078                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           60810                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           64916                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           67368                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 46224352345                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                9431065000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            81590846095                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24506.43                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43256.43                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  946540                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 478098                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.18                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.46                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1887034                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1051732                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 922597                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 924690                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  20402                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  18291                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    109                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 51812                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 52491                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 58702                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 58880                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 59043                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 59049                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 59036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 59007                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 59018                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 59072                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 59072                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 59184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 59623                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 60456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 59946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 58864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 58843                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 58840                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   762                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1513285                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   124.250678                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.284097                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    20.586586                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       110540      7.30%      7.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1393135     92.06%     99.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         9358      0.62%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          179      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1513285                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        58839                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.057156                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    30.340276                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.499514                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             15      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           274      0.47%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1291      2.19%      2.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         3607      6.13%      8.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         6351     10.79%     19.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         8634     14.67%     34.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         9348     15.89%     50.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         8555     14.54%     64.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         6999     11.90%     76.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5217      8.87%     85.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3439      5.84%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2188      3.72%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1310      2.23%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          755      1.28%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          409      0.70%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          213      0.36%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          122      0.21%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           59      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           32      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           17      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        58839                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        58839                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.874488                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.856658                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.791368                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6330     10.76%     10.76% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             636      1.08%     11.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           48668     82.71%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             670      1.14%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            2437      4.14%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              28      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              68      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        58839                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             120717632                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  52544                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               67309888                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              120770176                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            67310848                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      113.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       63.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   113.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    63.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.38                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062599386656                       # Total gap between requests
system.mem_ctrls1.avgGap                    723160.26                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     60427200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     60284160                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     67309888                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 3372.860527749272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 56867331.942636951804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2529.645395811955                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 56732718.669788390398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 63344549.208265744150                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data       944596                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data       942340                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1051732                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      2061476                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  40944976218                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1648670                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  40642159731                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24599337788548                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     36812.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     43346.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     39254.05                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     43128.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  23389359.45                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5382017760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2860595100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6695020920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2742274800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    358270244160                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    106336952640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      566167640820                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       532.813752                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 272991746053                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 754125320525                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5422887120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2882321475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         6772539900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2747687940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    359791437360                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    105055916160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      566553325395                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.176715                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 269650491806                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 757466574772                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   937400473422                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062599526578                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1966489007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    383540963                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2350029970                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1966489007                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    383540963                       # number of overall hits
system.cpu0.icache.overall_hits::total     2350029970                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           76                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           962                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          886                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           76                       # number of overall misses
system.cpu0.icache.overall_misses::total          962                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      6466836                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6466836                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      6466836                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6466836                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1966489893                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    383541039                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2350030932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1966489893                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    383541039                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2350030932                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 85089.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  6722.282744                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 85089.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  6722.282744                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.625000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          319                       # number of writebacks
system.cpu0.icache.writebacks::total              319                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           57                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      5110752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5110752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      5110752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5110752                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89662.315789                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 89662.315789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89662.315789                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 89662.315789                       # average overall mshr miss latency
system.cpu0.icache.replacements                   319                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1966489007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    383540963                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2350029970                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           76                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          962                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      6466836                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6466836                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1966489893                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    383541039                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2350030932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 85089.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  6722.282744                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      5110752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5110752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 89662.315789                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 89662.315789                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          622.926904                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2350030913                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              943                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2492079.441145                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   594.371514                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    28.555390                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.952518                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.045762                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998280                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      91651207291                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     91651207291                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    736106021                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   1059158835                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1795264856                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    736106021                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   1059158835                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1795264856                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6876644                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     24626770                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31503414                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6876644                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     24626770                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31503414                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 613167778720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 613167778720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 613167778720                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 613167778720                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    742982665                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   1083785605                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1826768270                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    742982665                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   1083785605                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1826768270                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009255                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.022723                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017245                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009255                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.022723                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017245                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 24898.424711                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19463.534293                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 24898.424711                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19463.534293                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        37938                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1481                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              840                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.164286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.733333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7314423                       # number of writebacks
system.cpu0.dcache.writebacks::total          7314423                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     15318949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15318949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     15318949                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15318949                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9307821                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9307821                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9307821                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9307821                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 175558866908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 175558866908                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 175558866908                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 175558866908                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008588                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005095                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008588                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005095                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 18861.435658                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18861.435658                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 18861.435658                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18861.435658                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16186573                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    419115041                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    590748791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1009863832                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6208779                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     24614378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30823157                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 612740121507                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 612740121507                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    425323820                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    615363169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1040686989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.014598                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.040000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029618                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 24893.585428                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19879.213590                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     15312112                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15312112                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9302266                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9302266                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 175447112994                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 175447112994                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.015117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 18860.685450                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18860.685450                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    316990980                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    468410044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     785401024                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       667865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        12392                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       680257                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    427657213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    427657213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    317658845                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    468422436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    786081281                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002102                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000865                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 34510.749919                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   628.670066                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6837                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6837                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         5555                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5555                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    111753914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    111753914                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 20117.716292                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20117.716292                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     19902619                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     31470192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     51372811                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2020                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          347                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2367                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      4660809                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4660809                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     19904639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     31470539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     51375178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000101                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000046                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13431.726225                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  1969.078580                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          347                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          347                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      4371411                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4371411                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12597.726225                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12597.726225                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     19904639                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     31470031                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     51374670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     19904639                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     31470031                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     51374670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999319                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1914199174                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16186829                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           118.256588                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   144.507536                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   111.491783                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.564483                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.435515                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      61760766605                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     61760766605                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   937400473422                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062599526578                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   2000204419                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    387009409                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2387213828                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   2000204419                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    387009409                       # number of overall hits
system.cpu1.icache.overall_hits::total     2387213828                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          875                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           941                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          875                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total          941                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5947671                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5947671                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5947671                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5947671                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   2000205294                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    387009475                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2387214769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   2000205294                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    387009475                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2387214769                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 90116.227273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6320.585547                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 90116.227273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6320.585547                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          339                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu1.icache.writebacks::total              302                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4770480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4770480                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4770480                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4770480                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 93538.823529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93538.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 93538.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93538.823529                       # average overall mshr miss latency
system.cpu1.icache.replacements                   302                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   2000204419                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    387009409                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2387213828                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          941                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5947671                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5947671                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    387009475                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2387214769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 90116.227273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6320.585547                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4770480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4770480                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 93538.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93538.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2387214754                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              926                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2577985.695464                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   597.659755                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    26.300677                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.957788                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.042149                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      93101376917                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     93101376917                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    674385505                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1011812421                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1686197926                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    674385505                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1011812421                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1686197926                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4695853                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     20561768                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      25257621                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4695853                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     20561768                       # number of overall misses
system.cpu1.dcache.overall_misses::total     25257621                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 550484929226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 550484929226                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 550484929226                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 550484929226                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    679081358                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1032374189                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1711455547                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    679081358                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1032374189                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1711455547                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.006915                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019917                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014758                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.006915                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019917                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014758                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 26772.256609                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21794.805189                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 26772.256609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21794.805189                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        18869                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4339                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              250                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             32                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.476000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   135.593750                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4717473                       # number of writebacks
system.cpu1.dcache.writebacks::total          4717473                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     14209899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14209899                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     14209899                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14209899                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      6351869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6351869                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      6351869                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6351869                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 145069388157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 145069388157                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 145069388157                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 145069388157                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003711                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003711                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22838.850763                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22838.850763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22838.850763                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22838.850763                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11047693                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    384342224                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    607162649                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      991504873                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3943736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     20552386                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     24496122                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 550109134269                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 550109134269                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    388285960                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    627715035                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1016000995                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010157                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024110                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 26766.193194                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22456.988672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     14202875                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14202875                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6349511                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6349511                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 144997009050                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 144997009050                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006250                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 22835.933200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22835.933200                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    290043281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    404649772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     694693053                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       752117                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9382                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       761499                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    375794957                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    375794957                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    290795398                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    404659154                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    695454552                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002586                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 40054.887764                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   493.493697                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         7024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2358                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2358                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     72379107                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     72379107                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 30695.125954                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30695.125954                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     22685142                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     36226787                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     58911929                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           99                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          366                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          465                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      4570737                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4570737                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     22685241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     36227153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     58912394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12488.352459                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9829.541935                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          238                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          238                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1318554                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1318554                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10301.203125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10301.203125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     22685241                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     36226573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     58911814                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     36226573                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     58911814                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1815069618                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11047949                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.290188                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   148.857318                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   107.141994                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.581474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.418523                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      58548000109                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     58548000109                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      8363662                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      5409994                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13773656                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      8363662                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      5409994                       # number of overall hits
system.l2.overall_hits::total                13773656                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       944504                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       942003                       # number of demand (read+write) misses
system.l2.demand_misses::total                1886613                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       944504                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       942003                       # number of overall misses
system.l2.overall_misses::total               1886613                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      5032773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  89314704648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4704177                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  88996157514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     178320599112                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5032773                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  89314704648                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4704177                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  88996157514                       # number of overall miss cycles
system.l2.overall_miss_latency::total    178320599112                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      9308166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      6351997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15660269                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      9308166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      6351997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15660269                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.101470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.148300                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.120471                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.101470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.148300                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.120471                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 91504.963636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 94562.547801                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 92238.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 94475.450199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94518.907223                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 91504.963636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 94562.547801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 92238.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 94475.450199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94518.907223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1050801                       # number of writebacks
system.l2.writebacks::total                   1050801                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       944504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       942003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1886613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       944504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       942003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1886613                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      4562845                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  81235029067                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      4268116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  80937914737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162181774765                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      4562845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  81235029067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      4268116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  80937914737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 162181774765                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.101470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.148300                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120471                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.101470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.148300                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.120471                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82960.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 86008.136617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83688.549020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 85921.079590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85964.516711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82960.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 86008.136617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83688.549020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 85921.079590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85964.516711                       # average overall mshr miss latency
system.l2.replacements                        1886936                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6371117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6371117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6371117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6371117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              108                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          108                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          108                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          191                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           191                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         4884                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1769                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6653                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data          677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1274                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data     61893642                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     53972310                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     115865952                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         5561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.121741                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.252325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.160717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 91423.400295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 90405.879397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90946.587127                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data          677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data     56107346                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     48874074                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    104981420                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.121741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.252325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.160717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 82876.434269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81866.120603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82402.998430                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5032773                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4704177                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9736950                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 91504.963636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 92238.764706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91858.018868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          106                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      4562845                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      4268116                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8830961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 82960.818182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 83688.549020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83310.952830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      8358778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      5408225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13767003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       943827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       941406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1885233                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  89252811006                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  88942185204                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 178194996210                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9302605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6349631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15652236                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.101458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.148262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120445                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 94564.799488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94478.030949                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94521.470932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       943827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       941406                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1885233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  81178921721                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  80889040663                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 162067962384                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.101458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.148262                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120445                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 86010.382963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85923.651074                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85967.072709                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    45308407                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1919704                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.601767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.354600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     2267.217586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1310.505944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     1.570100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 14938.244865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     1.565348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 14241.541558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.069190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.455879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.434617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 503004344                       # Number of tag accesses
system.l2.tags.data_accesses                503004344                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15652343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7421918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10125180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7927                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           108                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15652236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     27924500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     19055991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46980813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        14336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1693756416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        13056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1126247296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2820031104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1886938                       # Total snoops (count)
system.tol2bus.snoopTraffic                 134502784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17547209                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000163                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17544348     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2861      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17547209                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23687869731                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13248201041                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            106335                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19410812923                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            118845                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
