INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 06:05:05 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb0/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 1.137ns (22.745%)  route 3.862ns (77.255%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 7.206 - 6.000 ) 
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=640, unset)          1.339     1.339    oehb1/clk
    SLICE_X2Y107         FDCE                                         r  oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.259     1.598 r  oehb1/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.461     2.059    tehb0/Q[0]
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.043     2.102 r  tehb0/dataOutArray[0]0_carry_i_9/O
                         net (fo=3, routed)           0.276     2.379    tehb0/dataOutArray[0]0_carry_i_9_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I2_O)        0.043     2.422 r  tehb0/dataOutArray[0]0_carry_i_10/O
                         net (fo=4, routed)           0.240     2.661    tehb0/dataOutArray[0]0_carry_i_10_n_0
    SLICE_X2Y108         LUT6 (Prop_lut6_I2_O)        0.043     2.704 r  tehb0/dataOutArray[0]0_carry_i_8/O
                         net (fo=4, routed)           0.355     3.059    tehb0/dataOutArray[0]0_carry_i_8_n_0
    SLICE_X2Y108         LUT4 (Prop_lut4_I0_O)        0.053     3.112 r  tehb0/data_reg[6]_i_2/O
                         net (fo=3, routed)           0.259     3.372    tehb0/data_reg_reg[6]_1
    SLICE_X0Y108         LUT4 (Prop_lut4_I0_O)        0.138     3.510 r  tehb0/dataOutArray[0]0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.510    cmpi2/S[2]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.705 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=20, routed)          0.537     4.241    tehb0/O87[0]
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.043     4.284 f  tehb0/Memory[0][0]_i_3/O
                         net (fo=5, routed)           0.280     4.564    control_merge5/oehb1/Memory_reg[0][0]_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I3_O)        0.043     4.607 r  control_merge5/oehb1/valid_reg[0]_i_3/O
                         net (fo=9, routed)           0.363     4.970    control_merge5/oehb1/reg_value_reg
    SLICE_X4Y113         LUT5 (Prop_lut5_I1_O)        0.054     5.024 r  control_merge5/oehb1/full_reg_i_7/O
                         net (fo=2, routed)           0.276     5.300    fork8/generateBlocks[0].regblock/reg_value_reg_3
    SLICE_X5Y112         LUT6 (Prop_lut6_I1_O)        0.137     5.437 r  fork8/generateBlocks[0].regblock/reg_value_i_3__2/O
                         net (fo=4, routed)           0.200     5.637    fork8/generateBlocks[1].regblock/reg_value_reg_5
    SLICE_X5Y111         LUT6 (Prop_lut6_I3_O)        0.043     5.680 r  fork8/generateBlocks[1].regblock/full_reg_i_2__0/O
                         net (fo=5, routed)           0.240     5.920    fork3/generateBlocks[0].regblock/data_reg_reg[7]_1
    SLICE_X5Y110         LUT6 (Prop_lut6_I5_O)        0.043     5.963 r  fork3/generateBlocks[0].regblock/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.375     6.338    tehb0/data_reg_reg[7]_0[0]
    SLICE_X4Y107         FDCE                                         r  tehb0/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=640, unset)          1.206     7.206    tehb0/clk
    SLICE_X4Y107         FDCE                                         r  tehb0/data_reg_reg[0]/C
                         clock pessimism              0.085     7.291    
                         clock uncertainty           -0.035     7.256    
    SLICE_X4Y107         FDCE (Setup_fdce_C_CE)      -0.201     7.055    tehb0/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.055    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                  0.717    




