{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571254479343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571254479343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 16:34:39 2019 " "Processing started: Wed Oct 16 16:34:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571254479343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1571254479343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off duc_design -c duc_top_level --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off duc_design -c duc_top_level --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1571254479343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1571254479789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_mask_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_mask_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_mask_comp-rtl " "Found design unit 1: fir_mask_comp-rtl" {  } { { "fir_mask_comp.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/fir_mask_comp.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489855 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_mask_comp " "Found entity 1: fir_mask_comp" {  } { { "fir_mask_comp.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/fir_mask_comp.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571254489855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duc_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file duc_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 duc_top_level-structure " "Found design unit 1: duc_top_level-structure" {  } { { "duc_top_level.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/duc_top_level.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489858 ""} { "Info" "ISGN_ENTITY_NAME" "1 duc_top_level " "Found entity 1: duc_top_level" {  } { { "duc_top_level.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/duc_top_level.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571254489858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing_controller-rtl " "Found design unit 1: timing_controller-rtl" {  } { { "timing_controller.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/timing_controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489862 ""} { "Info" "ISGN_ENTITY_NAME" "1 timing_controller " "Found entity 1: timing_controller" {  } { { "timing_controller.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/timing_controller.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571254489862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_polyphase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_polyphase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_polyphase-rtl " "Found design unit 1: cic_polyphase-rtl" {  } { { "cic_polyphase.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/cic_polyphase.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489866 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_polyphase " "Found entity 1: cic_polyphase" {  } { { "cic_polyphase.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/cic_polyphase.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571254489866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic_recursive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic_recursive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_recursive-rtl " "Found design unit 1: cic_recursive-rtl" {  } { { "cic_recursive.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/cic_recursive.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489869 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_recursive " "Found entity 1: cic_recursive" {  } { { "cic_recursive.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/cic_recursive.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571254489869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_setting.vhd 1 0 " "Found 1 design units, including 0 entities, in source file general_setting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_setting " "Found design unit 1: general_setting" {  } { { "general_setting.vhd" "" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/general_setting.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571254489872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1571254489872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "duc_top_level " "Elaborating entity \"duc_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1571254489924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_controller timing_controller:inst_timing_controller " "Elaborating entity \"timing_controller\" for hierarchy \"timing_controller:inst_timing_controller\"" {  } { { "duc_top_level.vhd" "inst_timing_controller" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/duc_top_level.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571254490017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_mask_comp fir_mask_comp:inst_fir_mask_comp " "Elaborating entity \"fir_mask_comp\" for hierarchy \"fir_mask_comp:inst_fir_mask_comp\"" {  } { { "duc_top_level.vhd" "inst_fir_mask_comp" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/duc_top_level.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571254490019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_recursive cic_recursive:inst_cic_recursive " "Elaborating entity \"cic_recursive\" for hierarchy \"cic_recursive:inst_cic_recursive\"" {  } { { "duc_top_level.vhd" "inst_cic_recursive" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/duc_top_level.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571254490075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_polyphase cic_polyphase:inst_cic_polyphase " "Elaborating entity \"cic_polyphase\" for hierarchy \"cic_polyphase:inst_cic_polyphase\"" {  } { { "duc_top_level.vhd" "inst_cic_polyphase" { Text "C:/Users/Lucas-PC/Desktop/DUC_vhdl/duc_top_level.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1571254490079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571254491087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 16:34:51 2019 " "Processing ended: Wed Oct 16 16:34:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571254491087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571254491087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571254491087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1571254491087 ""}
