module AddNegateFlopOutputsNotInputs(
  input wire clk,
  input wire [7:0] x,
  input wire [7:0] y,
  output wire [7:0] out
);
  // ===== Pipe stage 0:
  wire [7:0] add_7;
  assign add_7 = x + y;

  // Registers for pipe stage 0:
  reg [7:0] p0_add_7;
  always @ (posedge clk) begin
    p0_add_7 <= add_7;
  end

  // ===== Pipe stage 1:
  wire [7:0] neg_10;
  assign neg_10 = -p0_add_7;

  // Registers for pipe stage 1:
  reg [7:0] p1_neg_10;
  always @ (posedge clk) begin
    p1_neg_10 <= neg_10;
  end
  assign out = p1_neg_10;
endmodule
