// Seed: 1345141009
module module_0 (
    input wand id_0,
    input wand id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    output tri0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    input wand id_11,
    input wire id_12,
    output tri0 id_13
);
  assign id_10 = 1'b0;
  wire id_15;
  assign id_10 = id_11;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply0 id_9
);
  assign id_9 = id_0;
  wire id_11;
  assign #(1) id_3 = id_11;
  assign id_3 = id_2;
  wire id_12;
  wor  id_13 = id_5;
  module_0(
      id_0, id_5, id_8, id_5, id_8, id_13, id_7, id_13, id_11, id_5, id_11, id_0, id_6, id_8
  );
  tri id_14 = id_6, id_15, id_16, id_17, id_18;
endmodule
