Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Jan 14 22:22:20 2026
| Host         : DaNiko running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              42 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             113 |           30 |
| Yes          | Yes                   | No                     |               8 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                  |                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | Vend_inst/next_credit[0]         | Sync_rst/shift_reg[1] |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | Debounce_shift/E[0]              | Vend_inst/SR[0]       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | Debounce_dlr/ctr[0]_i_1__0_n_0   | Sync_rst/shift_reg[1] |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | Debounce_qtr/ctr[0]_i_1_n_0      | Sync_rst/shift_reg[1] |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | Debounce_rfnd/ctr[0]_i_1__1_n_0  | Sync_rst/shift_reg[1] |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | Debounce_shift/ctr[0]_i_1__2_n_0 | Sync_rst/shift_reg[1] |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | Vend_inst/ctr[0]_i_1__3_n_0      | Sync_rst/shift_reg[1] |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG |                                  | Sync_rst/shift_reg[1] |               17 |             42 |         2.47 |
+----------------+----------------------------------+-----------------------+------------------+----------------+--------------+


