
---------- Begin Simulation Statistics ----------
final_tick                                27570647500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    285                       # Simulator instruction rate (inst/s)
host_mem_usage                               10652692                       # Number of bytes of host memory used
host_op_rate                                      293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 51161.77                       # Real time elapsed on the host
host_tick_rate                                 322990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14579698                       # Number of instructions simulated
sim_ops                                      14979956                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016525                       # Number of seconds simulated
sim_ticks                                 16524732500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.230849                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   84407                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               106533                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1081                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7108                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            110904                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11710                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14217                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2507                       # Number of indirect misses.
system.cpu.branchPred.lookups                  191337                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31716                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1975                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1247813                       # Number of instructions committed
system.cpu.committedOps                       1334967                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.515964                       # CPI: cycles per instruction
system.cpu.discardedOps                         20610                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             927878                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            170702                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            82771                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1687594                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.397462                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1020                       # number of quiesce instructions executed
system.cpu.numCycles                          3139453                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1020                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1016599     76.15%     76.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2453      0.18%     76.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                 187266     14.03%     90.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                128649      9.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1334967                       # Class of committed instruction
system.cpu.quiesceCycles                     23300119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1451859                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1064                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              461094                       # Transaction distribution
system.membus.trans_dist::ReadResp             462048                       # Transaction distribution
system.membus.trans_dist::WriteReq             276377                       # Transaction distribution
system.membus.trans_dist::WriteResp            276377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          614                       # Transaction distribution
system.membus.trans_dist::CleanEvict              435                       # Transaction distribution
system.membus.trans_dist::ReadExReq               338                       # Transaction distribution
system.membus.trans_dist::ReadExResp              338                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           680                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1478575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       135480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46701476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            739488                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005454                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  739466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              739488                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2000749330                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20426875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              604812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3953625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16998830                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2867813385                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1373750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       980937                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       980937                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2940928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3002368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3136402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47054848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49946332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5273646625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          3462604                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4257796676                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2743497000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3965934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19829670                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2974451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3965934                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30735989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3965934                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2974451                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6940385                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3965934                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19829670                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6940385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6940385                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37676374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2974451                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6940385                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9914835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2974451                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1022709                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3997160                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2974451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9914835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1022709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13911995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       460061                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       460061                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1454650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       898249                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       898249    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       898249                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2165813080                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2567556000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1945960699                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23795605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39659341                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009415644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39659341                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39719856                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79379197                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1985620040                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     63515461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39659341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2088794841                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48955392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30408704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48365568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8468480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       950272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5439488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35693407                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1919512101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1007347260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2962552767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1086665941                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1840193419                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2926859361                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35693407                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3006178043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2847540679                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5889412128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          274                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          298                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1061197                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92952                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1154149                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1061197                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1061197                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1061197                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92952                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1154149                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29425664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29507180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17144192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       459776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              461055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1780704408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1022709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3849745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1785637377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2378011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23795605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1007347260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3965934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1037486810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2378011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23856120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2788051667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3965934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1022709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3849745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2823124187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    719776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006377591000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              832132                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             284107                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      461055                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267878                       # Number of write requests accepted
system.mem_ctrls.readBursts                    461055                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14992116870                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2304790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27092264370                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32523.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58773.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       717                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   430099                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                461054                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.720542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.878722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.656507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1015      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1102      2.23%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          721      1.46%      5.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          668      1.35%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1142      2.32%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          687      1.39%     10.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          578      1.17%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          727      1.47%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42684     86.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     718.015576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    932.476049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           383     59.66%     59.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.16%     59.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.16%     59.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.31%     60.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.31%     60.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     10.12%     70.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.16%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.16%     71.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.31%     71.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.31%     71.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          177     27.57%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.47%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     417.263240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.659896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.454466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            346     53.89%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      2.80%     56.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      2.18%     58.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.16%     59.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.31%     59.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.62%     59.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.16%     60.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.31%     60.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.16%     60.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.16%     60.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.31%     61.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     61.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.93%     62.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          243     37.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29501312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17144512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29507180                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17144192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1785.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1037.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1785.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1037.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16524470625                       # Total gap between requests
system.mem_ctrls.avgGap                      22669.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29419520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16645056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60515.351761367390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1780332601.450583219528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1022709.444767108886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3845871.635138420388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2463216.878094698302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23795604.558197841048                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1007281418.927658915520                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3965934.093032973353                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       459776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1134650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27030549495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18933930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41646295                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16993762800                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6780813330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 318189125240                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2071479835                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56732.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58790.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71448.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41897.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27677138.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1103648.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1223352.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2022929.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24340655.250000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16988907.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        838396462.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       372312635.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158205870.900000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     235745625.112517                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     147973319.999998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1793963476.612466                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        108.562331                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7649892080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    893970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7982267420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2040                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1020                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14277432.475490                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    83603378.750929                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1020    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       579625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1020                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13007666375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14562981125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       390133                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           390133                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       390133                       # number of overall hits
system.cpu.icache.overall_hits::total          390133                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          274                       # number of overall misses
system.cpu.icache.overall_misses::total           274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11894375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11894375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11894375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11894375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       390407                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       390407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       390407                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       390407                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000702                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000702                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000702                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000702                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.127737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.127737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.127737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.127737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          274                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11459250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11459250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000702                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41822.080292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41822.080292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41822.080292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41822.080292                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       390133                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          390133                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11894375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11894375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       390407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       390407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.127737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.127737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11459250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11459250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41822.080292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41822.080292                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.946108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              379869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                88                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4316.693182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.946108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.826067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            781088                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           781088                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       306384                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           306384                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       306384                       # number of overall hits
system.cpu.dcache.overall_hits::total          306384                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1321                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1321                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1321                       # number of overall misses
system.cpu.dcache.overall_misses::total          1321                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     98998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     98998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     98998000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     98998000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       307705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       307705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       307705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       307705                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74941.710825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74941.710825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74941.710825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74941.710825                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          614                       # number of writebacks
system.cpu.dcache.writebacks::total               614                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75143000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75143000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75143000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22416750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22416750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003308                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73814.341847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73814.341847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73814.341847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73814.341847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.417504                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.417504                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    961                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       188230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          188230                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51603375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51603375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003605                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75775.881057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75775.881057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50475875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50475875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22416750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22416750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74229.227941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74229.227941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21700.629235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21700.629235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       118154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         118154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47394625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47394625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       118794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74054.101562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74054.101562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24667125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24667125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72979.659763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72979.659763                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.080661                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              300539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            312.735692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.080661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1231838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1231838                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27570647500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27570733125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    285                       # Simulator instruction rate (inst/s)
host_mem_usage                               10652692                       # Number of bytes of host memory used
host_op_rate                                      293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 51161.87                       # Real time elapsed on the host
host_tick_rate                                 322991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14579707                       # Number of instructions simulated
sim_ops                                      14979971                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016525                       # Number of seconds simulated
sim_ticks                                 16524818125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.229751                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   84409                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               106537                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1082                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7110                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            110904                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11710                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14217                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2507                       # Number of indirect misses.
system.cpu.branchPred.lookups                  191343                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   31718                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1975                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1247822                       # Number of instructions committed
system.cpu.committedOps                       1334982                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.516056                       # CPI: cycles per instruction
system.cpu.discardedOps                         20617                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             927895                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            170702                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            82774                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1687687                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.397447                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1020                       # number of quiesce instructions executed
system.cpu.numCycles                          3139590                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1020                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1016607     76.15%     76.15% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2453      0.18%     76.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                 187272     14.03%     90.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                128649      9.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1334982                       # Class of committed instruction
system.cpu.quiesceCycles                     23300119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1451903                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1065                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2351                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              461094                       # Transaction distribution
system.membus.trans_dist::ReadResp             462049                       # Transaction distribution
system.membus.trans_dist::WriteReq             276377                       # Transaction distribution
system.membus.trans_dist::WriteResp            276377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          615                       # Transaction distribution
system.membus.trans_dist::CleanEvict              435                       # Transaction distribution
system.membus.trans_dist::ReadExReq               338                       # Transaction distribution
system.membus.trans_dist::ReadExResp              338                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            274                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           681                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1454650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1478578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       135608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46701604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            739489                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005454                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  739467    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      22      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              739489                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2000756330                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20426875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              604812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3953625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17004580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2867813385                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1373750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       980937                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       980937                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2940928                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3002368                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3136402                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1704936                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47054848                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48037888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     49946332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5273646625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.9                       # Network utilization (%)
system.acctest.local_bus.numRequests          3462604                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          764                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4257796676                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2743497000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3965914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19829568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2974435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3965914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30735830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3965914                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2974435                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6940349                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3965914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19829568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6940349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6940349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37676179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2974435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6940349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9914784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2974435                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1022704                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3997139                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2974435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9914784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1022704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13911923                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       460061                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       460061                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12328                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1454650                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       394216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46548460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       898249                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       898249    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       898249                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2165813080                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2567556000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33205056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8071888                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1945950615                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     23795481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39659135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2009405232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39659135                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39719650                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79378786                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1985609751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     63515132                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39659135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2088784018                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48955392                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30408704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48365568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8468480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       950272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5439488                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35693222                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1919502155                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1007342040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2962537417                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1086660311                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1840183884                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2926844195                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35693222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3006162466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2847525924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5889381612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        17536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        17536                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          274                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          298                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1061192                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92951                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1154143                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1061192                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1061192                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1061192                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92951                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1154143                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29425664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29507244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17144256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       459776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              461056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          615                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1780695181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1022704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3853598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1785631998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2381872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     23795481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1007342040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3965914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1037485307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2381872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23855996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2788037221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3965914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1022704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3853598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2823117304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    719776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006377591000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          642                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          642                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              832135                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             284107                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      461056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267879                       # Number of write requests accepted
system.mem_ctrls.readBursts                    461056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     97                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14992116870                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2304795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27092290620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32523.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58773.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       717                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   430100                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249424                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                461055                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1925                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.720542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   876.878722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.656507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1015      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1102      2.23%      4.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          721      1.46%      5.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          668      1.35%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1142      2.32%      9.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          687      1.39%     10.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          578      1.17%     11.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          727      1.47%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42684     86.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          642                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     718.015576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    932.476049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           383     59.66%     59.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.16%     59.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.16%     59.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.31%     60.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.31%     60.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     10.12%     70.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.16%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.16%     71.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.31%     71.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.31%     71.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          177     27.57%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.47%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           642                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     417.263240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    100.659896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    486.454466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            346     53.89%     53.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      2.80%     56.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      2.18%     58.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.16%     59.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.31%     59.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      0.62%     59.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.16%     60.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.31%     60.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.16%     60.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.16%     60.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.31%     61.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.16%     61.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      0.93%     62.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          243     37.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           642                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29501376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17144512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29507244                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17144256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1785.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1037.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1785.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1037.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16524810000                       # Total gap between requests
system.mem_ctrls.avgGap                      22669.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29419520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16645056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60515.038195011904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1780323376.478916645050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1022704.145495701232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3849724.669813877437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2463204.114689764567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 23795481.258889801800                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1007276199.598112106323                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3965913.543148300145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       459776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          615                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1134650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27030549495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18933930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41672545                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16993762800                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6780813330                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 318189125240                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2071479835                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56732.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58790.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71448.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41881.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27632134.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1103648.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1223352.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   2022929.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24340655.250000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         16988907.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        838398281.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       372312635.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158205870.900000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     235747956.450017                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     147973319.999998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1793967626.699966                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        108.562019                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7649892080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    893970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7982353045                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2040                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1020                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14277432.475490                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    83603378.750929                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1020    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       579625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1020                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13007752000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14562981125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       390145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           390145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       390145                       # number of overall hits
system.cpu.icache.overall_hits::total          390145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          274                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            274                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          274                       # number of overall misses
system.cpu.icache.overall_misses::total           274                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11894375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11894375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11894375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11894375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       390419                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       390419                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       390419                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       390419                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000702                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000702                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000702                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000702                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43410.127737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43410.127737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43410.127737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43410.127737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          274                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11459250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11459250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11459250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000702                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41822.080292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41822.080292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41822.080292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41822.080292                       # average overall mshr miss latency
system.cpu.icache.replacements                     88                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       390145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          390145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          274                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           274                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11894375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11894375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       390419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       390419                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43410.127737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43410.127737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11459250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11459250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41822.080292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41822.080292                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.946124                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4399182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8558.719844                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.946124                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.826067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.826067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            781112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           781112                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       306388                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           306388                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       306388                       # number of overall hits
system.cpu.dcache.overall_hits::total          306388                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1322                       # number of overall misses
system.cpu.dcache.overall_misses::total          1322                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     99058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     99058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     99058000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     99058000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       307710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       307710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       307710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       307710                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004296                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74930.408472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74930.408472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74930.408472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74930.408472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.dcache.writebacks::total               615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10146                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75201625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75201625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75201625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75201625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22416750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22416750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003312                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003312                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73799.435721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73799.435721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73799.435721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73799.435721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.417504                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.417504                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       188234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          188234                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51663375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51663375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75752.749267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75752.749267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1033                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50534500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50534500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22416750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22416750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74206.314244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74206.314244                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21700.629235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21700.629235                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       118154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         118154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          640                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     47394625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     47394625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       118794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74054.101562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74054.101562                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          302                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9113                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     24667125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     24667125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72979.659763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72979.659763                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.080717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              589279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1471                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            400.597553                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.080717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.972814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.972814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1231859                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1231859                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27570733125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
