# ğŸš€ Sequence Detector FSM - Hackathon Submission (Mavenite Silicon)

Hey there! ğŸ‘‹  
Welcome to my submission for the **Level 2 Hackathon Challenge** by **Mavenite Silicon**.

This project involves designing a **Sequence Detector** for the pattern `10101` using a **Moore FSM** with **overlapping sequence detection**.

---

## ğŸ“œ Problem Statement

Design a **sequence detector** that detects the sequence `10101` from an input data stream (**MSB first**).

---

## ğŸ¯ Aim

To implement a sequence detector using **Moore State Machine** logic to detect the **overlapping pattern `10101`** in serial input data.

---

## ğŸ› ï¸ Tools Used

- **Xilinx Vivado** (for design, simulation, synthesis)
- **Verilog HDL**

---

## ğŸ”§ Project Files

â”œâ”€â”€ Sequence_10101_detector.v # Main Verilog module
â”œâ”€â”€ Sequence_10101_detector_tb.v # Testbench module
â”œâ”€â”€ README.md # Project documentation


---

## ğŸ§  FSM Design (Moore)

### â• States
- `S0` â€“ Idle  
- `S1` â€“ Detected `1`  
- `S10` â€“ Detected `10`  
- `S101` â€“ Detected `101`  
- `S1010` â€“ Detected `1010`  
- `S10101` â€“ Final state (pattern detected âœ…)

FSM transitions are based on current input and state, updating the output **only in the final state**, as per Moore FSM rules.

---

## ğŸ§ª Test Case Sample

Input Bitstream:
1 â†’ 0 â†’ 1 â†’ 0 â†’ 1 âœ… Detected
0 â†’ 1 â†’ 0 â†’ 1 âœ… Detected (overlapping)


The `sequence_detected` output goes HIGH on detection.

---

## âœ… Result

- Successfully implemented the FSM in Verilog
- Verified functionality with a testbench in Vivado
- Synthesized the design for FPGA implementation

---

## ğŸ‘¨â€ğŸ’» Author

**P. Niranjan**  
College of Engineering, Guindy  
Dept. of Electronics and Communication Engineering  
ğŸ“ Hackathon Level-2 Submission

---

## ğŸ“„ License

This project is open-source and free to use for learning and non-commercial purposes. Attribution appreciated!

