// Seed: 3108184863
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_7 = id_0;
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri0 id_11,
    input wor id_12,
    input wire id_13,
    input tri0 id_14,
    output supply0 id_15,
    output wand id_16
);
  assign id_15 = id_12;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_13
  );
  assign modCall_1.id_1 = 0;
endmodule
