--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise f:\pt8613\vhdl\pt8613 (work)\SDHD_module_v2.ise
-intstyle ise -e 3 -l 3 -s 6 -xml ad5660_serial_out ad5660_serial_out.ncd -o
ad5660_serial_out.twr ad5660_serial_out.pcf


Design file:              ad5660_serial_out.ncd
Physical constraint file: ad5660_serial_out.pcf
Device,speed:             xc2vp20,-6 (PRODUCTION 1.91 2005-07-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_148_i
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
data_i<0>   |   -0.396(R)|    1.200(R)|clk_148_i_BUFGP   |   0.000|
data_i<10>  |    1.861(R)|   -0.625(R)|clk_148_i_BUFGP   |   0.000|
data_i<11>  |    1.857(R)|   -0.624(R)|clk_148_i_BUFGP   |   0.000|
data_i<12>  |    0.203(R)|    0.723(R)|clk_148_i_BUFGP   |   0.000|
data_i<13>  |    0.148(R)|    0.770(R)|clk_148_i_BUFGP   |   0.000|
data_i<14>  |    1.813(R)|   -0.581(R)|clk_148_i_BUFGP   |   0.000|
data_i<15>  |    1.855(R)|   -0.616(R)|clk_148_i_BUFGP   |   0.000|
data_i<1>   |   -0.453(R)|    1.241(R)|clk_148_i_BUFGP   |   0.000|
data_i<2>   |   -0.412(R)|    1.204(R)|clk_148_i_BUFGP   |   0.000|
data_i<3>   |   -0.217(R)|    1.051(R)|clk_148_i_BUFGP   |   0.000|
data_i<4>   |   -0.365(R)|    1.169(R)|clk_148_i_BUFGP   |   0.000|
data_i<5>   |   -0.337(R)|    1.147(R)|clk_148_i_BUFGP   |   0.000|
data_i<6>   |   -0.411(R)|    1.202(R)|clk_148_i_BUFGP   |   0.000|
data_i<7>   |   -0.480(R)|    1.266(R)|clk_148_i_BUFGP   |   0.000|
data_i<8>   |   -0.161(R)|    1.003(R)|clk_148_i_BUFGP   |   0.000|
data_i<9>   |   -0.359(R)|    1.163(R)|clk_148_i_BUFGP   |   0.000|
new_data_i  |    3.088(R)|    1.153(R)|clk_148_i_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_148_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
dout_o      |    4.634(R)|clk_148_i_BUFGP   |   0.000|
sclk_o      |    4.644(R)|clk_148_i_BUFGP   |   0.000|
zsync_o     |    4.643(R)|clk_148_i_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_148_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_i      |    3.374|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Fri Mar 23 10:33:33 2007
--------------------------------------------------------------------------------



Peak Memory Usage: 122 MB
