Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 25 23:09:20 2022
| Host         : Alexis running 64-bit major release  (build 9200)
| Command      : report_incremental_reuse -file main_design_wrapper_incremental_reuse_routed.rpt
| Design       : main_design_wrapper
| Device       : xc7z010
| Design State : Fully Routed
-------------------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Reuse mode            |             High |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+------------------------------+------------------------------------+----------------------------+--------------------+-------+
|  Type | Matched % (of Initial Total) | Initial Reuse % (of Initial Total) | Current Reuse % (of Total) | Fixed % (of Total) | Total |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+-------+
| Cells |                        99.86 |                             100.00 |                     100.00 |               1.72 |  9184 |
| Nets  |                       100.00 |                              99.75 |                      90.52 |               0.00 |  6984 |
| Pins  |                            - |                              99.90 |                      87.82 |                  - | 37115 |
| Ports |                       100.00 |                             100.00 |                     100.00 |             100.00 |   147 |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+-------+
* Reused % can exceed matched % when unmatched cells take their placement directly from other cells that have been matched


3. Reference Checkpoint Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | C:/Users/alexi/OneDrive/S4/APP4/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp |
+----------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                     2020.2 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      0.192 |
| Recorded WHS                   |                      0.022 |
| Reference Speed File Version   | PRODUCTION 1.12 2019-11-22 |
| Incremental Speed File Version | PRODUCTION 1.12 2019-11-22 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:01 |     < 1 min |       00:01 |     < 1 min |
| opt_design      |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| place_design    |       0.188 |       0.188 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| phys_opt_design |       0.188 |       0.188 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| route_design    |       0.192 |       2.598 |       00:01 |       00:01 |       00:01 |       00:01 |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-----------------+-------+
| QoR Suggestions | Value |
+-----------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design-verilog_define default::[not_specified] -top  main_design_wrapper -part  xc7z010clg400-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/Users/alexi/Downloads/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp
place_design
phys_opt_design
route_design

6.2 Incremental:
----------------
synth_design-verilog_define default::[not_specified] -top  main_design_wrapper -part  xc7z010clg400-1 
opt_design
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental C:/Users/alexi/OneDrive/S4/APP4/S4e_Depart/S4e_Depart.srcs/utils_1/imports/S4e_Depart_etud/main_design_wrapper_routed.dcp
place_design
phys_opt_design
route_design

7. Non Reuse Information
------------------------

+-----------------------+------+
|          Type         |   %  |
+-----------------------+------+
| Non-Reused Cells      | 0.00 |
| Partially reused nets | 0.00 |
| Non-Reused nets       | 9.47 |
| Non-Reused Ports      | 0.00 |
+-----------------------+------+


