Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 10:28:40 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file humidity_timing_summary_routed.rpt -pb humidity_timing_summary_routed.pb -rpx humidity_timing_summary_routed.rpx -warn_on_violation
| Design       : humidity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_FND/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.857        0.000                      0                  182        0.163        0.000                      0                  182        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.857        0.000                      0                  182        0.163        0.000                      0                  182        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.151ns (31.347%)  route 4.711ns (68.653%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.643    12.018    U_DHT11/data_valid_next
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[10]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[10]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.151ns (31.347%)  route 4.711ns (68.653%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.643    12.018    U_DHT11/data_valid_next
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[14]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[14]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.151ns (31.347%)  route 4.711ns (68.653%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.643    12.018    U_DHT11/data_valid_next
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[15]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[15]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.151ns (31.347%)  route 4.711ns (68.653%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.643    12.018    U_DHT11/data_valid_next
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.151ns (31.347%)  route 4.711ns (68.653%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.643    12.018    U_DHT11/data_valid_next
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[3]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.151ns (31.347%)  route 4.711ns (68.653%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.643    12.018    U_DHT11/data_valid_next
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.151ns (31.347%)  route 4.711ns (68.653%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.643    12.018    U_DHT11/data_valid_next
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[9]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[9]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.151ns (31.420%)  route 4.695ns (68.580%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.627    12.002    U_DHT11/data_valid_next
    SLICE_X7Y11          FDCE                                         r  U_DHT11/celcius_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  U_DHT11/celcius_reg[11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[11]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.151ns (31.420%)  route 4.695ns (68.580%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.627    12.002    U_DHT11/data_valid_next
    SLICE_X7Y11          FDCE                                         r  U_DHT11/celcius_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  U_DHT11/celcius_reg[12]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[12]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 U_DHT11/data_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.151ns (31.420%)  route 4.695ns (68.580%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.635     5.156    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_DHT11/data_reg_reg[11]/Q
                         net (fo=5, routed)           1.021     6.633    U_DHT11/p_0_in1_in[3]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  U_DHT11/data_valid_next1__2_carry_i_9/O
                         net (fo=2, routed)           1.112     7.869    U_DHT11/data_valid_next1__2_carry_i_9_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.152     8.021 r  U_DHT11/data_valid_next1__2_carry__0_i_3/O
                         net (fo=2, routed)           0.326     8.347    U_DHT11/data_valid_next1__2_carry__0_i_3_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.326     8.673 r  U_DHT11/data_valid_next1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.673    U_DHT11/data_valid_next1__2_carry__0_i_7_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.217 r  U_DHT11/data_valid_next1__2_carry__0/O[2]
                         net (fo=1, routed)           0.639     9.855    U_DHT11/data_valid_next1[6]
    SLICE_X3Y12          LUT6 (Prop_lut6_I0_O)        0.301    10.156 r  U_DHT11/data_valid_reg_i_6/O
                         net (fo=1, routed)           0.549    10.706    U_DHT11/data_valid_reg_i_6_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124    10.830 r  U_DHT11/data_valid_reg_i_3/O
                         net (fo=1, routed)           0.422    11.251    U_DHT11/data_valid_reg_i_3_n_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.124    11.375 r  U_DHT11/data_valid_reg_i_1/O
                         net (fo=17, routed)          0.627    12.002    U_DHT11/data_valid_next
    SLICE_X7Y11          FDCE                                         r  U_DHT11/celcius_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514    14.855    U_DHT11/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  U_DHT11/celcius_reg[13]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y11          FDCE (Setup_fdce_C_CE)      -0.205    14.875    U_DHT11/celcius_reg[13]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  2.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.795%)  route 0.126ns (47.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.594     1.477    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_DHT11/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_DHT11/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.126     1.744    U_DHT11/data_reg_reg_n_0_[7]
    SLICE_X4Y10          FDCE                                         r  U_DHT11/data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  U_DHT11/data_reg_reg[8]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.070     1.581    U_DHT11/data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_DHT11/cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/cnt_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.476    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y6           FDCE                                         r  U_DHT11/cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_DHT11/cnt_reg_reg[9]/Q
                         net (fo=6, routed)           0.087     1.704    U_DHT11/cnt_reg[9]
    SLICE_X5Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  U_DHT11/cnt_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     1.749    U_DHT11/cnt_next[10]
    SLICE_X5Y6           FDCE                                         r  U_DHT11/cnt_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.864     1.991    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y6           FDCE                                         r  U_DHT11/cnt_reg_reg[10]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.092     1.581    U_DHT11/cnt_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.613%)  route 0.122ns (46.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.476    U_DHT11/clk_IBUF_BUFG
    SLICE_X1Y11          FDCE                                         r  U_DHT11/data_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_DHT11/data_reg_reg[38]/Q
                         net (fo=3, routed)           0.122     1.739    U_DHT11/p_1_in[6]
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.864     1.991    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[39]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.078     1.570    U_DHT11/data_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.481%)  route 0.133ns (48.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.474    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  U_DHT11/data_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_DHT11/data_reg_reg[15]/Q
                         net (fo=3, routed)           0.133     1.748    U_DHT11/p_0_in1_in[7]
    SLICE_X4Y11          FDCE                                         r  U_DHT11/data_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  U_DHT11/data_reg_reg[16]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.075     1.549    U_DHT11/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.634%)  route 0.127ns (47.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.474    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  U_DHT11/data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_DHT11/data_reg_reg[14]/Q
                         net (fo=4, routed)           0.127     1.742    U_DHT11/p_0_in1_in[6]
    SLICE_X6Y11          FDCE                                         r  U_DHT11/celcius_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  U_DHT11/celcius_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y11          FDCE (Hold_fdce_C_D)         0.052     1.542    U_DHT11/celcius_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.171%)  route 0.129ns (47.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.473    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  U_DHT11/data_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DHT11/data_reg_reg[23]/Q
                         net (fo=3, routed)           0.129     1.743    U_DHT11/p_0_in0_in[7]
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[15]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.047     1.537    U_DHT11/celcius_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.233%)  route 0.134ns (48.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.476    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  U_DHT11/data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_DHT11/data_reg_reg[28]/Q
                         net (fo=4, routed)           0.134     1.751    U_DHT11/p_0_in_0[4]
    SLICE_X2Y12          FDCE                                         r  U_DHT11/data_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  U_DHT11/data_reg_reg[29]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.052     1.542    U_DHT11/data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.594     1.477    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y9           FDCE                                         r  U_DHT11/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_DHT11/data_reg_reg[2]/Q
                         net (fo=2, routed)           0.181     1.799    U_DHT11/data_reg_reg_n_0_[2]
    SLICE_X4Y10          FDCE                                         r  U_DHT11/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  U_DHT11/data_reg_reg[3]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.066     1.577    U_DHT11/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.806%)  route 0.188ns (57.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.474    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  U_DHT11/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_DHT11/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.188     1.804    U_DHT11/data_reg_reg_n_0_[3]
    SLICE_X3Y12          FDCE                                         r  U_DHT11/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  U_DHT11/data_reg_reg[4]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.066     1.577    U_DHT11/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_DHT11/data_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DHT11/celcius_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.383%)  route 0.150ns (51.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.590     1.473    U_DHT11/clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  U_DHT11/data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_DHT11/data_reg_reg[22]/Q
                         net (fo=4, routed)           0.150     1.765    U_DHT11/p_0_in0_in[6]
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     1.989    U_DHT11/clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  U_DHT11/celcius_reg[14]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y11          FDCE (Hold_fdce_C_D)         0.047     1.537    U_DHT11/celcius_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     U_DHT11/FSM_sequential_fsm_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     U_DHT11/FSM_sequential_fsm_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     U_DHT11/FSM_sequential_fsm_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     U_DHT11/U_Tick/tick_10us_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y8     U_DHT11/bit_cnt_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y8     U_DHT11/bit_cnt_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     U_DHT11/bit_cnt_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     U_DHT11/bit_cnt_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     U_DHT11/bit_cnt_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     U_DHT11/FSM_sequential_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     U_DHT11/FSM_sequential_fsm_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     U_DHT11/FSM_sequential_fsm_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     U_DHT11/U_Tick/tick_10us_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     U_DHT11/bit_cnt_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     U_DHT11/bit_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     U_DHT11/bit_cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     U_DHT11/bit_cnt_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     U_DHT11/bit_cnt_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y8     U_DHT11/bit_cnt_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     U_DHT11/cnt_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_FND/U_Clk_Divider/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_FND/U_Clk_Divider/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    U_FND/U_Clk_Divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_DHT11/U_Tick/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_DHT11/U_Tick/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     U_DHT11/U_Tick/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     U_DHT11/U_Tick/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4     U_DHT11/U_Tick/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     U_DHT11/U_Tick/counter_reg[5]/C



