{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568672883407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568672883412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 16:28:03 2019 " "Processing started: Mon Sep 16 16:28:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568672883412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672883412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADDER -c ADDER " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADDER -c ADDER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672883412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568672883676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568672883676 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" ADDER.sv(29) " "Verilog HDL syntax error at ADDER.sv(29) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ADDER.sv" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1568672892875 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HALF_ADDER ADDER.sv(23) " "Ignored design unit \"HALF_ADDER\" at ADDER.sv(23) due to previous errors" {  } { { "ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ADDER.sv" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568672892875 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or \"(\" ADDER.sv(41) " "Verilog HDL syntax error at ADDER.sv(41) near text: \"=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ADDER.sv" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1568672892875 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FULL_ADDER ADDER.sv(34) " "Ignored design unit \"FULL_ADDER\" at ADDER.sv(34) due to previous errors" {  } { { "ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ADDER.sv" 34 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568672892875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.sv 0 0 " "Found 0 design units, including 0 entities, in source file ADDER.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftBit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ShiftBit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit_tb " "Found entity 1: ShiftBit_tb" {  } { { "ShiftBit_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ShiftBit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftBit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ShiftBit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit " "Found entity 1: ShiftBit" {  } { { "ShiftBit.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ShiftBit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shift_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_tb " "Found entity 1: Shift_tb" {  } { { "Shift_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shifter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter_tb " "Found entity 1: Shifter_tb" {  } { { "Shifter_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892880 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "N_BIT_ADDER N_BIT_ADDER.sv(2) " "Verilog HDL error at N_BIT_ADDER.sv(2): module \"N_BIT_ADDER\" cannot be declared more than once" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1568672892880 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N_BIT_ADDER ADDER.sv(2) " "HDL info at ADDER.sv(2): see declaration for object \"N_BIT_ADDER\"" {  } { { "ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ADDER.sv" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568672892880 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HALF_ADDER N_BIT_ADDER.sv(23) " "Ignored design unit \"HALF_ADDER\" at N_BIT_ADDER.sv(23) due to previous errors" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568672892880 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FULL_ADDER N_BIT_ADDER.sv(37) " "Ignored design unit \"FULL_ADDER\" at N_BIT_ADDER.sv(37) due to previous errors" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 37 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1568672892880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_BIT_ADDER.sv 0 0 " "Found 0 design units, including 0 entities, in source file N_BIT_ADDER.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_BIT_SUBSTRACTOR.sv 3 3 " "Found 3 design units, including 3 entities, in source file N_BIT_SUBSTRACTOR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BIT_SUBSTRACTOR " "Found entity 1: N_BIT_SUBSTRACTOR" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892881 ""} { "Info" "ISGN_ENTITY_NAME" "2 HALF_SUBSTRACTOR " "Found entity 2: HALF_SUBSTRACTOR" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892881 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_SUBSTRACTOR " "Found entity 3: FULL_SUBSTRACTOR" {  } { { "N_BIT_SUBSTRACTOR.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_SUBSTRACTOR.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A2_complement.sv 2 2 " "Found 2 design units, including 2 entities, in source file A2_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2_complement_aux " "Found entity 1: A2_complement_aux" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892882 ""} { "Info" "ISGN_ENTITY_NAME" "2 A2_complement " "Found entity 2: A2_complement" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568672892882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892882 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568672892921 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 16 16:28:12 2019 " "Processing ended: Mon Sep 16 16:28:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568672892921 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568672892921 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568672892921 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672892921 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568672893035 ""}
