Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_27 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_26 -L axi_crossbar_v2_1_28 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_17 -L lmb_v10_v3_0_12 -L dist_mem_gen_v8_0_13 -L lib_pkg_v1_0_2 -L lib_cdc_v1_0_2 -L lib_srl_fifo_v1_0_2 -L lib_fifo_v1_0_16 -L interrupt_control_v3_1_4 -L axi_quad_spi_v3_2_26 -L mdm_v3_2_23 -L axi_uartlite_v2_0_31 -L axi_gpio_v2_0_29 -L microblaze_v11_0_10 -L lmb_bram_if_cntlr_v4_0_21 -L proc_sys_reset_v5_0_13 -L axi_timer_v2_0_29 -L xlconcat_v2_1_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fnaf_test_behav xil_defaultlib.fnaf_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'switch' [C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.srcs/sim_1/new/fnaf_test.sv:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'douta' [C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.srcs/sources_1/imports/design_source/Color_Mapper.sv:764]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/start_rom/sim/start_rom.v" Line 55. Module start_rom has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="start_rom.mif",C_INIT_FILE="start_rom.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=3,C_READ_WIDTH_A=3,C_WRITE_DEPTH_A=19200,C_READ_DEPTH_A=19200,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=3,C_READ_WIDTH_B=3,C_WRITE_DEPTH_B=19200,C_READ_DEPTH_B=19200,C_ADDRB_WIDTH=15,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="4",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____3.12833_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="start_rom.mif",C_INIT_FILE="start_rom.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=3,C_READ_WIDTH_A=3,C_WRITE_DEPTH_A=19200,C_READ_DEPTH_A=19200,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=3,C_READ_WIDTH_B=3,C_WRITE_DEPTH_B=19200,C_READ_DEPTH_B=19200,C_ADDRB_WIDTH=15,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=3,C_ADDRB_WIDTH=15,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=3,C_ADDRB_WIDTH=15,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=3,C_ADDRB_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/controls/sim/controls.v" Line 55. Module controls has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="controls.mif",C_INIT_FILE="controls.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=1,C_READ_WIDTH_A=1,C_WRITE_DEPTH_A=19200,C_READ_DEPTH_A=19200,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=1,C_READ_WIDTH_B=1,C_WRITE_DEPTH_B=19200,C_READ_DEPTH_B=19200,C_ADDRB_WIDTH=15,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="1",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____2.21455_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="controls.mif",C_INIT_FILE="controls.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=1,C_READ_WIDTH_A=1,C_WRITE_DEPTH_A=19200,C_READ_DEPTH_A=19200,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=1,C_READ_WIDTH_B=1,C_WRITE_DEPTH_B=19200,C_READ_DEPTH_B=19200,C_ADDRB_WIDTH=15,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=1,C_ADDRB_WIDTH=15,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=1,C_ADDRB_WIDTH=15,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=1,C_ADDRB_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/office/sim/office.v" Line 55. Module office has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="office.mif",C_INIT_FILE="office.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=4,C_READ_WIDTH_A=4,C_WRITE_DEPTH_A=38400,C_READ_DEPTH_A=38400,C_ADDRA_WIDTH=16,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=4,C_READ_WIDTH_B=4,C_WRITE_DEPTH_B=38400,C_READ_DEPTH_B=38400,C_ADDRB_WIDTH=16,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="5",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____7.896411_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="office.mif",C_INIT_FILE="office.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=4,C_READ_WIDTH_A=4,C_WRITE_DEPTH_A=38400,C_READ_DEPTH_A=38400,C_ADDRA_WIDTH=16,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=4,C_READ_WIDTH_B=4,C_WRITE_DEPTH_B=38400,C_READ_DEPTH_B=38400,C_ADDRB_WIDTH=16,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=4,C_ADDRB_WIDTH=16,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=4,C_ADDRB_WIDTH=16,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=4,C_ADDRB_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/fan/sim/fan.v" Line 55. Module fan has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="fan.mif",C_INIT_FILE="fan.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=2,C_READ_WIDTH_A=2,C_WRITE_DEPTH_A=1904,C_READ_DEPTH_A=1904,C_ADDRA_WIDTH=11,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=2,C_READ_WIDTH_B=2,C_WRITE_DEPTH_B=1904,C_READ_DEPTH_B=1904,C_ADDRB_WIDTH=11,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____1.0564_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="fan.mif",C_INIT_FILE="fan.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=2,C_READ_WIDTH_A=2,C_WRITE_DEPTH_A=1904,C_READ_DEPTH_A=1904,C_ADDRA_WIDTH=11,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=2,C_READ_WIDTH_B=2,C_WRITE_DEPTH_B=1904,C_READ_DEPTH_B=1904,C_ADDRB_WIDTH=11,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=2,C_ADDRB_WIDTH=11,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=2,C_ADDRB_WIDTH=11,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=2,C_ADDRB_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/door/sim/door.v" Line 55. Module door has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="door.mif",C_INIT_FILE="door.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=4,C_READ_WIDTH_A=4,C_WRITE_DEPTH_A=6930,C_READ_DEPTH_A=6930,C_ADDRA_WIDTH=13,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=4,C_READ_WIDTH_B=4,C_WRITE_DEPTH_B=6930,C_READ_DEPTH_B=6930,C_ADDRB_WIDTH=13,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="1",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____2.300549_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="door.mif",C_INIT_FILE="door.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=4,C_READ_WIDTH_A=4,C_WRITE_DEPTH_A=6930,C_READ_DEPTH_A=6930,C_ADDRA_WIDTH=13,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=4,C_READ_WIDTH_B=4,C_WRITE_DEPTH_B=6930,C_READ_DEPTH_B=6930,C_ADDRB_WIDTH=13,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=4,C_ADDRB_WIDTH=13,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=4,C_ADDRB_WIDTH=13,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=4,C_ADDRB_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/cams_1/sim/cams.v" Line 55. Module cams has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="cams.mif",C_INIT_FILE="cams.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=3,C_READ_WIDTH_A=3,C_WRITE_DEPTH_A=57600,C_READ_DEPTH_A=57600,C_ADDRA_WIDTH=16,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=3,C_READ_WIDTH_B=3,C_WRITE_DEPTH_B=57600,C_READ_DEPTH_B=57600,C_ADDRB_WIDTH=16,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="6",C_COUNT_18K_BRAM="0",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____6.44925_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="cams.mif",C_INIT_FILE="cams.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=3,C_READ_WIDTH_A=3,C_WRITE_DEPTH_A=57600,C_READ_DEPTH_A=57600,C_ADDRA_WIDTH=16,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=3,C_READ_WIDTH_B=3,C_WRITE_DEPTH_B=57600,C_READ_DEPTH_B=57600,C_ADDRB_WIDTH=16,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=3,C_ADDRB_WIDTH=16,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=3,C_ADDRB_WIDTH=16,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=3,C_ADDRB_WIDTH=16) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/camani_2/sim/camani.v" Line 55. Module camani has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="camani.mif",C_INIT_FILE="camani.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=2,C_READ_WIDTH_A=2,C_WRITE_DEPTH_A=19200,C_READ_DEPTH_A=19200,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=2,C_READ_WIDTH_B=2,C_WRITE_DEPTH_B=19200,C_READ_DEPTH_B=19200,C_ADDRB_WIDTH=15,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="3",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____2.14641_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="camani.mif",C_INIT_FILE="camani.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=2,C_READ_WIDTH_A=2,C_WRITE_DEPTH_A=19200,C_READ_DEPTH_A=19200,C_ADDRA_WIDTH=15,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=2,C_READ_WIDTH_B=2,C_WRITE_DEPTH_B=19200,C_READ_DEPTH_B=19200,C_ADDRB_WIDTH=15,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=2,C_ADDRB_WIDTH=15,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=2,C_ADDRB_WIDTH=15,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=2,C_ADDRB_WIDTH=15) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/nums/sim/nums.v" Line 55. Module nums has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="nums.mif",C_INIT_FILE="nums.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=1,C_READ_WIDTH_A=1,C_WRITE_DEPTH_A=275,C_READ_DEPTH_A=275,C_ADDRA_WIDTH=9,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=1,C_READ_WIDTH_B=1,C_WRITE_DEPTH_B=275,C_READ_DEPTH_B=275,C_ADDRB_WIDTH=9,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____1.903721_mW") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1951. Module blk_mem_gen_v8_4_5_mem_module(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="nums.mif",C_INIT_FILE="nums.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=1,C_READ_WIDTH_A=1,C_WRITE_DEPTH_A=275,C_READ_DEPTH_A=275,C_ADDRA_WIDTH=9,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=1,C_READ_WIDTH_B=1,C_WRITE_DEPTH_B=275,C_READ_DEPTH_B=275,C_ADDRB_WIDTH=9,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=1,C_ADDRB_WIDTH=9,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1563. Module blk_mem_gen_v8_4_5_output_stage(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_DATA_WIDTH=1,C_ADDRB_WIDTH=9,NUM_STAGES=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 1859. Module blk_mem_gen_v8_4_5_softecc_output_reg_stage(C_DATA_WIDTH=1,C_ADDRB_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Poiku/Documents/ECE385/fnaf/fnaf.gen/sources_1/ip/times/sim/times.v" Line 55. Module times has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 3412. Module blk_mem_gen_v8_4_5(C_FAMILY="spartan7",C_XDEVICEFAMILY="spartan7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="times.mif",C_INIT_FILE="times.mem",C_HAS_ENA=0,C_WRITE_WIDTH_A=2,C_READ_WIDTH_A=2,C_WRITE_DEPTH_A=870,C_READ_DEPTH_A=870,C_ADDRA_WIDTH=10,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=2,C_READ_WIDTH_B=2,C_WRITE_DEPTH_B=870,C_READ_DEPTH_B=870,C_ADDRB_WIDTH=10,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____1.024381_mW") has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.start_rom
Compiling module xil_defaultlib.start_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.controls
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.office
Compiling module xil_defaultlib.office_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.fan
Compiling module xil_defaultlib.fan_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.door
Compiling module xil_defaultlib.door_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.cams
Compiling module xil_defaultlib.cams_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.camani
Compiling module xil_defaultlib.camani_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.nums
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.times
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.batt
Compiling module xil_defaultlib.batt_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.lab
Compiling module xil_defaultlib.lab_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.gatejump
Compiling module xil_defaultlib.gatejump_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.gates
Compiling module xil_defaultlib.gates_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.zuofuevil
Compiling module xil_defaultlib.zuofuevil_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.zuofudoor
Compiling module xil_defaultlib.zuofudoor_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.win
Compiling module xil_defaultlib.winlose_palette
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.lose
Compiling module xil_defaultlib.color_mapper
Compiling module xil_defaultlib.fnaf_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot fnaf_test_behav
