  161.661434] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  161.661441] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  161.661449] ISP IOCTL: cmd=0xc050561a arg=0x7fd339a8
[  161.661455] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  161.661461] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  161.661469] ISP IOCTL: cmd=0xc0045627 arg=0x7fd33a00
[  161.661479] ISP IOCTL: cmd=0x800856d5 arg=0x7fd339f8
[  161.661485] TX_ISP_GET_BUF: IOCTL handler called
[  161.661492] TX_ISP_GET_BUF: core_dev=85bca400, isp_dev=80514000
[  161.661498] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  161.661505] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  161.743484] ISP IOCTL: cmd=0x800856d4 arg=0x7fd339f8
[  161.743498] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  161.743724] ISP IOCTL: cmd=0x40045626 arg=0x7fd33a10
[  161.743738] subdev_sensor_ops_ioctl: cmd=0x2000003
[  161.743744] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  161.743750] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  161.743756] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  161.743766] ISP IOCTL: cmd=0x80045612 arg=0x0
[  161.743772] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  161.743778] === ISP Subdevice Array Status ===
[  161.743786]   [0]: isp-w00 (sd=8521b400)
[  161.743793]   [1]: isp-w02 (sd=85bca000)
[  161.743800]   [2]: isp-w01 (sd=85dd3000)
[  161.743806]   [3]: isp-m0 (sd=85bca400)
[  161.743814]   [4]: gc2053 (sd=85f19c00)
[  161.743820]   [5]: gc2053 (sd=85f19c00)
[  161.743825]   [6]: (empty)
[  161.743830]   [7]: (empty)
[  161.743835]   [8]: (empty)
[  161.743840]   [9]: (empty)
[  161.743846]   [10]: (empty)
[  161.743851]   [11]: (empty)
[  161.743856]   [12]: (empty)
[  161.743861]   [13]: (empty)
[  161.743866]   [14]: (empty)
[  161.743871]   [15]: (empty)
[  161.743876] === End Subdevice Array ===
[  161.743881] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  161.743887] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  161.743893] *** ispcore_activate_module: Fixed for our struct layouts ***
[  161.743898] *** VIC device in state 1, proceeding with activation ***
[  161.743905] *** CLOCK CONFIGURATION SECTION: clk_array=80497000, clk_count=2 ***
[  161.743912] Clock 0 set to 100000000 Hz
[  161.743919] Clock 0 enabled
[  161.743925] Clock 1 set to 100000000 Hz
[  161.743930] Clock 1 enabled
[  161.743935] *** SUBDEVICE VALIDATION SECTION ***
[  161.743940] VIC device state set to 2 (activated)
[  161.743945] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  161.743950] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  161.743956] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  161.743961] *** SUBDEVICE INITIALIZATION LOOP ***
[  161.743966] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  161.743973] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  161.743981] *** SENSOR_INIT: gc2053 enable=1 ***
[  161.743989] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  161.743996] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[  161.744006] sensor_write: reg=0xfe val=0x80, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.744329] sensor_write: reg=0xfe val=0x80 SUCCESS
[  161.744338] sensor_write_array: reg[1] 0xfe=0x80 OK
[  161.744346] sensor_write: reg=0xfe val=0x80, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.744665] sensor_write: reg=0xfe val=0x80 SUCCESS
[  161.744673] sensor_write_array: reg[2] 0xfe=0x80 OK
[  161.744682] sensor_write: reg=0xfe val=0x80, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.744995] sensor_write: reg=0xfe val=0x80 SUCCESS
[  161.745002] sensor_write_array: reg[3] 0xfe=0x80 OK
[  161.745010] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.745322] sensor_write: reg=0xfe val=0x00 SUCCESS
[  161.745329] sensor_write_array: reg[4] 0xfe=0x00 OK
[  161.745337] sensor_write: reg=0xf2 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.745650] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  161.745658] sensor_write_array: reg[5] 0xf2=0x00 OK
[  161.745666] sensor_write: reg=0xf3 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.745979] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  161.745986] sensor_write_array: reg[6] 0xf3=0x00 OK
[  161.745994] sensor_write: reg=0xf4 val=0x36, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.746308] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  161.746314] sensor_write_array: reg[7] 0xf4=0x36 OK
[  161.746323] sensor_write: reg=0xf5 val=0xc0, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.746636] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  161.746643] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  161.746651] sensor_write: reg=0xf6 val=0x44, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.746964] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  161.746971] sensor_write_array: reg[9] 0xf6=0x44 OK
[  161.746980] sensor_write: reg=0xf7 val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.747293] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  161.747300] sensor_write_array: reg[10] 0xf7=0x01 OK
[  161.747308] sensor_write: reg=0xf8 val=0x68, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.747622] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  161.747630] sensor_write: reg=0xf9 val=0x40, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.747943] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  161.747952] sensor_write: reg=0xfc val=0x8e, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.748265] sensor_write: reg=0xfc val=0x8e SUCCESS
[  161.748274] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.748586] sensor_write: reg=0xfe val=0x00 SUCCESS
[  161.748595] sensor_write: reg=0x87 val=0x18, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.748908] sensor_write: reg=0x87 val=0x18 SUCCESS
[  161.748917] sensor_write: reg=0xee val=0x30, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.749235] sensor_write: reg=0xee val=0x30 SUCCESS
[  161.749244] sensor_write: reg=0xd0 val=0xb7, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.749557] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  161.749566] sensor_write: reg=0x03 val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.749878] sensor_write: reg=0x03 val=0x04 SUCCESS
[  161.749887] sensor_write: reg=0x04 val=0x60, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.760390] sensor_write: reg=0x04 val=0x60 SUCCESS
[  161.760406] sensor_write: reg=0x05 val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.760720] sensor_write: reg=0x05 val=0x04 SUCCESS
[  161.760729] sensor_write: reg=0x06 val=0x4c, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.761044] sensor_write: reg=0x06 val=0x4c SUCCESS
[  161.761053] sensor_write: reg=0x07 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.761366] sensor_write: reg=0x07 val=0x00 SUCCESS
[  161.761375] sensor_write: reg=0x08 val=0x11, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.761688] sensor_write: reg=0x08 val=0x11 SUCCESS
[  161.761697] sensor_write: reg=0x09 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.762010] sensor_write: reg=0x09 val=0x00 SUCCESS
[  161.762018] sensor_write: reg=0x0a val=0x02, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.762332] sensor_write: reg=0x0a val=0x02 SUCCESS
[  161.762340] sensor_write: reg=0x0b val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.762653] sensor_write: reg=0x0b val=0x00 SUCCESS
[  161.762661] sensor_write: reg=0x0c val=0x02, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.762974] sensor_write: reg=0x0c val=0x02 SUCCESS
[  161.762982] sensor_write: reg=0x0d val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.763296] sensor_write: reg=0x0d val=0x04 SUCCESS
[  161.763304] sensor_write: reg=0x0e val=0x40, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.763617] sensor_write: reg=0x0e val=0x40 SUCCESS
[  161.763626] sensor_write: reg=0x12 val=0xe2, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.763939] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  161.763948] sensor_write: reg=0x13 val=0x16, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.764260] sensor_write: reg=0x13 val=0x16 SUCCESS
[  161.764269] sensor_write: reg=0x19 val=0x0a, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.764582] sensor_write: reg=0x19 val=0x0a SUCCESS
[  161.764591] sensor_write: reg=0x21 val=0x1c, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.764904] sensor_write: reg=0x21 val=0x1c SUCCESS
[  161.764912] sensor_write: reg=0x28 val=0x0a, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.765226] sensor_write: reg=0x28 val=0x0a SUCCESS
[  161.765234] sensor_write: reg=0x29 val=0x24, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.765547] sensor_write: reg=0x29 val=0x24 SUCCESS
[  161.765556] sensor_write: reg=0x2b val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.765869] sensor_write: reg=0x2b val=0x04 SUCCESS
[  161.765877] sensor_write: reg=0x32 val=0xf8, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.766190] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  161.766199] sensor_write: reg=0x37 val=0x03, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.766512] sensor_write: reg=0x37 val=0x03 SUCCESS
[  161.766520] sensor_write: reg=0x39 val=0x15, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.766834] sensor_write: reg=0x39 val=0x15 SUCCESS
[  161.766842] sensor_write: reg=0x43 val=0x07, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.767155] sensor_write: reg=0x43 val=0x07 SUCCESS
[  161.767164] sensor_write: reg=0x44 val=0x40, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.767477] sensor_write: reg=0x44 val=0x40 SUCCESS
[  161.767485] sensor_write: reg=0x46 val=0x0b, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.767798] sensor_write: reg=0x46 val=0x0b SUCCESS
[  161.767807] sensor_write: reg=0x4b val=0x20, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.768120] sensor_write: reg=0x4b val=0x20 SUCCESS
[  161.768128] sensor_write: reg=0x4e val=0x08, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.768442] sensor_write: reg=0x4e val=0x08 SUCCESS
[  161.768450] sensor_write: reg=0x55 val=0x20, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.768763] sensor_write: reg=0x55 val=0x20 SUCCESS
[  161.768772] sensor_write: reg=0x66 val=0x05, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.769085] sensor_write: reg=0x66 val=0x05 SUCCESS
[  161.769094] sensor_write: reg=0x67 val=0x05, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.769406] sensor_write: reg=0x67 val=0x05 SUCCESS
[  161.769415] sensor_write: reg=0x77 val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.769728] sensor_write: reg=0x77 val=0x01 SUCCESS
[  161.769736] sensor_write: reg=0x78 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.770090] sensor_write: reg=0x78 val=0x00 SUCCESS
[  161.770100] sensor_write: reg=0x7c val=0x93, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.775686] sensor_write: reg=0x7c val=0x93 SUCCESS
[  161.775699] sensor_write_array: reg[50] 0x7c=0x93 OK
[  161.775709] sensor_write: reg=0x8c val=0x12, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.776024] sensor_write: reg=0x8c val=0x12 SUCCESS
[  161.776032] sensor_write: reg=0x8d val=0x92, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.776344] sensor_write: reg=0x8d val=0x92 SUCCESS
[  161.776353] sensor_write: reg=0x90 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.776671] sensor_write: reg=0x90 val=0x00 SUCCESS
[  161.776680] sensor_write: reg=0x41 val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.776993] sensor_write: reg=0x41 val=0x04 SUCCESS
[  161.777002] sensor_write: reg=0x42 val=0x9d, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.777315] sensor_write: reg=0x42 val=0x9d SUCCESS
[  161.777324] sensor_write: reg=0x9d val=0x10, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.777637] sensor_write: reg=0x9d val=0x10 SUCCESS
[  161.777646] sensor_write: reg=0xce val=0x7c, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.777959] sensor_write: reg=0xce val=0x7c SUCCESS
[  161.777967] sensor_write: reg=0xd2 val=0x41, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.778280] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  161.778289] sensor_write: reg=0xd3 val=0xdc, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.778602] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  161.778610] sensor_write: reg=0xe6 val=0x50, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.778924] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  161.778932] sensor_write: reg=0xb6 val=0xc0, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.779245] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  161.779254] sensor_write: reg=0xb0 val=0x70, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.779567] sensor_write: reg=0xb0 val=0x70 SUCCESS
[  161.779576] sensor_write: reg=0xb1 val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.779888] sensor_write: reg=0xb1 val=0x01 SUCCESS
[  161.779897] sensor_write: reg=0xb2 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.780244] sensor_write: reg=0xb2 val=0x00 SUCCESS
[  161.780254] sensor_write: reg=0xb3 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.780621] sensor_write: reg=0xb3 val=0x00 SUCCESS
[  161.780631] sensor_write: reg=0xb4 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.789244] sensor_write: reg=0xb4 val=0x00 SUCCESS
[  161.789260] sensor_write: reg=0xb8 val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.789568] sensor_write: reg=0xb8 val=0x01 SUCCESS
[  161.789578] sensor_write: reg=0xb9 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.789894] sensor_write: reg=0xb9 val=0x00 SUCCESS
[  161.789903] sensor_write: reg=0x26 val=0x30, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.790250] sensor_write: reg=0x26 val=0x30 SUCCESS
[  161.790259] sensor_write: reg=0xfe val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.790627] sensor_write: reg=0xfe val=0x01 SUCCESS
[  161.790638] sensor_write: reg=0x40 val=0x23, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.790954] sensor_write: reg=0x40 val=0x23 SUCCESS
[  161.790963] sensor_write: reg=0x55 val=0x07, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.791277] sensor_write: reg=0x55 val=0x07 SUCCESS
[  161.791286] sensor_write: reg=0x60 val=0x40, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.791600] sensor_write: reg=0x60 val=0x40 SUCCESS
[  161.791609] sensor_write: reg=0xfe val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.791922] sensor_write: reg=0xfe val=0x04 SUCCESS
[  161.791930] sensor_write: reg=0x14 val=0x78, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.792244] sensor_write: reg=0x14 val=0x78 SUCCESS
[  161.792253] sensor_write: reg=0x15 val=0x78, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.792566] sensor_write: reg=0x15 val=0x78 SUCCESS
[  161.792575] sensor_write: reg=0x16 val=0x78, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.800123] sensor_write: reg=0x16 val=0x78 SUCCESS
[  161.800140] sensor_write: reg=0x17 val=0x78, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.800458] sensor_write: reg=0x17 val=0x78 SUCCESS
[  161.800467] sensor_write: reg=0xfe val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.800837] sensor_write: reg=0xfe val=0x01 SUCCESS
[  161.800847] sensor_write: reg=0x92 val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.801159] sensor_write: reg=0x92 val=0x00 SUCCESS
[  161.801168] sensor_write: reg=0x94 val=0x03, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.801483] sensor_write: reg=0x94 val=0x03 SUCCESS
[  161.801491] sensor_write: reg=0x95 val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.801805] sensor_write: reg=0x95 val=0x04 SUCCESS
[  161.801814] sensor_write: reg=0x96 val=0x38, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.802127] sensor_write: reg=0x96 val=0x38 SUCCESS
[  161.802136] sensor_write: reg=0x97 val=0x07, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.802449] sensor_write: reg=0x97 val=0x07 SUCCESS
[  161.802457] sensor_write: reg=0x98 val=0x80, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.802771] sensor_write: reg=0x98 val=0x80 SUCCESS
[  161.802779] sensor_write: reg=0xfe val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.803092] sensor_write: reg=0xfe val=0x01 SUCCESS
[  161.803101] sensor_write: reg=0x01 val=0x05, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.803413] sensor_write: reg=0x01 val=0x05 SUCCESS
[  161.803422] sensor_write: reg=0x02 val=0x89, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.803735] sensor_write: reg=0x02 val=0x89 SUCCESS
[  161.803743] sensor_write: reg=0x04 val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.804056] sensor_write: reg=0x04 val=0x01 SUCCESS
[  161.804065] sensor_write: reg=0x07 val=0xa6, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.804378] sensor_write: reg=0x07 val=0xa6 SUCCESS
[  161.804386] sensor_write: reg=0x08 val=0xa9, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.804699] sensor_write: reg=0x08 val=0xa9 SUCCESS
d[  161.804707] sensor_write: reg=0x09 val=0xa8, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.805021] sensor_write: reg=0x09 val=0xa8 SUCCESS
[  161.805029] sensor_write: reg=0x0a val=0xa7, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.805342] sensor_write: reg=0x0a val=0xa7 SUCCESS
[  161.805351] sensor_write: reg=0x0b val=0xff, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.805663] sensor_write: reg=0x0b val=0xff SUCCESS
[  161.805672] sensor_write: reg=0x0c val=0xff, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.805985] sensor_write: reg=0x0c val=0xff SUCCESS
[  161.805993] sensor_write: reg=0x0f val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.806306] sensor_write: reg=0x0f val=0x00 SUCCESS
[  161.806315] sensor_write: reg=0x50 val=0x1c, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.806628] sensor_write: reg=0x50 val=0x1c SUCCESS
[  161.806637] sensor_write: reg=0x89 val=0x03, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.806949] sensor_write: reg=0x89 val=0x03 SUCCESS
[  161.806958] sensor_write: reg=0xfe val=0x04, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.810111] sensor_write: reg=0xfe val=0x04 SUCCESS
[  161.810124] sensor_write: reg=0x28 val=0x86, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.810440] sensor_write: reg=0x28 val=0x86 SUCCESS
[  161.810449] sensor_write_array: reg[100] 0x28=0x86 OK
[  161.810457] sensor_write: reg=0x29 val=0x86, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.810824] sensor_write: reg=0x29 val=0x86 SUCCESS
[  161.810835] sensor_write: reg=0x2a val=0x86, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.811151] sensor_write: reg=0x2a val=0x86 SUCCESS
[  161.811161] sensor_write: reg=0x2b val=0x68, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.811474] sensor_write: reg=0x2b val=0x68 SUCCESS
[  161.811483] sensor_write: reg=0x2c val=0x68, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.811796] sensor_write: reg=0x2c val=0x68 SUCCESS
[  161.811805] sensor_write: reg=0x2d val=0x68, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.812118] sensor_write: reg=0x2d val=0x68 SUCCESS
[  161.812127] sensor_write: reg=0x2e val=0x68, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.812440] sensor_write: reg=0x2e val=0x68 SUCCESS
[  161.812448] sensor_write: reg=0x2f val=0x68, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.820116] sensor_write: reg=0x2f val=0x68 SUCCESS
[  161.820131] sensor_write: reg=0x30 val=0x4f, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.820450] sensor_write: reg=0x30 val=0x4f SUCCESS
[  161.820459] sensor_write: reg=0x31 val=0x68, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.820778] sensor_write: reg=0x31 val=0x68 SUCCESS
[  161.820787] sensor_write: reg=0x32 val=0x67, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.821090] sensor_write: reg=0x32 val=0x67 SUCCESS
[  161.821100] sensor_write: reg=0x33 val=0x66, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.821416] sensor_write: reg=0x33 val=0x66 SUCCESS
[  161.821425] sensor_write: reg=0x34 val=0x66, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.821737] sensor_write: reg=0x34 val=0x66 SUCCESS
[  161.821745] sensor_write: reg=0x35 val=0x66, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.822057] sensor_write: reg=0x35 val=0x66 SUCCESS
[  161.822065] sensor_write: reg=0x36 val=0x66, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.822379] sensor_write: reg=0x36 val=0x66 SUCCESS
[  161.822387] sensor_write: reg=0x37 val=0x66, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.822701] sensor_write: reg=0x37 val=0x66 SUCCESS
[  161.822709] sensor_write: reg=0x38 val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.823023] sensor_write: reg=0x38 val=0x62 SUCCESS
[  161.823031] sensor_write: reg=0x39 val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.823345] sensor_write: reg=0x39 val=0x62 SUCCESS
[  161.823353] sensor_write: reg=0x3a val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.823671] sensor_write: reg=0x3a val=0x62 SUCCESS
[  161.823680] sensor_write: reg=0x3b val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.823993] sensor_write: reg=0x3b val=0x62 SUCCESS
m[  161.824002] sensor_write: reg=0x3c val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.830106] sensor_write: reg=0x3c val=0x62 SUCCESS
[  161.830121] sensor_write: reg=0x3d val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.830439] sensor_write: reg=0x3d val=0x62 SUCCESS
[  161.830448] sensor_write: reg=0x3e val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.830765] sensor_write: reg=0x3e val=0x62 SUCCESS
[  161.830775] sensor_write: reg=0x3f val=0x62, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.831143] sensor_write: reg=0x3f val=0x62 SUCCESS
[  161.831153] sensor_write: reg=0xfe val=0x01, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.831466] sensor_write: reg=0xfe val=0x01 SUCCESS
[  161.831475] sensor_write: reg=0x9a val=0x06, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.831790] sensor_write: reg=0x9a val=0x06 SUCCESS
[  161.831799] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.832113] sensor_write: reg=0xfe val=0x00 SUCCESS
[  161.832121] sensor_write: reg=0x7b val=0x2a, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.832435] sensor_write: reg=0x7b val=0x2a SUCCESS
[  161.832443] sensor_write: reg=0x23 val=0x2d, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.832756] sensor_write: reg=0x23 val=0x2d SUCCESS
[  161.832765] sensor_write: reg=0xfe val=0x03, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.833077] sensor_write: reg=0xfe val=0x03 SUCCESS
[  161.833086] sensor_write: reg=0x01 val=0x27, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.833399] sensor_write: reg=0x01 val=0x27 SUCCESS
[  161.833407] sensor_write: reg=0x02 val=0x56, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.833721] sensor_write: reg=0x02 val=0x56 SUCCESS
[  161.833729] sensor_write: reg=0x03 val=0x8e, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.834042] sensor_write: reg=0x03 val=0x8e SUCCESS
[  161.834051] sensor_write: reg=0x12 val=0x80, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.834363] sensor_write: reg=0x12 val=0x80 SUCCESS
[  161.834372] sensor_write: reg=0x13 val=0x07, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.834693] sensor_write: reg=0x13 val=0x07 SUCCESS
[  161.834703] sensor_write: reg=0x15 val=0x12, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.835016] sensor_write: reg=0x15 val=0x12 SUCCESS
[  161.835025] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.835338] sensor_write: reg=0xfe val=0x00 SUCCESS
[  161.835347] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  161.835660] sensor_write: reg=0x3e val=0x91 SUCCESS
[  161.835667] sensor_write_array: Complete - wrote 137 registers, 0 errors
[  161.835673] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[  161.835679] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[  161.835687] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[  161.835693] *** SENSOR_INIT: gc2053 enable=1 ***
[  161.835700] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  161.835706] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  161.835713] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[  161.835719] *** ispcore_core_ops_init: ENTRY - sd=85bca400, on=1 ***
[  161.835727] *** ispcore_core_ops_init: sd->dev_priv=85bca400, sd->host_priv=85bca400 ***
[  161.835733] *** ispcore_core_ops_init: sd->pdev=c06b5dd0, sd->ops=c06b64f8 ***
[  161.835740] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  161.835745] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  161.835754] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  161.835762] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  161.835769] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  161.835775] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  161.835780] *** ispcore_core_ops_init: s0 (core_dev) = 85bca400 from sd->host_priv ***	
[  161.835787] ispcore_core_ops_init: core_dev=85bca400, vic_dev=85bca000, vic_state=2
[  161.835792] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[  161.835801] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  161.835809] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  161.835817] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  161.835823] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  161.835828] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  161.835833] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  161.835839] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  161.835845] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  161.835852] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  161.835857] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  161.835863] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  161.835869] tisp_event_init: Initializing ISP event system
[  161.835876] tisp_event_init: SAFE event system initialized with 20 nodes
[  161.835882] tisp_event_set_cb: Setting callback for event 4
[  161.835889] tisp_event_set_cb: Event 4 callback set to c06849dc
[  161.835894] tisp_event_set_cb: Setting callback for event 5
[  161.835901] tisp_event_set_cb: Event 5 callback set to c0684ea4
[  161.835906] tisp_event_set_cb: Setting callback for event 7
[  161.835913] tisp_event_set_cb: Event 7 callback set to c0684a70
[  161.835918] tisp_event_set_cb: Setting callback for event 9
[  161.835925] tisp_event_set_cb: Event 9 callback set to c0684af8
[  161.835930] tisp_event_set_cb: Setting callback for event 8
[  161.835937] tisp_event_set_cb: Event 8 callback set to c0684bbc
[  161.835944] *** system_irq_func_set: Registered handler c067d704 at index 13 ***
[  161.853707] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  161.853723] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  161.853731] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  161.853738] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  161.853745] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  161.853752] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  161.853759] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  161.853766] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  161.853773] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  161.853780] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  161.853787] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  161.853793] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  161.853801] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  161.853807] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  161.853814] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  161.853821] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  161.853828] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  161.853833] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  161.853840] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  161.853847] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  161.853853] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  161.853861] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  161.853866] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  161.853872] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  161.853879] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  161.853885] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  161.853893] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  161.853899] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  161.853906] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  161.853913] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  161.853920] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  161.853927] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  161.853933] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  161.853939] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  161.853946] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  161.853953] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  161.853960] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  161.853967] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  161.853973] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  161.853980] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  161.853987] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  161.853993] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  161.853999] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  161.854005] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  161.854014] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  161.854021] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  161.854027] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  161.854034] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  161.854040] *** tisp_init: ISP control register set to enable processing pipeline ***
[  161.854047] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  161.854053] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  161.854059] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  161.854065] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  161.854071] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  161.854078] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  161.854083] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  161.854090] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  161.854097] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  161.854103] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  161.854109] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  161.854117] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  161.854124] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  161.854131] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  161.854137] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  161.854144] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  161.854149] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  161.854156] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  161.854163] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  161.854169] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  161.854176] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  161.854183] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  161.854189] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  161.854196] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  161.854205] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  161.854213] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  161.854219] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  161.854226] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  161.854233] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  161.854240] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  161.854245] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  161.854251] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  161.854257] *** This should eliminate green frames by enabling proper color processing ***
[  161.854263] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  161.854270] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  161.854277] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  161.854283] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  161.854290] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  161.854297] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  161.854303] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  161.854310] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  161.854317] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  161.854322] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  161.854327] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  161.854333] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  161.854339] *** tisp_init: Standard tuning parameters loaded successfully ***
[  161.854344] *** tisp_init: Custom tuning parameters loaded successfully ***
[  161.854350] tisp_set_csc_version: Setting CSC version 0
[  161.854357] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  161.854363] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  161.854369] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  161.854376] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  161.854383] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  161.854388] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  161.854393] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  161.854400] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  161.854407] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  161.854412] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  161.854419] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  161.854425] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  161.854431] *** tisp_init: ISP processing pipeline fully enabled ***
[  161.854437] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  161.854444] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  161.854449] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  161.854457] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  161.854463] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  161.854469] tisp_init: ISP memory buffers configured
[  161.854473] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  161.854481] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  161.854489] tiziano_ae_params_refresh: Refreshing AE parameters
[  161.854500] tiziano_ae_params_refresh: AE parameters refreshed
[  161.854506] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  161.854512] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  161.854518] tiziano_ae_para_addr: Setting up AE parameter addresses

[  161.854523] tiziano_ae_para_addr: AE parameter addresses configured
[  161.854530] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  161.854537] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  161.854559] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  161.854567] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  161.854574] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  161.854581] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  161.854587] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  161.854595] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b750814 (Binary Ninja EXACT) ***
[  161.854601] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  161.854609] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  161.854615] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  161.854622] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  161.854628] tiziano_ae_set_hardware_param: Parameters written to AE0
[  161.854634] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  161.854641] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  161.854647] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  161.854654] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  161.854661] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  161.854667] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  161.854674] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  161.854680] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  161.854687] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  161.854693] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  161.854700] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  161.854707] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  161.854713] tiziano_ae_set_hardware_param: Parameters written to AE1
[  161.854719] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  161.854726] *** system_irq_func_set: Registered handler c0685bb4 at index 10 ***
[  161.870109] *** system_irq_func_set: Registered handler c0685ccc at index 27 ***
[  161.888054] *** system_irq_func_set: Registered handler c0685bb4 at index 26 ***
[  161.896180] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[  161.896313] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[  161.896706] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[  161.896721] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[  161.896741] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 7910.000 ms)
[  161.898936] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[  162.181345] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  162.181353] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  162.181361] csi_core_ops_init: sd=8521b400, csi_dev=8521b400, enable=1
[  162.181366] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  162.181371] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  162.181378] *** vic_core_ops_init: ENTRY - sd=85bca000, enable=1 ***
[  162.181384] *** vic_core_ops_init: vic_dev=85bca000, current state check ***
[  162.181390] *** vic_core_ops_init: current_state=3, enable=1 ***
[  162.181395] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  162.181401] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  162.181408] *** ispcore_core_ops_init: ENTRY - sd=85bca400, on=1 ***
[  162.181415] *** ispcore_core_ops_init: sd->dev_priv=85bca400, sd->host_priv=85bca400 ***
[  162.181422] *** ispcore_core_ops_init: sd->pdev=c06b5dd0, sd->ops=c06b64f8 ***
[  162.181427] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  162.181433] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  162.181441] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  162.181448] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  162.181455] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  162.181461] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  162.181465] *** ispcore_core_ops_init: s0 (core_dev) = 85bca400 from sd->host_priv ***
[  162.181473] ispcore_core_ops_init: core_dev=85bca400, vic_dev=85bca000, vic_state=3
[  162.181477] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  162.181487] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  162.181495] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  162.181502] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  162.181508] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  162.181513] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  162.181519] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  162.181525] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  162.181531] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  162.181538] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  162.181544] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  162.181549] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  162.181555] tisp_event_init: Initializing ISP event system
[  162.181561] tisp_event_init: SAFE event system initialized with 20 nodes
[  162.181567] tisp_event_set_cb: Setting callback for event 4
[  162.181573] tisp_event_set_cb: Event 4 callback set to c06849dc
[  162.181579] tisp_event_set_cb: Setting callback for event 5
[  162.181586] tisp_event_set_cb: Event 5 callback set to c0684ea4
[  162.181591] tisp_event_set_cb: Setting callback for event 7
[  162.181598] tisp_event_set_cb: Event 7 callback set to c0684a70
[  162.181603] tisp_event_set_cb: Setting callback for event 9
[  162.181610] tisp_event_set_cb: Event 9 callback set to c0684af8
[  162.181615] tisp_event_set_cb: Setting callback for event 8
[  162.181622] tisp_event_set_cb: Event 8 callback set to c0684bbc
[  162.181629] *** system_irq_func_set: Registered handler c067d704 at index 13 ***
[  162.199091] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  162.199107] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  162.199114] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  162.199121] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  162.199128] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  162.199135] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  162.199142] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  162.199149] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  162.199156] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  162.199269] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  162.199278] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  162.199285] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  162.199292] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  162.199299] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  162.199305] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  162.199312] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  162.199319] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  162.199325] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  162.199331] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  162.199338] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  162.199345] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  162.199352] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  162.199357] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  162.199363] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  162.199370] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  162.199439] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  162.199447] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  162.199454] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  162.199461] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  162.199468] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  162.199475] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  162.199482] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  162.199487] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  162.199495] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  162.199501] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  162.199509] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  162.199515] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  162.199522] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  162.199529] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  162.199535] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  162.199542] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  162.199549] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  162.199555] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  162.199561] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  162.199569] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  162.199577] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[  162.199583] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  162.199589] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  162.199595] *** tisp_init: ISP control register set to enable processing pipeline ***
[  162.199602] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  162.199608] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  162.199615] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  162.199621] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  162.199627] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  162.199633] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  162.199643] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  162.207091] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  162.207097] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  162.214819] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[  162.222273] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  162.229995] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  162.237525] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  162.243716] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  162.251791] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685bb4 ***
[  162.260052] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  162.269294] ae0_interrupt_static: Processing AE0 static interrupt
[  162.269301] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  162.269307] ae0_interrupt_static: AE0 static interrupt processed
[  162.269313] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  162.277474] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  162.311278] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 8330.000 ms)
[  162.311293] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 8330.000 ms)
[  162.311309] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  162.313608] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 300.000 ms)
[  162.313622] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 300.000 ms)
[  162.375545] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  162.375671] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  162.375679] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  162.375685] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  162.375691] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  162.375699] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  162.375706] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  162.375713] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  162.375719] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  162.375727] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  162.375732] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  162.375739] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  162.375745] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  162.375752] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  162.375759] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  162.375765] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  162.375772] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  162.375779] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  162.375788] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  162.375795] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  162.375802] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  162.375809] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  162.375815] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  162.375822] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  162.375828] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  162.375833] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  162.375839] *** This should eliminate green frames by enabling proper color processing ***
[  162.375845] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  162.375852] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  162.375859] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  162.375865] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  162.375872] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  162.375879] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  162.375885] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  162.375892] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  162.375899] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  162.375904] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  162.375910] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  162.375915] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  162.375921] *** tisp_init: Standard tuning parameters loaded successfully ***
[  162.375926] *** tisp_init: Custom tuning parameters loaded successfully ***
[  162.375933] tisp_set_csc_version: Setting CSC version 0
[  162.375939] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  162.375946] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  162.375951] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  162.375958] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  162.375965] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  162.375971] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  162.375976] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  162.375983] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  162.375989] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  162.375995] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  162.376001] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  162.376007] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  162.376013] *** tisp_init: ISP processing pipeline fully enabled ***
[  162.376019] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  162.376026] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  162.376032] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  162.376039] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  162.376045] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  162.376051] tisp_init: ISP memory buffers configured
[  162.376056] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  162.376063] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  162.376072] tiziano_ae_params_refresh: Refreshing AE parameters
[  162.376083] tiziano_ae_params_refresh: AE parameters refreshed
[  162.376089] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  162.376095] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  162.376100] tiziano_ae_para_addr: Setting up AE parameter addresses
[  162.376105] tiziano_ae_para_addr: AE parameter addresses configured
[  162.376113] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  162.376119] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  162.376126] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  162.376133] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  162.376140] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  162.376147] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  162.376154] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  162.376161] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b750814 (Binary Ninja EXACT) ***
[  162.376168] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  162.376175] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  162.376181] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  162.376188] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  162.376194] tiziano_ae_set_hardware_param: Parameters written to AE0
[  162.376201] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  162.376207] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  162.376213] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  162.376220] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  162.376227] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  162.376233] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  162.376309] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  162.376317] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  162.376324] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  162.376331] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  162.376337] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  162.376344] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  162.376350] tiziano_ae_set_hardware_param: Parameters written to AE1
[  162.376419] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  162.376529] *** system_irq_func_set: Registered handler c0685bb4 at index 10 ***
[  162.390113] *** system_irq_func_set: Registered handler c0685ccc at index 27 ***
[  162.407919] *** system_irq_func_set: Registered handler c0685bb4 at index 26 ***
[  162.428135] *** system_irq_func_set: Registered handler c0685db4 at index 29 ***
[  162.438223] *** system_irq_func_set: Registered handler c0685d40 at index 28 ***
[  162.458430] *** system_irq_func_set: Registered handler c0685e28 at index 30 ***
[  162.478628] *** system_irq_func_set: Registered handler c0685e7c at index 20 ***
[  162.486294] *** system_irq_func_set: Registered handler c0685ed0 at index 18 ***
[  162.495717] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[  162.495732] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[  162.501812] *** system_irq_func_set: Registered handler c0685f24 at index 31 ***
[  162.518332] *** system_irq_func_set: Registered handler c0685f78 at index 11 ***
[  162.536163] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  162.536185] tiziano_deflicker_expt: Generated 119 LUT entries
[  162.536192] tisp_event_set_cb: Setting callback for event 1
[  162.536200] tisp_event_set_cb: Event 1 callback set to c06857b4
[  162.536206] tisp_event_set_cb: Setting callback for event 6
[  162.536212] tisp_event_set_cb: Event 6 callback set to c0684d14
[  162.536218] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  162.536224] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  162.536231] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  162.536238] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  162.536245] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  162.536250] tiziano_awb_init: AWB hardware blocks enabled
[  162.536256] tiziano_gamma_init: Initializing Gamma processing
[  162.536262] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  162.536321] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  162.536326] tiziano_gib_init: Initializing GIB processing
[  162.536332] tiziano_lsc_init: Initializing LSC processing
[  162.536337] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  162.536344] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  162.536350] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  162.536358] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  162.536363] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  162.536419] tiziano_ccm_init: Initializing Color Correction Matrix
[  162.536425] tiziano_ccm_init: Using linear CCM parameters
[  162.536430] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  162.536437] jz_isp_ccm: EV=64, CT=9984
[  162.536444] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  162.536450] cm_control: saturation=128
[  162.536455] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  162.536462] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  162.536467] tiziano_ccm_init: CCM initialized successfully
[  162.536472] tiziano_dmsc_init: Initializing DMSC processing
[  162.536478] tiziano_sharpen_init: Initializing Sharpening
[  162.536483] tiziano_sharpen_init: Using linear sharpening parameters
[  162.536488] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  162.536495] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  162.536501] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  162.536528] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  162.536534] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  162.536540] tiziano_sharpen_init: Sharpening initialized successfully
[  162.536545] tiziano_sdns_init: Initializing SDNS processing
[  162.536553] tiziano_sdns_init: Using linear SDNS parameters
[  162.536558] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  162.536565] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  162.536571] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  162.536604] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  162.536610] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  162.536616] tiziano_sdns_init: SDNS processing initialized successfully
[  162.536622] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  162.536628] tiziano_mdns_init: Using linear MDNS parameters
[  162.536638] tiziano_mdns_init: MDNS processing initialized successfully
[  162.536643] tiziano_clm_init: Initializing CLM processing
[  162.536648] tiziano_dpc_init: Initializing DPC processing
[  162.536654] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  162.536660] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  162.536667] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  162.536672] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  162.536687] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  162.536694] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  162.536700] tiziano_hldc_init: Initializing HLDC processing
[  162.536706] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  162.536712] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  162.536719] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  162.536726] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  162.536733] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  162.536740] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  162.536747] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  162.536754] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  162.536761] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  162.536768] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  162.536774] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  162.536782] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  162.536788] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  162.536794] tiziano_adr_params_refresh: Refreshing ADR parameters
[  162.536800] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  162.536805] tiziano_adr_params_init: Initializing ADR parameter arrays
[  162.536812] tisp_adr_set_params: Writing ADR parameters to registers
[  162.536844] tisp_adr_set_params: ADR parameters written to hardware
[  162.536850] tisp_event_set_cb: Setting callback for event 18
[  162.536856] tisp_event_set_cb: Event 18 callback set to c0685ed0
d[  162.536862] tisp_event_set_cb: Setting callback for event 2
[  162.536868] tisp_event_set_cb: Event 2 callback set to c06849b0
[  162.536874] tiziano_adr_init: ADR processing initialized successfully
[  162.536880] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  162.536886] tiziano_bcsh_init: Initializing BCSH processing
[  162.536891] tiziano_ydns_init: Initializing YDNS processing
[  162.536896] tiziano_rdns_init: Initializing RDNS processing
[  162.536902] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  162.536914] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1190000 (Binary Ninja EXACT) ***
[  162.536922] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1191000 (Binary Ninja EXACT) ***
[  162.536929] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x1192000 (Binary Ninja EXACT) ***
[  162.536936] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x1193000 (Binary Ninja EXACT) ***
[  162.536943] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x1194000 (Binary Ninja EXACT) ***
[  162.536950] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x1194800 (Binary Ninja EXACT) ***
[  162.536956] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x1195000 (Binary Ninja EXACT) ***
[  162.536964] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x1195800 (Binary Ninja EXACT) ***
[  162.536970] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  162.536976] *** tisp_init: AE0 buffer allocated at 0x01190000 ***
[  162.536983] *** CRITICAL FIX: data_b2f3c initialized to 0x81190000 (prevents stack corruption) ***
[  162.536991] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1198000 (Binary Ninja EXACT) ***
[  162.536998] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1199000 (Binary Ninja EXACT) ***
[  162.537005] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x119a000 (Binary Ninja EXACT) ***
[  162.537012] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x119b000 (Binary Ninja EXACT) ***
[  162.537019] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x119c000 (Binary Ninja EXACT) ***
[  162.537026] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x119c800 (Binary Ninja EXACT) ***
[  162.537033] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x119d000 (Binary Ninja EXACT) ***
[  162.537040] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x119d800 (Binary Ninja EXACT) ***
[  162.537047] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  162.537053] *** tisp_init: AE1 buffer allocated at 0x01198000 ***
[  162.537058] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  162.537064] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  162.537072] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  162.537077] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  162.537084] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  162.537089] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  162.537096] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  162.537104] tiziano_ae_params_refresh: Refreshing AE parameters
[  162.537115] tiziano_ae_params_refresh: AE parameters refreshed
[  162.537120] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  162.537126] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  162.537132] tiziano_ae_para_addr: Setting up AE parameter addresses
[  162.537137] tiziano_ae_para_addr: AE parameter addresses configured
[  162.537144] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  162.537151] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  162.537158] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  162.537165] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  162.537172] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  162.537178] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
m[  162.537186] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  162.537192] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b750814 (Binary Ninja EXACT) ***
[  162.537199] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  162.537206] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  162.537213] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  162.537220] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  162.537226] tiziano_ae_set_hardware_param: Parameters written to AE0
[  162.537232] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  162.537238] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  162.537245] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  162.537252] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  162.537258] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  162.537265] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  162.537272] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  162.537278] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  162.537284] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  162.537291] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  162.537298] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  162.537304] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  162.537310] tiziano_ae_set_hardware_param: Parameters written to AE1
[  162.537316] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  162.537323] *** system_irq_func_set: Registered handler c0685bb4 at index 10 ***
[  162.550100] *** system_irq_func_set: Registered handler c0685ccc at index 27 ***
[  162.567913] *** system_irq_func_set: Registered handler c0685bb4 at index 26 ***
[  162.588114] *** system_irq_func_set: Registered handler c0685db4 at index 29 ***
[  162.598202] *** system_irq_func_set: Registered handler c0685d40 at index 28 ***
[  162.614533] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[  162.614548] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[  162.614783] *** system_irq_func_set: Registered handler c0685e28 at index 30 ***
[  162.630120] *** system_irq_func_set: Registered handler c0685e7c at index 20 ***
[  162.647928] *** system_irq_func_set: Registered handler c0685ed0 at index 18 ***
[  162.668118] *** system_irq_func_set: Registered handler c0685f24 at index 31 ***
[  162.678201] *** system_irq_func_set: Registered handler c0685f78 at index 11 ***
[  162.698408] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  162.698429] tiziano_deflicker_expt: Generated 119 LUT entries
[  162.698436] tisp_event_set_cb: Setting callback for event 1
[  162.698444] tisp_event_set_cb: Event 1 callback set to c06857b4
[  162.698450] tisp_event_set_cb: Setting callback for event 6
[  162.698457] tisp_event_set_cb: Event 6 callback set to c0684d14
[  162.698463] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  162.698468] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  162.698476] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  162.698483] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  162.698490] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  162.698495] tiziano_awb_init: AWB hardware blocks enabled
[  162.698500] tiziano_gamma_init: Initializing Gamma processing
[  162.698506] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  162.698566] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  162.698571] tiziano_gib_init: Initializing GIB processing
[  162.698576] tiziano_lsc_init: Initializing LSC processing
[  162.698582] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  162.698588] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  162.698595] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  162.698602] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  162.698607] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  162.698664] tiziano_ccm_init: Initializing Color Correction Matrix
[  162.698670] tiziano_ccm_init: Using linear CCM parameters
[  162.698675] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  162.698682] jz_isp_ccm: EV=64, CT=9984
[  162.698688] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  162.698694] cm_control: saturation=128
[  162.698700] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  162.698706] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  162.698712] tiziano_ccm_init: CCM initialized successfully
[  162.698716] tiziano_dmsc_init: Initializing DMSC processing
[  162.698722] tiziano_sharpen_init: Initializing Sharpening
[  162.698727] tiziano_sharpen_init: Using linear sharpening parameters
[  162.698733] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  162.698740] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  162.698746] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  162.698772] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  162.698778] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  162.698784] tiziano_sharpen_init: Sharpening initialized successfully
[  162.698790] tiziano_sdns_init: Initializing SDNS processing
[  162.698797] tiziano_sdns_init: Using linear SDNS parameters
[  162.698803] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  162.698810] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  162.698816] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  162.698849] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  162.698856] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  162.698861] tiziano_sdns_init: SDNS processing initialized successfully
[  162.698868] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  162.698873] tiziano_mdns_init: Using linear MDNS parameters
[  162.698883] tiziano_mdns_init: MDNS processing initialized successfully
[  162.698888] tiziano_clm_init: Initializing CLM processing
[  162.698894] tiziano_dpc_init: Initializing DPC processing
[  162.698899] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  162.698905] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  162.698912] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  162.698917] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  162.698932] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  162.698938] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  162.698944] tiziano_hldc_init: Initializing HLDC processing
[  162.698951] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  162.698958] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  162.698964] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  162.698971] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  162.698978] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  162.698985] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  162.698992] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  162.698998] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  162.699006] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  162.699012] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  162.699019] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  162.699026] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  162.699033] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  162.699038] tiziano_adr_params_refresh: Refreshing ADR parameters
[  162.699044] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  162.699050] tiziano_adr_params_init: Initializing ADR parameter arrays
[  162.699057] tisp_adr_set_params: Writing ADR parameters to registers
[  162.699089] tisp_adr_set_params: ADR parameters written to hardware
[  162.699095] tisp_event_set_cb: Setting callback for event 18
[  162.699101] tisp_event_set_cb: Event 18 callback set to c0685ed0
[  162.699107] tisp_event_set_cb: Setting callback for event 2
[  162.699114] tisp_event_set_cb: Event 2 callback set to c06849b0
[  162.699119] tiziano_adr_init: ADR processing initialized successfully
[  162.699125] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  162.699130] tiziano_bcsh_init: Initializing BCSH processing
[  162.699136] tiziano_ydns_init: Initializing YDNS processing
[  162.699141] tiziano_rdns_init: Initializing RDNS processing
[  162.699146] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  162.699152] tisp_event_init: Initializing ISP event system
[  162.699159] tisp_event_init: SAFE event system initialized with 20 nodes
[  162.699165] tisp_event_set_cb: Setting callback for event 4
[  162.699171] tisp_event_set_cb: Event 4 callback set to c06849dc
[  162.699177] tisp_event_set_cb: Setting callback for event 5
[  162.699183] tisp_event_set_cb: Event 5 callback set to c0684ea4
[  162.699189] tisp_event_set_cb: Setting callback for event 7
[  162.699195] tisp_event_set_cb: Event 7 callback set to c0684a70
[  162.699201] tisp_event_set_cb: Setting callback for event 9
[  162.699207] tisp_event_set_cb: Event 9 callback set to c0684af8
[  162.699213] tisp_event_set_cb: Setting callback for event 8
[  162.699219] tisp_event_set_cb: Event 8 callback set to c0684bbc
[  162.699225] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  162.699231] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  162.699236] tisp_param_operate_init: Initializing parameter operations
[  162.699244] tisp_netlink_init: Initializing netlink communication
[  162.699250] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  162.699280] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  162.699293] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  162.699305] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  162.699312] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  162.699318] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  162.699323] tisp_code_create_tuning_node: Device already created, skipping
[  162.699330] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  162.699335] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  162.699342] *** ispcore_core_ops_init: Second tisp_init completed ***
[  162.699347] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  162.699356] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  162.699364] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  162.699370] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  162.699375] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  162.699381] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  162.699386] ispcore_core_ops_init: Complete, result=0<6>[  162.699392] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  162.699398] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  162.699406] *** SENSOR_INIT: gc2053 enable=1 ***
[  162.699413] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  162.699419] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  162.699425] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  162.699430] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  162.699438] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
	[  162.699444] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  162.699450] csi_video_s_stream: sd=8521b400, enable=1
[  162.699456] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  162.699464] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  162.699470] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  162.699477] csi_video_s_stream: Stream ON - CSI state set to 4
[  162.699482] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  162.699490] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  162.699497] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=1 ***
[  162.699503] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  162.699508] *** vic_core_s_stream: STREAM ON ***
[  162.699514] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  162.699520] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  162.699526] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  162.699533] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  162.699540] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  162.699546] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  162.699551] *** STREAMING: Configuring CPM registers for VIC access ***
[  162.720126] STREAMING: CPM clocks configured for VIC access
[  162.720200] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  162.720303] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  162.720313] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  162.720319] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  162.720326] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  162.720332] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  162.720338] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  162.720344] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  162.720352] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  162.720360] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  162.720366] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  162.720372] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  162.720378] *** VIC unlock: Commands written, checking VIC status register ***
[  162.720385] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  162.720390] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  162.720396] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  162.720402] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  162.720408] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  162.720414] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  162.720488] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  162.720498] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  162.720505] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  162.720512] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  162.720520] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  162.720526] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  162.720534] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  162.720540] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  162.720546] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  162.720552] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  162.720558] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  162.720564] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  162.720570] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  162.720576] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  162.720582] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  162.720588] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  162.720594] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  162.720600] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  162.720606] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  162.720612] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  162.720620] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  162.720626] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  162.720634] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  162.720642] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  162.720649] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  162.720655] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  162.720662] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  162.720668] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  162.720674] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  162.720680] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  162.720686] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  162.720692] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  162.720698] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  162.720704] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  162.738985] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  162.757534] *** VIC IRQ: Got vic_dev=85bca000 ***
[  162.762577] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bca000 ***
[  162.769506] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  162.790096] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  162.795040] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  162.810101] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  162.824830] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.824846] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 8780.000 ms)
[  162.824856] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  162.824865] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 8780.000 ms)
[  162.824879] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.824895] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 8780.000 ms)
[  162.824905] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 8780.000 ms)
[  162.824920] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827764] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827776] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  162.827785] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  162.827794] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  162.827803] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  162.827812] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.827822] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  162.827831] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  162.827840] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  162.827850] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  162.827858] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  162.827868] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827877] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  162.827886] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  162.827896] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.827905] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.827914] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.827923] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.827932] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  162.827942] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  162.827951] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827960] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827969] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827978] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  162.827988] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  162.827997] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  162.828006] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  162.828016] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  162.828028] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828038] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828047] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828056] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828066] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828074] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828084] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  162.828093] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828102] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828112] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828120] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828130] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828139] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828148] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828158] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828167] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828176] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828185] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828194] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828204] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828213] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828222] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828232] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828241] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828250] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828260] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828269] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828278] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828288] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828297] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828306] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828315] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828324] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828334] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828343] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828352] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828361] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828370] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828380] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828389] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828398] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828408] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828416] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828426] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828435] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828444] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828454] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828463] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828472] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828482] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828491] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828500] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828510] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828519] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828528] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828538] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828547] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828556] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828566] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828574] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828584] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828593] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828602] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828612] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828621] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828630] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828640] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828649] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828658] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828668] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828677] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828686] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828696] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828705] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828714] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828724] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828733] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828742] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828752] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828761] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828770] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828780] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828788] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828798] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828807] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828816] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828826] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828835] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828844] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828854] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828863] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828872] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828882] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828891] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828900] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828910] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828919] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828928] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828937] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828946] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.829147] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  162.835968] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 8780.000 ms)
[  162.835980] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.835990] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 8780.000 ms)
[  162.849370] *** VIC IRQ: About to read reg 0x1e8 ***
[  162.854529] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  162.870139] *** VIC IRQ: About to read reg 0x1e0 ***
[  162.875258] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  162.890116] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  162.900111] *** VIC IRQ: Read v1_10 = 0x0 ***
[  162.904622] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  162.920117] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  162.936680] *** VIC IRQ: Register writes completed ***
[  162.942015] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[  162.598202] *** system_irq_func_set: Registered handler c0685d40 at index 28 ***
[  162.614533] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 300.000 ms)
[  162.614548] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 300.000 ms)
[  162.614783] *** system_irq_func_set: Registered handler c0685e28 at index 30 ***
[  162.630120] *** system_irq_func_set: Registered handler c0685e7c at index 20 ***
[  162.647928] *** system_irq_func_set: Registered handler c0685ed0 at index 18 ***
[  162.668118] *** system_irq_func_set: Registered handler c0685f24 at index 31 ***
[  162.678201] *** system_irq_func_set: Registered handler c0685f78 at index 11 ***
[  162.698408] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  162.698429] tiziano_deflicker_expt: Generated 119 LUT entries
[  162.698436] tisp_event_set_cb: Setting callback for event 1
[  162.698444] tisp_event_set_cb: Event 1 callback set to c06857b4
[  162.698450] tisp_event_set_cb: Setting callback for event 6
[  162.698457] tisp_event_set_cb: Event 6 callback set to c0684d14
[  162.698463] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  162.698468] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  162.698476] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  162.698483] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  162.698490] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  162.698495] tiziano_awb_init: AWB hardware blocks enabled
[  162.698500] tiziano_gamma_init: Initializing Gamma processing
[  162.698506] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  162.698566] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  162.698571] tiziano_gib_init: Initializing GIB processing
[  162.698576] tiziano_lsc_init: Initializing LSC processing
[  162.698582] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  162.698588] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  162.698595] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  162.698602] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  162.698607] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  162.698664] tiziano_ccm_init: Initializing Color Correction Matrix
[  162.698670] tiziano_ccm_init: Using linear CCM parameters
[  162.698675] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  162.698682] jz_isp_ccm: EV=64, CT=9984
[  162.698688] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  162.698694] cm_control: saturation=128
[  162.698700] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  162.698706] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  162.698712] tiziano_ccm_init: CCM initialized successfully
[  162.698716] tiziano_dmsc_init: Initializing DMSC processing
[  162.698722] tiziano_sharpen_init: Initializing Sharpening
[  162.698727] tiziano_sharpen_init: Using linear sharpening parameters
[  162.698733] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  162.698740] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  162.698746] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  162.698772] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  162.698778] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  162.698784] tiziano_sharpen_init: Sharpening initialized successfully
[  162.698790] tiziano_sdns_init: Initializing SDNS processing
[  162.698797] tiziano_sdns_init: Using linear SDNS parameters
[  162.698803] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  162.698810] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  162.698816] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  162.698849] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  162.698856] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  162.698861] tiziano_sdns_init: SDNS processing initialized successfully
[  162.698868] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  162.698873] tiziano_mdns_init: Using linear MDNS parameters
[  162.698883] tiziano_mdns_init: MDNS processing initialized successfully
[  162.698888] tiziano_clm_init: Initializing CLM processing
[  162.698894] tiziano_dpc_init: Initializing DPC processing
[  162.698899] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  162.698905] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  162.698912] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  162.698917] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  162.698932] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  162.698938] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  162.698944] tiziano_hldc_init: Initializing HLDC processing
[  162.698951] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  162.698958] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  162.698964] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  162.698971] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  162.698978] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  162.698985] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  162.698992] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  162.698998] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  162.699006] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  162.699012] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  162.699019] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  162.699026] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  162.699033] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  162.699038] tiziano_adr_params_refresh: Refreshing ADR parameters
[  162.699044] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  162.699050] tiziano_adr_params_init: Initializing ADR parameter arrays
[  162.699057] tisp_adr_set_params: Writing ADR parameters to registers
[  162.699089] tisp_adr_set_params: ADR parameters written to hardware
[  162.699095] tisp_event_set_cb: Setting callback for event 18
[  162.699101] tisp_event_set_cb: Event 18 callback set to c0685ed0
[  162.699107] tisp_event_set_cb: Setting callback for event 2
[  162.699114] tisp_event_set_cb: Event 2 callback set to c06849b0
[  162.699119] tiziano_adr_init: ADR processing initialized successfully
[  162.699125] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  162.699130] tiziano_bcsh_init: Initializing BCSH processing
[  162.699136] tiziano_ydns_init: Initializing YDNS processing
[  162.699141] tiziano_rdns_init: Initializing RDNS processing
[  162.699146] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  162.699152] tisp_event_init: Initializing ISP event system
[  162.699159] tisp_event_init: SAFE event system initialized with 20 nodes
[  162.699165] tisp_event_set_cb: Setting callback for event 4
[  162.699171] tisp_event_set_cb: Event 4 callback set to c06849dc
[  162.699177] tisp_event_set_cb: Setting callback for event 5
[  162.699183] tisp_event_set_cb: Event 5 callback set to c0684ea4
[  162.699189] tisp_event_set_cb: Setting callback for event 7
[  162.699195] tisp_event_set_cb: Event 7 callback set to c0684a70
[  162.699201] tisp_event_set_cb: Setting callback for event 9
[  162.699207] tisp_event_set_cb: Event 9 callback set to c0684af8
[  162.699213] tisp_event_set_cb: Setting callback for event 8
[  162.699219] tisp_event_set_cb: Event 8 callback set to c0684bbc
[  162.699225] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  162.699231] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  162.699236] tisp_param_operate_init: Initializing parameter operations
[  162.699244] tisp_netlink_init: Initializing netlink communication
[  162.699250] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  162.699280] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  162.699293] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  162.699305] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  162.699312] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  162.699318] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  162.699323] tisp_code_create_tuning_node: Device already created, skipping
[  162.699330] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  162.699335] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  162.699342] *** ispcore_core_ops_init: Second tisp_init completed ***
[  162.699347] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  162.699356] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  162.699364] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  162.699370] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  162.699375] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  162.699381] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  162.699386] ispcore_core_ops_init: Complete, result=0<6>[  162.699392] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  162.699398] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  162.699406] *** SENSOR_INIT: gc2053 enable=1 ***
[  162.699413] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  162.699419] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  162.699425] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  162.699430] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  162.699438] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  162.699444] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  162.699450] csi_video_s_stream: sd=8521b400, enable=1
[  162.699456] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  162.699464] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  162.699470] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  162.699477] csi_video_s_stream: Stream ON - CSI state set to 4
[  162.699482] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  162.699490] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  162.699497] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=1 ***
[  162.699503] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  162.699508] *** vic_core_s_stream: STREAM ON ***
[  162.699514] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  162.699520] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  162.699526] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  162.699533] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  162.699540] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  162.699546] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  162.699551] *** STREAMING: Configuring CPM registers for VIC access ***
[  162.720126] STREAMING: CPM clocks configured for VIC access
[  162.720200] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  162.720303] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  162.720313] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  162.720319] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  162.720326] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  162.720332] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  162.720338] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  162.720344] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  162.720352] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  162.720360] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  162.720366] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  162.720372] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  162.720378] *** VIC unlock: Commands written, checking VIC status register ***
[  162.720385] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  162.720390] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  162.720396] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  162.720402] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  162.720408] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  162.720414] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  162.720488] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  162.720498] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  162.720505] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  162.720512] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  162.720520] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  162.720526] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  162.720534] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  162.720540] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  162.720546] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  162.720552] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  162.720558] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  162.720564] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  162.720570] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  162.720576] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  162.720582] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  162.720588] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  162.720594] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  162.720600] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  162.720606] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  162.720612] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  162.720620] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  162.720626] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  162.720634] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  162.720642] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  162.720649] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  162.720655] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  162.720662] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  162.720668] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  162.720674] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  162.720680] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  162.720686] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  162.720692] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  162.720698] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  162.720704] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  162.738985] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  162.757534] *** VIC IRQ: Got vic_dev=85bca000 ***
[  162.762577] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bca000 ***
[  162.769506] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  162.790096] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  162.795040] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  162.810101] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  162.824830] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.824846] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 8780.000 ms)
[  162.824856] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  162.824865] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 8780.000 ms)
[  162.824879] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.824895] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 8780.000 ms)
[  162.824905] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 8780.000 ms)
[  162.824920] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827764] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827776] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  162.827785] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  162.827794] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  162.827803] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  162.827812] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.827822] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  162.827831] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  162.827840] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  162.827850] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  162.827858] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  162.827868] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827877] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  162.827886] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  162.827896] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.827905] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.827914] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.827923] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.827932] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  162.827942] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  162.827951] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827960] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827969] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827978] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  162.827988] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  162.827997] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  162.828006] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  162.828016] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  162.828028] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828038] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828047] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828056] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828066] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828074] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828084] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  162.828093] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828102] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828112] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828120] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828130] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828139] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828148] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828158] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828167] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828176] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828185] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828194] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828204] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828213] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828222] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828232] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828241] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828250] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828260] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828269] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828278] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828288] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828297] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828306] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828315] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828324] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828334] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828343] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828352] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828361] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828370] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828380] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828389] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828398] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828408] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828416] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828426] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828435] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828444] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828454] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828463] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828472] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828482] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828491] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
d[  162.828500] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828510] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828519] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828528] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828538] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828547] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828556] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828566] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828574] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828584] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828593] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828602] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828612] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828621] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828630] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828640] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828649] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828658] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828668] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828677] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828686] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828696] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828705] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828714] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828724] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828733] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828742] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828752] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828761] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828770] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828780] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828788] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828798] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828807] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828816] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828826] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828835] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828844] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828854] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828863] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828872] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828882] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828891] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828900] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828910] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828919] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828928] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828937] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828946] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.829147] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  162.835968] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 8780.000 ms)
[  162.835980] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.835990] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 8780.000 ms)
[  162.849370] *** VIC IRQ: About to read reg 0x1e8 ***
[  162.854529] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  162.870139] *** VIC IRQ: About to read reg 0x1e0 ***
[  162.875258] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  162.890116] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  162.900111] *** VIC IRQ: Read v1_10 = 0x0 ***
[  162.904622] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  162.920117] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  162.936680] *** VIC IRQ: Register writes completed ***
[  162.942015] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  162.965357] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  162.980128] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  162.990140] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  163.008944] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  163.008954] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  163.008962] *** VIC FRAME DONE: Frame completion signaled ***
[  163.008969] *** VIC TEST 2: Manual frame done function returned -1066703076 ***
[  163.008975] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  163.008982] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  163.008988] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  163.008996] ispvic_frame_channel_qbuf: arg1=85bca000, arg2=  (null)
[  163.009003] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  163.009009] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  163.009015] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  163.009022] ispvic_frame_channel_s_stream: arg1=85bca000, arg2=1
[  163.009028] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bca000
[  163.009034] ispvic_frame_channel_s_stream[2490]: streamon
[  163.009041] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  163.009047] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  163.009053] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  163.009059] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  163.009066] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  163.009072] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  163.009080] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  163.009086] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  163.009092] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  163.009097] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  163.009103] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  163.009110] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  163.009117] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  163.009125] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  163.009132] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
m[  163.009140] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  163.009148] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  163.009154] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  163.009160] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  163.009166] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  163.009172] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  163.009178] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  163.009184] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  163.009190] ispvic_frame_channel_qbuf: arg1=85bca000, arg2=  (null)
[  163.009196] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  163.009207] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[  163.009215] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (unchanged stride) ***
[  163.009277] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  163.009288] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  163.009295] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  163.009304] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  163.009310] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  163.009316] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  163.009322] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  163.009329] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  163.010386] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  163.010394] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  163.010400] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  163.010405] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  163.010411] tx_vic_enable_irq: VIC interrupts already enabled
[  163.010416] *** tx_vic_enable_irq: completed successfully ***
[  163.069527] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 8940.000 ms)
[  163.417903] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  163.417915] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  163.417922] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  163.417929] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  163.417936] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  163.417945] *** vin_s_stream: SAFE implementation - sd=85dd3000, enable=1 ***
[  163.417951] vin_s_stream: VIN state = 3, enable = 1
[  163.417957] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.417966] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.417973] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.417979] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  163.417985] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  163.417991] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  163.417997] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  163.418005] gc2053: s_stream called with enable=1
[  163.418013] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.418019] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.418025] gc2053: About to write streaming registers for interface 1
[  163.418031] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.418041] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.418360] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.418368] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.418376] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.428747] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.428760] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.428767] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.428775] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.428781] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.428787] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.428793] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  163.428801] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  163.428807] gc2053: s_stream called with enable=1
[  163.428815] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.428821] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.428827] gc2053: About to write streaming registers for interface 1
[  163.428833] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.428843] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.429183] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.429191] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.429200] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.429516] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.429523] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.429529] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.429536] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.429542] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.429548] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.429554] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  163.429560] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  163.467295] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  163.467341] ISP IOCTL: cmd=0x800456d0 arg=0x7fd33a10
[  163.467349] TX_ISP_VIDEO_LINK_SETUP: config=0
[  163.467355] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  163.467362] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  163.467369] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  163.467375] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  163.467382] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  163.467389] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  163.467396] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  163.467402] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  163.467409] csi_video_s_stream: sd=8521b400, enable=1
[  163.467415] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.467425] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.467431] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.467437] csi_video_s_stream: Stream ON - CSI state set to 4
[  163.467445] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=1 ***
[  163.467451] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  163.467456] *** vic_core_s_stream: STREAM ON ***
[  163.467461] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  163.467469] *** vin_s_stream: SAFE implementation - sd=85dd3000, enable=1 ***
[  163.467475] vin_s_stream: VIN state = 4, enable = 1
[  163.467481] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.467488] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.467494] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.467500] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  163.467506] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  163.467513] gc2053: s_stream called with enable=1
[  163.467521] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.467527] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.467533] gc2053: About to write streaming registers for interface 1
[  163.467539] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.467549] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.467870] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.467878] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.467887] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.474633] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.474645] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.474652] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.474660] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.474666] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.474673] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.474680] gc2053: s_stream called with enable=1
[  163.474687] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.474693] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.474699] gc2053: About to write streaming registers for interface 1
[  163.474705] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.474715] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.475034] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.475041] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.475050] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.475367] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.475375] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.475381] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.475387] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.475393] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.475399] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.510351] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 690.000 ms)
[  163.510387] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 450.000 ms)
[  163.684400] ISP M0 device open called from pid 2660
[  163.684434] *** REFERENCE DRIVER IMPLEMENTATION ***
[  163.684442] ISP M0 tuning buffer allocated: 80568000 (size=0x500c, aligned)
[  163.684449] tisp_par_ioctl global variable set: 80568000
[  163.684503] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  163.684510] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  163.684516] isp_core_tuning_init: Initializing tuning data structure
[  163.684535] isp_core_tuning_init: Tuning data structure initialized at 811c0000
[  163.684541] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  163.684547] *** SAFE: mode_flag properly initialized using struct member access ***
[  163.684554] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811c0000
[  163.684560] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  163.684566] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  163.684573] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.684580] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  163.684586] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  163.684591] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  163.684597] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  163.684621] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  163.684629] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  163.684635] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  163.684643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  163.684649] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  163.684656] CRITICAL: Cannot access saturation field at 811c0024 - PREVENTING BadVA CRASH
[  163.685011] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685024] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  163.685031] Set control: cmd=0x980901 value=128
[  163.685092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685101] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  163.685107] Set control: cmd=0x98091b value=128
[  163.685163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  163.685177] Set control: cmd=0x980902 value=128
[  163.685183] tisp_bcsh_saturation: saturation=128
[  163.685189] tiziano_bcsh_update: Updating BCSH parameters
[  163.685197]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  163.685202] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  163.685256] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685264] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  163.685271] Set control: cmd=0x980900 value=128
[  163.685341] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685349] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  163.685356] Set control: cmd=0x980901 value=128
[  163.685413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685421] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  163.685427] Set control: cmd=0x98091b value=128
[  163.685481] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685489] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  163.685495] Set control: cmd=0x980902 value=128
[  163.685501] tisp_bcsh_saturation: saturation=128
[  163.685506] tiziano_bcsh_update: Updating BCSH parameters
[  163.685513]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  163.685519] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  163.685573] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685581] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  163.685588] Set control: cmd=0x980900 value=128
[  163.685648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.685657] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  163.685663] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  163.685723] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.685731] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  163.685736] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  163.687858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.687871] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  163.687878] Set control: cmd=0x980914 value=0
[  163.688051] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.688061] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  163.688067] Set control: cmd=0x980915 value=0
[  163.688182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.688191] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  163.688197] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  163.688334] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  163.688345] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  163.688352] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  163.688359] csi_video_s_stream: sd=8521b400, enable=0
[  163.688366] *** tx_isp_get_sensor: Searching subdev array for sensors ***
	[  163.688375] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.688381] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.688387] csi_video_s_stream: Stream OFF - CSI state set to 3
[  163.688395] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=0 ***
[  163.688401] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  163.688407] *** vic_core_s_stream: STREAM OFF ***
[  163.688412] vic_core_s_stream: Stream OFF - state 4 -> 3
[  163.688419] *** vin_s_stream: SAFE implementation - sd=85dd3000, enable=0 ***
[  163.688426] vin_s_stream: VIN state = 4, enable = 0
[  163.688431] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.688439] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.688445] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.688451] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  163.688457] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  163.688465] gc2053: s_stream called with enable=0
[  163.688472] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.688479] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  163.688485] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  163.688494] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.688818] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.688826] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.688835] sensor_write: reg=0x3e val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.689154] sensor_write: reg=0x3e val=0x00 SUCCESS
[  163.689161] sensor_write_array: reg[2] 0x3e=0x00 OK
[  163.689168] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.689174] gc2053: Sensor hardware streaming stopped
[  163.689181] gc2053: s_stream called with enable=0
[  163.689187] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.689193] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  163.689199] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  163.689208] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.693557] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.693571] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.693581] sensor_write: reg=0x3e val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.693921] sensor_write: reg=0x3e val=0x00 SUCCESS
[  163.693929] sensor_write_array: reg[2] 0x3e=0x00 OK
[  163.693935] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.693942] gc2053: Sensor hardware streaming stopped
[  163.693957] ISP IOCTL: cmd=0x800456d1 arg=0x7fd33a10
[  163.693965] tx_isp_video_link_destroy: Destroying links for config 0
[  163.693973] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  163.693981] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.693989] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  163.693996] Set control: cmd=0x8000164 value=1
[  163.694004] ISP IOCTL: cmd=0x800456d0 arg=0x7fd33a10
[  163.694010] TX_ISP_VIDEO_LINK_SETUP: config=0
[  163.694016] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  163.694022] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  163.694029] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  163.694035] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  163.694041] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  163.694048] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  163.694055] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  163.694061] *** tx_isp_video_link_stream: All activate_module calls complete ***

[  163.694067] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  163.694074] csi_video_s_stream: sd=8521b400, enable=1
[  163.694080] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.694088] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.694095] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.694101] csi_video_s_stream: Stream ON - CSI state set to 4
[  163.694108] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=1 ***
[  163.694114] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  163.694119] *** vic_core_s_stream: STREAM ON ***
[  163.694125] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  163.694131] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  163.694137] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.694145] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.694151] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.694157] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  163.694163] *** STREAMING: Configuring CPM registers for VIC access ***
[  163.694283] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.694293] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  163.694299] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  163.694305] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  163.694311] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  163.720122] STREAMING: CPM clocks configured for VIC access
[  163.720135] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  163.720142] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  163.720149] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  163.720155] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  163.720162] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  163.720168] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  163.720174] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  163.720180] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  163.720189] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  163.720195] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  163.720203] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  163.720208] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  163.720214] *** VIC unlock: Commands written, checking VIC status register ***
[  163.720221] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  163.720226] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  163.720232] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  163.720238] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  163.720244] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  163.720249] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  163.720324] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  163.720332] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  163.720339] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  163.720347] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  163.720353] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  163.720361] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  163.720367] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  163.720373] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  163.720379] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  163.720385] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  163.720391] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  163.720397] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  163.720403] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  163.720409] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  163.720415] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  163.720421] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  163.720427] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  163.720433] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  163.720439] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  163.720447] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  163.720452] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  163.720460] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  163.720469] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  163.720475] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  163.720481] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  163.720489] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  163.720495] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  163.720501] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  163.720507] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  163.720513] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  163.720518] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  163.720524] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  163.720530] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  163.734888] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  163.750133] *** VIC IRQ: Got vic_dev=85bca000 ***
[  163.760117] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bca000 ***
[  163.777201] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  163.784172] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 270.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[  162.699551] *** STREAMING: Configuring CPM registers for VIC access ***
[  162.720126] STREAMING: CPM clocks configured for VIC access
[  162.720200] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  162.720303] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  162.720313] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  162.720319] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  162.720326] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  162.720332] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  162.720338] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  162.720344] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  162.720352] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  162.720360] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  162.720366] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  162.720372] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  162.720378] *** VIC unlock: Commands written, checking VIC status register ***
[  162.720385] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  162.720390] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  162.720396] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  162.720402] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  162.720408] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  162.720414] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  162.720488] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  162.720498] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  162.720505] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  162.720512] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  162.720520] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  162.720526] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  162.720534] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  162.720540] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  162.720546] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  162.720552] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  162.720558] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  162.720564] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[  162.720570] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  162.720576] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  162.720582] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  162.720588] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  162.720594] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  162.720600] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  162.720606] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  162.720612] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  162.720620] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  162.720626] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  162.720634] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  162.720642] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[  162.720649] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  162.720655] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  162.720662] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  162.720668] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  162.720674] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  162.720680] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  162.720686] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  162.720692] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  162.720698] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  162.720704] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  162.738985] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  162.757534] *** VIC IRQ: Got vic_dev=85bca000 ***
[  162.762577] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bca000 ***
[  162.769506] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  162.790096] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  162.795040] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  162.810101] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  162.824830] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.824846] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 8780.000 ms)
[  162.824856] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  162.824865] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 8780.000 ms)
[  162.824879] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.824895] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 8780.000 ms)
[  162.824905] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 8780.000 ms)
[  162.824920] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827764] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827776] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  162.827785] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  162.827794] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  162.827803] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  162.827812] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.827822] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  162.827831] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  162.827840] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  162.827850] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  162.827858] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  162.827868] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827877] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  162.827886] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  162.827896] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.827905] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.827914] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.827923] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.827932] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  162.827942] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  162.827951] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.827960] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827969] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  162.827978] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  162.827988] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  162.827997] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  162.828006] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  162.828016] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  162.828028] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828038] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828047] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828056] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828066] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828074] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828084] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  162.828093] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828102] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828112] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828120] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828130] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828139] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828148] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828158] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828167] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828176] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828185] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828194] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828204] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828213] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828222] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828232] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828241] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828250] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828260] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828269] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828278] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828288] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828297] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828306] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828315] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828324] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828334] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828343] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828352] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828361] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828370] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828380] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828389] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828398] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828408] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828416] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828426] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828435] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828444] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828454] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828463] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828472] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828482] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828491] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828500] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828510] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828519] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828528] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828538] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828547] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828556] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828566] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828574] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828584] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828593] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828602] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828612] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828621] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828630] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828640] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828649] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828658] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828668] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828677] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[INFO:Opus.cpp]: Encoder bitrate: 40000
[  162.828686] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828696] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828705] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828714] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828724] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  162.828733] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  162.828742] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  162.828752] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  162.828761] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  162.828770] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.828780] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  162.828788] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828798] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  162.828807] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828816] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  162.828826] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  162.828835] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  162.828844] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  162.828854] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  162.828863] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828872] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  162.828882] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  162.828891] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.828900] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  162.828910] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  162.828919] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  162.828928] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  162.828937] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  162.828946] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  162.829147] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  162.835968] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 8780.000 ms)
[  162.835980] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  162.835990] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 8780.000 ms)
[  162.849370] *** VIC IRQ: About to read reg 0x1e8 ***
[  162.854529] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  162.870139] *** VIC IRQ: About to read reg 0x1e0 ***
[  162.875258] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  162.890116] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  162.900111] *** VIC IRQ: Read v1_10 = 0x0 ***
[  162.904622] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  162.920117] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  162.936680] *** VIC IRQ: Register writes completed ***
[  162.942015] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  162.965357] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  162.980128] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  162.990140] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  163.008944] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  163.008954] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  163.008962] *** VIC FRAME DONE: Frame completion signaled ***
[  163.008969] *** VIC TEST 2: Manual frame done function returned -1066703076 ***
[  163.008975] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  163.008982] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  163.008988] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  163.008996] ispvic_frame_channel_qbuf: arg1=85bca000, arg2=  (null)
[  163.009003] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  163.009009] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  163.009015] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  163.009022] ispvic_frame_channel_s_stream: arg1=85bca000, arg2=1
[  163.009028] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bca000
[  163.009034] ispvic_frame_channel_s_stream[2490]: streamon
[  163.009041] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  163.009047] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  163.009053] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  163.009059] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  163.009066] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  163.009072] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  163.009080] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  163.009086] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  163.009092] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  163.009097] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  163.009103] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  163.009110] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  163.009117] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  163.009125] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  163.009132] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  163.009140] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  163.009148] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  163.009154] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  163.009160] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  163.009166] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  163.009172] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  163.009178] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  163.009184] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  163.009190] ispvic_frame_channel_qbuf: arg1=85bca000, arg2=  (null)
[  163.009196] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  163.009207] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[  163.009215] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (unchanged stride) ***
[  163.009277] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  163.009288] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  163.009295] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  163.009304] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  163.009310] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  163.009316] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  163.009322] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  163.009329] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  163.010386] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  163.010394] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  163.010400] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  163.010405] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  163.010411] tx_vic_enable_irq: VIC interrupts already enabled
[  163.010416] *** tx_vic_enable_irq: completed successfully ***
[  163.069527] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 8940.000 ms)
[  163.417903] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  163.417915] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  163.417922] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  163.417929] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  163.417936] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  163.417945] *** vin_s_stream: SAFE implementation - sd=85dd3000, enable=1 ***
[  163.417951] vin_s_stream: VIN state = 3, enable = 1
[  163.417957] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.417966] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.417973] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.417979] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  163.417985] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  163.417991] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  163.417997] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  163.418005] gc2053: s_stream called with enable=1
[  163.418013] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.418019] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.418025] gc2053: About to write streaming registers for interface 1
[  163.418031] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.418041] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.418360] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.418368] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.418376] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.428747] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.428760] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.428767] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.428775] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.428781] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.428787] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.428793] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  163.428801] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  163.428807] gc2053: s_stream called with enable=1
[  163.428815] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.428821] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.428827] gc2053: About to write streaming registers for interface 1
[  163.428833] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.428843] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.429183] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.429191] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.429200] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.429516] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.429523] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.429529] sensor_write_array: Complete - wrote 2 registers, 0 errors
[INFO:WS.cpp]: Server started on port 8089
[  163.429536] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.429542] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.429548] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.429554] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  163.429560] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[  163.467295] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[  163.467341] ISP IOCTL: cmd=0x800456d0 arg=0x7fd33a10
[  163.467349] TX_ISP_VIDEO_LINK_SETUP: config=0
[  163.467355] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  163.467362] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  163.467369] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  163.467375] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  163.467382] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  163.467389] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  163.467396] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  163.467402] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  163.467409] csi_video_s_stream: sd=8521b400, enable=1
[  163.467415] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.467425] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.467431] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.467437] csi_video_s_stream: Stream ON - CSI state set to 4
[  163.467445] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=1 ***
[  163.467451] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  163.467456] *** vic_core_s_stream: STREAM ON ***
[  163.467461] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  163.467469] *** vin_s_stream: SAFE implementation - sd=85dd3000, enable=1 ***
[  163.467475] vin_s_stream: VIN state = 4, enable = 1
[  163.467481] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.467488] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.467494] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.467500] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  163.467506] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  163.467513] gc2053: s_stream called with enable=1
[  163.467521] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.467527] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.467533] gc2053: About to write streaming registers for interface 1
[  163.467539] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.467549] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.467870] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.467878] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.467887] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.474633] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.474645] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.474652] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.474660] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.474666] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.474673] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.474680] gc2053: s_stream called with enable=1
[  163.474687] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.474693] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  163.474699] gc2053: About to write streaming registers for interface 1
[  163.474705] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  163.474715] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.475034] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.475041] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.475050] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.475367] sensor_write: reg=0x3e val=0x91 SUCCESS
[  163.475375] sensor_write_array: reg[2] 0x3e=0x91 OK
[  163.475381] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.475387] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  163.475393] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  163.475399] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  163.510351] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 690.000 ms)
[  163.510387] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 450.000 ms)
[  163.684400] ISP M0 device open called from pid 2660
[  163.684434] *** REFERENCE DRIVER IMPLEMENTATION ***
[  163.684442] ISP M0 tuning buffer allocated: 80568000 (size=0x500c, aligned)
[  163.684449] tisp_par_ioctl global variable set: 80568000
[  163.684503] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  163.684510] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  163.684516] isp_core_tuning_init: Initializing tuning data structure
[  163.684535] isp_core_tuning_init: Tuning data structure initialized at 811c0000
[  163.684541] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  163.684547] *** SAFE: mode_flag properly initialized using struct member access ***
[  163.684554] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811c0000
[  163.684560] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  163.684566] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  163.684573] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.684580] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  163.684586] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  163.684591] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  163.684597] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  163.684621] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  163.684629] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  163.684635] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  163.684643] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  163.684649] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  163.684656] CRITICAL: Cannot access saturation field at 811c0024 - PREVENTING BadVA CRASH
[  163.685011] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685024] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  163.685031] Set control: cmd=0x980901 value=128
[  163.685092] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685101] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  163.685107] Set control: cmd=0x98091b value=128
[  163.685163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  163.685177] Set control: cmd=0x980902 value=128
[  163.685183] tisp_bcsh_saturation: saturation=128
[  163.685189] tiziano_bcsh_update: Updating BCSH parameters
[  163.685197]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  163.685202] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  163.685256] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685264] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  163.685271] Set control: cmd=0x980900 value=128
[  163.685341] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685349] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  163.685356] Set control: cmd=0x980901 value=128
[  163.685413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685421] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  163.685427] Set control: cmd=0x98091b value=128
[  163.685481] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685489] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  163.685495] Set control: cmd=0x980902 value=128
[  163.685501] tisp_bcsh_saturation: saturation=128
[  163.685506] tiziano_bcsh_update: Updating BCSH parameters
[  163.685513]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  163.685519] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  163.685573] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.685581] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  163.685588] Set control: cmd=0x980900 value=128
[  163.685648] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.685657] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  163.685663] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  163.685723] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.685731] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  163.685736] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  163.687858] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.687871] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  163.687878] Set control: cmd=0x980914 value=0
[  163.688051] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.688061] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  163.688067] Set control: cmd=0x980915 value=0
[  163.688182] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.688191] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  163.688197] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  163.688334] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  163.688345] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  163.688352] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  163.688359] csi_video_s_stream: sd=8521b400, enable=0
[  163.688366] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.688375] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.688381] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.688387] csi_video_s_stream: Stream OFF - CSI state set to 3
[  163.688395] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=0 ***
[  163.688401] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  163.688407] *** vic_core_s_stream: STREAM OFF ***
[  163.688412] vic_core_s_stream: Stream OFF - state 4 -> 3
[  163.688419] *** vin_s_stream: SAFE implementation - sd=85dd3000, enable=0 ***
[  163.688426] vin_s_stream: VIN state = 4, enable = 0
[  163.688431] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.688439] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.688445] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.688451] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  163.688457] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  163.688465] gc2053: s_stream called with enable=0
[  163.688472] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.688479] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  163.688485] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  163.688494] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.688818] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.688826] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.688835] sensor_write: reg=0x3e val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.689154] sensor_write: reg=0x3e val=0x00 SUCCESS
[  163.689161] sensor_write_array: reg[2] 0x3e=0x00 OK
[  163.689168] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.689174] gc2053: Sensor hardware streaming stopped
[  163.689181] gc2053: s_stream called with enable=0
[  163.689187] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  163.689193] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  163.689199] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  163.689208] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.693557] sensor_write: reg=0xfe val=0x00 SUCCESS
[  163.693571] sensor_write_array: reg[1] 0xfe=0x00 OK
[  163.693581] sensor_write: reg=0x3e val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  163.693921] sensor_write: reg=0x3e val=0x00 SUCCESS
[  163.693929] sensor_write_array: reg[2] 0x3e=0x00 OK
[  163.693935] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  163.693942] gc2053: Sensor hardware streaming stopped
[  163.693957] ISP IOCTL: cmd=0x800456d1 arg=0x7fd33a10
[  163.693965] tx_isp_video_link_destroy: Destroying links for config 0
[  163.693973] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  163.693981] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  163.693989] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  163.693996] Set control: cmd=0x8000164 value=1
[  163.694004] ISP IOCTL: cmd=0x800456d0 arg=0x7fd33a10
[  163.694010] TX_ISP_VIDEO_LINK_SETUP: config=0
[  163.694016] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  163.694022] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  163.694029] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  163.694035] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  163.694041] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  163.694048] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  163.694055] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  163.694061] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  163.694067] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  163.694074] csi_video_s_stream: sd=8521b400, enable=1
[  163.694080] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.694088] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.694095] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.694101] csi_video_s_stream: Stream ON - CSI state set to 4
[  163.694108] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85bca000, enable=1 ***
[  163.694114] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  163.694119] *** vic_core_s_stream: STREAM ON ***
[  163.694125] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  163.694131] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[  163.694137] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  163.694145] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  163.694151] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  163.694157] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  163.694163] *** STREAMING: Configuring CPM registers for VIC access ***
[  163.694283] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  163.694293] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  163.694299] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  163.694305] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  163.694311] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  163.720122] STREAMING: CPM clocks configured for VIC access
[  163.720135] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  163.720142] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  163.720149] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  163.720155] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  163.720162] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  163.720168] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  163.720174] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  163.720180] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  163.720189] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  163.720195] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  163.720203] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  163.720208] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  163.720214] *** VIC unlock: Commands written, checking VIC status register ***
[  163.720221] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  163.720226] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  163.720232] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  163.720238] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  163.720244] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  163.720249] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  163.720324] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  163.720332] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  163.720339] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  163.720347] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  163.720353] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  163.720361] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  163.720367] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  163.720373] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  163.720379] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  163.720385] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  163.720391] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[  163.720397] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  163.720403] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  163.720409] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  163.720415] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  163.720421] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  163.720427] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  163.720433] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  163.720439] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  163.720447] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  163.720452] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  163.720460] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  163.720469] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[  163.720475] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  163.720481] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  163.720489] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[  163.720495] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  163.720501] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  163.720507] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  163.720513] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  163.720518] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  163.720524] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  163.720530] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  163.734888] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  163.750133] *** VIC IRQ: Got vic_dev=85bca000 ***
[  163.760117] *** VIC IRQ: Checking vic_dev validity: vic_dev=85bca000 ***
[  163.777201] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  163.784172] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 270.000 ms)
[  163.790131] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  163.795076] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  163.820123] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  163.837004] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  163.853755] *** VIC IRQ: About to read reg 0x1e8 ***
[  163.858884] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  163.870104] *** VIC IRQ: About to read reg 0x1e0 ***
[  163.885405] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  163.890314] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  163.895243] *** VIC IRQ: Read v1_10 = 0x0 ***
[  163.909874] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  163.923222] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  163.929600] *** VIC IRQ: Register writes completed ***
[  163.950120] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  163.964536] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  163.980108] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  163.986646] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  164.006835] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  164.006845] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  164.006852] *** VIC FRAME DONE: Frame completion signaled ***
[  164.006859] *** VIC TEST 2: Manual frame done function returned -1066703076 ***
[  164.006866] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  164.006872] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[  164.006879] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  164.006887] ispvic_frame_channel_qbuf: arg1=85bca000, arg2=  (null)
[  164.006894] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[  164.006900] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[  164.006906] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[  164.006913] ispvic_frame_channel_s_stream: arg1=85bca000, arg2=1
[  164.006919] ispvic_frame_channel_s_stream: s0 (vic_dev) = 85bca000
[  164.006926] ispvic_frame_channel_s_stream[2490]: streamon
[  164.006932] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[  164.006938] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[  164.006944] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[  164.006950] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[  164.006958] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[  164.006964] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[  164.006971] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[  164.006977] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[  164.006983] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[  164.006988] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[  164.006994] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[  164.007000] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[  164.007008] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[  164.007016] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[  164.007024] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[  164.007031] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[  164.007039] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[  164.007045] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[  164.007051] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[  164.007056] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[  164.007064] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[  164.007070] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[  164.007075] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[  164.007082] ispvic_frame_channel_qbuf: arg1=85bca000, arg2=  (null)
[  164.007087] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[  164.007098] *** VIC VERIFY (PRIMARY): [0x0]=0x00000001 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e8]=0x00000000 (UNMASK-ALL)***
[  164.007106] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (unchanged stride) ***
[  164.007168] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e8]=0x00000000 ***
[  164.007179] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[  164.007186] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[  164.007195] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[  164.007201] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[  164.007206] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[  164.007213] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[  164.007220] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 (expect 0) ***
[  164.008228] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[  164.008234] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[  164.008239] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[  164.008244] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  164.008250] tx_vic_enable_irq: VIC interrupts already enabled
[  164.008256] *** tx_vic_enable_irq: completed successfully ***
[  164.028219] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 510.000 ms)
[  164.430766] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[  164.430781] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  164.430788] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  164.430797] *** vin_s_stream: SAFE implementation - sd=85dd3000, enable=1 ***
[  164.430804] vin_s_stream: VIN state = 3, enable = 1
[  164.430810] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  164.430819] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  164.430826] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  164.430832] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  164.430838] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  164.430846] gc2053: s_stream called with enable=1
[  164.430853] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  164.430860] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  164.430866] gc2053: About to write streaming registers for interface 1
[  164.430872] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  164.430882] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  164.431202] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.431209] sensor_write_array: reg[1] 0xfe=0x00 OK
[  164.431218] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  164.431539] sensor_write: reg=0x3e val=0x91 SUCCESS
[  164.431546] sensor_write_array: reg[2] 0x3e=0x91 OK
[  164.431552] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  164.431560] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  164.431566] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  164.431572] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  164.431578] gc2053: s_stream called with enable=1
[  164.431585] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[  164.431591] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  164.431597] gc2053: About to write streaming registers for interface 1
[  164.431603] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  164.431612] sensor_write: reg=0xfe val=0x00, client=85bf9c00, adapter=i2c0, addr=0x37
[  164.431913] sensor_write: reg=0xfe val=0x00 SUCCESS
[  164.431921] sensor_write_array: reg[1] 0xfe=0x00 OK
[  164.431930] sensor_write: reg=0x3e val=0x91, client=85bf9c00, adapter=i2c0, addr=0x37
[  164.432245] sensor_write: reg=0x3e val=0x91 SUCCESS
[  164.432252] sensor_write_array: reg[2] 0x3e=0x91 OK
[  164.432258] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  164.432265] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  164.432271] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  164.432277] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  164.432431] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  164.432442] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  164.432449] Set control: cmd=0x980918 value=2
[  164.432522] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.432531] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.432536] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.432596] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.432604] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.432610] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.432668] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.432675] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.432681] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.432732] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.432740] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.432746] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.432822] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.432830] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.432836] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.432892] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.432899] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.432905] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.432964] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.432972] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.432978] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.433034] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.433042] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.433047] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.433140] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.433148] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.433153] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  164.433561] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  164.433571] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  164.433577] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
root@ing-wyze-cam3-a000 ~# warn: shm_init,53shm init already
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[  165.590140] *** Channel 1: DQBUF timeout, generating frame ***
[  165.590150] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[  165.590256] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  165.590265] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  165.590272] *** Channel 1: DQBUF - dequeue buffer request ***
[  165.590278] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.590288] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  165.590294] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  165.590301] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  165.590318] *** Channel 1: Frame wait returned 0 ***
[  165.590325] *** Channel 1: Frame wait timeout/error, generating frame ***
[  165.590336] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.590344] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.590350] *** Channel 1: Frame completion wait ***
[  165.590356] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.590362] *** Channel 1: Frame wait returned 10 ***
[  165.590368] *** Channel 1: Frame was ready, consuming it ***
[  165.590375] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.590382] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.590388] *** Channel 1: Frame completion wait ***
[  165.590394] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.592056] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  165.592069] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  165.592076] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  165.592082] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  165.592090] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  165.592097] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  165.592104] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  165.592111] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  165.592118] *** Channel 1: QBUF - Queue buffer index=0 ***
[  165.592124] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  165.592132] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  165.592139] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  165.592147] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  165.592155] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  165.592163] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805da380, vbm_buffer_count=2 ***
[  165.592170] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  165.592177] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  165.592188] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  165.592274] *** Channel 1: Frame wait returned 10 ***
[  165.592280] *** Channel 1: Frame was ready, consuming it ***
[  165.592294] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.592300] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.592307] *** Channel 1: Frame completion wait ***
[  165.592313] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.630140] *** Channel 0: Frame wait returned 0 ***
[  165.630152] *** Channel 0: Frame wait timeout/error, generating frame ***
[  165.630173] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.630181] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.630187] *** Channel 0: Frame completion wait ***
[  165.630193] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.630200] *** Channel 0: Frame wait returned 10 ***
[  165.630205] *** Channel 0: Frame was ready, consuming it ***
[  165.630213] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.630220] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.630226] *** Channel 0: Frame completion wait ***
[  165.630231] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.690148] *** Channel 1: Frame wait returned 0 ***
[  165.690160] *** Channel 1: Frame wait timeout/error, generating frame ***
[  165.690181] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.690188] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.690208] *** Channel 1: Frame completion wait ***
[  165.690214] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.690220] *** Channel 1: Frame wait returned 10 ***
[  165.690226] *** Channel 1: Frame was ready, consuming it ***
[  165.690234] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.690241] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.690247] *** Channel 1: Frame completion wait ***
[  165.690252] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.700254] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.700267] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  165.700274] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  165.700280] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  165.700285] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  165.720140] *** Channel 0: DQBUF wait returned 0 ***
[  165.720151] *** Channel 0: DQBUF timeout, generating frame ***
[  165.720160] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  165.720185] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.720193] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  165.720200] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  165.720205] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  165.720210] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  165.720328] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  165.720337] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  165.720344] *** Channel 0: DQBUF - dequeue buffer request ***
[  165.720350] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.720360] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  165.720367] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  165.720374] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  165.730168] *** Channel 0: Frame wait returned 0 ***
[  165.730182] *** Channel 0: Frame wait timeout/error, generating frame ***
[  165.730206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.730214] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.730220] *** Channel 0: Frame completion wait ***
[  165.730226] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.730232] *** Channel 0: Frame wait returned 10 ***
[  165.730250] *** Channel 0: Frame was ready, consuming it ***
[  165.730259] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.730266] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.730272] *** Channel 0: Frame completion wait ***
[  165.730278] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.730446] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  165.730456] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  165.730462] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  165.730469] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  165.730477] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  165.730484] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  165.730491] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  165.730498] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  165.730505] *** Channel 0: QBUF - Queue buffer index=1 ***
[  165.730511] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  165.730519] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  165.730526] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  165.730533] *** Channel 0: QBUF EVENT - No VIC callback ***
[  165.730540] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  165.730548] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  165.730556] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  165.730564] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  165.730571] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  165.730578] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  165.730590] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  165.730656] *** Channel 0: DQBUF wait returned 19 ***
[  165.730668] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[  165.730684] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.730691] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  165.730698] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  165.730704] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  165.730709] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  165.730846] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  165.730858] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  165.730865] *** Channel 0: DQBUF - dequeue buffer request ***
[  165.730871] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.730881] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  165.730888] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  165.730894] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  165.750337] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  165.750352] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  165.750358] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  165.750364] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  165.750372] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  165.750380] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  165.750386] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  165.750394] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  165.750400] *** Channel 0: QBUF - Queue buffer index=2 ***
[  165.750406] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  165.750414] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  165.750421] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  165.750428] *** Channel 0: QBUF EVENT - No VIC callback ***
[  165.750435] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  165.750444] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  165.750452] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  165.750460] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  165.750466] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  165.750474] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  165.750486] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  165.750662] *** Channel 0: Frame wait returned 8 ***
[  165.750670] *** Channel 0: Frame was ready, consuming it ***
[  165.750684] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.750692] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.750698] *** Channel 0: Frame completion wait ***
[  165.750704] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.790157] *** Channel 1: DQBUF wait returned 0 ***
[  165.790168] *** Channel 1: DQBUF timeout, generating frame ***
[  165.790178] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[  165.790288] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  165.790298] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  165.790304] *** Channel 1: DQBUF - dequeue buffer request ***
[  165.790310] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.790321] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  165.790328] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  165.790334] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  165.790367] *** Channel 1: Frame wait returned 0 ***
[  165.790375] *** Channel 1: Frame wait timeout/error, generating frame ***
[  165.790386] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.790394] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.790400] *** Channel 1: Frame completion wait ***
[  165.790406] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.790412] *** Channel 1: Frame wait returned 10 ***
[  165.790418] *** Channel 1: Frame was ready, consuming it ***
[  165.790426] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.790432] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.790438] *** Channel 1: Frame completion wait ***
[  165.790444] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.792034] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  165.792062] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  165.792069] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  165.792076] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  165.792083] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  165.792090] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  165.792098] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  165.792104] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  165.792111] *** Channel 1: QBUF - Queue buffer index=1 ***
[  165.792117] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  165.792125] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  165.792132] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  165.792140] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  165.792148] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  165.792156] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805da380, vbm_buffer_count=2 ***
[  165.792163] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  165.792170] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  165.792182] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  165.792265] *** Channel 1: Frame wait returned 10 ***
[  165.792272] *** Channel 1: Frame was ready, consuming it ***
[  165.792285] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.792292] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.792298] *** Channel 1: Frame completion wait ***
[  165.792304] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.850130] *** Channel 0: Frame wait returned 0 ***
[  165.850143] *** Channel 0: Frame wait timeout/error, generating frame ***
[  165.850164] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.850171] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.850178] *** Channel 0: Frame completion wait ***
[  165.850184] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.850190] *** Channel 0: Frame wait returned 10 ***
[  165.850196] *** Channel 0: Frame was ready, consuming it ***
[  165.850203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.850210] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.850216] *** Channel 0: Frame completion wait ***
[  165.850222] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.890128] *** Channel 1: Frame wait returned 0 ***
[  165.890141] *** Channel 1: Frame wait timeout/error, generating frame ***
[  165.890162] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.890170] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.890176] *** Channel 1: Frame completion wait ***
[  165.890182] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.890188] *** Channel 1: Frame wait returned 10 ***
[  165.890194] *** Channel 1: Frame was ready, consuming it ***
[  165.890202] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.890209] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.890215] *** Channel 1: Frame completion wait ***
[  165.890220] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.930124] *** Channel 0: DQBUF wait returned 0 ***
[  165.930136] *** Channel 0: DQBUF timeout, generating frame ***
[  165.930145] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[  165.930169] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.930177] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  165.930183] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  165.930189] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  165.930194] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  165.930310] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  165.930320] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  165.930327] *** Channel 0: DQBUF - dequeue buffer request ***
[  165.930333] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.930343] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  165.930350] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  165.930357] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  165.940348] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  165.940361] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  165.940368] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  165.940374] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  165.940381] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  165.940389] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  165.940396] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  165.940403] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  165.940410] *** Channel 0: QBUF - Queue buffer index=3 ***
[  165.940416] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  165.940424] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  165.940431] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  165.940437] *** Channel 0: QBUF EVENT - No VIC callback ***
[  165.940445] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  165.940453] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  165.940461] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  165.940469] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  165.940475] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  165.940483] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  165.940495] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  165.940561] *** Channel 0: DQBUF wait returned 19 ***
[  165.940571] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[  165.940604] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  165.940612] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  165.940618] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  165.940624] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  165.940629] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  165.940745] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  165.940756] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  165.940763] *** Channel 0: DQBUF - dequeue buffer request ***
[  165.940769] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.940779] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  165.940785] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  165.940792] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  165.950161] *** Channel 0: Frame wait returned 0 ***
[  165.950176] *** Channel 0: Frame wait timeout/error, generating frame ***
[  165.950201] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.950209] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.950216] *** Channel 0: Frame completion wait ***
[  165.950221] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.950228] *** Channel 0: Frame wait returned 10 ***
[  165.950233] *** Channel 0: Frame was ready, consuming it ***
[  165.950241] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.950248] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.950254] *** Channel 0: Frame completion wait ***
[  165.950259] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.950961] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  165.950972] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  165.950978] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  165.950985] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  165.950992] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  165.951000] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  165.951007] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  165.951014] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  165.951021] *** Channel 0: QBUF - Queue buffer index=0 ***
[  165.951027] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  165.951035] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  165.951041] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  165.951048] *** Channel 0: QBUF EVENT - No VIC callback ***
[  165.951055] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  165.951063] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  165.951071] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  165.951079] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  165.951086] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  165.951093] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  165.951106] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  165.951174] *** Channel 0: Frame wait returned 10 ***
[  165.951183] *** Channel 0: Frame was ready, consuming it ***
[  165.951194] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.951201] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.951208] *** Channel 0: Frame completion wait ***
[  165.951213] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  165.990129] *** Channel 1: DQBUF wait returned 0 ***
[  165.990140] *** Channel 1: DQBUF timeout, generating frame ***
[  165.990150] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[  165.990257] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  165.990265] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  165.990272] *** Channel 1: DQBUF - dequeue buffer request ***
[  165.990278] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  165.990289] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  165.990295] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  165.990302] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  165.990319] *** Channel 1: Frame wait returned 0 ***
[  165.990326] *** Channel 1: Frame wait timeout/error, generating frame ***
[  165.990337] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.990344] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.990351] *** Channel 1: Frame completion wait ***
[  165.990357] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.990363] *** Channel 1: Frame wait returned 10 ***
[  165.990368] *** Channel 1: Frame was ready, consuming it ***
[  165.990376] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.990383] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.990389] *** Channel 1: Frame completion wait ***
[  165.990394] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  165.990481] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  165.990490] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  165.990496] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  165.990503] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  165.990510] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  165.990517] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  165.990525] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  165.990532] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  165.990538] *** Channel 1: QBUF - Queue buffer index=0 ***
[  165.990544] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  165.990551] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  165.990559] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  165.990567] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  165.990575] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  165.990583] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805da380, vbm_buffer_count=2 ***
[  165.990589] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  165.990615] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  165.990627] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  165.990668] *** Channel 1: Frame wait returned 10 ***
[  165.990675] *** Channel 1: Frame was ready, consuming it ***
[  165.990687] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  165.990694] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  165.990700] *** Channel 1: Frame completion wait ***
[  165.990706] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.050133] *** Channel 0: Frame wait returned 0 ***
[  166.050145] *** Channel 0: Frame wait timeout/error, generating frame ***
[  166.050166] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.050173] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.050180] *** Channel 0: Frame completion wait ***
[  166.050185] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.050192] *** Channel 0: Frame wait returned 10 ***
[  166.050197] *** Channel 0: Frame was ready, consuming it ***
[  166.050206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.050213] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.050219] *** Channel 0: Frame completion wait ***
[  166.050224] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.090207] *** Channel 1: Frame wait returned 0 ***
[  166.090219] *** Channel 1: Frame wait timeout/error, generating frame ***
[  166.090240] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.090248] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.090254] *** Channel 1: Frame completion wait ***
[  166.090260] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.090267] *** Channel 1: Frame wait returned 10 ***
[  166.090377] *** Channel 1: Frame was ready, consuming it ***
[  166.090389] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.090397] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.090403] *** Channel 1: Frame completion wait ***
[  166.090409] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.140145] *** Channel 0: DQBUF wait returned 0 ***
[  166.140156] *** Channel 0: DQBUF timeout, generating frame ***
[  166.140165] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[  166.140189] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.140197] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.140203] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.140209] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.140214] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.140329] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.140339] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.140346] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.140352] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.140362] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.140369] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.140375] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.150309] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.150323] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.150329] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.150336] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.150343] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  166.150351] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  166.150358] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.150365] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  166.150371] *** Channel 0: QBUF - Queue buffer index=1 ***
[  166.150377] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  166.150385] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  166.150392] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.150399] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.150406] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  166.150414] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  166.150423] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  166.150431] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  166.150437] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  166.150444] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  166.150455] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.150478] *** Channel 0: Frame wait returned 1 ***
[  166.150485] *** Channel 0: Frame was ready, consuming it ***
[  166.150496] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.150503] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.150510] *** Channel 0: Frame completion wait ***
[  166.150515] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.190132] *** Channel 1: DQBUF wait returned 0 ***
[  166.190143] *** Channel 1: DQBUF timeout, generating frame ***
[  166.190153] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[  166.190261] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.190270] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.190277] *** Channel 1: DQBUF - dequeue buffer request ***
[  166.190283] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.190293] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.190300] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.190307] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.190324] *** Channel 1: Frame wait returned 0 ***
[  166.190331] *** Channel 1: Frame wait timeout/error, generating frame ***
[  166.190342] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.190349] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.190355] *** Channel 1: Frame completion wait ***
[  166.190361] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.190367] *** Channel 1: Frame wait returned 10 ***
[  166.190373] *** Channel 1: Frame was ready, consuming it ***
[  166.190381] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.190387] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.190393] *** Channel 1: Frame completion wait ***
[  166.190399] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.190528] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.190538] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.190545] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.190551] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  166.190558] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  166.190565] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  166.190573] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.190580] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  166.190586] *** Channel 1: QBUF - Queue buffer index=1 ***
[  166.190592] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  166.190600] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  166.190607] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  166.190615] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  166.190624] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  166.190632] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805da380, vbm_buffer_count=2 ***
[  166.190639] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  166.190645] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  166.190657] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  166.190679] *** Channel 1: Frame wait returned 10 ***
[  166.190685] *** Channel 1: Frame was ready, consuming it ***
[  166.190695] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.190703] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.190709] *** Channel 1: Frame completion wait ***
[  166.190715] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.250129] *** Channel 0: Frame wait returned 0 ***
[  166.250141] *** Channel 0: Frame wait timeout/error, generating frame ***
[  166.250162] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.250170] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.250177] *** Channel 0: Frame completion wait ***
[  166.250182] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.250189] *** Channel 0: Frame wait returned 10 ***
[  166.250194] *** Channel 0: Frame was ready, consuming it ***
[  166.250202] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.250209] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.250215] *** Channel 0: Frame completion wait ***
[  166.250221] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.290131] *** Channel 1: Frame wait returned 0 ***
[  166.290143] *** Channel 1: Frame wait timeout/error, generating frame ***
[  166.340134] *** Channel 0: DQBUF wait returned 0 ***
[  166.340145] *** Channel 0: DQBUF timeout, generating frame ***
[  166.340155] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[  166.340180] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.340188] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.340194] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.340200] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.340205] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.340322] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.340332] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.340339] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.340344] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.340354] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.340361] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.340367] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.350149] *** Channel 0: Frame wait returned 0 ***
[  166.350175] *** Channel 0: Frame wait timeout/error, generating frame ***
[  166.350196] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.350204] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.350210] *** Channel 0: Frame completion wait ***
[  166.350216] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.350222] *** Channel 0: Frame wait returned 10 ***
[  166.350228] *** Channel 0: Frame was ready, consuming it ***
[  166.350235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.350243] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.350248] *** Channel 0: Frame completion wait ***
[  166.350254] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.350423] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.350432] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.350439] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.350445] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.350453] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  166.350460] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  166.350467] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.350475] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  166.350481] *** Channel 0: QBUF - Queue buffer index=2 ***
[  166.350504] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  166.350513] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  166.350520] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.350527] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.350534] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  166.350542] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  166.350550] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  166.350558] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  166.350565] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  166.350572] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  166.350583] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.350670] *** Channel 0: DQBUF wait returned 19 ***
[  166.350681] *** Channel 0: DQBUF complete - buffer[3] seq=6 flags=0x3 ***
[  166.350698] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.350705] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.350712] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.350718] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.350723] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.350841] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.350853] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.350859] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.350865] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.350875] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.350882] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.350889] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.360953] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.360967] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.360973] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.360980] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.360987] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[  166.360995] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[  166.361002] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.361009] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[  166.361015] *** Channel 0: QBUF - Queue buffer index=3 ***
[  166.361021] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[  166.361030] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[  166.361037] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.361043] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.361050] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[  166.361059] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[  166.361067] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[  166.361075] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  166.361081] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[  166.361088] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[  166.361101] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.361167] *** Channel 0: Frame wait returned 9 ***
[  166.361175] *** Channel 0: Frame was ready, consuming it ***
[  166.361187] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.361194] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.361200] *** Channel 0: Frame completion wait ***
[  166.361206] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.390143] *** Channel 1: DQBUF wait returned 1 ***
[  166.390157] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[  166.390266] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.390275] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.390281] *** Channel 1: DQBUF - dequeue buffer request ***
[  166.390287] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.390297] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.390304] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.390311] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.390367] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.390375] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.390381] *** Channel 1: Frame completion wait ***
[  166.390387] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.390440] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.390448] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.390455] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.390461] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  166.390468] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  166.390476] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  166.390483] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.390490] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  166.390496] *** Channel 1: QBUF - Queue buffer index=0 ***
[  166.390502] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  166.390510] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  166.390517] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  166.390525] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  166.390533] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  166.390541] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805da380, vbm_buffer_count=2 ***
[  166.390547] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  166.390555] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  166.390567] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  166.390586] *** Channel 1: Frame wait returned 10 ***
[  166.390592] *** Channel 1: Frame was ready, consuming it ***
[  166.460147] *** Channel 0: Frame wait returned 0 ***
[  166.460159] *** Channel 0: Frame wait timeout/error, generating frame ***
[  166.460180] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.460187] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.460194] *** Channel 0: Frame completion wait ***
[  166.460199] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.460206] *** Channel 0: Frame wait returned 10 ***
[  166.460211] *** Channel 0: Frame was ready, consuming it ***
[  166.550148] *** Channel 0: DQBUF wait returned 0 ***
[  166.550159] *** Channel 0: DQBUF timeout, generating frame ***
[  166.550168] *** Channel 0: DQBUF complete - buffer[0] seq=7 flags=0x3 ***
[  166.550193] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.550201] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.550207] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.550213] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.550218] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.550337] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.550347] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.550353] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.550359] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.550369] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.550376] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.550383] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.550623] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.550638] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.550670] *** Channel 0: Frame completion wait ***
[  166.550682] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.560377] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.560391] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.560397] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.560404] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.560411] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  166.560419] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[  166.560426] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.560433] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[  166.560439] *** Channel 0: QBUF - Queue buffer index=0 ***
[  166.560445] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  166.560453] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[  166.560460] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.560467] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.560474] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[  166.560482] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[  166.560490] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[  166.560499] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  166.560505] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[  166.560512] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[  166.560524] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.560593] *** Channel 0: Frame wait returned 9 ***
[  166.560599] *** Channel 0: Frame was ready, consuming it ***
[  166.590147] *** Channel 1: DQBUF wait returned 0 ***
[  166.590159] *** Channel 1: DQBUF timeout, generating frame ***
[  166.590168] *** Channel 1: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[  166.590278] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.590286] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.590293] *** Channel 1: DQBUF - dequeue buffer request ***
[  166.590298] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.590309] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.590316] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.590322] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.590397] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.590406] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.590412] *** Channel 1: Frame completion wait ***
[  166.590418] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.590473] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.590482] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.590488] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.590494] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  166.590502] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  166.590509] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[  166.590516] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.590523] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[  166.590530] *** Channel 1: QBUF - Queue buffer index=1 ***
[  166.590554] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  166.590562] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[  166.590570] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[  166.590578] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[  166.590586] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[  166.590594] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805da380, vbm_buffer_count=2 ***
[  166.590601] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[  166.590608] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[  166.590618] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  166.590660] *** Channel 1: Frame wait returned 10 ***
[  166.590667] *** Channel 1: Frame was ready, consuming it ***
[  166.700649] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.700662] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.700668] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.700674] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.700680] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.750132] *** Channel 0: DQBUF wait returned 0 ***
[  166.750144] *** Channel 0: DQBUF timeout, generating frame ***
[  166.750153] *** Channel 0: DQBUF complete - buffer[1] seq=8 flags=0x3 ***
[  166.750177] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.750185] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.750191] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.750197] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.750202] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.750322] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.750331] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.750338] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.750344] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.750354] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.750360] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.750367] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.750607] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.750622] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.750629] *** Channel 0: Frame completion wait ***
[  166.750635] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.760335] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.760349] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.760356] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.760362] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.760370] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[  166.760377] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[  166.760384] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.760391] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[  166.760398] *** Channel 0: QBUF - Queue buffer index=1 ***
[  166.760404] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[  166.760412] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[  166.760418] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.760426] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.760432] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[  166.760440] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[  166.760448] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[  166.760456] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  166.760463] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[  166.760470] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[  166.760482] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.760549] *** Channel 0: Frame wait returned 9 ***
[  166.760556] *** Channel 0: Frame was ready, consuming it ***
[  166.790149] *** Channel 1: DQBUF wait returned 0 ***
[  166.790160] *** Channel 1: DQBUF timeout, generating frame ***
[  166.790170] *** Channel 1: DQBUF complete - buffer[0] seq=5 flags=0x3 ***
[  166.790280] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.790288] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.790295] *** Channel 1: DQBUF - dequeue buffer request ***
[  166.790301] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.790312] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.790318] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.790325] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.790400] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.790409] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.790416] *** Channel 1: Frame completion wait ***
[  166.790422] *** Channel 1: Waiting for frame (timeout=100ms) ***
[  166.790477] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.790485] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.790491] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.790498] *** Channel 1: QBUF - Buffer copied from user successfully ***
[  166.790505] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[  166.790512] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[  166.790520] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.790527] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[  166.790533] *** Channel 1: QBUF - Queue buffer index=0 ***
[  166.790540] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[  166.790547] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[  166.790554] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[  166.790562] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[  166.790570] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[  166.790578] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=805da380, vbm_buffer_count=2 ***
[  166.790584] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[  166.790592] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[  166.790603] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[  166.790623] *** Channel 1: Frame wait returned 10 ***
[  166.790630] *** Channel 1: Frame was ready, consuming it ***
[  166.950141] *** Channel 0: DQBUF wait returned 0 ***
[  166.950152] *** Channel 0: DQBUF timeout, generating frame ***
[  166.950162] *** Channel 0: DQBUF complete - buffer[2] seq=9 flags=0x3 ***
[  166.950187] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  166.950194] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  166.950201] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  166.950207] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  166.950212] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  166.950331] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[  166.950340] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[  166.950348] *** Channel 0: DQBUF - dequeue buffer request ***
[  166.950353] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  166.950364] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85f19c00 (name=gc2053) ***
[  166.950370] *** tx_isp_get_sensor: Found real sensor: 85f19c00 ***
[  166.950377] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[  166.950642] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[  166.950658] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[  166.950664] *** Channel 0: Frame completion wait ***
[  166.950670] *** Channel 0: Waiting for frame (timeout=100ms) ***
[  166.960366] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[  166.960380] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[  166.960387] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[  166.960393] *** Channel 0: QBUF - Buffer copied from user successfully ***
[  166.960400] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[  166.960408] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[  166.960415] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[  166.960422] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[  166.960429] *** Channel 0: QBUF - Queue buffer index=2 ***
[  166.960435] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[  166.960458] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[  166.960465] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[  166.960472] *** Channel 0: QBUF EVENT - No VIC callback ***
[  166.960480] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[  166.960488] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[  166.960496] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[  166.960504] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=805da500, vbm_buffer_count=4 ***
[  166.960510] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[  166.960518] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[  166.960528] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[  166.960618] *** Channel 0: Frame wait returned 9 ***
[  166.960626] *** Channel 0: Frame was ready, consuming it ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      30589   jz-intc  jz-timerost
 14:         72   jz-intc  ipu
 15:      73048   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      13379   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        160   jz-intc  jz-i2c.0
 70:         24   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
