# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1.srcs/sources_1/imports/FullAdderFiles/FullAdder.vhd" \
"../../../../Lab_1.srcs/sources_1/imports/FullAdderFiles/FullAdderSubtractor.vhd" \
"../../../../Lab_1.srcs/sim_1/imports/FullAdderFiles/FullAdder_tb.vhd" \

# Do not sort compile order
nosort
