ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_rcc.cpp"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp"
  20              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  21              		.align	1
  22              		.weak	HAL_RCC_DeInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_RCC_DeInit:
  28              		.fnstart
  29              	.LFB235:
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           (if the application needs higher frequency/performance)
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 2


  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) Configure the System clock frequency and Flash settings
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * All rights reserved.
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * the root directory of this software component.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   ******************************************************************************
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #include "stm32f4xx_hal.h"
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /** @addtogroup STM32F4xx_HAL_Driver
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /** @defgroup RCC RCC
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief RCC HAL module driver
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @{
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /** @addtogroup RCC_Private_Constants
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @{
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /* Private macro -------------------------------------------------------------*/
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 3


  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #define MCO1_GPIO_PORT        GPIOA
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #define MCO1_PIN              GPIO_PIN_8
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #define MCO2_GPIO_PORT         GPIOC
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #define MCO2_PIN               GPIO_PIN_9
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @}
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /* Private variables ---------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /** @defgroup RCC_Private_Variables RCC Private Variables
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @}
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /* Private functions ---------------------------------------------------------*/
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *  @{
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  *  @brief    Initialization and Configuration functions
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  *
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** @verbatim
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  ===============================================================================
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..]
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****        and APB2).
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              the PLL as System clock source.
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              clock source.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              through the PLL as System clock source. Can be used also as RTC clock source.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              clock source), the System clocks automatically switched to HSI and an interrupt
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 4


 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              (Non-Maskable Interrupt) exception vector.
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              clock (through a configurable prescaler) on PA8 pin.
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              clock (through a configurable prescaler) on PC9 pin.
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..] System, AHB and APB busses clocks configuration
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              HSE and PLL.
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              The AHB clock (HCLK) is derived from System clock through configurable
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              prescaler and used to clock the CPU, memory and peripherals mapped
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              from AHB clock through configurable prescalers and used to clock
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              the peripherals mapped on these busses. You can use
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              Depending on the device voltage range, the maximum frequency should
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              be adapted accordingly (refer to the product datasheets for more details).
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              Depending on the device voltage range, the maximum frequency should
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              be adapted accordingly (refer to the product datasheets for more details).
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              PCLK2 84 MHz and PCLK1 42 MHz.
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              Depending on the device voltage range, the maximum frequency should
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              be adapted accordingly (refer to the product datasheets for more details).
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              PCLK2 100 MHz and PCLK1 50 MHz.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              Depending on the device voltage range, the maximum frequency should
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****              be adapted accordingly (refer to the product datasheets for more details).
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** @endverbatim
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Resets the RCC clock configuration to the default reset state.
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   The default reset state of the clock configuration is given below:
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            - HSI ON and used as system clock source
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            - HSE and PLL OFF
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            - CSS, MCO1 and MCO2 OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            - All interrupts disabled
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   This function doesn't modify the configuration of the
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            - Peripheral clocks
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            - LSI, LSE and RTC clocks
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval HAL status
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 5


 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
  30              		.loc 1 201 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   return HAL_OK;
  35              		.loc 1 202 3 view .LVU1
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
  36              		.loc 1 203 1 is_stmt 0 view .LVU2
  37 0000 0020     		movs	r0, #0
  38 0002 7047     		bx	lr
  39              		.cfi_endproc
  40              	.LFE235:
  41              		.cantunwind
  42              		.fnend
  44              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  45              		.align	1
  46              		.weak	HAL_RCC_OscConfig
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  51              	HAL_RCC_OscConfig:
  52              		.fnstart
  53              	.LVL0:
  54              	.LFB236:
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         RCC_OscInitTypeDef.
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         contains the configuration information for the RCC Oscillators.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   The PLL is not disabled when used as system clock.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         supported by this API. User should request a transition to LSE Off
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         first and then LSE On or LSE Bypass.
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         supported by this API. User should request a transition to HSE Off
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         first and then HSE On or HSE Bypass.
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval HAL status
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
  55              		.loc 1 220 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 8
  58              		@ frame_needed = 0, uses_anonymous_args = 0
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   uint32_t tickstart, pll_config;
  59              		.loc 1 221 3 view .LVU4
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check Null pointer */
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(RCC_OscInitStruct == NULL)
  60              		.loc 1 224 3 view .LVU5
  61 0000 0028     		cmp	r0, #0
  62 0002 00F0E681 		beq	.L54
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   uint32_t tickstart, pll_config;
  63              		.loc 1 220 1 is_stmt 0 view .LVU6
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 6


  64 0006 70B5     		push	{r4, r5, r6, lr}
  65              		.save {r4, r5, r6, lr}
  66              	.LCFI0:
  67              		.cfi_def_cfa_offset 16
  68              		.cfi_offset 4, -16
  69              		.cfi_offset 5, -12
  70              		.cfi_offset 6, -8
  71              		.cfi_offset 14, -4
  72              		.pad #8
  73 0008 82B0     		sub	sp, sp, #8
  74              	.LCFI1:
  75              		.cfi_def_cfa_offset 24
  76 000a 0446     		mov	r4, r0
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     return HAL_ERROR;
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check the parameters */
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  77              		.loc 1 230 3 is_stmt 1 view .LVU7
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*------------------------------- HSE Configuration ------------------------*/
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  78              		.loc 1 232 3 view .LVU8
  79              		.loc 1 232 27 is_stmt 0 view .LVU9
  80 000c 0368     		ldr	r3, [r0]
  81              		.loc 1 232 3 view .LVU10
  82 000e 13F0010F 		tst	r3, #1
  83 0012 3BD0     		beq	.L4
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the parameters */
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  84              		.loc 1 235 5 is_stmt 1 view .LVU11
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  85              		.loc 1 237 5 view .LVU12
  86              		.loc 1 237 9 is_stmt 0 view .LVU13
  87 0014 9F4B     		ldr	r3, .L98
  88 0016 9B68     		ldr	r3, [r3, #8]
  89 0018 03F00C03 		and	r3, r3, #12
  90              		.loc 1 237 60 view .LVU14
  91 001c 042B     		cmp	r3, #4
  92 001e 2CD0     		beq	.L5
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  93              		.loc 1 238 9 discriminator 2 view .LVU15
  94 0020 9C4B     		ldr	r3, .L98
  95 0022 9B68     		ldr	r3, [r3, #8]
  96 0024 03F00C03 		and	r3, r3, #12
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  97              		.loc 1 237 60 discriminator 2 view .LVU16
  98 0028 082B     		cmp	r3, #8
  99 002a 21D0     		beq	.L84
 100              	.L6:
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         return HAL_ERROR;
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 7


 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     else
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Set the new HSE configuration ---------------------------------------*/
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 101              		.loc 1 248 7 is_stmt 1 view .LVU17
 102              		.loc 1 248 7 view .LVU18
 103 002c 6368     		ldr	r3, [r4, #4]
 104 002e B3F5803F 		cmp	r3, #65536
 105 0032 4FD0     		beq	.L85
 106              		.loc 1 248 7 discriminator 2 view .LVU19
 107 0034 B3F5A02F 		cmp	r3, #327680
 108 0038 52D0     		beq	.L86
 109              		.loc 1 248 7 discriminator 5 view .LVU20
 110 003a 964B     		ldr	r3, .L98
 111 003c 1A68     		ldr	r2, [r3]
 112 003e 22F48032 		bic	r2, r2, #65536
 113 0042 1A60     		str	r2, [r3]
 114              		.loc 1 248 7 discriminator 5 view .LVU21
 115 0044 1A68     		ldr	r2, [r3]
 116 0046 22F48022 		bic	r2, r2, #262144
 117 004a 1A60     		str	r2, [r3]
 118              	.L9:
 119              		.loc 1 248 7 discriminator 7 view .LVU22
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Check the HSE State */
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 120              		.loc 1 251 7 discriminator 7 view .LVU23
 121              		.loc 1 251 30 is_stmt 0 discriminator 7 view .LVU24
 122 004c 6368     		ldr	r3, [r4, #4]
 123              		.loc 1 251 7 discriminator 7 view .LVU25
 124 004e 002B     		cmp	r3, #0
 125 0050 50D0     		beq	.L11
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Get Start Tick */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         tickstart = HAL_GetTick();
 126              		.loc 1 254 9 is_stmt 1 view .LVU26
 127              		.loc 1 254 32 is_stmt 0 view .LVU27
 128 0052 FFF7FEFF 		bl	HAL_GetTick
 129              	.LVL1:
 130              		.loc 1 254 32 view .LVU28
 131 0056 0546     		mov	r5, r0
 132              	.LVL2:
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Wait till HSE is ready */
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 133              		.loc 1 257 9 is_stmt 1 view .LVU29
 134              	.L12:
 135              		.loc 1 257 51 view .LVU30
 136              		.loc 1 257 15 is_stmt 0 view .LVU31
 137 0058 8E4B     		ldr	r3, .L98
 138 005a 1B68     		ldr	r3, [r3]
 139              		.loc 1 257 51 view .LVU32
 140 005c 13F4003F 		tst	r3, #131072
 141 0060 14D1     		bne	.L4
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 8


 142              		.loc 1 259 11 is_stmt 1 view .LVU33
 143              		.loc 1 259 26 is_stmt 0 view .LVU34
 144 0062 FFF7FEFF 		bl	HAL_GetTick
 145              	.LVL3:
 146              		.loc 1 259 29 view .LVU35
 147 0066 401B     		subs	r0, r0, r5
 148              		.loc 1 259 11 view .LVU36
 149 0068 6428     		cmp	r0, #100
 150 006a F5D9     		bls	.L12
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             return HAL_TIMEOUT;
 151              		.loc 1 261 20 view .LVU37
 152 006c 0320     		movs	r0, #3
 153 006e B7E1     		b	.L3
 154              	.LVL4:
 155              	.L84:
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 156              		.loc 1 238 70 view .LVU38
 157 0070 884B     		ldr	r3, .L98
 158 0072 5B68     		ldr	r3, [r3, #4]
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 159              		.loc 1 238 60 view .LVU39
 160 0074 13F4800F 		tst	r3, #4194304
 161 0078 D8D0     		beq	.L6
 162              	.L5:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 163              		.loc 1 240 7 is_stmt 1 view .LVU40
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 164              		.loc 1 240 11 is_stmt 0 view .LVU41
 165 007a 864B     		ldr	r3, .L98
 166 007c 1B68     		ldr	r3, [r3]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 167              		.loc 1 240 57 view .LVU42
 168 007e 13F4003F 		tst	r3, #131072
 169 0082 03D0     		beq	.L4
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 170              		.loc 1 240 80 discriminator 1 view .LVU43
 171 0084 6368     		ldr	r3, [r4, #4]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 172              		.loc 1 240 57 discriminator 1 view .LVU44
 173 0086 002B     		cmp	r3, #0
 174 0088 00F0A581 		beq	.L87
 175              	.LVL5:
 176              	.L4:
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       else
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Get Start Tick */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         tickstart = HAL_GetTick();
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Wait till HSE is bypassed or disabled */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 9


 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             return HAL_TIMEOUT;
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*----------------------------- HSI Configuration --------------------------*/
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 177              		.loc 1 282 3 is_stmt 1 view .LVU45
 178              		.loc 1 282 27 is_stmt 0 view .LVU46
 179 008c 2368     		ldr	r3, [r4]
 180              		.loc 1 282 3 view .LVU47
 181 008e 13F0020F 		tst	r3, #2
 182 0092 54D0     		beq	.L16
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the parameters */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 183              		.loc 1 285 5 is_stmt 1 view .LVU48
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 184              		.loc 1 286 5 view .LVU49
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 185              		.loc 1 289 5 view .LVU50
 186              		.loc 1 289 9 is_stmt 0 view .LVU51
 187 0094 7F4B     		ldr	r3, .L98
 188 0096 9B68     		ldr	r3, [r3, #8]
 189              		.loc 1 289 60 view .LVU52
 190 0098 13F00C0F 		tst	r3, #12
 191 009c 3ED0     		beq	.L17
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 192              		.loc 1 290 9 discriminator 2 view .LVU53
 193 009e 7D4B     		ldr	r3, .L98
 194 00a0 9B68     		ldr	r3, [r3, #8]
 195 00a2 03F00C03 		and	r3, r3, #12
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 196              		.loc 1 289 60 discriminator 2 view .LVU54
 197 00a6 082B     		cmp	r3, #8
 198 00a8 33D0     		beq	.L88
 199              	.L18:
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* When HSI is used as system clock it will not disabled */
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         return HAL_ERROR;
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Otherwise, just the calibration is allowed */
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       else
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     else
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Check the HSI State */
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 10


 200              		.loc 1 307 7 is_stmt 1 view .LVU55
 201              		.loc 1 307 30 is_stmt 0 view .LVU56
 202 00aa E368     		ldr	r3, [r4, #12]
 203              		.loc 1 307 7 view .LVU57
 204 00ac 002B     		cmp	r3, #0
 205 00ae 5FD1     		bne	.L19
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Enable the Internal High Speed oscillator (HSI). */
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         __HAL_RCC_HSI_ENABLE();
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Get Start Tick*/
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         tickstart = HAL_GetTick();
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Wait till HSI is ready */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             return HAL_TIMEOUT;
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       else
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Disable the Internal High Speed oscillator (HSI). */
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         __HAL_RCC_HSI_DISABLE();
 206              		.loc 1 330 9 is_stmt 1 view .LVU58
 207 00b0 794B     		ldr	r3, .L98+4
 208 00b2 0022     		movs	r2, #0
 209 00b4 1A60     		str	r2, [r3]
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Get Start Tick*/
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         tickstart = HAL_GetTick();
 210              		.loc 1 333 9 view .LVU59
 211              		.loc 1 333 32 is_stmt 0 view .LVU60
 212 00b6 FFF7FEFF 		bl	HAL_GetTick
 213              	.LVL6:
 214 00ba 0546     		mov	r5, r0
 215              	.LVL7:
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Wait till HSI is ready */
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 216              		.loc 1 336 9 is_stmt 1 view .LVU61
 217              	.L24:
 218              		.loc 1 336 51 view .LVU62
 219              		.loc 1 336 15 is_stmt 0 view .LVU63
 220 00bc 754B     		ldr	r3, .L98
 221 00be 1B68     		ldr	r3, [r3]
 222              		.loc 1 336 51 view .LVU64
 223 00c0 13F0020F 		tst	r3, #2
 224 00c4 3BD0     		beq	.L16
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 225              		.loc 1 338 11 is_stmt 1 view .LVU65
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 11


 226              		.loc 1 338 26 is_stmt 0 view .LVU66
 227 00c6 FFF7FEFF 		bl	HAL_GetTick
 228              	.LVL8:
 229              		.loc 1 338 29 view .LVU67
 230 00ca 401B     		subs	r0, r0, r5
 231              		.loc 1 338 11 view .LVU68
 232 00cc 0228     		cmp	r0, #2
 233 00ce F5D9     		bls	.L24
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             return HAL_TIMEOUT;
 234              		.loc 1 340 20 view .LVU69
 235 00d0 0320     		movs	r0, #3
 236 00d2 85E1     		b	.L3
 237              	.LVL9:
 238              	.L85:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 239              		.loc 1 248 7 is_stmt 1 discriminator 1 view .LVU70
 240 00d4 6F4A     		ldr	r2, .L98
 241 00d6 1368     		ldr	r3, [r2]
 242 00d8 43F48033 		orr	r3, r3, #65536
 243 00dc 1360     		str	r3, [r2]
 244 00de B5E7     		b	.L9
 245              	.L86:
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 246              		.loc 1 248 7 discriminator 4 view .LVU71
 247 00e0 6C4B     		ldr	r3, .L98
 248 00e2 1A68     		ldr	r2, [r3]
 249 00e4 42F48022 		orr	r2, r2, #262144
 250 00e8 1A60     		str	r2, [r3]
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 251              		.loc 1 248 7 discriminator 4 view .LVU72
 252 00ea 1A68     		ldr	r2, [r3]
 253 00ec 42F48032 		orr	r2, r2, #65536
 254 00f0 1A60     		str	r2, [r3]
 255 00f2 ABE7     		b	.L9
 256              	.L11:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 257              		.loc 1 268 9 view .LVU73
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 258              		.loc 1 268 32 is_stmt 0 view .LVU74
 259 00f4 FFF7FEFF 		bl	HAL_GetTick
 260              	.LVL10:
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 261              		.loc 1 268 32 view .LVU75
 262 00f8 0546     		mov	r5, r0
 263              	.LVL11:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 264              		.loc 1 271 9 is_stmt 1 view .LVU76
 265              	.L14:
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 266              		.loc 1 271 51 view .LVU77
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 267              		.loc 1 271 15 is_stmt 0 view .LVU78
 268 00fa 664B     		ldr	r3, .L98
 269 00fc 1B68     		ldr	r3, [r3]
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 270              		.loc 1 271 51 view .LVU79
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 12


 271 00fe 13F4003F 		tst	r3, #131072
 272 0102 C3D0     		beq	.L4
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 273              		.loc 1 273 11 is_stmt 1 view .LVU80
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 274              		.loc 1 273 26 is_stmt 0 view .LVU81
 275 0104 FFF7FEFF 		bl	HAL_GetTick
 276              	.LVL12:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 277              		.loc 1 273 29 view .LVU82
 278 0108 401B     		subs	r0, r0, r5
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 279              		.loc 1 273 11 view .LVU83
 280 010a 6428     		cmp	r0, #100
 281 010c F5D9     		bls	.L14
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 282              		.loc 1 275 20 view .LVU84
 283 010e 0320     		movs	r0, #3
 284 0110 66E1     		b	.L3
 285              	.LVL13:
 286              	.L88:
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 287              		.loc 1 290 70 view .LVU85
 288 0112 604B     		ldr	r3, .L98
 289 0114 5B68     		ldr	r3, [r3, #4]
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 290              		.loc 1 290 60 view .LVU86
 291 0116 13F4800F 		tst	r3, #4194304
 292 011a C6D1     		bne	.L18
 293              	.L17:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 294              		.loc 1 293 7 is_stmt 1 view .LVU87
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 295              		.loc 1 293 11 is_stmt 0 view .LVU88
 296 011c 5D4B     		ldr	r3, .L98
 297 011e 1B68     		ldr	r3, [r3]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 298              		.loc 1 293 57 view .LVU89
 299 0120 13F0020F 		tst	r3, #2
 300 0124 03D0     		beq	.L21
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 301              		.loc 1 293 80 discriminator 1 view .LVU90
 302 0126 E368     		ldr	r3, [r4, #12]
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 303              		.loc 1 293 57 discriminator 1 view .LVU91
 304 0128 012B     		cmp	r3, #1
 305 012a 40F05681 		bne	.L58
 306              	.L21:
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 307              		.loc 1 301 9 is_stmt 1 view .LVU92
 308 012e 594A     		ldr	r2, .L98
 309 0130 1368     		ldr	r3, [r2]
 310 0132 23F0F803 		bic	r3, r3, #248
 311 0136 2169     		ldr	r1, [r4, #16]
 312 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 313 013c 1360     		str	r3, [r2]
 314              	.L16:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 13


 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*------------------------------ LSI Configuration -------------------------*/
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 315              		.loc 1 347 3 view .LVU93
 316              		.loc 1 347 27 is_stmt 0 view .LVU94
 317 013e 2368     		ldr	r3, [r4]
 318              		.loc 1 347 3 view .LVU95
 319 0140 13F0080F 		tst	r3, #8
 320 0144 42D0     		beq	.L26
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the parameters */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 321              		.loc 1 350 5 is_stmt 1 view .LVU96
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the LSI State */
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 322              		.loc 1 353 5 view .LVU97
 323              		.loc 1 353 28 is_stmt 0 view .LVU98
 324 0146 6369     		ldr	r3, [r4, #20]
 325              		.loc 1 353 5 view .LVU99
 326 0148 6BB3     		cbz	r3, .L27
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Enable the Internal Low Speed oscillator (LSI). */
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       __HAL_RCC_LSI_ENABLE();
 327              		.loc 1 356 7 is_stmt 1 view .LVU100
 328 014a 534B     		ldr	r3, .L98+4
 329 014c 0122     		movs	r2, #1
 330 014e C3F8802E 		str	r2, [r3, #3712]
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Get Start Tick*/
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       tickstart = HAL_GetTick();
 331              		.loc 1 359 7 view .LVU101
 332              		.loc 1 359 30 is_stmt 0 view .LVU102
 333 0152 FFF7FEFF 		bl	HAL_GetTick
 334              	.LVL14:
 335 0156 0546     		mov	r5, r0
 336              	.LVL15:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Wait till LSI is ready */
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 337              		.loc 1 362 7 is_stmt 1 view .LVU103
 338              	.L28:
 339              		.loc 1 362 49 view .LVU104
 340              		.loc 1 362 13 is_stmt 0 view .LVU105
 341 0158 4E4B     		ldr	r3, .L98
 342 015a 5B6F     		ldr	r3, [r3, #116]
 343              		.loc 1 362 49 view .LVU106
 344 015c 13F0020F 		tst	r3, #2
 345 0160 34D1     		bne	.L26
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 346              		.loc 1 364 9 is_stmt 1 view .LVU107
 347              		.loc 1 364 24 is_stmt 0 view .LVU108
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 14


 348 0162 FFF7FEFF 		bl	HAL_GetTick
 349              	.LVL16:
 350              		.loc 1 364 27 view .LVU109
 351 0166 401B     		subs	r0, r0, r5
 352              		.loc 1 364 9 view .LVU110
 353 0168 0228     		cmp	r0, #2
 354 016a F5D9     		bls	.L28
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           return HAL_TIMEOUT;
 355              		.loc 1 366 18 view .LVU111
 356 016c 0320     		movs	r0, #3
 357 016e 37E1     		b	.L3
 358              	.LVL17:
 359              	.L19:
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 360              		.loc 1 310 9 is_stmt 1 view .LVU112
 361 0170 494B     		ldr	r3, .L98+4
 362 0172 0122     		movs	r2, #1
 363 0174 1A60     		str	r2, [r3]
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 364              		.loc 1 313 9 view .LVU113
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 365              		.loc 1 313 32 is_stmt 0 view .LVU114
 366 0176 FFF7FEFF 		bl	HAL_GetTick
 367              	.LVL18:
 368 017a 0546     		mov	r5, r0
 369              	.LVL19:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 370              		.loc 1 316 9 is_stmt 1 view .LVU115
 371              	.L22:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 372              		.loc 1 316 51 view .LVU116
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 373              		.loc 1 316 15 is_stmt 0 view .LVU117
 374 017c 454B     		ldr	r3, .L98
 375 017e 1B68     		ldr	r3, [r3]
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 376              		.loc 1 316 51 view .LVU118
 377 0180 13F0020F 		tst	r3, #2
 378 0184 06D1     		bne	.L89
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 379              		.loc 1 318 11 is_stmt 1 view .LVU119
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 380              		.loc 1 318 26 is_stmt 0 view .LVU120
 381 0186 FFF7FEFF 		bl	HAL_GetTick
 382              	.LVL20:
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 383              		.loc 1 318 29 view .LVU121
 384 018a 401B     		subs	r0, r0, r5
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 385              		.loc 1 318 11 view .LVU122
 386 018c 0228     		cmp	r0, #2
 387 018e F5D9     		bls	.L22
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 388              		.loc 1 320 20 view .LVU123
 389 0190 0320     		movs	r0, #3
 390 0192 25E1     		b	.L3
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 15


 391              	.L89:
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 392              		.loc 1 325 9 is_stmt 1 view .LVU124
 393 0194 3F4A     		ldr	r2, .L98
 394 0196 1368     		ldr	r3, [r2]
 395 0198 23F0F803 		bic	r3, r3, #248
 396 019c 2169     		ldr	r1, [r4, #16]
 397 019e 43EAC103 		orr	r3, r3, r1, lsl #3
 398 01a2 1360     		str	r3, [r2]
 399 01a4 CBE7     		b	.L16
 400              	.LVL21:
 401              	.L27:
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     else
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Disable the Internal Low Speed oscillator (LSI). */
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       __HAL_RCC_LSI_DISABLE();
 402              		.loc 1 373 7 view .LVU125
 403 01a6 3C4B     		ldr	r3, .L98+4
 404 01a8 0022     		movs	r2, #0
 405 01aa C3F8802E 		str	r2, [r3, #3712]
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Get Start Tick */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       tickstart = HAL_GetTick();
 406              		.loc 1 376 7 view .LVU126
 407              		.loc 1 376 30 is_stmt 0 view .LVU127
 408 01ae FFF7FEFF 		bl	HAL_GetTick
 409              	.LVL22:
 410 01b2 0546     		mov	r5, r0
 411              	.LVL23:
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Wait till LSI is ready */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 412              		.loc 1 379 7 is_stmt 1 view .LVU128
 413              	.L30:
 414              		.loc 1 379 49 view .LVU129
 415              		.loc 1 379 13 is_stmt 0 view .LVU130
 416 01b4 374B     		ldr	r3, .L98
 417 01b6 5B6F     		ldr	r3, [r3, #116]
 418              		.loc 1 379 49 view .LVU131
 419 01b8 13F0020F 		tst	r3, #2
 420 01bc 06D0     		beq	.L26
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 421              		.loc 1 381 9 is_stmt 1 view .LVU132
 422              		.loc 1 381 24 is_stmt 0 view .LVU133
 423 01be FFF7FEFF 		bl	HAL_GetTick
 424              	.LVL24:
 425              		.loc 1 381 27 view .LVU134
 426 01c2 401B     		subs	r0, r0, r5
 427              		.loc 1 381 9 view .LVU135
 428 01c4 0228     		cmp	r0, #2
 429 01c6 F5D9     		bls	.L30
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           return HAL_TIMEOUT;
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 16


 430              		.loc 1 383 18 view .LVU136
 431 01c8 0320     		movs	r0, #3
 432 01ca 09E1     		b	.L3
 433              	.LVL25:
 434              	.L26:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*------------------------------ LSE Configuration -------------------------*/
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 435              		.loc 1 389 3 is_stmt 1 view .LVU137
 436              	.LBB2:
 437              		.loc 1 389 27 is_stmt 0 view .LVU138
 438 01cc 2368     		ldr	r3, [r4]
 439              		.loc 1 389 3 view .LVU139
 440 01ce 13F0040F 		tst	r3, #4
 441 01d2 77D0     		beq	.L32
 442              	.LBB3:
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     FlagStatus       pwrclkchanged = RESET;
 443              		.loc 1 391 5 is_stmt 1 view .LVU140
 444              	.LVL26:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the parameters */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 445              		.loc 1 394 5 view .LVU141
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Update LSE configuration in Backup Domain control register    */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Requires to enable write access to Backup Domain of necessary */
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 446              		.loc 1 398 5 view .LVU142
 447              	.LBB4:
 448              		.loc 1 398 8 is_stmt 0 view .LVU143
 449 01d4 2F4B     		ldr	r3, .L98
 450 01d6 1B6C     		ldr	r3, [r3, #64]
 451              		.loc 1 398 5 view .LVU144
 452 01d8 13F0805F 		tst	r3, #268435456
 453 01dc 33D1     		bne	.L63
 454              	.LBB5:
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       __HAL_RCC_PWR_CLK_ENABLE();
 455              		.loc 1 400 7 is_stmt 1 view .LVU145
 456              	.LBB6:
 457              		.loc 1 400 7 view .LVU146
 458 01de 0023     		movs	r3, #0
 459 01e0 0193     		str	r3, [sp, #4]
 460              		.loc 1 400 7 view .LVU147
 461 01e2 2C4B     		ldr	r3, .L98
 462 01e4 1A6C     		ldr	r2, [r3, #64]
 463 01e6 42F08052 		orr	r2, r2, #268435456
 464 01ea 1A64     		str	r2, [r3, #64]
 465              		.loc 1 400 7 view .LVU148
 466 01ec 1B6C     		ldr	r3, [r3, #64]
 467 01ee 03F08053 		and	r3, r3, #268435456
 468 01f2 0193     		str	r3, [sp, #4]
 469              		.loc 1 400 7 view .LVU149
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 17


 470 01f4 019B     		ldr	r3, [sp, #4]
 471              	.LBE6:
 472              		.loc 1 400 7 view .LVU150
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       pwrclkchanged = SET;
 473              		.loc 1 401 7 view .LVU151
 474              	.LVL27:
 475              		.loc 1 401 21 is_stmt 0 view .LVU152
 476 01f6 0125     		movs	r5, #1
 477              	.LVL28:
 478              	.L33:
 479              		.loc 1 401 21 view .LVU153
 480              	.LBE5:
 481              	.LBE4:
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 482              		.loc 1 404 5 is_stmt 1 view .LVU154
 483              		.loc 1 404 8 is_stmt 0 view .LVU155
 484 01f8 284B     		ldr	r3, .L98+8
 485 01fa 1B68     		ldr	r3, [r3]
 486              		.loc 1 404 5 view .LVU156
 487 01fc 13F4807F 		tst	r3, #256
 488 0200 23D0     		beq	.L90
 489              	.L34:
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Enable write access to Backup domain */
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Wait for Backup domain Write protection disable */
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       tickstart = HAL_GetTick();
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           return HAL_TIMEOUT;
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Set the new LSE configuration -----------------------------------------*/
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 490              		.loc 1 422 5 is_stmt 1 view .LVU157
 491              		.loc 1 422 5 view .LVU158
 492 0202 A368     		ldr	r3, [r4, #8]
 493 0204 012B     		cmp	r3, #1
 494 0206 34D0     		beq	.L91
 495              		.loc 1 422 5 discriminator 2 view .LVU159
 496 0208 052B     		cmp	r3, #5
 497 020a 38D0     		beq	.L92
 498              		.loc 1 422 5 discriminator 5 view .LVU160
 499 020c 214B     		ldr	r3, .L98
 500 020e 1A6F     		ldr	r2, [r3, #112]
 501 0210 22F00102 		bic	r2, r2, #1
 502 0214 1A67     		str	r2, [r3, #112]
 503              		.loc 1 422 5 discriminator 5 view .LVU161
 504 0216 1A6F     		ldr	r2, [r3, #112]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 18


 505 0218 22F00402 		bic	r2, r2, #4
 506 021c 1A67     		str	r2, [r3, #112]
 507              	.L38:
 508              		.loc 1 422 5 discriminator 7 view .LVU162
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the LSE State */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 509              		.loc 1 424 5 discriminator 7 view .LVU163
 510              		.loc 1 424 28 is_stmt 0 discriminator 7 view .LVU164
 511 021e A368     		ldr	r3, [r4, #8]
 512              		.loc 1 424 5 discriminator 7 view .LVU165
 513 0220 002B     		cmp	r3, #0
 514 0222 3DD0     		beq	.L40
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Get Start Tick*/
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       tickstart = HAL_GetTick();
 515              		.loc 1 427 7 is_stmt 1 view .LVU166
 516              		.loc 1 427 30 is_stmt 0 view .LVU167
 517 0224 FFF7FEFF 		bl	HAL_GetTick
 518              	.LVL29:
 519 0228 0646     		mov	r6, r0
 520              	.LVL30:
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Wait till LSE is ready */
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 521              		.loc 1 430 7 is_stmt 1 view .LVU168
 522              	.L41:
 523              		.loc 1 430 49 view .LVU169
 524              		.loc 1 430 13 is_stmt 0 view .LVU170
 525 022a 1A4B     		ldr	r3, .L98
 526 022c 1B6F     		ldr	r3, [r3, #112]
 527              		.loc 1 430 49 view .LVU171
 528 022e 13F0020F 		tst	r3, #2
 529 0232 46D1     		bne	.L43
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 530              		.loc 1 432 9 is_stmt 1 view .LVU172
 531              		.loc 1 432 24 is_stmt 0 view .LVU173
 532 0234 FFF7FEFF 		bl	HAL_GetTick
 533              	.LVL31:
 534              		.loc 1 432 27 view .LVU174
 535 0238 801B     		subs	r0, r0, r6
 536              		.loc 1 432 9 view .LVU175
 537 023a 41F28833 		movw	r3, #5000
 538 023e 9842     		cmp	r0, r3
 539 0240 F3D9     		bls	.L41
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           return HAL_TIMEOUT;
 540              		.loc 1 434 18 view .LVU176
 541 0242 0320     		movs	r0, #3
 542 0244 CCE0     		b	.L3
 543              	.LVL32:
 544              	.L63:
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 545              		.loc 1 391 22 view .LVU177
 546 0246 0025     		movs	r5, #0
 547 0248 D6E7     		b	.L33
 548              	.LVL33:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 19


 549              	.L90:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 550              		.loc 1 407 7 is_stmt 1 view .LVU178
 551 024a 144A     		ldr	r2, .L98+8
 552 024c 1368     		ldr	r3, [r2]
 553 024e 43F48073 		orr	r3, r3, #256
 554 0252 1360     		str	r3, [r2]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 555              		.loc 1 410 7 view .LVU179
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 556              		.loc 1 410 30 is_stmt 0 view .LVU180
 557 0254 FFF7FEFF 		bl	HAL_GetTick
 558              	.LVL34:
 559 0258 0646     		mov	r6, r0
 560              	.LVL35:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 561              		.loc 1 412 7 is_stmt 1 view .LVU181
 562              	.L35:
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 563              		.loc 1 412 13 view .LVU182
 564 025a 104B     		ldr	r3, .L98+8
 565 025c 1B68     		ldr	r3, [r3]
 566 025e 13F4807F 		tst	r3, #256
 567 0262 CED1     		bne	.L34
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 568              		.loc 1 414 9 view .LVU183
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 569              		.loc 1 414 24 is_stmt 0 view .LVU184
 570 0264 FFF7FEFF 		bl	HAL_GetTick
 571              	.LVL36:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 572              		.loc 1 414 27 view .LVU185
 573 0268 801B     		subs	r0, r0, r6
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 574              		.loc 1 414 9 view .LVU186
 575 026a 0228     		cmp	r0, #2
 576 026c F5D9     		bls	.L35
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 577              		.loc 1 416 18 view .LVU187
 578 026e 0320     		movs	r0, #3
 579 0270 B6E0     		b	.L3
 580              	.LVL37:
 581              	.L91:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the LSE State */
 582              		.loc 1 422 5 is_stmt 1 discriminator 1 view .LVU188
 583 0272 084A     		ldr	r2, .L98
 584 0274 136F     		ldr	r3, [r2, #112]
 585 0276 43F00103 		orr	r3, r3, #1
 586 027a 1367     		str	r3, [r2, #112]
 587 027c CFE7     		b	.L38
 588              	.L92:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the LSE State */
 589              		.loc 1 422 5 discriminator 4 view .LVU189
 590 027e 054B     		ldr	r3, .L98
 591 0280 1A6F     		ldr	r2, [r3, #112]
 592 0282 42F00402 		orr	r2, r2, #4
 593 0286 1A67     		str	r2, [r3, #112]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 20


 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check the LSE State */
 594              		.loc 1 422 5 discriminator 4 view .LVU190
 595 0288 1A6F     		ldr	r2, [r3, #112]
 596 028a 42F00102 		orr	r2, r2, #1
 597 028e 1A67     		str	r2, [r3, #112]
 598 0290 C5E7     		b	.L38
 599              	.L99:
 600 0292 00BF     		.align	2
 601              	.L98:
 602 0294 00380240 		.word	1073887232
 603 0298 00004742 		.word	1111949312
 604 029c 00700040 		.word	1073770496
 605              	.L40:
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     else
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Get Start Tick */
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       tickstart = HAL_GetTick();
 606              		.loc 1 441 7 view .LVU191
 607              		.loc 1 441 30 is_stmt 0 view .LVU192
 608 02a0 FFF7FEFF 		bl	HAL_GetTick
 609              	.LVL38:
 610 02a4 0646     		mov	r6, r0
 611              	.LVL39:
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Wait till LSE is ready */
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 612              		.loc 1 444 7 is_stmt 1 view .LVU193
 613              	.L44:
 614              		.loc 1 444 49 view .LVU194
 615              		.loc 1 444 13 is_stmt 0 view .LVU195
 616 02a6 564B     		ldr	r3, .L100
 617 02a8 1B6F     		ldr	r3, [r3, #112]
 618              		.loc 1 444 49 view .LVU196
 619 02aa 13F0020F 		tst	r3, #2
 620 02ae 08D0     		beq	.L43
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 621              		.loc 1 446 9 is_stmt 1 view .LVU197
 622              		.loc 1 446 24 is_stmt 0 view .LVU198
 623 02b0 FFF7FEFF 		bl	HAL_GetTick
 624              	.LVL40:
 625              		.loc 1 446 27 view .LVU199
 626 02b4 801B     		subs	r0, r0, r6
 627              		.loc 1 446 9 view .LVU200
 628 02b6 41F28833 		movw	r3, #5000
 629 02ba 9842     		cmp	r0, r3
 630 02bc F3D9     		bls	.L44
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           return HAL_TIMEOUT;
 631              		.loc 1 448 18 view .LVU201
 632 02be 0320     		movs	r0, #3
 633 02c0 8EE0     		b	.L3
 634              	.L43:
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 21


 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Restore clock configuration if changed */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(pwrclkchanged == SET)
 635              		.loc 1 454 5 is_stmt 1 view .LVU202
 636 02c2 EDB9     		cbnz	r5, .L93
 637              	.LVL41:
 638              	.L32:
 639              		.loc 1 454 5 is_stmt 0 view .LVU203
 640              	.LBE3:
 641              	.LBE2:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       __HAL_RCC_PWR_CLK_DISABLE();
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*-------------------------------- PLL Configuration -----------------------*/
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check the parameters */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 642              		.loc 1 461 3 is_stmt 1 view .LVU204
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 643              		.loc 1 462 3 view .LVU205
 644              		.loc 1 462 31 is_stmt 0 view .LVU206
 645 02c4 A369     		ldr	r3, [r4, #24]
 646              		.loc 1 462 3 view .LVU207
 647 02c6 002B     		cmp	r3, #0
 648 02c8 00F08980 		beq	.L67
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check if the PLL is used as system clock or not */
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 649              		.loc 1 465 5 is_stmt 1 view .LVU208
 650              		.loc 1 465 8 is_stmt 0 view .LVU209
 651 02cc 4C4A     		ldr	r2, .L100
 652 02ce 9268     		ldr	r2, [r2, #8]
 653 02d0 02F00C02 		and	r2, r2, #12
 654              		.loc 1 465 5 view .LVU210
 655 02d4 082A     		cmp	r2, #8
 656 02d6 51D0     		beq	.L46
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 657              		.loc 1 467 7 is_stmt 1 view .LVU211
 658 02d8 022B     		cmp	r3, #2
 659 02da 17D0     		beq	.L94
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Check the parameters */
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Disable the main PLL. */
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         __HAL_RCC_PLL_DISABLE();
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Get Start Tick */
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         tickstart = HAL_GetTick();
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 22


 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Wait till PLL is ready */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             return HAL_TIMEOUT;
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Configure the main PLL clock source, multiplication and division factors. */
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Enable the main PLL. */
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         __HAL_RCC_PLL_ENABLE();
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Get Start Tick */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         tickstart = HAL_GetTick();
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Wait till PLL is ready */
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             return HAL_TIMEOUT;
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       else
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Disable the main PLL. */
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         __HAL_RCC_PLL_DISABLE();
 660              		.loc 1 515 9 view .LVU212
 661 02dc 494B     		ldr	r3, .L100+4
 662 02de 0022     		movs	r2, #0
 663 02e0 1A66     		str	r2, [r3, #96]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Get Start Tick */
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         tickstart = HAL_GetTick();
 664              		.loc 1 518 9 view .LVU213
 665              		.loc 1 518 32 is_stmt 0 view .LVU214
 666 02e2 FFF7FEFF 		bl	HAL_GetTick
 667              	.LVL42:
 668 02e6 0446     		mov	r4, r0
 669              	.LVL43:
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Wait till PLL is ready */
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 670              		.loc 1 521 9 is_stmt 1 view .LVU215
 671              	.L52:
 672              		.loc 1 521 51 view .LVU216
 673              		.loc 1 521 15 is_stmt 0 view .LVU217
 674 02e8 454B     		ldr	r3, .L100
 675 02ea 1B68     		ldr	r3, [r3]
 676              		.loc 1 521 51 view .LVU218
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 23


 677 02ec 13F0007F 		tst	r3, #33554432
 678 02f0 42D0     		beq	.L95
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 679              		.loc 1 523 11 is_stmt 1 view .LVU219
 680              		.loc 1 523 26 is_stmt 0 view .LVU220
 681 02f2 FFF7FEFF 		bl	HAL_GetTick
 682              	.LVL44:
 683              		.loc 1 523 29 view .LVU221
 684 02f6 001B     		subs	r0, r0, r4
 685              		.loc 1 523 11 view .LVU222
 686 02f8 0228     		cmp	r0, #2
 687 02fa F5D9     		bls	.L52
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             return HAL_TIMEOUT;
 688              		.loc 1 525 20 view .LVU223
 689 02fc 0320     		movs	r0, #3
 690 02fe 6FE0     		b	.L3
 691              	.LVL45:
 692              	.L93:
 693              	.LBB8:
 694              	.LBB7:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 695              		.loc 1 456 7 is_stmt 1 view .LVU224
 696 0300 3F4A     		ldr	r2, .L100
 697 0302 136C     		ldr	r3, [r2, #64]
 698 0304 23F08053 		bic	r3, r3, #268435456
 699 0308 1364     		str	r3, [r2, #64]
 700 030a DBE7     		b	.L32
 701              	.LVL46:
 702              	.L94:
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 703              		.loc 1 456 7 is_stmt 0 view .LVU225
 704              	.LBE7:
 705              	.LBE8:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 706              		.loc 1 470 9 is_stmt 1 view .LVU226
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 707              		.loc 1 471 9 view .LVU227
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 708              		.loc 1 472 9 view .LVU228
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 709              		.loc 1 473 9 view .LVU229
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 710              		.loc 1 474 9 view .LVU230
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 711              		.loc 1 477 9 view .LVU231
 712 030c 3D4B     		ldr	r3, .L100+4
 713 030e 0022     		movs	r2, #0
 714 0310 1A66     		str	r2, [r3, #96]
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 715              		.loc 1 480 9 view .LVU232
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 716              		.loc 1 480 32 is_stmt 0 view .LVU233
 717 0312 FFF7FEFF 		bl	HAL_GetTick
 718              	.LVL47:
 719 0316 0546     		mov	r5, r0
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 24


 720              	.LVL48:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 721              		.loc 1 483 9 is_stmt 1 view .LVU234
 722              	.L48:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 723              		.loc 1 483 51 view .LVU235
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 724              		.loc 1 483 15 is_stmt 0 view .LVU236
 725 0318 394B     		ldr	r3, .L100
 726 031a 1B68     		ldr	r3, [r3]
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 727              		.loc 1 483 51 view .LVU237
 728 031c 13F0007F 		tst	r3, #33554432
 729 0320 06D0     		beq	.L96
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 730              		.loc 1 485 11 is_stmt 1 view .LVU238
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 731              		.loc 1 485 26 is_stmt 0 view .LVU239
 732 0322 FFF7FEFF 		bl	HAL_GetTick
 733              	.LVL49:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 734              		.loc 1 485 29 view .LVU240
 735 0326 401B     		subs	r0, r0, r5
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 736              		.loc 1 485 11 view .LVU241
 737 0328 0228     		cmp	r0, #2
 738 032a F5D9     		bls	.L48
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 739              		.loc 1 487 20 view .LVU242
 740 032c 0320     		movs	r0, #3
 741 032e 57E0     		b	.L3
 742              	.L96:
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 743              		.loc 1 492 9 is_stmt 1 view .LVU243
 744 0330 E369     		ldr	r3, [r4, #28]
 745 0332 226A     		ldr	r2, [r4, #32]
 746 0334 1343     		orrs	r3, r3, r2
 747 0336 626A     		ldr	r2, [r4, #36]
 748 0338 43EA8213 		orr	r3, r3, r2, lsl #6
 749 033c A26A     		ldr	r2, [r4, #40]
 750 033e 5208     		lsrs	r2, r2, #1
 751 0340 013A     		subs	r2, r2, #1
 752 0342 43EA0243 		orr	r3, r3, r2, lsl #16
 753 0346 E26A     		ldr	r2, [r4, #44]
 754 0348 43EA0263 		orr	r3, r3, r2, lsl #24
 755 034c 2C4A     		ldr	r2, .L100
 756 034e 5360     		str	r3, [r2, #4]
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 757              		.loc 1 498 9 view .LVU244
 758 0350 2C4B     		ldr	r3, .L100+4
 759 0352 0122     		movs	r2, #1
 760 0354 1A66     		str	r2, [r3, #96]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 761              		.loc 1 501 9 view .LVU245
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 762              		.loc 1 501 32 is_stmt 0 view .LVU246
 763 0356 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 25


 764              	.LVL50:
 765 035a 0446     		mov	r4, r0
 766              	.LVL51:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 767              		.loc 1 504 9 is_stmt 1 view .LVU247
 768              	.L50:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 769              		.loc 1 504 51 view .LVU248
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 770              		.loc 1 504 15 is_stmt 0 view .LVU249
 771 035c 284B     		ldr	r3, .L100
 772 035e 1B68     		ldr	r3, [r3]
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 773              		.loc 1 504 51 view .LVU250
 774 0360 13F0007F 		tst	r3, #33554432
 775 0364 06D1     		bne	.L97
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 776              		.loc 1 506 11 is_stmt 1 view .LVU251
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 777              		.loc 1 506 26 is_stmt 0 view .LVU252
 778 0366 FFF7FEFF 		bl	HAL_GetTick
 779              	.LVL52:
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 780              		.loc 1 506 29 view .LVU253
 781 036a 001B     		subs	r0, r0, r4
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           {
 782              		.loc 1 506 11 view .LVU254
 783 036c 0228     		cmp	r0, #2
 784 036e F5D9     		bls	.L50
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 785              		.loc 1 508 20 view .LVU255
 786 0370 0320     		movs	r0, #3
 787 0372 35E0     		b	.L3
 788              	.L97:
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           }
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     else
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Check if there is a request to disable the PLL used as System clock source */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         return HAL_ERROR;
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       else
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         pll_config = RCC->PLLCFGR;
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #if defined (RCC_PLLCFGR_PLLR)
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 26


 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #else
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #endif
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         {
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****           return HAL_ERROR;
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   return HAL_OK;
 789              		.loc 1 563 10 view .LVU256
 790 0374 0020     		movs	r0, #0
 791 0376 33E0     		b	.L3
 792              	.L95:
 793              		.loc 1 563 10 view .LVU257
 794 0378 0020     		movs	r0, #0
 795 037a 31E0     		b	.L3
 796              	.LVL53:
 797              	.L46:
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 798              		.loc 1 533 7 is_stmt 1 view .LVU258
 799 037c 012B     		cmp	r3, #1
 800 037e 31D0     		beq	.L71
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #if defined (RCC_PLLCFGR_PLLR)
 801              		.loc 1 540 9 view .LVU259
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #if defined (RCC_PLLCFGR_PLLR)
 802              		.loc 1 540 20 is_stmt 0 view .LVU260
 803 0380 1F4B     		ldr	r3, .L100
 804 0382 5B68     		ldr	r3, [r3, #4]
 805              	.LVL54:
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 806              		.loc 1 542 9 is_stmt 1 view .LVU261
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 807              		.loc 1 543 14 is_stmt 0 view .LVU262
 808 0384 03F48001 		and	r1, r3, #4194304
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 809              		.loc 1 543 81 view .LVU263
 810 0388 E269     		ldr	r2, [r4, #28]
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 811              		.loc 1 542 64 view .LVU264
 812 038a 9142     		cmp	r1, r2
 813 038c 2CD1     		bne	.L72
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 814              		.loc 1 544 14 view .LVU265
 815 038e 03F03F02 		and	r2, r3, #63
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 816              		.loc 1 544 80 view .LVU266
 817 0392 216A     		ldr	r1, [r4, #32]
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 818              		.loc 1 543 92 view .LVU267
 819 0394 8A42     		cmp	r2, r1
 820 0396 29D1     		bne	.L73
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 27


 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 821              		.loc 1 545 80 view .LVU268
 822 0398 616A     		ldr	r1, [r4, #36]
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 823              		.loc 1 544 111 view .LVU269
 824 039a 47F6C072 		movw	r2, #32704
 825 039e 1A40     		ands	r2, r2, r3
 826 03a0 B2EB811F 		cmp	r2, r1, lsl #6
 827 03a4 24D1     		bne	.L74
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 828              		.loc 1 546 14 view .LVU270
 829 03a6 03F44031 		and	r1, r3, #196608
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 830              		.loc 1 546 82 view .LVU271
 831 03aa A26A     		ldr	r2, [r4, #40]
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 832              		.loc 1 546 87 view .LVU272
 833 03ac 5208     		lsrs	r2, r2, #1
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 834              		.loc 1 546 94 view .LVU273
 835 03ae 013A     		subs	r2, r2, #1
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 836              		.loc 1 545 111 view .LVU274
 837 03b0 B1EB024F 		cmp	r1, r2, lsl #16
 838 03b4 1ED1     		bne	.L75
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 839              		.loc 1 547 14 view .LVU275
 840 03b6 03F07062 		and	r2, r3, #251658240
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 841              		.loc 1 547 80 view .LVU276
 842 03ba E16A     		ldr	r1, [r4, #44]
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 843              		.loc 1 546 126 view .LVU277
 844 03bc B2EB016F 		cmp	r2, r1, lsl #24
 845 03c0 1AD1     		bne	.L76
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #else
 846              		.loc 1 548 14 view .LVU278
 847 03c2 03F0E043 		and	r3, r3, #1879048192
 848              	.LVL55:
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #else
 849              		.loc 1 548 80 view .LVU279
 850 03c6 226B     		ldr	r2, [r4, #48]
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 851              		.loc 1 547 111 view .LVU280
 852 03c8 B3EB027F 		cmp	r3, r2, lsl #28
 853 03cc 16D1     		bne	.L77
 854              		.loc 1 563 10 view .LVU281
 855 03ce 0020     		movs	r0, #0
 856 03d0 06E0     		b	.L3
 857              	.LVL56:
 858              	.L54:
 859              	.LCFI2:
 860              		.cfi_def_cfa_offset 0
 861              		.cfi_restore 4
 862              		.cfi_restore 5
 863              		.cfi_restore 6
 864              		.cfi_restore 14
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 28


 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 865              		.loc 1 226 12 view .LVU282
 866 03d2 0120     		movs	r0, #1
 867              	.LVL57:
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 868              		.loc 1 564 1 view .LVU283
 869 03d4 7047     		bx	lr
 870              	.LVL58:
 871              	.L87:
 872              	.LCFI3:
 873              		.cfi_def_cfa_offset 24
 874              		.cfi_offset 4, -16
 875              		.cfi_offset 5, -12
 876              		.cfi_offset 6, -8
 877              		.cfi_offset 14, -4
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 878              		.loc 1 242 16 view .LVU284
 879 03d6 0120     		movs	r0, #1
 880              	.LVL59:
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 881              		.loc 1 242 16 view .LVU285
 882 03d8 02E0     		b	.L3
 883              	.L58:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 884              		.loc 1 295 16 view .LVU286
 885 03da 0120     		movs	r0, #1
 886 03dc 00E0     		b	.L3
 887              	.L67:
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 888              		.loc 1 563 10 view .LVU287
 889 03de 0020     		movs	r0, #0
 890              	.LVL60:
 891              	.L3:
 892              		.loc 1 564 1 view .LVU288
 893 03e0 02B0     		add	sp, sp, #8
 894              	.LCFI4:
 895              		.cfi_remember_state
 896              		.cfi_def_cfa_offset 16
 897              		@ sp needed
 898 03e2 70BD     		pop	{r4, r5, r6, pc}
 899              	.LVL61:
 900              	.L71:
 901              	.LCFI5:
 902              		.cfi_restore_state
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 903              		.loc 1 535 16 view .LVU289
 904 03e4 0120     		movs	r0, #1
 905 03e6 FBE7     		b	.L3
 906              	.LVL62:
 907              	.L72:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 908              		.loc 1 558 18 view .LVU290
 909 03e8 0120     		movs	r0, #1
 910 03ea F9E7     		b	.L3
 911              	.L73:
 912 03ec 0120     		movs	r0, #1
 913 03ee F7E7     		b	.L3
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 29


 914              	.L74:
 915 03f0 0120     		movs	r0, #1
 916 03f2 F5E7     		b	.L3
 917              	.L75:
 918 03f4 0120     		movs	r0, #1
 919 03f6 F3E7     		b	.L3
 920              	.L76:
 921 03f8 0120     		movs	r0, #1
 922 03fa F1E7     		b	.L3
 923              	.LVL63:
 924              	.L77:
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         }
 925              		.loc 1 558 18 view .LVU291
 926 03fc 0120     		movs	r0, #1
 927 03fe EFE7     		b	.L3
 928              	.L101:
 929              		.align	2
 930              	.L100:
 931 0400 00380240 		.word	1073887232
 932 0404 00004742 		.word	1111949312
 933              		.cfi_endproc
 934              	.LFE236:
 935              		.fnend
 937              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 938              		.align	1
 939              		.global	HAL_RCC_MCOConfig
 940              		.syntax unified
 941              		.thumb
 942              		.thumb_func
 944              	HAL_RCC_MCOConfig:
 945              		.fnstart
 946              	.LVL64:
 947              	.LFB238:
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         parameters in the RCC_ClkInitStruct.
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         contains the configuration information for the RCC peripheral.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         of failure of the HSE used directly or indirectly as system clock
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         (if the Clock Security System CSS is enabled).
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   A switch from one clock source to another occurs only if the target
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         If a clock source which is not yet ready is selected, the switch will
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         occur when the clock source will be ready.
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   Depending on the device voltage range, the software has to set correctly
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         (for more details refer to section above "Initialization/de-initialization functions")
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 30


 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   uint32_t tickstart;
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check Null pointer */
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(RCC_ClkInitStruct == NULL)
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     return HAL_ERROR;
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check the parameters */
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   assert_param(IS_FLASH_LATENCY(FLatency));
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     must be correctly programmed according to the frequency of the CPU clock
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     (HCLK) and the supply voltage of the device. */
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Increasing the number of wait states because of higher CPU frequency */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __HAL_FLASH_SET_LATENCY(FLatency);
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check that the new number of wait states is taken into account to access the Flash
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     memory by reading the FLASH_ACR register */
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       return HAL_ERROR;
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*-------------------------- HCLK Configuration --------------------------*/
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****        a non-spec phase whatever we decrease or increase HCLK. */
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 31


 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* HSE is selected as System Clock Source */
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Check the HSE ready flag */
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         return HAL_ERROR;
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* PLL is selected as System Clock Source */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Check the PLL ready flag */
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         return HAL_ERROR;
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* HSI is selected as System Clock Source */
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     else
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* Check the HSI ready flag */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         return HAL_ERROR;
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Get Start Tick */
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     tickstart = HAL_GetTick();
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         return HAL_TIMEOUT;
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Decreasing the number of wait states because of lower CPU frequency */
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __HAL_FLASH_SET_LATENCY(FLatency);
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Check that the new number of wait states is taken into account to access the Flash
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     memory by reading the FLASH_ACR register */
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       return HAL_ERROR;
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 32


 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Update the SystemCoreClock global variable */
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Configure the source of time base considering new system clocks settings */
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   HAL_InitTick (uwTickPrio);
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   return HAL_OK;
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @}
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  *  @brief   RCC clocks control functions
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  *
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** @verbatim
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  ===============================================================================
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****                       ##### Peripheral Control functions #####
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     [..]
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     This subsection provides a set of functions allowing to control the RCC Clocks
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     frequencies.
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** @endverbatim
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @{
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   PA8/PC9 should be configured in alternate function mode.
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *          This parameter can be one of the following values:
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  RCC_MCOSource specifies the clock source to output.
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *          This parameter can be one of the following values:
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 33


 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *          This parameter can be one of the following values:
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 948              		.loc 1 776 1 is_stmt 1 view -0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 32
 951              		@ frame_needed = 0, uses_anonymous_args = 0
 952              		.loc 1 776 1 is_stmt 0 view .LVU293
 953 0000 70B5     		push	{r4, r5, r6, lr}
 954              		.save {r4, r5, r6, lr}
 955              	.LCFI6:
 956              		.cfi_def_cfa_offset 16
 957              		.cfi_offset 4, -16
 958              		.cfi_offset 5, -12
 959              		.cfi_offset 6, -8
 960              		.cfi_offset 14, -4
 961              		.pad #32
 962 0002 88B0     		sub	sp, sp, #32
 963              	.LCFI7:
 964              		.cfi_def_cfa_offset 48
 965 0004 0C46     		mov	r4, r1
 966 0006 1546     		mov	r5, r2
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   GPIO_InitTypeDef GPIO_InitStruct;
 967              		.loc 1 777 3 is_stmt 1 view .LVU294
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check the parameters */
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 968              		.loc 1 779 3 view .LVU295
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 969              		.loc 1 780 3 view .LVU296
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* RCC_MCO1 */
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(RCC_MCOx == RCC_MCO1)
 970              		.loc 1 782 3 view .LVU297
 971              	.LBB9:
 972 0008 00BB     		cbnz	r0, .L103
 973              	.LBB10:
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 974              		.loc 1 784 5 view .LVU298
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* MCO1 Clock Enable */
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __MCO1_CLK_ENABLE();
 975              		.loc 1 787 5 view .LVU299
 976              	.LBB11:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 34


 977              		.loc 1 787 5 view .LVU300
 978 000a 0023     		movs	r3, #0
 979 000c 0193     		str	r3, [sp, #4]
 980              		.loc 1 787 5 view .LVU301
 981 000e 204E     		ldr	r6, .L106
 982 0010 326B     		ldr	r2, [r6, #48]
 983              	.LVL65:
 984              		.loc 1 787 5 is_stmt 0 view .LVU302
 985 0012 42F00102 		orr	r2, r2, #1
 986 0016 3263     		str	r2, [r6, #48]
 987              		.loc 1 787 5 is_stmt 1 view .LVU303
 988 0018 326B     		ldr	r2, [r6, #48]
 989 001a 02F00102 		and	r2, r2, #1
 990 001e 0192     		str	r2, [sp, #4]
 991              		.loc 1 787 5 view .LVU304
 992 0020 019A     		ldr	r2, [sp, #4]
 993              	.LBE11:
 994              		.loc 1 787 5 view .LVU305
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Configure the MCO1 pin in alternate function mode */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Pin = MCO1_PIN;
 995              		.loc 1 790 5 view .LVU306
 996              		.loc 1 790 25 is_stmt 0 view .LVU307
 997 0022 4FF48072 		mov	r2, #256
 998 0026 0392     		str	r2, [sp, #12]
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 999              		.loc 1 791 5 is_stmt 1 view .LVU308
 1000              		.loc 1 791 26 is_stmt 0 view .LVU309
 1001 0028 0222     		movs	r2, #2
 1002 002a 0492     		str	r2, [sp, #16]
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1003              		.loc 1 792 5 is_stmt 1 view .LVU310
 1004              		.loc 1 792 27 is_stmt 0 view .LVU311
 1005 002c 0322     		movs	r2, #3
 1006 002e 0692     		str	r2, [sp, #24]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1007              		.loc 1 793 5 is_stmt 1 view .LVU312
 1008              		.loc 1 793 26 is_stmt 0 view .LVU313
 1009 0030 0593     		str	r3, [sp, #20]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1010              		.loc 1 794 5 is_stmt 1 view .LVU314
 1011              		.loc 1 794 31 is_stmt 0 view .LVU315
 1012 0032 0793     		str	r3, [sp, #28]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1013              		.loc 1 795 5 is_stmt 1 view .LVU316
 1014              		.loc 1 795 18 is_stmt 0 view .LVU317
 1015 0034 03A9     		add	r1, sp, #12
 1016              	.LVL66:
 1017              		.loc 1 795 18 view .LVU318
 1018 0036 1748     		ldr	r0, .L106+4
 1019              	.LVL67:
 1020              		.loc 1 795 18 view .LVU319
 1021 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 1022              	.LVL68:
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 35


 1023              		.loc 1 798 5 is_stmt 1 view .LVU320
 1024 003c B368     		ldr	r3, [r6, #8]
 1025 003e 23F0EC63 		bic	r3, r3, #123731968
 1026 0042 2543     		orrs	r5, r5, r4
 1027              	.LVL69:
 1028              		.loc 1 798 5 is_stmt 0 view .LVU321
 1029 0044 1D43     		orrs	r5, r5, r3
 1030 0046 B560     		str	r5, [r6, #8]
 1031              	.LVL70:
 1032              	.L102:
 1033              		.loc 1 798 5 view .LVU322
 1034              	.LBE10:
 1035              	.LBE9:
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #if defined(RCC_CFGR_MCO1EN)
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __HAL_RCC_MCO1_ENABLE();
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #endif /* RCC_CFGR_MCO1EN */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #if defined(RCC_CFGR_MCO2)
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* MCO2 Clock Enable */
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __MCO2_CLK_ENABLE();
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Configure the MCO2 pin in alternate function mode */
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Pin = MCO2_PIN;
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #if defined(RCC_CFGR_MCO2EN)
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __HAL_RCC_MCO2_ENABLE();
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #endif /* RCC_CFGR_MCO2EN */
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** #endif /* RCC_CFGR_MCO2 */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1036              		.loc 1 830 1 view .LVU323
 1037 0048 08B0     		add	sp, sp, #32
 1038              	.LCFI8:
 1039              		.cfi_remember_state
 1040              		.cfi_def_cfa_offset 16
 1041              		@ sp needed
 1042 004a 70BD     		pop	{r4, r5, r6, pc}
 1043              	.LVL71:
 1044              	.L103:
 1045              	.LCFI9:
 1046              		.cfi_restore_state
 1047              	.LBB14:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 36


 1048              	.LBB12:
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1049              		.loc 1 808 5 is_stmt 1 view .LVU324
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1050              		.loc 1 811 5 view .LVU325
 1051              	.LBB13:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1052              		.loc 1 811 5 view .LVU326
 1053 004c 0023     		movs	r3, #0
 1054 004e 0293     		str	r3, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1055              		.loc 1 811 5 view .LVU327
 1056 0050 0F4E     		ldr	r6, .L106
 1057 0052 326B     		ldr	r2, [r6, #48]
 1058              	.LVL72:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1059              		.loc 1 811 5 is_stmt 0 view .LVU328
 1060 0054 42F00402 		orr	r2, r2, #4
 1061 0058 3263     		str	r2, [r6, #48]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1062              		.loc 1 811 5 is_stmt 1 view .LVU329
 1063 005a 326B     		ldr	r2, [r6, #48]
 1064 005c 02F00402 		and	r2, r2, #4
 1065 0060 0292     		str	r2, [sp, #8]
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1066              		.loc 1 811 5 view .LVU330
 1067 0062 029A     		ldr	r2, [sp, #8]
 1068              	.LBE13:
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1069              		.loc 1 811 5 view .LVU331
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1070              		.loc 1 814 5 view .LVU332
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1071              		.loc 1 814 25 is_stmt 0 view .LVU333
 1072 0064 4FF40072 		mov	r2, #512
 1073 0068 0392     		str	r2, [sp, #12]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1074              		.loc 1 815 5 is_stmt 1 view .LVU334
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1075              		.loc 1 815 26 is_stmt 0 view .LVU335
 1076 006a 0222     		movs	r2, #2
 1077 006c 0492     		str	r2, [sp, #16]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1078              		.loc 1 816 5 is_stmt 1 view .LVU336
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1079              		.loc 1 816 27 is_stmt 0 view .LVU337
 1080 006e 0322     		movs	r2, #3
 1081 0070 0692     		str	r2, [sp, #24]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1082              		.loc 1 817 5 is_stmt 1 view .LVU338
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1083              		.loc 1 817 26 is_stmt 0 view .LVU339
 1084 0072 0593     		str	r3, [sp, #20]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1085              		.loc 1 818 5 is_stmt 1 view .LVU340
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1086              		.loc 1 818 31 is_stmt 0 view .LVU341
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 37


 1087 0074 0793     		str	r3, [sp, #28]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1088              		.loc 1 819 5 is_stmt 1 view .LVU342
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1089              		.loc 1 819 18 is_stmt 0 view .LVU343
 1090 0076 03A9     		add	r1, sp, #12
 1091              	.LVL73:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1092              		.loc 1 819 18 view .LVU344
 1093 0078 0748     		ldr	r0, .L106+8
 1094              	.LVL74:
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1095              		.loc 1 819 18 view .LVU345
 1096 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1097              	.LVL75:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1098              		.loc 1 822 5 is_stmt 1 view .LVU346
 1099 007e B368     		ldr	r3, [r6, #8]
 1100 0080 23F07843 		bic	r3, r3, #-134217728
 1101 0084 44EAC504 		orr	r4, r4, r5, lsl #3
 1102              	.LVL76:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1103              		.loc 1 822 5 is_stmt 0 view .LVU347
 1104 0088 1C43     		orrs	r4, r4, r3
 1105 008a B460     		str	r4, [r6, #8]
 1106              	.LBE12:
 1107              	.LBE14:
 1108              		.loc 1 830 1 view .LVU348
 1109 008c DCE7     		b	.L102
 1110              	.L107:
 1111 008e 00BF     		.align	2
 1112              	.L106:
 1113 0090 00380240 		.word	1073887232
 1114 0094 00000240 		.word	1073872896
 1115 0098 00080240 		.word	1073874944
 1116              		.cfi_endproc
 1117              	.LFE238:
 1118              		.fnend
 1120              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1121              		.align	1
 1122              		.global	HAL_RCC_EnableCSS
 1123              		.syntax unified
 1124              		.thumb
 1125              		.thumb_func
 1127              	HAL_RCC_EnableCSS:
 1128              		.fnstart
 1129              	.LFB239:
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Enables the Clock Security System.
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         is automatically disabled and an interrupt is generated to inform the
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 38


 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** void HAL_RCC_EnableCSS(void)
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1130              		.loc 1 842 1 is_stmt 1 view -0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 0
 1133              		@ frame_needed = 0, uses_anonymous_args = 0
 1134              		@ link register save eliminated.
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1135              		.loc 1 843 3 view .LVU350
 1136              		.loc 1 843 38 is_stmt 0 view .LVU351
 1137 0000 014B     		ldr	r3, .L109
 1138 0002 0122     		movs	r2, #1
 1139 0004 DA64     		str	r2, [r3, #76]
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1140              		.loc 1 844 1 view .LVU352
 1141 0006 7047     		bx	lr
 1142              	.L110:
 1143              		.align	2
 1144              	.L109:
 1145 0008 00004742 		.word	1111949312
 1146              		.cfi_endproc
 1147              	.LFE239:
 1148              		.cantunwind
 1149              		.fnend
 1151              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1152              		.align	1
 1153              		.global	HAL_RCC_DisableCSS
 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1158              	HAL_RCC_DisableCSS:
 1159              		.fnstart
 1160              	.LFB240:
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Disables the Clock Security System.
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** void HAL_RCC_DisableCSS(void)
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1161              		.loc 1 851 1 is_stmt 1 view -0
 1162              		.cfi_startproc
 1163              		@ args = 0, pretend = 0, frame = 0
 1164              		@ frame_needed = 0, uses_anonymous_args = 0
 1165              		@ link register save eliminated.
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1166              		.loc 1 852 3 view .LVU354
 1167              		.loc 1 852 38 is_stmt 0 view .LVU355
 1168 0000 014B     		ldr	r3, .L112
 1169 0002 0022     		movs	r2, #0
 1170 0004 DA64     		str	r2, [r3, #76]
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1171              		.loc 1 853 1 view .LVU356
 1172 0006 7047     		bx	lr
 1173              	.L113:
 1174              		.align	2
 1175              	.L112:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 39


 1176 0008 00004742 		.word	1111949312
 1177              		.cfi_endproc
 1178              	.LFE240:
 1179              		.cantunwind
 1180              		.fnend
 1182              		.global	__aeabi_uldivmod
 1183              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1184              		.align	1
 1185              		.weak	HAL_RCC_GetSysClockFreq
 1186              		.syntax unified
 1187              		.thumb
 1188              		.thumb_func
 1190              	HAL_RCC_GetSysClockFreq:
 1191              		.fnstart
 1192              	.LFB241:
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Returns the SYSCLK frequency
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   The system frequency computed by this function is not the real
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         frequency in the chip. It is calculated based on the predefined
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         constant and the selected clock source:
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *               16 MHz) but the real value may vary depending on the variations
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *               in voltage and temperature.
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *                frequency of the crystal used. Otherwise, this function may
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *                have wrong result.
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   The result of this function could be not correct when using fractional
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         value for HSE crystal.
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   This function can be used by the user application to compute the
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         baudrate for the communication peripherals or configure other parameters.
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   Each time SYSCLK changes, this function must be called to update the
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval SYSCLK frequency
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1193              		.loc 1 886 1 is_stmt 1 view -0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 0
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 1197 0000 08B5     		push	{r3, lr}
 1198              	.LCFI10:
 1199              		.cfi_def_cfa_offset 8
 1200              		.cfi_offset 3, -8
 1201              		.cfi_offset 14, -4
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 40


 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1202              		.loc 1 887 3 view .LVU358
 1203              	.LVL77:
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   uint32_t sysclockfreq = 0U;
 1204              		.loc 1 888 3 view .LVU359
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get SYSCLK source -------------------------------------------------------*/
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1205              		.loc 1 891 3 view .LVU360
 1206              		.loc 1 891 16 is_stmt 0 view .LVU361
 1207 0002 334B     		ldr	r3, .L121
 1208 0004 9B68     		ldr	r3, [r3, #8]
 1209              		.loc 1 891 21 view .LVU362
 1210 0006 03F00C03 		and	r3, r3, #12
 1211              		.loc 1 891 3 view .LVU363
 1212 000a 042B     		cmp	r3, #4
 1213 000c 5BD0     		beq	.L118
 1214 000e 082B     		cmp	r3, #8
 1215 0010 5BD1     		bne	.L119
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       sysclockfreq = HSI_VALUE;
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****        break;
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       sysclockfreq = HSE_VALUE;
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       break;
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 1216              		.loc 1 903 5 is_stmt 1 view .LVU364
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1217              		.loc 1 904 5 view .LVU365
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       SYSCLK = PLL_VCO / PLLP */
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1218              		.loc 1 907 7 view .LVU366
 1219              		.loc 1 907 19 is_stmt 0 view .LVU367
 1220 0012 2F4B     		ldr	r3, .L121
 1221 0014 5A68     		ldr	r2, [r3, #4]
 1222              		.loc 1 907 12 view .LVU368
 1223 0016 02F03F02 		and	r2, r2, #63
 1224              	.LVL78:
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1225              		.loc 1 908 7 is_stmt 1 view .LVU369
 1226              		.loc 1 908 10 is_stmt 0 view .LVU370
 1227 001a 5B68     		ldr	r3, [r3, #4]
 1228              		.loc 1 908 7 view .LVU371
 1229 001c 13F4800F 		tst	r3, #4194304
 1230 0020 2CD0     		beq	.L116
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* HSE used as PLL clock source */
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1231              		.loc 1 911 9 is_stmt 1 view .LVU372
 1232              		.loc 1 911 74 is_stmt 0 view .LVU373
 1233 0022 2B4B     		ldr	r3, .L121
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 41


 1234 0024 5868     		ldr	r0, [r3, #4]
 1235              		.loc 1 911 56 view .LVU374
 1236 0026 C0F38810 		ubfx	r0, r0, #6, #9
 1237              		.loc 1 911 53 view .LVU375
 1238 002a 4FEA401C 		lsl	ip, r0, #5
 1239 002e BCEB000C 		subs	ip, ip, r0
 1240 0032 6EEB0E0E 		sbc	lr, lr, lr
 1241 0036 4FEA8E13 		lsl	r3, lr, #6
 1242 003a 43EA9C63 		orr	r3, r3, ip, lsr #26
 1243 003e 4FEA8C11 		lsl	r1, ip, #6
 1244 0042 B1EB0C01 		subs	r1, r1, ip
 1245 0046 63EB0E03 		sbc	r3, r3, lr
 1246 004a DB00     		lsls	r3, r3, #3
 1247 004c 43EA5173 		orr	r3, r3, r1, lsr #29
 1248 0050 C900     		lsls	r1, r1, #3
 1249 0052 11EB000C 		adds	ip, r1, r0
 1250 0056 43F10003 		adc	r3, r3, #0
 1251 005a D902     		lsls	r1, r3, #11
 1252              		.loc 1 911 130 view .LVU376
 1253 005c 0023     		movs	r3, #0
 1254 005e 4FEACC20 		lsl	r0, ip, #11
 1255 0062 41EA5C51 		orr	r1, r1, ip, lsr #21
 1256 0066 FFF7FEFF 		bl	__aeabi_uldivmod
 1257              	.LVL79:
 1258              	.L117:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       else
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         /* HSI used as PLL clock source */
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1259              		.loc 1 918 7 is_stmt 1 view .LVU377
 1260              		.loc 1 918 23 is_stmt 0 view .LVU378
 1261 006a 194B     		ldr	r3, .L121
 1262 006c 5B68     		ldr	r3, [r3, #4]
 1263              		.loc 1 918 51 view .LVU379
 1264 006e C3F30143 		ubfx	r3, r3, #16, #2
 1265              		.loc 1 918 76 view .LVU380
 1266 0072 0133     		adds	r3, r3, #1
 1267              		.loc 1 918 12 view .LVU381
 1268 0074 5B00     		lsls	r3, r3, #1
 1269              	.LVL80:
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       sysclockfreq = pllvco/pllp;
 1270              		.loc 1 920 7 is_stmt 1 view .LVU382
 1271              		.loc 1 920 20 is_stmt 0 view .LVU383
 1272 0076 B0FBF3F0 		udiv	r0, r0, r3
 1273              	.LVL81:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       break;
 1274              		.loc 1 921 7 is_stmt 1 view .LVU384
 1275 007a 27E0     		b	.L114
 1276              	.LVL82:
 1277              	.L116:
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1278              		.loc 1 916 9 view .LVU385
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 42


 1279              		.loc 1 916 74 is_stmt 0 view .LVU386
 1280 007c 144B     		ldr	r3, .L121
 1281 007e 5868     		ldr	r0, [r3, #4]
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1282              		.loc 1 916 56 view .LVU387
 1283 0080 C0F38810 		ubfx	r0, r0, #6, #9
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1284              		.loc 1 916 53 view .LVU388
 1285 0084 4FEA401C 		lsl	ip, r0, #5
 1286 0088 BCEB000C 		subs	ip, ip, r0
 1287 008c 6EEB0E0E 		sbc	lr, lr, lr
 1288 0090 4FEA8E13 		lsl	r3, lr, #6
 1289 0094 43EA9C63 		orr	r3, r3, ip, lsr #26
 1290 0098 4FEA8C11 		lsl	r1, ip, #6
 1291 009c B1EB0C01 		subs	r1, r1, ip
 1292 00a0 63EB0E03 		sbc	r3, r3, lr
 1293 00a4 DB00     		lsls	r3, r3, #3
 1294 00a6 43EA5173 		orr	r3, r3, r1, lsr #29
 1295 00aa C900     		lsls	r1, r1, #3
 1296 00ac 11EB000C 		adds	ip, r1, r0
 1297 00b0 43F10003 		adc	r3, r3, #0
 1298 00b4 9902     		lsls	r1, r3, #10
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1299              		.loc 1 916 130 view .LVU389
 1300 00b6 0023     		movs	r3, #0
 1301 00b8 4FEA8C20 		lsl	r0, ip, #10
 1302 00bc 41EA9C51 		orr	r1, r1, ip, lsr #22
 1303 00c0 FFF7FEFF 		bl	__aeabi_uldivmod
 1304              	.LVL83:
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1305              		.loc 1 916 130 view .LVU390
 1306 00c4 D1E7     		b	.L117
 1307              	.LVL84:
 1308              	.L118:
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       break;
 1309              		.loc 1 900 20 view .LVU391
 1310 00c6 0348     		ldr	r0, .L121+4
 1311 00c8 00E0     		b	.L114
 1312              	.L119:
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1313              		.loc 1 891 3 view .LVU392
 1314 00ca 0348     		ldr	r0, .L121+8
 1315              	.LVL85:
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     default:
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       sysclockfreq = HSI_VALUE;
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       break;
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   return sysclockfreq;
 1316              		.loc 1 929 3 is_stmt 1 view .LVU393
 1317              	.L114:
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1318              		.loc 1 930 1 is_stmt 0 view .LVU394
 1319 00cc 08BD     		pop	{r3, pc}
 1320              	.L122:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 43


 1321 00ce 00BF     		.align	2
 1322              	.L121:
 1323 00d0 00380240 		.word	1073887232
 1324 00d4 0048E801 		.word	32000000
 1325 00d8 0024F400 		.word	16000000
 1326              		.cfi_endproc
 1327              	.LFE241:
 1328              		.cantunwind
 1329              		.fnend
 1331              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1332              		.align	1
 1333              		.global	HAL_RCC_ClockConfig
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	HAL_RCC_ClockConfig:
 1339              		.fnstart
 1340              	.LVL86:
 1341              	.LFB237:
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   uint32_t tickstart;
 1342              		.loc 1 592 1 is_stmt 1 view -0
 1343              		.cfi_startproc
 1344              		@ args = 0, pretend = 0, frame = 0
 1345              		@ frame_needed = 0, uses_anonymous_args = 0
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1346              		.loc 1 593 3 view .LVU396
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1347              		.loc 1 596 3 view .LVU397
 1348 0000 0028     		cmp	r0, #0
 1349 0002 00F09B80 		beq	.L138
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   uint32_t tickstart;
 1350              		.loc 1 592 1 is_stmt 0 view .LVU398
 1351 0006 70B5     		push	{r4, r5, r6, lr}
 1352              		.save {r4, r5, r6, lr}
 1353              	.LCFI11:
 1354              		.cfi_def_cfa_offset 16
 1355              		.cfi_offset 4, -16
 1356              		.cfi_offset 5, -12
 1357              		.cfi_offset 6, -8
 1358              		.cfi_offset 14, -4
 1359 0008 0D46     		mov	r5, r1
 1360 000a 0446     		mov	r4, r0
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1361              		.loc 1 602 3 is_stmt 1 view .LVU399
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1362              		.loc 1 603 3 view .LVU400
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1363              		.loc 1 610 3 view .LVU401
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1364              		.loc 1 610 17 is_stmt 0 view .LVU402
 1365 000c 4F4B     		ldr	r3, .L151
 1366 000e 1B68     		ldr	r3, [r3]
 1367 0010 03F00F03 		and	r3, r3, #15
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1368              		.loc 1 610 3 view .LVU403
 1369 0014 8B42     		cmp	r3, r1
 1370 0016 08D2     		bcs	.L125
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 44


 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1371              		.loc 1 613 5 is_stmt 1 view .LVU404
 1372 0018 CBB2     		uxtb	r3, r1
 1373 001a 4C4A     		ldr	r2, .L151
 1374 001c 1370     		strb	r3, [r2]
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1375              		.loc 1 617 5 view .LVU405
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1376              		.loc 1 617 8 is_stmt 0 view .LVU406
 1377 001e 1368     		ldr	r3, [r2]
 1378 0020 03F00F03 		and	r3, r3, #15
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1379              		.loc 1 617 5 view .LVU407
 1380 0024 8B42     		cmp	r3, r1
 1381 0026 40F08B80 		bne	.L139
 1382              	.L125:
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1383              		.loc 1 624 3 is_stmt 1 view .LVU408
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1384              		.loc 1 624 27 is_stmt 0 view .LVU409
 1385 002a 2368     		ldr	r3, [r4]
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1386              		.loc 1 624 3 view .LVU410
 1387 002c 13F0020F 		tst	r3, #2
 1388 0030 17D0     		beq	.L126
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1389              		.loc 1 628 5 is_stmt 1 view .LVU411
 1390 0032 13F0040F 		tst	r3, #4
 1391 0036 04D0     		beq	.L127
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 1392              		.loc 1 630 7 view .LVU412
 1393 0038 454A     		ldr	r2, .L151+4
 1394 003a 9368     		ldr	r3, [r2, #8]
 1395 003c 43F4E053 		orr	r3, r3, #7168
 1396 0040 9360     		str	r3, [r2, #8]
 1397              	.L127:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1398              		.loc 1 633 5 view .LVU413
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1399              		.loc 1 633 29 is_stmt 0 view .LVU414
 1400 0042 2368     		ldr	r3, [r4]
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1401              		.loc 1 633 5 view .LVU415
 1402 0044 13F0080F 		tst	r3, #8
 1403 0048 04D0     		beq	.L128
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 1404              		.loc 1 635 7 is_stmt 1 view .LVU416
 1405 004a 414A     		ldr	r2, .L151+4
 1406 004c 9368     		ldr	r3, [r2, #8]
 1407 004e 43F46043 		orr	r3, r3, #57344
 1408 0052 9360     		str	r3, [r2, #8]
 1409              	.L128:
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1410              		.loc 1 638 5 view .LVU417
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1411              		.loc 1 639 5 view .LVU418
 1412 0054 3E4A     		ldr	r2, .L151+4
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 45


 1413 0056 9368     		ldr	r3, [r2, #8]
 1414 0058 23F0F003 		bic	r3, r3, #240
 1415 005c A168     		ldr	r1, [r4, #8]
 1416              	.LVL87:
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1417              		.loc 1 639 5 is_stmt 0 view .LVU419
 1418 005e 0B43     		orrs	r3, r3, r1
 1419 0060 9360     		str	r3, [r2, #8]
 1420              	.L126:
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1421              		.loc 1 643 3 is_stmt 1 view .LVU420
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1422              		.loc 1 643 27 is_stmt 0 view .LVU421
 1423 0062 2368     		ldr	r3, [r4]
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1424              		.loc 1 643 3 view .LVU422
 1425 0064 13F0010F 		tst	r3, #1
 1426 0068 32D0     		beq	.L129
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1427              		.loc 1 645 5 is_stmt 1 view .LVU423
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1428              		.loc 1 648 5 view .LVU424
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1429              		.loc 1 648 27 is_stmt 0 view .LVU425
 1430 006a 6368     		ldr	r3, [r4, #4]
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1431              		.loc 1 648 5 view .LVU426
 1432 006c 012B     		cmp	r3, #1
 1433 006e 21D0     		beq	.L149
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1434              		.loc 1 657 10 is_stmt 1 view .LVU427
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1435              		.loc 1 657 76 is_stmt 0 view .LVU428
 1436 0070 9A1E     		subs	r2, r3, #2
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1437              		.loc 1 657 10 view .LVU429
 1438 0072 012A     		cmp	r2, #1
 1439 0074 25D9     		bls	.L150
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1440              		.loc 1 670 7 is_stmt 1 view .LVU430
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1441              		.loc 1 670 10 is_stmt 0 view .LVU431
 1442 0076 364A     		ldr	r2, .L151+4
 1443 0078 1268     		ldr	r2, [r2]
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1444              		.loc 1 670 7 view .LVU432
 1445 007a 12F0020F 		tst	r2, #2
 1446 007e 61D0     		beq	.L142
 1447              	.L131:
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1448              		.loc 1 676 5 is_stmt 1 view .LVU433
 1449 0080 3349     		ldr	r1, .L151+4
 1450 0082 8A68     		ldr	r2, [r1, #8]
 1451 0084 22F00302 		bic	r2, r2, #3
 1452 0088 1343     		orrs	r3, r3, r2
 1453 008a 8B60     		str	r3, [r1, #8]
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 46


 1454              		.loc 1 679 5 view .LVU434
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1455              		.loc 1 679 28 is_stmt 0 view .LVU435
 1456 008c FFF7FEFF 		bl	HAL_GetTick
 1457              	.LVL88:
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1458              		.loc 1 679 28 view .LVU436
 1459 0090 0646     		mov	r6, r0
 1460              	.LVL89:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1461              		.loc 1 681 5 is_stmt 1 view .LVU437
 1462              	.L133:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1463              		.loc 1 681 42 view .LVU438
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1464              		.loc 1 681 12 is_stmt 0 view .LVU439
 1465 0092 2F4B     		ldr	r3, .L151+4
 1466 0094 9B68     		ldr	r3, [r3, #8]
 1467 0096 03F00C03 		and	r3, r3, #12
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1468              		.loc 1 681 65 view .LVU440
 1469 009a 6268     		ldr	r2, [r4, #4]
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1470              		.loc 1 681 42 view .LVU441
 1471 009c B3EB820F 		cmp	r3, r2, lsl #2
 1472 00a0 16D0     		beq	.L129
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1473              		.loc 1 683 7 is_stmt 1 view .LVU442
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1474              		.loc 1 683 23 is_stmt 0 view .LVU443
 1475 00a2 FFF7FEFF 		bl	HAL_GetTick
 1476              	.LVL90:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1477              		.loc 1 683 26 view .LVU444
 1478 00a6 801B     		subs	r0, r0, r6
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1479              		.loc 1 683 7 view .LVU445
 1480 00a8 41F28833 		movw	r3, #5000
 1481 00ac 9842     		cmp	r0, r3
 1482 00ae F0D9     		bls	.L133
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1483              		.loc 1 685 16 view .LVU446
 1484 00b0 0320     		movs	r0, #3
 1485 00b2 42E0     		b	.L124
 1486              	.LVL91:
 1487              	.L149:
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1488              		.loc 1 651 7 is_stmt 1 view .LVU447
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1489              		.loc 1 651 10 is_stmt 0 view .LVU448
 1490 00b4 264A     		ldr	r2, .L151+4
 1491 00b6 1268     		ldr	r2, [r2]
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1492              		.loc 1 651 7 view .LVU449
 1493 00b8 12F4003F 		tst	r2, #131072
 1494 00bc E0D1     		bne	.L131
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 47


 1495              		.loc 1 653 16 view .LVU450
 1496 00be 0120     		movs	r0, #1
 1497              	.LVL92:
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1498              		.loc 1 653 16 view .LVU451
 1499 00c0 3BE0     		b	.L124
 1500              	.LVL93:
 1501              	.L150:
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1502              		.loc 1 661 7 is_stmt 1 view .LVU452
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1503              		.loc 1 661 10 is_stmt 0 view .LVU453
 1504 00c2 234A     		ldr	r2, .L151+4
 1505 00c4 1268     		ldr	r2, [r2]
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       {
 1506              		.loc 1 661 7 view .LVU454
 1507 00c6 12F0007F 		tst	r2, #33554432
 1508 00ca D9D1     		bne	.L131
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1509              		.loc 1 663 16 view .LVU455
 1510 00cc 0120     		movs	r0, #1
 1511              	.LVL94:
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1512              		.loc 1 663 16 view .LVU456
 1513 00ce 34E0     		b	.L124
 1514              	.L129:
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1515              		.loc 1 691 3 is_stmt 1 view .LVU457
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1516              		.loc 1 691 17 is_stmt 0 view .LVU458
 1517 00d0 1E4B     		ldr	r3, .L151
 1518 00d2 1B68     		ldr	r3, [r3]
 1519 00d4 03F00F03 		and	r3, r3, #15
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1520              		.loc 1 691 3 view .LVU459
 1521 00d8 AB42     		cmp	r3, r5
 1522 00da 07D9     		bls	.L135
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1523              		.loc 1 694 5 is_stmt 1 view .LVU460
 1524 00dc EAB2     		uxtb	r2, r5
 1525 00de 1B4B     		ldr	r3, .L151
 1526 00e0 1A70     		strb	r2, [r3]
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1527              		.loc 1 698 5 view .LVU461
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1528              		.loc 1 698 8 is_stmt 0 view .LVU462
 1529 00e2 1B68     		ldr	r3, [r3]
 1530 00e4 03F00F03 		and	r3, r3, #15
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     {
 1531              		.loc 1 698 5 view .LVU463
 1532 00e8 AB42     		cmp	r3, r5
 1533 00ea 2DD1     		bne	.L144
 1534              	.L135:
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1535              		.loc 1 705 3 is_stmt 1 view .LVU464
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1536              		.loc 1 705 27 is_stmt 0 view .LVU465
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 48


 1537 00ec 2368     		ldr	r3, [r4]
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1538              		.loc 1 705 3 view .LVU466
 1539 00ee 13F0040F 		tst	r3, #4
 1540 00f2 06D0     		beq	.L136
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1541              		.loc 1 707 5 is_stmt 1 view .LVU467
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1542              		.loc 1 708 5 view .LVU468
 1543 00f4 164A     		ldr	r2, .L151+4
 1544 00f6 9368     		ldr	r3, [r2, #8]
 1545 00f8 23F4E053 		bic	r3, r3, #7168
 1546 00fc E168     		ldr	r1, [r4, #12]
 1547 00fe 0B43     		orrs	r3, r3, r1
 1548 0100 9360     		str	r3, [r2, #8]
 1549              	.L136:
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1550              		.loc 1 712 3 view .LVU469
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1551              		.loc 1 712 27 is_stmt 0 view .LVU470
 1552 0102 2368     		ldr	r3, [r4]
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1553              		.loc 1 712 3 view .LVU471
 1554 0104 13F0080F 		tst	r3, #8
 1555 0108 07D0     		beq	.L137
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1556              		.loc 1 714 5 is_stmt 1 view .LVU472
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1557              		.loc 1 715 5 view .LVU473
 1558 010a 114A     		ldr	r2, .L151+4
 1559 010c 9368     		ldr	r3, [r2, #8]
 1560 010e 23F46043 		bic	r3, r3, #57344
 1561 0112 2169     		ldr	r1, [r4, #16]
 1562 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1563 0118 9360     		str	r3, [r2, #8]
 1564              	.L137:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1565              		.loc 1 719 3 view .LVU474
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1566              		.loc 1 719 44 is_stmt 0 view .LVU475
 1567 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1568              	.LVL95:
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1569              		.loc 1 719 70 view .LVU476
 1570 011e 0C4B     		ldr	r3, .L151+4
 1571 0120 9B68     		ldr	r3, [r3, #8]
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1572              		.loc 1 719 91 view .LVU477
 1573 0122 C3F30313 		ubfx	r3, r3, #4, #4
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1574              		.loc 1 719 111 view .LVU478
 1575 0126 0B4A     		ldr	r2, .L151+8
 1576 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1577              		.loc 1 719 47 view .LVU479
 1578 012a D840     		lsrs	r0, r0, r3
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 49


 1579              		.loc 1 719 19 view .LVU480
 1580 012c 0A4B     		ldr	r3, .L151+12
 1581 012e 1860     		str	r0, [r3]
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1582              		.loc 1 722 3 is_stmt 1 view .LVU481
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1583              		.loc 1 722 16 is_stmt 0 view .LVU482
 1584 0130 0A4B     		ldr	r3, .L151+16
 1585 0132 1868     		ldr	r0, [r3]
 1586 0134 FFF7FEFF 		bl	HAL_InitTick
 1587              	.LVL96:
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1588              		.loc 1 724 3 is_stmt 1 view .LVU483
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1589              		.loc 1 724 10 is_stmt 0 view .LVU484
 1590 0138 0020     		movs	r0, #0
 1591              	.L124:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1592              		.loc 1 725 1 view .LVU485
 1593 013a 70BD     		pop	{r4, r5, r6, pc}
 1594              	.LVL97:
 1595              	.L138:
 1596              	.LCFI12:
 1597              		.cfi_def_cfa_offset 0
 1598              		.cfi_restore 4
 1599              		.cfi_restore 5
 1600              		.cfi_restore 6
 1601              		.cfi_restore 14
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1602              		.loc 1 598 12 view .LVU486
 1603 013c 0120     		movs	r0, #1
 1604              	.LVL98:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 1605              		.loc 1 725 1 view .LVU487
 1606 013e 7047     		bx	lr
 1607              	.LVL99:
 1608              	.L139:
 1609              	.LCFI13:
 1610              		.cfi_def_cfa_offset 16
 1611              		.cfi_offset 4, -16
 1612              		.cfi_offset 5, -12
 1613              		.cfi_offset 6, -8
 1614              		.cfi_offset 14, -4
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 1615              		.loc 1 619 14 view .LVU488
 1616 0140 0120     		movs	r0, #1
 1617              	.LVL100:
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 1618              		.loc 1 619 14 view .LVU489
 1619 0142 FAE7     		b	.L124
 1620              	.LVL101:
 1621              	.L142:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
 1622              		.loc 1 672 16 view .LVU490
 1623 0144 0120     		movs	r0, #1
 1624              	.LVL102:
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****       }
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 50


 1625              		.loc 1 672 16 view .LVU491
 1626 0146 F8E7     		b	.L124
 1627              	.L144:
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     }
 1628              		.loc 1 700 14 view .LVU492
 1629 0148 0120     		movs	r0, #1
 1630 014a F6E7     		b	.L124
 1631              	.L152:
 1632              		.align	2
 1633              	.L151:
 1634 014c 003C0240 		.word	1073888256
 1635 0150 00380240 		.word	1073887232
 1636 0154 00000000 		.word	AHBPrescTable
 1637 0158 00000000 		.word	SystemCoreClock
 1638 015c 00000000 		.word	uwTickPrio
 1639              		.cfi_endproc
 1640              	.LFE237:
 1641              		.fnend
 1643              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1644              		.align	1
 1645              		.global	HAL_RCC_GetHCLKFreq
 1646              		.syntax unified
 1647              		.thumb
 1648              		.thumb_func
 1650              	HAL_RCC_GetHCLKFreq:
 1651              		.fnstart
 1652              	.LFB242:
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Returns the HCLK frequency
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   Each time HCLK changes, this function must be called to update the
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         and updated within this function
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval HCLK frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** uint32_t HAL_RCC_GetHCLKFreq(void)
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1653              		.loc 1 942 1 is_stmt 1 view -0
 1654              		.cfi_startproc
 1655              		@ args = 0, pretend = 0, frame = 0
 1656              		@ frame_needed = 0, uses_anonymous_args = 0
 1657              		@ link register save eliminated.
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   return SystemCoreClock;
 1658              		.loc 1 943 3 view .LVU494
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1659              		.loc 1 944 1 is_stmt 0 view .LVU495
 1660 0000 014B     		ldr	r3, .L154
 1661 0002 1868     		ldr	r0, [r3]
 1662 0004 7047     		bx	lr
 1663              	.L155:
 1664 0006 00BF     		.align	2
 1665              	.L154:
 1666 0008 00000000 		.word	SystemCoreClock
 1667              		.cfi_endproc
 1668              	.LFE242:
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 51


 1669              		.cantunwind
 1670              		.fnend
 1672              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1673              		.align	1
 1674              		.global	HAL_RCC_GetPCLK1Freq
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1679              	HAL_RCC_GetPCLK1Freq:
 1680              		.fnstart
 1681              	.LFB243:
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Returns the PCLK1 frequency
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   Each time PCLK1 changes, this function must be called to update the
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval PCLK1 frequency
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1682              		.loc 1 953 1 is_stmt 1 view -0
 1683              		.cfi_startproc
 1684              		@ args = 0, pretend = 0, frame = 0
 1685              		@ frame_needed = 0, uses_anonymous_args = 0
 1686 0000 08B5     		push	{r3, lr}
 1687              	.LCFI14:
 1688              		.cfi_def_cfa_offset 8
 1689              		.cfi_offset 3, -8
 1690              		.cfi_offset 14, -4
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1691              		.loc 1 955 3 view .LVU497
 1692              		.loc 1 955 30 is_stmt 0 view .LVU498
 1693 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1694              	.LVL103:
 1695              		.loc 1 955 56 view .LVU499
 1696 0006 044B     		ldr	r3, .L158
 1697 0008 9B68     		ldr	r3, [r3, #8]
 1698              		.loc 1 955 78 view .LVU500
 1699 000a C3F38223 		ubfx	r3, r3, #10, #3
 1700              		.loc 1 955 99 view .LVU501
 1701 000e 034A     		ldr	r2, .L158+4
 1702 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1703              		.loc 1 956 1 view .LVU502
 1704 0012 D840     		lsrs	r0, r0, r3
 1705 0014 08BD     		pop	{r3, pc}
 1706              	.L159:
 1707 0016 00BF     		.align	2
 1708              	.L158:
 1709 0018 00380240 		.word	1073887232
 1710 001c 00000000 		.word	APBPrescTable
 1711              		.cfi_endproc
 1712              	.LFE243:
 1713              		.cantunwind
 1714              		.fnend
 1716              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 52


 1717              		.align	1
 1718              		.global	HAL_RCC_GetPCLK2Freq
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1723              	HAL_RCC_GetPCLK2Freq:
 1724              		.fnstart
 1725              	.LFB244:
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Returns the PCLK2 frequency
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note   Each time PCLK2 changes, this function must be called to update the
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval PCLK2 frequency
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1726              		.loc 1 965 1 is_stmt 1 view -0
 1727              		.cfi_startproc
 1728              		@ args = 0, pretend = 0, frame = 0
 1729              		@ frame_needed = 0, uses_anonymous_args = 0
 1730 0000 08B5     		push	{r3, lr}
 1731              	.LCFI15:
 1732              		.cfi_def_cfa_offset 8
 1733              		.cfi_offset 3, -8
 1734              		.cfi_offset 14, -4
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1735              		.loc 1 967 3 view .LVU504
 1736              		.loc 1 967 30 is_stmt 0 view .LVU505
 1737 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1738              	.LVL104:
 1739              		.loc 1 967 55 view .LVU506
 1740 0006 044B     		ldr	r3, .L162
 1741 0008 9B68     		ldr	r3, [r3, #8]
 1742              		.loc 1 967 77 view .LVU507
 1743 000a C3F34233 		ubfx	r3, r3, #13, #3
 1744              		.loc 1 967 98 view .LVU508
 1745 000e 034A     		ldr	r2, .L162+4
 1746 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1747              		.loc 1 968 1 view .LVU509
 1748 0012 D840     		lsrs	r0, r0, r3
 1749 0014 08BD     		pop	{r3, pc}
 1750              	.L163:
 1751 0016 00BF     		.align	2
 1752              	.L162:
 1753 0018 00380240 		.word	1073887232
 1754 001c 00000000 		.word	APBPrescTable
 1755              		.cfi_endproc
 1756              	.LFE244:
 1757              		.cantunwind
 1758              		.fnend
 1760              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1761              		.align	1
 1762              		.weak	HAL_RCC_GetOscConfig
 1763              		.syntax unified
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 53


 1764              		.thumb
 1765              		.thumb_func
 1767              	HAL_RCC_GetOscConfig:
 1768              		.fnstart
 1769              	.LVL105:
 1770              	.LFB245:
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * RCC configuration registers.
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * will be configured.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1771              		.loc 1 978 1 is_stmt 1 view -0
 1772              		.cfi_startproc
 1773              		@ args = 0, pretend = 0, frame = 0
 1774              		@ frame_needed = 0, uses_anonymous_args = 0
 1775              		@ link register save eliminated.
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1776              		.loc 1 980 3 view .LVU511
 1777              		.loc 1 980 37 is_stmt 0 view .LVU512
 1778 0000 0F23     		movs	r3, #15
 1779 0002 0360     		str	r3, [r0]
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the HSE configuration -----------------------------------------------*/
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1780              		.loc 1 983 3 is_stmt 1 view .LVU513
 1781              		.loc 1 983 12 is_stmt 0 view .LVU514
 1782 0004 304B     		ldr	r3, .L177
 1783 0006 1B68     		ldr	r3, [r3]
 1784              		.loc 1 983 3 view .LVU515
 1785 0008 13F4802F 		tst	r3, #262144
 1786 000c 3BD0     		beq	.L165
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1787              		.loc 1 985 5 is_stmt 1 view .LVU516
 1788              		.loc 1 985 33 is_stmt 0 view .LVU517
 1789 000e 4FF4A023 		mov	r3, #327680
 1790 0012 4360     		str	r3, [r0, #4]
 1791              	.L166:
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the HSI configuration -----------------------------------------------*/
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1792              		.loc 1 997 3 is_stmt 1 view .LVU518
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 54


 1793              		.loc 1 997 12 is_stmt 0 view .LVU519
 1794 0014 2C4B     		ldr	r3, .L177
 1795 0016 1B68     		ldr	r3, [r3]
 1796              		.loc 1 997 3 view .LVU520
 1797 0018 13F0010F 		tst	r3, #1
 1798 001c 3FD0     		beq	.L168
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1799              		.loc 1 999 5 is_stmt 1 view .LVU521
 1800              		.loc 1 999 33 is_stmt 0 view .LVU522
 1801 001e 0123     		movs	r3, #1
 1802 0020 C360     		str	r3, [r0, #12]
 1803              	.L169:
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 1804              		.loc 1 1006 3 is_stmt 1 view .LVU523
 1805              		.loc 1 1006 61 is_stmt 0 view .LVU524
 1806 0022 294A     		ldr	r2, .L177
 1807 0024 1368     		ldr	r3, [r2]
 1808              		.loc 1 1006 44 view .LVU525
 1809 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1810              		.loc 1 1006 42 view .LVU526
 1811 002a 0361     		str	r3, [r0, #16]
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the LSE configuration -----------------------------------------------*/
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1812              		.loc 1 1009 3 is_stmt 1 view .LVU527
 1813              		.loc 1 1009 12 is_stmt 0 view .LVU528
 1814 002c 136F     		ldr	r3, [r2, #112]
 1815              		.loc 1 1009 3 view .LVU529
 1816 002e 13F0040F 		tst	r3, #4
 1817 0032 37D0     		beq	.L170
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1818              		.loc 1 1011 5 is_stmt 1 view .LVU530
 1819              		.loc 1 1011 33 is_stmt 0 view .LVU531
 1820 0034 0523     		movs	r3, #5
 1821 0036 8360     		str	r3, [r0, #8]
 1822              	.L171:
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the LSI configuration -----------------------------------------------*/
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1823              		.loc 1 1023 3 is_stmt 1 view .LVU532
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 55


 1824              		.loc 1 1023 12 is_stmt 0 view .LVU533
 1825 0038 234B     		ldr	r3, .L177
 1826 003a 5B6F     		ldr	r3, [r3, #116]
 1827              		.loc 1 1023 3 view .LVU534
 1828 003c 13F0010F 		tst	r3, #1
 1829 0040 3BD0     		beq	.L173
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1830              		.loc 1 1025 5 is_stmt 1 view .LVU535
 1831              		.loc 1 1025 33 is_stmt 0 view .LVU536
 1832 0042 0123     		movs	r3, #1
 1833 0044 4361     		str	r3, [r0, #20]
 1834              	.L174:
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the PLL configuration -----------------------------------------------*/
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1835              		.loc 1 1033 3 is_stmt 1 view .LVU537
 1836              		.loc 1 1033 12 is_stmt 0 view .LVU538
 1837 0046 204B     		ldr	r3, .L177
 1838 0048 1B68     		ldr	r3, [r3]
 1839              		.loc 1 1033 3 view .LVU539
 1840 004a 13F0807F 		tst	r3, #16777216
 1841 004e 37D0     		beq	.L175
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1842              		.loc 1 1035 5 is_stmt 1 view .LVU540
 1843              		.loc 1 1035 37 is_stmt 0 view .LVU541
 1844 0050 0223     		movs	r3, #2
 1845 0052 8361     		str	r3, [r0, #24]
 1846              	.L176:
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   else
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1847              		.loc 1 1041 3 is_stmt 1 view .LVU542
 1848              		.loc 1 1041 54 is_stmt 0 view .LVU543
 1849 0054 1C4A     		ldr	r2, .L177
 1850 0056 5368     		ldr	r3, [r2, #4]
 1851              		.loc 1 1041 38 view .LVU544
 1852 0058 03F48003 		and	r3, r3, #4194304
 1853              		.loc 1 1041 36 view .LVU545
 1854 005c C361     		str	r3, [r0, #28]
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1855              		.loc 1 1042 3 is_stmt 1 view .LVU546
 1856              		.loc 1 1042 49 is_stmt 0 view .LVU547
 1857 005e 5368     		ldr	r3, [r2, #4]
 1858              		.loc 1 1042 33 view .LVU548
 1859 0060 03F03F03 		and	r3, r3, #63
 1860              		.loc 1 1042 31 view .LVU549
 1861 0064 0362     		str	r3, [r0, #32]
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 56


1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1862              		.loc 1 1043 3 is_stmt 1 view .LVU550
 1863              		.loc 1 1043 50 is_stmt 0 view .LVU551
 1864 0066 5368     		ldr	r3, [r2, #4]
 1865              		.loc 1 1043 33 view .LVU552
 1866 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1867              		.loc 1 1043 31 view .LVU553
 1868 006c 4362     		str	r3, [r0, #36]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1869              		.loc 1 1044 3 is_stmt 1 view .LVU554
 1870              		.loc 1 1044 52 is_stmt 0 view .LVU555
 1871 006e 5368     		ldr	r3, [r2, #4]
 1872              		.loc 1 1044 60 view .LVU556
 1873 0070 03F44033 		and	r3, r3, #196608
 1874              		.loc 1 1044 80 view .LVU557
 1875 0074 03F58033 		add	r3, r3, #65536
 1876              		.loc 1 1044 109 view .LVU558
 1877 0078 DB0B     		lsrs	r3, r3, #15
 1878              		.loc 1 1044 31 view .LVU559
 1879 007a 8362     		str	r3, [r0, #40]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1880              		.loc 1 1045 3 is_stmt 1 view .LVU560
 1881              		.loc 1 1045 50 is_stmt 0 view .LVU561
 1882 007c 5368     		ldr	r3, [r2, #4]
 1883              		.loc 1 1045 33 view .LVU562
 1884 007e C3F30363 		ubfx	r3, r3, #24, #4
 1885              		.loc 1 1045 31 view .LVU563
 1886 0082 C362     		str	r3, [r0, #44]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 1887              		.loc 1 1046 1 view .LVU564
 1888 0084 7047     		bx	lr
 1889              	.L165:
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1890              		.loc 1 987 8 is_stmt 1 view .LVU565
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1891              		.loc 1 987 17 is_stmt 0 view .LVU566
 1892 0086 104B     		ldr	r3, .L177
 1893 0088 1B68     		ldr	r3, [r3]
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1894              		.loc 1 987 8 view .LVU567
 1895 008a 13F4803F 		tst	r3, #65536
 1896 008e 03D0     		beq	.L167
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1897              		.loc 1 989 5 is_stmt 1 view .LVU568
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1898              		.loc 1 989 33 is_stmt 0 view .LVU569
 1899 0090 4FF48033 		mov	r3, #65536
 1900 0094 4360     		str	r3, [r0, #4]
 1901 0096 BDE7     		b	.L166
 1902              	.L167:
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1903              		.loc 1 993 5 is_stmt 1 view .LVU570
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1904              		.loc 1 993 33 is_stmt 0 view .LVU571
 1905 0098 0023     		movs	r3, #0
 1906 009a 4360     		str	r3, [r0, #4]
 1907 009c BAE7     		b	.L166
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 57


 1908              	.L168:
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1909              		.loc 1 1003 5 is_stmt 1 view .LVU572
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1910              		.loc 1 1003 33 is_stmt 0 view .LVU573
 1911 009e 0023     		movs	r3, #0
 1912 00a0 C360     		str	r3, [r0, #12]
 1913 00a2 BEE7     		b	.L169
 1914              	.L170:
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1915              		.loc 1 1013 8 is_stmt 1 view .LVU574
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1916              		.loc 1 1013 17 is_stmt 0 view .LVU575
 1917 00a4 084B     		ldr	r3, .L177
 1918 00a6 1B6F     		ldr	r3, [r3, #112]
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 1919              		.loc 1 1013 8 view .LVU576
 1920 00a8 13F0010F 		tst	r3, #1
 1921 00ac 02D0     		beq	.L172
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1922              		.loc 1 1015 5 is_stmt 1 view .LVU577
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1923              		.loc 1 1015 33 is_stmt 0 view .LVU578
 1924 00ae 0123     		movs	r3, #1
 1925 00b0 8360     		str	r3, [r0, #8]
 1926 00b2 C1E7     		b	.L171
 1927              	.L172:
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1928              		.loc 1 1019 5 is_stmt 1 view .LVU579
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1929              		.loc 1 1019 33 is_stmt 0 view .LVU580
 1930 00b4 0023     		movs	r3, #0
 1931 00b6 8360     		str	r3, [r0, #8]
 1932 00b8 BEE7     		b	.L171
 1933              	.L173:
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1934              		.loc 1 1029 5 is_stmt 1 view .LVU581
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1935              		.loc 1 1029 33 is_stmt 0 view .LVU582
 1936 00ba 0023     		movs	r3, #0
 1937 00bc 4361     		str	r3, [r0, #20]
 1938 00be C2E7     		b	.L174
 1939              	.L175:
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1940              		.loc 1 1039 5 is_stmt 1 view .LVU583
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 1941              		.loc 1 1039 37 is_stmt 0 view .LVU584
 1942 00c0 0123     		movs	r3, #1
 1943 00c2 8361     		str	r3, [r0, #24]
 1944 00c4 C6E7     		b	.L176
 1945              	.L178:
 1946 00c6 00BF     		.align	2
 1947              	.L177:
 1948 00c8 00380240 		.word	1073887232
 1949              		.cfi_endproc
 1950              	.LFE245:
 1951              		.cantunwind
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 58


 1952              		.fnend
 1954              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1955              		.align	1
 1956              		.global	HAL_RCC_GetClockConfig
 1957              		.syntax unified
 1958              		.thumb
 1959              		.thumb_func
 1961              	HAL_RCC_GetClockConfig:
 1962              		.fnstart
 1963              	.LVL106:
 1964              	.LFB246:
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * RCC configuration registers.
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * will be configured.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @param  pFLatency Pointer on the Flash Latency.
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 1965              		.loc 1 1057 1 is_stmt 1 view -0
 1966              		.cfi_startproc
 1967              		@ args = 0, pretend = 0, frame = 0
 1968              		@ frame_needed = 0, uses_anonymous_args = 0
 1969              		@ link register save eliminated.
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Set all possible values for the Clock type parameter --------------------*/
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1970              		.loc 1 1059 3 view .LVU586
 1971              		.loc 1 1059 32 is_stmt 0 view .LVU587
 1972 0000 0F23     		movs	r3, #15
 1973 0002 0360     		str	r3, [r0]
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the SYSCLK configuration --------------------------------------------*/
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1974              		.loc 1 1062 3 is_stmt 1 view .LVU588
 1975              		.loc 1 1062 53 is_stmt 0 view .LVU589
 1976 0004 0B4B     		ldr	r3, .L180
 1977 0006 9A68     		ldr	r2, [r3, #8]
 1978              		.loc 1 1062 37 view .LVU590
 1979 0008 02F00302 		and	r2, r2, #3
 1980              		.loc 1 1062 35 view .LVU591
 1981 000c 4260     		str	r2, [r0, #4]
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the HCLK configuration ----------------------------------------------*/
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1982              		.loc 1 1065 3 is_stmt 1 view .LVU592
 1983              		.loc 1 1065 54 is_stmt 0 view .LVU593
 1984 000e 9A68     		ldr	r2, [r3, #8]
 1985              		.loc 1 1065 38 view .LVU594
 1986 0010 02F0F002 		and	r2, r2, #240
 1987              		.loc 1 1065 36 view .LVU595
 1988 0014 8260     		str	r2, [r0, #8]
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the APB1 configuration ----------------------------------------------*/
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 59


 1989              		.loc 1 1068 3 is_stmt 1 view .LVU596
 1990              		.loc 1 1068 55 is_stmt 0 view .LVU597
 1991 0016 9A68     		ldr	r2, [r3, #8]
 1992              		.loc 1 1068 39 view .LVU598
 1993 0018 02F4E052 		and	r2, r2, #7168
 1994              		.loc 1 1068 37 view .LVU599
 1995 001c C260     		str	r2, [r0, #12]
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the APB2 configuration ----------------------------------------------*/
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1996              		.loc 1 1071 3 is_stmt 1 view .LVU600
 1997              		.loc 1 1071 56 is_stmt 0 view .LVU601
 1998 001e 9B68     		ldr	r3, [r3, #8]
 1999              		.loc 1 1071 79 view .LVU602
 2000 0020 DB08     		lsrs	r3, r3, #3
 2001              		.loc 1 1071 39 view .LVU603
 2002 0022 03F4E053 		and	r3, r3, #7168
 2003              		.loc 1 1071 37 view .LVU604
 2004 0026 0361     		str	r3, [r0, #16]
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2005              		.loc 1 1074 3 is_stmt 1 view .LVU605
 2006              		.loc 1 1074 34 is_stmt 0 view .LVU606
 2007 0028 034B     		ldr	r3, .L180+4
 2008 002a 1B68     		ldr	r3, [r3]
 2009              		.loc 1 1074 16 view .LVU607
 2010 002c 03F00F03 		and	r3, r3, #15
 2011              		.loc 1 1074 14 view .LVU608
 2012 0030 0B60     		str	r3, [r1]
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 2013              		.loc 1 1075 1 view .LVU609
 2014 0032 7047     		bx	lr
 2015              	.L181:
 2016              		.align	2
 2017              	.L180:
 2018 0034 00380240 		.word	1073887232
 2019 0038 003C0240 		.word	1073888256
 2020              		.cfi_endproc
 2021              	.LFE246:
 2022              		.cantunwind
 2023              		.fnend
 2025              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2026              		.align	1
 2027              		.weak	HAL_RCC_CSSCallback
 2028              		.syntax unified
 2029              		.thumb
 2030              		.thumb_func
 2032              	HAL_RCC_CSSCallback:
 2033              		.fnstart
 2034              	.LFB248:
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief This function handles the RCC CSS interrupt request.
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @note This API should be called under the NMI_Handler().
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 60


1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** void HAL_RCC_NMI_IRQHandler(void)
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check RCC CSSF flag  */
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* RCC Clock Security System interrupt user callback */
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     HAL_RCC_CSSCallback();
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     /* Clear RCC CSS pending bit */
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** /**
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @brief  RCC Clock Security System interrupt callback
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   * @retval None
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   */
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** __weak void HAL_RCC_CSSCallback(void)
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** {
 2035              		.loc 1 1100 1 is_stmt 1 view -0
 2036              		.cfi_startproc
 2037              		@ args = 0, pretend = 0, frame = 0
 2038              		@ frame_needed = 0, uses_anonymous_args = 0
 2039              		@ link register save eliminated.
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* NOTE : This function Should not be modified, when the callback is needed,
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****             the HAL_RCC_CSSCallback could be implemented in the user file
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****    */
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** }
 2040              		.loc 1 1104 1 is_stmt 0 view .LVU611
 2041 0000 7047     		bx	lr
 2042              		.cfi_endproc
 2043              	.LFE248:
 2044              		.cantunwind
 2045              		.fnend
 2047              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2048              		.align	1
 2049              		.global	HAL_RCC_NMI_IRQHandler
 2050              		.syntax unified
 2051              		.thumb
 2052              		.thumb_func
 2054              	HAL_RCC_NMI_IRQHandler:
 2055              		.fnstart
 2056              	.LFB247:
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   /* Check RCC CSSF flag  */
 2057              		.loc 1 1083 1 is_stmt 1 view -0
 2058              		.cfi_startproc
 2059              		@ args = 0, pretend = 0, frame = 0
 2060              		@ frame_needed = 0, uses_anonymous_args = 0
 2061 0000 08B5     		push	{r3, lr}
 2062              		.save {r3, lr}
 2063              	.LCFI16:
 2064              		.cfi_def_cfa_offset 8
 2065              		.cfi_offset 3, -8
 2066              		.cfi_offset 14, -4
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 2067              		.loc 1 1085 3 view .LVU613
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 61


 2068              		.loc 1 1085 6 is_stmt 0 view .LVU614
 2069 0002 064B     		ldr	r3, .L187
 2070 0004 DB68     		ldr	r3, [r3, #12]
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   {
 2071              		.loc 1 1085 3 view .LVU615
 2072 0006 13F0800F 		tst	r3, #128
 2073 000a 00D1     		bne	.L186
 2074              	.L183:
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 2075              		.loc 1 1093 1 view .LVU616
 2076 000c 08BD     		pop	{r3, pc}
 2077              	.L186:
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 2078              		.loc 1 1088 5 is_stmt 1 view .LVU617
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 2079              		.loc 1 1088 24 is_stmt 0 view .LVU618
 2080 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2081              	.LVL107:
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp ****   }
 2082              		.loc 1 1091 5 is_stmt 1 view .LVU619
 2083 0012 024B     		ldr	r3, .L187
 2084 0014 8022     		movs	r2, #128
 2085 0016 9A73     		strb	r2, [r3, #14]
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.cpp **** 
 2086              		.loc 1 1093 1 is_stmt 0 view .LVU620
 2087 0018 F8E7     		b	.L183
 2088              	.L188:
 2089 001a 00BF     		.align	2
 2090              	.L187:
 2091 001c 00380240 		.word	1073887232
 2092              		.cfi_endproc
 2093              	.LFE247:
 2094              		.fnend
 2096              		.text
 2097              	.Letext0:
 2098              		.file 2 "c:\\users\\huawei\\desktop\\workspace\\stm32\\vs code tools\\arm-gnu-toolchain-12.2.rel1-
 2099              		.file 3 "c:\\users\\huawei\\desktop\\workspace\\stm32\\vs code tools\\arm-gnu-toolchain-12.2.rel1-
 2100              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2101              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 2102              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2103              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2104              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2105              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2106              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2107              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 62


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_rcc.cpp
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:21     .text.HAL_RCC_DeInit:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:27     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
   .ARM.exidx.text.HAL_RCC_DeInit:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:45     .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:51     .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:602    .text.HAL_RCC_OscConfig:00000294 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:608    .text.HAL_RCC_OscConfig:000002a0 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:931    .text.HAL_RCC_OscConfig:00000400 $d
.ARM.exidx.text.HAL_RCC_OscConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:938    .text.HAL_RCC_MCOConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:944    .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1113   .text.HAL_RCC_MCOConfig:00000090 $d
.ARM.exidx.text.HAL_RCC_MCOConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1121   .text.HAL_RCC_EnableCSS:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1127   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1145   .text.HAL_RCC_EnableCSS:00000008 $d
.ARM.exidx.text.HAL_RCC_EnableCSS:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1152   .text.HAL_RCC_DisableCSS:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1158   .text.HAL_RCC_DisableCSS:00000000 HAL_RCC_DisableCSS
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1176   .text.HAL_RCC_DisableCSS:00000008 $d
.ARM.exidx.text.HAL_RCC_DisableCSS:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1184   .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1190   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1323   .text.HAL_RCC_GetSysClockFreq:000000d0 $d
.ARM.exidx.text.HAL_RCC_GetSysClockFreq:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1332   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1338   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1634   .text.HAL_RCC_ClockConfig:0000014c $d
.ARM.exidx.text.HAL_RCC_ClockConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1644   .text.HAL_RCC_GetHCLKFreq:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1650   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1666   .text.HAL_RCC_GetHCLKFreq:00000008 $d
.ARM.exidx.text.HAL_RCC_GetHCLKFreq:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1673   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1679   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1709   .text.HAL_RCC_GetPCLK1Freq:00000018 $d
.ARM.exidx.text.HAL_RCC_GetPCLK1Freq:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1717   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1723   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1753   .text.HAL_RCC_GetPCLK2Freq:00000018 $d
.ARM.exidx.text.HAL_RCC_GetPCLK2Freq:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1761   .text.HAL_RCC_GetOscConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1767   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1948   .text.HAL_RCC_GetOscConfig:000000c8 $d
.ARM.exidx.text.HAL_RCC_GetOscConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1955   .text.HAL_RCC_GetClockConfig:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:1961   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:2018   .text.HAL_RCC_GetClockConfig:00000034 $d
.ARM.exidx.text.HAL_RCC_GetClockConfig:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:2026   .text.HAL_RCC_CSSCallback:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:2032   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
.ARM.exidx.text.HAL_RCC_CSSCallback:00000000 $d
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:2048   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:2054   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
C:\Users\huawei\AppData\Local\Temp\cccLwLux.s:2091   .text.HAL_RCC_NMI_IRQHandler:0000001c $d
ARM GAS  C:\Users\huawei\AppData\Local\Temp\cccLwLux.s 			page 63


.ARM.extab.text.HAL_RCC_NMI_IRQHandler:00000000 $d
.ARM.exidx.text.HAL_RCC_NMI_IRQHandler:00000000 $d

UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_unwind_cpp_pr0
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
__aeabi_unwind_cpp_pr1
