// Generated by CIRCT firtool-1.62.0
// VCS coverage exclude_file
module mem_65536x2(
  input  [15:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [1:0]  R0_data,
  input  [15:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [1:0]  R1_data,
  input  [15:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [1:0]  W0_data
);

  reg [1:0]  Memory[0:65535];
  reg        _R0_en_d0;
  reg [15:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [15:0] _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 2'bx;
endmodule

module PHT_memory(
  input         clock,
  input  [15:0] io_addrA,
  output [15:0] io_readDataA,
  input  [15:0] io_addrB,
  output [15:0] io_readDataB,
  input  [15:0] io_addrC,
  input  [1:0]  io_writeDataC,
  input         io_writeEnableC
);

  wire [1:0] _mem_ext_R0_data;
  wire [1:0] _mem_ext_R1_data;
  mem_65536x2 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrA),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrC),
    .W0_en   (io_writeEnableC),
    .W0_clk  (clock),
    .W0_data (io_writeDataC)
  );
  assign io_readDataA = {14'h0, _mem_ext_R1_data};
  assign io_readDataB = {14'h0, _mem_ext_R0_data};
endmodule

module gshare(
  input         clock,
  input  [15:0] io_predict_GHR,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_T_NT,
                io_valid,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input         io_commit_T_NT,
  input  [15:0] io_commit_GHR
);

  wire [15:0] _PHT_io_readDataA;
  wire [15:0] _PHT_io_readDataB;
  wire [15:0] hashed_predict_addr = io_predict_PC[15:0] ^ io_predict_GHR;
  wire [15:0] hashed_commit_addr = io_commit_fetch_PC[15:0] ^ io_commit_GHR;
  reg         io_valid_REG;
  reg  [15:0] PHT_io_addrC_REG;
  reg         PHT_io_writeEnableC_REG;
  reg         REG;
  always @(posedge clock) begin
    io_valid_REG <= io_predict_valid;
    PHT_io_addrC_REG <= hashed_commit_addr;
    PHT_io_writeEnableC_REG <= io_commit_valid;
    REG <= io_commit_T_NT;
  end // always @(posedge)
  PHT_memory PHT (
    .clock           (clock),
    .io_addrA        (hashed_predict_addr),
    .io_readDataA    (_PHT_io_readDataA),
    .io_addrB        (hashed_commit_addr),
    .io_readDataB    (_PHT_io_readDataB),
    .io_addrC        (PHT_io_addrC_REG),
    .io_writeDataC
      (REG
         ? (_PHT_io_readDataB[1:0] != 2'h3
              ? _PHT_io_readDataB[1:0] + 2'h1
              : _PHT_io_readDataB[1:0])
         : (|(_PHT_io_readDataB[1:0]))
             ? _PHT_io_readDataB[1:0] - 2'h1
             : _PHT_io_readDataB[1:0]),
    .io_writeEnableC (PHT_io_writeEnableC_REG)
  );
  assign io_T_NT = _PHT_io_readDataA[1];
  assign io_valid = io_valid_REG;
endmodule

// VCS coverage exclude_file
module mem_4096x56(
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [55:0] R0_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [55:0] W0_data
);

  reg [55:0] Memory[0:4095];
  reg        _R0_en_d0;
  reg [11:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 56'bx;
endmodule

module hash_BTB_mem(
  input         clock,
                reset,
  input  [11:0] io_rd_addr,
  output        io_data_out_BTB_valid,
  output [17:0] io_data_out_BTB_tag,
  output [31:0] io_data_out_BTB_target,
  output [2:0]  io_data_out_BTB_br_type,
  input  [11:0] io_wr_addr,
  input         io_wr_en,
  input  [17:0] io_data_in_BTB_tag,
  input  [31:0] io_data_in_BTB_target,
  input  [2:0]  io_data_in_BTB_br_type,
  input  [1:0]  io_data_in_BTB_fetch_packet_index
);

  wire [55:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg         din_buff_BTB_valid;
  reg  [17:0] din_buff_BTB_tag;
  reg  [31:0] din_buff_BTB_target;
  reg  [2:0]  din_buff_BTB_br_type;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff_BTB_valid <= 1'h0;
      din_buff_BTB_tag <= 18'h0;
      din_buff_BTB_target <= 32'h0;
      din_buff_BTB_br_type <= 3'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff_BTB_valid <= 1'h1;
      din_buff_BTB_tag <= io_data_in_BTB_tag;
      din_buff_BTB_target <= io_data_in_BTB_target;
      din_buff_BTB_br_type <= io_data_in_BTB_br_type;
    end
  end // always @(posedge)
  mem_4096x56 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data
      ({io_data_in_BTB_fetch_packet_index,
        io_data_in_BTB_br_type,
        io_data_in_BTB_target,
        io_data_in_BTB_tag,
        1'h1})
  );
  assign io_data_out_BTB_valid = hazard_reg ? din_buff_BTB_valid : _mem_ext_R0_data[0];
  assign io_data_out_BTB_tag = hazard_reg ? din_buff_BTB_tag : _mem_ext_R0_data[18:1];
  assign io_data_out_BTB_target =
    hazard_reg ? din_buff_BTB_target : _mem_ext_R0_data[50:19];
  assign io_data_out_BTB_br_type =
    hazard_reg ? din_buff_BTB_br_type : _mem_ext_R0_data[53:51];
endmodule

module hash_BTB(
  input         clock,
                reset,
  input  [31:0] io_predict_PC,
  output        io_BTB_hit,
                io_BTB_output_BTB_valid,
  output [31:0] io_BTB_output_BTB_target,
  output [2:0]  io_BTB_output_BTB_br_type,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input  [2:0]  io_commit_br_type,
  input  [1:0]  io_commit_fetch_packet_index,
  input  [31:0] io_commit_expected_PC
);

  wire        _BTB_memory_io_data_out_BTB_valid;
  wire [17:0] _BTB_memory_io_data_out_BTB_tag;
  reg  [15:0] io_BTB_hit_REG;
  always @(posedge clock)
    io_BTB_hit_REG <= io_predict_PC[31:16];
  hash_BTB_mem BTB_memory (
    .clock                             (clock),
    .reset                             (reset),
    .io_rd_addr                        (io_predict_PC[15:4]),
    .io_data_out_BTB_valid             (_BTB_memory_io_data_out_BTB_valid),
    .io_data_out_BTB_tag               (_BTB_memory_io_data_out_BTB_tag),
    .io_data_out_BTB_target            (io_BTB_output_BTB_target),
    .io_data_out_BTB_br_type           (io_BTB_output_BTB_br_type),
    .io_wr_addr                        (io_commit_fetch_PC[15:4]),
    .io_wr_en                          (io_commit_valid),
    .io_data_in_BTB_tag                ({2'h0, io_commit_fetch_PC[31:16]}),
    .io_data_in_BTB_target             (io_commit_expected_PC),
    .io_data_in_BTB_br_type            (io_commit_br_type),
    .io_data_in_BTB_fetch_packet_index (io_commit_fetch_packet_index)
  );
  assign io_BTB_hit =
    {2'h0, io_BTB_hit_REG} == _BTB_memory_io_data_out_BTB_tag
    & _BTB_memory_io_data_out_BTB_valid;
  assign io_BTB_output_BTB_valid = _BTB_memory_io_data_out_BTB_valid;
endmodule

// VCS coverage exclude_file
module mem_128x39(
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:127];
  reg        _R0_en_d0;
  reg [6:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 39'bx;
endmodule

module SDPReadWriteSmem(
  input         clock,
                reset,
  input  [6:0]  io_rd_addr,
  output [38:0] io_data_out,
  input  [6:0]  io_wr_addr,
  input         io_wr_en,
  input  [38:0] io_data_in
);

  wire [38:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [38:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 39'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_128x39 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module RAS(
  input         clock,
                reset,
  input  [31:0] io_wr_addr,
  input         io_wr_valid,
                io_rd_valid,
  input  [6:0]  io_revert_NEXT,
                io_revert_TOS,
  input         io_revert_valid,
  output [31:0] io_ret_addr,
  output [6:0]  io_NEXT,
                io_TOS
);

  wire [6:0]  NOS;
  wire [38:0] _RAS_memory_io_data_out;
  reg  [6:0]  NEXT;
  reg  [6:0]  TOS;
  assign NOS = _RAS_memory_io_data_out[38:32];
  always @(posedge clock) begin
    if (reset) begin
      NEXT <= 7'h0;
      TOS <= 7'h0;
    end
    else if (io_revert_valid) begin
      NEXT <= io_revert_NEXT;
      TOS <= io_revert_TOS;
    end
    else if (io_wr_valid) begin
      NEXT <= NEXT + 7'h1;
      TOS <= NEXT;
    end
    else if (io_rd_valid)
      TOS <= NOS;
  end // always @(posedge)
  SDPReadWriteSmem RAS_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr
      (io_wr_valid ? NEXT : io_rd_valid ? NOS : io_revert_valid ? io_revert_TOS : TOS),
    .io_data_out (_RAS_memory_io_data_out),
    .io_wr_addr  (NEXT),
    .io_wr_en    (io_wr_valid),
    .io_data_in  ({TOS, io_wr_addr})
  );
  assign io_ret_addr = _RAS_memory_io_data_out[31:0];
  assign io_NEXT = NEXT;
  assign io_TOS = TOS;
endmodule

module BP(
  input         clock,
                reset,
  output        io_predict_ready,
  input         io_predict_valid,
  input  [31:0] io_predict_bits,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input         io_commit_T_NT,
  input  [2:0]  io_commit_br_type,
  input  [1:0]  io_commit_fetch_packet_index,
  input         io_commit_is_misprediction,
  input  [31:0] io_commit_expected_PC,
  input  [15:0] io_commit_GHR,
  input  [6:0]  io_commit_TOS,
                io_commit_NEXT,
  input  [3:0]  io_commit_RAT_IDX,
  input  [31:0] io_RAS_update_call_addr,
  input         io_RAS_update_call,
                io_RAS_update_ret,
  output [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  output [31:0] io_RAS_read_ret_addr,
  input  [15:0] io_GHR,
  input         io_prediction_ready,
  output        io_prediction_valid,
                io_prediction_bits_hit,
  output [31:0] io_prediction_bits_target,
  output [2:0]  io_prediction_bits_br_type,
  output [3:0]  io_prediction_bits_br_mask,
  output [15:0] io_prediction_bits_GHR,
  output        io_prediction_bits_T_NT
);

  wire _BTB_io_BTB_output_BTB_valid;
  wire _gshare_io_valid;
  gshare gshare (
    .clock              (clock),
    .io_predict_GHR     (io_GHR),
    .io_predict_PC      (io_predict_bits),
    .io_predict_valid   (io_predict_valid),
    .io_T_NT            (io_prediction_bits_T_NT),
    .io_valid           (_gshare_io_valid),
    .io_commit_valid    ((|io_commit_br_type) & io_commit_valid),
    .io_commit_fetch_PC (io_commit_fetch_PC),
    .io_commit_T_NT     (io_commit_T_NT),
    .io_commit_GHR      (io_commit_GHR)
  );
  hash_BTB BTB (
    .clock                        (clock),
    .reset                        (reset),
    .io_predict_PC                (io_predict_bits),
    .io_BTB_hit                   (io_prediction_bits_hit),
    .io_BTB_output_BTB_valid      (_BTB_io_BTB_output_BTB_valid),
    .io_BTB_output_BTB_target     (io_prediction_bits_target),
    .io_BTB_output_BTB_br_type    (io_prediction_bits_br_type),
    .io_commit_valid              (io_commit_T_NT & io_commit_valid),
    .io_commit_fetch_PC           (io_commit_fetch_PC),
    .io_commit_br_type            (io_commit_br_type),
    .io_commit_fetch_packet_index (io_commit_fetch_packet_index),
    .io_commit_expected_PC        (io_commit_expected_PC)
  );
  RAS RAS (
    .clock           (clock),
    .reset           (reset),
    .io_wr_addr      (io_RAS_update_call_addr),
    .io_wr_valid     (io_RAS_update_call & ~io_commit_is_misprediction),
    .io_rd_valid     (io_RAS_update_ret & ~io_commit_is_misprediction),
    .io_revert_NEXT  (io_commit_NEXT),
    .io_revert_TOS   (io_commit_TOS),
    .io_revert_valid (io_commit_is_misprediction),
    .io_ret_addr     (io_RAS_read_ret_addr),
    .io_NEXT         (io_RAS_read_NEXT),
    .io_TOS          (io_RAS_read_TOS)
  );
  assign io_predict_ready = io_prediction_ready & ~io_commit_is_misprediction;
  assign io_prediction_valid = _BTB_io_BTB_output_BTB_valid & _gshare_io_valid;
  assign io_prediction_bits_br_mask = 4'h0;
  assign io_prediction_bits_GHR = io_GHR;
endmodule

