package LWC

import chisel3._
import chisel3.util._

import LWC.Permutation

class HashEngine extends Module { //assuming rate of 64, to be modulated
  val io = IO(new Bundle {
    val M = Input(UInt(64.W))
    val accept = Input(Bool())
    val finalMessage = Input(Bool())//both final message input and compute hash requirement
    val H = Output(UInt(64.W))// Size of rate possibly, Will be 256 in Hash or HashA arrangement
    val data_ready = Output(Bool())
    //val opMode = Input(UInt(1.W))
  })
    //ROM for arrangements of ASCON
    val PrecomputedStates = BigInt("ee9398aadb67f03d8bb21831c60f1002b48a92db98d5da6243189921b8f8e3e8348fa5c9d525e140",16).U//RegInit(VecInit(Seq(BigInt("ee9398aadb67f03d8bb21831c60f1002b48a92db98d5da6243189921b8f8e3e8348fa5c9d525e140",16),0).map(_.asUInt(320.W))))//fill with precomputed states for a given arrangement
    val aSets = 12.U//RegInit(VecInit(Seq(12,12).map(_.asUInt(4.W))))//fill with a rounds for arragements
    val bSets = 12.U//RegInit(VecInit(Seq(12,8).map(_.asUInt(4.W))))//fill with b rounds for arragements
    val desiredLength = 256.U//RegInit(VecInit(Seq.fill(2)(256.U(16.W))))//fill with hash output lengths

    //states for rate and capacity
    val State = RegInit(0.U(320.W))
    val outState = RegInit(0.U(64.W))//size of rate

    //FSM for running engine and flags
    val startup :: messagestage :: runperm :: computehash :: complete :: Nil = Enum(5)
    val curr_state = RegInit(startup)
    val rounds = RegInit(0.U(4.W))
    val firstCH = RegInit(0.U(1.W))
    
    //Module and module wires
    val i = RegInit(0.U(4.W))
    val count = Counter(5)

    //length
    val length = RegInit(0.U(16.W))

    io.H := outState
    
    switch(curr_state){
        is(startup){
            State := PrecomputedStates//(io.opMode)
            length := desiredLength//(io.opMode)
            curr_state := messagestage

        }
        is(messagestage){
            when(io.accept){
                State := State ^ Cat(io.M,0.U(256.W))
                curr_state := runperm
                i := 0.U
                when(count.value === 0.U){
                    count.inc()
                }
            }
        }
        is(runperm){
            when(io.finalMessage && (firstCH === 0.U)){
                rounds := aSets//(io.opMode)//a
            }
            .otherwise{
                rounds := bSets//(io.opMode)//b
            }
            val perm = Module(new Permutation())
            perm.io.EN_IN := true.B
            perm.io.i := i
            perm.io.a := aSets//(io.opMode)
            perm.io.b := rounds //depends on a or b round
            perm.io.State := State
            count.inc()
            when(count.value === 0.U){ //perm is done
                i := i + 1.U
                State := perm.io.StateR
                when(i === rounds - 1.U){ //finished expected rounds
                    perm.io.EN_IN := false.B
                    when(io.finalMessage){
                        curr_state := computehash
                    }
                    .otherwise{
                        curr_state := messagestage
                    }
                }
            }
        }
        is(computehash){
            firstCH := 1.U
            outState := State(319,256)
            i := 0.U
            length := length - 64.U //length - rate
            when(count.value === 0.U){ 
                count.inc()
            }
            when(length === 64.U){//size of rate thus final cycle
                curr_state := complete
            }
            .otherwise{
                curr_state := runperm
            }
        }
        is(complete){
            curr_state := complete//is done
        }
    }

    when(io.H === outState){
        io.data_ready := true.B
    }
    .otherwise{
        io.data_ready := false.B
    }
}