
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v' to AST representation.
Storing AST representation for module `$abstract\pfd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v' to AST representation.
Storing AST representation for module `$abstract\loop_filter'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v' to AST representation.
Storing AST representation for module `$abstract\dco_nco'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v' to AST representation.
Storing AST representation for module `$abstract\divider'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v' to AST representation.
Storing AST representation for module `$abstract\pll_top'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

8. Executing AST frontend in derive mode using pre-parsed AST for module `\pll_top'.
Generating RTLIL representation for module `\pll_top'.

8.1. Analyzing design hierarchy..
Top module:  \pll_top

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\divider'.
Generating RTLIL representation for module `\divider'.

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dco_nco'.
Generating RTLIL representation for module `\dco_nco'.

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\loop_filter'.
Generating RTLIL representation for module `\loop_filter'.

8.5. Executing AST frontend in derive mode using pre-parsed AST for module `\pfd'.
Generating RTLIL representation for module `\pfd'.

8.6. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd

8.7. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd
Removing unused module `$abstract\pll_top'.
Removing unused module `$abstract\divider'.
Removing unused module `$abstract\dco_nco'.
Removing unused module `$abstract\loop_filter'.
Removing unused module `$abstract\pfd'.
Removed 5 unused modules.
Renaming module pll_top to pll_top.

9. Generating Graphviz representation of design.
Writing dot description to `/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/06-yosys-synthesis/hierarchy.dot'.
Dumping module pll_top to page 1.

10. Executing TRIBUF pass.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd

11.2. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd
Removed 0 unused modules.

12. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

13. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1 in module pll_top.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19 in module loop_filter.
Marked 1 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13 in module dco_nco.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5 in module divider.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29 in module pfd.
Marked 1 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25 in module pfd.
Removed a total of 0 dead cases.

14. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 0 assignments to connections.

15. Executing PROC_INIT pass (extract init attributes).

16. Executing PROC_ARST pass (detect async resets in processes).

17. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

18. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
     1/3: $0\dynamic_ki[4:0]
     2/3: $0\dynamic_kp[4:0]
     3/3: $0\unlock_timer[5:0]
Creating decoders for process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
     1/4: $0\zero_error_count[4:0]
     2/4: $0\integrator[31:0]
     3/4: $0\dco_ctrl[31:0]
     4/4: $0\lock_detect[0:0]
Creating decoders for process `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
     1/1: $0\accumulator[31:0]
Creating decoders for process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
     1/2: $0\clk_out[0:0]
     2/2: $0\counter[31:0]
Creating decoders for process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
     1/3: $0\sample_en[0:0]
     2/3: $0\state[1:0]
     3/3: $0\error_out[3:0]
Creating decoders for process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
     1/2: $0\fb_sync[2:0]
     2/2: $0\ref_sync[2:0]

19. Executing PROC_DLATCH pass (convert process syncs to latches).

20. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pll_top.\dynamic_kp' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\pll_top.\dynamic_ki' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\pll_top.\unlock_timer' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\loop_filter.\lock_detect' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\loop_filter.\dco_ctrl' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\loop_filter.\integrator' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\loop_filter.\zero_error_count' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$152' with positive edge clock.
Creating register for signal `\dco_nco.\accumulator' using process `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `\divider.\clk_out' using process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\divider.\counter' using process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
  created $dff cell `$procdff$155' with positive edge clock.
Creating register for signal `\pfd.\error_out' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$156' with positive edge clock.
Creating register for signal `\pfd.\sample_en' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\pfd.\state' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\pfd.\ref_sync' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\pfd.\fb_sync' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
  created $dff cell `$procdff$160' with positive edge clock.

21. Executing PROC_MEMWR pass (convert process memory writes to cells).

22. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
Removing empty process `pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
Found and cleaned up 4 empty switches in `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
Removing empty process `loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
Found and cleaned up 1 empty switch in `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
Removing empty process `dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
Found and cleaned up 3 empty switches in `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
Removing empty process `divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
Found and cleaned up 6 empty switches in `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
Removing empty process `pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
Found and cleaned up 1 empty switch in `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
Removing empty process `pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
Cleaned up 18 empty switches.

23. Executing CHECK pass (checking for obvious problems).
Checking module pll_top...
Checking module loop_filter...
Checking module dco_nco...
Checking module divider...
Checking module pfd...
Found and reported 0 problems.

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~3 debug messages>
Optimizing module loop_filter.
<suppressed ~5 debug messages>
Optimizing module dco_nco.
<suppressed ~1 debug messages>
Optimizing module divider.
<suppressed ~3 debug messages>
Optimizing module pfd.
<suppressed ~7 debug messages>

25. Executing FLATTEN pass (flatten design).
Deleting now unused module loop_filter.
Deleting now unused module dco_nco.
Deleting now unused module divider.
Deleting now unused module pfd.
<suppressed ~4 debug messages>

26. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 6 unused cells and 63 unused wires.
<suppressed ~7 debug messages>

28. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

33. Executing OPT_DFF pass (perform DFF optimizations).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

35. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

36. Rerunning OPT passes. (Maybe there is more to do…)

37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

40. Executing OPT_DFF pass (perform DFF optimizations).

41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

42. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

43. Executing FSM pass (extract and optimize FSM).

43.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking pll_top.dynamic_ki as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking pll_top.dynamic_kp as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking pll_top.pfd_inst.error_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register pll_top.pfd_inst.state.

43.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\pfd_inst.state' from module `\pll_top'.
  found $dff cell for state register: $flatten\pfd_inst.$procdff$158
  root of input selection tree: $flatten\pfd_inst.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst_n
  found state code: 2'00
  found ctrl input: $flatten\pfd_inst.$procmux$119_CMP
  found ctrl input: $flatten\pfd_inst.$procmux$122_CMP
  found ctrl input: $flatten\pfd_inst.$procmux$128_CMP
  found ctrl input: \pfd_inst.ref_rise
  found ctrl input: \pfd_inst.fb_rise
  found ctrl input: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:46$32_Y
  found ctrl input: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:47$34_Y
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\pfd_inst.$procmux$128_CMP
  found ctrl output: $flatten\pfd_inst.$procmux$122_CMP
  found ctrl output: $flatten\pfd_inst.$procmux$119_CMP
  ctrl inputs: { \pfd_inst.ref_rise \pfd_inst.fb_rise $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:46$32_Y $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:47$34_Y \rst_n }
  ctrl outputs: { $flatten\pfd_inst.$0\state[1:0] $flatten\pfd_inst.$procmux$119_CMP $flatten\pfd_inst.$procmux$122_CMP $flatten\pfd_inst.$procmux$128_CMP }
  transition:       2'00 5'----0 ->       2'00 5'00001
  transition:       2'00 5'--001 ->       2'00 5'00001
  transition:       2'00 5'--011 ->       2'10 5'10001
  transition:       2'00 5'--1-1 ->       2'01 5'01001
  transition:       2'10 5'----0 ->       2'00 5'00100
  transition:       2'10 5'0---1 ->       2'10 5'10100
  transition:       2'10 5'1---1 ->       2'00 5'00100
  transition:       2'01 5'----0 ->       2'00 5'00010
  transition:       2'01 5'-0--1 ->       2'01 5'01010
  transition:       2'01 5'-1--1 ->       2'00 5'00010

43.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pfd_inst.state$165' from module `\pll_top'.

43.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

43.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pfd_inst.state$165' from module `\pll_top'.
  Removing unused output signal $flatten\pfd_inst.$0\state[1:0] [0].
  Removing unused output signal $flatten\pfd_inst.$0\state[1:0] [1].

43.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\pfd_inst.state$165' from module `\pll_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

43.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\pfd_inst.state$165' from module `pll_top':
-------------------------------------

  Information on FSM $fsm$\pfd_inst.state$165 (\pfd_inst.state):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rst_n
    1: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:47$34_Y
    2: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:46$32_Y
    3: \pfd_inst.fb_rise
    4: \pfd_inst.ref_rise

  Output signals:
    0: $flatten\pfd_inst.$procmux$128_CMP
    1: $flatten\pfd_inst.$procmux$122_CMP
    2: $flatten\pfd_inst.$procmux$119_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'001
      1:     0 5'--001   ->     0 3'001
      2:     0 5'--011   ->     1 3'001
      3:     0 5'--1-1   ->     2 3'001
      4:     1 5'----0   ->     0 3'100
      5:     1 5'1---1   ->     0 3'100
      6:     1 5'0---1   ->     1 3'100
      7:     2 5'----0   ->     0 3'010
      8:     2 5'-1--1   ->     0 3'010
      9:     2 5'-0--1   ->     2 3'010

-------------------------------------

43.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\pfd_inst.state$165' from module `\pll_top'.

44. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~1 debug messages>

45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

49. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$148 ($dff) from module pll_top (D = $procmux$54_Y, Q = \unlock_timer, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$207 ($sdff) from module pll_top (D = $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4_Y [5:0], Q = \unlock_timer).
Adding SRST signal on $procdff$147 ($dff) from module pll_top (D = $procmux$39_Y [2], Q = \dynamic_ki [2], rval = 1'1).
Adding SRST signal on $procdff$147 ($dff) from module pll_top (D = { $procmux$36_Y [4:3] $procmux$36_Y [1:0] }, Q = { \dynamic_ki [4:3] \dynamic_ki [1:0] }, rval = 4'0101).
Adding SRST signal on $procdff$146 ($dff) from module pll_top (D = $procmux$48_Y [4:2], Q = \dynamic_kp [4:2], rval = 3'100).
Adding SRST signal on $procdff$146 ($dff) from module pll_top (D = $procmux$45_Y [1:0], Q = \dynamic_kp [1:0], rval = 2'01).
Adding SRST signal on $flatten\pfd_inst.$procdff$160 ($dff) from module pll_top (D = { \pfd_inst.fb_sync [1:0] \div_inst.clk_out }, Q = \pfd_inst.fb_sync, rval = 3'000).
Adding SRST signal on $flatten\pfd_inst.$procdff$159 ($dff) from module pll_top (D = { \pfd_inst.ref_sync [1:0] \ref_clk }, Q = \pfd_inst.ref_sync, rval = 3'000).
Adding SRST signal on $flatten\pfd_inst.$procdff$156 ($dff) from module pll_top (D = $flatten\pfd_inst.$procmux$133_Y, Q = \pfd_inst.error_out, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$227 ($sdff) from module pll_top (D = $flatten\pfd_inst.$procmux$133_Y, Q = \pfd_inst.error_out).
Adding SRST signal on $flatten\lf_inst.$procdff$152 ($dff) from module pll_top (D = $flatten\lf_inst.$procmux$68_Y, Q = \lf_inst.zero_error_count, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$231 ($sdff) from module pll_top (D = $flatten\lf_inst.$procmux$66_Y, Q = \lf_inst.zero_error_count).
Adding EN signal on $flatten\lf_inst.$procdff$151 ($dff) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0], Q = \lf_inst.integrator).
Adding EN signal on $flatten\lf_inst.$procdff$150 ($dff) from module pll_top (D = $flatten\lf_inst.$0\dco_ctrl[31:0], Q = \lf_inst.dco_ctrl).
Adding SRST signal on $flatten\lf_inst.$procdff$149 ($dff) from module pll_top (D = $flatten\lf_inst.$procmux$89_Y, Q = \lf_inst.lock_detect, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$243 ($sdff) from module pll_top (D = $flatten\lf_inst.$procmux$87_Y, Q = \lf_inst.lock_detect).
Adding SRST signal on $flatten\div_inst.$procdff$155 ($dff) from module pll_top (D = $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9_Y, Q = \div_inst.counter, rval = 0).
Adding SRST signal on $flatten\div_inst.$procdff$154 ($dff) from module pll_top (D = $flatten\div_inst.$procmux$101_Y, Q = \div_inst.clk_out, rval = 1'0).
Adding SRST signal on $flatten\dco_inst.$procdff$153 ($dff) from module pll_top (D = $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15_Y, Q = \dco_inst.accumulator, rval = 0).

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 16 unused cells and 22 unused wires.
<suppressed ~17 debug messages>

51. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~1 debug messages>

52. Rerunning OPT passes. (Maybe there is more to do…)

53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

56. Executing OPT_DFF pass (perform DFF optimizations).

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

58. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

59. Rerunning OPT passes. (Maybe there is more to do…)

60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

63. Executing OPT_DFF pass (perform DFF optimizations).

64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

65. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

66. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 5) from mux cell pll_top.$procmux$36 ($mux).
Removed top 26 bits (of 32) from port B of cell pll_top.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:45$3 ($lt).
Removed top 31 bits (of 32) from port B of cell pll_top.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4 ($add).
Removed top 26 bits (of 32) from port Y of cell pll_top.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4 ($add).
Removed top 2 bits (of 5) from mux cell pll_top.$procmux$39 ($mux).
Removed top 2 bits (of 3) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$177 ($eq).
Removed top 1 bits (of 2) from port B of cell pll_top.$auto$opt_dff.cc:195:make_patterns_logic$239 ($ne).
Removed top 1 bits (of 3) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$190 ($eq).
Removed top 1 bits (of 2) from port B of cell pll_top.$flatten\pfd_inst.$eq$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:24$28 ($eq).
Removed top 1 bits (of 2) from port B of cell pll_top.$flatten\pfd_inst.$eq$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:23$27 ($eq).
Removed top 1 bits (of 4) from FF cell pll_top.$auto$ff.cc:266:slice$214 ($sdff).
Removed top 1 bits (of 2) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$203 ($eq).
Removed top 31 bits (of 32) from port B of cell pll_top.$flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24 ($add).
Removed top 27 bits (of 32) from port Y of cell pll_top.$flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24 ($add).
Removed top 27 bits (of 32) from port B of cell pll_top.$flatten\lf_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:44$23 ($lt).
Removed top 28 bits (of 32) from port A of cell pll_top.$flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17 ($sshl).
Removed top 1 bits (of 5) from port B of cell pll_top.$flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17 ($sshl).
Removed top 28 bits (of 32) from port A of cell pll_top.$flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16 ($sshl).
Removed top 1 bits (of 2) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$194 ($eq).
Removed top 1 bits (of 32) from port B of cell pll_top.$flatten\div_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:25$12 ($lt).
Removed top 31 bits (of 32) from port B of cell pll_top.$flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9 ($add).
Removed top 31 bits (of 32) from port B of cell pll_top.$flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7 ($sub).
Removed top 26 bits (of 32) from wire pll_top.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4_Y.
Removed top 27 bits (of 32) from wire pll_top.$flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24_Y.
Removed top 2 bits (of 5) from wire pll_top.$procmux$36_Y.
Removed top 2 bits (of 5) from wire pll_top.$procmux$39_Y.
Removed top 1 bits (of 5) from wire pll_top.dynamic_ki.

67. Executing PEEPOPT pass (run peephole optimizers).

68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

69. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pll_top:
  creating $macc model for $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4 ($add).
  creating $macc model for $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15 ($add).
  creating $macc model for $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9 ($add).
  creating $macc model for $flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7 ($sub).
  creating $macc model for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:23$18 ($add).
  creating $macc model for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:40$21 ($add).
  creating $macc model for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24 ($add).
  creating $alu model for $macc $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24.
  creating $alu model for $macc $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:40$21.
  creating $alu model for $macc $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:23$18.
  creating $alu model for $macc $flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7.
  creating $alu model for $macc $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9.
  creating $alu model for $macc $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15.
  creating $alu model for $macc $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4.
  creating $alu model for $flatten\div_inst.$ge$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$8 ($ge): new $alu
  creating $alu model for $flatten\div_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:25$12 ($lt): new $alu
  creating $alu model for $flatten\lf_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:44$23 ($lt): new $alu
  creating $alu model for $lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:45$3 ($lt): new $alu
  creating $alu cell for $lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:45$3: $auto$alumacc.cc:485:replace_alu$265
  creating $alu cell for $flatten\lf_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:44$23: $auto$alumacc.cc:485:replace_alu$276
  creating $alu cell for $flatten\div_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:25$12: $auto$alumacc.cc:485:replace_alu$287
  creating $alu cell for $flatten\div_inst.$ge$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$8: $auto$alumacc.cc:485:replace_alu$298
  creating $alu cell for $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4: $auto$alumacc.cc:485:replace_alu$307
  creating $alu cell for $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15: $auto$alumacc.cc:485:replace_alu$310
  creating $alu cell for $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9: $auto$alumacc.cc:485:replace_alu$313
  creating $alu cell for $flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7: $auto$alumacc.cc:485:replace_alu$316
  creating $alu cell for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:23$18: $auto$alumacc.cc:485:replace_alu$319
  creating $alu cell for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:40$21: $auto$alumacc.cc:485:replace_alu$322
  creating $alu cell for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24: $auto$alumacc.cc:485:replace_alu$325
  created 11 $alu and 0 $macc cells.

70. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module pll_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17 ($sshl):
    Found 1 activation_patterns using ctrl signal { \pfd_inst.sample_en \rst_n }.
    Found 1 candidates: $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16
    Analyzing resource sharing with $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16 ($sshl):
      Found 1 activation_patterns using ctrl signal { \pfd_inst.sample_en \rst_n }.
      Activation pattern for cell $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17: { \pfd_inst.sample_en \rst_n } = 2'11
      Activation pattern for cell $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16: { \pfd_inst.sample_en \rst_n } = 2'11
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \pfd_inst.sample_en \rst_n } = 2'11
  Analyzing resource sharing options for $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16 ($sshl):
    Found 1 activation_patterns using ctrl signal { \pfd_inst.sample_en \rst_n }.
    No candidates found.

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~6 debug messages>

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$253: { $auto$rtlil.cc:2493:Not$302 $auto$rtlil.cc:2496:ReduceAnd$304 $auto$fsm_map.cc:74:implement_pattern_cache$174 }
  Optimizing cells in module \pll_top.
Performed a total of 1 changes.

75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

76. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$214 ($sdff) from module pll_top.

77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

78. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

79. Rerunning OPT passes. (Maybe there is more to do…)

80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

83. Executing OPT_DFF pass (perform DFF optimizations).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

85. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

86. Executing MEMORY pass.

86.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

86.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

86.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

86.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

86.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

86.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

86.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

86.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

86.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

86.10. Executing MEMORY_COLLECT pass (generating $mem cells).

87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

88. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~10 debug messages>

89. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

90. Executing OPT_DFF pass (perform DFF optimizations).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

92. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

93. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

96. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
    Consolidated identical input bits for $pmux cell $flatten\pfd_inst.$procmux$133:
      Old ports: A=4'0000, B=8'00011111, Y=$flatten\pfd_inst.$procmux$133_Y
      New ports: A=2'00, B=4'0111, Y=$flatten\pfd_inst.$procmux$133_Y [1:0]
      New connections: $flatten\pfd_inst.$procmux$133_Y [3:2] = { $flatten\pfd_inst.$procmux$133_Y [1] $flatten\pfd_inst.$procmux$133_Y [1] }
    Consolidated identical input bits for $mux cell $procmux$36:
      Old ports: A=3'001, B=3'101, Y=$auto$wreduce.cc:461:run$258 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$258 [2]
      New connections: $auto$wreduce.cc:461:run$258 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $procmux$45:
      Old ports: A=5'01101, B=5'10001, Y=$procmux$45_Y
      New ports: A=2'01, B=2'10, Y={ $procmux$45_Y [4] $procmux$45_Y [2] }
      New connections: { $procmux$45_Y [3] $procmux$45_Y [1:0] } = { $procmux$45_Y [2] 2'01 }
  Optimizing cells in module \pll_top.
    Consolidated identical input bits for $mux cell $procmux$39:
      Old ports: A=$auto$wreduce.cc:461:run$258 [2:0], B=3'001, Y=$auto$wreduce.cc:461:run$259 [2:0]
      New ports: A=$auto$wreduce.cc:461:run$258 [2], B=1'0, Y=$auto$wreduce.cc:461:run$259 [2]
      New connections: $auto$wreduce.cc:461:run$259 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $procmux$48:
      Old ports: A=$procmux$45_Y, B=5'01101, Y=$procmux$48_Y
      New ports: A={ $procmux$45_Y [4] $procmux$45_Y [2] }, B=2'01, Y={ $procmux$48_Y [4] $procmux$48_Y [2] }
      New connections: { $procmux$48_Y [3] $procmux$48_Y [1:0] } = { $procmux$48_Y [2] 2'01 }
  Optimizing cells in module \pll_top.
Performed a total of 5 changes.

97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

98. Executing OPT_SHARE pass.

99. Executing OPT_DFF pass (perform DFF optimizations).

100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

101. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~1 debug messages>

102. Rerunning OPT passes. (Maybe there is more to do…)

103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

104. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

106. Executing OPT_SHARE pass.

107. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$220 ($sdff) from module pll_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$220 ($sdff) from module pll_top.

108. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

109. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

110. Rerunning OPT passes. (Maybe there is more to do…)

111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

114. Executing OPT_SHARE pass.

115. Executing OPT_DFF pass (perform DFF optimizations).

116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

117. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

118. Executing TECHMAP pass (map to technology primitives).

118.1. Executing Verilog-2005 frontend: /nix/store/zxzmb2hdyjahy1lq6yglcx6sxy6zrddi-yosys-with-plugins/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/zxzmb2hdyjahy1lq6yglcx6sxy6zrddi-yosys-with-plugins/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

118.2. Continuing TECHMAP pass.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$constmap:d4a99f94d8b988315ac26cb293503cc0505d7d44$paramod$43187a314ebde2b47c7f11cbb127e22be88c3adc\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$constmap:ac9d0fd48a9d0335a0597225e1f9a3c61d54c17a$paramod$a16a8fa8f78162c64d34ed94ca636bee51eab1ff\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~2624 debug messages>

119. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~718 debug messages>

120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~480 debug messages>
Removed a total of 160 cells.

121. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$540 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [1], Q = \lf_inst.integrator [1]).
Adding EN signal on $auto$ff.cc:266:slice$541 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [2], Q = \lf_inst.integrator [2]).
Adding EN signal on $auto$ff.cc:266:slice$542 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [3], Q = \lf_inst.integrator [3]).
Adding EN signal on $auto$ff.cc:266:slice$543 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [4], Q = \lf_inst.integrator [4]).
Adding EN signal on $auto$ff.cc:266:slice$544 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [5], Q = \lf_inst.integrator [5]).
Adding EN signal on $auto$ff.cc:266:slice$545 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [6], Q = \lf_inst.integrator [6]).
Adding EN signal on $auto$ff.cc:266:slice$546 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [7], Q = \lf_inst.integrator [7]).
Adding EN signal on $auto$ff.cc:266:slice$547 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [8], Q = \lf_inst.integrator [8]).

122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 338 unused cells and 731 unused wires.
<suppressed ~339 debug messages>

123. Rerunning OPT passes (Removed registers in this run.)

124. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~13 debug messages>

125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

126. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$687 ($_DFFE_PP_) from module pll_top (D = \initial_freq [0], Q = \lf_inst.dco_ctrl [0]).

127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 1 unused cells and 24 unused wires.
<suppressed ~2 debug messages>

128. Rerunning OPT passes (Removed registers in this run.)

129. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

131. Executing OPT_DFF pass (perform DFF optimizations).

132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

133. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

135. Executing OPT_DFF pass (perform DFF optimizations).

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

137. Executing ABC pass (technology mapping using ABC).

137.1. Extracting gate netlist of module `\pll_top' to `<abc-temp-dir>/input.blif'..
Replacing 8 occurrences of constant undef bits with constant zero bits
Extracted 1443 gates and 1661 wires to a netlist network with 215 inputs and 154 outputs.

137.1.1. Executing ABC.
Running ABC command: "/nix/store/0lcxf72vg49zlzrv7vlsnv0ibna09hwx-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

137.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:               MUX cells:       65
ABC RESULTS:               NOT cells:      124
ABC RESULTS:                OR cells:      178
ABC RESULTS:              XNOR cells:       79
ABC RESULTS:               NOR cells:      145
ABC RESULTS:              NAND cells:       91
ABC RESULTS:            ANDNOT cells:      443
ABC RESULTS:               AND cells:       36
ABC RESULTS:               XOR cells:      224
ABC RESULTS:        internal signals:     1292
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      154
Removing temp directory.

138. Executing OPT pass (performing simple optimizations).

138.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~122 debug messages>

138.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

138.3. Executing OPT_DFF pass (perform DFF optimizations).

138.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 2 unused cells and 904 unused wires.
<suppressed ~5 debug messages>

138.5. Finished fast OPT passes.

139. Executing HIERARCHY pass (managing design hierarchy).

139.1. Analyzing design hierarchy..
Top module:  \pll_top

139.2. Analyzing design hierarchy..
Top module:  \pll_top
Removed 0 unused modules.

140. Executing CHECK pass (checking for obvious problems).
Checking module pll_top...
Found and reported 0 problems.

141. Printing statistics.

=== pll_top ===

   Number of wires:               1375
   Number of wire bits:           1952
   Number of public wires:          50
   Number of public wire bits:     523
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1549
     $_ANDNOT_                     441
     $_AND_                         36
     $_DFFE_PN_                     54
     $_DFFE_PP_                      9
     $_DFF_P_                        4
     $_MUX_                         63
     $_NAND_                        91
     $_NOR_                        139
     $_NOT_                        121
     $_ORNOT_                       19
     $_OR_                         178
     $_SDFFE_PN0P_                   8
     $_SDFFE_PP0P_                   6
     $_SDFF_PN0_                    40
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    32
     $_XNOR_                        79
     $_XOR_                        224
     $scopeinfo                      4

142. Generating Graphviz representation of design.
Writing dot description to `/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module pll_top to page 1.

143. Executing OPT pass (performing simple optimizations).

143.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

143.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

143.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

143.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

143.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

143.6. Executing OPT_DFF pass (perform DFF optimizations).

143.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

143.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

143.9. Finished OPT passes. (There is nothing left to do.)

144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 4 unused cells and 29 unused wires.
<suppressed ~33 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/tmp/fc5406a68b114004ac84266bc8eabd0e.lib ",
   "modules": {
      "\\pll_top": {
         "num_wires":         1346,
         "num_wire_bits":     1661,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1545,
         "num_cells_by_type": {
            "$_ANDNOT_": 441,
            "$_AND_": 36,
            "$_DFFE_PN_": 54,
            "$_DFFE_PP_": 9,
            "$_DFF_P_": 4,
            "$_MUX_": 63,
            "$_NAND_": 91,
            "$_NOR_": 139,
            "$_NOT_": 121,
            "$_ORNOT_": 19,
            "$_OR_": 178,
            "$_SDFFE_PN0P_": 8,
            "$_SDFFE_PP0P_": 6,
            "$_SDFF_PN0_": 40,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 32,
            "$_XNOR_": 79,
            "$_XOR_": 224
         }
      }
   },
      "design": {
         "num_wires":         1346,
         "num_wire_bits":     1661,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1545,
         "num_cells_by_type": {
            "$_ANDNOT_": 441,
            "$_AND_": 36,
            "$_DFFE_PN_": 54,
            "$_DFFE_PP_": 9,
            "$_DFF_P_": 4,
            "$_MUX_": 63,
            "$_NAND_": 91,
            "$_NOR_": 139,
            "$_NOT_": 121,
            "$_ORNOT_": 19,
            "$_OR_": 178,
            "$_SDFFE_PN0P_": 8,
            "$_SDFFE_PP0P_": 6,
            "$_SDFF_PN0_": 40,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 32,
            "$_XNOR_": 79,
            "$_XOR_": 224
         }
      }
}

145. Printing statistics.

=== pll_top ===

   Number of wires:               1346
   Number of wire bits:           1661
   Number of public wires:          21
   Number of public wire bits:     232
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1545
     $_ANDNOT_                     441
     $_AND_                         36
     $_DFFE_PN_                     54
     $_DFFE_PP_                      9
     $_DFF_P_                        4
     $_MUX_                         63
     $_NAND_                        91
     $_NOR_                        139
     $_NOT_                        121
     $_ORNOT_                       19
     $_OR_                         178
     $_SDFFE_PN0P_                   8
     $_SDFFE_PP0P_                   6
     $_SDFF_PN0_                    40
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    32
     $_XNOR_                        79
     $_XOR_                        224

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PN_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PN1_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

146. Executing TECHMAP pass (map to technology primitives).

146.1. Executing Verilog-2005 frontend: /Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

146.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

147. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

148. Executing TECHMAP pass (map to technology primitives).

148.1. Executing Verilog-2005 frontend: /Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

148.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

149. Executing SIMPLEMAP pass (map simple cells to gate primitives).

150. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

150.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\pll_top':
  mapped 154 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/tmp/fc5406a68b114004ac84266bc8eabd0e.lib ",
   "modules": {
      "\\pll_top": {
         "num_wires":         1510,
         "num_wire_bits":     1825,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1709,
         "area":              3275.641600,
         "num_cells_by_type": {
            "$_ANDNOT_": 441,
            "$_AND_": 36,
            "$_MUX_": 227,
            "$_NAND_": 91,
            "$_NOR_": 139,
            "$_NOT_": 121,
            "$_ORNOT_": 19,
            "$_OR_": 178,
            "$_XNOR_": 79,
            "$_XOR_": 224,
            "sky130_fd_sc_hd__dfxtp_2": 154
         }
      }
   },
      "design": {
         "num_wires":         1510,
         "num_wire_bits":     1825,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1709,
         "area":              3275.641600,
         "num_cells_by_type": {
            "$_ANDNOT_": 441,
            "$_AND_": 36,
            "$_MUX_": 227,
            "$_NAND_": 91,
            "$_NOR_": 139,
            "$_NOT_": 121,
            "$_ORNOT_": 19,
            "$_OR_": 178,
            "$_XNOR_": 79,
            "$_XOR_": 224,
            "sky130_fd_sc_hd__dfxtp_2": 154
         }
      }
}

151. Printing statistics.

=== pll_top ===

   Number of wires:               1510
   Number of wire bits:           1825
   Number of public wires:          21
   Number of public wire bits:     232
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1709
     $_ANDNOT_                     441
     $_AND_                         36
     $_MUX_                        227
     $_NAND_                        91
     $_NOR_                        139
     $_NOT_                        121
     $_ORNOT_                       19
     $_OR_                         178
     $_XNOR_                        79
     $_XOR_                        224
     sky130_fd_sc_hd__dfxtp_2      154

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\pll_top': 3275.641600
     of which used for sequential elements: 3275.641600 (100.00%)

[INFO] Using generated ABC script '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/06-yosys-synthesis/AREA_0.abc'…

152. Executing ABC pass (technology mapping using ABC).

152.1. Extracting gate netlist of module `\pll_top' to `/tmp/yosys-abc-daJMgi/input.blif'..
Extracted 1555 gates and 1777 wires to a netlist network with 220 inputs and 153 outputs.

152.1.1. Executing ABC.
Running ABC command: "/nix/store/0lcxf72vg49zlzrv7vlsnv0ibna09hwx-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-daJMgi/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-daJMgi/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-daJMgi/input.blif 
ABC: + read_lib -w /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/tmp/fc5406a68b114004ac84266bc8eabd0e.lib 
ABC: Parsing finished successfully.  Parsing time =     0.02 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/tmp/fc5406a68b114004ac84266bc8eabd0e.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.03 sec
ABC: Memory =    9.54 MB. Time =     0.03 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =   1050 (  2.7 %)   Cap = 11.1 ff (  1.1 %)   Area =     9416.53 ( 95.3 %)   Delay =  8604.46 ps  (  5.5 %)               
ABC: Path  0 --      24 : 0    6 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  16.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     617 : 4    6 sky130_fd_sc_hd__or4_2    A =   8.76  Df = 728.5 -584.1 ps  S = 155.2 ps  Cin =  1.5 ff  Cout =  18.5 ff  Cmax = 310.4 ff  G = 1168  
ABC: Path  2 --     619 : 4    5 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1358.6-1052.0 ps  S = 142.7 ps  Cin =  1.5 ff  Cout =  13.9 ff  Cmax = 310.4 ff  G =  868  
ABC: Path  3 --     621 : 4    5 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1984.2-1524.0 ps  S = 142.7 ps  Cin =  1.5 ff  Cout =  13.9 ff  Cmax = 310.4 ff  G =  868  
ABC: Path  4 --     623 : 4    6 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2620.3-1997.9 ps  S = 149.6 ps  Cin =  1.5 ff  Cout =  16.4 ff  Cmax = 310.4 ff  G = 1029  
ABC: Path  5 --     625 : 4    5 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3260.9-2469.8 ps  S = 151.0 ps  Cin =  1.5 ff  Cout =  17.0 ff  Cmax = 310.4 ff  G = 1065  
ABC: Path  6 --     687 : 4    4 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3881.8-2936.9 ps  S = 137.6 ps  Cin =  1.5 ff  Cout =  12.3 ff  Cmax = 310.4 ff  G =  777  
ABC: Path  7 --     689 : 4    6 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4524.3-3412.9 ps  S = 155.1 ps  Cin =  1.5 ff  Cout =  18.5 ff  Cmax = 310.4 ff  G = 1165  
ABC: Path  8 --     691 : 4    5 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5142.1-3876.3 ps  S = 134.7 ps  Cin =  1.5 ff  Cout =  11.7 ff  Cmax = 310.4 ff  G =  735  
ABC: Path  9 --     693 : 4    5 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5793.4-4354.3 ps  S = 161.5 ps  Cin =  1.5 ff  Cout =  20.8 ff  Cmax = 310.4 ff  G = 1318  
ABC: Path 10 --     695 : 3    3 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6295.0-4689.4 ps  S = 116.6 ps  Cin =  1.5 ff  Cout =  14.6 ff  Cmax = 310.4 ff  G =  929  
ABC: Path 11 --     700 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =6525.7 -353.4 ps  S =  59.3 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 309.5 ff  G =  396  
ABC: Path 12 --     705 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =7163.6 -578.2 ps  S =  91.2 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 13 --     709 : 4    3 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df =7472.2 -405.6 ps  S =  67.2 ps  Cin =  1.5 ff  Cout =   5.4 ff  Cmax = 270.1 ff  G =  349  
ABC: Path 14 --     752 : 4    2 sky130_fd_sc_hd__and4_2   A =  10.01  Df =7690.0 -436.7 ps  S =  73.8 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 300.3 ff  G =  449  
ABC: Path 15 --     769 : 4   33 sky130_fd_sc_hd__nand4b_2 A =  15.01  Df =8040.2 -507.0 ps  S = 406.8 ps  Cin =  3.7 ff  Cout =  53.5 ff  Cmax = 200.5 ff  G = 1406  
ABC: Path 16 --     920 : 4    1 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =8604.5 -349.7 ps  S = 477.7 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 118.1 ff  G =  760  
ABC: Start-point = pi23 (\div_val [0]).  End-point = po36 ($auto$rtlil.cc:2739:MuxGate$5811).
ABC: netlist                       : i/o =  220/  153  lat =    0  nd =  1050  edge =   2944  area =9418.53  delay =16.00  lev = 16
ABC: + write_blif /tmp/yosys-abc-daJMgi/output.blif 

152.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      124
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       67
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       93
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       77
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       11
ABC RESULTS:        internal signals:     1404
ABC RESULTS:           input signals:      220
ABC RESULTS:          output signals:      153
Removing temp directory.

153. Executing SETUNDEF pass (replace undef values with defined constants).

154. Executing HILOMAP pass (mapping to constant drivers).

155. Executing SPLITNETS pass (splitting up multi-bit signals).

156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 5 unused cells and 1828 unused wires.
<suppressed ~16 debug messages>

157. Executing INSBUF pass (insert buffer cells for connected wires).
Add pll_top/$auto$insbuf.cc:97:execute$7133: \lf_inst.integrator[0] -> \debug_dco_word [0]

158. Executing CHECK pass (checking for obvious problems).
Checking module pll_top...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-19_11-17-37/tmp/fc5406a68b114004ac84266bc8eabd0e.lib ",
   "modules": {
      "\\pll_top": {
         "num_wires":         1179,
         "num_wire_bits":     1272,
         "num_pub_wires":     129,
         "num_pub_wire_bits": 222,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1205,
         "area":              12697.177600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 3,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 30,
            "sky130_fd_sc_hd__a211oi_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 13,
            "sky130_fd_sc_hd__a21boi_2": 6,
            "sky130_fd_sc_hd__a21o_2": 40,
            "sky130_fd_sc_hd__a21oi_2": 37,
            "sky130_fd_sc_hd__a221o_2": 33,
            "sky130_fd_sc_hd__a22o_2": 19,
            "sky130_fd_sc_hd__a22oi_2": 5,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__a31o_2": 37,
            "sky130_fd_sc_hd__a31oi_2": 6,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 93,
            "sky130_fd_sc_hd__and2b_2": 13,
            "sky130_fd_sc_hd__and3_2": 49,
            "sky130_fd_sc_hd__and3b_2": 8,
            "sky130_fd_sc_hd__and4_2": 11,
            "sky130_fd_sc_hd__and4b_2": 4,
            "sky130_fd_sc_hd__and4bb_2": 33,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 154,
            "sky130_fd_sc_hd__inv_2": 28,
            "sky130_fd_sc_hd__mux2_1": 11,
            "sky130_fd_sc_hd__nand2_2": 124,
            "sky130_fd_sc_hd__nand2b_2": 10,
            "sky130_fd_sc_hd__nand3_2": 9,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 97,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 11,
            "sky130_fd_sc_hd__o211ai_2": 8,
            "sky130_fd_sc_hd__o21a_2": 11,
            "sky130_fd_sc_hd__o21ai_2": 23,
            "sky130_fd_sc_hd__o21ba_2": 6,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o221a_2": 9,
            "sky130_fd_sc_hd__o22a_2": 9,
            "sky130_fd_sc_hd__o22ai_2": 9,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 5,
            "sky130_fd_sc_hd__o31ai_2": 10,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 2,
            "sky130_fd_sc_hd__or2_2": 77,
            "sky130_fd_sc_hd__or3_2": 14,
            "sky130_fd_sc_hd__or3b_2": 7,
            "sky130_fd_sc_hd__or4_2": 16,
            "sky130_fd_sc_hd__or4b_2": 4,
            "sky130_fd_sc_hd__or4bb_2": 3,
            "sky130_fd_sc_hd__xnor2_2": 67,
            "sky130_fd_sc_hd__xor2_2": 14
         }
      }
   },
      "design": {
         "num_wires":         1179,
         "num_wire_bits":     1272,
         "num_pub_wires":     129,
         "num_pub_wire_bits": 222,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1205,
         "area":              12697.177600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 3,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 30,
            "sky130_fd_sc_hd__a211oi_2": 2,
            "sky130_fd_sc_hd__a21bo_2": 13,
            "sky130_fd_sc_hd__a21boi_2": 6,
            "sky130_fd_sc_hd__a21o_2": 40,
            "sky130_fd_sc_hd__a21oi_2": 37,
            "sky130_fd_sc_hd__a221o_2": 33,
            "sky130_fd_sc_hd__a22o_2": 19,
            "sky130_fd_sc_hd__a22oi_2": 5,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a311o_2": 3,
            "sky130_fd_sc_hd__a31o_2": 37,
            "sky130_fd_sc_hd__a31oi_2": 6,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 93,
            "sky130_fd_sc_hd__and2b_2": 13,
            "sky130_fd_sc_hd__and3_2": 49,
            "sky130_fd_sc_hd__and3b_2": 8,
            "sky130_fd_sc_hd__and4_2": 11,
            "sky130_fd_sc_hd__and4b_2": 4,
            "sky130_fd_sc_hd__and4bb_2": 33,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 154,
            "sky130_fd_sc_hd__inv_2": 28,
            "sky130_fd_sc_hd__mux2_1": 11,
            "sky130_fd_sc_hd__nand2_2": 124,
            "sky130_fd_sc_hd__nand2b_2": 10,
            "sky130_fd_sc_hd__nand3_2": 9,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 97,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 11,
            "sky130_fd_sc_hd__o211ai_2": 8,
            "sky130_fd_sc_hd__o21a_2": 11,
            "sky130_fd_sc_hd__o21ai_2": 23,
            "sky130_fd_sc_hd__o21ba_2": 6,
            "sky130_fd_sc_hd__o21bai_2": 2,
            "sky130_fd_sc_hd__o221a_2": 9,
            "sky130_fd_sc_hd__o22a_2": 9,
            "sky130_fd_sc_hd__o22ai_2": 9,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 5,
            "sky130_fd_sc_hd__o31ai_2": 10,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 2,
            "sky130_fd_sc_hd__or2_2": 77,
            "sky130_fd_sc_hd__or3_2": 14,
            "sky130_fd_sc_hd__or3b_2": 7,
            "sky130_fd_sc_hd__or4_2": 16,
            "sky130_fd_sc_hd__or4b_2": 4,
            "sky130_fd_sc_hd__or4bb_2": 3,
            "sky130_fd_sc_hd__xnor2_2": 67,
            "sky130_fd_sc_hd__xor2_2": 14
         }
      }
}

159. Printing statistics.

=== pll_top ===

   Number of wires:               1179
   Number of wire bits:           1272
   Number of public wires:         129
   Number of public wire bits:     222
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1205
     sky130_fd_sc_hd__a2111o_2       3
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2       30
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21bo_2       13
     sky130_fd_sc_hd__a21boi_2       6
     sky130_fd_sc_hd__a21o_2        40
     sky130_fd_sc_hd__a21oi_2       37
     sky130_fd_sc_hd__a221o_2       33
     sky130_fd_sc_hd__a22o_2        19
     sky130_fd_sc_hd__a22oi_2        5
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a311o_2        3
     sky130_fd_sc_hd__a31o_2        37
     sky130_fd_sc_hd__a31oi_2        6
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2        93
     sky130_fd_sc_hd__and2b_2       13
     sky130_fd_sc_hd__and3_2        49
     sky130_fd_sc_hd__and3b_2        8
     sky130_fd_sc_hd__and4_2        11
     sky130_fd_sc_hd__and4b_2        4
     sky130_fd_sc_hd__and4bb_2      33
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__dfxtp_2      154
     sky130_fd_sc_hd__inv_2         28
     sky130_fd_sc_hd__mux2_1        11
     sky130_fd_sc_hd__nand2_2      124
     sky130_fd_sc_hd__nand2b_2      10
     sky130_fd_sc_hd__nand3_2        9
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        97
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2       11
     sky130_fd_sc_hd__o211ai_2       8
     sky130_fd_sc_hd__o21a_2        11
     sky130_fd_sc_hd__o21ai_2       23
     sky130_fd_sc_hd__o21ba_2        6
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2        9
     sky130_fd_sc_hd__o22a_2         9
     sky130_fd_sc_hd__o22ai_2        9
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         5
     sky130_fd_sc_hd__o31ai_2       10
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41a_2         2
     sky130_fd_sc_hd__or2_2         77
     sky130_fd_sc_hd__or3_2         14
     sky130_fd_sc_hd__or3b_2         7
     sky130_fd_sc_hd__or4_2         16
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2       67
     sky130_fd_sc_hd__xor2_2        14

   Chip area for module '\pll_top': 12697.177600
     of which used for sequential elements: 3275.641600 (25.80%)

160. Executing Verilog backend.
Dumping module `\pll_top'.

161. Executing JSON backend.
