module REGISTER_32BIT_TB;
   wire[31:0] out;
   reg [31:0] in;
   reg 	      clk,en,write;
   REGISTER_32BIT reg1(out,write,in,clk,en);
   integer    i,j,k,l;
   initial
     begin
	$dumpfile("REGISTER_32BIT_TB.vcd");
	$dumpvars(0,REGISTER_32BIT_TB);
	
	en = 1;
	for (i = 0;i<=20;i=i+1)
	for (j = 0;j<=1;j=j+1)
	for (k = 0;k<=1;k=k+1)
	for (l = 0;l<=1;l=l+1)
	begin
	   #2;in = 1998;#2;write = k;#2;clk = l;#10;en = 1'b0;#10;en = 1'b1;
	   #10;
	end
     end
endmodule
	
