
DRAFT-LORA-BASE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b48  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000368  08005c88  08005c88  00006c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ff0  08005ff0  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  08005ff0  08005ff0  00006ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ff8  08005ff8  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ff8  08005ff8  00006ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ffc  08005ffc  00006ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006000  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000068  08006068  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08006068  00007298  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014670  00000000  00000000  00007092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003306  00000000  00000000  0001b702  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  0001ea08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f9a  00000000  00000000  0001fec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e65a  00000000  00000000  00020e62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e6a  00000000  00000000  0003f4bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b6473  00000000  00000000  00054326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010a799  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059fc  00000000  00000000  0010a7dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  001101d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000068 	.word	0x20000068
 800015c:	00000000 	.word	0x00000000
 8000160:	08005c70 	.word	0x08005c70

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000006c 	.word	0x2000006c
 800017c:	08005c70 	.word	0x08005c70

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b96a 	b.w	800051c <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	460c      	mov	r4, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14e      	bne.n	800030a <__udivmoddi4+0xaa>
 800026c:	4694      	mov	ip, r2
 800026e:	458c      	cmp	ip, r1
 8000270:	4686      	mov	lr, r0
 8000272:	fab2 f282 	clz	r2, r2
 8000276:	d962      	bls.n	800033e <__udivmoddi4+0xde>
 8000278:	b14a      	cbz	r2, 800028e <__udivmoddi4+0x2e>
 800027a:	f1c2 0320 	rsb	r3, r2, #32
 800027e:	4091      	lsls	r1, r2
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	fa0c fc02 	lsl.w	ip, ip, r2
 8000288:	4319      	orrs	r1, r3
 800028a:	fa00 fe02 	lsl.w	lr, r0, r2
 800028e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000292:	fa1f f68c 	uxth.w	r6, ip
 8000296:	fbb1 f4f7 	udiv	r4, r1, r7
 800029a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800029e:	fb07 1114 	mls	r1, r7, r4, r1
 80002a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a6:	fb04 f106 	mul.w	r1, r4, r6
 80002aa:	4299      	cmp	r1, r3
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x64>
 80002ae:	eb1c 0303 	adds.w	r3, ip, r3
 80002b2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002b6:	f080 8112 	bcs.w	80004de <__udivmoddi4+0x27e>
 80002ba:	4299      	cmp	r1, r3
 80002bc:	f240 810f 	bls.w	80004de <__udivmoddi4+0x27e>
 80002c0:	3c02      	subs	r4, #2
 80002c2:	4463      	add	r3, ip
 80002c4:	1a59      	subs	r1, r3, r1
 80002c6:	fa1f f38e 	uxth.w	r3, lr
 80002ca:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ce:	fb07 1110 	mls	r1, r7, r0, r1
 80002d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d6:	fb00 f606 	mul.w	r6, r0, r6
 80002da:	429e      	cmp	r6, r3
 80002dc:	d90a      	bls.n	80002f4 <__udivmoddi4+0x94>
 80002de:	eb1c 0303 	adds.w	r3, ip, r3
 80002e2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002e6:	f080 80fc 	bcs.w	80004e2 <__udivmoddi4+0x282>
 80002ea:	429e      	cmp	r6, r3
 80002ec:	f240 80f9 	bls.w	80004e2 <__udivmoddi4+0x282>
 80002f0:	4463      	add	r3, ip
 80002f2:	3802      	subs	r0, #2
 80002f4:	1b9b      	subs	r3, r3, r6
 80002f6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11d      	cbz	r5, 8000306 <__udivmoddi4+0xa6>
 80002fe:	40d3      	lsrs	r3, r2
 8000300:	2200      	movs	r2, #0
 8000302:	e9c5 3200 	strd	r3, r2, [r5]
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d905      	bls.n	800031a <__udivmoddi4+0xba>
 800030e:	b10d      	cbz	r5, 8000314 <__udivmoddi4+0xb4>
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	2100      	movs	r1, #0
 8000316:	4608      	mov	r0, r1
 8000318:	e7f5      	b.n	8000306 <__udivmoddi4+0xa6>
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d146      	bne.n	80003b0 <__udivmoddi4+0x150>
 8000322:	42a3      	cmp	r3, r4
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xcc>
 8000326:	4290      	cmp	r0, r2
 8000328:	f0c0 80f0 	bcc.w	800050c <__udivmoddi4+0x2ac>
 800032c:	1a86      	subs	r6, r0, r2
 800032e:	eb64 0303 	sbc.w	r3, r4, r3
 8000332:	2001      	movs	r0, #1
 8000334:	2d00      	cmp	r5, #0
 8000336:	d0e6      	beq.n	8000306 <__udivmoddi4+0xa6>
 8000338:	e9c5 6300 	strd	r6, r3, [r5]
 800033c:	e7e3      	b.n	8000306 <__udivmoddi4+0xa6>
 800033e:	2a00      	cmp	r2, #0
 8000340:	f040 8090 	bne.w	8000464 <__udivmoddi4+0x204>
 8000344:	eba1 040c 	sub.w	r4, r1, ip
 8000348:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb4 f6f8 	udiv	r6, r4, r8
 8000356:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035a:	fb08 4416 	mls	r4, r8, r6, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb07 f006 	mul.w	r0, r7, r6
 8000366:	4298      	cmp	r0, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x11c>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x11a>
 8000374:	4298      	cmp	r0, r3
 8000376:	f200 80cd 	bhi.w	8000514 <__udivmoddi4+0x2b4>
 800037a:	4626      	mov	r6, r4
 800037c:	1a1c      	subs	r4, r3, r0
 800037e:	fa1f f38e 	uxth.w	r3, lr
 8000382:	fbb4 f0f8 	udiv	r0, r4, r8
 8000386:	fb08 4410 	mls	r4, r8, r0, r4
 800038a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800038e:	fb00 f707 	mul.w	r7, r0, r7
 8000392:	429f      	cmp	r7, r3
 8000394:	d908      	bls.n	80003a8 <__udivmoddi4+0x148>
 8000396:	eb1c 0303 	adds.w	r3, ip, r3
 800039a:	f100 34ff 	add.w	r4, r0, #4294967295
 800039e:	d202      	bcs.n	80003a6 <__udivmoddi4+0x146>
 80003a0:	429f      	cmp	r7, r3
 80003a2:	f200 80b0 	bhi.w	8000506 <__udivmoddi4+0x2a6>
 80003a6:	4620      	mov	r0, r4
 80003a8:	1bdb      	subs	r3, r3, r7
 80003aa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ae:	e7a5      	b.n	80002fc <__udivmoddi4+0x9c>
 80003b0:	f1c1 0620 	rsb	r6, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ba:	431f      	orrs	r7, r3
 80003bc:	fa20 fc06 	lsr.w	ip, r0, r6
 80003c0:	fa04 f301 	lsl.w	r3, r4, r1
 80003c4:	ea43 030c 	orr.w	r3, r3, ip
 80003c8:	40f4      	lsrs	r4, r6
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	0c38      	lsrs	r0, r7, #16
 80003d0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003d4:	fbb4 fef0 	udiv	lr, r4, r0
 80003d8:	fa1f fc87 	uxth.w	ip, r7
 80003dc:	fb00 441e 	mls	r4, r0, lr, r4
 80003e0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e4:	fb0e f90c 	mul.w	r9, lr, ip
 80003e8:	45a1      	cmp	r9, r4
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	d90a      	bls.n	8000406 <__udivmoddi4+0x1a6>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003f6:	f080 8084 	bcs.w	8000502 <__udivmoddi4+0x2a2>
 80003fa:	45a1      	cmp	r9, r4
 80003fc:	f240 8081 	bls.w	8000502 <__udivmoddi4+0x2a2>
 8000400:	f1ae 0e02 	sub.w	lr, lr, #2
 8000404:	443c      	add	r4, r7
 8000406:	eba4 0409 	sub.w	r4, r4, r9
 800040a:	fa1f f983 	uxth.w	r9, r3
 800040e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000412:	fb00 4413 	mls	r4, r0, r3, r4
 8000416:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800041a:	fb03 fc0c 	mul.w	ip, r3, ip
 800041e:	45a4      	cmp	ip, r4
 8000420:	d907      	bls.n	8000432 <__udivmoddi4+0x1d2>
 8000422:	193c      	adds	r4, r7, r4
 8000424:	f103 30ff 	add.w	r0, r3, #4294967295
 8000428:	d267      	bcs.n	80004fa <__udivmoddi4+0x29a>
 800042a:	45a4      	cmp	ip, r4
 800042c:	d965      	bls.n	80004fa <__udivmoddi4+0x29a>
 800042e:	3b02      	subs	r3, #2
 8000430:	443c      	add	r4, r7
 8000432:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000436:	fba0 9302 	umull	r9, r3, r0, r2
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	429c      	cmp	r4, r3
 8000440:	46ce      	mov	lr, r9
 8000442:	469c      	mov	ip, r3
 8000444:	d351      	bcc.n	80004ea <__udivmoddi4+0x28a>
 8000446:	d04e      	beq.n	80004e6 <__udivmoddi4+0x286>
 8000448:	b155      	cbz	r5, 8000460 <__udivmoddi4+0x200>
 800044a:	ebb8 030e 	subs.w	r3, r8, lr
 800044e:	eb64 040c 	sbc.w	r4, r4, ip
 8000452:	fa04 f606 	lsl.w	r6, r4, r6
 8000456:	40cb      	lsrs	r3, r1
 8000458:	431e      	orrs	r6, r3
 800045a:	40cc      	lsrs	r4, r1
 800045c:	e9c5 6400 	strd	r6, r4, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	e750      	b.n	8000306 <__udivmoddi4+0xa6>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f103 	lsr.w	r1, r0, r3
 800046c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000470:	fa24 f303 	lsr.w	r3, r4, r3
 8000474:	4094      	lsls	r4, r2
 8000476:	430c      	orrs	r4, r1
 8000478:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800047c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000480:	fa1f f78c 	uxth.w	r7, ip
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3110 	mls	r1, r8, r0, r3
 800048c:	0c23      	lsrs	r3, r4, #16
 800048e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000492:	fb00 f107 	mul.w	r1, r0, r7
 8000496:	4299      	cmp	r1, r3
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x24c>
 800049a:	eb1c 0303 	adds.w	r3, ip, r3
 800049e:	f100 36ff 	add.w	r6, r0, #4294967295
 80004a2:	d22c      	bcs.n	80004fe <__udivmoddi4+0x29e>
 80004a4:	4299      	cmp	r1, r3
 80004a6:	d92a      	bls.n	80004fe <__udivmoddi4+0x29e>
 80004a8:	3802      	subs	r0, #2
 80004aa:	4463      	add	r3, ip
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004b4:	fb08 3311 	mls	r3, r8, r1, r3
 80004b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004bc:	fb01 f307 	mul.w	r3, r1, r7
 80004c0:	42a3      	cmp	r3, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x276>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004cc:	d213      	bcs.n	80004f6 <__udivmoddi4+0x296>
 80004ce:	42a3      	cmp	r3, r4
 80004d0:	d911      	bls.n	80004f6 <__udivmoddi4+0x296>
 80004d2:	3902      	subs	r1, #2
 80004d4:	4464      	add	r4, ip
 80004d6:	1ae4      	subs	r4, r4, r3
 80004d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004dc:	e739      	b.n	8000352 <__udivmoddi4+0xf2>
 80004de:	4604      	mov	r4, r0
 80004e0:	e6f0      	b.n	80002c4 <__udivmoddi4+0x64>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e706      	b.n	80002f4 <__udivmoddi4+0x94>
 80004e6:	45c8      	cmp	r8, r9
 80004e8:	d2ae      	bcs.n	8000448 <__udivmoddi4+0x1e8>
 80004ea:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ee:	eb63 0c07 	sbc.w	ip, r3, r7
 80004f2:	3801      	subs	r0, #1
 80004f4:	e7a8      	b.n	8000448 <__udivmoddi4+0x1e8>
 80004f6:	4631      	mov	r1, r6
 80004f8:	e7ed      	b.n	80004d6 <__udivmoddi4+0x276>
 80004fa:	4603      	mov	r3, r0
 80004fc:	e799      	b.n	8000432 <__udivmoddi4+0x1d2>
 80004fe:	4630      	mov	r0, r6
 8000500:	e7d4      	b.n	80004ac <__udivmoddi4+0x24c>
 8000502:	46d6      	mov	lr, sl
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1a6>
 8000506:	4463      	add	r3, ip
 8000508:	3802      	subs	r0, #2
 800050a:	e74d      	b.n	80003a8 <__udivmoddi4+0x148>
 800050c:	4606      	mov	r6, r0
 800050e:	4623      	mov	r3, r4
 8000510:	4608      	mov	r0, r1
 8000512:	e70f      	b.n	8000334 <__udivmoddi4+0xd4>
 8000514:	3e02      	subs	r6, #2
 8000516:	4463      	add	r3, ip
 8000518:	e730      	b.n	800037c <__udivmoddi4+0x11c>
 800051a:	bf00      	nop

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000520:	b480      	push	{r7}
 8000522:	b085      	sub	sp, #20
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800052c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800052e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	4313      	orrs	r3, r2
 8000536:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800053c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4013      	ands	r3, r2
 8000542:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000544:	68fb      	ldr	r3, [r7, #12]
}
 8000546:	bf00      	nop
 8000548:	3714      	adds	r7, #20
 800054a:	46bd      	mov	sp, r7
 800054c:	bc80      	pop	{r7}
 800054e:	4770      	bx	lr

08000550 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b086      	sub	sp, #24
 8000554:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000556:	1d3b      	adds	r3, r7, #4
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000564:	2004      	movs	r0, #4
 8000566:	f7ff ffdb 	bl	8000520 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800056a:	2001      	movs	r0, #1
 800056c:	f7ff ffd8 	bl	8000520 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2138      	movs	r1, #56	@ 0x38
 8000574:	4809      	ldr	r0, [pc, #36]	@ (800059c <MX_GPIO_Init+0x4c>)
 8000576:	f002 f8a3 	bl	80026c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 800057a:	2338      	movs	r3, #56	@ 0x38
 800057c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057e:	2301      	movs	r3, #1
 8000580:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000586:	2303      	movs	r3, #3
 8000588:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	4619      	mov	r1, r3
 800058e:	4803      	ldr	r0, [pc, #12]	@ (800059c <MX_GPIO_Init+0x4c>)
 8000590:	f001 ff36 	bl	8002400 <HAL_GPIO_Init>

}
 8000594:	bf00      	nop
 8000596:	3718      	adds	r7, #24
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	48000800 	.word	0x48000800

080005a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a0:	b5b0      	push	{r4, r5, r7, lr}
 80005a2:	b0da      	sub	sp, #360	@ 0x168
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

//  pingPongFSM_t fsm;
	char uartBuff[100];
	int8_t rxBuffer[256] = {0}; // Buffer for received data
 80005a6:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80005aa:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80005ae:	2200      	movs	r2, #0
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	3304      	adds	r3, #4
 80005b4:	22fc      	movs	r2, #252	@ 0xfc
 80005b6:	2100      	movs	r1, #0
 80005b8:	4618      	mov	r0, r3
 80005ba:	f004 fed9 	bl	8005370 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005be:	f001 fd79 	bl	80020b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c2:	f000 f877 	bl	80006b4 <SystemClock_Config>
//  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c6:	f7ff ffc3 	bl	8000550 <MX_GPIO_Init>
  MX_SUBGHZ_Init();
 80005ca:	f000 fb53 	bl	8000c74 <MX_SUBGHZ_Init>
  MX_USART2_UART_Init();
 80005ce:	f000 fbe3 	bl	8000d98 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  BSP_LED_Init(LED_GREEN);
 80005d2:	2001      	movs	r0, #1
 80005d4:	f000 fcb4 	bl	8000f40 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80005d8:	2002      	movs	r0, #2
 80005da:	f000 fcb1 	bl	8000f40 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 fcae 	bl	8000f40 <BSP_LED_Init>

  strcpy(uartBuff, "\n\rPING PONG Receiver\r\n---------------\r\n");
 80005e4:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80005e8:	4a2e      	ldr	r2, [pc, #184]	@ (80006a4 <main+0x104>)
 80005ea:	461c      	mov	r4, r3
 80005ec:	4615      	mov	r5, r2
 80005ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005fa:	e884 0003 	stmia.w	r4, {r0, r1}
  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 80005fe:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8000602:	4618      	mov	r0, r3
 8000604:	f7ff fdbc 	bl	8000180 <strlen>
 8000608:	4603      	mov	r3, r0
 800060a:	b29a      	uxth	r2, r3
 800060c:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8000610:	f04f 33ff 	mov.w	r3, #4294967295
 8000614:	4824      	ldr	r0, [pc, #144]	@ (80006a8 <main+0x108>)
 8000616:	f004 f888 	bl	800472a <HAL_UART_Transmit>
//  sprintf(uartBuff, "LORA_MODULATION\r\nLORA_BW=%d Hz\r\nLORA_SF=%d\r\n", (1 << LORA_BANDWIDTH) * 125, LORA_SPREADING_FACTOR);
//  HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
  radioInit();
 800061a:	f000 f8df 	bl	80007dc <radioInit>
  printFlowerArt();
 800061e:	f000 f89b 	bl	8000758 <printFlowerArt>
  LEDstartup();
 8000622:	f000 f8b1 	bl	8000788 <LEDstartup>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      // Set up radio to receive data
      SUBGRF_SetDioIrqParams(
 8000626:	2300      	movs	r3, #0
 8000628:	2200      	movs	r2, #0
 800062a:	f240 2142 	movw	r1, #578	@ 0x242
 800062e:	f240 2042 	movw	r0, #578	@ 0x242
 8000632:	f000 ffa9 	bl	8001588 <SUBGRF_SetDioIrqParams>
          IRQ_RADIO_NONE,
          IRQ_RADIO_NONE
      );

      // Set the radio to RX mode with a timeout
	  SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);  // Set RF switch to RX mode
 8000636:	2100      	movs	r1, #0
 8000638:	2001      	movs	r0, #1
 800063a:	f001 fc1d 	bl	8001e78 <SUBGRF_SetSwitch>
	  packetParams.Params.LoRa.PayloadLength = sizeof(rxBuffer);  // Set expected payload length
 800063e:	4b1b      	ldr	r3, [pc, #108]	@ (80006ac <main+0x10c>)
 8000640:	2200      	movs	r2, #0
 8000642:	745a      	strb	r2, [r3, #17]
	  SUBGRF_SetPacketParams(&packetParams);  // Apply packet parameters
 8000644:	4819      	ldr	r0, [pc, #100]	@ (80006ac <main+0x10c>)
 8000646:	f001 fa1b 	bl	8001a80 <SUBGRF_SetPacketParams>
	  SUBGRF_SetRx(3000 << 6);  // Set RX timeout (3000 ms)
 800064a:	4819      	ldr	r0, [pc, #100]	@ (80006b0 <main+0x110>)
 800064c:	f000 fea4 	bl	8001398 <SUBGRF_SetRx>

      // Wait for an event (IRQ handler will trigger the appropriate handler)
      while (1)
      {
          // Read the interrupt status from the radio
          uint16_t irqStatus = SUBGRF_GetIrqStatus();
 8000650:	f000 ffd4 	bl	80015fc <SUBGRF_GetIrqStatus>
 8000654:	4603      	mov	r3, r0
 8000656:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
//          char uartBuff[50];
//          snprintf(uartBuff, sizeof(uartBuff), "IRQ Status: 0x%04X\r\n", irqStatus);
//          HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);

          // Check for specific interrupt events
          if (irqStatus & IRQ_RX_DONE)  // Check if RX is done
 800065a:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	2b00      	cmp	r3, #0
 8000664:	d005      	beq.n	8000672 <main+0xd2>
          {
              handleRxDone();  // Handle the received data
 8000666:	f000 f943 	bl	80008f0 <handleRxDone>
              BSP_LED_Toggle(LED_BLUE);
 800066a:	2000      	movs	r0, #0
 800066c:	f000 fca2 	bl	8000fb4 <BSP_LED_Toggle>
              break;
 8000670:	e016      	b.n	80006a0 <main+0x100>
          }
          else if (irqStatus & IRQ_RX_TX_TIMEOUT)  // Check for timeout
 8000672:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8000676:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800067a:	2b00      	cmp	r3, #0
 800067c:	d002      	beq.n	8000684 <main+0xe4>
          {
              handleRxTimeout();  // Handle the timeout
 800067e:	f000 fa29 	bl	8000ad4 <handleRxTimeout>
              break;
 8000682:	e00d      	b.n	80006a0 <main+0x100>
          }
          else if (irqStatus & IRQ_CRC_ERROR)  // Check for CRC error
 8000684:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8000688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800068c:	2b00      	cmp	r3, #0
 800068e:	d002      	beq.n	8000696 <main+0xf6>
          {
              handleRxError();  // Handle the error
 8000690:	f000 fa5a 	bl	8000b48 <handleRxError>
              break;
 8000694:	e004      	b.n	80006a0 <main+0x100>
          }

          // Add a small delay to prevent flooding UART with messages
          HAL_Delay(1000);
 8000696:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800069a:	f001 fd81 	bl	80021a0 <HAL_Delay>
      {
 800069e:	e7d7      	b.n	8000650 <main+0xb0>
      SUBGRF_SetDioIrqParams(
 80006a0:	e7c1      	b.n	8000626 <main+0x86>
 80006a2:	bf00      	nop
 80006a4:	08005c88 	.word	0x08005c88
 80006a8:	200000a8 	.word	0x200000a8
 80006ac:	20000084 	.word	0x20000084
 80006b0:	0002ee00 	.word	0x0002ee00

080006b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b09a      	sub	sp, #104	@ 0x68
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	f107 0320 	add.w	r3, r7, #32
 80006be:	2248      	movs	r2, #72	@ 0x48
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f004 fe54 	bl	8005370 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]
 80006d6:	615a      	str	r2, [r3, #20]
 80006d8:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006da:	4b1e      	ldr	r3, [pc, #120]	@ (8000754 <SystemClock_Config+0xa0>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80006e2:	4a1c      	ldr	r2, [pc, #112]	@ (8000754 <SystemClock_Config+0xa0>)
 80006e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006e8:	6013      	str	r3, [r2, #0]
 80006ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000754 <SystemClock_Config+0xa0>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80006f2:	603b      	str	r3, [r7, #0]
 80006f4:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006f6:	2320      	movs	r3, #32
 80006f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006fa:	2301      	movs	r3, #1
 80006fc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80006fe:	2300      	movs	r3, #0
 8000700:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000702:	23b0      	movs	r3, #176	@ 0xb0
 8000704:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000706:	2300      	movs	r3, #0
 8000708:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070a:	f107 0320 	add.w	r3, r7, #32
 800070e:	4618      	mov	r0, r3
 8000710:	f002 fad8 	bl	8002cc4 <HAL_RCC_OscConfig>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800071a:	f000 fa51 	bl	8000bc0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800071e:	234f      	movs	r3, #79	@ 0x4f
 8000720:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000726:	2300      	movs	r3, #0
 8000728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2102      	movs	r1, #2
 800073a:	4618      	mov	r0, r3
 800073c:	f002 fe44 	bl	80033c8 <HAL_RCC_ClockConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000746:	f000 fa3b 	bl	8000bc0 <Error_Handler>
  }
}
 800074a:	bf00      	nop
 800074c:	3768      	adds	r7, #104	@ 0x68
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	58000400 	.word	0x58000400

08000758 <printFlowerArt>:
/**
  * @brief  Prints a flower art with a message to the UART.
  * @retval None
  */
void printFlowerArt(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
    const char *flowerArt =
 800075e:	4b08      	ldr	r3, [pc, #32]	@ (8000780 <printFlowerArt+0x28>)
 8000760:	607b      	str	r3, [r7, #4]
    "      _|_|_                \r\n"
    "    /_/   \\_\\            \r\n\n"
    "Angus's Peony Monitor\r\n\n";

    // Transmit the art and message to UART
    HAL_UART_Transmit(&huart2, (uint8_t *)flowerArt, strlen(flowerArt), HAL_MAX_DELAY);
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f7ff fd0c 	bl	8000180 <strlen>
 8000768:	4603      	mov	r3, r0
 800076a:	b29a      	uxth	r2, r3
 800076c:	f04f 33ff 	mov.w	r3, #4294967295
 8000770:	6879      	ldr	r1, [r7, #4]
 8000772:	4804      	ldr	r0, [pc, #16]	@ (8000784 <printFlowerArt+0x2c>)
 8000774:	f003 ffd9 	bl	800472a <HAL_UART_Transmit>
}
 8000778:	bf00      	nop
 800077a:	3708      	adds	r7, #8
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	08005cb0 	.word	0x08005cb0
 8000784:	200000a8 	.word	0x200000a8

08000788 <LEDstartup>:

void LEDstartup(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
    // Flash each LED 3 times
    for (int i = 0; i < 3; i++)
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	e01a      	b.n	80007ca <LEDstartup+0x42>
    {
        // Toggle the Green LED
        BSP_LED_Toggle(LED_GREEN);
 8000794:	2001      	movs	r0, #1
 8000796:	f000 fc0d 	bl	8000fb4 <BSP_LED_Toggle>
        BSP_LED_Toggle(LED_RED);
 800079a:	2002      	movs	r0, #2
 800079c:	f000 fc0a 	bl	8000fb4 <BSP_LED_Toggle>
        BSP_LED_Toggle(LED_BLUE);
 80007a0:	2000      	movs	r0, #0
 80007a2:	f000 fc07 	bl	8000fb4 <BSP_LED_Toggle>
        HAL_Delay(200); // Delay 200ms
 80007a6:	20c8      	movs	r0, #200	@ 0xc8
 80007a8:	f001 fcfa 	bl	80021a0 <HAL_Delay>

        // Toggle the  LED again to turn it off
        BSP_LED_Toggle(LED_GREEN);
 80007ac:	2001      	movs	r0, #1
 80007ae:	f000 fc01 	bl	8000fb4 <BSP_LED_Toggle>
        BSP_LED_Toggle(LED_RED);
 80007b2:	2002      	movs	r0, #2
 80007b4:	f000 fbfe 	bl	8000fb4 <BSP_LED_Toggle>
        BSP_LED_Toggle(LED_BLUE);
 80007b8:	2000      	movs	r0, #0
 80007ba:	f000 fbfb 	bl	8000fb4 <BSP_LED_Toggle>
        HAL_Delay(200);
 80007be:	20c8      	movs	r0, #200	@ 0xc8
 80007c0:	f001 fcee 	bl	80021a0 <HAL_Delay>
    for (int i = 0; i < 3; i++)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	3301      	adds	r3, #1
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b02      	cmp	r3, #2
 80007ce:	dde1      	ble.n	8000794 <LEDstartup+0xc>

    }
}
 80007d0:	bf00      	nop
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
	...

080007dc <radioInit>:


void radioInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b088      	sub	sp, #32
 80007e0:	af00      	add	r7, sp, #0
    SUBGRF_Init(RadioOnDioIrq);
 80007e2:	4830      	ldr	r0, [pc, #192]	@ (80008a4 <radioInit+0xc8>)
 80007e4:	f000 fd12 	bl	800120c <SUBGRF_Init>

    SUBGRF_WriteRegister(SUBGHZ_SMPSC0R, (SUBGRF_ReadRegister(SUBGHZ_SMPSC0R) | SMPS_CLK_DET_ENABLE));
 80007e8:	f640 1016 	movw	r0, #2326	@ 0x916
 80007ec:	f001 faa8 	bl	8001d40 <SUBGRF_ReadRegister>
 80007f0:	4603      	mov	r3, r0
 80007f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	4619      	mov	r1, r3
 80007fa:	f640 1016 	movw	r0, #2326	@ 0x916
 80007fe:	f001 fa8b 	bl	8001d18 <SUBGRF_WriteRegister>
    SUBGRF_SetRegulatorMode();
 8000802:	f000 fdf8 	bl	80013f6 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress(0x00, 0x00);
 8000806:	2100      	movs	r1, #0
 8000808:	2000      	movs	r0, #0
 800080a:	f001 f9d7 	bl	8001bbc <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetRfFrequency(RF_FREQUENCY);
 800080e:	4826      	ldr	r0, [pc, #152]	@ (80008a8 <radioInit+0xcc>)
 8000810:	f000 ff2a 	bl	8001668 <SUBGRF_SetRfFrequency>
    SUBGRF_SetRfTxPower(TX_OUTPUT_POWER);
 8000814:	200e      	movs	r0, #14
 8000816:	f001 fb57 	bl	8001ec8 <SUBGRF_SetRfTxPower>
    SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 800081a:	2000      	movs	r0, #0
 800081c:	f000 fddc 	bl	80013d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>

    SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 8000820:	2001      	movs	r0, #1
 8000822:	f000 ff67 	bl	80016f4 <SUBGRF_SetPacketType>

    SUBGRF_WriteRegister(REG_LR_SYNCWORD, (LORA_MAC_PRIVATE_SYNCWORD >> 8) & 0xFF);
 8000826:	2114      	movs	r1, #20
 8000828:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 800082c:	f001 fa74 	bl	8001d18 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF);
 8000830:	2124      	movs	r1, #36	@ 0x24
 8000832:	f240 7041 	movw	r0, #1857	@ 0x741
 8000836:	f001 fa6f 	bl	8001d18 <SUBGRF_WriteRegister>

    ModulationParams_t modulationParams;
    modulationParams.PacketType = PACKET_TYPE_LORA;
 800083a:	2301      	movs	r3, #1
 800083c:	713b      	strb	r3, [r7, #4]
    modulationParams.Params.LoRa.Bandwidth = Bandwidths[LORA_BANDWIDTH];
 800083e:	2304      	movs	r3, #4
 8000840:	777b      	strb	r3, [r7, #29]
    modulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t)LORA_CODINGRATE;
 8000842:	2301      	movs	r3, #1
 8000844:	77bb      	strb	r3, [r7, #30]
    modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8000846:	2300      	movs	r3, #0
 8000848:	77fb      	strb	r3, [r7, #31]
    modulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t)LORA_SPREADING_FACTOR;
 800084a:	2307      	movs	r3, #7
 800084c:	773b      	strb	r3, [r7, #28]
    SUBGRF_SetModulationParams(&modulationParams);
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	4618      	mov	r0, r3
 8000852:	f001 f843 	bl	80018dc <SUBGRF_SetModulationParams>

    packetParams.PacketType = PACKET_TYPE_LORA;
 8000856:	4b15      	ldr	r3, [pc, #84]	@ (80008ac <radioInit+0xd0>)
 8000858:	2201      	movs	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
    packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 800085c:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <radioInit+0xd0>)
 800085e:	2201      	movs	r2, #1
 8000860:	749a      	strb	r2, [r3, #18]
    packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 8000862:	4b12      	ldr	r3, [pc, #72]	@ (80008ac <radioInit+0xd0>)
 8000864:	2200      	movs	r2, #0
 8000866:	741a      	strb	r2, [r3, #16]
    packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8000868:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <radioInit+0xd0>)
 800086a:	2200      	movs	r2, #0
 800086c:	74da      	strb	r2, [r3, #19]
    packetParams.Params.LoRa.PayloadLength = 0xFF;
 800086e:	4b0f      	ldr	r3, [pc, #60]	@ (80008ac <radioInit+0xd0>)
 8000870:	22ff      	movs	r2, #255	@ 0xff
 8000872:	745a      	strb	r2, [r3, #17]
    packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 8000874:	4b0d      	ldr	r3, [pc, #52]	@ (80008ac <radioInit+0xd0>)
 8000876:	2208      	movs	r2, #8
 8000878:	81da      	strh	r2, [r3, #14]
    SUBGRF_SetPacketParams(&packetParams);
 800087a:	480c      	ldr	r0, [pc, #48]	@ (80008ac <radioInit+0xd0>)
 800087c:	f001 f900 	bl	8001a80 <SUBGRF_SetPacketParams>

    SUBGRF_WriteRegister(0x0736, SUBGRF_ReadRegister(0x0736) | (1 << 2));
 8000880:	f240 7036 	movw	r0, #1846	@ 0x736
 8000884:	f001 fa5c 	bl	8001d40 <SUBGRF_ReadRegister>
 8000888:	4603      	mov	r3, r0
 800088a:	f043 0304 	orr.w	r3, r3, #4
 800088e:	b2db      	uxtb	r3, r3
 8000890:	4619      	mov	r1, r3
 8000892:	f240 7036 	movw	r0, #1846	@ 0x736
 8000896:	f001 fa3f 	bl	8001d18 <SUBGRF_WriteRegister>
}
 800089a:	bf00      	nop
 800089c:	3720      	adds	r7, #32
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	080008b1 	.word	0x080008b1
 80008a8:	19cf0e40 	.word	0x19cf0e40
 80008ac:	20000084 	.word	0x20000084

080008b0 <RadioOnDioIrq>:
  * @brief  Radio IRQ handler
  * @param  radioIrq Interrupt type (TX done, RX done, etc.)
  * @retval None
  */
void RadioOnDioIrq(RadioIrqMasks_t radioIrq)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	80fb      	strh	r3, [r7, #6]
    // Handles the radio interrupts
    if (radioIrq & IRQ_RX_DONE)
 80008ba:	88fb      	ldrh	r3, [r7, #6]
 80008bc:	f003 0302 	and.w	r3, r3, #2
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d002      	beq.n	80008ca <RadioOnDioIrq+0x1a>
        handleRxDone();
 80008c4:	f000 f814 	bl	80008f0 <handleRxDone>
    else if (radioIrq & IRQ_RX_TX_TIMEOUT)
        handleRxTimeout();
    else if (radioIrq & IRQ_CRC_ERROR)
        handleRxError();
}
 80008c8:	e00e      	b.n	80008e8 <RadioOnDioIrq+0x38>
    else if (radioIrq & IRQ_RX_TX_TIMEOUT)
 80008ca:	88fb      	ldrh	r3, [r7, #6]
 80008cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d002      	beq.n	80008da <RadioOnDioIrq+0x2a>
        handleRxTimeout();
 80008d4:	f000 f8fe 	bl	8000ad4 <handleRxTimeout>
}
 80008d8:	e006      	b.n	80008e8 <RadioOnDioIrq+0x38>
    else if (radioIrq & IRQ_CRC_ERROR)
 80008da:	88fb      	ldrh	r3, [r7, #6]
 80008dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d001      	beq.n	80008e8 <RadioOnDioIrq+0x38>
        handleRxError();
 80008e4:	f000 f930 	bl	8000b48 <handleRxError>
}
 80008e8:	bf00      	nop
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <handleRxDone>:
//    // Re-set RX mode explicitly after each handling
//    SUBGRF_SetRx(3000 << 6); // Ensure radio is back in RX mode
//}

void handleRxDone(void)
{
 80008f0:	b5b0      	push	{r4, r5, r7, lr}
 80008f2:	b0e6      	sub	sp, #408	@ 0x198
 80008f4:	af04      	add	r7, sp, #16
    char uartBuff[100];
    uint8_t rxBuffer[256] = {0};  // Buffer to hold received data
 80008f6:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 80008fa:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	3304      	adds	r3, #4
 8000904:	22fc      	movs	r2, #252	@ 0xfc
 8000906:	2100      	movs	r1, #0
 8000908:	4618      	mov	r0, r3
 800090a:	f004 fd31 	bl	8005370 <memset>
    uint8_t rxSize = 0;
 800090e:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8000912:	f2a3 1371 	subw	r3, r3, #369	@ 0x171
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
    PacketStatus_t packetStatus;

    // Apply workaround to reset certain timing registers after RX
    SUBGRF_WriteRegister(0x0920, 0x00); // Specific workaround for RX timing sequence
 800091a:	2100      	movs	r1, #0
 800091c:	f44f 6012 	mov.w	r0, #2336	@ 0x920
 8000920:	f001 f9fa 	bl	8001d18 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02)); // Another timing-related workaround
 8000924:	f640 1044 	movw	r0, #2372	@ 0x944
 8000928:	f001 fa0a 	bl	8001d40 <SUBGRF_ReadRegister>
 800092c:	4603      	mov	r3, r0
 800092e:	f043 0302 	orr.w	r3, r3, #2
 8000932:	b2db      	uxtb	r3, r3
 8000934:	4619      	mov	r1, r3
 8000936:	f640 1044 	movw	r0, #2372	@ 0x944
 800093a:	f001 f9ed 	bl	8001d18 <SUBGRF_WriteRegister>

    // Retrieve the payload from the radio buffer
    SUBGRF_GetPayload((uint8_t *)rxBuffer, &rxSize, 0xFF);
 800093e:	f107 0117 	add.w	r1, r7, #23
 8000942:	f107 0318 	add.w	r3, r7, #24
 8000946:	22ff      	movs	r2, #255	@ 0xff
 8000948:	4618      	mov	r0, r3
 800094a:	f000 fca7 	bl	800129c <SUBGRF_GetPayload>

    // Debug: Print the actual size of the received data
    snprintf(uartBuff, sizeof(uartBuff), "Payload Length: %d\r\n", rxSize);
 800094e:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8000952:	f2a3 1371 	subw	r3, r3, #369	@ 0x171
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 800095c:	4a56      	ldr	r2, [pc, #344]	@ (8000ab8 <handleRxDone+0x1c8>)
 800095e:	2164      	movs	r1, #100	@ 0x64
 8000960:	f004 fcb2 	bl	80052c8 <sniprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 8000964:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff fc09 	bl	8000180 <strlen>
 800096e:	4603      	mov	r3, r0
 8000970:	b29a      	uxth	r2, r3
 8000972:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000976:	f04f 33ff 	mov.w	r3, #4294967295
 800097a:	4850      	ldr	r0, [pc, #320]	@ (8000abc <handleRxDone+0x1cc>)
 800097c:	f003 fed5 	bl	800472a <HAL_UART_Transmit>

    // Get the packet status
    SUBGRF_GetPacketStatus(&packetStatus);
 8000980:	463b      	mov	r3, r7
 8000982:	4618      	mov	r0, r3
 8000984:	f001 f95e 	bl	8001c44 <SUBGRF_GetPacketStatus>

    // Print the RSSI and SNR values
    // Display RSSI, SNR, and frequency error values
       sprintf(uartBuff, "Received Data: %s  \r\nRSSI=%d dBm \r\nSignal RSSI=%d dBm \r\nSNR=%d dB \r\nFreq Error=%lu Hz\r\n",
               rxBuffer,
       		   packetStatus.Params.LoRa.RssiPkt,
 8000988:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 800098c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8000990:	f993 300c 	ldrsb.w	r3, [r3, #12]
       sprintf(uartBuff, "Received Data: %s  \r\nRSSI=%d dBm \r\nSignal RSSI=%d dBm \r\nSNR=%d dB \r\nFreq Error=%lu Hz\r\n",
 8000994:	461d      	mov	r5, r3
               packetStatus.Params.LoRa.SignalRssiPkt,
 8000996:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 800099a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800099e:	f993 300e 	ldrsb.w	r3, [r3, #14]
       sprintf(uartBuff, "Received Data: %s  \r\nRSSI=%d dBm \r\nSignal RSSI=%d dBm \r\nSNR=%d dB \r\nFreq Error=%lu Hz\r\n",
 80009a2:	4619      	mov	r1, r3
               packetStatus.Params.LoRa.SnrPkt,
 80009a4:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 80009a8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80009ac:	f993 300d 	ldrsb.w	r3, [r3, #13]
       sprintf(uartBuff, "Received Data: %s  \r\nRSSI=%d dBm \r\nSignal RSSI=%d dBm \r\nSNR=%d dB \r\nFreq Error=%lu Hz\r\n",
 80009b0:	461c      	mov	r4, r3
 80009b2:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 80009b6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80009ba:	691b      	ldr	r3, [r3, #16]
 80009bc:	f107 0218 	add.w	r2, r7, #24
 80009c0:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 80009c4:	9302      	str	r3, [sp, #8]
 80009c6:	9401      	str	r4, [sp, #4]
 80009c8:	9100      	str	r1, [sp, #0]
 80009ca:	462b      	mov	r3, r5
 80009cc:	493c      	ldr	r1, [pc, #240]	@ (8000ac0 <handleRxDone+0x1d0>)
 80009ce:	f004 fcaf 	bl	8005330 <siprintf>
               packetStatus.Params.LoRa.FreqError);
       HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 80009d2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff fbd2 	bl	8000180 <strlen>
 80009dc:	4603      	mov	r3, r0
 80009de:	b29a      	uxth	r2, r3
 80009e0:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80009e4:	f04f 33ff 	mov.w	r3, #4294967295
 80009e8:	4834      	ldr	r0, [pc, #208]	@ (8000abc <handleRxDone+0x1cc>)
 80009ea:	f003 fe9e 	bl	800472a <HAL_UART_Transmit>


    // Debugging read directly from buffer registers
    for (int i = 0; i < rxSize; i++)
 80009ee:	2300      	movs	r3, #0
 80009f0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80009f4:	e00d      	b.n	8000a12 <handleRxDone+0x122>
    {
        uint8_t byteRead = SUBGRF_ReadRegister(0x00 + i); // Assuming buffer starts at 0x00
 80009f6:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	4618      	mov	r0, r3
 80009fe:	f001 f99f 	bl	8001d40 <SUBGRF_ReadRegister>
 8000a02:	4603      	mov	r3, r0
 8000a04:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
    for (int i = 0; i < rxSize; i++)
 8000a08:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000a12:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8000a16:	f2a3 1371 	subw	r3, r3, #369	@ 0x171
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8000a22:	4293      	cmp	r3, r2
 8000a24:	dbe7      	blt.n	80009f6 <handleRxDone+0x106>
        //snprintf(uartBuff, sizeof(uartBuff), "Byte %d: %02X\r\n", i, byteRead);
        //HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
    }

    // Print the received data in hexadecimal format for better diagnostics
    HAL_UART_Transmit(&huart2, (uint8_t *)"Data: ", 6, HAL_MAX_DELAY);
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	2206      	movs	r2, #6
 8000a2c:	4925      	ldr	r1, [pc, #148]	@ (8000ac4 <handleRxDone+0x1d4>)
 8000a2e:	4823      	ldr	r0, [pc, #140]	@ (8000abc <handleRxDone+0x1cc>)
 8000a30:	f003 fe7b 	bl	800472a <HAL_UART_Transmit>
    for (int i = 0; i < rxSize; i++)
 8000a34:	2300      	movs	r3, #0
 8000a36:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000a3a:	e020      	b.n	8000a7e <handleRxDone+0x18e>
    {
        snprintf(uartBuff, sizeof(uartBuff), "%02X ", rxBuffer[i]);
 8000a3c:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8000a40:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8000a44:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000a48:	4413      	add	r3, r2
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8000a50:	4a1d      	ldr	r2, [pc, #116]	@ (8000ac8 <handleRxDone+0x1d8>)
 8000a52:	2164      	movs	r1, #100	@ 0x64
 8000a54:	f004 fc38 	bl	80052c8 <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 8000a58:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff fb8f 	bl	8000180 <strlen>
 8000a62:	4603      	mov	r3, r0
 8000a64:	b29a      	uxth	r2, r3
 8000a66:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a6e:	4813      	ldr	r0, [pc, #76]	@ (8000abc <handleRxDone+0x1cc>)
 8000a70:	f003 fe5b 	bl	800472a <HAL_UART_Transmit>
    for (int i = 0; i < rxSize; i++)
 8000a74:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000a78:	3301      	adds	r3, #1
 8000a7a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000a7e:	f507 73c4 	add.w	r3, r7, #392	@ 0x188
 8000a82:	f2a3 1371 	subw	r3, r3, #369	@ 0x171
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	461a      	mov	r2, r3
 8000a8a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	dbd4      	blt.n	8000a3c <handleRxDone+0x14c>
    }
    HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n", 2, HAL_MAX_DELAY);
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295
 8000a96:	2202      	movs	r2, #2
 8000a98:	490c      	ldr	r1, [pc, #48]	@ (8000acc <handleRxDone+0x1dc>)
 8000a9a:	4808      	ldr	r0, [pc, #32]	@ (8000abc <handleRxDone+0x1cc>)
 8000a9c:	f003 fe45 	bl	800472a <HAL_UART_Transmit>

    // Clear interrupt status and re-enable interrupts
    SUBGRF_ClearIrqStatus(IRQ_RX_DONE);
 8000aa0:	2002      	movs	r0, #2
 8000aa2:	f001 f921 	bl	8001ce8 <SUBGRF_ClearIrqStatus>

    // Re-set RX mode explicitly after each handling
    SUBGRF_SetRx(3000 << 6); // Ensure radio is back in RX mode
 8000aa6:	480a      	ldr	r0, [pc, #40]	@ (8000ad0 <handleRxDone+0x1e0>)
 8000aa8:	f000 fc76 	bl	8001398 <SUBGRF_SetRx>
}
 8000aac:	bf00      	nop
 8000aae:	f507 77c4 	add.w	r7, r7, #392	@ 0x188
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	08005e08 	.word	0x08005e08
 8000abc:	200000a8 	.word	0x200000a8
 8000ac0:	08005e20 	.word	0x08005e20
 8000ac4:	08005e78 	.word	0x08005e78
 8000ac8:	08005e80 	.word	0x08005e80
 8000acc:	08005e88 	.word	0x08005e88
 8000ad0:	0002ee00 	.word	0x0002ee00

08000ad4 <handleRxTimeout>:




void handleRxTimeout(void)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b08f      	sub	sp, #60	@ 0x3c
 8000ad8:	af00      	add	r7, sp, #0
    char uartBuff[50];
    // Apply workaround to reset certain timing registers after RX timeout
    SUBGRF_WriteRegister(0x0920, 0x00);
 8000ada:	2100      	movs	r1, #0
 8000adc:	f44f 6012 	mov.w	r0, #2336	@ 0x920
 8000ae0:	f001 f91a 	bl	8001d18 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 8000ae4:	f640 1044 	movw	r0, #2372	@ 0x944
 8000ae8:	f001 f92a 	bl	8001d40 <SUBGRF_ReadRegister>
 8000aec:	4603      	mov	r3, r0
 8000aee:	f043 0302 	orr.w	r3, r3, #2
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	4619      	mov	r1, r3
 8000af6:	f640 1044 	movw	r0, #2372	@ 0x944
 8000afa:	f001 f90d 	bl	8001d18 <SUBGRF_WriteRegister>

    strcpy(uartBuff, "RX Timeout!\r\n");
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	4a0e      	ldr	r2, [pc, #56]	@ (8000b3c <handleRxTimeout+0x68>)
 8000b02:	461c      	mov	r4, r3
 8000b04:	4613      	mov	r3, r2
 8000b06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b08:	c407      	stmia	r4!, {r0, r1, r2}
 8000b0a:	8023      	strh	r3, [r4, #0]
    HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 8000b0c:	1d3b      	adds	r3, r7, #4
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fb36 	bl	8000180 <strlen>
 8000b14:	4603      	mov	r3, r0
 8000b16:	b29a      	uxth	r2, r3
 8000b18:	1d39      	adds	r1, r7, #4
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b1e:	4808      	ldr	r0, [pc, #32]	@ (8000b40 <handleRxTimeout+0x6c>)
 8000b20:	f003 fe03 	bl	800472a <HAL_UART_Transmit>

    // Clear interrupt status
    SUBGRF_ClearIrqStatus(IRQ_RX_TX_TIMEOUT);
 8000b24:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b28:	f001 f8de 	bl	8001ce8 <SUBGRF_ClearIrqStatus>

    // Re-set RX mode explicitly after timeout handling
    SUBGRF_SetRx(3000 << 6); // Ensure radio is back in RX mode
 8000b2c:	4805      	ldr	r0, [pc, #20]	@ (8000b44 <handleRxTimeout+0x70>)
 8000b2e:	f000 fc33 	bl	8001398 <SUBGRF_SetRx>
}
 8000b32:	bf00      	nop
 8000b34:	373c      	adds	r7, #60	@ 0x3c
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd90      	pop	{r4, r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	08005e8c 	.word	0x08005e8c
 8000b40:	200000a8 	.word	0x200000a8
 8000b44:	0002ee00 	.word	0x0002ee00

08000b48 <handleRxError>:

void handleRxError(void)
{
 8000b48:	b5b0      	push	{r4, r5, r7, lr}
 8000b4a:	b08e      	sub	sp, #56	@ 0x38
 8000b4c:	af00      	add	r7, sp, #0
    char uartBuff[50];
    // Apply workaround to reset certain timing registers after CRC error
    SUBGRF_WriteRegister(0x0920, 0x00);
 8000b4e:	2100      	movs	r1, #0
 8000b50:	f44f 6012 	mov.w	r0, #2336	@ 0x920
 8000b54:	f001 f8e0 	bl	8001d18 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(0x0944, (SUBGRF_ReadRegister(0x0944) | 0x02));
 8000b58:	f640 1044 	movw	r0, #2372	@ 0x944
 8000b5c:	f001 f8f0 	bl	8001d40 <SUBGRF_ReadRegister>
 8000b60:	4603      	mov	r3, r0
 8000b62:	f043 0302 	orr.w	r3, r3, #2
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	4619      	mov	r1, r3
 8000b6a:	f640 1044 	movw	r0, #2372	@ 0x944
 8000b6e:	f001 f8d3 	bl	8001d18 <SUBGRF_WriteRegister>

    strcpy(uartBuff, "RX Error: CRC Error Detected!\r\n");
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	4a0f      	ldr	r2, [pc, #60]	@ (8000bb4 <handleRxError+0x6c>)
 8000b76:	461c      	mov	r4, r3
 8000b78:	4615      	mov	r5, r2
 8000b7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b7e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 8000b86:	1d3b      	adds	r3, r7, #4
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff faf9 	bl	8000180 <strlen>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	1d39      	adds	r1, r7, #4
 8000b94:	f04f 33ff 	mov.w	r3, #4294967295
 8000b98:	4807      	ldr	r0, [pc, #28]	@ (8000bb8 <handleRxError+0x70>)
 8000b9a:	f003 fdc6 	bl	800472a <HAL_UART_Transmit>

    // Clear interrupt status
    SUBGRF_ClearIrqStatus(IRQ_CRC_ERROR);
 8000b9e:	2040      	movs	r0, #64	@ 0x40
 8000ba0:	f001 f8a2 	bl	8001ce8 <SUBGRF_ClearIrqStatus>

    // Re-set RX mode explicitly after error handling
    SUBGRF_SetRx(3000 << 6); // Ensure radio is back in RX mode
 8000ba4:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <handleRxError+0x74>)
 8000ba6:	f000 fbf7 	bl	8001398 <SUBGRF_SetRx>
}
 8000baa:	bf00      	nop
 8000bac:	3738      	adds	r7, #56	@ 0x38
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bdb0      	pop	{r4, r5, r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	08005e9c 	.word	0x08005e9c
 8000bb8:	200000a8 	.word	0x200000a8
 8000bbc:	0002ee00 	.word	0x0002ee00

08000bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc4:	b672      	cpsid	i
}
 8000bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <Error_Handler+0x8>

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bd0:	bf00      	nop
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr

08000bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <NMI_Handler+0x4>

08000be0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <HardFault_Handler+0x4>

08000be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <MemManage_Handler+0x4>

08000bf0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <BusFault_Handler+0x4>

08000bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <UsageFault_Handler+0x4>

08000c00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr

08000c0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c10:	bf00      	nop
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bc80      	pop	{r7}
 8000c16:	4770      	bx	lr

08000c18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c28:	f001 fa9e 	bl	8002168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000c34:	4802      	ldr	r0, [pc, #8]	@ (8000c40 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000c36:	f003 fb6a 	bl	800430e <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000098 	.word	0x20000098

08000c44 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c50:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000c52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000c5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c60:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4013      	ands	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c68:	68fb      	ldr	r3, [r7, #12]
}
 8000c6a:	bf00      	nop
 8000c6c:	3714      	adds	r7, #20
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000c78:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <MX_SUBGHZ_Init+0x20>)
 8000c7a:	2208      	movs	r2, #8
 8000c7c:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000c7e:	4805      	ldr	r0, [pc, #20]	@ (8000c94 <MX_SUBGHZ_Init+0x20>)
 8000c80:	f003 f916 	bl	8003eb0 <HAL_SUBGHZ_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000c8a:	f7ff ff99 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000098 	.word	0x20000098

08000c98 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000ca0:	2001      	movs	r0, #1
 8000ca2:	f7ff ffcf 	bl	8000c44 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2100      	movs	r1, #0
 8000caa:	2032      	movs	r0, #50	@ 0x32
 8000cac:	f001 fb73 	bl	8002396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000cb0:	2032      	movs	r0, #50	@ 0x32
 8000cb2:	f001 fb8a 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	3708      	adds	r7, #8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc8:	4a14      	ldr	r2, [pc, #80]	@ (8000d1c <_sbrk+0x5c>)
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <_sbrk+0x60>)
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd4:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <_sbrk+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <_sbrk+0x64>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	@ (8000d28 <_sbrk+0x68>)
 8000ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce2:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d207      	bcs.n	8000d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf0:	f004 fb46 	bl	8005380 <__errno>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfe:	e009      	b.n	8000d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <_sbrk+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a05      	ldr	r2, [pc, #20]	@ (8000d24 <_sbrk+0x64>)
 8000d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20010000 	.word	0x20010000
 8000d20:	00000400 	.word	0x00000400
 8000d24:	200000a4 	.word	0x200000a4
 8000d28:	20000298 	.word	0x20000298

08000d2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <LL_AHB2_GRP1_EnableClock>:
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d44:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
}
 8000d5e:	bf00      	nop
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr

08000d68 <LL_APB1_GRP1_EnableClock>:
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000d70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d74:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000d76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000d80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000d84:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d8c:	68fb      	ldr	r3, [r7, #12]
}
 8000d8e:	bf00      	nop
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr

08000d98 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d9c:	4b22      	ldr	r3, [pc, #136]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000d9e:	4a23      	ldr	r2, [pc, #140]	@ (8000e2c <MX_USART2_UART_Init+0x94>)
 8000da0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000da2:	4b21      	ldr	r3, [pc, #132]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000da4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000da8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000daa:	4b1f      	ldr	r3, [pc, #124]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000db0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000db6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000dbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dbe:	220c      	movs	r2, #12
 8000dc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dc2:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dc8:	4b17      	ldr	r3, [pc, #92]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dce:	4b16      	ldr	r3, [pc, #88]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dd4:	4b14      	ldr	r3, [pc, #80]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dda:	4b13      	ldr	r3, [pc, #76]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000de0:	4811      	ldr	r0, [pc, #68]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000de2:	f003 fc52 	bl	800468a <HAL_UART_Init>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d001      	beq.n	8000df0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000dec:	f7ff fee8 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000df0:	2100      	movs	r1, #0
 8000df2:	480d      	ldr	r0, [pc, #52]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000df4:	f004 f983 	bl	80050fe <HAL_UARTEx_SetTxFifoThreshold>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000dfe:	f7ff fedf 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e02:	2100      	movs	r1, #0
 8000e04:	4808      	ldr	r0, [pc, #32]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000e06:	f004 f9b8 	bl	800517a <HAL_UARTEx_SetRxFifoThreshold>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000e10:	f7ff fed6 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000e14:	4804      	ldr	r0, [pc, #16]	@ (8000e28 <MX_USART2_UART_Init+0x90>)
 8000e16:	f004 f93a 	bl	800508e <HAL_UARTEx_DisableFifoMode>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d001      	beq.n	8000e24 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000e20:	f7ff fece 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e24:	bf00      	nop
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	200000a8 	.word	0x200000a8
 8000e2c:	40004400 	.word	0x40004400

08000e30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b096      	sub	sp, #88	@ 0x58
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e38:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e48:	f107 030c 	add.w	r3, r7, #12
 8000e4c:	2238      	movs	r2, #56	@ 0x38
 8000e4e:	2100      	movs	r1, #0
 8000e50:	4618      	mov	r0, r3
 8000e52:	f004 fa8d 	bl	8005370 <memset>
  if(uartHandle->Instance==USART2)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a17      	ldr	r2, [pc, #92]	@ (8000eb8 <HAL_UART_MspInit+0x88>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d126      	bne.n	8000eae <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e60:	2302      	movs	r3, #2
 8000e62:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000e64:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8000e68:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e6a:	f107 030c 	add.w	r3, r7, #12
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f002 fe6a 	bl	8003b48 <HAL_RCCEx_PeriphCLKConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e7a:	f7ff fea1 	bl	8000bc0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e7e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000e82:	f7ff ff71 	bl	8000d68 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e86:	2001      	movs	r0, #1
 8000e88:	f7ff ff56 	bl	8000d38 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000e8c:	230c      	movs	r3, #12
 8000e8e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	2302      	movs	r3, #2
 8000e92:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e9c:	2307      	movs	r3, #7
 8000e9e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eaa:	f001 faa9 	bl	8002400 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000eae:	bf00      	nop
 8000eb0:	3758      	adds	r7, #88	@ 0x58
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40004400 	.word	0x40004400

08000ebc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ebc:	480d      	ldr	r0, [pc, #52]	@ (8000ef4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ebe:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ec0:	f7ff ff34 	bl	8000d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ec6:	490d      	ldr	r1, [pc, #52]	@ (8000efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <LoopForever+0xe>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0a      	ldr	r2, [pc, #40]	@ (8000f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000edc:	4c0a      	ldr	r4, [pc, #40]	@ (8000f08 <LoopForever+0x16>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000eea:	f004 fa4f 	bl	800538c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eee:	f7ff fb57 	bl	80005a0 <main>

08000ef2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ef2:	e7fe      	b.n	8000ef2 <LoopForever>
  ldr   r0, =_estack
 8000ef4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000efc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f00:	08006000 	.word	0x08006000
  ldr r2, =_sbss
 8000f04:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f08:	20000298 	.word	0x20000298

08000f0c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f0c:	e7fe      	b.n	8000f0c <ADC_IRQHandler>

08000f0e <LL_AHB2_GRP1_EnableClock>:
{
 8000f0e:	b480      	push	{r7}
 8000f10:	b085      	sub	sp, #20
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f32:	68fb      	ldr	r3, [r7, #12]
}
 8000f34:	bf00      	nop
 8000f36:	3714      	adds	r7, #20
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
	...

08000f40 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b088      	sub	sp, #32
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8000f4a:	f107 030c 	add.w	r3, r7, #12
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
 8000f58:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000f5a:	2002      	movs	r0, #2
 8000f5c:	f7ff ffd7 	bl	8000f0e <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	4a12      	ldr	r2, [pc, #72]	@ (8000fac <BSP_LED_Init+0x6c>)
 8000f64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f68:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f72:	2302      	movs	r3, #2
 8000f74:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	4a0d      	ldr	r2, [pc, #52]	@ (8000fb0 <BSP_LED_Init+0x70>)
 8000f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7e:	f107 020c 	add.w	r2, r7, #12
 8000f82:	4611      	mov	r1, r2
 8000f84:	4618      	mov	r0, r3
 8000f86:	f001 fa3b 	bl	8002400 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	4a08      	ldr	r2, [pc, #32]	@ (8000fb0 <BSP_LED_Init+0x70>)
 8000f8e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	4a05      	ldr	r2, [pc, #20]	@ (8000fac <BSP_LED_Init+0x6c>)
 8000f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	f001 fb8f 	bl	80026c0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000fa2:	2300      	movs	r3, #0
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3720      	adds	r7, #32
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	08005f8c 	.word	0x08005f8c
 8000fb0:	20000004 	.word	0x20000004

08000fb4 <BSP_LED_Toggle>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	4a07      	ldr	r2, [pc, #28]	@ (8000fe0 <BSP_LED_Toggle+0x2c>)
 8000fc2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	4906      	ldr	r1, [pc, #24]	@ (8000fe4 <BSP_LED_Toggle+0x30>)
 8000fca:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4610      	mov	r0, r2
 8000fd2:	f001 fb8c 	bl	80026ee <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000004 	.word	0x20000004
 8000fe4:	08005f8c 	.word	0x08005f8c

08000fe8 <LL_AHB2_GRP1_EnableClock>:
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ff6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001004:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4013      	ands	r3, r2
 800100a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800100c:	68fb      	ldr	r3, [r7, #12]
}
 800100e:	bf00      	nop
 8001010:	3714      	adds	r7, #20
 8001012:	46bd      	mov	sp, r7
 8001014:	bc80      	pop	{r7}
 8001016:	4770      	bx	lr

08001018 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800101e:	1d3b      	adds	r3, r7, #4
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	605a      	str	r2, [r3, #4]
 8001026:	609a      	str	r2, [r3, #8]
 8001028:	60da      	str	r2, [r3, #12]
 800102a:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 800102c:	2004      	movs	r0, #4
 800102e:	f7ff ffdb 	bl	8000fe8 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001032:	2310      	movs	r3, #16
 8001034:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001036:	2301      	movs	r3, #1
 8001038:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	4619      	mov	r1, r3
 8001046:	4812      	ldr	r0, [pc, #72]	@ (8001090 <BSP_RADIO_Init+0x78>)
 8001048:	f001 f9da 	bl	8002400 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800104c:	2320      	movs	r3, #32
 800104e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4619      	mov	r1, r3
 8001054:	480e      	ldr	r0, [pc, #56]	@ (8001090 <BSP_RADIO_Init+0x78>)
 8001056:	f001 f9d3 	bl	8002400 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800105a:	2308      	movs	r3, #8
 800105c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	4619      	mov	r1, r3
 8001062:	480b      	ldr	r0, [pc, #44]	@ (8001090 <BSP_RADIO_Init+0x78>)
 8001064:	f001 f9cc 	bl	8002400 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001068:	2200      	movs	r2, #0
 800106a:	2120      	movs	r1, #32
 800106c:	4808      	ldr	r0, [pc, #32]	@ (8001090 <BSP_RADIO_Init+0x78>)
 800106e:	f001 fb27 	bl	80026c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001072:	2200      	movs	r2, #0
 8001074:	2110      	movs	r1, #16
 8001076:	4806      	ldr	r0, [pc, #24]	@ (8001090 <BSP_RADIO_Init+0x78>)
 8001078:	f001 fb22 	bl	80026c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 800107c:	2200      	movs	r2, #0
 800107e:	2108      	movs	r1, #8
 8001080:	4803      	ldr	r0, [pc, #12]	@ (8001090 <BSP_RADIO_Init+0x78>)
 8001082:	f001 fb1d 	bl	80026c0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8001086:	2300      	movs	r3, #0
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	48000800 	.word	0x48000800

08001094 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	2b03      	cmp	r3, #3
 80010a2:	d84b      	bhi.n	800113c <BSP_RADIO_ConfigRFSwitch+0xa8>
 80010a4:	a201      	add	r2, pc, #4	@ (adr r2, 80010ac <BSP_RADIO_ConfigRFSwitch+0x18>)
 80010a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010aa:	bf00      	nop
 80010ac:	080010bd 	.word	0x080010bd
 80010b0:	080010dd 	.word	0x080010dd
 80010b4:	080010fd 	.word	0x080010fd
 80010b8:	0800111d 	.word	0x0800111d
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2108      	movs	r1, #8
 80010c0:	4821      	ldr	r0, [pc, #132]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80010c2:	f001 fafd 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2110      	movs	r1, #16
 80010ca:	481f      	ldr	r0, [pc, #124]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80010cc:	f001 faf8 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2120      	movs	r1, #32
 80010d4:	481c      	ldr	r0, [pc, #112]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80010d6:	f001 faf3 	bl	80026c0 <HAL_GPIO_WritePin>
      break;      
 80010da:	e030      	b.n	800113e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80010dc:	2201      	movs	r2, #1
 80010de:	2108      	movs	r1, #8
 80010e0:	4819      	ldr	r0, [pc, #100]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80010e2:	f001 faed 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80010e6:	2201      	movs	r2, #1
 80010e8:	2110      	movs	r1, #16
 80010ea:	4817      	ldr	r0, [pc, #92]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80010ec:	f001 fae8 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80010f0:	2200      	movs	r2, #0
 80010f2:	2120      	movs	r1, #32
 80010f4:	4814      	ldr	r0, [pc, #80]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 80010f6:	f001 fae3 	bl	80026c0 <HAL_GPIO_WritePin>
      break;
 80010fa:	e020      	b.n	800113e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80010fc:	2201      	movs	r2, #1
 80010fe:	2108      	movs	r1, #8
 8001100:	4811      	ldr	r0, [pc, #68]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001102:	f001 fadd 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8001106:	2201      	movs	r2, #1
 8001108:	2110      	movs	r1, #16
 800110a:	480f      	ldr	r0, [pc, #60]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800110c:	f001 fad8 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001110:	2201      	movs	r2, #1
 8001112:	2120      	movs	r1, #32
 8001114:	480c      	ldr	r0, [pc, #48]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001116:	f001 fad3 	bl	80026c0 <HAL_GPIO_WritePin>
      break;
 800111a:	e010      	b.n	800113e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 800111c:	2201      	movs	r2, #1
 800111e:	2108      	movs	r1, #8
 8001120:	4809      	ldr	r0, [pc, #36]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001122:	f001 facd 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001126:	2200      	movs	r2, #0
 8001128:	2110      	movs	r1, #16
 800112a:	4807      	ldr	r0, [pc, #28]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800112c:	f001 fac8 	bl	80026c0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001130:	2201      	movs	r2, #1
 8001132:	2120      	movs	r1, #32
 8001134:	4804      	ldr	r0, [pc, #16]	@ (8001148 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001136:	f001 fac3 	bl	80026c0 <HAL_GPIO_WritePin>
      break;
 800113a:	e000      	b.n	800113e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 800113c:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	48000800 	.word	0x48000800

0800114c <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	bc80      	pop	{r7}
 8001158:	4770      	bx	lr

0800115a <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 800115e:	2301      	movs	r3, #1
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr

08001168 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 800116c:	2301      	movs	r3, #1
}
 800116e:	4618      	mov	r0, r3
 8001170:	46bd      	mov	sp, r7
 8001172:	bc80      	pop	{r7}
 8001174:	4770      	bx	lr

08001176 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8001176:	b480      	push	{r7}
 8001178:	b085      	sub	sp, #20
 800117a:	af00      	add	r7, sp, #0
 800117c:	4603      	mov	r3, r0
 800117e:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d102      	bne.n	800118c <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8001186:	230f      	movs	r3, #15
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	e001      	b.n	8001190 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 800118c:	2316      	movs	r3, #22
 800118e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001190:	68fb      	ldr	r3, [r7, #12]
}
 8001192:	4618      	mov	r0, r3
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 80011a0:	f7ff ff3a 	bl	8001018 <BSP_RADIO_Init>
 80011a4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	bd80      	pop	{r7, pc}

080011aa <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b082      	sub	sp, #8
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	4603      	mov	r3, r0
 80011b2:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff ff6c 	bl	8001094 <BSP_RADIO_ConfigRFSwitch>
 80011bc:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 80011ca:	f7ff ffbf 	bl	800114c <BSP_RADIO_GetTxConfig>
 80011ce:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 80011d8:	f7ff ffbf 	bl	800115a <BSP_RADIO_IsTCXO>
 80011dc:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80011de:	4618      	mov	r0, r3
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 80011e6:	f7ff ffbf 	bl	8001168 <BSP_RADIO_IsDCDC>
 80011ea:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ffba 	bl	8001176 <BSP_RADIO_GetRFOMaxPowerConfig>
 8001202:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8001204:	4618      	mov	r0, r3
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d002      	beq.n	8001220 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 800121a:	4a1d      	ldr	r2, [pc, #116]	@ (8001290 <SUBGRF_Init+0x84>)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8001220:	f7ff fd28 	bl	8000c74 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8001224:	2002      	movs	r0, #2
 8001226:	f000 ff23 	bl	8002070 <Radio_SMPS_Set>

    ImageCalibrated = false;
 800122a:	4b1a      	ldr	r3, [pc, #104]	@ (8001294 <SUBGRF_Init+0x88>)
 800122c:	2200      	movs	r2, #0
 800122e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8001230:	2000      	movs	r0, #0
 8001232:	f000 f895 	bl	8001360 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8001236:	f7ff ffcd 	bl	80011d4 <RBI_IsTCXO>
 800123a:	4603      	mov	r3, r0
 800123c:	2b01      	cmp	r3, #1
 800123e:	d10e      	bne.n	800125e <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8001240:	2140      	movs	r1, #64	@ 0x40
 8001242:	2001      	movs	r0, #1
 8001244:	f000 f9ef 	bl	8001626 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8001248:	2100      	movs	r1, #0
 800124a:	f640 1011 	movw	r0, #2321	@ 0x911
 800124e:	f000 fd63 	bl	8001d18 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8001252:	237f      	movs	r3, #127	@ 0x7f
 8001254:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8001256:	7b38      	ldrb	r0, [r7, #12]
 8001258:	f000 f8e4 	bl	8001424 <SUBGRF_Calibrate>
 800125c:	e009      	b.n	8001272 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 800125e:	2120      	movs	r1, #32
 8001260:	f640 1011 	movw	r0, #2321	@ 0x911
 8001264:	f000 fd58 	bl	8001d18 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8001268:	2120      	movs	r1, #32
 800126a:	f640 1012 	movw	r0, #2322	@ 0x912
 800126e:	f000 fd53 	bl	8001d18 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8001272:	210e      	movs	r1, #14
 8001274:	f640 101f 	movw	r0, #2335	@ 0x91f
 8001278:	f000 fd4e 	bl	8001d18 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 800127c:	f7ff ff8e 	bl	800119c <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8001280:	4b05      	ldr	r3, [pc, #20]	@ (8001298 <SUBGRF_Init+0x8c>)
 8001282:	2201      	movs	r2, #1
 8001284:	701a      	strb	r2, [r3, #0]
}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000148 	.word	0x20000148
 8001294:	20000144 	.word	0x20000144
 8001298:	2000013c 	.word	0x2000013c

0800129c <SUBGRF_GetPayload>:
{
    SUBGRF_WriteBuffer( 0x00, payload, size );
}

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	4613      	mov	r3, r2
 80012a8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 80012ae:	f107 0317 	add.w	r3, r7, #23
 80012b2:	4619      	mov	r1, r3
 80012b4:	68b8      	ldr	r0, [r7, #8]
 80012b6:	f000 fc99 	bl	8001bec <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	79fa      	ldrb	r2, [r7, #7]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d201      	bcs.n	80012c8 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e007      	b.n	80012d8 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80012c8:	7df8      	ldrb	r0, [r7, #23]
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	461a      	mov	r2, r3
 80012d0:	68f9      	ldr	r1, [r7, #12]
 80012d2:	f000 fd6b 	bl	8001dac <SUBGRF_ReadBuffer>

    return 0;
 80012d6:	2300      	movs	r3, #0
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <SUBGRF_SetCrcSeed>:
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
    return 0;
}

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	0a1b      	lsrs	r3, r3, #8
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 80012f4:	88fb      	ldrh	r3, [r7, #6]
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80012fa:	f000 fa17 	bl	800172c <SUBGRF_GetPacketType>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d108      	bne.n	8001316 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8001304:	f107 030c 	add.w	r3, r7, #12
 8001308:	2202      	movs	r2, #2
 800130a:	4619      	mov	r1, r3
 800130c:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8001310:	f000 fd2a 	bl	8001d68 <SUBGRF_WriteRegisters>
            break;
 8001314:	e000      	b.n	8001318 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8001316:	bf00      	nop
    }
}
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	0a1b      	lsrs	r3, r3, #8
 800132e:	b29b      	uxth	r3, r3
 8001330:	b2db      	uxtb	r3, r3
 8001332:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	b2db      	uxtb	r3, r3
 8001338:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800133a:	f000 f9f7 	bl	800172c <SUBGRF_GetPacketType>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d108      	bne.n	8001356 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8001344:	f107 030c 	add.w	r3, r7, #12
 8001348:	2202      	movs	r2, #2
 800134a:	4619      	mov	r1, r3
 800134c:	f240 60be 	movw	r0, #1726	@ 0x6be
 8001350:	f000 fd0a 	bl	8001d68 <SUBGRF_WriteRegisters>
            break;
 8001354:	e000      	b.n	8001358 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8001356:	bf00      	nop
    }
}
 8001358:	bf00      	nop
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <SUBGRF_SetStandby>:
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
    OperatingMode = MODE_SLEEP;
}

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800136a:	1dfb      	adds	r3, r7, #7
 800136c:	2201      	movs	r2, #1
 800136e:	4619      	mov	r1, r3
 8001370:	2080      	movs	r0, #128	@ 0x80
 8001372:	f000 fd3d 	bl	8001df0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d103      	bne.n	8001384 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 800137c:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <SUBGRF_SetStandby+0x34>)
 800137e:	2201      	movs	r2, #1
 8001380:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8001382:	e002      	b.n	800138a <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8001384:	4b03      	ldr	r3, [pc, #12]	@ (8001394 <SUBGRF_SetStandby+0x34>)
 8001386:	2202      	movs	r2, #2
 8001388:	701a      	strb	r2, [r3, #0]
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	2000013c 	.word	0x2000013c

08001398 <SUBGRF_SetRx>:
    buf[2] = ( uint8_t )( timeout & 0xFF );
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
}

void SUBGRF_SetRx( uint32_t timeout )
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	@ (80013d4 <SUBGRF_SetRx+0x3c>)
 80013a2:	2205      	movs	r2, #5
 80013a4:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	0c1b      	lsrs	r3, r3, #16
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	0a1b      	lsrs	r3, r3, #8
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80013bc:	f107 030c 	add.w	r3, r7, #12
 80013c0:	2203      	movs	r2, #3
 80013c2:	4619      	mov	r1, r3
 80013c4:	2082      	movs	r0, #130	@ 0x82
 80013c6:	f000 fd13 	bl	8001df0 <SUBGRF_WriteCommand>
}
 80013ca:	bf00      	nop
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	2000013c 	.word	0x2000013c

080013d8 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
}

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 80013e2:	1dfb      	adds	r3, r7, #7
 80013e4:	2201      	movs	r2, #1
 80013e6:	4619      	mov	r1, r3
 80013e8:	209f      	movs	r0, #159	@ 0x9f
 80013ea:	f000 fd01 	bl	8001df0 <SUBGRF_WriteCommand>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <SUBGRF_SetRegulatorMode>:
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
    }
}

void SUBGRF_SetRegulatorMode( void )
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 80013fc:	f7ff fef1 	bl	80011e2 <RBI_IsDCDC>
 8001400:	4603      	mov	r3, r0
 8001402:	2b01      	cmp	r3, #1
 8001404:	d102      	bne.n	800140c <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8001406:	2301      	movs	r3, #1
 8001408:	71fb      	strb	r3, [r7, #7]
 800140a:	e001      	b.n	8001410 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 800140c:	2300      	movs	r3, #0
 800140e:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	2201      	movs	r2, #1
 8001414:	4619      	mov	r1, r3
 8001416:	2096      	movs	r0, #150	@ 0x96
 8001418:	f000 fcea 	bl	8001df0 <SUBGRF_WriteCommand>
}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800142c:	793b      	ldrb	r3, [r7, #4]
 800142e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001432:	b2db      	uxtb	r3, r3
 8001434:	019b      	lsls	r3, r3, #6
 8001436:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8001438:	793b      	ldrb	r3, [r7, #4]
 800143a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8001442:	b25b      	sxtb	r3, r3
 8001444:	4313      	orrs	r3, r2
 8001446:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8001448:	793b      	ldrb	r3, [r7, #4]
 800144a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800144e:	b2db      	uxtb	r3, r3
 8001450:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8001452:	b25b      	sxtb	r3, r3
 8001454:	4313      	orrs	r3, r2
 8001456:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8001458:	793b      	ldrb	r3, [r7, #4]
 800145a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800145e:	b2db      	uxtb	r3, r3
 8001460:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8001462:	b25b      	sxtb	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8001468:	793b      	ldrb	r3, [r7, #4]
 800146a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800146e:	b2db      	uxtb	r3, r3
 8001470:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8001472:	b25b      	sxtb	r3, r3
 8001474:	4313      	orrs	r3, r2
 8001476:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001478:	793b      	ldrb	r3, [r7, #4]
 800147a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800147e:	b2db      	uxtb	r3, r3
 8001480:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8001482:	b25b      	sxtb	r3, r3
 8001484:	4313      	orrs	r3, r2
 8001486:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8001488:	793b      	ldrb	r3, [r7, #4]
 800148a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800148e:	b2db      	uxtb	r3, r3
 8001490:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001492:	4313      	orrs	r3, r2
 8001494:	b25b      	sxtb	r3, r3
 8001496:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8001498:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800149a:	f107 030f 	add.w	r3, r7, #15
 800149e:	2201      	movs	r2, #1
 80014a0:	4619      	mov	r1, r3
 80014a2:	2089      	movs	r0, #137	@ 0x89
 80014a4:	f000 fca4 	bl	8001df0 <SUBGRF_WriteCommand>
}
 80014a8:	bf00      	nop
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001530 <SUBGRF_CalibrateImage+0x80>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d904      	bls.n	80014ca <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 80014c0:	23e1      	movs	r3, #225	@ 0xe1
 80014c2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 80014c4:	23e9      	movs	r3, #233	@ 0xe9
 80014c6:	737b      	strb	r3, [r7, #13]
 80014c8:	e027      	b.n	800151a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a19      	ldr	r2, [pc, #100]	@ (8001534 <SUBGRF_CalibrateImage+0x84>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d904      	bls.n	80014dc <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 80014d2:	23d7      	movs	r3, #215	@ 0xd7
 80014d4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 80014d6:	23db      	movs	r3, #219	@ 0xdb
 80014d8:	737b      	strb	r3, [r7, #13]
 80014da:	e01e      	b.n	800151a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a16      	ldr	r2, [pc, #88]	@ (8001538 <SUBGRF_CalibrateImage+0x88>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d904      	bls.n	80014ee <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80014e4:	23c1      	movs	r3, #193	@ 0xc1
 80014e6:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80014e8:	23c5      	movs	r3, #197	@ 0xc5
 80014ea:	737b      	strb	r3, [r7, #13]
 80014ec:	e015      	b.n	800151a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a12      	ldr	r2, [pc, #72]	@ (800153c <SUBGRF_CalibrateImage+0x8c>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d904      	bls.n	8001500 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80014f6:	2375      	movs	r3, #117	@ 0x75
 80014f8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80014fa:	2381      	movs	r3, #129	@ 0x81
 80014fc:	737b      	strb	r3, [r7, #13]
 80014fe:	e00c      	b.n	800151a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a0f      	ldr	r2, [pc, #60]	@ (8001540 <SUBGRF_CalibrateImage+0x90>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d904      	bls.n	8001512 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 8001508:	236b      	movs	r3, #107	@ 0x6b
 800150a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 800150c:	236f      	movs	r3, #111	@ 0x6f
 800150e:	737b      	strb	r3, [r7, #13]
 8001510:	e003      	b.n	800151a <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 8001512:	2329      	movs	r3, #41	@ 0x29
 8001514:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 8001516:	232b      	movs	r3, #43	@ 0x2b
 8001518:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 800151a:	f107 030c 	add.w	r3, r7, #12
 800151e:	2202      	movs	r2, #2
 8001520:	4619      	mov	r1, r3
 8001522:	2098      	movs	r0, #152	@ 0x98
 8001524:	f000 fc64 	bl	8001df0 <SUBGRF_WriteCommand>
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	35a4e900 	.word	0x35a4e900
 8001534:	32a9f880 	.word	0x32a9f880
 8001538:	2de54480 	.word	0x2de54480
 800153c:	1b6b0b00 	.word	0x1b6b0b00
 8001540:	1954fc40 	.word	0x1954fc40

08001544 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	4604      	mov	r4, r0
 800154c:	4608      	mov	r0, r1
 800154e:	4611      	mov	r1, r2
 8001550:	461a      	mov	r2, r3
 8001552:	4623      	mov	r3, r4
 8001554:	71fb      	strb	r3, [r7, #7]
 8001556:	4603      	mov	r3, r0
 8001558:	71bb      	strb	r3, [r7, #6]
 800155a:	460b      	mov	r3, r1
 800155c:	717b      	strb	r3, [r7, #5]
 800155e:	4613      	mov	r3, r2
 8001560:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8001566:	79bb      	ldrb	r3, [r7, #6]
 8001568:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800156a:	797b      	ldrb	r3, [r7, #5]
 800156c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800156e:	793b      	ldrb	r3, [r7, #4]
 8001570:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8001572:	f107 030c 	add.w	r3, r7, #12
 8001576:	2204      	movs	r2, #4
 8001578:	4619      	mov	r1, r3
 800157a:	2095      	movs	r0, #149	@ 0x95
 800157c:	f000 fc38 	bl	8001df0 <SUBGRF_WriteCommand>
}
 8001580:	bf00      	nop
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	bd90      	pop	{r4, r7, pc}

08001588 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8001588:	b590      	push	{r4, r7, lr}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	4604      	mov	r4, r0
 8001590:	4608      	mov	r0, r1
 8001592:	4611      	mov	r1, r2
 8001594:	461a      	mov	r2, r3
 8001596:	4623      	mov	r3, r4
 8001598:	80fb      	strh	r3, [r7, #6]
 800159a:	4603      	mov	r3, r0
 800159c:	80bb      	strh	r3, [r7, #4]
 800159e:	460b      	mov	r3, r1
 80015a0:	807b      	strh	r3, [r7, #2]
 80015a2:	4613      	mov	r3, r2
 80015a4:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80015a6:	88fb      	ldrh	r3, [r7, #6]
 80015a8:	0a1b      	lsrs	r3, r3, #8
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80015b0:	88fb      	ldrh	r3, [r7, #6]
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80015b6:	88bb      	ldrh	r3, [r7, #4]
 80015b8:	0a1b      	lsrs	r3, r3, #8
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 80015c0:	88bb      	ldrh	r3, [r7, #4]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 80015c6:	887b      	ldrh	r3, [r7, #2]
 80015c8:	0a1b      	lsrs	r3, r3, #8
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 80015d0:	887b      	ldrh	r3, [r7, #2]
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 80015d6:	883b      	ldrh	r3, [r7, #0]
 80015d8:	0a1b      	lsrs	r3, r3, #8
 80015da:	b29b      	uxth	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80015e0:	883b      	ldrh	r3, [r7, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80015e6:	f107 0308 	add.w	r3, r7, #8
 80015ea:	2208      	movs	r2, #8
 80015ec:	4619      	mov	r1, r3
 80015ee:	2008      	movs	r0, #8
 80015f0:	f000 fbfe 	bl	8001df0 <SUBGRF_WriteCommand>
}
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd90      	pop	{r4, r7, pc}

080015fc <SUBGRF_GetIrqStatus>:

uint16_t SUBGRF_GetIrqStatus( void )
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
    uint8_t irqStatus[2];

    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 8001602:	1d3b      	adds	r3, r7, #4
 8001604:	2202      	movs	r2, #2
 8001606:	4619      	mov	r1, r3
 8001608:	2012      	movs	r0, #18
 800160a:	f000 fc13 	bl	8001e34 <SUBGRF_ReadCommand>
    return ( irqStatus[0] << 8 ) | irqStatus[1];
 800160e:	793b      	ldrb	r3, [r7, #4]
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	b21a      	sxth	r2, r3
 8001614:	797b      	ldrb	r3, [r7, #5]
 8001616:	b21b      	sxth	r3, r3
 8001618:	4313      	orrs	r3, r2
 800161a:	b21b      	sxth	r3, r3
 800161c:	b29b      	uxth	r3, r3
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <SUBGRF_SetTcxoMode>:

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b084      	sub	sp, #16
 800162a:	af00      	add	r7, sp, #0
 800162c:	4603      	mov	r3, r0
 800162e:	6039      	str	r1, [r7, #0]
 8001630:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	f003 0307 	and.w	r3, r3, #7
 8001638:	b2db      	uxtb	r3, r3
 800163a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	0c1b      	lsrs	r3, r3, #16
 8001640:	b2db      	uxtb	r3, r3
 8001642:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	0a1b      	lsrs	r3, r3, #8
 8001648:	b2db      	uxtb	r3, r3
 800164a:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	b2db      	uxtb	r3, r3
 8001650:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8001652:	f107 030c 	add.w	r3, r7, #12
 8001656:	2204      	movs	r2, #4
 8001658:	4619      	mov	r1, r3
 800165a:	2097      	movs	r0, #151	@ 0x97
 800165c:	f000 fbc8 	bl	8001df0 <SUBGRF_WriteCommand>
}
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8001668:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800166c:	b084      	sub	sp, #16
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8001676:	4b1d      	ldr	r3, [pc, #116]	@ (80016ec <SUBGRF_SetRfFrequency+0x84>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	f083 0301 	eor.w	r3, r3, #1
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff ff13 	bl	80014b0 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 800168a:	4b18      	ldr	r3, [pc, #96]	@ (80016ec <SUBGRF_SetRfFrequency+0x84>)
 800168c:	2201      	movs	r2, #1
 800168e:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	461c      	mov	r4, r3
 8001696:	4615      	mov	r5, r2
 8001698:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 800169c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80016a0:	4a13      	ldr	r2, [pc, #76]	@ (80016f0 <SUBGRF_SetRfFrequency+0x88>)
 80016a2:	f04f 0300 	mov.w	r3, #0
 80016a6:	4640      	mov	r0, r8
 80016a8:	4649      	mov	r1, r9
 80016aa:	f7fe fdc1 	bl	8000230 <__aeabi_uldivmod>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4613      	mov	r3, r2
 80016b4:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	0e1b      	lsrs	r3, r3, #24
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	0c1b      	lsrs	r3, r3, #16
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	0a1b      	lsrs	r3, r3, #8
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80016d4:	f107 0308 	add.w	r3, r7, #8
 80016d8:	2204      	movs	r2, #4
 80016da:	4619      	mov	r1, r3
 80016dc:	2086      	movs	r0, #134	@ 0x86
 80016de:	f000 fb87 	bl	8001df0 <SUBGRF_WriteCommand>
}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016ec:	20000144 	.word	0x20000144
 80016f0:	01e84800 	.word	0x01e84800

080016f4 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80016fe:	79fa      	ldrb	r2, [r7, #7]
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <SUBGRF_SetPacketType+0x34>)
 8001702:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d104      	bne.n	8001714 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 800170a:	2100      	movs	r1, #0
 800170c:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8001710:	f000 fb02 	bl	8001d18 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8001714:	1dfb      	adds	r3, r7, #7
 8001716:	2201      	movs	r2, #1
 8001718:	4619      	mov	r1, r3
 800171a:	208a      	movs	r0, #138	@ 0x8a
 800171c:	f000 fb68 	bl	8001df0 <SUBGRF_WriteCommand>
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	2000013d 	.word	0x2000013d

0800172c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
    return PacketType;
 8001730:	4b02      	ldr	r3, [pc, #8]	@ (800173c <SUBGRF_GetPacketType+0x10>)
 8001732:	781b      	ldrb	r3, [r3, #0]
}
 8001734:	4618      	mov	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr
 800173c:	2000013d 	.word	0x2000013d

08001740 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
 800174a:	460b      	mov	r3, r1
 800174c:	71bb      	strb	r3, [r7, #6]
 800174e:	4613      	mov	r3, r2
 8001750:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d149      	bne.n	80017ec <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8001758:	2000      	movs	r0, #0
 800175a:	f7ff fd49 	bl	80011f0 <RBI_GetRFOMaxPowerConfig>
 800175e:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 8001760:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	429a      	cmp	r2, r3
 8001768:	da01      	bge.n	800176e <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	2b0e      	cmp	r3, #14
 8001772:	d10e      	bne.n	8001792 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8001774:	2301      	movs	r3, #1
 8001776:	2201      	movs	r2, #1
 8001778:	2100      	movs	r1, #0
 800177a:	2004      	movs	r0, #4
 800177c:	f7ff fee2 	bl	8001544 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001780:	79ba      	ldrb	r2, [r7, #6]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	b2db      	uxtb	r3, r3
 800178a:	330e      	adds	r3, #14
 800178c:	b2db      	uxtb	r3, r3
 800178e:	71bb      	strb	r3, [r7, #6]
 8001790:	e01f      	b.n	80017d2 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2b0a      	cmp	r3, #10
 8001796:	d10e      	bne.n	80017b6 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8001798:	2301      	movs	r3, #1
 800179a:	2201      	movs	r2, #1
 800179c:	2100      	movs	r1, #0
 800179e:	2001      	movs	r0, #1
 80017a0:	f7ff fed0 	bl	8001544 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 80017a4:	79ba      	ldrb	r2, [r7, #6]
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	330d      	adds	r3, #13
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	71bb      	strb	r3, [r7, #6]
 80017b4:	e00d      	b.n	80017d2 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 80017b6:	2301      	movs	r3, #1
 80017b8:	2201      	movs	r2, #1
 80017ba:	2100      	movs	r1, #0
 80017bc:	2007      	movs	r0, #7
 80017be:	f7ff fec1 	bl	8001544 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80017c2:	79ba      	ldrb	r2, [r7, #6]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	330e      	adds	r3, #14
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 80017d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80017d6:	f113 0f11 	cmn.w	r3, #17
 80017da:	da01      	bge.n	80017e0 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 80017dc:	23ef      	movs	r3, #239	@ 0xef
 80017de:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 80017e0:	2118      	movs	r1, #24
 80017e2:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80017e6:	f000 fa97 	bl	8001d18 <SUBGRF_WriteRegister>
 80017ea:	e067      	b.n	80018bc <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 80017ec:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 80017f0:	f000 faa6 	bl	8001d40 <SUBGRF_ReadRegister>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f043 031e 	orr.w	r3, r3, #30
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	4619      	mov	r1, r3
 80017fe:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8001802:	f000 fa89 	bl	8001d18 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8001806:	2001      	movs	r0, #1
 8001808:	f7ff fcf2 	bl	80011f0 <RBI_GetRFOMaxPowerConfig>
 800180c:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 800180e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	429a      	cmp	r2, r3
 8001816:	da01      	bge.n	800181c <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2b14      	cmp	r3, #20
 8001820:	d10e      	bne.n	8001840 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8001822:	2301      	movs	r3, #1
 8001824:	2200      	movs	r2, #0
 8001826:	2105      	movs	r1, #5
 8001828:	2003      	movs	r0, #3
 800182a:	f7ff fe8b 	bl	8001544 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800182e:	79ba      	ldrb	r2, [r7, #6]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	b2db      	uxtb	r3, r3
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	b2db      	uxtb	r3, r3
 8001838:	3316      	adds	r3, #22
 800183a:	b2db      	uxtb	r3, r3
 800183c:	71bb      	strb	r3, [r7, #6]
 800183e:	e031      	b.n	80018a4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2b11      	cmp	r3, #17
 8001844:	d10e      	bne.n	8001864 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8001846:	2301      	movs	r3, #1
 8001848:	2200      	movs	r2, #0
 800184a:	2103      	movs	r1, #3
 800184c:	2002      	movs	r0, #2
 800184e:	f7ff fe79 	bl	8001544 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001852:	79ba      	ldrb	r2, [r7, #6]
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	b2db      	uxtb	r3, r3
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	b2db      	uxtb	r3, r3
 800185c:	3316      	adds	r3, #22
 800185e:	b2db      	uxtb	r3, r3
 8001860:	71bb      	strb	r3, [r7, #6]
 8001862:	e01f      	b.n	80018a4 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b0e      	cmp	r3, #14
 8001868:	d10e      	bne.n	8001888 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 800186a:	2301      	movs	r3, #1
 800186c:	2200      	movs	r2, #0
 800186e:	2102      	movs	r1, #2
 8001870:	2002      	movs	r0, #2
 8001872:	f7ff fe67 	bl	8001544 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001876:	79ba      	ldrb	r2, [r7, #6]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	b2db      	uxtb	r3, r3
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	b2db      	uxtb	r3, r3
 8001880:	330e      	adds	r3, #14
 8001882:	b2db      	uxtb	r3, r3
 8001884:	71bb      	strb	r3, [r7, #6]
 8001886:	e00d      	b.n	80018a4 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8001888:	2301      	movs	r3, #1
 800188a:	2200      	movs	r2, #0
 800188c:	2107      	movs	r1, #7
 800188e:	2004      	movs	r0, #4
 8001890:	f7ff fe58 	bl	8001544 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001894:	79ba      	ldrb	r2, [r7, #6]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	b2db      	uxtb	r3, r3
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	b2db      	uxtb	r3, r3
 800189e:	3316      	adds	r3, #22
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 80018a4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018a8:	f113 0f09 	cmn.w	r3, #9
 80018ac:	da01      	bge.n	80018b2 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 80018ae:	23f7      	movs	r3, #247	@ 0xf7
 80018b0:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 80018b2:	2138      	movs	r1, #56	@ 0x38
 80018b4:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 80018b8:	f000 fa2e 	bl	8001d18 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 80018bc:	79bb      	ldrb	r3, [r7, #6]
 80018be:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 80018c0:	797b      	ldrb	r3, [r7, #5]
 80018c2:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 80018c4:	f107 0308 	add.w	r3, r7, #8
 80018c8:	2202      	movs	r2, #2
 80018ca:	4619      	mov	r1, r3
 80018cc:	208e      	movs	r0, #142	@ 0x8e
 80018ce:	f000 fa8f 	bl	8001df0 <SUBGRF_WriteCommand>
}
 80018d2:	bf00      	nop
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 80018dc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018e0:	b086      	sub	sp, #24
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80018ea:	4a61      	ldr	r2, [pc, #388]	@ (8001a70 <SUBGRF_SetModulationParams+0x194>)
 80018ec:	f107 0308 	add.w	r3, r7, #8
 80018f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018f4:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	781a      	ldrb	r2, [r3, #0]
 80018fc:	4b5d      	ldr	r3, [pc, #372]	@ (8001a74 <SUBGRF_SetModulationParams+0x198>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d004      	beq.n	800190e <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff fef3 	bl	80016f4 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b03      	cmp	r3, #3
 8001914:	f200 80a5 	bhi.w	8001a62 <SUBGRF_SetModulationParams+0x186>
 8001918:	a201      	add	r2, pc, #4	@ (adr r2, 8001920 <SUBGRF_SetModulationParams+0x44>)
 800191a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191e:	bf00      	nop
 8001920:	08001931 	.word	0x08001931
 8001924:	080019f1 	.word	0x080019f1
 8001928:	080019b3 	.word	0x080019b3
 800192c:	08001a1f 	.word	0x08001a1f
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8001930:	2308      	movs	r3, #8
 8001932:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	4a4f      	ldr	r2, [pc, #316]	@ (8001a78 <SUBGRF_SetModulationParams+0x19c>)
 800193a:	fbb2 f3f3 	udiv	r3, r2, r3
 800193e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	0c1b      	lsrs	r3, r3, #16
 8001944:	b2db      	uxtb	r3, r3
 8001946:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	0a1b      	lsrs	r3, r3, #8
 800194c:	b2db      	uxtb	r3, r3
 800194e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	7b1b      	ldrb	r3, [r3, #12]
 800195a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	7b5b      	ldrb	r3, [r3, #13]
 8001960:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2200      	movs	r2, #0
 8001968:	461c      	mov	r4, r3
 800196a:	4615      	mov	r5, r2
 800196c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001970:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8001974:	4a41      	ldr	r2, [pc, #260]	@ (8001a7c <SUBGRF_SetModulationParams+0x1a0>)
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	4640      	mov	r0, r8
 800197c:	4649      	mov	r1, r9
 800197e:	f7fe fc57 	bl	8000230 <__aeabi_uldivmod>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	4613      	mov	r3, r2
 8001988:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	0c1b      	lsrs	r3, r3, #16
 800198e:	b2db      	uxtb	r3, r3
 8001990:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	0a1b      	lsrs	r3, r3, #8
 8001996:	b2db      	uxtb	r3, r3
 8001998:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	b2db      	uxtb	r3, r3
 800199e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80019a0:	7cfb      	ldrb	r3, [r7, #19]
 80019a2:	b29a      	uxth	r2, r3
 80019a4:	f107 0308 	add.w	r3, r7, #8
 80019a8:	4619      	mov	r1, r3
 80019aa:	208b      	movs	r0, #139	@ 0x8b
 80019ac:	f000 fa20 	bl	8001df0 <SUBGRF_WriteCommand>
        break;
 80019b0:	e058      	b.n	8001a64 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 80019b2:	2304      	movs	r3, #4
 80019b4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	691b      	ldr	r3, [r3, #16]
 80019ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001a78 <SUBGRF_SetModulationParams+0x19c>)
 80019bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	0c1b      	lsrs	r3, r3, #16
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	0a1b      	lsrs	r3, r3, #8
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	7d1b      	ldrb	r3, [r3, #20]
 80019dc:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80019de:	7cfb      	ldrb	r3, [r7, #19]
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	f107 0308 	add.w	r3, r7, #8
 80019e6:	4619      	mov	r1, r3
 80019e8:	208b      	movs	r0, #139	@ 0x8b
 80019ea:	f000 fa01 	bl	8001df0 <SUBGRF_WriteCommand>
        break;
 80019ee:	e039      	b.n	8001a64 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 80019f0:	2304      	movs	r3, #4
 80019f2:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	7e1b      	ldrb	r3, [r3, #24]
 80019f8:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	7e5b      	ldrb	r3, [r3, #25]
 80019fe:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	7e9b      	ldrb	r3, [r3, #26]
 8001a04:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	7edb      	ldrb	r3, [r3, #27]
 8001a0a:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001a0c:	7cfb      	ldrb	r3, [r7, #19]
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	f107 0308 	add.w	r3, r7, #8
 8001a14:	4619      	mov	r1, r3
 8001a16:	208b      	movs	r0, #139	@ 0x8b
 8001a18:	f000 f9ea 	bl	8001df0 <SUBGRF_WriteCommand>

        break;
 8001a1c:	e022      	b.n	8001a64 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 8001a1e:	2305      	movs	r3, #5
 8001a20:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	4a14      	ldr	r2, [pc, #80]	@ (8001a78 <SUBGRF_SetModulationParams+0x19c>)
 8001a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a2c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	0c1b      	lsrs	r3, r3, #16
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	0a1b      	lsrs	r3, r3, #8
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	7b1b      	ldrb	r3, [r3, #12]
 8001a48:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	7b5b      	ldrb	r3, [r3, #13]
 8001a4e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001a50:	7cfb      	ldrb	r3, [r7, #19]
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	f107 0308 	add.w	r3, r7, #8
 8001a58:	4619      	mov	r1, r3
 8001a5a:	208b      	movs	r0, #139	@ 0x8b
 8001a5c:	f000 f9c8 	bl	8001df0 <SUBGRF_WriteCommand>
        break;
 8001a60:	e000      	b.n	8001a64 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 8001a62:	bf00      	nop
    }
}
 8001a64:	bf00      	nop
 8001a66:	3718      	adds	r7, #24
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a6e:	bf00      	nop
 8001a70:	08005ebc 	.word	0x08005ebc
 8001a74:	2000013d 	.word	0x2000013d
 8001a78:	3d090000 	.word	0x3d090000
 8001a7c:	01e84800 	.word	0x01e84800

08001a80 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001a8c:	4a48      	ldr	r2, [pc, #288]	@ (8001bb0 <SUBGRF_SetPacketParams+0x130>)
 8001a8e:	f107 030c 	add.w	r3, r7, #12
 8001a92:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a94:	c303      	stmia	r3!, {r0, r1}
 8001a96:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	781a      	ldrb	r2, [r3, #0]
 8001a9c:	4b45      	ldr	r3, [pc, #276]	@ (8001bb4 <SUBGRF_SetPacketParams+0x134>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d004      	beq.n	8001aae <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fe23 	bl	80016f4 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b03      	cmp	r3, #3
 8001ab4:	d878      	bhi.n	8001ba8 <SUBGRF_SetPacketParams+0x128>
 8001ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8001abc <SUBGRF_SetPacketParams+0x3c>)
 8001ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001abc:	08001acd 	.word	0x08001acd
 8001ac0:	08001b5d 	.word	0x08001b5d
 8001ac4:	08001b51 	.word	0x08001b51
 8001ac8:	08001acd 	.word	0x08001acd
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	7a5b      	ldrb	r3, [r3, #9]
 8001ad0:	2bf1      	cmp	r3, #241	@ 0xf1
 8001ad2:	d10a      	bne.n	8001aea <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8001ad4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001ad8:	f7ff fc02 	bl	80012e0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8001adc:	f248 0005 	movw	r0, #32773	@ 0x8005
 8001ae0:	f7ff fc1e 	bl	8001320 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	75bb      	strb	r3, [r7, #22]
 8001ae8:	e011      	b.n	8001b0e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	7a5b      	ldrb	r3, [r3, #9]
 8001aee:	2bf2      	cmp	r3, #242	@ 0xf2
 8001af0:	d10a      	bne.n	8001b08 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8001af2:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8001af6:	f7ff fbf3 	bl	80012e0 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8001afa:	f241 0021 	movw	r0, #4129	@ 0x1021
 8001afe:	f7ff fc0f 	bl	8001320 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8001b02:	2306      	movs	r3, #6
 8001b04:	75bb      	strb	r3, [r7, #22]
 8001b06:	e002      	b.n	8001b0e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	7a5b      	ldrb	r3, [r3, #9]
 8001b0c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8001b0e:	2309      	movs	r3, #9
 8001b10:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	885b      	ldrh	r3, [r3, #2]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	885b      	ldrh	r3, [r3, #2]
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	791b      	ldrb	r3, [r3, #4]
 8001b2a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	795b      	ldrb	r3, [r3, #5]
 8001b30:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	799b      	ldrb	r3, [r3, #6]
 8001b36:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	79db      	ldrb	r3, [r3, #7]
 8001b3c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	7a1b      	ldrb	r3, [r3, #8]
 8001b42:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8001b44:	7dbb      	ldrb	r3, [r7, #22]
 8001b46:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	7a9b      	ldrb	r3, [r3, #10]
 8001b4c:	753b      	strb	r3, [r7, #20]
        break;
 8001b4e:	e022      	b.n	8001b96 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8001b50:	2301      	movs	r3, #1
 8001b52:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	7b1b      	ldrb	r3, [r3, #12]
 8001b58:	733b      	strb	r3, [r7, #12]
        break;
 8001b5a:	e01c      	b.n	8001b96 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8001b5c:	2306      	movs	r3, #6
 8001b5e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	89db      	ldrh	r3, [r3, #14]
 8001b64:	0a1b      	lsrs	r3, r3, #8
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	89db      	ldrh	r3, [r3, #14]
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	7c1a      	ldrb	r2, [r3, #16]
 8001b78:	4b0f      	ldr	r3, [pc, #60]	@ (8001bb8 <SUBGRF_SetPacketParams+0x138>)
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	7019      	strb	r1, [r3, #0]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	7c5b      	ldrb	r3, [r3, #17]
 8001b86:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	7c9b      	ldrb	r3, [r3, #18]
 8001b8c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	7cdb      	ldrb	r3, [r3, #19]
 8001b92:	747b      	strb	r3, [r7, #17]
        break;
 8001b94:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8001b96:	7dfb      	ldrb	r3, [r7, #23]
 8001b98:	b29a      	uxth	r2, r3
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	208c      	movs	r0, #140	@ 0x8c
 8001ba2:	f000 f925 	bl	8001df0 <SUBGRF_WriteCommand>
 8001ba6:	e000      	b.n	8001baa <SUBGRF_SetPacketParams+0x12a>
        return;
 8001ba8:	bf00      	nop
}
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	08005ec4 	.word	0x08005ec4
 8001bb4:	2000013d 	.word	0x2000013d
 8001bb8:	2000013e 	.word	0x2000013e

08001bbc <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b084      	sub	sp, #16
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	460a      	mov	r2, r1
 8001bc6:	71fb      	strb	r3, [r7, #7]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
 8001bce:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8001bd0:	79bb      	ldrb	r3, [r7, #6]
 8001bd2:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	2202      	movs	r2, #2
 8001bda:	4619      	mov	r1, r3
 8001bdc:	208f      	movs	r0, #143	@ 0x8f
 8001bde:	f000 f907 	bl	8001df0 <SUBGRF_WriteCommand>
}
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <SUBGRF_GetRxBufferStatus>:
    rssi = -buf[0] >> 1;
    return rssi;
}

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b084      	sub	sp, #16
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	2202      	movs	r2, #2
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	2013      	movs	r0, #19
 8001c00:	f000 f918 	bl	8001e34 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8001c04:	f7ff fd92 	bl	800172c <SUBGRF_GetPacketType>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d10d      	bne.n	8001c2a <SUBGRF_GetRxBufferStatus+0x3e>
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c40 <SUBGRF_GetRxBufferStatus+0x54>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d108      	bne.n	8001c2a <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8001c18:	f240 7002 	movw	r0, #1794	@ 0x702
 8001c1c:	f000 f890 	bl	8001d40 <SUBGRF_ReadRegister>
 8001c20:	4603      	mov	r3, r0
 8001c22:	461a      	mov	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	e002      	b.n	8001c30 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8001c2a:	7b3a      	ldrb	r2, [r7, #12]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8001c30:	7b7a      	ldrb	r2, [r7, #13]
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	701a      	strb	r2, [r3, #0]
}
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	2000013e 	.word	0x2000013e

08001c44 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8001c4c:	f107 030c 	add.w	r3, r7, #12
 8001c50:	2203      	movs	r2, #3
 8001c52:	4619      	mov	r1, r3
 8001c54:	2014      	movs	r0, #20
 8001c56:	f000 f8ed 	bl	8001e34 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8001c5a:	f7ff fd67 	bl	800172c <SUBGRF_GetPacketType>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	461a      	mov	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d002      	beq.n	8001c74 <SUBGRF_GetPacketStatus+0x30>
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d013      	beq.n	8001c9a <SUBGRF_GetPacketStatus+0x56>
 8001c72:	e02a      	b.n	8001cca <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8001c74:	7b3a      	ldrb	r2, [r7, #12]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8001c7a:	7b7b      	ldrb	r3, [r7, #13]
 8001c7c:	425b      	negs	r3, r3
 8001c7e:	105b      	asrs	r3, r3, #1
 8001c80:	b25a      	sxtb	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8001c86:	7bbb      	ldrb	r3, [r7, #14]
 8001c88:	425b      	negs	r3, r3
 8001c8a:	105b      	asrs	r3, r3, #1
 8001c8c:	b25a      	sxtb	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
            break;
 8001c98:	e020      	b.n	8001cdc <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8001c9a:	7b3b      	ldrb	r3, [r7, #12]
 8001c9c:	425b      	negs	r3, r3
 8001c9e:	105b      	asrs	r3, r3, #1
 8001ca0:	b25a      	sxtb	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8001ca6:	7b7b      	ldrb	r3, [r7, #13]
 8001ca8:	b25b      	sxtb	r3, r3
 8001caa:	3302      	adds	r3, #2
 8001cac:	109b      	asrs	r3, r3, #2
 8001cae:	b25a      	sxtb	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8001cb4:	7bbb      	ldrb	r3, [r7, #14]
 8001cb6:	425b      	negs	r3, r3
 8001cb8:	105b      	asrs	r3, r3, #1
 8001cba:	b25a      	sxtb	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <SUBGRF_GetPacketStatus+0xa0>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	611a      	str	r2, [r3, #16]
            break;
 8001cc8:	e008      	b.n	8001cdc <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8001cca:	2214      	movs	r2, #20
 8001ccc:	2100      	movs	r1, #0
 8001cce:	6878      	ldr	r0, [r7, #4]
 8001cd0:	f003 fade 	bl	8005290 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	220f      	movs	r2, #15
 8001cd8:	701a      	strb	r2, [r3, #0]
            break;
 8001cda:	bf00      	nop
    }
}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000140 	.word	0x20000140

08001ce8 <SUBGRF_ClearIrqStatus>:
    uint8_t buf[2] = { 0x00, 0x00 };
    SUBGRF_WriteCommand( RADIO_CLR_ERROR, buf, 2 );
}

void SUBGRF_ClearIrqStatus( uint16_t irq )
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( ( uint16_t )irq >> 8 ) & 0x00FF );
 8001cf2:	88fb      	ldrh	r3, [r7, #6]
 8001cf4:	0a1b      	lsrs	r3, r3, #8
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	b2db      	uxtb	r3, r3
 8001cfa:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
 8001cfc:	88fb      	ldrh	r3, [r7, #6]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 8001d02:	f107 030c 	add.w	r3, r7, #12
 8001d06:	2202      	movs	r2, #2
 8001d08:	4619      	mov	r1, r3
 8001d0a:	2002      	movs	r0, #2
 8001d0c:	f000 f870 	bl	8001df0 <SUBGRF_WriteCommand>
}
 8001d10:	bf00      	nop
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <SUBGRF_WriteRegister>:

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	460a      	mov	r2, r1
 8001d22:	80fb      	strh	r3, [r7, #6]
 8001d24:	4613      	mov	r3, r2
 8001d26:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8001d28:	1d7a      	adds	r2, r7, #5
 8001d2a:	88f9      	ldrh	r1, [r7, #6]
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	4803      	ldr	r0, [pc, #12]	@ (8001d3c <SUBGRF_WriteRegister+0x24>)
 8001d30:	f002 f922 	bl	8003f78 <HAL_SUBGHZ_WriteRegisters>
}
 8001d34:	bf00      	nop
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000098 	.word	0x20000098

08001d40 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8001d4a:	f107 020f 	add.w	r2, r7, #15
 8001d4e:	88f9      	ldrh	r1, [r7, #6]
 8001d50:	2301      	movs	r3, #1
 8001d52:	4804      	ldr	r0, [pc, #16]	@ (8001d64 <SUBGRF_ReadRegister+0x24>)
 8001d54:	f002 f96f 	bl	8004036 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000098 	.word	0x20000098

08001d68 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	6039      	str	r1, [r7, #0]
 8001d72:	80fb      	strh	r3, [r7, #6]
 8001d74:	4613      	mov	r3, r2
 8001d76:	80bb      	strh	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d78:	f3ef 8310 	mrs	r3, PRIMASK
 8001d7c:	60fb      	str	r3, [r7, #12]
  return(result);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001d80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001d82:	b672      	cpsid	i
}
 8001d84:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8001d86:	88bb      	ldrh	r3, [r7, #4]
 8001d88:	88f9      	ldrh	r1, [r7, #6]
 8001d8a:	683a      	ldr	r2, [r7, #0]
 8001d8c:	4806      	ldr	r0, [pc, #24]	@ (8001da8 <SUBGRF_WriteRegisters+0x40>)
 8001d8e:	f002 f8f3 	bl	8003f78 <HAL_SUBGHZ_WriteRegisters>
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	f383 8810 	msr	PRIMASK, r3
}
 8001d9c:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8001d9e:	bf00      	nop
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000098 	.word	0x20000098

08001dac <SUBGRF_ReadBuffer>:
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
    CRITICAL_SECTION_END();
}

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b086      	sub	sp, #24
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	6039      	str	r1, [r7, #0]
 8001db6:	71fb      	strb	r3, [r7, #7]
 8001db8:	4613      	mov	r3, r2
 8001dba:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001dbc:	f3ef 8310 	mrs	r3, PRIMASK
 8001dc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001dc4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001dc6:	b672      	cpsid	i
}
 8001dc8:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8001dca:	79bb      	ldrb	r3, [r7, #6]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	79f9      	ldrb	r1, [r7, #7]
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	4806      	ldr	r0, [pc, #24]	@ (8001dec <SUBGRF_ReadBuffer+0x40>)
 8001dd4:	f002 fa43 	bl	800425e <HAL_SUBGHZ_ReadBuffer>
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	f383 8810 	msr	PRIMASK, r3
}
 8001de2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8001de4:	bf00      	nop
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000098 	.word	0x20000098

08001df0 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	6039      	str	r1, [r7, #0]
 8001dfa:	71fb      	strb	r3, [r7, #7]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e00:	f3ef 8310 	mrs	r3, PRIMASK
 8001e04:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e06:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001e08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e0a:	b672      	cpsid	i
}
 8001e0c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8001e0e:	88bb      	ldrh	r3, [r7, #4]
 8001e10:	79f9      	ldrb	r1, [r7, #7]
 8001e12:	683a      	ldr	r2, [r7, #0]
 8001e14:	4806      	ldr	r0, [pc, #24]	@ (8001e30 <SUBGRF_WriteCommand+0x40>)
 8001e16:	f002 f96f 	bl	80040f8 <HAL_SUBGHZ_ExecSetCmd>
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	f383 8810 	msr	PRIMASK, r3
}
 8001e24:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8001e26:	bf00      	nop
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	20000098 	.word	0x20000098

08001e34 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	6039      	str	r1, [r7, #0]
 8001e3e:	71fb      	strb	r3, [r7, #7]
 8001e40:	4613      	mov	r3, r2
 8001e42:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e44:	f3ef 8310 	mrs	r3, PRIMASK
 8001e48:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001e4c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e4e:	b672      	cpsid	i
}
 8001e50:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8001e52:	88bb      	ldrh	r3, [r7, #4]
 8001e54:	79f9      	ldrb	r1, [r7, #7]
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	4806      	ldr	r0, [pc, #24]	@ (8001e74 <SUBGRF_ReadCommand+0x40>)
 8001e5a:	f002 f9ac 	bl	80041b6 <HAL_SUBGHZ_ExecGetCmd>
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	f383 8810 	msr	PRIMASK, r3
}
 8001e68:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8001e6a:	bf00      	nop
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	20000098 	.word	0x20000098

08001e78 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	460a      	mov	r2, r1
 8001e82:	71fb      	strb	r3, [r7, #7]
 8001e84:	4613      	mov	r3, r2
 8001e86:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8001e8c:	79bb      	ldrb	r3, [r7, #6]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d10d      	bne.n	8001eae <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d104      	bne.n	8001ea2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8001e9c:	2004      	movs	r0, #4
 8001e9e:	f000 f8e7 	bl	8002070 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8001ea2:	79fb      	ldrb	r3, [r7, #7]
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d107      	bne.n	8001eb8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	73fb      	strb	r3, [r7, #15]
 8001eac:	e004      	b.n	8001eb8 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8001eae:	79bb      	ldrb	r3, [r7, #6]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d101      	bne.n	8001eb8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f7ff f975 	bl	80011aa <RBI_ConfigRFSwitch>
}
 8001ec0:	bf00      	nop
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8001ed6:	f7ff f976 	bl	80011c6 <RBI_GetTxConfig>
 8001eda:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d016      	beq.n	8001f10 <SUBGRF_SetRfTxPower+0x48>
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	dc16      	bgt.n	8001f16 <SUBGRF_SetRfTxPower+0x4e>
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <SUBGRF_SetRfTxPower+0x2e>
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d00a      	beq.n	8001f0a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8001ef4:	e00f      	b.n	8001f16 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8001ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efa:	2b0f      	cmp	r3, #15
 8001efc:	dd02      	ble.n	8001f04 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8001efe:	2302      	movs	r3, #2
 8001f00:	73fb      	strb	r3, [r7, #15]
            break;
 8001f02:	e009      	b.n	8001f18 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8001f04:	2301      	movs	r3, #1
 8001f06:	73fb      	strb	r3, [r7, #15]
            break;
 8001f08:	e006      	b.n	8001f18 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	73fb      	strb	r3, [r7, #15]
            break;
 8001f0e:	e003      	b.n	8001f18 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8001f10:	2302      	movs	r3, #2
 8001f12:	73fb      	strb	r3, [r7, #15]
            break;
 8001f14:	e000      	b.n	8001f18 <SUBGRF_SetRfTxPower+0x50>
            break;
 8001f16:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8001f18:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	2202      	movs	r2, #2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fc0d 	bl	8001740 <SUBGRF_SetTxParams>

    return paSelect;
 8001f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <HAL_SUBGHZ_TxCpltCallback>:
    return RF_WAKEUP_TIME;
}

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8001f38:	4b03      	ldr	r3, [pc, #12]	@ (8001f48 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2001      	movs	r0, #1
 8001f3e:	4798      	blx	r3
}
 8001f40:	bf00      	nop
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	20000148 	.word	0x20000148

08001f4c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8001f54:	4b03      	ldr	r3, [pc, #12]	@ (8001f64 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2002      	movs	r0, #2
 8001f5a:	4798      	blx	r3
}
 8001f5c:	bf00      	nop
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	20000148 	.word	0x20000148

08001f68 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8001f70:	4b03      	ldr	r3, [pc, #12]	@ (8001f80 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2040      	movs	r0, #64	@ 0x40
 8001f76:	4798      	blx	r3
}
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000148 	.word	0x20000148

08001f84 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b082      	sub	sp, #8
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8001f90:	78fb      	ldrb	r3, [r7, #3]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d002      	beq.n	8001f9c <HAL_SUBGHZ_CADStatusCallback+0x18>
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d005      	beq.n	8001fa6 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8001f9a:	e00a      	b.n	8001fb2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8001f9c:	4b07      	ldr	r3, [pc, #28]	@ (8001fbc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2080      	movs	r0, #128	@ 0x80
 8001fa2:	4798      	blx	r3
            break;
 8001fa4:	e005      	b.n	8001fb2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8001fa6:	4b05      	ldr	r3, [pc, #20]	@ (8001fbc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001fae:	4798      	blx	r3
            break;
 8001fb0:	bf00      	nop
    }
}
 8001fb2:	bf00      	nop
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000148 	.word	0x20000148

08001fc0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8001fc8:	4b04      	ldr	r3, [pc, #16]	@ (8001fdc <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001fd0:	4798      	blx	r3
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20000148 	.word	0x20000148

08001fe0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8001fe8:	4b03      	ldr	r3, [pc, #12]	@ (8001ff8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2020      	movs	r0, #32
 8001fee:	4798      	blx	r3
}
 8001ff0:	bf00      	nop
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20000148 	.word	0x20000148

08001ffc <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8002004:	4b03      	ldr	r3, [pc, #12]	@ (8002014 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2004      	movs	r0, #4
 800200a:	4798      	blx	r3
}
 800200c:	bf00      	nop
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20000148 	.word	0x20000148

08002018 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8002020:	4b03      	ldr	r3, [pc, #12]	@ (8002030 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2008      	movs	r0, #8
 8002026:	4798      	blx	r3
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}
 8002030:	20000148 	.word	0x20000148

08002034 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 800203c:	4b03      	ldr	r3, [pc, #12]	@ (800204c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2010      	movs	r0, #16
 8002042:	4798      	blx	r3
}
 8002044:	bf00      	nop
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000148 	.word	0x20000148

08002050 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 8002058:	4b04      	ldr	r3, [pc, #16]	@ (800206c <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002060:	4798      	blx	r3
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000148 	.word	0x20000148

08002070 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 800207a:	f7ff f8b2 	bl	80011e2 <RBI_IsDCDC>
 800207e:	4603      	mov	r3, r0
 8002080:	2b01      	cmp	r3, #1
 8002082:	d112      	bne.n	80020aa <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8002084:	f640 1023 	movw	r0, #2339	@ 0x923
 8002088:	f7ff fe5a 	bl	8001d40 <SUBGRF_ReadRegister>
 800208c:	4603      	mov	r3, r0
 800208e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8002090:	7bfb      	ldrb	r3, [r7, #15]
 8002092:	f023 0306 	bic.w	r3, r3, #6
 8002096:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8002098:	7bfa      	ldrb	r2, [r7, #15]
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4313      	orrs	r3, r2
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	4619      	mov	r1, r3
 80020a2:	f640 1023 	movw	r0, #2339	@ 0x923
 80020a6:	f7ff fe37 	bl	8001d18 <SUBGRF_WriteRegister>
  }
}
 80020aa:	bf00      	nop
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020ba:	2300      	movs	r3, #0
 80020bc:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020be:	2003      	movs	r0, #3
 80020c0:	f000 f95e 	bl	8002380 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80020c4:	f001 fb62 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80020c8:	4603      	mov	r3, r0
 80020ca:	4a09      	ldr	r2, [pc, #36]	@ (80020f0 <HAL_Init+0x3c>)
 80020cc:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020ce:	2000      	movs	r0, #0
 80020d0:	f000 f810 	bl	80020f4 <HAL_InitTick>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	71fb      	strb	r3, [r7, #7]
 80020de:	e001      	b.n	80020e4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020e0:	f7fe fd74 	bl	8000bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020e4:	79fb      	ldrb	r3, [r7, #7]
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000000 	.word	0x20000000

080020f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002100:	4b17      	ldr	r3, [pc, #92]	@ (8002160 <HAL_InitTick+0x6c>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d024      	beq.n	8002152 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002108:	f001 fb40 	bl	800378c <HAL_RCC_GetHCLKFreq>
 800210c:	4602      	mov	r2, r0
 800210e:	4b14      	ldr	r3, [pc, #80]	@ (8002160 <HAL_InitTick+0x6c>)
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	4619      	mov	r1, r3
 8002114:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002118:	fbb3 f3f1 	udiv	r3, r3, r1
 800211c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002120:	4618      	mov	r0, r3
 8002122:	f000 f960 	bl	80023e6 <HAL_SYSTICK_Config>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d10f      	bne.n	800214c <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b0f      	cmp	r3, #15
 8002130:	d809      	bhi.n	8002146 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002132:	2200      	movs	r2, #0
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	f04f 30ff 	mov.w	r0, #4294967295
 800213a:	f000 f92c 	bl	8002396 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800213e:	4a09      	ldr	r2, [pc, #36]	@ (8002164 <HAL_InitTick+0x70>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	e007      	b.n	8002156 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	73fb      	strb	r3, [r7, #15]
 800214a:	e004      	b.n	8002156 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	73fb      	strb	r3, [r7, #15]
 8002150:	e001      	b.n	8002156 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002156:	7bfb      	ldrb	r3, [r7, #15]
}
 8002158:	4618      	mov	r0, r3
 800215a:	3710      	adds	r7, #16
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	20000014 	.word	0x20000014
 8002164:	20000010 	.word	0x20000010

08002168 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800216c:	4b05      	ldr	r3, [pc, #20]	@ (8002184 <HAL_IncTick+0x1c>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	461a      	mov	r2, r3
 8002172:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <HAL_IncTick+0x20>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4413      	add	r3, r2
 8002178:	4a03      	ldr	r2, [pc, #12]	@ (8002188 <HAL_IncTick+0x20>)
 800217a:	6013      	str	r3, [r2, #0]
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	bc80      	pop	{r7}
 8002182:	4770      	bx	lr
 8002184:	20000014 	.word	0x20000014
 8002188:	2000014c 	.word	0x2000014c

0800218c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  return uwTick;
 8002190:	4b02      	ldr	r3, [pc, #8]	@ (800219c <HAL_GetTick+0x10>)
 8002192:	681b      	ldr	r3, [r3, #0]
}
 8002194:	4618      	mov	r0, r3
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr
 800219c:	2000014c 	.word	0x2000014c

080021a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021a8:	f7ff fff0 	bl	800218c <HAL_GetTick>
 80021ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b8:	d005      	beq.n	80021c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021ba:	4b0a      	ldr	r3, [pc, #40]	@ (80021e4 <HAL_Delay+0x44>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4413      	add	r3, r2
 80021c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021c6:	bf00      	nop
 80021c8:	f7ff ffe0 	bl	800218c <HAL_GetTick>
 80021cc:	4602      	mov	r2, r0
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	1ad3      	subs	r3, r2, r3
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d8f7      	bhi.n	80021c8 <HAL_Delay+0x28>
  {
  }
}
 80021d8:	bf00      	nop
 80021da:	bf00      	nop
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20000014 	.word	0x20000014

080021e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f8:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <__NVIC_SetPriorityGrouping+0x44>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002204:	4013      	ands	r3, r2
 8002206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002210:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002218:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800221a:	4a04      	ldr	r2, [pc, #16]	@ (800222c <__NVIC_SetPriorityGrouping+0x44>)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	60d3      	str	r3, [r2, #12]
}
 8002220:	bf00      	nop
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002234:	4b04      	ldr	r3, [pc, #16]	@ (8002248 <__NVIC_GetPriorityGrouping+0x18>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	0a1b      	lsrs	r3, r3, #8
 800223a:	f003 0307 	and.w	r3, r3, #7
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	2b00      	cmp	r3, #0
 800225c:	db0b      	blt.n	8002276 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	f003 021f 	and.w	r2, r3, #31
 8002264:	4906      	ldr	r1, [pc, #24]	@ (8002280 <__NVIC_EnableIRQ+0x34>)
 8002266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	2001      	movs	r0, #1
 800226e:	fa00 f202 	lsl.w	r2, r0, r2
 8002272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr
 8002280:	e000e100 	.word	0xe000e100

08002284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	4603      	mov	r3, r0
 800228c:	6039      	str	r1, [r7, #0]
 800228e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002294:	2b00      	cmp	r3, #0
 8002296:	db0a      	blt.n	80022ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	490c      	ldr	r1, [pc, #48]	@ (80022d0 <__NVIC_SetPriority+0x4c>)
 800229e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022a2:	0112      	lsls	r2, r2, #4
 80022a4:	b2d2      	uxtb	r2, r2
 80022a6:	440b      	add	r3, r1
 80022a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022ac:	e00a      	b.n	80022c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b2da      	uxtb	r2, r3
 80022b2:	4908      	ldr	r1, [pc, #32]	@ (80022d4 <__NVIC_SetPriority+0x50>)
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	3b04      	subs	r3, #4
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	b2d2      	uxtb	r2, r2
 80022c0:	440b      	add	r3, r1
 80022c2:	761a      	strb	r2, [r3, #24]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000e100 	.word	0xe000e100
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b089      	sub	sp, #36	@ 0x24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f003 0307 	and.w	r3, r3, #7
 80022ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f1c3 0307 	rsb	r3, r3, #7
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	bf28      	it	cs
 80022f6:	2304      	movcs	r3, #4
 80022f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3304      	adds	r3, #4
 80022fe:	2b06      	cmp	r3, #6
 8002300:	d902      	bls.n	8002308 <NVIC_EncodePriority+0x30>
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3b03      	subs	r3, #3
 8002306:	e000      	b.n	800230a <NVIC_EncodePriority+0x32>
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800230c:	f04f 32ff 	mov.w	r2, #4294967295
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	43da      	mvns	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	401a      	ands	r2, r3
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002320:	f04f 31ff 	mov.w	r1, #4294967295
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	fa01 f303 	lsl.w	r3, r1, r3
 800232a:	43d9      	mvns	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002330:	4313      	orrs	r3, r2
         );
}
 8002332:	4618      	mov	r0, r3
 8002334:	3724      	adds	r7, #36	@ 0x24
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3b01      	subs	r3, #1
 8002348:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800234c:	d301      	bcc.n	8002352 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800234e:	2301      	movs	r3, #1
 8002350:	e00f      	b.n	8002372 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002352:	4a0a      	ldr	r2, [pc, #40]	@ (800237c <SysTick_Config+0x40>)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	3b01      	subs	r3, #1
 8002358:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800235a:	210f      	movs	r1, #15
 800235c:	f04f 30ff 	mov.w	r0, #4294967295
 8002360:	f7ff ff90 	bl	8002284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002364:	4b05      	ldr	r3, [pc, #20]	@ (800237c <SysTick_Config+0x40>)
 8002366:	2200      	movs	r2, #0
 8002368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800236a:	4b04      	ldr	r3, [pc, #16]	@ (800237c <SysTick_Config+0x40>)
 800236c:	2207      	movs	r2, #7
 800236e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	e000e010 	.word	0xe000e010

08002380 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ff2d 	bl	80021e8 <__NVIC_SetPriorityGrouping>
}
 800238e:	bf00      	nop
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b086      	sub	sp, #24
 800239a:	af00      	add	r7, sp, #0
 800239c:	4603      	mov	r3, r0
 800239e:	60b9      	str	r1, [r7, #8]
 80023a0:	607a      	str	r2, [r7, #4]
 80023a2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023a4:	f7ff ff44 	bl	8002230 <__NVIC_GetPriorityGrouping>
 80023a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	68b9      	ldr	r1, [r7, #8]
 80023ae:	6978      	ldr	r0, [r7, #20]
 80023b0:	f7ff ff92 	bl	80022d8 <NVIC_EncodePriority>
 80023b4:	4602      	mov	r2, r0
 80023b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff61 	bl	8002284 <__NVIC_SetPriority>
}
 80023c2:	bf00      	nop
 80023c4:	3718      	adds	r7, #24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	4603      	mov	r3, r0
 80023d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff ff37 	bl	800224c <__NVIC_EnableIRQ>
}
 80023de:	bf00      	nop
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7ff ffa4 	bl	800233c <SysTick_Config>
 80023f4:	4603      	mov	r3, r0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002400:	b480      	push	{r7}
 8002402:	b087      	sub	sp, #28
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800240a:	2300      	movs	r3, #0
 800240c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800240e:	e140      	b.n	8002692 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	2101      	movs	r1, #1
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	fa01 f303 	lsl.w	r3, r1, r3
 800241c:	4013      	ands	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 8132 	beq.w	800268c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f003 0303 	and.w	r3, r3, #3
 8002430:	2b01      	cmp	r3, #1
 8002432:	d005      	beq.n	8002440 <HAL_GPIO_Init+0x40>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f003 0303 	and.w	r3, r3, #3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d130      	bne.n	80024a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	2203      	movs	r2, #3
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43db      	mvns	r3, r3
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	4013      	ands	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	68da      	ldr	r2, [r3, #12]
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	4313      	orrs	r3, r2
 8002468:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002476:	2201      	movs	r2, #1
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	43db      	mvns	r3, r3
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	4013      	ands	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	091b      	lsrs	r3, r3, #4
 800248c:	f003 0201 	and.w	r2, r3, #1
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	fa02 f303 	lsl.w	r3, r2, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4313      	orrs	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	693a      	ldr	r2, [r7, #16]
 80024a0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f003 0303 	and.w	r3, r3, #3
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d017      	beq.n	80024de <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	2203      	movs	r2, #3
 80024ba:	fa02 f303 	lsl.w	r3, r2, r3
 80024be:	43db      	mvns	r3, r3
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4013      	ands	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	689a      	ldr	r2, [r3, #8]
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	d123      	bne.n	8002532 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	08da      	lsrs	r2, r3, #3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	3208      	adds	r2, #8
 80024f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	220f      	movs	r2, #15
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43db      	mvns	r3, r3
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	4013      	ands	r3, r2
 800250c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	4313      	orrs	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	08da      	lsrs	r2, r3, #3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3208      	adds	r2, #8
 800252c:	6939      	ldr	r1, [r7, #16]
 800252e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	2203      	movs	r2, #3
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	4013      	ands	r3, r2
 8002548:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 0203 	and.w	r2, r3, #3
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 808c 	beq.w	800268c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002574:	4a4e      	ldr	r2, [pc, #312]	@ (80026b0 <HAL_GPIO_Init+0x2b0>)
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	089b      	lsrs	r3, r3, #2
 800257a:	3302      	adds	r3, #2
 800257c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002580:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	f003 0303 	and.w	r3, r3, #3
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	2207      	movs	r2, #7
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	43db      	mvns	r3, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4013      	ands	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800259e:	d00d      	beq.n	80025bc <HAL_GPIO_Init+0x1bc>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a44      	ldr	r2, [pc, #272]	@ (80026b4 <HAL_GPIO_Init+0x2b4>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d007      	beq.n	80025b8 <HAL_GPIO_Init+0x1b8>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a43      	ldr	r2, [pc, #268]	@ (80026b8 <HAL_GPIO_Init+0x2b8>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d101      	bne.n	80025b4 <HAL_GPIO_Init+0x1b4>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e004      	b.n	80025be <HAL_GPIO_Init+0x1be>
 80025b4:	2307      	movs	r3, #7
 80025b6:	e002      	b.n	80025be <HAL_GPIO_Init+0x1be>
 80025b8:	2301      	movs	r3, #1
 80025ba:	e000      	b.n	80025be <HAL_GPIO_Init+0x1be>
 80025bc:	2300      	movs	r3, #0
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	f002 0203 	and.w	r2, r2, #3
 80025c4:	0092      	lsls	r2, r2, #2
 80025c6:	4093      	lsls	r3, r2
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025ce:	4938      	ldr	r1, [pc, #224]	@ (80026b0 <HAL_GPIO_Init+0x2b0>)
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	089b      	lsrs	r3, r3, #2
 80025d4:	3302      	adds	r3, #2
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025dc:	4b37      	ldr	r3, [pc, #220]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	43db      	mvns	r3, r3
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002600:	4a2e      	ldr	r2, [pc, #184]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002606:	4b2d      	ldr	r3, [pc, #180]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	43db      	mvns	r3, r3
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d003      	beq.n	800262a <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800262a:	4a24      	ldr	r2, [pc, #144]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002630:	4b22      	ldr	r3, [pc, #136]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 8002632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002636:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	43db      	mvns	r3, r3
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4313      	orrs	r3, r2
 8002654:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002656:	4a19      	ldr	r2, [pc, #100]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800265e:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 8002660:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002664:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	43db      	mvns	r3, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4313      	orrs	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002684:	4a0d      	ldr	r2, [pc, #52]	@ (80026bc <HAL_GPIO_Init+0x2bc>)
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	3301      	adds	r3, #1
 8002690:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	fa22 f303 	lsr.w	r3, r2, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	f47f aeb7 	bne.w	8002410 <HAL_GPIO_Init+0x10>
  }
}
 80026a2:	bf00      	nop
 80026a4:	bf00      	nop
 80026a6:	371c      	adds	r7, #28
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40010000 	.word	0x40010000
 80026b4:	48000400 	.word	0x48000400
 80026b8:	48000800 	.word	0x48000800
 80026bc:	58000800 	.word	0x58000800

080026c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	460b      	mov	r3, r1
 80026ca:	807b      	strh	r3, [r7, #2]
 80026cc:	4613      	mov	r3, r2
 80026ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026d0:	787b      	ldrb	r3, [r7, #1]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80026d6:	887a      	ldrh	r2, [r7, #2]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026dc:	e002      	b.n	80026e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026de:	887a      	ldrh	r2, [r7, #2]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr

080026ee <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b085      	sub	sp, #20
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	460b      	mov	r3, r1
 80026f8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002700:	887a      	ldrh	r2, [r7, #2]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4013      	ands	r3, r2
 8002706:	041a      	lsls	r2, r3, #16
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	43d9      	mvns	r1, r3
 800270c:	887b      	ldrh	r3, [r7, #2]
 800270e:	400b      	ands	r3, r1
 8002710:	431a      	orrs	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	619a      	str	r2, [r3, #24]
}
 8002716:	bf00      	nop
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002724:	4b04      	ldr	r3, [pc, #16]	@ (8002738 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a03      	ldr	r2, [pc, #12]	@ (8002738 <HAL_PWR_EnableBkUpAccess+0x18>)
 800272a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800272e:	6013      	str	r3, [r2, #0]
}
 8002730:	bf00      	nop
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr
 8002738:	58000400 	.word	0x58000400

0800273c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002740:	4b03      	ldr	r3, [pc, #12]	@ (8002750 <HAL_PWREx_GetVoltageRange+0x14>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr
 8002750:	58000400 	.word	0x58000400

08002754 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002760:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002764:	d101      	bne.n	800276a <LL_PWR_IsEnabledBkUpAccess+0x16>
 8002766:	2301      	movs	r3, #1
 8002768:	e000      	b.n	800276c <LL_PWR_IsEnabledBkUpAccess+0x18>
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr
 8002774:	58000400 	.word	0x58000400

08002778 <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800277c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002786:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800278a:	6013      	str	r3, [r2, #0]
}
 800278c:	bf00      	nop
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr

08002794 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002798:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80027a6:	6013      	str	r3, [r2, #0]
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80027b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80027c2:	d101      	bne.n	80027c8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80027c4:	2301      	movs	r3, #1
 80027c6:	e000      	b.n	80027ca <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80027c8:	2300      	movs	r3, #0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bc80      	pop	{r7}
 80027d0:	4770      	bx	lr

080027d2 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80027d2:	b480      	push	{r7}
 80027d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80027d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e4:	6013      	str	r3, [r2, #0]
}
 80027e6:	bf00      	nop
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bc80      	pop	{r7}
 80027ec:	4770      	bx	lr

080027ee <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 80027ee:	b480      	push	{r7}
 80027f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80027f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002800:	6013      	str	r3, [r2, #0]
}
 8002802:	bf00      	nop
 8002804:	46bd      	mov	sp, r7
 8002806:	bc80      	pop	{r7}
 8002808:	4770      	bx	lr

0800280a <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800280a:	b480      	push	{r7}
 800280c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800280e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002818:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800281c:	d101      	bne.n	8002822 <LL_RCC_HSE_IsReady+0x18>
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <LL_RCC_HSE_IsReady+0x1a>
 8002822:	2300      	movs	r3, #0
}
 8002824:	4618      	mov	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002830:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800283a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800283e:	6013      	str	r3, [r2, #0]
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800284c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002856:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800285a:	6013      	str	r3, [r2, #0]
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr

08002864 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002868:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002876:	d101      	bne.n	800287c <LL_RCC_HSI_IsReady+0x18>
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <LL_RCC_HSI_IsReady+0x1a>
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr

08002886 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800288e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	061b      	lsls	r3, r3, #24
 800289c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028a0:	4313      	orrs	r3, r2
 80028a2:	604b      	str	r3, [r1, #4]
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80028ae:	b480      	push	{r7}
 80028b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80028b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d101      	bne.n	80028c6 <LL_RCC_LSE_IsReady+0x18>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <LL_RCC_LSE_IsReady+0x1a>
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bc80      	pop	{r7}
 80028ce:	4770      	bx	lr

080028d0 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80028d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr

080028f0 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80028f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002900:	f023 0301 	bic.w	r3, r3, #1
 8002904:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8002908:	bf00      	nop
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr

08002910 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002914:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002918:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b02      	cmp	r3, #2
 8002922:	d101      	bne.n	8002928 <LL_RCC_LSI_IsReady+0x18>
 8002924:	2301      	movs	r3, #1
 8002926:	e000      	b.n	800292a <LL_RCC_LSI_IsReady+0x1a>
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr

08002932 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002932:	b480      	push	{r7}
 8002934:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002936:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6013      	str	r3, [r2, #0]
}
 8002946:	bf00      	nop
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr

0800294e <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002952:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800295c:	f023 0301 	bic.w	r3, r3, #1
 8002960:	6013      	str	r3, [r2, #0]
}
 8002962:	bf00      	nop
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr

0800296a <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800296a:	b480      	push	{r7}
 800296c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800296e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b02      	cmp	r3, #2
 800297a:	d101      	bne.n	8002980 <LL_RCC_MSI_IsReady+0x16>
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <LL_RCC_MSI_IsReady+0x18>
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr

0800298a <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 800298a:	b480      	push	{r7}
 800298c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800298e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 0308 	and.w	r3, r3, #8
 8002998:	2b08      	cmp	r3, #8
 800299a:	d101      	bne.n	80029a0 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800299c:	2301      	movs	r3, #1
 800299e:	e000      	b.n	80029a2 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bc80      	pop	{r7}
 80029a8:	4770      	bx	lr

080029aa <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80029aa:	b480      	push	{r7}
 80029ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80029ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80029c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80029e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	021b      	lsls	r3, r3, #8
 80029ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029f2:	4313      	orrs	r3, r2
 80029f4:	604b      	str	r3, [r1, #4]
}
 80029f6:	bf00      	nop
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002a08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f023 0203 	bic.w	r2, r3, #3
 8002a12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	608b      	str	r3, [r1, #8]
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr

08002a26 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002a26:	b480      	push	{r7}
 8002a28:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 030c 	and.w	r3, r3, #12
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr

08002a3c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002a44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	608b      	str	r3, [r1, #8]
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr

08002a62 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b083      	sub	sp, #12
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002a6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a6e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002a72:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a76:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr

08002a8c <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002a94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a98:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002a9c:	f023 020f 	bic.w	r2, r3, #15
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	091b      	lsrs	r3, r3, #4
 8002aa4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002aae:	bf00      	nop
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bc80      	pop	{r7}
 8002ab6:	4770      	bx	lr

08002ab8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002ac0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002aca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	608b      	str	r3, [r1, #8]
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr

08002ade <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002ade:	b480      	push	{r7}
 8002ae0:	b083      	sub	sp, #12
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002af0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	608b      	str	r3, [r1, #8]
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr

08002b04 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bc80      	pop	{r7}
 8002b18:	4770      	bx	lr

08002b1a <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b22:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002b26:	011b      	lsls	r3, r3, #4
 8002b28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr

08002b34 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002b38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bc80      	pop	{r7}
 8002b48:	4770      	bx	lr

08002b4a <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002b4a:	b480      	push	{r7}
 8002b4c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002b4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr

08002b60 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002b64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b72:	6013      	str	r3, [r2, #0]
}
 8002b74:	bf00      	nop
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr

08002b7c <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002b8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b8e:	6013      	str	r3, [r2, #0]
}
 8002b90:	bf00      	nop
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002b9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002baa:	d101      	bne.n	8002bb0 <LL_RCC_PLL_IsReady+0x18>
 8002bac:	2301      	movs	r3, #1
 8002bae:	e000      	b.n	8002bb2 <LL_RCC_PLL_IsReady+0x1a>
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bc80      	pop	{r7}
 8002bb8:	4770      	bx	lr

08002bba <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002bbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	0a1b      	lsrs	r3, r3, #8
 8002bc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr

08002bd2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr

08002be8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002bec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f003 0303 	and.w	r3, r3, #3
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002c18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c26:	d101      	bne.n	8002c2c <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e000      	b.n	8002c2e <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002c36:	b480      	push	{r7}
 8002c38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002c3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c3e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c4a:	d101      	bne.n	8002c50 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	e000      	b.n	8002c52 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr

08002c5a <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002c5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c62:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c6e:	d101      	bne.n	8002c74 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002c70:	2301      	movs	r3, #1
 8002c72:	e000      	b.n	8002c76 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr

08002c7e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002c82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c90:	d101      	bne.n	8002c96 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002c92:	2301      	movs	r3, #1
 8002c94:	e000      	b.n	8002c98 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr

08002ca0 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002cae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002cb2:	d101      	bne.n	8002cb8 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
	...

08002cc4 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b088      	sub	sp, #32
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d101      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e36f      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cd6:	f7ff fea6 	bl	8002a26 <LL_RCC_GetSysClkSource>
 8002cda:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cdc:	f7ff ff8f 	bl	8002bfe <LL_RCC_PLL_GetMainSource>
 8002ce0:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0320 	and.w	r3, r3, #32
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 80c4 	beq.w	8002e78 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002cf0:	69fb      	ldr	r3, [r7, #28]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d005      	beq.n	8002d02 <HAL_RCC_OscConfig+0x3e>
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	2b0c      	cmp	r3, #12
 8002cfa:	d176      	bne.n	8002dea <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d173      	bne.n	8002dea <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a1b      	ldr	r3, [r3, #32]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e353      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0308 	and.w	r3, r3, #8
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d005      	beq.n	8002d2c <HAL_RCC_OscConfig+0x68>
 8002d20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d2a:	e006      	b.n	8002d3a <HAL_RCC_OscConfig+0x76>
 8002d2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d34:	091b      	lsrs	r3, r3, #4
 8002d36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d222      	bcs.n	8002d84 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d42:	4618      	mov	r0, r3
 8002d44:	f000 fd5a 	bl	80037fc <RCC_SetFlashLatencyFromMSIRange>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e331      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d5c:	f043 0308 	orr.w	r3, r3, #8
 8002d60:	6013      	str	r3, [r2, #0]
 8002d62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d74:	4313      	orrs	r3, r2
 8002d76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff fe2b 	bl	80029d8 <LL_RCC_MSI_SetCalibTrimming>
 8002d82:	e021      	b.n	8002dc8 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d8e:	f043 0308 	orr.w	r3, r3, #8
 8002d92:	6013      	str	r3, [r2, #0]
 8002d94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002da6:	4313      	orrs	r3, r2
 8002da8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fe12 	bl	80029d8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db8:	4618      	mov	r0, r3
 8002dba:	f000 fd1f 	bl	80037fc <RCC_SetFlashLatencyFromMSIRange>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d001      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e2f6      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002dc8:	f000 fce0 	bl	800378c <HAL_RCC_GetHCLKFreq>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	4aa7      	ldr	r2, [pc, #668]	@ (800306c <HAL_RCC_OscConfig+0x3a8>)
 8002dd0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002dd2:	4ba7      	ldr	r3, [pc, #668]	@ (8003070 <HAL_RCC_OscConfig+0x3ac>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7ff f98c 	bl	80020f4 <HAL_InitTick>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002de0:	7cfb      	ldrb	r3, [r7, #19]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d047      	beq.n	8002e76 <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002de6:	7cfb      	ldrb	r3, [r7, #19]
 8002de8:	e2e5      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a1b      	ldr	r3, [r3, #32]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d02c      	beq.n	8002e4c <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002df2:	f7ff fd9e 	bl	8002932 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002df6:	f7ff f9c9 	bl	800218c <HAL_GetTick>
 8002dfa:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dfe:	f7ff f9c5 	bl	800218c <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e2d2      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002e10:	f7ff fdab 	bl	800296a <LL_RCC_MSI_IsReady>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d0f1      	beq.n	8002dfe <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e24:	f043 0308 	orr.w	r3, r3, #8
 8002e28:	6013      	str	r3, [r2, #0]
 8002e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e38:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff fdc7 	bl	80029d8 <LL_RCC_MSI_SetCalibTrimming>
 8002e4a:	e015      	b.n	8002e78 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e4c:	f7ff fd7f 	bl	800294e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e50:	f7ff f99c 	bl	800218c <HAL_GetTick>
 8002e54:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e58:	f7ff f998 	bl	800218c <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e2a5      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002e6a:	f7ff fd7e 	bl	800296a <LL_RCC_MSI_IsReady>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1f1      	bne.n	8002e58 <HAL_RCC_OscConfig+0x194>
 8002e74:	e000      	b.n	8002e78 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002e76:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d058      	beq.n	8002f36 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002e84:	69fb      	ldr	r3, [r7, #28]
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d005      	beq.n	8002e96 <HAL_RCC_OscConfig+0x1d2>
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	2b0c      	cmp	r3, #12
 8002e8e:	d108      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	2b03      	cmp	r3, #3
 8002e94:	d105      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d14b      	bne.n	8002f36 <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e289      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002ea2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ec0:	d102      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x204>
 8002ec2:	f7ff fc86 	bl	80027d2 <LL_RCC_HSE_Enable>
 8002ec6:	e00d      	b.n	8002ee4 <HAL_RCC_OscConfig+0x220>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002ed0:	d104      	bne.n	8002edc <HAL_RCC_OscConfig+0x218>
 8002ed2:	f7ff fc51 	bl	8002778 <LL_RCC_HSE_EnableTcxo>
 8002ed6:	f7ff fc7c 	bl	80027d2 <LL_RCC_HSE_Enable>
 8002eda:	e003      	b.n	8002ee4 <HAL_RCC_OscConfig+0x220>
 8002edc:	f7ff fc87 	bl	80027ee <LL_RCC_HSE_Disable>
 8002ee0:	f7ff fc58 	bl	8002794 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d012      	beq.n	8002f12 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eec:	f7ff f94e 	bl	800218c <HAL_GetTick>
 8002ef0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef4:	f7ff f94a 	bl	800218c <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b64      	cmp	r3, #100	@ 0x64
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e257      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002f06:	f7ff fc80 	bl	800280a <LL_RCC_HSE_IsReady>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d0f1      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x230>
 8002f10:	e011      	b.n	8002f36 <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f12:	f7ff f93b 	bl	800218c <HAL_GetTick>
 8002f16:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002f18:	e008      	b.n	8002f2c <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f1a:	f7ff f937 	bl	800218c <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b64      	cmp	r3, #100	@ 0x64
 8002f26:	d901      	bls.n	8002f2c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e244      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002f2c:	f7ff fc6d 	bl	800280a <LL_RCC_HSE_IsReady>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f1      	bne.n	8002f1a <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d046      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	2b04      	cmp	r3, #4
 8002f46:	d005      	beq.n	8002f54 <HAL_RCC_OscConfig+0x290>
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	2b0c      	cmp	r3, #12
 8002f4c:	d10e      	bne.n	8002f6c <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d10b      	bne.n	8002f6c <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e22a      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff fc8e 	bl	8002886 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002f6a:	e031      	b.n	8002fd0 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d019      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f74:	f7ff fc5a 	bl	800282c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f78:	f7ff f908 	bl	800218c <HAL_GetTick>
 8002f7c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f80:	f7ff f904 	bl	800218c <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e211      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002f92:	f7ff fc67 	bl	8002864 <LL_RCC_HSI_IsReady>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0f1      	beq.n	8002f80 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff fc70 	bl	8002886 <LL_RCC_HSI_SetCalibTrimming>
 8002fa6:	e013      	b.n	8002fd0 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fa8:	f7ff fc4e 	bl	8002848 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fac:	f7ff f8ee 	bl	800218c <HAL_GetTick>
 8002fb0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb4:	f7ff f8ea 	bl	800218c <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e1f7      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002fc6:	f7ff fc4d 	bl	8002864 <LL_RCC_HSI_IsReady>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d1f1      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0308 	and.w	r3, r3, #8
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d06e      	beq.n	80030ba <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d056      	beq.n	8003092 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002fe4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fe8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fec:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69da      	ldr	r2, [r3, #28]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d031      	beq.n	8003060 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d006      	beq.n	8003014 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e1d0      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b00      	cmp	r3, #0
 800301c:	d013      	beq.n	8003046 <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 800301e:	f7ff fc67 	bl	80028f0 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003022:	f7ff f8b3 	bl	800218c <HAL_GetTick>
 8003026:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8003028:	e008      	b.n	800303c <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800302a:	f7ff f8af 	bl	800218c <HAL_GetTick>
 800302e:	4602      	mov	r2, r0
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	2b11      	cmp	r3, #17
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e1bc      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 800303c:	f7ff fc68 	bl	8002910 <LL_RCC_LSI_IsReady>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f1      	bne.n	800302a <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8003046:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800304a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800304e:	f023 0210 	bic.w	r2, r3, #16
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800305a:	4313      	orrs	r3, r2
 800305c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003060:	f7ff fc36 	bl	80028d0 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003064:	f7ff f892 	bl	800218c <HAL_GetTick>
 8003068:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800306a:	e00c      	b.n	8003086 <HAL_RCC_OscConfig+0x3c2>
 800306c:	20000000 	.word	0x20000000
 8003070:	20000010 	.word	0x20000010
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003074:	f7ff f88a 	bl	800218c <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b11      	cmp	r3, #17
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e197      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8003086:	f7ff fc43 	bl	8002910 <LL_RCC_LSI_IsReady>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d0f1      	beq.n	8003074 <HAL_RCC_OscConfig+0x3b0>
 8003090:	e013      	b.n	80030ba <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003092:	f7ff fc2d 	bl	80028f0 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003096:	f7ff f879 	bl	800218c <HAL_GetTick>
 800309a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800309c:	e008      	b.n	80030b0 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800309e:	f7ff f875 	bl	800218c <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b11      	cmp	r3, #17
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e182      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80030b0:	f7ff fc2e 	bl	8002910 <LL_RCC_LSI_IsReady>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f1      	bne.n	800309e <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0304 	and.w	r3, r3, #4
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f000 80d8 	beq.w	8003278 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80030c8:	f7ff fb44 	bl	8002754 <LL_PWR_IsEnabledBkUpAccess>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d113      	bne.n	80030fa <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80030d2:	f7ff fb25 	bl	8002720 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030d6:	f7ff f859 	bl	800218c <HAL_GetTick>
 80030da:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030de:	f7ff f855 	bl	800218c <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e162      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80030f0:	f7ff fb30 	bl	8002754 <LL_PWR_IsEnabledBkUpAccess>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d0f1      	beq.n	80030de <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d07b      	beq.n	80031fa <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	2b85      	cmp	r3, #133	@ 0x85
 8003108:	d003      	beq.n	8003112 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2b05      	cmp	r3, #5
 8003110:	d109      	bne.n	8003126 <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003112:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003116:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800311a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800311e:	f043 0304 	orr.w	r3, r3, #4
 8003122:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003126:	f7ff f831 	bl	800218c <HAL_GetTick>
 800312a:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800312c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003134:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003138:	f043 0301 	orr.w	r3, r3, #1
 800313c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003140:	e00a      	b.n	8003158 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003142:	f7ff f823 	bl	800218c <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003150:	4293      	cmp	r3, r2
 8003152:	d901      	bls.n	8003158 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8003154:	2303      	movs	r3, #3
 8003156:	e12e      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003158:	f7ff fba9 	bl	80028ae <LL_RCC_LSE_IsReady>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d0ef      	beq.n	8003142 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	2b81      	cmp	r3, #129	@ 0x81
 8003168:	d003      	beq.n	8003172 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	2b85      	cmp	r3, #133	@ 0x85
 8003170:	d121      	bne.n	80031b6 <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003172:	f7ff f80b 	bl	800218c <HAL_GetTick>
 8003176:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003178:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800317c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003180:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800318c:	e00a      	b.n	80031a4 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800318e:	f7fe fffd 	bl	800218c <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319c:	4293      	cmp	r3, r2
 800319e:	d901      	bls.n	80031a4 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e108      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80031a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0ec      	beq.n	800318e <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80031b4:	e060      	b.n	8003278 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b6:	f7fe ffe9 	bl	800218c <HAL_GetTick>
 80031ba:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80031bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031c4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80031d0:	e00a      	b.n	80031e8 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d2:	f7fe ffdb 	bl	800218c <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e0e6      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80031e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1ec      	bne.n	80031d2 <HAL_RCC_OscConfig+0x50e>
 80031f8:	e03e      	b.n	8003278 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031fa:	f7fe ffc7 	bl	800218c <HAL_GetTick>
 80031fe:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003200:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003208:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800320c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003214:	e00a      	b.n	800322c <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003216:	f7fe ffb9 	bl	800218c <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003224:	4293      	cmp	r3, r2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e0c4      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800322c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003234:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1ec      	bne.n	8003216 <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800323c:	f7fe ffa6 	bl	800218c <HAL_GetTick>
 8003240:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003242:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800324a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800324e:	f023 0301 	bic.w	r3, r3, #1
 8003252:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003256:	e00a      	b.n	800326e <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003258:	f7fe ff98 	bl	800218c <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003266:	4293      	cmp	r3, r2
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e0a3      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 800326e:	f7ff fb1e 	bl	80028ae <LL_RCC_LSE_IsReady>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ef      	bne.n	8003258 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800327c:	2b00      	cmp	r3, #0
 800327e:	f000 8099 	beq.w	80033b4 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	2b0c      	cmp	r3, #12
 8003286:	d06c      	beq.n	8003362 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328c:	2b02      	cmp	r3, #2
 800328e:	d14b      	bne.n	8003328 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003290:	f7ff fc74 	bl	8002b7c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003294:	f7fe ff7a 	bl	800218c <HAL_GetTick>
 8003298:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800329a:	e008      	b.n	80032ae <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800329c:	f7fe ff76 	bl	800218c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	2b0a      	cmp	r3, #10
 80032a8:	d901      	bls.n	80032ae <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e083      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80032ae:	f7ff fc73 	bl	8002b98 <LL_RCC_PLL_IsReady>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1f1      	bne.n	800329c <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032bc:	68da      	ldr	r2, [r3, #12]
 80032be:	4b40      	ldr	r3, [pc, #256]	@ (80033c0 <HAL_RCC_OscConfig+0x6fc>)
 80032c0:	4013      	ands	r3, r2
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032ca:	4311      	orrs	r1, r2
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80032d0:	0212      	lsls	r2, r2, #8
 80032d2:	4311      	orrs	r1, r2
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032d8:	4311      	orrs	r1, r2
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80032de:	4311      	orrs	r1, r2
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80032e4:	430a      	orrs	r2, r1
 80032e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032ea:	4313      	orrs	r3, r2
 80032ec:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032ee:	f7ff fc37 	bl	8002b60 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80032fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003300:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003302:	f7fe ff43 	bl	800218c <HAL_GetTick>
 8003306:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8003308:	e008      	b.n	800331c <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330a:	f7fe ff3f 	bl	800218c <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	2b0a      	cmp	r3, #10
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e04c      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 800331c:	f7ff fc3c 	bl	8002b98 <LL_RCC_PLL_IsReady>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d0f1      	beq.n	800330a <HAL_RCC_OscConfig+0x646>
 8003326:	e045      	b.n	80033b4 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003328:	f7ff fc28 	bl	8002b7c <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800332c:	f7fe ff2e 	bl	800218c <HAL_GetTick>
 8003330:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003334:	f7fe ff2a 	bl	800218c <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b0a      	cmp	r3, #10
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e037      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003346:	f7ff fc27 	bl	8002b98 <LL_RCC_PLL_IsReady>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1f1      	bne.n	8003334 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8003350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800335a:	4b1a      	ldr	r3, [pc, #104]	@ (80033c4 <HAL_RCC_OscConfig+0x700>)
 800335c:	4013      	ands	r3, r2
 800335e:	60cb      	str	r3, [r1, #12]
 8003360:	e028      	b.n	80033b4 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003366:	2b01      	cmp	r3, #1
 8003368:	d101      	bne.n	800336e <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e023      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800336e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	f003 0203 	and.w	r2, r3, #3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003380:	429a      	cmp	r2, r3
 8003382:	d115      	bne.n	80033b0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8003384:	69bb      	ldr	r3, [r7, #24]
 8003386:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800338e:	429a      	cmp	r2, r3
 8003390:	d10e      	bne.n	80033b0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003392:	69bb      	ldr	r3, [r7, #24]
 8003394:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800339c:	021b      	lsls	r3, r3, #8
 800339e:	429a      	cmp	r2, r3
 80033a0:	d106      	bne.n	80033b0 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d001      	beq.n	80033b4 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e000      	b.n	80033b6 <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3720      	adds	r7, #32
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	11c1808c 	.word	0x11c1808c
 80033c4:	eefefffc 	.word	0xeefefffc

080033c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d101      	bne.n	80033dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e12c      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033dc:	4b98      	ldr	r3, [pc, #608]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0307 	and.w	r3, r3, #7
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d91b      	bls.n	8003422 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ea:	4b95      	ldr	r3, [pc, #596]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f023 0207 	bic.w	r2, r3, #7
 80033f2:	4993      	ldr	r1, [pc, #588]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033fa:	f7fe fec7 	bl	800218c <HAL_GetTick>
 80033fe:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003400:	e008      	b.n	8003414 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003402:	f7fe fec3 	bl	800218c <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e110      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003414:	4b8a      	ldr	r3, [pc, #552]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d1ef      	bne.n	8003402 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d016      	beq.n	800345c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff fb02 	bl	8002a3c <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003438:	f7fe fea8 	bl	800218c <HAL_GetTick>
 800343c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800343e:	e008      	b.n	8003452 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003440:	f7fe fea4 	bl	800218c <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e0f1      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003452:	f7ff fbdf 	bl	8002c14 <LL_RCC_IsActiveFlag_HPRE>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d0f1      	beq.n	8003440 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0320 	and.w	r3, r3, #32
 8003464:	2b00      	cmp	r3, #0
 8003466:	d016      	beq.n	8003496 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	695b      	ldr	r3, [r3, #20]
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff faf8 	bl	8002a62 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003472:	f7fe fe8b 	bl	800218c <HAL_GetTick>
 8003476:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003478:	e008      	b.n	800348c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800347a:	f7fe fe87 	bl	800218c <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e0d4      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800348c:	f7ff fbd3 	bl	8002c36 <LL_RCC_IsActiveFlag_C2HPRE>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0f1      	beq.n	800347a <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d016      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff faf0 	bl	8002a8c <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80034ac:	f7fe fe6e 	bl	800218c <HAL_GetTick>
 80034b0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80034b4:	f7fe fe6a 	bl	800218c <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e0b7      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80034c6:	f7ff fbc8 	bl	8002c5a <LL_RCC_IsActiveFlag_SHDHPRE>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d0f1      	beq.n	80034b4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0304 	and.w	r3, r3, #4
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d016      	beq.n	800350a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fae9 	bl	8002ab8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80034e6:	f7fe fe51 	bl	800218c <HAL_GetTick>
 80034ea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80034ec:	e008      	b.n	8003500 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80034ee:	f7fe fe4d 	bl	800218c <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e09a      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003500:	f7ff fbbd 	bl	8002c7e <LL_RCC_IsActiveFlag_PPRE1>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d0f1      	beq.n	80034ee <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d017      	beq.n	8003546 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	691b      	ldr	r3, [r3, #16]
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fade 	bl	8002ade <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003522:	f7fe fe33 	bl	800218c <HAL_GetTick>
 8003526:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003528:	e008      	b.n	800353c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800352a:	f7fe fe2f 	bl	800218c <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e07c      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800353c:	f7ff fbb0 	bl	8002ca0 <LL_RCC_IsActiveFlag_PPRE2>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f1      	beq.n	800352a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	2b00      	cmp	r3, #0
 8003550:	d043      	beq.n	80035da <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	2b02      	cmp	r3, #2
 8003558:	d106      	bne.n	8003568 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800355a:	f7ff f956 	bl	800280a <LL_RCC_HSE_IsReady>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d11e      	bne.n	80035a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e066      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b03      	cmp	r3, #3
 800356e:	d106      	bne.n	800357e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003570:	f7ff fb12 	bl	8002b98 <LL_RCC_PLL_IsReady>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d113      	bne.n	80035a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e05b      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d106      	bne.n	8003594 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8003586:	f7ff f9f0 	bl	800296a <LL_RCC_MSI_IsReady>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d108      	bne.n	80035a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e050      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003594:	f7ff f966 	bl	8002864 <LL_RCC_HSI_IsReady>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e049      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7ff fa2a 	bl	8002a00 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035ac:	f7fe fdee 	bl	800218c <HAL_GetTick>
 80035b0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b2:	e00a      	b.n	80035ca <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b4:	f7fe fdea 	bl	800218c <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e035      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ca:	f7ff fa2c 	bl	8002a26 <LL_RCC_GetSysClkSource>
 80035ce:	4602      	mov	r2, r0
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d1ec      	bne.n	80035b4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035da:	4b19      	ldr	r3, [pc, #100]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d21b      	bcs.n	8003620 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e8:	4b15      	ldr	r3, [pc, #84]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f023 0207 	bic.w	r2, r3, #7
 80035f0:	4913      	ldr	r1, [pc, #76]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035f8:	f7fe fdc8 	bl	800218c <HAL_GetTick>
 80035fc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035fe:	e008      	b.n	8003612 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003600:	f7fe fdc4 	bl	800218c <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d901      	bls.n	8003612 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e011      	b.n	8003636 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003612:	4b0b      	ldr	r3, [pc, #44]	@ (8003640 <HAL_RCC_ClockConfig+0x278>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	683a      	ldr	r2, [r7, #0]
 800361c:	429a      	cmp	r2, r3
 800361e:	d1ef      	bne.n	8003600 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003620:	f000 f8b4 	bl	800378c <HAL_RCC_GetHCLKFreq>
 8003624:	4603      	mov	r3, r0
 8003626:	4a07      	ldr	r2, [pc, #28]	@ (8003644 <HAL_RCC_ClockConfig+0x27c>)
 8003628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800362a:	4b07      	ldr	r3, [pc, #28]	@ (8003648 <HAL_RCC_ClockConfig+0x280>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f7fe fd60 	bl	80020f4 <HAL_InitTick>
 8003634:	4603      	mov	r3, r0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	58004000 	.word	0x58004000
 8003644:	20000000 	.word	0x20000000
 8003648:	20000010 	.word	0x20000010

0800364c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800364c:	b590      	push	{r4, r7, lr}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800365a:	f7ff f9e4 	bl	8002a26 <LL_RCC_GetSysClkSource>
 800365e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003660:	f7ff facd 	bl	8002bfe <LL_RCC_PLL_GetMainSource>
 8003664:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <HAL_RCC_GetSysClockFreq+0x2c>
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	2b0c      	cmp	r3, #12
 8003670:	d139      	bne.n	80036e6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b01      	cmp	r3, #1
 8003676:	d136      	bne.n	80036e6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003678:	f7ff f987 	bl	800298a <LL_RCC_MSI_IsEnabledRangeSelect>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d115      	bne.n	80036ae <HAL_RCC_GetSysClockFreq+0x62>
 8003682:	f7ff f982 	bl	800298a <LL_RCC_MSI_IsEnabledRangeSelect>
 8003686:	4603      	mov	r3, r0
 8003688:	2b01      	cmp	r3, #1
 800368a:	d106      	bne.n	800369a <HAL_RCC_GetSysClockFreq+0x4e>
 800368c:	f7ff f98d 	bl	80029aa <LL_RCC_MSI_GetRange>
 8003690:	4603      	mov	r3, r0
 8003692:	0a1b      	lsrs	r3, r3, #8
 8003694:	f003 030f 	and.w	r3, r3, #15
 8003698:	e005      	b.n	80036a6 <HAL_RCC_GetSysClockFreq+0x5a>
 800369a:	f7ff f991 	bl	80029c0 <LL_RCC_MSI_GetRangeAfterStandby>
 800369e:	4603      	mov	r3, r0
 80036a0:	0a1b      	lsrs	r3, r3, #8
 80036a2:	f003 030f 	and.w	r3, r3, #15
 80036a6:	4a36      	ldr	r2, [pc, #216]	@ (8003780 <HAL_RCC_GetSysClockFreq+0x134>)
 80036a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ac:	e014      	b.n	80036d8 <HAL_RCC_GetSysClockFreq+0x8c>
 80036ae:	f7ff f96c 	bl	800298a <LL_RCC_MSI_IsEnabledRangeSelect>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d106      	bne.n	80036c6 <HAL_RCC_GetSysClockFreq+0x7a>
 80036b8:	f7ff f977 	bl	80029aa <LL_RCC_MSI_GetRange>
 80036bc:	4603      	mov	r3, r0
 80036be:	091b      	lsrs	r3, r3, #4
 80036c0:	f003 030f 	and.w	r3, r3, #15
 80036c4:	e005      	b.n	80036d2 <HAL_RCC_GetSysClockFreq+0x86>
 80036c6:	f7ff f97b 	bl	80029c0 <LL_RCC_MSI_GetRangeAfterStandby>
 80036ca:	4603      	mov	r3, r0
 80036cc:	091b      	lsrs	r3, r3, #4
 80036ce:	f003 030f 	and.w	r3, r3, #15
 80036d2:	4a2b      	ldr	r2, [pc, #172]	@ (8003780 <HAL_RCC_GetSysClockFreq+0x134>)
 80036d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d115      	bne.n	800370c <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80036e0:	693b      	ldr	r3, [r7, #16]
 80036e2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80036e4:	e012      	b.n	800370c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d102      	bne.n	80036f2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80036ec:	4b25      	ldr	r3, [pc, #148]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x138>)
 80036ee:	617b      	str	r3, [r7, #20]
 80036f0:	e00c      	b.n	800370c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d109      	bne.n	800370c <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80036f8:	f7ff f85a 	bl	80027b0 <LL_RCC_HSE_IsEnabledDiv2>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d102      	bne.n	8003708 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003702:	4b20      	ldr	r3, [pc, #128]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x138>)
 8003704:	617b      	str	r3, [r7, #20]
 8003706:	e001      	b.n	800370c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003708:	4b1f      	ldr	r3, [pc, #124]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x13c>)
 800370a:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800370c:	f7ff f98b 	bl	8002a26 <LL_RCC_GetSysClkSource>
 8003710:	4603      	mov	r3, r0
 8003712:	2b0c      	cmp	r3, #12
 8003714:	d12f      	bne.n	8003776 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8003716:	f7ff fa72 	bl	8002bfe <LL_RCC_PLL_GetMainSource>
 800371a:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2b02      	cmp	r3, #2
 8003720:	d003      	beq.n	800372a <HAL_RCC_GetSysClockFreq+0xde>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b03      	cmp	r3, #3
 8003726:	d003      	beq.n	8003730 <HAL_RCC_GetSysClockFreq+0xe4>
 8003728:	e00d      	b.n	8003746 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800372a:	4b16      	ldr	r3, [pc, #88]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x138>)
 800372c:	60fb      	str	r3, [r7, #12]
        break;
 800372e:	e00d      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003730:	f7ff f83e 	bl	80027b0 <LL_RCC_HSE_IsEnabledDiv2>
 8003734:	4603      	mov	r3, r0
 8003736:	2b01      	cmp	r3, #1
 8003738:	d102      	bne.n	8003740 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800373a:	4b12      	ldr	r3, [pc, #72]	@ (8003784 <HAL_RCC_GetSysClockFreq+0x138>)
 800373c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800373e:	e005      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003740:	4b11      	ldr	r3, [pc, #68]	@ (8003788 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003742:	60fb      	str	r3, [r7, #12]
        break;
 8003744:	e002      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	60fb      	str	r3, [r7, #12]
        break;
 800374a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800374c:	f7ff fa35 	bl	8002bba <LL_RCC_PLL_GetN>
 8003750:	4602      	mov	r2, r0
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	fb03 f402 	mul.w	r4, r3, r2
 8003758:	f7ff fa46 	bl	8002be8 <LL_RCC_PLL_GetDivider>
 800375c:	4603      	mov	r3, r0
 800375e:	091b      	lsrs	r3, r3, #4
 8003760:	3301      	adds	r3, #1
 8003762:	fbb4 f4f3 	udiv	r4, r4, r3
 8003766:	f7ff fa34 	bl	8002bd2 <LL_RCC_PLL_GetR>
 800376a:	4603      	mov	r3, r0
 800376c:	0f5b      	lsrs	r3, r3, #29
 800376e:	3301      	adds	r3, #1
 8003770:	fbb4 f3f3 	udiv	r3, r4, r3
 8003774:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8003776:	697b      	ldr	r3, [r7, #20]
}
 8003778:	4618      	mov	r0, r3
 800377a:	371c      	adds	r7, #28
 800377c:	46bd      	mov	sp, r7
 800377e:	bd90      	pop	{r4, r7, pc}
 8003780:	08005f4c 	.word	0x08005f4c
 8003784:	00f42400 	.word	0x00f42400
 8003788:	01e84800 	.word	0x01e84800

0800378c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800378c:	b598      	push	{r3, r4, r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003790:	f7ff ff5c 	bl	800364c <HAL_RCC_GetSysClockFreq>
 8003794:	4604      	mov	r4, r0
 8003796:	f7ff f9b5 	bl	8002b04 <LL_RCC_GetAHBPrescaler>
 800379a:	4603      	mov	r3, r0
 800379c:	091b      	lsrs	r3, r3, #4
 800379e:	f003 030f 	and.w	r3, r3, #15
 80037a2:	4a03      	ldr	r2, [pc, #12]	@ (80037b0 <HAL_RCC_GetHCLKFreq+0x24>)
 80037a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037a8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	bd98      	pop	{r3, r4, r7, pc}
 80037b0:	08005eec 	.word	0x08005eec

080037b4 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037b4:	b598      	push	{r3, r4, r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80037b8:	f7ff ffe8 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037bc:	4604      	mov	r4, r0
 80037be:	f7ff f9b9 	bl	8002b34 <LL_RCC_GetAPB1Prescaler>
 80037c2:	4603      	mov	r3, r0
 80037c4:	0a1b      	lsrs	r3, r3, #8
 80037c6:	4a03      	ldr	r2, [pc, #12]	@ (80037d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037cc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	bd98      	pop	{r3, r4, r7, pc}
 80037d4:	08005f2c 	.word	0x08005f2c

080037d8 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037d8:	b598      	push	{r3, r4, r7, lr}
 80037da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80037dc:	f7ff ffd6 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037e0:	4604      	mov	r4, r0
 80037e2:	f7ff f9b2 	bl	8002b4a <LL_RCC_GetAPB2Prescaler>
 80037e6:	4603      	mov	r3, r0
 80037e8:	0adb      	lsrs	r3, r3, #11
 80037ea:	4a03      	ldr	r2, [pc, #12]	@ (80037f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80037ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	bd98      	pop	{r3, r4, r7, pc}
 80037f8:	08005f2c 	.word	0x08005f2c

080037fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80037fc:	b590      	push	{r4, r7, lr}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	091b      	lsrs	r3, r3, #4
 8003808:	f003 030f 	and.w	r3, r3, #15
 800380c:	4a10      	ldr	r2, [pc, #64]	@ (8003850 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800380e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003812:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003814:	f7ff f981 	bl	8002b1a <LL_RCC_GetAHB3Prescaler>
 8003818:	4603      	mov	r3, r0
 800381a:	091b      	lsrs	r3, r3, #4
 800381c:	f003 030f 	and.w	r3, r3, #15
 8003820:	4a0c      	ldr	r2, [pc, #48]	@ (8003854 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003826:	68fa      	ldr	r2, [r7, #12]
 8003828:	fbb2 f3f3 	udiv	r3, r2, r3
 800382c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	4a09      	ldr	r2, [pc, #36]	@ (8003858 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003832:	fba2 2303 	umull	r2, r3, r2, r3
 8003836:	0c9c      	lsrs	r4, r3, #18
 8003838:	f7fe ff80 	bl	800273c <HAL_PWREx_GetVoltageRange>
 800383c:	4603      	mov	r3, r0
 800383e:	4619      	mov	r1, r3
 8003840:	4620      	mov	r0, r4
 8003842:	f000 f80b 	bl	800385c <RCC_SetFlashLatency>
 8003846:	4603      	mov	r3, r0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	bd90      	pop	{r4, r7, pc}
 8003850:	08005f4c 	.word	0x08005f4c
 8003854:	08005eec 	.word	0x08005eec
 8003858:	431bde83 	.word	0x431bde83

0800385c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b08e      	sub	sp, #56	@ 0x38
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8003866:	4a3a      	ldr	r2, [pc, #232]	@ (8003950 <RCC_SetFlashLatency+0xf4>)
 8003868:	f107 0320 	add.w	r3, r7, #32
 800386c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003870:	6018      	str	r0, [r3, #0]
 8003872:	3304      	adds	r3, #4
 8003874:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8003876:	4a37      	ldr	r2, [pc, #220]	@ (8003954 <RCC_SetFlashLatency+0xf8>)
 8003878:	f107 0318 	add.w	r3, r7, #24
 800387c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003880:	6018      	str	r0, [r3, #0]
 8003882:	3304      	adds	r3, #4
 8003884:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8003886:	4a34      	ldr	r2, [pc, #208]	@ (8003958 <RCC_SetFlashLatency+0xfc>)
 8003888:	f107 030c 	add.w	r3, r7, #12
 800388c:	ca07      	ldmia	r2, {r0, r1, r2}
 800388e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003892:	2300      	movs	r3, #0
 8003894:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800389c:	d11b      	bne.n	80038d6 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800389e:	2300      	movs	r3, #0
 80038a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80038a2:	e014      	b.n	80038ce <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80038a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	3338      	adds	r3, #56	@ 0x38
 80038aa:	443b      	add	r3, r7
 80038ac:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80038b0:	461a      	mov	r2, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d807      	bhi.n	80038c8 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80038b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	3338      	adds	r3, #56	@ 0x38
 80038be:	443b      	add	r3, r7
 80038c0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80038c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038c6:	e021      	b.n	800390c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80038c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ca:	3301      	adds	r3, #1
 80038cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80038ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d9e7      	bls.n	80038a4 <RCC_SetFlashLatency+0x48>
 80038d4:	e01a      	b.n	800390c <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80038d6:	2300      	movs	r3, #0
 80038d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80038da:	e014      	b.n	8003906 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80038dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	3338      	adds	r3, #56	@ 0x38
 80038e2:	443b      	add	r3, r7
 80038e4:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80038e8:	461a      	mov	r2, r3
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d807      	bhi.n	8003900 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80038f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038f2:	009b      	lsls	r3, r3, #2
 80038f4:	3338      	adds	r3, #56	@ 0x38
 80038f6:	443b      	add	r3, r7
 80038f8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80038fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80038fe:	e005      	b.n	800390c <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003902:	3301      	adds	r3, #1
 8003904:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003908:	2b02      	cmp	r3, #2
 800390a:	d9e7      	bls.n	80038dc <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800390c:	4b13      	ldr	r3, [pc, #76]	@ (800395c <RCC_SetFlashLatency+0x100>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f023 0207 	bic.w	r2, r3, #7
 8003914:	4911      	ldr	r1, [pc, #68]	@ (800395c <RCC_SetFlashLatency+0x100>)
 8003916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003918:	4313      	orrs	r3, r2
 800391a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800391c:	f7fe fc36 	bl	800218c <HAL_GetTick>
 8003920:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003922:	e008      	b.n	8003936 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003924:	f7fe fc32 	bl	800218c <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e007      	b.n	8003946 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003936:	4b09      	ldr	r3, [pc, #36]	@ (800395c <RCC_SetFlashLatency+0x100>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0307 	and.w	r3, r3, #7
 800393e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003940:	429a      	cmp	r2, r3
 8003942:	d1ef      	bne.n	8003924 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3738      	adds	r7, #56	@ 0x38
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	08005ed0 	.word	0x08005ed0
 8003954:	08005ed8 	.word	0x08005ed8
 8003958:	08005ee0 	.word	0x08005ee0
 800395c:	58004000 	.word	0x58004000

08003960 <LL_RCC_LSE_IsReady>:
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003964:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003968:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800396c:	f003 0302 	and.w	r3, r3, #2
 8003970:	2b02      	cmp	r3, #2
 8003972:	d101      	bne.n	8003978 <LL_RCC_LSE_IsReady+0x18>
 8003974:	2301      	movs	r3, #1
 8003976:	e000      	b.n	800397a <LL_RCC_LSE_IsReady+0x1a>
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	46bd      	mov	sp, r7
 800397e:	bc80      	pop	{r7}
 8003980:	4770      	bx	lr

08003982 <LL_RCC_SetUSARTClockSource>:
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800398a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800398e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	0c1b      	lsrs	r3, r3, #16
 8003996:	43db      	mvns	r3, r3
 8003998:	401a      	ands	r2, r3
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	b29b      	uxth	r3, r3
 800399e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	4770      	bx	lr

080039b2 <LL_RCC_SetI2SClockSource>:
{
 80039b2:	b480      	push	{r7}
 80039b4:	b083      	sub	sp, #12
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80039ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80039c6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr

080039dc <LL_RCC_SetLPUARTClockSource>:
{
 80039dc:	b480      	push	{r7}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80039e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039ec:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80039f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80039fc:	bf00      	nop
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr

08003a06 <LL_RCC_SetI2CClockSource>:
{
 8003a06:	b480      	push	{r7}
 8003a08:	b083      	sub	sp, #12
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003a0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a12:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	091b      	lsrs	r3, r3, #4
 8003a1a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	401a      	ands	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003a2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc80      	pop	{r7}
 8003a3c:	4770      	bx	lr

08003a3e <LL_RCC_SetLPTIMClockSource>:
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b083      	sub	sp, #12
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003a46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a4a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	0c1b      	lsrs	r3, r3, #16
 8003a52:	041b      	lsls	r3, r3, #16
 8003a54:	43db      	mvns	r3, r3
 8003a56:	401a      	ands	r2, r3
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	041b      	lsls	r3, r3, #16
 8003a5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr

08003a70 <LL_RCC_SetRNGClockSource>:
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003a78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a80:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003a84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc80      	pop	{r7}
 8003a98:	4770      	bx	lr

08003a9a <LL_RCC_SetADCClockSource>:
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	b083      	sub	sp, #12
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003aa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aaa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003aae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr

08003ac4 <LL_RCC_SetRTCClockSource>:
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b083      	sub	sp, #12
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003acc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ad8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003ae4:	bf00      	nop
 8003ae6:	370c      	adds	r7, #12
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bc80      	pop	{r7}
 8003aec:	4770      	bx	lr

08003aee <LL_RCC_GetRTCClockSource>:
{
 8003aee:	b480      	push	{r7}
 8003af0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003af2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr

08003b06 <LL_RCC_ForceBackupDomainReset>:
{
 8003b06:	b480      	push	{r7}
 8003b08:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003b0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003b1e:	bf00      	nop
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bc80      	pop	{r7}
 8003b24:	4770      	bx	lr

08003b26 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003b26:	b480      	push	{r7}
 8003b28:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003b2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b32:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003b3e:	bf00      	nop
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bc80      	pop	{r7}
 8003b44:	4770      	bx	lr
	...

08003b48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8003b50:	2300      	movs	r3, #0
 8003b52:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8003b54:	2300      	movs	r3, #0
 8003b56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003b58:	2300      	movs	r3, #0
 8003b5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d058      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8003b68:	f7fe fdda 	bl	8002720 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b6c:	f7fe fb0e 	bl	800218c <HAL_GetTick>
 8003b70:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003b72:	e009      	b.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b74:	f7fe fb0a 	bl	800218c <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d902      	bls.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	74fb      	strb	r3, [r7, #19]
        break;
 8003b86:	e006      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8003b88:	4b7b      	ldr	r3, [pc, #492]	@ (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b94:	d1ee      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003b96:	7cfb      	ldrb	r3, [r7, #19]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d13c      	bne.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8003b9c:	f7ff ffa7 	bl	8003aee <LL_RCC_GetRTCClockSource>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d00f      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003baa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bb6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bb8:	f7ff ffa5 	bl	8003b06 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bbc:	f7ff ffb3 	bl	8003b26 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003bc0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d014      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd4:	f7fe fada 	bl	800218c <HAL_GetTick>
 8003bd8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8003bda:	e00b      	b.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bdc:	f7fe fad6 	bl	800218c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d902      	bls.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	74fb      	strb	r3, [r7, #19]
            break;
 8003bf2:	e004      	b.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003bf4:	f7ff feb4 	bl	8003960 <LL_RCC_LSE_IsReady>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d1ee      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8003bfe:	7cfb      	ldrb	r3, [r7, #19]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d105      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7ff ff5b 	bl	8003ac4 <LL_RCC_SetRTCClockSource>
 8003c0e:	e004      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c10:	7cfb      	ldrb	r3, [r7, #19]
 8003c12:	74bb      	strb	r3, [r7, #18]
 8003c14:	e001      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c16:	7cfb      	ldrb	r3, [r7, #19]
 8003c18:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0301 	and.w	r3, r3, #1
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d004      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff fea9 	bl	8003982 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0302 	and.w	r3, r3, #2
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d004      	beq.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff fe9e 	bl	8003982 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0320 	and.w	r3, r3, #32
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d004      	beq.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7ff fec0 	bl	80039dc <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d004      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f7ff fee6 	bl	8003a3e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d004      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff fedb 	bl	8003a3e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d004      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff fed0 	bl	8003a3e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d004      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7ff fea9 	bl	8003a06 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d004      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff fe9e 	bl	8003a06 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d004      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7ff fe93 	bl	8003a06 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d011      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff fe5e 	bl	80039b2 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003cfe:	d107      	bne.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003d00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d0e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d010      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff fea5 	bl	8003a70 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d107      	bne.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003d2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d3c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d011      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7ff fea3 	bl	8003a9a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d5c:	d107      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003d5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d6c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003d6e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3718      	adds	r7, #24
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	58000400 	.word	0x58000400

08003d7c <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8003d84:	4b06      	ldr	r3, [pc, #24]	@ (8003da0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003d8c:	4904      	ldr	r1, [pc, #16]	@ (8003da0 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	608b      	str	r3, [r1, #8]
}
 8003d94:	bf00      	nop
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	58000400 	.word	0x58000400

08003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003da8:	4b05      	ldr	r3, [pc, #20]	@ (8003dc0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8003daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dae:	4a04      	ldr	r2, [pc, #16]	@ (8003dc0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8003db0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003db8:	bf00      	nop
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bc80      	pop	{r7}
 8003dbe:	4770      	bx	lr
 8003dc0:	58000400 	.word	0x58000400

08003dc4 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003dc8:	4b05      	ldr	r3, [pc, #20]	@ (8003de0 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8003dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dce:	4a04      	ldr	r2, [pc, #16]	@ (8003de0 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8003dd0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003dd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003dd8:	bf00      	nop
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bc80      	pop	{r7}
 8003dde:	4770      	bx	lr
 8003de0:	58000400 	.word	0x58000400

08003de4 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003de8:	4b03      	ldr	r3, [pc, #12]	@ (8003df8 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8003dea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003dee:	619a      	str	r2, [r3, #24]
}
 8003df0:	bf00      	nop
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bc80      	pop	{r7}
 8003df6:	4770      	bx	lr
 8003df8:	58000400 	.word	0x58000400

08003dfc <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8003e00:	4b06      	ldr	r3, [pc, #24]	@ (8003e1c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d101      	bne.n	8003e10 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e000      	b.n	8003e12 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bc80      	pop	{r7}
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	58000400 	.word	0x58000400

08003e20 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8003e24:	4b06      	ldr	r3, [pc, #24]	@ (8003e40 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b04      	cmp	r3, #4
 8003e2e:	d101      	bne.n	8003e34 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8003e30:	2301      	movs	r3, #1
 8003e32:	e000      	b.n	8003e36 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	58000400 	.word	0x58000400

08003e44 <LL_RCC_RF_DisableReset>:
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8003e48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e50:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e54:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003e58:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003e5c:	bf00      	nop
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr

08003e64 <LL_RCC_IsRFUnderReset>:
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8003e68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e78:	d101      	bne.n	8003e7e <LL_RCC_IsRFUnderReset+0x1a>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e000      	b.n	8003e80 <LL_RCC_IsRFUnderReset+0x1c>
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bc80      	pop	{r7}
 8003e86:	4770      	bx	lr

08003e88 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003e90:	4b06      	ldr	r3, [pc, #24]	@ (8003eac <LL_EXTI_EnableIT_32_63+0x24>)
 8003e92:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003e96:	4905      	ldr	r1, [pc, #20]	@ (8003eac <LL_EXTI_EnableIT_32_63+0x24>)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bc80      	pop	{r7}
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	58000800 	.word	0x58000800

08003eb0 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d103      	bne.n	8003ec6 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	73fb      	strb	r3, [r7, #15]
    return status;
 8003ec2:	7bfb      	ldrb	r3, [r7, #15]
 8003ec4:	e052      	b.n	8003f6c <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	799b      	ldrb	r3, [r3, #6]
 8003ece:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8003ed0:	7bbb      	ldrb	r3, [r7, #14]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d002      	beq.n	8003edc <HAL_SUBGHZ_Init+0x2c>
 8003ed6:	7bbb      	ldrb	r3, [r7, #14]
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d109      	bne.n	8003ef0 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f7fc fed8 	bl	8000c98 <HAL_SUBGHZ_MspInit>
#if defined(CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8003ee8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003eec:	f7ff ffcc 	bl	8003e88 <LL_EXTI_EnableIT_32_63>
#endif /* CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8003ef0:	7bbb      	ldrb	r3, [r7, #14]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d126      	bne.n	8003f44 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8003efc:	f7ff ffa2 	bl	8003e44 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003f00:	4b1c      	ldr	r3, [pc, #112]	@ (8003f74 <HAL_SUBGHZ_Init+0xc4>)
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	4613      	mov	r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	1a9b      	subs	r3, r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	0cdb      	lsrs	r3, r3, #19
 8003f0e:	2264      	movs	r2, #100	@ 0x64
 8003f10:	fb02 f303 	mul.w	r3, r2, r3
 8003f14:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d105      	bne.n	8003f28 <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	609a      	str	r2, [r3, #8]
        break;
 8003f26:	e007      	b.n	8003f38 <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8003f2e:	f7ff ff99 	bl	8003e64 <LL_RCC_IsRFUnderReset>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1ee      	bne.n	8003f16 <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003f38:	f7ff ff34 	bl	8003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8003f3c:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003f40:	f7ff ff1c 	bl	8003d7c <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8003f44:	f7ff ff4e 	bl	8003de4 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10a      	bne.n	8003f64 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fa58 	bl	8004408 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	719a      	strb	r2, [r3, #6]

  return status;
 8003f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3710      	adds	r7, #16
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}
 8003f74:	20000000 	.word	0x20000000

08003f78 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b086      	sub	sp, #24
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	607a      	str	r2, [r7, #4]
 8003f82:	461a      	mov	r2, r3
 8003f84:	460b      	mov	r3, r1
 8003f86:	817b      	strh	r3, [r7, #10]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	799b      	ldrb	r3, [r3, #6]
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d14a      	bne.n	800402c <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	795b      	ldrb	r3, [r3, #5]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e045      	b.n	800402e <HAL_SUBGHZ_WriteRegisters+0xb6>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2202      	movs	r2, #2
 8003fac:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 faf8 	bl	80045a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003fb4:	f7ff ff06 	bl	8003dc4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8003fb8:	210d      	movs	r1, #13
 8003fba:	68f8      	ldr	r0, [r7, #12]
 8003fbc:	f000 fa44 	bl	8004448 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003fc0:	897b      	ldrh	r3, [r7, #10]
 8003fc2:	0a1b      	lsrs	r3, r3, #8
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	4619      	mov	r1, r3
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 fa3c 	bl	8004448 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003fd0:	897b      	ldrh	r3, [r7, #10]
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 fa36 	bl	8004448 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003fdc:	2300      	movs	r3, #0
 8003fde:	82bb      	strh	r3, [r7, #20]
 8003fe0:	e00a      	b.n	8003ff8 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003fe2:	8abb      	ldrh	r3, [r7, #20]
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	4619      	mov	r1, r3
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f000 fa2b 	bl	8004448 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003ff2:	8abb      	ldrh	r3, [r7, #20]
 8003ff4:	3301      	adds	r3, #1
 8003ff6:	82bb      	strh	r3, [r7, #20]
 8003ff8:	8aba      	ldrh	r2, [r7, #20]
 8003ffa:	893b      	ldrh	r3, [r7, #8]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d3f0      	bcc.n	8003fe2 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004000:	f7ff fed0 	bl	8003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f000 faf1 	bl	80045ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d002      	beq.n	8004018 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	75fb      	strb	r3, [r7, #23]
 8004016:	e001      	b.n	800401c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004018:	2300      	movs	r3, #0
 800401a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2201      	movs	r2, #1
 8004020:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	715a      	strb	r2, [r3, #5]

    return status;
 8004028:	7dfb      	ldrb	r3, [r7, #23]
 800402a:	e000      	b.n	800402e <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800402c:	2302      	movs	r3, #2
  }
}
 800402e:	4618      	mov	r0, r3
 8004030:	3718      	adds	r7, #24
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b088      	sub	sp, #32
 800403a:	af00      	add	r7, sp, #0
 800403c:	60f8      	str	r0, [r7, #12]
 800403e:	607a      	str	r2, [r7, #4]
 8004040:	461a      	mov	r2, r3
 8004042:	460b      	mov	r3, r1
 8004044:	817b      	strh	r3, [r7, #10]
 8004046:	4613      	mov	r3, r2
 8004048:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	799b      	ldrb	r3, [r3, #6]
 8004052:	b2db      	uxtb	r3, r3
 8004054:	2b01      	cmp	r3, #1
 8004056:	d14a      	bne.n	80040ee <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	795b      	ldrb	r3, [r3, #5]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d101      	bne.n	8004064 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8004060:	2302      	movs	r3, #2
 8004062:	e045      	b.n	80040f0 <HAL_SUBGHZ_ReadRegisters+0xba>
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2201      	movs	r2, #1
 8004068:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800406a:	68f8      	ldr	r0, [r7, #12]
 800406c:	f000 fa9a 	bl	80045a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004070:	f7ff fea8 	bl	8003dc4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8004074:	211d      	movs	r1, #29
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 f9e6 	bl	8004448 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800407c:	897b      	ldrh	r3, [r7, #10]
 800407e:	0a1b      	lsrs	r3, r3, #8
 8004080:	b29b      	uxth	r3, r3
 8004082:	b2db      	uxtb	r3, r3
 8004084:	4619      	mov	r1, r3
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f000 f9de 	bl	8004448 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800408c:	897b      	ldrh	r3, [r7, #10]
 800408e:	b2db      	uxtb	r3, r3
 8004090:	4619      	mov	r1, r3
 8004092:	68f8      	ldr	r0, [r7, #12]
 8004094:	f000 f9d8 	bl	8004448 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8004098:	2100      	movs	r1, #0
 800409a:	68f8      	ldr	r0, [r7, #12]
 800409c:	f000 f9d4 	bl	8004448 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80040a0:	2300      	movs	r3, #0
 80040a2:	82fb      	strh	r3, [r7, #22]
 80040a4:	e009      	b.n	80040ba <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80040a6:	69b9      	ldr	r1, [r7, #24]
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f000 fa23 	bl	80044f4 <SUBGHZSPI_Receive>
      pData++;
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	3301      	adds	r3, #1
 80040b2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80040b4:	8afb      	ldrh	r3, [r7, #22]
 80040b6:	3301      	adds	r3, #1
 80040b8:	82fb      	strh	r3, [r7, #22]
 80040ba:	8afa      	ldrh	r2, [r7, #22]
 80040bc:	893b      	ldrh	r3, [r7, #8]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d3f1      	bcc.n	80040a6 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80040c2:	f7ff fe6f 	bl	8003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 fa90 	bl	80045ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 80040d4:	2301      	movs	r3, #1
 80040d6:	77fb      	strb	r3, [r7, #31]
 80040d8:	e001      	b.n	80040de <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 80040da:	2300      	movs	r3, #0
 80040dc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2201      	movs	r2, #1
 80040e2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	715a      	strb	r2, [r3, #5]

    return status;
 80040ea:	7ffb      	ldrb	r3, [r7, #31]
 80040ec:	e000      	b.n	80040f0 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 80040ee:	2302      	movs	r3, #2
  }
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3720      	adds	r7, #32
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	607a      	str	r2, [r7, #4]
 8004102:	461a      	mov	r2, r3
 8004104:	460b      	mov	r3, r1
 8004106:	72fb      	strb	r3, [r7, #11]
 8004108:	4613      	mov	r3, r2
 800410a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	799b      	ldrb	r3, [r3, #6]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b01      	cmp	r3, #1
 8004114:	d14a      	bne.n	80041ac <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	795b      	ldrb	r3, [r3, #5]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d101      	bne.n	8004122 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800411e:	2302      	movs	r3, #2
 8004120:	e045      	b.n	80041ae <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2201      	movs	r2, #1
 8004126:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 fa3b 	bl	80045a4 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800412e:	7afb      	ldrb	r3, [r7, #11]
 8004130:	2b84      	cmp	r3, #132	@ 0x84
 8004132:	d002      	beq.n	800413a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8004134:	7afb      	ldrb	r3, [r7, #11]
 8004136:	2b94      	cmp	r3, #148	@ 0x94
 8004138:	d103      	bne.n	8004142 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	711a      	strb	r2, [r3, #4]
 8004140:	e002      	b.n	8004148 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004148:	f7ff fe3c 	bl	8003dc4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800414c:	7afb      	ldrb	r3, [r7, #11]
 800414e:	4619      	mov	r1, r3
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 f979 	bl	8004448 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004156:	2300      	movs	r3, #0
 8004158:	82bb      	strh	r3, [r7, #20]
 800415a:	e00a      	b.n	8004172 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800415c:	8abb      	ldrh	r3, [r7, #20]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	4413      	add	r3, r2
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	4619      	mov	r1, r3
 8004166:	68f8      	ldr	r0, [r7, #12]
 8004168:	f000 f96e 	bl	8004448 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800416c:	8abb      	ldrh	r3, [r7, #20]
 800416e:	3301      	adds	r3, #1
 8004170:	82bb      	strh	r3, [r7, #20]
 8004172:	8aba      	ldrh	r2, [r7, #20]
 8004174:	893b      	ldrh	r3, [r7, #8]
 8004176:	429a      	cmp	r2, r3
 8004178:	d3f0      	bcc.n	800415c <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800417a:	f7ff fe13 	bl	8003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800417e:	7afb      	ldrb	r3, [r7, #11]
 8004180:	2b84      	cmp	r3, #132	@ 0x84
 8004182:	d002      	beq.n	800418a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 fa31 	bl	80045ec <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	75fb      	strb	r3, [r7, #23]
 8004196:	e001      	b.n	800419c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8004198:	2300      	movs	r3, #0
 800419a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2201      	movs	r2, #1
 80041a0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2200      	movs	r2, #0
 80041a6:	715a      	strb	r2, [r3, #5]

    return status;
 80041a8:	7dfb      	ldrb	r3, [r7, #23]
 80041aa:	e000      	b.n	80041ae <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 80041ac:	2302      	movs	r3, #2
  }
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}

080041b6 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80041b6:	b580      	push	{r7, lr}
 80041b8:	b088      	sub	sp, #32
 80041ba:	af00      	add	r7, sp, #0
 80041bc:	60f8      	str	r0, [r7, #12]
 80041be:	607a      	str	r2, [r7, #4]
 80041c0:	461a      	mov	r2, r3
 80041c2:	460b      	mov	r3, r1
 80041c4:	72fb      	strb	r3, [r7, #11]
 80041c6:	4613      	mov	r3, r2
 80041c8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	799b      	ldrb	r3, [r3, #6]
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d13d      	bne.n	8004254 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	795b      	ldrb	r3, [r3, #5]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d101      	bne.n	80041e4 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 80041e0:	2302      	movs	r3, #2
 80041e2:	e038      	b.n	8004256 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2201      	movs	r2, #1
 80041e8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 f9da 	bl	80045a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80041f0:	f7ff fde8 	bl	8003dc4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80041f4:	7afb      	ldrb	r3, [r7, #11]
 80041f6:	4619      	mov	r1, r3
 80041f8:	68f8      	ldr	r0, [r7, #12]
 80041fa:	f000 f925 	bl	8004448 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80041fe:	2100      	movs	r1, #0
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 f921 	bl	8004448 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8004206:	2300      	movs	r3, #0
 8004208:	82fb      	strh	r3, [r7, #22]
 800420a:	e009      	b.n	8004220 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800420c:	69b9      	ldr	r1, [r7, #24]
 800420e:	68f8      	ldr	r0, [r7, #12]
 8004210:	f000 f970 	bl	80044f4 <SUBGHZSPI_Receive>
      pData++;
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	3301      	adds	r3, #1
 8004218:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800421a:	8afb      	ldrh	r3, [r7, #22]
 800421c:	3301      	adds	r3, #1
 800421e:	82fb      	strh	r3, [r7, #22]
 8004220:	8afa      	ldrh	r2, [r7, #22]
 8004222:	893b      	ldrh	r3, [r7, #8]
 8004224:	429a      	cmp	r2, r3
 8004226:	d3f1      	bcc.n	800420c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8004228:	f7ff fdbc 	bl	8003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 f9dd 	bl	80045ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d002      	beq.n	8004240 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	77fb      	strb	r3, [r7, #31]
 800423e:	e001      	b.n	8004244 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8004240:	2300      	movs	r3, #0
 8004242:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2201      	movs	r2, #1
 8004248:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	715a      	strb	r2, [r3, #5]

    return status;
 8004250:	7ffb      	ldrb	r3, [r7, #31]
 8004252:	e000      	b.n	8004256 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004254:	2302      	movs	r3, #2
  }
}
 8004256:	4618      	mov	r0, r3
 8004258:	3720      	adds	r7, #32
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b088      	sub	sp, #32
 8004262:	af00      	add	r7, sp, #0
 8004264:	60f8      	str	r0, [r7, #12]
 8004266:	607a      	str	r2, [r7, #4]
 8004268:	461a      	mov	r2, r3
 800426a:	460b      	mov	r3, r1
 800426c:	72fb      	strb	r3, [r7, #11]
 800426e:	4613      	mov	r3, r2
 8004270:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	799b      	ldrb	r3, [r3, #6]
 800427a:	b2db      	uxtb	r3, r3
 800427c:	2b01      	cmp	r3, #1
 800427e:	d141      	bne.n	8004304 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	795b      	ldrb	r3, [r3, #5]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d101      	bne.n	800428c <HAL_SUBGHZ_ReadBuffer+0x2e>
 8004288:	2302      	movs	r3, #2
 800428a:	e03c      	b.n	8004306 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2201      	movs	r2, #1
 8004290:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f986 	bl	80045a4 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004298:	f7ff fd94 	bl	8003dc4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800429c:	211e      	movs	r1, #30
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 f8d2 	bl	8004448 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80042a4:	7afb      	ldrb	r3, [r7, #11]
 80042a6:	4619      	mov	r1, r3
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f000 f8cd 	bl	8004448 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80042ae:	2100      	movs	r1, #0
 80042b0:	68f8      	ldr	r0, [r7, #12]
 80042b2:	f000 f8c9 	bl	8004448 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80042b6:	2300      	movs	r3, #0
 80042b8:	82fb      	strh	r3, [r7, #22]
 80042ba:	e009      	b.n	80042d0 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80042bc:	69b9      	ldr	r1, [r7, #24]
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 f918 	bl	80044f4 <SUBGHZSPI_Receive>
      pData++;
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	3301      	adds	r3, #1
 80042c8:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80042ca:	8afb      	ldrh	r3, [r7, #22]
 80042cc:	3301      	adds	r3, #1
 80042ce:	82fb      	strh	r3, [r7, #22]
 80042d0:	8afa      	ldrh	r2, [r7, #22]
 80042d2:	893b      	ldrh	r3, [r7, #8]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d3f1      	bcc.n	80042bc <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80042d8:	f7ff fd64 	bl	8003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80042dc:	68f8      	ldr	r0, [r7, #12]
 80042de:	f000 f985 	bl	80045ec <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d002      	beq.n	80042f0 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	77fb      	strb	r3, [r7, #31]
 80042ee:	e001      	b.n	80042f4 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 80042f0:	2300      	movs	r3, #0
 80042f2:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2201      	movs	r2, #1
 80042f8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	715a      	strb	r2, [r3, #5]

    return status;
 8004300:	7ffb      	ldrb	r3, [r7, #31]
 8004302:	e000      	b.n	8004306 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004304:	2302      	movs	r3, #2
  }
}
 8004306:	4618      	mov	r0, r3
 8004308:	3720      	adds	r7, #32
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800430e:	b580      	push	{r7, lr}
 8004310:	b084      	sub	sp, #16
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8004316:	2300      	movs	r3, #0
 8004318:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 800431a:	f107 020c 	add.w	r2, r7, #12
 800431e:	2302      	movs	r3, #2
 8004320:	2112      	movs	r1, #18
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff ff47 	bl	80041b6 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8004328:	7b3b      	ldrb	r3, [r7, #12]
 800432a:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 800432c:	89fb      	ldrh	r3, [r7, #14]
 800432e:	021b      	lsls	r3, r3, #8
 8004330:	b21a      	sxth	r2, r3
 8004332:	7b7b      	ldrb	r3, [r7, #13]
 8004334:	b21b      	sxth	r3, r3
 8004336:	4313      	orrs	r3, r2
 8004338:	b21b      	sxth	r3, r3
 800433a:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 800433c:	f107 020c 	add.w	r2, r7, #12
 8004340:	2302      	movs	r3, #2
 8004342:	2102      	movs	r1, #2
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f7ff fed7 	bl	80040f8 <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800434a:	89fb      	ldrh	r3, [r7, #14]
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7fd fdeb 	bl	8001f30 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800435a:	89fb      	ldrh	r3, [r7, #14]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d002      	beq.n	800436a <HAL_SUBGHZ_IRQHandler+0x5c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f7fd fdf1 	bl	8001f4c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800436a:	89fb      	ldrh	r3, [r7, #14]
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7fd fe41 	bl	8001ffc <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800437a:	89fb      	ldrh	r3, [r7, #14]
 800437c:	f003 0308 	and.w	r3, r3, #8
 8004380:	2b00      	cmp	r3, #0
 8004382:	d002      	beq.n	800438a <HAL_SUBGHZ_IRQHandler+0x7c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f7fd fe47 	bl	8002018 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800438a:	89fb      	ldrh	r3, [r7, #14]
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	2b00      	cmp	r3, #0
 8004392:	d002      	beq.n	800439a <HAL_SUBGHZ_IRQHandler+0x8c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7fd fe4d 	bl	8002034 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800439a:	89fb      	ldrh	r3, [r7, #14]
 800439c:	f003 0320 	and.w	r3, r3, #32
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d002      	beq.n	80043aa <HAL_SUBGHZ_IRQHandler+0x9c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f7fd fe1b 	bl	8001fe0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 80043aa:	89fb      	ldrh	r3, [r7, #14]
 80043ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <HAL_SUBGHZ_IRQHandler+0xac>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f7fd fdd7 	bl	8001f68 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 80043ba:	89fb      	ldrh	r3, [r7, #14]
 80043bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00d      	beq.n	80043e0 <HAL_SUBGHZ_IRQHandler+0xd2>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 80043c4:	89fb      	ldrh	r3, [r7, #14]
 80043c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d004      	beq.n	80043d8 <HAL_SUBGHZ_IRQHandler+0xca>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80043ce:	2101      	movs	r1, #1
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f7fd fdd7 	bl	8001f84 <HAL_SUBGHZ_CADStatusCallback>
 80043d6:	e003      	b.n	80043e0 <HAL_SUBGHZ_IRQHandler+0xd2>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80043d8:	2100      	movs	r1, #0
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7fd fdd2 	bl	8001f84 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 80043e0:	89fb      	ldrh	r3, [r7, #14]
 80043e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <HAL_SUBGHZ_IRQHandler+0xe2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7fd fde8 	bl	8001fc0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 80043f0:	89fb      	ldrh	r3, [r7, #14]
 80043f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <HAL_SUBGHZ_IRQHandler+0xf2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7fd fe28 	bl	8002050 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8004400:	bf00      	nop
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004410:	4b0c      	ldr	r3, [pc, #48]	@ (8004444 <SUBGHZSPI_Init+0x3c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a0b      	ldr	r2, [pc, #44]	@ (8004444 <SUBGHZSPI_Init+0x3c>)
 8004416:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800441a:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800441c:	4a09      	ldr	r2, [pc, #36]	@ (8004444 <SUBGHZSPI_Init+0x3c>)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8004424:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8004426:	4b07      	ldr	r3, [pc, #28]	@ (8004444 <SUBGHZSPI_Init+0x3c>)
 8004428:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 800442c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800442e:	4b05      	ldr	r3, [pc, #20]	@ (8004444 <SUBGHZSPI_Init+0x3c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a04      	ldr	r2, [pc, #16]	@ (8004444 <SUBGHZSPI_Init+0x3c>)
 8004434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004438:	6013      	str	r3, [r2, #0]
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	bc80      	pop	{r7}
 8004442:	4770      	bx	lr
 8004444:	58010000 	.word	0x58010000

08004448 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8004448:	b480      	push	{r7}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	460b      	mov	r3, r1
 8004452:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004454:	2300      	movs	r3, #0
 8004456:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004458:	4b23      	ldr	r3, [pc, #140]	@ (80044e8 <SUBGHZSPI_Transmit+0xa0>)
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	0cdb      	lsrs	r3, r3, #19
 8004466:	2264      	movs	r2, #100	@ 0x64
 8004468:	fb02 f303 	mul.w	r3, r2, r3
 800446c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d105      	bne.n	8004480 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	609a      	str	r2, [r3, #8]
      break;
 800447e:	e008      	b.n	8004492 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	3b01      	subs	r3, #1
 8004484:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004486:	4b19      	ldr	r3, [pc, #100]	@ (80044ec <SUBGHZSPI_Transmit+0xa4>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b02      	cmp	r3, #2
 8004490:	d1ed      	bne.n	800446e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004492:	4b17      	ldr	r3, [pc, #92]	@ (80044f0 <SUBGHZSPI_Transmit+0xa8>)
 8004494:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	78fa      	ldrb	r2, [r7, #3]
 800449a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800449c:	4b12      	ldr	r3, [pc, #72]	@ (80044e8 <SUBGHZSPI_Transmit+0xa0>)
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	4613      	mov	r3, r2
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	1a9b      	subs	r3, r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	0cdb      	lsrs	r3, r3, #19
 80044aa:	2264      	movs	r2, #100	@ 0x64
 80044ac:	fb02 f303 	mul.w	r3, r2, r3
 80044b0:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d105      	bne.n	80044c4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	609a      	str	r2, [r3, #8]
      break;
 80044c2:	e008      	b.n	80044d6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	3b01      	subs	r3, #1
 80044c8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80044ca:	4b08      	ldr	r3, [pc, #32]	@ (80044ec <SUBGHZSPI_Transmit+0xa4>)
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d1ed      	bne.n	80044b2 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80044d6:	4b05      	ldr	r3, [pc, #20]	@ (80044ec <SUBGHZSPI_Transmit+0xa4>)
 80044d8:	68db      	ldr	r3, [r3, #12]

  return status;
 80044da:	7dfb      	ldrb	r3, [r7, #23]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	371c      	adds	r7, #28
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bc80      	pop	{r7}
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	20000000 	.word	0x20000000
 80044ec:	58010000 	.word	0x58010000
 80044f0:	5801000c 	.word	0x5801000c

080044f4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b087      	sub	sp, #28
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
 80044fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044fe:	2300      	movs	r3, #0
 8004500:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004502:	4b25      	ldr	r3, [pc, #148]	@ (8004598 <SUBGHZSPI_Receive+0xa4>)
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	4613      	mov	r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	1a9b      	subs	r3, r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	0cdb      	lsrs	r3, r3, #19
 8004510:	2264      	movs	r2, #100	@ 0x64
 8004512:	fb02 f303 	mul.w	r3, r2, r3
 8004516:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d105      	bne.n	800452a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2201      	movs	r2, #1
 8004526:	609a      	str	r2, [r3, #8]
      break;
 8004528:	e008      	b.n	800453c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	3b01      	subs	r3, #1
 800452e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004530:	4b1a      	ldr	r3, [pc, #104]	@ (800459c <SUBGHZSPI_Receive+0xa8>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f003 0302 	and.w	r3, r3, #2
 8004538:	2b02      	cmp	r3, #2
 800453a:	d1ed      	bne.n	8004518 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800453c:	4b18      	ldr	r3, [pc, #96]	@ (80045a0 <SUBGHZSPI_Receive+0xac>)
 800453e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	22ff      	movs	r2, #255	@ 0xff
 8004544:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004546:	4b14      	ldr	r3, [pc, #80]	@ (8004598 <SUBGHZSPI_Receive+0xa4>)
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	4613      	mov	r3, r2
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	1a9b      	subs	r3, r3, r2
 8004550:	009b      	lsls	r3, r3, #2
 8004552:	0cdb      	lsrs	r3, r3, #19
 8004554:	2264      	movs	r2, #100	@ 0x64
 8004556:	fb02 f303 	mul.w	r3, r2, r3
 800455a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d105      	bne.n	800456e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	609a      	str	r2, [r3, #8]
      break;
 800456c:	e008      	b.n	8004580 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	3b01      	subs	r3, #1
 8004572:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004574:	4b09      	ldr	r3, [pc, #36]	@ (800459c <SUBGHZSPI_Receive+0xa8>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	2b01      	cmp	r3, #1
 800457e:	d1ed      	bne.n	800455c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004580:	4b06      	ldr	r3, [pc, #24]	@ (800459c <SUBGHZSPI_Receive+0xa8>)
 8004582:	68db      	ldr	r3, [r3, #12]
 8004584:	b2da      	uxtb	r2, r3
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	701a      	strb	r2, [r3, #0]

  return status;
 800458a:	7dfb      	ldrb	r3, [r7, #23]
}
 800458c:	4618      	mov	r0, r3
 800458e:	371c      	adds	r7, #28
 8004590:	46bd      	mov	sp, r7
 8004592:	bc80      	pop	{r7}
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	20000000 	.word	0x20000000
 800459c:	58010000 	.word	0x58010000
 80045a0:	5801000c 	.word	0x5801000c

080045a4 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	791b      	ldrb	r3, [r3, #4]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d111      	bne.n	80045d8 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80045b4:	4b0c      	ldr	r3, [pc, #48]	@ (80045e8 <SUBGHZ_CheckDeviceReady+0x44>)
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	4613      	mov	r3, r2
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	4413      	add	r3, r2
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	0c1b      	lsrs	r3, r3, #16
 80045c2:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80045c4:	f7ff fbfe 	bl	8003dc4 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1f9      	bne.n	80045c8 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80045d4:	f7ff fbe6 	bl	8003da4 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f807 	bl	80045ec <SUBGHZ_WaitOnBusy>
 80045de:	4603      	mov	r3, r0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	20000000 	.word	0x20000000

080045ec <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80045f4:	2300      	movs	r3, #0
 80045f6:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80045f8:	4b12      	ldr	r3, [pc, #72]	@ (8004644 <SUBGHZ_WaitOnBusy+0x58>)
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	4613      	mov	r3, r2
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	4413      	add	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	0d1b      	lsrs	r3, r3, #20
 8004606:	2264      	movs	r2, #100	@ 0x64
 8004608:	fb02 f303 	mul.w	r3, r2, r3
 800460c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800460e:	f7ff fc07 	bl	8003e20 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8004612:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d105      	bne.n	8004626 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2202      	movs	r2, #2
 8004622:	609a      	str	r2, [r3, #8]
      break;
 8004624:	e009      	b.n	800463a <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	3b01      	subs	r3, #1
 800462a:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800462c:	f7ff fbe6 	bl	8003dfc <LL_PWR_IsActiveFlag_RFBUSYS>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	4013      	ands	r3, r2
 8004636:	2b01      	cmp	r3, #1
 8004638:	d0e9      	beq.n	800460e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800463a:	7dfb      	ldrb	r3, [r7, #23]
}
 800463c:	4618      	mov	r0, r3
 800463e:	3718      	adds	r7, #24
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	20000000 	.word	0x20000000

08004648 <LL_RCC_GetUSARTClockSource>:
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004650:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004654:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	401a      	ands	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	041b      	lsls	r3, r3, #16
 8004660:	4313      	orrs	r3, r2
}
 8004662:	4618      	mov	r0, r3
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	bc80      	pop	{r7}
 800466a:	4770      	bx	lr

0800466c <LL_RCC_GetLPUARTClockSource>:
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004678:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4013      	ands	r3, r2
}
 8004680:	4618      	mov	r0, r3
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	bc80      	pop	{r7}
 8004688:	4770      	bx	lr

0800468a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b082      	sub	sp, #8
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e042      	b.n	8004722 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d106      	bne.n	80046b4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f7fc fbbe 	bl	8000e30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2224      	movs	r2, #36	@ 0x24
 80046b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f022 0201 	bic.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f8b3 	bl	8004838 <UART_SetConfig>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d101      	bne.n	80046dc <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e022      	b.n	8004722 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d002      	beq.n	80046ea <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 fb1b 	bl	8004d20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046f8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	689a      	ldr	r2, [r3, #8]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004708:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f042 0201 	orr.w	r2, r2, #1
 8004718:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 fba1 	bl	8004e62 <UART_CheckIdleState>
 8004720:	4603      	mov	r3, r0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3708      	adds	r7, #8
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}

0800472a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800472a:	b580      	push	{r7, lr}
 800472c:	b08a      	sub	sp, #40	@ 0x28
 800472e:	af02      	add	r7, sp, #8
 8004730:	60f8      	str	r0, [r7, #12]
 8004732:	60b9      	str	r1, [r7, #8]
 8004734:	603b      	str	r3, [r7, #0]
 8004736:	4613      	mov	r3, r2
 8004738:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004740:	2b20      	cmp	r3, #32
 8004742:	d173      	bne.n	800482c <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <HAL_UART_Transmit+0x26>
 800474a:	88fb      	ldrh	r3, [r7, #6]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e06c      	b.n	800482e <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2221      	movs	r2, #33	@ 0x21
 8004760:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004764:	f7fd fd12 	bl	800218c <HAL_GetTick>
 8004768:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	88fa      	ldrh	r2, [r7, #6]
 800476e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	88fa      	ldrh	r2, [r7, #6]
 8004776:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004782:	d108      	bne.n	8004796 <HAL_UART_Transmit+0x6c>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d104      	bne.n	8004796 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800478c:	2300      	movs	r3, #0
 800478e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	61bb      	str	r3, [r7, #24]
 8004794:	e003      	b.n	800479e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800479a:	2300      	movs	r3, #0
 800479c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800479e:	e02c      	b.n	80047fa <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	9300      	str	r3, [sp, #0]
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	2200      	movs	r2, #0
 80047a8:	2180      	movs	r1, #128	@ 0x80
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 fba7 	bl	8004efe <UART_WaitOnFlagUntilTimeout>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80047b6:	2303      	movs	r3, #3
 80047b8:	e039      	b.n	800482e <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10b      	bne.n	80047d8 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	461a      	mov	r2, r3
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	3302      	adds	r3, #2
 80047d4:	61bb      	str	r3, [r7, #24]
 80047d6:	e007      	b.n	80047e8 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	781a      	ldrb	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	3301      	adds	r3, #1
 80047e6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1cc      	bne.n	80047a0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2200      	movs	r2, #0
 800480e:	2140      	movs	r1, #64	@ 0x40
 8004810:	68f8      	ldr	r0, [r7, #12]
 8004812:	f000 fb74 	bl	8004efe <UART_WaitOnFlagUntilTimeout>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d001      	beq.n	8004820 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e006      	b.n	800482e <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2220      	movs	r2, #32
 8004824:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004828:	2300      	movs	r3, #0
 800482a:	e000      	b.n	800482e <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 800482c:	2302      	movs	r3, #2
  }
}
 800482e:	4618      	mov	r0, r3
 8004830:	3720      	adds	r7, #32
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
	...

08004838 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800483c:	b08c      	sub	sp, #48	@ 0x30
 800483e:	af00      	add	r7, sp, #0
 8004840:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004842:	2300      	movs	r3, #0
 8004844:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	431a      	orrs	r2, r3
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	431a      	orrs	r2, r3
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	4313      	orrs	r3, r2
 800485e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	4b94      	ldr	r3, [pc, #592]	@ (8004ab8 <UART_SetConfig+0x280>)
 8004868:	4013      	ands	r3, r2
 800486a:	697a      	ldr	r2, [r7, #20]
 800486c:	6812      	ldr	r2, [r2, #0]
 800486e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004870:	430b      	orrs	r3, r1
 8004872:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	68da      	ldr	r2, [r3, #12]
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a89      	ldr	r2, [pc, #548]	@ (8004abc <UART_SetConfig+0x284>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d004      	beq.n	80048a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048a0:	4313      	orrs	r3, r2
 80048a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80048ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	6812      	ldr	r2, [r2, #0]
 80048b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048b8:	430b      	orrs	r3, r1
 80048ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c2:	f023 010f 	bic.w	r1, r3, #15
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a7a      	ldr	r2, [pc, #488]	@ (8004ac0 <UART_SetConfig+0x288>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d127      	bne.n	800492c <UART_SetConfig+0xf4>
 80048dc:	2003      	movs	r0, #3
 80048de:	f7ff feb3 	bl	8004648 <LL_RCC_GetUSARTClockSource>
 80048e2:	4603      	mov	r3, r0
 80048e4:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80048e8:	2b03      	cmp	r3, #3
 80048ea:	d81b      	bhi.n	8004924 <UART_SetConfig+0xec>
 80048ec:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <UART_SetConfig+0xbc>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004905 	.word	0x08004905
 80048f8:	08004915 	.word	0x08004915
 80048fc:	0800490d 	.word	0x0800490d
 8004900:	0800491d 	.word	0x0800491d
 8004904:	2301      	movs	r3, #1
 8004906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800490a:	e080      	b.n	8004a0e <UART_SetConfig+0x1d6>
 800490c:	2302      	movs	r3, #2
 800490e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004912:	e07c      	b.n	8004a0e <UART_SetConfig+0x1d6>
 8004914:	2304      	movs	r3, #4
 8004916:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800491a:	e078      	b.n	8004a0e <UART_SetConfig+0x1d6>
 800491c:	2308      	movs	r3, #8
 800491e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004922:	e074      	b.n	8004a0e <UART_SetConfig+0x1d6>
 8004924:	2310      	movs	r3, #16
 8004926:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800492a:	e070      	b.n	8004a0e <UART_SetConfig+0x1d6>
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a64      	ldr	r2, [pc, #400]	@ (8004ac4 <UART_SetConfig+0x28c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d138      	bne.n	80049a8 <UART_SetConfig+0x170>
 8004936:	200c      	movs	r0, #12
 8004938:	f7ff fe86 	bl	8004648 <LL_RCC_GetUSARTClockSource>
 800493c:	4603      	mov	r3, r0
 800493e:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8004942:	2b0c      	cmp	r3, #12
 8004944:	d82c      	bhi.n	80049a0 <UART_SetConfig+0x168>
 8004946:	a201      	add	r2, pc, #4	@ (adr r2, 800494c <UART_SetConfig+0x114>)
 8004948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494c:	08004981 	.word	0x08004981
 8004950:	080049a1 	.word	0x080049a1
 8004954:	080049a1 	.word	0x080049a1
 8004958:	080049a1 	.word	0x080049a1
 800495c:	08004991 	.word	0x08004991
 8004960:	080049a1 	.word	0x080049a1
 8004964:	080049a1 	.word	0x080049a1
 8004968:	080049a1 	.word	0x080049a1
 800496c:	08004989 	.word	0x08004989
 8004970:	080049a1 	.word	0x080049a1
 8004974:	080049a1 	.word	0x080049a1
 8004978:	080049a1 	.word	0x080049a1
 800497c:	08004999 	.word	0x08004999
 8004980:	2300      	movs	r3, #0
 8004982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004986:	e042      	b.n	8004a0e <UART_SetConfig+0x1d6>
 8004988:	2302      	movs	r3, #2
 800498a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800498e:	e03e      	b.n	8004a0e <UART_SetConfig+0x1d6>
 8004990:	2304      	movs	r3, #4
 8004992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004996:	e03a      	b.n	8004a0e <UART_SetConfig+0x1d6>
 8004998:	2308      	movs	r3, #8
 800499a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800499e:	e036      	b.n	8004a0e <UART_SetConfig+0x1d6>
 80049a0:	2310      	movs	r3, #16
 80049a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049a6:	e032      	b.n	8004a0e <UART_SetConfig+0x1d6>
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a43      	ldr	r2, [pc, #268]	@ (8004abc <UART_SetConfig+0x284>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d12a      	bne.n	8004a08 <UART_SetConfig+0x1d0>
 80049b2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 80049b6:	f7ff fe59 	bl	800466c <LL_RCC_GetLPUARTClockSource>
 80049ba:	4603      	mov	r3, r0
 80049bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049c0:	d01a      	beq.n	80049f8 <UART_SetConfig+0x1c0>
 80049c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80049c6:	d81b      	bhi.n	8004a00 <UART_SetConfig+0x1c8>
 80049c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049cc:	d00c      	beq.n	80049e8 <UART_SetConfig+0x1b0>
 80049ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049d2:	d815      	bhi.n	8004a00 <UART_SetConfig+0x1c8>
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d003      	beq.n	80049e0 <UART_SetConfig+0x1a8>
 80049d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049dc:	d008      	beq.n	80049f0 <UART_SetConfig+0x1b8>
 80049de:	e00f      	b.n	8004a00 <UART_SetConfig+0x1c8>
 80049e0:	2300      	movs	r3, #0
 80049e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049e6:	e012      	b.n	8004a0e <UART_SetConfig+0x1d6>
 80049e8:	2302      	movs	r3, #2
 80049ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ee:	e00e      	b.n	8004a0e <UART_SetConfig+0x1d6>
 80049f0:	2304      	movs	r3, #4
 80049f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049f6:	e00a      	b.n	8004a0e <UART_SetConfig+0x1d6>
 80049f8:	2308      	movs	r3, #8
 80049fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049fe:	e006      	b.n	8004a0e <UART_SetConfig+0x1d6>
 8004a00:	2310      	movs	r3, #16
 8004a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a06:	e002      	b.n	8004a0e <UART_SetConfig+0x1d6>
 8004a08:	2310      	movs	r3, #16
 8004a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a2a      	ldr	r2, [pc, #168]	@ (8004abc <UART_SetConfig+0x284>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	f040 80a4 	bne.w	8004b62 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a1a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004a1e:	2b08      	cmp	r3, #8
 8004a20:	d823      	bhi.n	8004a6a <UART_SetConfig+0x232>
 8004a22:	a201      	add	r2, pc, #4	@ (adr r2, 8004a28 <UART_SetConfig+0x1f0>)
 8004a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a28:	08004a4d 	.word	0x08004a4d
 8004a2c:	08004a6b 	.word	0x08004a6b
 8004a30:	08004a55 	.word	0x08004a55
 8004a34:	08004a6b 	.word	0x08004a6b
 8004a38:	08004a5b 	.word	0x08004a5b
 8004a3c:	08004a6b 	.word	0x08004a6b
 8004a40:	08004a6b 	.word	0x08004a6b
 8004a44:	08004a6b 	.word	0x08004a6b
 8004a48:	08004a63 	.word	0x08004a63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a4c:	f7fe feb2 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
 8004a50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a52:	e010      	b.n	8004a76 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a54:	4b1c      	ldr	r3, [pc, #112]	@ (8004ac8 <UART_SetConfig+0x290>)
 8004a56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a58:	e00d      	b.n	8004a76 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a5a:	f7fe fdf7 	bl	800364c <HAL_RCC_GetSysClockFreq>
 8004a5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a60:	e009      	b.n	8004a76 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a68:	e005      	b.n	8004a76 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004a74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	f000 8137 	beq.w	8004cec <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a82:	4a12      	ldr	r2, [pc, #72]	@ (8004acc <UART_SetConfig+0x294>)
 8004a84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a88:	461a      	mov	r2, r3
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	685a      	ldr	r2, [r3, #4]
 8004a96:	4613      	mov	r3, r2
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	4413      	add	r3, r2
 8004a9c:	69ba      	ldr	r2, [r7, #24]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d305      	bcc.n	8004aae <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d910      	bls.n	8004ad0 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004ab4:	e11a      	b.n	8004cec <UART_SetConfig+0x4b4>
 8004ab6:	bf00      	nop
 8004ab8:	cfff69f3 	.word	0xcfff69f3
 8004abc:	40008000 	.word	0x40008000
 8004ac0:	40013800 	.word	0x40013800
 8004ac4:	40004400 	.word	0x40004400
 8004ac8:	00f42400 	.word	0x00f42400
 8004acc:	08005f94 	.word	0x08005f94
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	60bb      	str	r3, [r7, #8]
 8004ad6:	60fa      	str	r2, [r7, #12]
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004adc:	4a8e      	ldr	r2, [pc, #568]	@ (8004d18 <UART_SetConfig+0x4e0>)
 8004ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	603b      	str	r3, [r7, #0]
 8004ae8:	607a      	str	r2, [r7, #4]
 8004aea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004af2:	f7fb fb9d 	bl	8000230 <__aeabi_uldivmod>
 8004af6:	4602      	mov	r2, r0
 8004af8:	460b      	mov	r3, r1
 8004afa:	4610      	mov	r0, r2
 8004afc:	4619      	mov	r1, r3
 8004afe:	f04f 0200 	mov.w	r2, #0
 8004b02:	f04f 0300 	mov.w	r3, #0
 8004b06:	020b      	lsls	r3, r1, #8
 8004b08:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004b0c:	0202      	lsls	r2, r0, #8
 8004b0e:	6979      	ldr	r1, [r7, #20]
 8004b10:	6849      	ldr	r1, [r1, #4]
 8004b12:	0849      	lsrs	r1, r1, #1
 8004b14:	2000      	movs	r0, #0
 8004b16:	460c      	mov	r4, r1
 8004b18:	4605      	mov	r5, r0
 8004b1a:	eb12 0804 	adds.w	r8, r2, r4
 8004b1e:	eb43 0905 	adc.w	r9, r3, r5
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	2200      	movs	r2, #0
 8004b28:	469a      	mov	sl, r3
 8004b2a:	4693      	mov	fp, r2
 8004b2c:	4652      	mov	r2, sl
 8004b2e:	465b      	mov	r3, fp
 8004b30:	4640      	mov	r0, r8
 8004b32:	4649      	mov	r1, r9
 8004b34:	f7fb fb7c 	bl	8000230 <__aeabi_uldivmod>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b40:	6a3b      	ldr	r3, [r7, #32]
 8004b42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b46:	d308      	bcc.n	8004b5a <UART_SetConfig+0x322>
 8004b48:	6a3b      	ldr	r3, [r7, #32]
 8004b4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b4e:	d204      	bcs.n	8004b5a <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	6a3a      	ldr	r2, [r7, #32]
 8004b56:	60da      	str	r2, [r3, #12]
 8004b58:	e0c8      	b.n	8004cec <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004b60:	e0c4      	b.n	8004cec <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	69db      	ldr	r3, [r3, #28]
 8004b66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b6a:	d167      	bne.n	8004c3c <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8004b6c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004b70:	2b08      	cmp	r3, #8
 8004b72:	d828      	bhi.n	8004bc6 <UART_SetConfig+0x38e>
 8004b74:	a201      	add	r2, pc, #4	@ (adr r2, 8004b7c <UART_SetConfig+0x344>)
 8004b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b7a:	bf00      	nop
 8004b7c:	08004ba1 	.word	0x08004ba1
 8004b80:	08004ba9 	.word	0x08004ba9
 8004b84:	08004bb1 	.word	0x08004bb1
 8004b88:	08004bc7 	.word	0x08004bc7
 8004b8c:	08004bb7 	.word	0x08004bb7
 8004b90:	08004bc7 	.word	0x08004bc7
 8004b94:	08004bc7 	.word	0x08004bc7
 8004b98:	08004bc7 	.word	0x08004bc7
 8004b9c:	08004bbf 	.word	0x08004bbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ba0:	f7fe fe08 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
 8004ba4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004ba6:	e014      	b.n	8004bd2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ba8:	f7fe fe16 	bl	80037d8 <HAL_RCC_GetPCLK2Freq>
 8004bac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004bae:	e010      	b.n	8004bd2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004bb0:	4b5a      	ldr	r3, [pc, #360]	@ (8004d1c <UART_SetConfig+0x4e4>)
 8004bb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004bb4:	e00d      	b.n	8004bd2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004bb6:	f7fe fd49 	bl	800364c <HAL_RCC_GetSysClockFreq>
 8004bba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004bbc:	e009      	b.n	8004bd2 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004bc4:	e005      	b.n	8004bd2 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004bd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	f000 8089 	beq.w	8004cec <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bde:	4a4e      	ldr	r2, [pc, #312]	@ (8004d18 <UART_SetConfig+0x4e0>)
 8004be0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004be4:	461a      	mov	r2, r3
 8004be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004bec:	005a      	lsls	r2, r3, #1
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	085b      	lsrs	r3, r3, #1
 8004bf4:	441a      	add	r2, r3
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bfe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c00:	6a3b      	ldr	r3, [r7, #32]
 8004c02:	2b0f      	cmp	r3, #15
 8004c04:	d916      	bls.n	8004c34 <UART_SetConfig+0x3fc>
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c0c:	d212      	bcs.n	8004c34 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004c0e:	6a3b      	ldr	r3, [r7, #32]
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	f023 030f 	bic.w	r3, r3, #15
 8004c16:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004c18:	6a3b      	ldr	r3, [r7, #32]
 8004c1a:	085b      	lsrs	r3, r3, #1
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	f003 0307 	and.w	r3, r3, #7
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	8bfb      	ldrh	r3, [r7, #30]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	8bfa      	ldrh	r2, [r7, #30]
 8004c30:	60da      	str	r2, [r3, #12]
 8004c32:	e05b      	b.n	8004cec <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c3a:	e057      	b.n	8004cec <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c3c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d828      	bhi.n	8004c96 <UART_SetConfig+0x45e>
 8004c44:	a201      	add	r2, pc, #4	@ (adr r2, 8004c4c <UART_SetConfig+0x414>)
 8004c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4a:	bf00      	nop
 8004c4c:	08004c71 	.word	0x08004c71
 8004c50:	08004c79 	.word	0x08004c79
 8004c54:	08004c81 	.word	0x08004c81
 8004c58:	08004c97 	.word	0x08004c97
 8004c5c:	08004c87 	.word	0x08004c87
 8004c60:	08004c97 	.word	0x08004c97
 8004c64:	08004c97 	.word	0x08004c97
 8004c68:	08004c97 	.word	0x08004c97
 8004c6c:	08004c8f 	.word	0x08004c8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c70:	f7fe fda0 	bl	80037b4 <HAL_RCC_GetPCLK1Freq>
 8004c74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c76:	e014      	b.n	8004ca2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c78:	f7fe fdae 	bl	80037d8 <HAL_RCC_GetPCLK2Freq>
 8004c7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c7e:	e010      	b.n	8004ca2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c80:	4b26      	ldr	r3, [pc, #152]	@ (8004d1c <UART_SetConfig+0x4e4>)
 8004c82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c84:	e00d      	b.n	8004ca2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c86:	f7fe fce1 	bl	800364c <HAL_RCC_GetSysClockFreq>
 8004c8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c8c:	e009      	b.n	8004ca2 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c94:	e005      	b.n	8004ca2 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8004c96:	2300      	movs	r3, #0
 8004c98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004ca0:	bf00      	nop
    }

    if (pclk != 0U)
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d021      	beq.n	8004cec <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cac:	4a1a      	ldr	r2, [pc, #104]	@ (8004d18 <UART_SetConfig+0x4e0>)
 8004cae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb6:	fbb3 f2f2 	udiv	r2, r3, r2
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	085b      	lsrs	r3, r3, #1
 8004cc0:	441a      	add	r2, r3
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ccc:	6a3b      	ldr	r3, [r7, #32]
 8004cce:	2b0f      	cmp	r3, #15
 8004cd0:	d909      	bls.n	8004ce6 <UART_SetConfig+0x4ae>
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cd8:	d205      	bcs.n	8004ce6 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004cda:	6a3b      	ldr	r3, [r7, #32]
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	60da      	str	r2, [r3, #12]
 8004ce4:	e002      	b.n	8004cec <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	2200      	movs	r2, #0
 8004d06:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004d08:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3730      	adds	r7, #48	@ 0x30
 8004d10:	46bd      	mov	sp, r7
 8004d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d16:	bf00      	nop
 8004d18:	08005f94 	.word	0x08005f94
 8004d1c:	00f42400 	.word	0x00f42400

08004d20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d2c:	f003 0301 	and.w	r3, r3, #1
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00a      	beq.n	8004d4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d00a      	beq.n	8004d6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d70:	f003 0304 	and.w	r3, r3, #4
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d92:	f003 0308 	and.w	r3, r3, #8
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00a      	beq.n	8004db0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db4:	f003 0310 	and.w	r3, r3, #16
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00a      	beq.n	8004dd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd6:	f003 0320 	and.w	r3, r3, #32
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00a      	beq.n	8004df4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d01a      	beq.n	8004e36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	430a      	orrs	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e1e:	d10a      	bne.n	8004e36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00a      	beq.n	8004e58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	430a      	orrs	r2, r1
 8004e56:	605a      	str	r2, [r3, #4]
  }
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bc80      	pop	{r7}
 8004e60:	4770      	bx	lr

08004e62 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b086      	sub	sp, #24
 8004e66:	af02      	add	r7, sp, #8
 8004e68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e72:	f7fd f98b 	bl	800218c <HAL_GetTick>
 8004e76:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 0308 	and.w	r3, r3, #8
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d10e      	bne.n	8004ea4 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004e8a:	9300      	str	r3, [sp, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 f832 	bl	8004efe <UART_WaitOnFlagUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ea0:	2303      	movs	r3, #3
 8004ea2:	e028      	b.n	8004ef6 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0304 	and.w	r3, r3, #4
 8004eae:	2b04      	cmp	r3, #4
 8004eb0:	d10e      	bne.n	8004ed0 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004eb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004eb6:	9300      	str	r3, [sp, #0]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f81c 	bl	8004efe <UART_WaitOnFlagUntilTimeout>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e012      	b.n	8004ef6 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2220      	movs	r2, #32
 8004edc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}

08004efe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004efe:	b580      	push	{r7, lr}
 8004f00:	b09c      	sub	sp, #112	@ 0x70
 8004f02:	af00      	add	r7, sp, #0
 8004f04:	60f8      	str	r0, [r7, #12]
 8004f06:	60b9      	str	r1, [r7, #8]
 8004f08:	603b      	str	r3, [r7, #0]
 8004f0a:	4613      	mov	r3, r2
 8004f0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f0e:	e0a9      	b.n	8005064 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f16:	f000 80a5 	beq.w	8005064 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f1a:	f7fd f937 	bl	800218c <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d302      	bcc.n	8004f30 <UART_WaitOnFlagUntilTimeout+0x32>
 8004f2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d140      	bne.n	8004fb2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f38:	e853 3f00 	ldrex	r3, [r3]
 8004f3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004f3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f40:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004f44:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f50:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f52:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004f54:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004f56:	e841 2300 	strex	r3, r2, [r1]
 8004f5a:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004f5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1e6      	bne.n	8004f30 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	3308      	adds	r3, #8
 8004f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f6c:	e853 3f00 	ldrex	r3, [r3]
 8004f70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f74:	f023 0301 	bic.w	r3, r3, #1
 8004f78:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	3308      	adds	r3, #8
 8004f80:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004f82:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004f84:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f86:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f8a:	e841 2300 	strex	r3, r2, [r1]
 8004f8e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004f90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1e5      	bne.n	8004f62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e069      	b.n	8005086 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d051      	beq.n	8005064 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	69db      	ldr	r3, [r3, #28]
 8004fc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fce:	d149      	bne.n	8005064 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004fd8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fe2:	e853 3f00 	ldrex	r3, [r3]
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004fee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ffa:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ffc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ffe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005000:	e841 2300 	strex	r3, r2, [r1]
 8005004:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1e6      	bne.n	8004fda <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	3308      	adds	r3, #8
 8005012:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	e853 3f00 	ldrex	r3, [r3]
 800501a:	613b      	str	r3, [r7, #16]
   return(result);
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	f023 0301 	bic.w	r3, r3, #1
 8005022:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	3308      	adds	r3, #8
 800502a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800502c:	623a      	str	r2, [r7, #32]
 800502e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005030:	69f9      	ldr	r1, [r7, #28]
 8005032:	6a3a      	ldr	r2, [r7, #32]
 8005034:	e841 2300 	strex	r3, r2, [r1]
 8005038:	61bb      	str	r3, [r7, #24]
   return(result);
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d1e5      	bne.n	800500c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2220      	movs	r2, #32
 800504c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2220      	movs	r2, #32
 8005054:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e010      	b.n	8005086 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	69da      	ldr	r2, [r3, #28]
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	4013      	ands	r3, r2
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	429a      	cmp	r2, r3
 8005072:	bf0c      	ite	eq
 8005074:	2301      	moveq	r3, #1
 8005076:	2300      	movne	r3, #0
 8005078:	b2db      	uxtb	r3, r3
 800507a:	461a      	mov	r2, r3
 800507c:	79fb      	ldrb	r3, [r7, #7]
 800507e:	429a      	cmp	r2, r3
 8005080:	f43f af46 	beq.w	8004f10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3770      	adds	r7, #112	@ 0x70
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800508e:	b480      	push	{r7}
 8005090:	b085      	sub	sp, #20
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e027      	b.n	80050f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2224      	movs	r2, #36	@ 0x24
 80050b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f022 0201 	bic.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80050d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3714      	adds	r7, #20
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bc80      	pop	{r7}
 80050fc:	4770      	bx	lr

080050fe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b084      	sub	sp, #16
 8005102:	af00      	add	r7, sp, #0
 8005104:	6078      	str	r0, [r7, #4]
 8005106:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800510e:	2b01      	cmp	r3, #1
 8005110:	d101      	bne.n	8005116 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005112:	2302      	movs	r3, #2
 8005114:	e02d      	b.n	8005172 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2224      	movs	r2, #36	@ 0x24
 8005122:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f022 0201 	bic.w	r2, r2, #1
 800513c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	430a      	orrs	r2, r1
 8005150:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f000 f850 	bl	80051f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3710      	adds	r7, #16
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b084      	sub	sp, #16
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
 8005182:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800518a:	2b01      	cmp	r3, #1
 800518c:	d101      	bne.n	8005192 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800518e:	2302      	movs	r3, #2
 8005190:	e02d      	b.n	80051ee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2201      	movs	r2, #1
 8005196:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2224      	movs	r2, #36	@ 0x24
 800519e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0201 	bic.w	r2, r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	683a      	ldr	r2, [r7, #0]
 80051ca:	430a      	orrs	r2, r1
 80051cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f812 	bl	80051f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2220      	movs	r2, #32
 80051e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
	...

080051f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b085      	sub	sp, #20
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005204:	2b00      	cmp	r3, #0
 8005206:	d108      	bne.n	800521a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005218:	e031      	b.n	800527e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800521a:	2308      	movs	r3, #8
 800521c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800521e:	2308      	movs	r3, #8
 8005220:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	0e5b      	lsrs	r3, r3, #25
 800522a:	b2db      	uxtb	r3, r3
 800522c:	f003 0307 	and.w	r3, r3, #7
 8005230:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	0f5b      	lsrs	r3, r3, #29
 800523a:	b2db      	uxtb	r3, r3
 800523c:	f003 0307 	and.w	r3, r3, #7
 8005240:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005242:	7bbb      	ldrb	r3, [r7, #14]
 8005244:	7b3a      	ldrb	r2, [r7, #12]
 8005246:	4910      	ldr	r1, [pc, #64]	@ (8005288 <UARTEx_SetNbDataToProcess+0x90>)
 8005248:	5c8a      	ldrb	r2, [r1, r2]
 800524a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800524e:	7b3a      	ldrb	r2, [r7, #12]
 8005250:	490e      	ldr	r1, [pc, #56]	@ (800528c <UARTEx_SetNbDataToProcess+0x94>)
 8005252:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005254:	fb93 f3f2 	sdiv	r3, r3, r2
 8005258:	b29a      	uxth	r2, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	7b7a      	ldrb	r2, [r7, #13]
 8005264:	4908      	ldr	r1, [pc, #32]	@ (8005288 <UARTEx_SetNbDataToProcess+0x90>)
 8005266:	5c8a      	ldrb	r2, [r1, r2]
 8005268:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800526c:	7b7a      	ldrb	r2, [r7, #13]
 800526e:	4907      	ldr	r1, [pc, #28]	@ (800528c <UARTEx_SetNbDataToProcess+0x94>)
 8005270:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005272:	fb93 f3f2 	sdiv	r3, r3, r2
 8005276:	b29a      	uxth	r2, r3
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800527e:	bf00      	nop
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	bc80      	pop	{r7}
 8005286:	4770      	bx	lr
 8005288:	08005fac 	.word	0x08005fac
 800528c:	08005fb4 	.word	0x08005fb4

08005290 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	460b      	mov	r3, r1
 800529a:	70fb      	strb	r3, [r7, #3]
 800529c:	4613      	mov	r3, r2
 800529e:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	60fb      	str	r3, [r7, #12]
  while( size-- )
 80052a4:	e004      	b.n	80052b0 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	60fa      	str	r2, [r7, #12]
 80052ac:	78fa      	ldrb	r2, [r7, #3]
 80052ae:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80052b0:	883b      	ldrh	r3, [r7, #0]
 80052b2:	1e5a      	subs	r2, r3, #1
 80052b4:	803a      	strh	r2, [r7, #0]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f5      	bne.n	80052a6 <UTIL_MEM_set_8+0x16>
  }
}
 80052ba:	bf00      	nop
 80052bc:	bf00      	nop
 80052be:	3714      	adds	r7, #20
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr
	...

080052c8 <sniprintf>:
 80052c8:	b40c      	push	{r2, r3}
 80052ca:	b530      	push	{r4, r5, lr}
 80052cc:	4b17      	ldr	r3, [pc, #92]	@ (800532c <sniprintf+0x64>)
 80052ce:	1e0c      	subs	r4, r1, #0
 80052d0:	681d      	ldr	r5, [r3, #0]
 80052d2:	b09d      	sub	sp, #116	@ 0x74
 80052d4:	da08      	bge.n	80052e8 <sniprintf+0x20>
 80052d6:	238b      	movs	r3, #139	@ 0x8b
 80052d8:	602b      	str	r3, [r5, #0]
 80052da:	f04f 30ff 	mov.w	r0, #4294967295
 80052de:	b01d      	add	sp, #116	@ 0x74
 80052e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052e4:	b002      	add	sp, #8
 80052e6:	4770      	bx	lr
 80052e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80052ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80052f0:	bf14      	ite	ne
 80052f2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80052f6:	4623      	moveq	r3, r4
 80052f8:	9304      	str	r3, [sp, #16]
 80052fa:	9307      	str	r3, [sp, #28]
 80052fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005300:	9002      	str	r0, [sp, #8]
 8005302:	9006      	str	r0, [sp, #24]
 8005304:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005308:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800530a:	ab21      	add	r3, sp, #132	@ 0x84
 800530c:	a902      	add	r1, sp, #8
 800530e:	4628      	mov	r0, r5
 8005310:	9301      	str	r3, [sp, #4]
 8005312:	f000 f9b5 	bl	8005680 <_svfiprintf_r>
 8005316:	1c43      	adds	r3, r0, #1
 8005318:	bfbc      	itt	lt
 800531a:	238b      	movlt	r3, #139	@ 0x8b
 800531c:	602b      	strlt	r3, [r5, #0]
 800531e:	2c00      	cmp	r4, #0
 8005320:	d0dd      	beq.n	80052de <sniprintf+0x16>
 8005322:	9b02      	ldr	r3, [sp, #8]
 8005324:	2200      	movs	r2, #0
 8005326:	701a      	strb	r2, [r3, #0]
 8005328:	e7d9      	b.n	80052de <sniprintf+0x16>
 800532a:	bf00      	nop
 800532c:	20000018 	.word	0x20000018

08005330 <siprintf>:
 8005330:	b40e      	push	{r1, r2, r3}
 8005332:	b500      	push	{lr}
 8005334:	b09c      	sub	sp, #112	@ 0x70
 8005336:	ab1d      	add	r3, sp, #116	@ 0x74
 8005338:	9002      	str	r0, [sp, #8]
 800533a:	9006      	str	r0, [sp, #24]
 800533c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005340:	4809      	ldr	r0, [pc, #36]	@ (8005368 <siprintf+0x38>)
 8005342:	9107      	str	r1, [sp, #28]
 8005344:	9104      	str	r1, [sp, #16]
 8005346:	4909      	ldr	r1, [pc, #36]	@ (800536c <siprintf+0x3c>)
 8005348:	f853 2b04 	ldr.w	r2, [r3], #4
 800534c:	9105      	str	r1, [sp, #20]
 800534e:	6800      	ldr	r0, [r0, #0]
 8005350:	9301      	str	r3, [sp, #4]
 8005352:	a902      	add	r1, sp, #8
 8005354:	f000 f994 	bl	8005680 <_svfiprintf_r>
 8005358:	9b02      	ldr	r3, [sp, #8]
 800535a:	2200      	movs	r2, #0
 800535c:	701a      	strb	r2, [r3, #0]
 800535e:	b01c      	add	sp, #112	@ 0x70
 8005360:	f85d eb04 	ldr.w	lr, [sp], #4
 8005364:	b003      	add	sp, #12
 8005366:	4770      	bx	lr
 8005368:	20000018 	.word	0x20000018
 800536c:	ffff0208 	.word	0xffff0208

08005370 <memset>:
 8005370:	4402      	add	r2, r0
 8005372:	4603      	mov	r3, r0
 8005374:	4293      	cmp	r3, r2
 8005376:	d100      	bne.n	800537a <memset+0xa>
 8005378:	4770      	bx	lr
 800537a:	f803 1b01 	strb.w	r1, [r3], #1
 800537e:	e7f9      	b.n	8005374 <memset+0x4>

08005380 <__errno>:
 8005380:	4b01      	ldr	r3, [pc, #4]	@ (8005388 <__errno+0x8>)
 8005382:	6818      	ldr	r0, [r3, #0]
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop
 8005388:	20000018 	.word	0x20000018

0800538c <__libc_init_array>:
 800538c:	b570      	push	{r4, r5, r6, lr}
 800538e:	4d0d      	ldr	r5, [pc, #52]	@ (80053c4 <__libc_init_array+0x38>)
 8005390:	4c0d      	ldr	r4, [pc, #52]	@ (80053c8 <__libc_init_array+0x3c>)
 8005392:	1b64      	subs	r4, r4, r5
 8005394:	10a4      	asrs	r4, r4, #2
 8005396:	2600      	movs	r6, #0
 8005398:	42a6      	cmp	r6, r4
 800539a:	d109      	bne.n	80053b0 <__libc_init_array+0x24>
 800539c:	4d0b      	ldr	r5, [pc, #44]	@ (80053cc <__libc_init_array+0x40>)
 800539e:	4c0c      	ldr	r4, [pc, #48]	@ (80053d0 <__libc_init_array+0x44>)
 80053a0:	f000 fc66 	bl	8005c70 <_init>
 80053a4:	1b64      	subs	r4, r4, r5
 80053a6:	10a4      	asrs	r4, r4, #2
 80053a8:	2600      	movs	r6, #0
 80053aa:	42a6      	cmp	r6, r4
 80053ac:	d105      	bne.n	80053ba <__libc_init_array+0x2e>
 80053ae:	bd70      	pop	{r4, r5, r6, pc}
 80053b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b4:	4798      	blx	r3
 80053b6:	3601      	adds	r6, #1
 80053b8:	e7ee      	b.n	8005398 <__libc_init_array+0xc>
 80053ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80053be:	4798      	blx	r3
 80053c0:	3601      	adds	r6, #1
 80053c2:	e7f2      	b.n	80053aa <__libc_init_array+0x1e>
 80053c4:	08005ff8 	.word	0x08005ff8
 80053c8:	08005ff8 	.word	0x08005ff8
 80053cc:	08005ff8 	.word	0x08005ff8
 80053d0:	08005ffc 	.word	0x08005ffc

080053d4 <__retarget_lock_acquire_recursive>:
 80053d4:	4770      	bx	lr

080053d6 <__retarget_lock_release_recursive>:
 80053d6:	4770      	bx	lr

080053d8 <_free_r>:
 80053d8:	b538      	push	{r3, r4, r5, lr}
 80053da:	4605      	mov	r5, r0
 80053dc:	2900      	cmp	r1, #0
 80053de:	d041      	beq.n	8005464 <_free_r+0x8c>
 80053e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e4:	1f0c      	subs	r4, r1, #4
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	bfb8      	it	lt
 80053ea:	18e4      	addlt	r4, r4, r3
 80053ec:	f000 f8e0 	bl	80055b0 <__malloc_lock>
 80053f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005468 <_free_r+0x90>)
 80053f2:	6813      	ldr	r3, [r2, #0]
 80053f4:	b933      	cbnz	r3, 8005404 <_free_r+0x2c>
 80053f6:	6063      	str	r3, [r4, #4]
 80053f8:	6014      	str	r4, [r2, #0]
 80053fa:	4628      	mov	r0, r5
 80053fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005400:	f000 b8dc 	b.w	80055bc <__malloc_unlock>
 8005404:	42a3      	cmp	r3, r4
 8005406:	d908      	bls.n	800541a <_free_r+0x42>
 8005408:	6820      	ldr	r0, [r4, #0]
 800540a:	1821      	adds	r1, r4, r0
 800540c:	428b      	cmp	r3, r1
 800540e:	bf01      	itttt	eq
 8005410:	6819      	ldreq	r1, [r3, #0]
 8005412:	685b      	ldreq	r3, [r3, #4]
 8005414:	1809      	addeq	r1, r1, r0
 8005416:	6021      	streq	r1, [r4, #0]
 8005418:	e7ed      	b.n	80053f6 <_free_r+0x1e>
 800541a:	461a      	mov	r2, r3
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	b10b      	cbz	r3, 8005424 <_free_r+0x4c>
 8005420:	42a3      	cmp	r3, r4
 8005422:	d9fa      	bls.n	800541a <_free_r+0x42>
 8005424:	6811      	ldr	r1, [r2, #0]
 8005426:	1850      	adds	r0, r2, r1
 8005428:	42a0      	cmp	r0, r4
 800542a:	d10b      	bne.n	8005444 <_free_r+0x6c>
 800542c:	6820      	ldr	r0, [r4, #0]
 800542e:	4401      	add	r1, r0
 8005430:	1850      	adds	r0, r2, r1
 8005432:	4283      	cmp	r3, r0
 8005434:	6011      	str	r1, [r2, #0]
 8005436:	d1e0      	bne.n	80053fa <_free_r+0x22>
 8005438:	6818      	ldr	r0, [r3, #0]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	6053      	str	r3, [r2, #4]
 800543e:	4408      	add	r0, r1
 8005440:	6010      	str	r0, [r2, #0]
 8005442:	e7da      	b.n	80053fa <_free_r+0x22>
 8005444:	d902      	bls.n	800544c <_free_r+0x74>
 8005446:	230c      	movs	r3, #12
 8005448:	602b      	str	r3, [r5, #0]
 800544a:	e7d6      	b.n	80053fa <_free_r+0x22>
 800544c:	6820      	ldr	r0, [r4, #0]
 800544e:	1821      	adds	r1, r4, r0
 8005450:	428b      	cmp	r3, r1
 8005452:	bf04      	itt	eq
 8005454:	6819      	ldreq	r1, [r3, #0]
 8005456:	685b      	ldreq	r3, [r3, #4]
 8005458:	6063      	str	r3, [r4, #4]
 800545a:	bf04      	itt	eq
 800545c:	1809      	addeq	r1, r1, r0
 800545e:	6021      	streq	r1, [r4, #0]
 8005460:	6054      	str	r4, [r2, #4]
 8005462:	e7ca      	b.n	80053fa <_free_r+0x22>
 8005464:	bd38      	pop	{r3, r4, r5, pc}
 8005466:	bf00      	nop
 8005468:	20000294 	.word	0x20000294

0800546c <sbrk_aligned>:
 800546c:	b570      	push	{r4, r5, r6, lr}
 800546e:	4e0f      	ldr	r6, [pc, #60]	@ (80054ac <sbrk_aligned+0x40>)
 8005470:	460c      	mov	r4, r1
 8005472:	6831      	ldr	r1, [r6, #0]
 8005474:	4605      	mov	r5, r0
 8005476:	b911      	cbnz	r1, 800547e <sbrk_aligned+0x12>
 8005478:	f000 fba6 	bl	8005bc8 <_sbrk_r>
 800547c:	6030      	str	r0, [r6, #0]
 800547e:	4621      	mov	r1, r4
 8005480:	4628      	mov	r0, r5
 8005482:	f000 fba1 	bl	8005bc8 <_sbrk_r>
 8005486:	1c43      	adds	r3, r0, #1
 8005488:	d103      	bne.n	8005492 <sbrk_aligned+0x26>
 800548a:	f04f 34ff 	mov.w	r4, #4294967295
 800548e:	4620      	mov	r0, r4
 8005490:	bd70      	pop	{r4, r5, r6, pc}
 8005492:	1cc4      	adds	r4, r0, #3
 8005494:	f024 0403 	bic.w	r4, r4, #3
 8005498:	42a0      	cmp	r0, r4
 800549a:	d0f8      	beq.n	800548e <sbrk_aligned+0x22>
 800549c:	1a21      	subs	r1, r4, r0
 800549e:	4628      	mov	r0, r5
 80054a0:	f000 fb92 	bl	8005bc8 <_sbrk_r>
 80054a4:	3001      	adds	r0, #1
 80054a6:	d1f2      	bne.n	800548e <sbrk_aligned+0x22>
 80054a8:	e7ef      	b.n	800548a <sbrk_aligned+0x1e>
 80054aa:	bf00      	nop
 80054ac:	20000290 	.word	0x20000290

080054b0 <_malloc_r>:
 80054b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b4:	1ccd      	adds	r5, r1, #3
 80054b6:	f025 0503 	bic.w	r5, r5, #3
 80054ba:	3508      	adds	r5, #8
 80054bc:	2d0c      	cmp	r5, #12
 80054be:	bf38      	it	cc
 80054c0:	250c      	movcc	r5, #12
 80054c2:	2d00      	cmp	r5, #0
 80054c4:	4606      	mov	r6, r0
 80054c6:	db01      	blt.n	80054cc <_malloc_r+0x1c>
 80054c8:	42a9      	cmp	r1, r5
 80054ca:	d904      	bls.n	80054d6 <_malloc_r+0x26>
 80054cc:	230c      	movs	r3, #12
 80054ce:	6033      	str	r3, [r6, #0]
 80054d0:	2000      	movs	r0, #0
 80054d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055ac <_malloc_r+0xfc>
 80054da:	f000 f869 	bl	80055b0 <__malloc_lock>
 80054de:	f8d8 3000 	ldr.w	r3, [r8]
 80054e2:	461c      	mov	r4, r3
 80054e4:	bb44      	cbnz	r4, 8005538 <_malloc_r+0x88>
 80054e6:	4629      	mov	r1, r5
 80054e8:	4630      	mov	r0, r6
 80054ea:	f7ff ffbf 	bl	800546c <sbrk_aligned>
 80054ee:	1c43      	adds	r3, r0, #1
 80054f0:	4604      	mov	r4, r0
 80054f2:	d158      	bne.n	80055a6 <_malloc_r+0xf6>
 80054f4:	f8d8 4000 	ldr.w	r4, [r8]
 80054f8:	4627      	mov	r7, r4
 80054fa:	2f00      	cmp	r7, #0
 80054fc:	d143      	bne.n	8005586 <_malloc_r+0xd6>
 80054fe:	2c00      	cmp	r4, #0
 8005500:	d04b      	beq.n	800559a <_malloc_r+0xea>
 8005502:	6823      	ldr	r3, [r4, #0]
 8005504:	4639      	mov	r1, r7
 8005506:	4630      	mov	r0, r6
 8005508:	eb04 0903 	add.w	r9, r4, r3
 800550c:	f000 fb5c 	bl	8005bc8 <_sbrk_r>
 8005510:	4581      	cmp	r9, r0
 8005512:	d142      	bne.n	800559a <_malloc_r+0xea>
 8005514:	6821      	ldr	r1, [r4, #0]
 8005516:	1a6d      	subs	r5, r5, r1
 8005518:	4629      	mov	r1, r5
 800551a:	4630      	mov	r0, r6
 800551c:	f7ff ffa6 	bl	800546c <sbrk_aligned>
 8005520:	3001      	adds	r0, #1
 8005522:	d03a      	beq.n	800559a <_malloc_r+0xea>
 8005524:	6823      	ldr	r3, [r4, #0]
 8005526:	442b      	add	r3, r5
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	f8d8 3000 	ldr.w	r3, [r8]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	bb62      	cbnz	r2, 800558c <_malloc_r+0xdc>
 8005532:	f8c8 7000 	str.w	r7, [r8]
 8005536:	e00f      	b.n	8005558 <_malloc_r+0xa8>
 8005538:	6822      	ldr	r2, [r4, #0]
 800553a:	1b52      	subs	r2, r2, r5
 800553c:	d420      	bmi.n	8005580 <_malloc_r+0xd0>
 800553e:	2a0b      	cmp	r2, #11
 8005540:	d917      	bls.n	8005572 <_malloc_r+0xc2>
 8005542:	1961      	adds	r1, r4, r5
 8005544:	42a3      	cmp	r3, r4
 8005546:	6025      	str	r5, [r4, #0]
 8005548:	bf18      	it	ne
 800554a:	6059      	strne	r1, [r3, #4]
 800554c:	6863      	ldr	r3, [r4, #4]
 800554e:	bf08      	it	eq
 8005550:	f8c8 1000 	streq.w	r1, [r8]
 8005554:	5162      	str	r2, [r4, r5]
 8005556:	604b      	str	r3, [r1, #4]
 8005558:	4630      	mov	r0, r6
 800555a:	f000 f82f 	bl	80055bc <__malloc_unlock>
 800555e:	f104 000b 	add.w	r0, r4, #11
 8005562:	1d23      	adds	r3, r4, #4
 8005564:	f020 0007 	bic.w	r0, r0, #7
 8005568:	1ac2      	subs	r2, r0, r3
 800556a:	bf1c      	itt	ne
 800556c:	1a1b      	subne	r3, r3, r0
 800556e:	50a3      	strne	r3, [r4, r2]
 8005570:	e7af      	b.n	80054d2 <_malloc_r+0x22>
 8005572:	6862      	ldr	r2, [r4, #4]
 8005574:	42a3      	cmp	r3, r4
 8005576:	bf0c      	ite	eq
 8005578:	f8c8 2000 	streq.w	r2, [r8]
 800557c:	605a      	strne	r2, [r3, #4]
 800557e:	e7eb      	b.n	8005558 <_malloc_r+0xa8>
 8005580:	4623      	mov	r3, r4
 8005582:	6864      	ldr	r4, [r4, #4]
 8005584:	e7ae      	b.n	80054e4 <_malloc_r+0x34>
 8005586:	463c      	mov	r4, r7
 8005588:	687f      	ldr	r7, [r7, #4]
 800558a:	e7b6      	b.n	80054fa <_malloc_r+0x4a>
 800558c:	461a      	mov	r2, r3
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	42a3      	cmp	r3, r4
 8005592:	d1fb      	bne.n	800558c <_malloc_r+0xdc>
 8005594:	2300      	movs	r3, #0
 8005596:	6053      	str	r3, [r2, #4]
 8005598:	e7de      	b.n	8005558 <_malloc_r+0xa8>
 800559a:	230c      	movs	r3, #12
 800559c:	6033      	str	r3, [r6, #0]
 800559e:	4630      	mov	r0, r6
 80055a0:	f000 f80c 	bl	80055bc <__malloc_unlock>
 80055a4:	e794      	b.n	80054d0 <_malloc_r+0x20>
 80055a6:	6005      	str	r5, [r0, #0]
 80055a8:	e7d6      	b.n	8005558 <_malloc_r+0xa8>
 80055aa:	bf00      	nop
 80055ac:	20000294 	.word	0x20000294

080055b0 <__malloc_lock>:
 80055b0:	4801      	ldr	r0, [pc, #4]	@ (80055b8 <__malloc_lock+0x8>)
 80055b2:	f7ff bf0f 	b.w	80053d4 <__retarget_lock_acquire_recursive>
 80055b6:	bf00      	nop
 80055b8:	2000028c 	.word	0x2000028c

080055bc <__malloc_unlock>:
 80055bc:	4801      	ldr	r0, [pc, #4]	@ (80055c4 <__malloc_unlock+0x8>)
 80055be:	f7ff bf0a 	b.w	80053d6 <__retarget_lock_release_recursive>
 80055c2:	bf00      	nop
 80055c4:	2000028c 	.word	0x2000028c

080055c8 <__ssputs_r>:
 80055c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055cc:	688e      	ldr	r6, [r1, #8]
 80055ce:	461f      	mov	r7, r3
 80055d0:	42be      	cmp	r6, r7
 80055d2:	680b      	ldr	r3, [r1, #0]
 80055d4:	4682      	mov	sl, r0
 80055d6:	460c      	mov	r4, r1
 80055d8:	4690      	mov	r8, r2
 80055da:	d82d      	bhi.n	8005638 <__ssputs_r+0x70>
 80055dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055e4:	d026      	beq.n	8005634 <__ssputs_r+0x6c>
 80055e6:	6965      	ldr	r5, [r4, #20]
 80055e8:	6909      	ldr	r1, [r1, #16]
 80055ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055ee:	eba3 0901 	sub.w	r9, r3, r1
 80055f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055f6:	1c7b      	adds	r3, r7, #1
 80055f8:	444b      	add	r3, r9
 80055fa:	106d      	asrs	r5, r5, #1
 80055fc:	429d      	cmp	r5, r3
 80055fe:	bf38      	it	cc
 8005600:	461d      	movcc	r5, r3
 8005602:	0553      	lsls	r3, r2, #21
 8005604:	d527      	bpl.n	8005656 <__ssputs_r+0x8e>
 8005606:	4629      	mov	r1, r5
 8005608:	f7ff ff52 	bl	80054b0 <_malloc_r>
 800560c:	4606      	mov	r6, r0
 800560e:	b360      	cbz	r0, 800566a <__ssputs_r+0xa2>
 8005610:	6921      	ldr	r1, [r4, #16]
 8005612:	464a      	mov	r2, r9
 8005614:	f000 fae8 	bl	8005be8 <memcpy>
 8005618:	89a3      	ldrh	r3, [r4, #12]
 800561a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800561e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005622:	81a3      	strh	r3, [r4, #12]
 8005624:	6126      	str	r6, [r4, #16]
 8005626:	6165      	str	r5, [r4, #20]
 8005628:	444e      	add	r6, r9
 800562a:	eba5 0509 	sub.w	r5, r5, r9
 800562e:	6026      	str	r6, [r4, #0]
 8005630:	60a5      	str	r5, [r4, #8]
 8005632:	463e      	mov	r6, r7
 8005634:	42be      	cmp	r6, r7
 8005636:	d900      	bls.n	800563a <__ssputs_r+0x72>
 8005638:	463e      	mov	r6, r7
 800563a:	6820      	ldr	r0, [r4, #0]
 800563c:	4632      	mov	r2, r6
 800563e:	4641      	mov	r1, r8
 8005640:	f000 faa8 	bl	8005b94 <memmove>
 8005644:	68a3      	ldr	r3, [r4, #8]
 8005646:	1b9b      	subs	r3, r3, r6
 8005648:	60a3      	str	r3, [r4, #8]
 800564a:	6823      	ldr	r3, [r4, #0]
 800564c:	4433      	add	r3, r6
 800564e:	6023      	str	r3, [r4, #0]
 8005650:	2000      	movs	r0, #0
 8005652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005656:	462a      	mov	r2, r5
 8005658:	f000 fad4 	bl	8005c04 <_realloc_r>
 800565c:	4606      	mov	r6, r0
 800565e:	2800      	cmp	r0, #0
 8005660:	d1e0      	bne.n	8005624 <__ssputs_r+0x5c>
 8005662:	6921      	ldr	r1, [r4, #16]
 8005664:	4650      	mov	r0, sl
 8005666:	f7ff feb7 	bl	80053d8 <_free_r>
 800566a:	230c      	movs	r3, #12
 800566c:	f8ca 3000 	str.w	r3, [sl]
 8005670:	89a3      	ldrh	r3, [r4, #12]
 8005672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005676:	81a3      	strh	r3, [r4, #12]
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	e7e9      	b.n	8005652 <__ssputs_r+0x8a>
	...

08005680 <_svfiprintf_r>:
 8005680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005684:	4698      	mov	r8, r3
 8005686:	898b      	ldrh	r3, [r1, #12]
 8005688:	061b      	lsls	r3, r3, #24
 800568a:	b09d      	sub	sp, #116	@ 0x74
 800568c:	4607      	mov	r7, r0
 800568e:	460d      	mov	r5, r1
 8005690:	4614      	mov	r4, r2
 8005692:	d510      	bpl.n	80056b6 <_svfiprintf_r+0x36>
 8005694:	690b      	ldr	r3, [r1, #16]
 8005696:	b973      	cbnz	r3, 80056b6 <_svfiprintf_r+0x36>
 8005698:	2140      	movs	r1, #64	@ 0x40
 800569a:	f7ff ff09 	bl	80054b0 <_malloc_r>
 800569e:	6028      	str	r0, [r5, #0]
 80056a0:	6128      	str	r0, [r5, #16]
 80056a2:	b930      	cbnz	r0, 80056b2 <_svfiprintf_r+0x32>
 80056a4:	230c      	movs	r3, #12
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	f04f 30ff 	mov.w	r0, #4294967295
 80056ac:	b01d      	add	sp, #116	@ 0x74
 80056ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056b2:	2340      	movs	r3, #64	@ 0x40
 80056b4:	616b      	str	r3, [r5, #20]
 80056b6:	2300      	movs	r3, #0
 80056b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80056ba:	2320      	movs	r3, #32
 80056bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80056c4:	2330      	movs	r3, #48	@ 0x30
 80056c6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005864 <_svfiprintf_r+0x1e4>
 80056ca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056ce:	f04f 0901 	mov.w	r9, #1
 80056d2:	4623      	mov	r3, r4
 80056d4:	469a      	mov	sl, r3
 80056d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056da:	b10a      	cbz	r2, 80056e0 <_svfiprintf_r+0x60>
 80056dc:	2a25      	cmp	r2, #37	@ 0x25
 80056de:	d1f9      	bne.n	80056d4 <_svfiprintf_r+0x54>
 80056e0:	ebba 0b04 	subs.w	fp, sl, r4
 80056e4:	d00b      	beq.n	80056fe <_svfiprintf_r+0x7e>
 80056e6:	465b      	mov	r3, fp
 80056e8:	4622      	mov	r2, r4
 80056ea:	4629      	mov	r1, r5
 80056ec:	4638      	mov	r0, r7
 80056ee:	f7ff ff6b 	bl	80055c8 <__ssputs_r>
 80056f2:	3001      	adds	r0, #1
 80056f4:	f000 80a7 	beq.w	8005846 <_svfiprintf_r+0x1c6>
 80056f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056fa:	445a      	add	r2, fp
 80056fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80056fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 809f 	beq.w	8005846 <_svfiprintf_r+0x1c6>
 8005708:	2300      	movs	r3, #0
 800570a:	f04f 32ff 	mov.w	r2, #4294967295
 800570e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005712:	f10a 0a01 	add.w	sl, sl, #1
 8005716:	9304      	str	r3, [sp, #16]
 8005718:	9307      	str	r3, [sp, #28]
 800571a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800571e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005720:	4654      	mov	r4, sl
 8005722:	2205      	movs	r2, #5
 8005724:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005728:	484e      	ldr	r0, [pc, #312]	@ (8005864 <_svfiprintf_r+0x1e4>)
 800572a:	f7fa fd31 	bl	8000190 <memchr>
 800572e:	9a04      	ldr	r2, [sp, #16]
 8005730:	b9d8      	cbnz	r0, 800576a <_svfiprintf_r+0xea>
 8005732:	06d0      	lsls	r0, r2, #27
 8005734:	bf44      	itt	mi
 8005736:	2320      	movmi	r3, #32
 8005738:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800573c:	0711      	lsls	r1, r2, #28
 800573e:	bf44      	itt	mi
 8005740:	232b      	movmi	r3, #43	@ 0x2b
 8005742:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005746:	f89a 3000 	ldrb.w	r3, [sl]
 800574a:	2b2a      	cmp	r3, #42	@ 0x2a
 800574c:	d015      	beq.n	800577a <_svfiprintf_r+0xfa>
 800574e:	9a07      	ldr	r2, [sp, #28]
 8005750:	4654      	mov	r4, sl
 8005752:	2000      	movs	r0, #0
 8005754:	f04f 0c0a 	mov.w	ip, #10
 8005758:	4621      	mov	r1, r4
 800575a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800575e:	3b30      	subs	r3, #48	@ 0x30
 8005760:	2b09      	cmp	r3, #9
 8005762:	d94b      	bls.n	80057fc <_svfiprintf_r+0x17c>
 8005764:	b1b0      	cbz	r0, 8005794 <_svfiprintf_r+0x114>
 8005766:	9207      	str	r2, [sp, #28]
 8005768:	e014      	b.n	8005794 <_svfiprintf_r+0x114>
 800576a:	eba0 0308 	sub.w	r3, r0, r8
 800576e:	fa09 f303 	lsl.w	r3, r9, r3
 8005772:	4313      	orrs	r3, r2
 8005774:	9304      	str	r3, [sp, #16]
 8005776:	46a2      	mov	sl, r4
 8005778:	e7d2      	b.n	8005720 <_svfiprintf_r+0xa0>
 800577a:	9b03      	ldr	r3, [sp, #12]
 800577c:	1d19      	adds	r1, r3, #4
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	9103      	str	r1, [sp, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	bfbb      	ittet	lt
 8005786:	425b      	neglt	r3, r3
 8005788:	f042 0202 	orrlt.w	r2, r2, #2
 800578c:	9307      	strge	r3, [sp, #28]
 800578e:	9307      	strlt	r3, [sp, #28]
 8005790:	bfb8      	it	lt
 8005792:	9204      	strlt	r2, [sp, #16]
 8005794:	7823      	ldrb	r3, [r4, #0]
 8005796:	2b2e      	cmp	r3, #46	@ 0x2e
 8005798:	d10a      	bne.n	80057b0 <_svfiprintf_r+0x130>
 800579a:	7863      	ldrb	r3, [r4, #1]
 800579c:	2b2a      	cmp	r3, #42	@ 0x2a
 800579e:	d132      	bne.n	8005806 <_svfiprintf_r+0x186>
 80057a0:	9b03      	ldr	r3, [sp, #12]
 80057a2:	1d1a      	adds	r2, r3, #4
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	9203      	str	r2, [sp, #12]
 80057a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057ac:	3402      	adds	r4, #2
 80057ae:	9305      	str	r3, [sp, #20]
 80057b0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005868 <_svfiprintf_r+0x1e8>
 80057b4:	7821      	ldrb	r1, [r4, #0]
 80057b6:	2203      	movs	r2, #3
 80057b8:	4650      	mov	r0, sl
 80057ba:	f7fa fce9 	bl	8000190 <memchr>
 80057be:	b138      	cbz	r0, 80057d0 <_svfiprintf_r+0x150>
 80057c0:	9b04      	ldr	r3, [sp, #16]
 80057c2:	eba0 000a 	sub.w	r0, r0, sl
 80057c6:	2240      	movs	r2, #64	@ 0x40
 80057c8:	4082      	lsls	r2, r0
 80057ca:	4313      	orrs	r3, r2
 80057cc:	3401      	adds	r4, #1
 80057ce:	9304      	str	r3, [sp, #16]
 80057d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057d4:	4825      	ldr	r0, [pc, #148]	@ (800586c <_svfiprintf_r+0x1ec>)
 80057d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057da:	2206      	movs	r2, #6
 80057dc:	f7fa fcd8 	bl	8000190 <memchr>
 80057e0:	2800      	cmp	r0, #0
 80057e2:	d036      	beq.n	8005852 <_svfiprintf_r+0x1d2>
 80057e4:	4b22      	ldr	r3, [pc, #136]	@ (8005870 <_svfiprintf_r+0x1f0>)
 80057e6:	bb1b      	cbnz	r3, 8005830 <_svfiprintf_r+0x1b0>
 80057e8:	9b03      	ldr	r3, [sp, #12]
 80057ea:	3307      	adds	r3, #7
 80057ec:	f023 0307 	bic.w	r3, r3, #7
 80057f0:	3308      	adds	r3, #8
 80057f2:	9303      	str	r3, [sp, #12]
 80057f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f6:	4433      	add	r3, r6
 80057f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057fa:	e76a      	b.n	80056d2 <_svfiprintf_r+0x52>
 80057fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005800:	460c      	mov	r4, r1
 8005802:	2001      	movs	r0, #1
 8005804:	e7a8      	b.n	8005758 <_svfiprintf_r+0xd8>
 8005806:	2300      	movs	r3, #0
 8005808:	3401      	adds	r4, #1
 800580a:	9305      	str	r3, [sp, #20]
 800580c:	4619      	mov	r1, r3
 800580e:	f04f 0c0a 	mov.w	ip, #10
 8005812:	4620      	mov	r0, r4
 8005814:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005818:	3a30      	subs	r2, #48	@ 0x30
 800581a:	2a09      	cmp	r2, #9
 800581c:	d903      	bls.n	8005826 <_svfiprintf_r+0x1a6>
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0c6      	beq.n	80057b0 <_svfiprintf_r+0x130>
 8005822:	9105      	str	r1, [sp, #20]
 8005824:	e7c4      	b.n	80057b0 <_svfiprintf_r+0x130>
 8005826:	fb0c 2101 	mla	r1, ip, r1, r2
 800582a:	4604      	mov	r4, r0
 800582c:	2301      	movs	r3, #1
 800582e:	e7f0      	b.n	8005812 <_svfiprintf_r+0x192>
 8005830:	ab03      	add	r3, sp, #12
 8005832:	9300      	str	r3, [sp, #0]
 8005834:	462a      	mov	r2, r5
 8005836:	4b0f      	ldr	r3, [pc, #60]	@ (8005874 <_svfiprintf_r+0x1f4>)
 8005838:	a904      	add	r1, sp, #16
 800583a:	4638      	mov	r0, r7
 800583c:	f3af 8000 	nop.w
 8005840:	1c42      	adds	r2, r0, #1
 8005842:	4606      	mov	r6, r0
 8005844:	d1d6      	bne.n	80057f4 <_svfiprintf_r+0x174>
 8005846:	89ab      	ldrh	r3, [r5, #12]
 8005848:	065b      	lsls	r3, r3, #25
 800584a:	f53f af2d 	bmi.w	80056a8 <_svfiprintf_r+0x28>
 800584e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005850:	e72c      	b.n	80056ac <_svfiprintf_r+0x2c>
 8005852:	ab03      	add	r3, sp, #12
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	462a      	mov	r2, r5
 8005858:	4b06      	ldr	r3, [pc, #24]	@ (8005874 <_svfiprintf_r+0x1f4>)
 800585a:	a904      	add	r1, sp, #16
 800585c:	4638      	mov	r0, r7
 800585e:	f000 f879 	bl	8005954 <_printf_i>
 8005862:	e7ed      	b.n	8005840 <_svfiprintf_r+0x1c0>
 8005864:	08005fbc 	.word	0x08005fbc
 8005868:	08005fc2 	.word	0x08005fc2
 800586c:	08005fc6 	.word	0x08005fc6
 8005870:	00000000 	.word	0x00000000
 8005874:	080055c9 	.word	0x080055c9

08005878 <_printf_common>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	4616      	mov	r6, r2
 800587e:	4698      	mov	r8, r3
 8005880:	688a      	ldr	r2, [r1, #8]
 8005882:	690b      	ldr	r3, [r1, #16]
 8005884:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005888:	4293      	cmp	r3, r2
 800588a:	bfb8      	it	lt
 800588c:	4613      	movlt	r3, r2
 800588e:	6033      	str	r3, [r6, #0]
 8005890:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005894:	4607      	mov	r7, r0
 8005896:	460c      	mov	r4, r1
 8005898:	b10a      	cbz	r2, 800589e <_printf_common+0x26>
 800589a:	3301      	adds	r3, #1
 800589c:	6033      	str	r3, [r6, #0]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	0699      	lsls	r1, r3, #26
 80058a2:	bf42      	ittt	mi
 80058a4:	6833      	ldrmi	r3, [r6, #0]
 80058a6:	3302      	addmi	r3, #2
 80058a8:	6033      	strmi	r3, [r6, #0]
 80058aa:	6825      	ldr	r5, [r4, #0]
 80058ac:	f015 0506 	ands.w	r5, r5, #6
 80058b0:	d106      	bne.n	80058c0 <_printf_common+0x48>
 80058b2:	f104 0a19 	add.w	sl, r4, #25
 80058b6:	68e3      	ldr	r3, [r4, #12]
 80058b8:	6832      	ldr	r2, [r6, #0]
 80058ba:	1a9b      	subs	r3, r3, r2
 80058bc:	42ab      	cmp	r3, r5
 80058be:	dc26      	bgt.n	800590e <_printf_common+0x96>
 80058c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058c4:	6822      	ldr	r2, [r4, #0]
 80058c6:	3b00      	subs	r3, #0
 80058c8:	bf18      	it	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	0692      	lsls	r2, r2, #26
 80058ce:	d42b      	bmi.n	8005928 <_printf_common+0xb0>
 80058d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058d4:	4641      	mov	r1, r8
 80058d6:	4638      	mov	r0, r7
 80058d8:	47c8      	blx	r9
 80058da:	3001      	adds	r0, #1
 80058dc:	d01e      	beq.n	800591c <_printf_common+0xa4>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	6922      	ldr	r2, [r4, #16]
 80058e2:	f003 0306 	and.w	r3, r3, #6
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	bf02      	ittt	eq
 80058ea:	68e5      	ldreq	r5, [r4, #12]
 80058ec:	6833      	ldreq	r3, [r6, #0]
 80058ee:	1aed      	subeq	r5, r5, r3
 80058f0:	68a3      	ldr	r3, [r4, #8]
 80058f2:	bf0c      	ite	eq
 80058f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058f8:	2500      	movne	r5, #0
 80058fa:	4293      	cmp	r3, r2
 80058fc:	bfc4      	itt	gt
 80058fe:	1a9b      	subgt	r3, r3, r2
 8005900:	18ed      	addgt	r5, r5, r3
 8005902:	2600      	movs	r6, #0
 8005904:	341a      	adds	r4, #26
 8005906:	42b5      	cmp	r5, r6
 8005908:	d11a      	bne.n	8005940 <_printf_common+0xc8>
 800590a:	2000      	movs	r0, #0
 800590c:	e008      	b.n	8005920 <_printf_common+0xa8>
 800590e:	2301      	movs	r3, #1
 8005910:	4652      	mov	r2, sl
 8005912:	4641      	mov	r1, r8
 8005914:	4638      	mov	r0, r7
 8005916:	47c8      	blx	r9
 8005918:	3001      	adds	r0, #1
 800591a:	d103      	bne.n	8005924 <_printf_common+0xac>
 800591c:	f04f 30ff 	mov.w	r0, #4294967295
 8005920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005924:	3501      	adds	r5, #1
 8005926:	e7c6      	b.n	80058b6 <_printf_common+0x3e>
 8005928:	18e1      	adds	r1, r4, r3
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	2030      	movs	r0, #48	@ 0x30
 800592e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005932:	4422      	add	r2, r4
 8005934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005938:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800593c:	3302      	adds	r3, #2
 800593e:	e7c7      	b.n	80058d0 <_printf_common+0x58>
 8005940:	2301      	movs	r3, #1
 8005942:	4622      	mov	r2, r4
 8005944:	4641      	mov	r1, r8
 8005946:	4638      	mov	r0, r7
 8005948:	47c8      	blx	r9
 800594a:	3001      	adds	r0, #1
 800594c:	d0e6      	beq.n	800591c <_printf_common+0xa4>
 800594e:	3601      	adds	r6, #1
 8005950:	e7d9      	b.n	8005906 <_printf_common+0x8e>
	...

08005954 <_printf_i>:
 8005954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005958:	7e0f      	ldrb	r7, [r1, #24]
 800595a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800595c:	2f78      	cmp	r7, #120	@ 0x78
 800595e:	4691      	mov	r9, r2
 8005960:	4680      	mov	r8, r0
 8005962:	460c      	mov	r4, r1
 8005964:	469a      	mov	sl, r3
 8005966:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800596a:	d807      	bhi.n	800597c <_printf_i+0x28>
 800596c:	2f62      	cmp	r7, #98	@ 0x62
 800596e:	d80a      	bhi.n	8005986 <_printf_i+0x32>
 8005970:	2f00      	cmp	r7, #0
 8005972:	f000 80d2 	beq.w	8005b1a <_printf_i+0x1c6>
 8005976:	2f58      	cmp	r7, #88	@ 0x58
 8005978:	f000 80b9 	beq.w	8005aee <_printf_i+0x19a>
 800597c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005980:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005984:	e03a      	b.n	80059fc <_printf_i+0xa8>
 8005986:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800598a:	2b15      	cmp	r3, #21
 800598c:	d8f6      	bhi.n	800597c <_printf_i+0x28>
 800598e:	a101      	add	r1, pc, #4	@ (adr r1, 8005994 <_printf_i+0x40>)
 8005990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005994:	080059ed 	.word	0x080059ed
 8005998:	08005a01 	.word	0x08005a01
 800599c:	0800597d 	.word	0x0800597d
 80059a0:	0800597d 	.word	0x0800597d
 80059a4:	0800597d 	.word	0x0800597d
 80059a8:	0800597d 	.word	0x0800597d
 80059ac:	08005a01 	.word	0x08005a01
 80059b0:	0800597d 	.word	0x0800597d
 80059b4:	0800597d 	.word	0x0800597d
 80059b8:	0800597d 	.word	0x0800597d
 80059bc:	0800597d 	.word	0x0800597d
 80059c0:	08005b01 	.word	0x08005b01
 80059c4:	08005a2b 	.word	0x08005a2b
 80059c8:	08005abb 	.word	0x08005abb
 80059cc:	0800597d 	.word	0x0800597d
 80059d0:	0800597d 	.word	0x0800597d
 80059d4:	08005b23 	.word	0x08005b23
 80059d8:	0800597d 	.word	0x0800597d
 80059dc:	08005a2b 	.word	0x08005a2b
 80059e0:	0800597d 	.word	0x0800597d
 80059e4:	0800597d 	.word	0x0800597d
 80059e8:	08005ac3 	.word	0x08005ac3
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	1d1a      	adds	r2, r3, #4
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6032      	str	r2, [r6, #0]
 80059f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059fc:	2301      	movs	r3, #1
 80059fe:	e09d      	b.n	8005b3c <_printf_i+0x1e8>
 8005a00:	6833      	ldr	r3, [r6, #0]
 8005a02:	6820      	ldr	r0, [r4, #0]
 8005a04:	1d19      	adds	r1, r3, #4
 8005a06:	6031      	str	r1, [r6, #0]
 8005a08:	0606      	lsls	r6, r0, #24
 8005a0a:	d501      	bpl.n	8005a10 <_printf_i+0xbc>
 8005a0c:	681d      	ldr	r5, [r3, #0]
 8005a0e:	e003      	b.n	8005a18 <_printf_i+0xc4>
 8005a10:	0645      	lsls	r5, r0, #25
 8005a12:	d5fb      	bpl.n	8005a0c <_printf_i+0xb8>
 8005a14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a18:	2d00      	cmp	r5, #0
 8005a1a:	da03      	bge.n	8005a24 <_printf_i+0xd0>
 8005a1c:	232d      	movs	r3, #45	@ 0x2d
 8005a1e:	426d      	negs	r5, r5
 8005a20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a24:	4859      	ldr	r0, [pc, #356]	@ (8005b8c <_printf_i+0x238>)
 8005a26:	230a      	movs	r3, #10
 8005a28:	e011      	b.n	8005a4e <_printf_i+0xfa>
 8005a2a:	6821      	ldr	r1, [r4, #0]
 8005a2c:	6833      	ldr	r3, [r6, #0]
 8005a2e:	0608      	lsls	r0, r1, #24
 8005a30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a34:	d402      	bmi.n	8005a3c <_printf_i+0xe8>
 8005a36:	0649      	lsls	r1, r1, #25
 8005a38:	bf48      	it	mi
 8005a3a:	b2ad      	uxthmi	r5, r5
 8005a3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a3e:	4853      	ldr	r0, [pc, #332]	@ (8005b8c <_printf_i+0x238>)
 8005a40:	6033      	str	r3, [r6, #0]
 8005a42:	bf14      	ite	ne
 8005a44:	230a      	movne	r3, #10
 8005a46:	2308      	moveq	r3, #8
 8005a48:	2100      	movs	r1, #0
 8005a4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a4e:	6866      	ldr	r6, [r4, #4]
 8005a50:	60a6      	str	r6, [r4, #8]
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	bfa2      	ittt	ge
 8005a56:	6821      	ldrge	r1, [r4, #0]
 8005a58:	f021 0104 	bicge.w	r1, r1, #4
 8005a5c:	6021      	strge	r1, [r4, #0]
 8005a5e:	b90d      	cbnz	r5, 8005a64 <_printf_i+0x110>
 8005a60:	2e00      	cmp	r6, #0
 8005a62:	d04b      	beq.n	8005afc <_printf_i+0x1a8>
 8005a64:	4616      	mov	r6, r2
 8005a66:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a6a:	fb03 5711 	mls	r7, r3, r1, r5
 8005a6e:	5dc7      	ldrb	r7, [r0, r7]
 8005a70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a74:	462f      	mov	r7, r5
 8005a76:	42bb      	cmp	r3, r7
 8005a78:	460d      	mov	r5, r1
 8005a7a:	d9f4      	bls.n	8005a66 <_printf_i+0x112>
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	d10b      	bne.n	8005a98 <_printf_i+0x144>
 8005a80:	6823      	ldr	r3, [r4, #0]
 8005a82:	07df      	lsls	r7, r3, #31
 8005a84:	d508      	bpl.n	8005a98 <_printf_i+0x144>
 8005a86:	6923      	ldr	r3, [r4, #16]
 8005a88:	6861      	ldr	r1, [r4, #4]
 8005a8a:	4299      	cmp	r1, r3
 8005a8c:	bfde      	ittt	le
 8005a8e:	2330      	movle	r3, #48	@ 0x30
 8005a90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a98:	1b92      	subs	r2, r2, r6
 8005a9a:	6122      	str	r2, [r4, #16]
 8005a9c:	f8cd a000 	str.w	sl, [sp]
 8005aa0:	464b      	mov	r3, r9
 8005aa2:	aa03      	add	r2, sp, #12
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	4640      	mov	r0, r8
 8005aa8:	f7ff fee6 	bl	8005878 <_printf_common>
 8005aac:	3001      	adds	r0, #1
 8005aae:	d14a      	bne.n	8005b46 <_printf_i+0x1f2>
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab4:	b004      	add	sp, #16
 8005ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	f043 0320 	orr.w	r3, r3, #32
 8005ac0:	6023      	str	r3, [r4, #0]
 8005ac2:	4833      	ldr	r0, [pc, #204]	@ (8005b90 <_printf_i+0x23c>)
 8005ac4:	2778      	movs	r7, #120	@ 0x78
 8005ac6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	6831      	ldr	r1, [r6, #0]
 8005ace:	061f      	lsls	r7, r3, #24
 8005ad0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ad4:	d402      	bmi.n	8005adc <_printf_i+0x188>
 8005ad6:	065f      	lsls	r7, r3, #25
 8005ad8:	bf48      	it	mi
 8005ada:	b2ad      	uxthmi	r5, r5
 8005adc:	6031      	str	r1, [r6, #0]
 8005ade:	07d9      	lsls	r1, r3, #31
 8005ae0:	bf44      	itt	mi
 8005ae2:	f043 0320 	orrmi.w	r3, r3, #32
 8005ae6:	6023      	strmi	r3, [r4, #0]
 8005ae8:	b11d      	cbz	r5, 8005af2 <_printf_i+0x19e>
 8005aea:	2310      	movs	r3, #16
 8005aec:	e7ac      	b.n	8005a48 <_printf_i+0xf4>
 8005aee:	4827      	ldr	r0, [pc, #156]	@ (8005b8c <_printf_i+0x238>)
 8005af0:	e7e9      	b.n	8005ac6 <_printf_i+0x172>
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	f023 0320 	bic.w	r3, r3, #32
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	e7f6      	b.n	8005aea <_printf_i+0x196>
 8005afc:	4616      	mov	r6, r2
 8005afe:	e7bd      	b.n	8005a7c <_printf_i+0x128>
 8005b00:	6833      	ldr	r3, [r6, #0]
 8005b02:	6825      	ldr	r5, [r4, #0]
 8005b04:	6961      	ldr	r1, [r4, #20]
 8005b06:	1d18      	adds	r0, r3, #4
 8005b08:	6030      	str	r0, [r6, #0]
 8005b0a:	062e      	lsls	r6, r5, #24
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	d501      	bpl.n	8005b14 <_printf_i+0x1c0>
 8005b10:	6019      	str	r1, [r3, #0]
 8005b12:	e002      	b.n	8005b1a <_printf_i+0x1c6>
 8005b14:	0668      	lsls	r0, r5, #25
 8005b16:	d5fb      	bpl.n	8005b10 <_printf_i+0x1bc>
 8005b18:	8019      	strh	r1, [r3, #0]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	6123      	str	r3, [r4, #16]
 8005b1e:	4616      	mov	r6, r2
 8005b20:	e7bc      	b.n	8005a9c <_printf_i+0x148>
 8005b22:	6833      	ldr	r3, [r6, #0]
 8005b24:	1d1a      	adds	r2, r3, #4
 8005b26:	6032      	str	r2, [r6, #0]
 8005b28:	681e      	ldr	r6, [r3, #0]
 8005b2a:	6862      	ldr	r2, [r4, #4]
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	4630      	mov	r0, r6
 8005b30:	f7fa fb2e 	bl	8000190 <memchr>
 8005b34:	b108      	cbz	r0, 8005b3a <_printf_i+0x1e6>
 8005b36:	1b80      	subs	r0, r0, r6
 8005b38:	6060      	str	r0, [r4, #4]
 8005b3a:	6863      	ldr	r3, [r4, #4]
 8005b3c:	6123      	str	r3, [r4, #16]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b44:	e7aa      	b.n	8005a9c <_printf_i+0x148>
 8005b46:	6923      	ldr	r3, [r4, #16]
 8005b48:	4632      	mov	r2, r6
 8005b4a:	4649      	mov	r1, r9
 8005b4c:	4640      	mov	r0, r8
 8005b4e:	47d0      	blx	sl
 8005b50:	3001      	adds	r0, #1
 8005b52:	d0ad      	beq.n	8005ab0 <_printf_i+0x15c>
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	079b      	lsls	r3, r3, #30
 8005b58:	d413      	bmi.n	8005b82 <_printf_i+0x22e>
 8005b5a:	68e0      	ldr	r0, [r4, #12]
 8005b5c:	9b03      	ldr	r3, [sp, #12]
 8005b5e:	4298      	cmp	r0, r3
 8005b60:	bfb8      	it	lt
 8005b62:	4618      	movlt	r0, r3
 8005b64:	e7a6      	b.n	8005ab4 <_printf_i+0x160>
 8005b66:	2301      	movs	r3, #1
 8005b68:	4632      	mov	r2, r6
 8005b6a:	4649      	mov	r1, r9
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	47d0      	blx	sl
 8005b70:	3001      	adds	r0, #1
 8005b72:	d09d      	beq.n	8005ab0 <_printf_i+0x15c>
 8005b74:	3501      	adds	r5, #1
 8005b76:	68e3      	ldr	r3, [r4, #12]
 8005b78:	9903      	ldr	r1, [sp, #12]
 8005b7a:	1a5b      	subs	r3, r3, r1
 8005b7c:	42ab      	cmp	r3, r5
 8005b7e:	dcf2      	bgt.n	8005b66 <_printf_i+0x212>
 8005b80:	e7eb      	b.n	8005b5a <_printf_i+0x206>
 8005b82:	2500      	movs	r5, #0
 8005b84:	f104 0619 	add.w	r6, r4, #25
 8005b88:	e7f5      	b.n	8005b76 <_printf_i+0x222>
 8005b8a:	bf00      	nop
 8005b8c:	08005fcd 	.word	0x08005fcd
 8005b90:	08005fde 	.word	0x08005fde

08005b94 <memmove>:
 8005b94:	4288      	cmp	r0, r1
 8005b96:	b510      	push	{r4, lr}
 8005b98:	eb01 0402 	add.w	r4, r1, r2
 8005b9c:	d902      	bls.n	8005ba4 <memmove+0x10>
 8005b9e:	4284      	cmp	r4, r0
 8005ba0:	4623      	mov	r3, r4
 8005ba2:	d807      	bhi.n	8005bb4 <memmove+0x20>
 8005ba4:	1e43      	subs	r3, r0, #1
 8005ba6:	42a1      	cmp	r1, r4
 8005ba8:	d008      	beq.n	8005bbc <memmove+0x28>
 8005baa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bb2:	e7f8      	b.n	8005ba6 <memmove+0x12>
 8005bb4:	4402      	add	r2, r0
 8005bb6:	4601      	mov	r1, r0
 8005bb8:	428a      	cmp	r2, r1
 8005bba:	d100      	bne.n	8005bbe <memmove+0x2a>
 8005bbc:	bd10      	pop	{r4, pc}
 8005bbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bc6:	e7f7      	b.n	8005bb8 <memmove+0x24>

08005bc8 <_sbrk_r>:
 8005bc8:	b538      	push	{r3, r4, r5, lr}
 8005bca:	4d06      	ldr	r5, [pc, #24]	@ (8005be4 <_sbrk_r+0x1c>)
 8005bcc:	2300      	movs	r3, #0
 8005bce:	4604      	mov	r4, r0
 8005bd0:	4608      	mov	r0, r1
 8005bd2:	602b      	str	r3, [r5, #0]
 8005bd4:	f7fb f874 	bl	8000cc0 <_sbrk>
 8005bd8:	1c43      	adds	r3, r0, #1
 8005bda:	d102      	bne.n	8005be2 <_sbrk_r+0x1a>
 8005bdc:	682b      	ldr	r3, [r5, #0]
 8005bde:	b103      	cbz	r3, 8005be2 <_sbrk_r+0x1a>
 8005be0:	6023      	str	r3, [r4, #0]
 8005be2:	bd38      	pop	{r3, r4, r5, pc}
 8005be4:	20000288 	.word	0x20000288

08005be8 <memcpy>:
 8005be8:	440a      	add	r2, r1
 8005bea:	4291      	cmp	r1, r2
 8005bec:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bf0:	d100      	bne.n	8005bf4 <memcpy+0xc>
 8005bf2:	4770      	bx	lr
 8005bf4:	b510      	push	{r4, lr}
 8005bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bfe:	4291      	cmp	r1, r2
 8005c00:	d1f9      	bne.n	8005bf6 <memcpy+0xe>
 8005c02:	bd10      	pop	{r4, pc}

08005c04 <_realloc_r>:
 8005c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c08:	4680      	mov	r8, r0
 8005c0a:	4615      	mov	r5, r2
 8005c0c:	460c      	mov	r4, r1
 8005c0e:	b921      	cbnz	r1, 8005c1a <_realloc_r+0x16>
 8005c10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c14:	4611      	mov	r1, r2
 8005c16:	f7ff bc4b 	b.w	80054b0 <_malloc_r>
 8005c1a:	b92a      	cbnz	r2, 8005c28 <_realloc_r+0x24>
 8005c1c:	f7ff fbdc 	bl	80053d8 <_free_r>
 8005c20:	2400      	movs	r4, #0
 8005c22:	4620      	mov	r0, r4
 8005c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c28:	f000 f81a 	bl	8005c60 <_malloc_usable_size_r>
 8005c2c:	4285      	cmp	r5, r0
 8005c2e:	4606      	mov	r6, r0
 8005c30:	d802      	bhi.n	8005c38 <_realloc_r+0x34>
 8005c32:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c36:	d8f4      	bhi.n	8005c22 <_realloc_r+0x1e>
 8005c38:	4629      	mov	r1, r5
 8005c3a:	4640      	mov	r0, r8
 8005c3c:	f7ff fc38 	bl	80054b0 <_malloc_r>
 8005c40:	4607      	mov	r7, r0
 8005c42:	2800      	cmp	r0, #0
 8005c44:	d0ec      	beq.n	8005c20 <_realloc_r+0x1c>
 8005c46:	42b5      	cmp	r5, r6
 8005c48:	462a      	mov	r2, r5
 8005c4a:	4621      	mov	r1, r4
 8005c4c:	bf28      	it	cs
 8005c4e:	4632      	movcs	r2, r6
 8005c50:	f7ff ffca 	bl	8005be8 <memcpy>
 8005c54:	4621      	mov	r1, r4
 8005c56:	4640      	mov	r0, r8
 8005c58:	f7ff fbbe 	bl	80053d8 <_free_r>
 8005c5c:	463c      	mov	r4, r7
 8005c5e:	e7e0      	b.n	8005c22 <_realloc_r+0x1e>

08005c60 <_malloc_usable_size_r>:
 8005c60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c64:	1f18      	subs	r0, r3, #4
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	bfbc      	itt	lt
 8005c6a:	580b      	ldrlt	r3, [r1, r0]
 8005c6c:	18c0      	addlt	r0, r0, r3
 8005c6e:	4770      	bx	lr

08005c70 <_init>:
 8005c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c72:	bf00      	nop
 8005c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c76:	bc08      	pop	{r3}
 8005c78:	469e      	mov	lr, r3
 8005c7a:	4770      	bx	lr

08005c7c <_fini>:
 8005c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7e:	bf00      	nop
 8005c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c82:	bc08      	pop	{r3}
 8005c84:	469e      	mov	lr, r3
 8005c86:	4770      	bx	lr
