(footprint "TO92-INLINE" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>VOLTAGE REGULATOR</b>")
  (fp_text reference ">NAME" (at 3.175 -0.635) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 21b6fd26-2d82-4e85-8c3d-d2d63ef39c47)
  )
  (fp_text value ">VALUE" (at 3.175 1.27) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 0a16c315-a97e-4cf5-a5f4-5b172cc3c25f)
  )
  (fp_line (start 2.254 0.254) (end 2.655 0.254) (layer "F.SilkS") (width 0.1524) (tstamp 26fcf82b-93dd-4ceb-9ecc-749745b027aa))
  (fp_line (start -2.095 1.651) (end 2.095 1.651) (layer "F.SilkS") (width 0.1524) (tstamp 95cfbf25-feb1-41d5-a103-9e59288bc605))
  (fp_line (start -2.655 0.254) (end -2.254 0.254) (layer "F.SilkS") (width 0.1524) (tstamp bf9e2184-36f9-4688-a70c-ef4b256cac12))
  (fp_arc (start -2.0946 1.651) (mid -2.54634 -0.793276) (end -0.786301 -2.548501) (layer "F.SilkS") (width 0.1524) (tstamp 6e908689-e225-463f-8098-256866c6fd03))
  (fp_arc (start 0.7868 -2.5484) (mid 2.54677 -0.793202) (end 2.095 1.650999) (layer "F.SilkS") (width 0.1524) (tstamp ba586ebd-b06b-44d0-82db-ea66a66d7a83))
  (fp_arc (start -0.7863 -2.5485) (mid 0 -2.667043) (end 0.7863 -2.5485) (layer "F.Fab") (width 0.1524) (tstamp 66b4eea8-a210-4968-9a57-5c5f10a6389a))
  (pad "1" thru_hole roundrect (at -2.159 0) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 2f10fffc-dbf2-4963-8ddd-c016daacb9fc))
  (pad "2" thru_hole roundrect (at 0 0) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 8f3ca1a0-d77c-4df0-b1ee-e251eb6b252d))
  (pad "3" thru_hole roundrect (at 2.159 0) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 3102aca3-1a23-4026-9074-621def469871))
)
