
  =================
   Message Summary
  =================

 Num   Sev        Id                        Message Text                    
----------------------------------------------------------------------------
3149   Info  CDFG-372    Bitwidth mismatch in assignment.                   
   6   Info  CDFG-500    Unused module input port.                          
                         The value of the input port is not used within     
                         the design.                                        
   1 Warning CDFG-818    Using default parameter value for module           
                         elaboration.                                       
5069   Info  CWD-19      An implementation was inferred.                    
5069   Info  CWD-36      Sorted the set of valid implementations for        
                         synthetic operator.                                
   1   Info  ELAB-1      Elaborating Design.                                
  50   Info  ELAB-2      Elaborating Subdesign.                             
   1   Info  ELAB-3      Done Elaborating Design.                           
   1   Info  ENC_MSV-301 Design has no library or power domains.            
                         No power domains will be created for Encounter.    
   1 Warning ENV_PA-36   In future releases setting max_leakage_power       
                         attribute will not enable leakage power            
                         optimization on its own.                           
                         Setting leakage_power_effort to 'none' will        
                         enable the backward compatible mode.               
 489   Info  GB-6        A datapath component has been ungrouped.           
  33   Info  GLO-12      Replacing a flip-flop with a logic constant 0.     
                         This optimization was enabled by the root          
                         attribute 'optimize_constant_0_flops'.             
   1   Info  GLO-32      Deleting sequential instances not driving any      
                         primary outputs.                                   
                         Optimizations such as constant propagation or      
                         redundancy removal could change the connections    
                         so an instance does not drive any primary outputs  
                         anymore. To see the list of deleted sequential,    
                         set the 'information_level' attribute to 2 or      
                         above.                                             
   3   Info  GLO-34      Deleting instances not driving any primary         
                         outputs.                                           
                         Optimizations such as constant propagation or      
                         redundancy removal could change the connections    
                         so an instance does not drive any primary outputs  
                         anymore. To see the list of deleted instances,     
                             set the 'information_level' attribute to 2 or  
                         above.                                             
1293   Info  GLO-40      Combinational hierarchical blocks with identical   
                         inputs have been merged.                           
                         This optimization usually reduces design area. To  
                         prevent merging of combinational hierarchical      
                         blocks, set the                                    
                         'merge_combinational_hier_instances' root          
                         attribute to 'false' or the                        
                         'merge_combinational_hier_instance' instance       
                         attribute to 'false'.                              
  33   Info  GLO-45      Replacing the synchronous part of an always        
                         feeding back flip-flop with a logic constant.      
                         The value used to replace the flop can be set by   
                         the root attribute 'optimize_seq_x_to'. The        
                         assigned constant might also conflict with the     
                         simulation and/or verification setup.              
   1   Info  GLO-46      Combinational hierarchical instances are merged.   
   3   Info  LBR-155     Mismatch in unateness between 'timing_sense'       
                         attribute and the function.                        
                         The 'timing_sense' attribute will be respected.    
  15   Info  LBR-162     Both 'pos_unate' and 'neg_unate' timing_sense      
                         arcs have been processed.                          
                         Setting the 'timing_sense' to non_unate.           
   1   Info  LBR-40      An unsupported construct was detected in this      
                         library.                                           
                         Check to see if this construct is really needed    
                         for synthesis.  Many liberty constructs are not    
                         actually required.                                 
   1   Info  LBR-412     Created nominal operating condition.               
                         The nominal operating condition represents either  
                         the nominal PVT values if specified in the         
                         library source, or the default PVT values (1.0,    
                         1.0, 1.0).                                         
   3   Info  LBR-415     Found unusable library cells.                      
                         For more information, refer to 'Cells Identified   
                         as Unusable' in the RC User Guide. The number of   
                         unusable cells that is listed depends on the       
                         setting of the 'information_level' root            
                         attribute. If set to a value less than 6, the      
                         list is limited to 10 unusable cells. If set to a  
                         value equal to or higher than 6, all unusable      
                         cells are listed.                                  
  20   Info  LBR-436     Could not find an attribute in the library.        
  20 Warning LBR-81      Non-monotonic wireload model found.                
                         Non-monotonic wireload models can cause problems   
                         during synthesis and/or mapping.  Raising some of  
                         the points in the curve to give it a monotonic     
                         shape.                                             
  14 Warning LBR-9       Library cell has no output pins defined.           
                         Add the missing output pin(s), then reload the     
                         library. Otherwise, the library cell will be       
                         marked as unusable and as timing model.            
   1   Info  LIC-2       Beta feature.                                      
                         Final production licensing of this beta feature    
                         has not been determined and is subject to change.  
                         Usage and support of this beta feature are         
                         subject to prior agreement with Cadence. In        
                         addition, Cadence assumes you understand the       
                         feature limitations and expected results. Contact  
                         your Cadence representative if you have any        
                         questions.                                         
   1 Warning LIC-6       Beta feature unavailable.                          
   3 Warning PHYS-12     The variant range of wire parameters is too large. 
                         Make sure to check the consistency of the          
                         parameters.                                        
  27   Info  PHYS-129    Via with no resistance will have a value of '0.0'  
                         assigned.                                          
   1   Info  RPT-7       Time taken to report power.                        
   2 Warning RPT_CG-12   Potential error generating clock gating report.    
                         The 'report clock_gating' command depends on the   
                         'lp_insert_clock_gating' attribute.  Set it to     
                         'true' before calling this command.                
   1   Info  RTLOPT-1    Optimizing RTL.                                    
   3   Info  RTLOPT-19   Grouping carry-save logic.                         
   1   Info  RTLOPT-2    Done optimizing RTL.                               
   3   Info  RTLOPT-20   Accepted carry-save configuration.                 
   3   Info  RTLOPT-23   Done grouping carry-save logic.                    
   2   Info  RTLOPT-50   Optimization score is better.                      
   1   Info  RTLOPT-51   Optimization score is worse.                       
  12   Info  ST-110      Connection established with super-threading        
                         server.                                            
                         RC is entering super-threading mode and has        
                         established a connection with a CPU server         
                         process.  This is enabled by the root attributes   
                         'super_thread_servers' or 'auto_super_thread'.     
  12   Info  ST-112      A super-threading server has been shut down        
                         normally.                                          
                         A super-threaded optimization is complete and a    
                         CPU server was successfully shut down.             
  12   Info  ST-120      Attempting to launch a super-threading server.     
                         RC is entering super-threading mode and is         
                         launching a CPU server process.  This is enabled   
                         by the root attribute 'super_thread_servers' or    
                         'auto_super_thread'.                               
   3   Info  ST-121      Automatically enabling super-threading.            
                         RC is entering super-threading mode because it is  
                         running on a multi-processor machine.  Four        
                         super-thread servers will be running on            
                         'localhost' and no super-thread licenses will be   
                         checked out.  This is enabled by the root          
                         attribute 'auto_super_thread'.                     
   1   Info  SYNTH-1     Synthesizing.                                      
   1   Info  SYNTH-2     Done synthesizing.                                 
   1   Info  SYNTH-4     Mapping.                                           
   1   Info  SYNTH-5     Done mapping.                                      
   1   Info  SYNTH-7     Incrementally optimizing.                          
   1   Info  SYNTH-8     Done incrementally optimizing.                     
  32 Warning TIM-11      Possible timing problems have been detected in     
                         this design.                                       
                         Use 'report timing -lint' for more information.    
   1   Info  TIM-167     An external clock is being defined.                
                         An external clock does not directly drive any      
                         points within the design, but is only used as a    
                         reference for external delays.                     
   1 Warning WDO-105     Output of the LEC run will not be kept in a        
                         logfile.                                           
   2   Info  WDO-600     'Conformal LEC14.2-p100' or later builds is        
                         recommended for verification.                      
                         The use of 'Conformal LEC14.2-p100' or later       
                         builds is recommended to get better verification   
                         results.                                           

