\hypertarget{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields}{}\section{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+:\+:\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields Struct Reference}
\label{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields}\index{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a7fa37a3c3d473222b979f8968fac1c8e}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 24
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a08b38931caa98e2036bba49cdbcb4f19}{U\+R\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a62e6be5c680df145223c22583bc726d6}{U\+V\+S\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a3dfa779b90dc15433e33c9c4eec39584}{U\+S\+S\+WE}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a5e02c684459cef405d4be0e1ad1829f2}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 5
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a7fa37a3c3d473222b979f8968fac1c8e}{}\label{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a7fa37a3c3d473222b979f8968fac1c8e}
\mbox{[}23\+:0\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a5e02c684459cef405d4be0e1ad1829f2}{}\label{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a5e02c684459cef405d4be0e1ad1829f2}
\mbox{[}31\+:27\mbox{]} \index{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}!U\+R\+WE@{U\+R\+WE}}
\index{U\+R\+WE@{U\+R\+WE}!\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+R\+WE}{URWE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields\+::\+U\+R\+WE}\hypertarget{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a08b38931caa98e2036bba49cdbcb4f19}{}\label{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a08b38931caa98e2036bba49cdbcb4f19}
\mbox{[}24\mbox{]} U\+SB voltage regulator enable write enable \index{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}!U\+S\+S\+WE@{U\+S\+S\+WE}}
\index{U\+S\+S\+WE@{U\+S\+S\+WE}!\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+S\+S\+WE}{USSWE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields\+::\+U\+S\+S\+WE}\hypertarget{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a3dfa779b90dc15433e33c9c4eec39584}{}\label{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a3dfa779b90dc15433e33c9c4eec39584}
\mbox{[}26\mbox{]} U\+SB voltage regulator stop standby write enable \index{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}!U\+V\+S\+WE@{U\+V\+S\+WE}}
\index{U\+V\+S\+WE@{U\+V\+S\+WE}!\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields@{\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{U\+V\+S\+WE}{UVSWE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+::\+\_\+hw\+\_\+sim\+\_\+sopt1cfg\+\_\+bitfields\+::\+U\+V\+S\+WE}\hypertarget{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a62e6be5c680df145223c22583bc726d6}{}\label{struct__hw__sim__sopt1cfg_1_1__hw__sim__sopt1cfg__bitfields_a62e6be5c680df145223c22583bc726d6}
\mbox{[}25\mbox{]} U\+SB voltage regulator V\+LP standby write enable 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
