Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c066277daf9142269a6d45c9eb872bee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_HPPSO_v6_behav xil_defaultlib.tb_HPPSO_v6 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.fpupack
Compiling package xil_defaultlib.entities
Compiling package xil_defaultlib.psopack
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.tent_map_prng [tent_map_prng_default]
Compiling architecture behavior of entity xil_defaultlib.addsubfsm_v6 [addsubfsm_v6_default]
Compiling architecture behavior of entity xil_defaultlib.multiplierfsm_v2 [multiplierfsm_v2_default]
Compiling architecture behavior of entity xil_defaultlib.particle_ula_v2_rosenbrock [particle_ula_v2_rosenbrock_defau...]
Compiling architecture behavior of entity xil_defaultlib.compare_social [compare_social_default]
Compiling architecture behavior of entity xil_defaultlib.inertia [inertia_default]
Compiling architecture behavior of entity xil_defaultlib.HPPSO_v6 [hppso_v6_default]
Compiling architecture behavior of entity xil_defaultlib.tb_hppso_v6
Built simulation snapshot tb_HPPSO_v6_behav
