<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/instance/instance_pwm1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_9c4d88647ea30a902854cd0f3947a11e.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_pwm1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="same70_2instance_2instance__pwm1_8h__dep__incl.svg" width="1955" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="same70_2instance_2instance__pwm1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a09039cf9ae89a057c3a89e42f18c391a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a09039cf9ae89a057c3a89e42f18c391a">REG_PWM1_CLK</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C000U)</td></tr>
<tr class="memdesc:a09039cf9ae89a057c3a89e42f18c391a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Clock Register  <a href="#a09039cf9ae89a057c3a89e42f18c391a">More...</a><br /></td></tr>
<tr class="separator:a09039cf9ae89a057c3a89e42f18c391a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9e323d72d5c6778a602f66e4fb5962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a5c9e323d72d5c6778a602f66e4fb5962">REG_PWM1_ENA</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C004U)</td></tr>
<tr class="memdesc:a5c9e323d72d5c6778a602f66e4fb5962"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Enable Register  <a href="#a5c9e323d72d5c6778a602f66e4fb5962">More...</a><br /></td></tr>
<tr class="separator:a5c9e323d72d5c6778a602f66e4fb5962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5e79ecbf206d48e791a8fe4406e287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a2a5e79ecbf206d48e791a8fe4406e287">REG_PWM1_DIS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C008U)</td></tr>
<tr class="memdesc:a2a5e79ecbf206d48e791a8fe4406e287"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Disable Register  <a href="#a2a5e79ecbf206d48e791a8fe4406e287">More...</a><br /></td></tr>
<tr class="separator:a2a5e79ecbf206d48e791a8fe4406e287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4e2c6289a306cde9864484f65fedb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a5b4e2c6289a306cde9864484f65fedb1">REG_PWM1_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C00CU)</td></tr>
<tr class="memdesc:a5b4e2c6289a306cde9864484f65fedb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Status Register  <a href="#a5b4e2c6289a306cde9864484f65fedb1">More...</a><br /></td></tr>
<tr class="separator:a5b4e2c6289a306cde9864484f65fedb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6aa0a414593d73a62d70c09004ac046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ab6aa0a414593d73a62d70c09004ac046">REG_PWM1_IER1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C010U)</td></tr>
<tr class="memdesc:ab6aa0a414593d73a62d70c09004ac046"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Enable Register 1  <a href="#ab6aa0a414593d73a62d70c09004ac046">More...</a><br /></td></tr>
<tr class="separator:ab6aa0a414593d73a62d70c09004ac046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e39c17c3664865e47a9c4f89761f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a09e39c17c3664865e47a9c4f89761f2c">REG_PWM1_IDR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C014U)</td></tr>
<tr class="memdesc:a09e39c17c3664865e47a9c4f89761f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Disable Register 1  <a href="#a09e39c17c3664865e47a9c4f89761f2c">More...</a><br /></td></tr>
<tr class="separator:a09e39c17c3664865e47a9c4f89761f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a448de6ecd1a9f6804c729c08f42a7c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a448de6ecd1a9f6804c729c08f42a7c0a">REG_PWM1_IMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C018U)</td></tr>
<tr class="memdesc:a448de6ecd1a9f6804c729c08f42a7c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Mask Register 1  <a href="#a448de6ecd1a9f6804c729c08f42a7c0a">More...</a><br /></td></tr>
<tr class="separator:a448de6ecd1a9f6804c729c08f42a7c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ea2b51b6c98c76193400dc38992bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a64ea2b51b6c98c76193400dc38992bfc">REG_PWM1_ISR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C01CU)</td></tr>
<tr class="memdesc:a64ea2b51b6c98c76193400dc38992bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Status Register 1  <a href="#a64ea2b51b6c98c76193400dc38992bfc">More...</a><br /></td></tr>
<tr class="separator:a64ea2b51b6c98c76193400dc38992bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ebe8a0ac03b271bdb57d88b1e96837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a70ebe8a0ac03b271bdb57d88b1e96837">REG_PWM1_SCM</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C020U)</td></tr>
<tr class="memdesc:a70ebe8a0ac03b271bdb57d88b1e96837"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Sync Channels Mode Register  <a href="#a70ebe8a0ac03b271bdb57d88b1e96837">More...</a><br /></td></tr>
<tr class="separator:a70ebe8a0ac03b271bdb57d88b1e96837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e577be92bb2f0721743d2799eb40cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a5e577be92bb2f0721743d2799eb40cef">REG_PWM1_DMAR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C024U)</td></tr>
<tr class="memdesc:a5e577be92bb2f0721743d2799eb40cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM DMA Register  <a href="#a5e577be92bb2f0721743d2799eb40cef">More...</a><br /></td></tr>
<tr class="separator:a5e577be92bb2f0721743d2799eb40cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7c90027563f826815ee4f36c14cb01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aec7c90027563f826815ee4f36c14cb01">REG_PWM1_SCUC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C028U)</td></tr>
<tr class="memdesc:aec7c90027563f826815ee4f36c14cb01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Sync Channels Update Control Register  <a href="#aec7c90027563f826815ee4f36c14cb01">More...</a><br /></td></tr>
<tr class="separator:aec7c90027563f826815ee4f36c14cb01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec5be5502224a13baef50ed03f25edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a7ec5be5502224a13baef50ed03f25edb">REG_PWM1_SCUP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C02CU)</td></tr>
<tr class="memdesc:a7ec5be5502224a13baef50ed03f25edb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Sync Channels Update Period Register  <a href="#a7ec5be5502224a13baef50ed03f25edb">More...</a><br /></td></tr>
<tr class="separator:a7ec5be5502224a13baef50ed03f25edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e89bbe8017829f9e46efcb4a7463750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a3e89bbe8017829f9e46efcb4a7463750">REG_PWM1_SCUPUPD</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C030U)</td></tr>
<tr class="memdesc:a3e89bbe8017829f9e46efcb4a7463750"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Sync Channels Update Period Update Register  <a href="#a3e89bbe8017829f9e46efcb4a7463750">More...</a><br /></td></tr>
<tr class="separator:a3e89bbe8017829f9e46efcb4a7463750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373111050c2def6b1669704f6bd9abfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a373111050c2def6b1669704f6bd9abfb">REG_PWM1_IER2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C034U)</td></tr>
<tr class="memdesc:a373111050c2def6b1669704f6bd9abfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Enable Register 2  <a href="#a373111050c2def6b1669704f6bd9abfb">More...</a><br /></td></tr>
<tr class="separator:a373111050c2def6b1669704f6bd9abfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7031395b576dde3df025520335c48ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aa7031395b576dde3df025520335c48ee">REG_PWM1_IDR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C038U)</td></tr>
<tr class="memdesc:aa7031395b576dde3df025520335c48ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Disable Register 2  <a href="#aa7031395b576dde3df025520335c48ee">More...</a><br /></td></tr>
<tr class="separator:aa7031395b576dde3df025520335c48ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1653440dcaeb9ecb5b61eee1842c2cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a1653440dcaeb9ecb5b61eee1842c2cdf">REG_PWM1_IMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C03CU)</td></tr>
<tr class="memdesc:a1653440dcaeb9ecb5b61eee1842c2cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Mask Register 2  <a href="#a1653440dcaeb9ecb5b61eee1842c2cdf">More...</a><br /></td></tr>
<tr class="separator:a1653440dcaeb9ecb5b61eee1842c2cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0193855a1eaedd445593b9cdd6e5e45c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a0193855a1eaedd445593b9cdd6e5e45c">REG_PWM1_ISR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C040U)</td></tr>
<tr class="memdesc:a0193855a1eaedd445593b9cdd6e5e45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Interrupt Status Register 2  <a href="#a0193855a1eaedd445593b9cdd6e5e45c">More...</a><br /></td></tr>
<tr class="separator:a0193855a1eaedd445593b9cdd6e5e45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731c86c413ff4798cd3cefee8ce97845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a731c86c413ff4798cd3cefee8ce97845">REG_PWM1_OOV</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C044U)</td></tr>
<tr class="memdesc:a731c86c413ff4798cd3cefee8ce97845"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Output Override Value Register  <a href="#a731c86c413ff4798cd3cefee8ce97845">More...</a><br /></td></tr>
<tr class="separator:a731c86c413ff4798cd3cefee8ce97845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9feb0c822b8740d40fe32e6e115d8904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a9feb0c822b8740d40fe32e6e115d8904">REG_PWM1_OS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C048U)</td></tr>
<tr class="memdesc:a9feb0c822b8740d40fe32e6e115d8904"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Output Selection Register  <a href="#a9feb0c822b8740d40fe32e6e115d8904">More...</a><br /></td></tr>
<tr class="separator:a9feb0c822b8740d40fe32e6e115d8904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9bd1a075465d8bd995b433ecef0a525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ae9bd1a075465d8bd995b433ecef0a525">REG_PWM1_OSS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C04CU)</td></tr>
<tr class="memdesc:ae9bd1a075465d8bd995b433ecef0a525"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Output Selection Set Register  <a href="#ae9bd1a075465d8bd995b433ecef0a525">More...</a><br /></td></tr>
<tr class="separator:ae9bd1a075465d8bd995b433ecef0a525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c2b88103716b6ce82a5f47de989cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aa7c2b88103716b6ce82a5f47de989cfa">REG_PWM1_OSC</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C050U)</td></tr>
<tr class="memdesc:aa7c2b88103716b6ce82a5f47de989cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Output Selection Clear Register  <a href="#aa7c2b88103716b6ce82a5f47de989cfa">More...</a><br /></td></tr>
<tr class="separator:aa7c2b88103716b6ce82a5f47de989cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bf8243971730a30e28a9c5c9a8a27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a46bf8243971730a30e28a9c5c9a8a27c">REG_PWM1_OSSUPD</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C054U)</td></tr>
<tr class="memdesc:a46bf8243971730a30e28a9c5c9a8a27c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Output Selection Set Update Register  <a href="#a46bf8243971730a30e28a9c5c9a8a27c">More...</a><br /></td></tr>
<tr class="separator:a46bf8243971730a30e28a9c5c9a8a27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa842c159c3cf6df331ed4cfd28a427dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aa842c159c3cf6df331ed4cfd28a427dd">REG_PWM1_OSCUPD</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C058U)</td></tr>
<tr class="memdesc:aa842c159c3cf6df331ed4cfd28a427dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Output Selection Clear Update Register  <a href="#aa842c159c3cf6df331ed4cfd28a427dd">More...</a><br /></td></tr>
<tr class="separator:aa842c159c3cf6df331ed4cfd28a427dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f8f23d5fecedaa3fc5f7bf395764cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a62f8f23d5fecedaa3fc5f7bf395764cd">REG_PWM1_FMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C05CU)</td></tr>
<tr class="memdesc:a62f8f23d5fecedaa3fc5f7bf395764cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Fault Mode Register  <a href="#a62f8f23d5fecedaa3fc5f7bf395764cd">More...</a><br /></td></tr>
<tr class="separator:a62f8f23d5fecedaa3fc5f7bf395764cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560947ef9d056ef1f2a141b3c928ffcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a560947ef9d056ef1f2a141b3c928ffcf">REG_PWM1_FSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C060U)</td></tr>
<tr class="memdesc:a560947ef9d056ef1f2a141b3c928ffcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Fault Status Register  <a href="#a560947ef9d056ef1f2a141b3c928ffcf">More...</a><br /></td></tr>
<tr class="separator:a560947ef9d056ef1f2a141b3c928ffcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab547fb76103d50c6407eca6a6d7809a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ab547fb76103d50c6407eca6a6d7809a2">REG_PWM1_FCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C064U)</td></tr>
<tr class="memdesc:ab547fb76103d50c6407eca6a6d7809a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Fault Clear Register  <a href="#ab547fb76103d50c6407eca6a6d7809a2">More...</a><br /></td></tr>
<tr class="separator:ab547fb76103d50c6407eca6a6d7809a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549e1654b69448f80250869dd61caaa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a549e1654b69448f80250869dd61caaa6">REG_PWM1_FPV1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C068U)</td></tr>
<tr class="memdesc:a549e1654b69448f80250869dd61caaa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Fault Protection Value Register 1  <a href="#a549e1654b69448f80250869dd61caaa6">More...</a><br /></td></tr>
<tr class="separator:a549e1654b69448f80250869dd61caaa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6060ff476e974a61ca47b44b742e8f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a6060ff476e974a61ca47b44b742e8f87">REG_PWM1_FPE</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C06CU)</td></tr>
<tr class="memdesc:a6060ff476e974a61ca47b44b742e8f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Fault Protection Enable Register  <a href="#a6060ff476e974a61ca47b44b742e8f87">More...</a><br /></td></tr>
<tr class="separator:a6060ff476e974a61ca47b44b742e8f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2e5721faa4201523dadb5efc5ea5d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#af2e5721faa4201523dadb5efc5ea5d1b">REG_PWM1_ELMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C07CU)</td></tr>
<tr class="memdesc:af2e5721faa4201523dadb5efc5ea5d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Event Line 0 Mode Register  <a href="#af2e5721faa4201523dadb5efc5ea5d1b">More...</a><br /></td></tr>
<tr class="separator:af2e5721faa4201523dadb5efc5ea5d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b0bf2c0bfdeaffab67626217ef9827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ae3b0bf2c0bfdeaffab67626217ef9827">REG_PWM1_SSPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C0A0U)</td></tr>
<tr class="memdesc:ae3b0bf2c0bfdeaffab67626217ef9827"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Spread Spectrum Register  <a href="#ae3b0bf2c0bfdeaffab67626217ef9827">More...</a><br /></td></tr>
<tr class="separator:ae3b0bf2c0bfdeaffab67626217ef9827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7987be4708d11f9dfcbdbb3aac8b0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a7987be4708d11f9dfcbdbb3aac8b0621">REG_PWM1_SSPUP</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C0A4U)</td></tr>
<tr class="memdesc:a7987be4708d11f9dfcbdbb3aac8b0621"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Spread Spectrum Update Register  <a href="#a7987be4708d11f9dfcbdbb3aac8b0621">More...</a><br /></td></tr>
<tr class="separator:a7987be4708d11f9dfcbdbb3aac8b0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85344a46f7c10269e2154ed0761a79e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a85344a46f7c10269e2154ed0761a79e9">REG_PWM1_SMMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C0B0U)</td></tr>
<tr class="memdesc:a85344a46f7c10269e2154ed0761a79e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Stepper Motor Mode Register  <a href="#a85344a46f7c10269e2154ed0761a79e9">More...</a><br /></td></tr>
<tr class="separator:a85344a46f7c10269e2154ed0761a79e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2ee629dc1829d860f22c29a3d26239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a3c2ee629dc1829d860f22c29a3d26239">REG_PWM1_FPV2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C0C0U)</td></tr>
<tr class="memdesc:a3c2ee629dc1829d860f22c29a3d26239"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Fault Protection Value 2 Register  <a href="#a3c2ee629dc1829d860f22c29a3d26239">More...</a><br /></td></tr>
<tr class="separator:a3c2ee629dc1829d860f22c29a3d26239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68323d20102fcf685dfef7be5e94f1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a68323d20102fcf685dfef7be5e94f1a7">REG_PWM1_WPCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C0E4U)</td></tr>
<tr class="memdesc:a68323d20102fcf685dfef7be5e94f1a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Write Protection Control Register  <a href="#a68323d20102fcf685dfef7be5e94f1a7">More...</a><br /></td></tr>
<tr class="separator:a68323d20102fcf685dfef7be5e94f1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51513e8f84349a5252187bc68b96389c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a51513e8f84349a5252187bc68b96389c">REG_PWM1_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C0E8U)</td></tr>
<tr class="memdesc:a51513e8f84349a5252187bc68b96389c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Write Protection Status Register  <a href="#a51513e8f84349a5252187bc68b96389c">More...</a><br /></td></tr>
<tr class="separator:a51513e8f84349a5252187bc68b96389c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b38313ca7ef8e688a5dbb0117b2a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a62b38313ca7ef8e688a5dbb0117b2a2b">REG_PWM1_CMPV0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C130U)</td></tr>
<tr class="memdesc:a62b38313ca7ef8e688a5dbb0117b2a2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 0 Value Register  <a href="#a62b38313ca7ef8e688a5dbb0117b2a2b">More...</a><br /></td></tr>
<tr class="separator:a62b38313ca7ef8e688a5dbb0117b2a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75781fdd0da2e697d1ab29c525e69cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aa75781fdd0da2e697d1ab29c525e69cc">REG_PWM1_CMPVUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C134U)</td></tr>
<tr class="memdesc:aa75781fdd0da2e697d1ab29c525e69cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 0 Value Update Register  <a href="#aa75781fdd0da2e697d1ab29c525e69cc">More...</a><br /></td></tr>
<tr class="separator:aa75781fdd0da2e697d1ab29c525e69cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea41e3832cf882f5dfa4ee008e8a674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#adea41e3832cf882f5dfa4ee008e8a674">REG_PWM1_CMPM0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C138U)</td></tr>
<tr class="memdesc:adea41e3832cf882f5dfa4ee008e8a674"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 0 Mode Register  <a href="#adea41e3832cf882f5dfa4ee008e8a674">More...</a><br /></td></tr>
<tr class="separator:adea41e3832cf882f5dfa4ee008e8a674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec60b1d8fbfcaf80f09e138348c25c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a8ec60b1d8fbfcaf80f09e138348c25c2">REG_PWM1_CMPMUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C13CU)</td></tr>
<tr class="memdesc:a8ec60b1d8fbfcaf80f09e138348c25c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 0 Mode Update Register  <a href="#a8ec60b1d8fbfcaf80f09e138348c25c2">More...</a><br /></td></tr>
<tr class="separator:a8ec60b1d8fbfcaf80f09e138348c25c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b58cd3406cb4d75e3a5efd05af0ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a51b58cd3406cb4d75e3a5efd05af0ad2">REG_PWM1_CMPV1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C140U)</td></tr>
<tr class="memdesc:a51b58cd3406cb4d75e3a5efd05af0ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 1 Value Register  <a href="#a51b58cd3406cb4d75e3a5efd05af0ad2">More...</a><br /></td></tr>
<tr class="separator:a51b58cd3406cb4d75e3a5efd05af0ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e41c091fdf58d8c59e27aa78cf1018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a38e41c091fdf58d8c59e27aa78cf1018">REG_PWM1_CMPVUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C144U)</td></tr>
<tr class="memdesc:a38e41c091fdf58d8c59e27aa78cf1018"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 1 Value Update Register  <a href="#a38e41c091fdf58d8c59e27aa78cf1018">More...</a><br /></td></tr>
<tr class="separator:a38e41c091fdf58d8c59e27aa78cf1018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880efc3ca6eaa69399a32bf2079ebdac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a880efc3ca6eaa69399a32bf2079ebdac">REG_PWM1_CMPM1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C148U)</td></tr>
<tr class="memdesc:a880efc3ca6eaa69399a32bf2079ebdac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 1 Mode Register  <a href="#a880efc3ca6eaa69399a32bf2079ebdac">More...</a><br /></td></tr>
<tr class="separator:a880efc3ca6eaa69399a32bf2079ebdac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2bfc42c1978adfa84b3470759cd42f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a8f2bfc42c1978adfa84b3470759cd42f">REG_PWM1_CMPMUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C14CU)</td></tr>
<tr class="memdesc:a8f2bfc42c1978adfa84b3470759cd42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 1 Mode Update Register  <a href="#a8f2bfc42c1978adfa84b3470759cd42f">More...</a><br /></td></tr>
<tr class="separator:a8f2bfc42c1978adfa84b3470759cd42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7586c5e3d810c0df0f1d8e84c504ce4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a7586c5e3d810c0df0f1d8e84c504ce4b">REG_PWM1_CMPV2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C150U)</td></tr>
<tr class="memdesc:a7586c5e3d810c0df0f1d8e84c504ce4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 2 Value Register  <a href="#a7586c5e3d810c0df0f1d8e84c504ce4b">More...</a><br /></td></tr>
<tr class="separator:a7586c5e3d810c0df0f1d8e84c504ce4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f11aa53dfd2cf3261efcef5f33611c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a67f11aa53dfd2cf3261efcef5f33611c">REG_PWM1_CMPVUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C154U)</td></tr>
<tr class="memdesc:a67f11aa53dfd2cf3261efcef5f33611c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 2 Value Update Register  <a href="#a67f11aa53dfd2cf3261efcef5f33611c">More...</a><br /></td></tr>
<tr class="separator:a67f11aa53dfd2cf3261efcef5f33611c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68231cf9af7467230417d036fc0557f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a68231cf9af7467230417d036fc0557f6">REG_PWM1_CMPM2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C158U)</td></tr>
<tr class="memdesc:a68231cf9af7467230417d036fc0557f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 2 Mode Register  <a href="#a68231cf9af7467230417d036fc0557f6">More...</a><br /></td></tr>
<tr class="separator:a68231cf9af7467230417d036fc0557f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaa9acd09b952ab4f60af49d566f094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aecaa9acd09b952ab4f60af49d566f094">REG_PWM1_CMPMUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C15CU)</td></tr>
<tr class="memdesc:aecaa9acd09b952ab4f60af49d566f094"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 2 Mode Update Register  <a href="#aecaa9acd09b952ab4f60af49d566f094">More...</a><br /></td></tr>
<tr class="separator:aecaa9acd09b952ab4f60af49d566f094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870544a8764cf539f74f1f39d3f49c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a870544a8764cf539f74f1f39d3f49c57">REG_PWM1_CMPV3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C160U)</td></tr>
<tr class="memdesc:a870544a8764cf539f74f1f39d3f49c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 3 Value Register  <a href="#a870544a8764cf539f74f1f39d3f49c57">More...</a><br /></td></tr>
<tr class="separator:a870544a8764cf539f74f1f39d3f49c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764363b121bca316ca94c57966d32da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a764363b121bca316ca94c57966d32da9">REG_PWM1_CMPVUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C164U)</td></tr>
<tr class="memdesc:a764363b121bca316ca94c57966d32da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 3 Value Update Register  <a href="#a764363b121bca316ca94c57966d32da9">More...</a><br /></td></tr>
<tr class="separator:a764363b121bca316ca94c57966d32da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc1e5bcf299dc20640cb767df69da298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#abc1e5bcf299dc20640cb767df69da298">REG_PWM1_CMPM3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C168U)</td></tr>
<tr class="memdesc:abc1e5bcf299dc20640cb767df69da298"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 3 Mode Register  <a href="#abc1e5bcf299dc20640cb767df69da298">More...</a><br /></td></tr>
<tr class="separator:abc1e5bcf299dc20640cb767df69da298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aca248f073530146bf54ed3d7c015b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a5aca248f073530146bf54ed3d7c015b0">REG_PWM1_CMPMUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C16CU)</td></tr>
<tr class="memdesc:a5aca248f073530146bf54ed3d7c015b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 3 Mode Update Register  <a href="#a5aca248f073530146bf54ed3d7c015b0">More...</a><br /></td></tr>
<tr class="separator:a5aca248f073530146bf54ed3d7c015b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429e3d8d236296ec8203de40b013a548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a429e3d8d236296ec8203de40b013a548">REG_PWM1_CMPV4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C170U)</td></tr>
<tr class="memdesc:a429e3d8d236296ec8203de40b013a548"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 4 Value Register  <a href="#a429e3d8d236296ec8203de40b013a548">More...</a><br /></td></tr>
<tr class="separator:a429e3d8d236296ec8203de40b013a548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901a7469eac2231a80b0592afb73f71c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a901a7469eac2231a80b0592afb73f71c">REG_PWM1_CMPVUPD4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C174U)</td></tr>
<tr class="memdesc:a901a7469eac2231a80b0592afb73f71c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 4 Value Update Register  <a href="#a901a7469eac2231a80b0592afb73f71c">More...</a><br /></td></tr>
<tr class="separator:a901a7469eac2231a80b0592afb73f71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d9a93f677848cd175e201508114db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a80d9a93f677848cd175e201508114db5">REG_PWM1_CMPM4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C178U)</td></tr>
<tr class="memdesc:a80d9a93f677848cd175e201508114db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 4 Mode Register  <a href="#a80d9a93f677848cd175e201508114db5">More...</a><br /></td></tr>
<tr class="separator:a80d9a93f677848cd175e201508114db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1956cbdc147142410109931c7ac877c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a1956cbdc147142410109931c7ac877c4">REG_PWM1_CMPMUPD4</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C17CU)</td></tr>
<tr class="memdesc:a1956cbdc147142410109931c7ac877c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 4 Mode Update Register  <a href="#a1956cbdc147142410109931c7ac877c4">More...</a><br /></td></tr>
<tr class="separator:a1956cbdc147142410109931c7ac877c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedfaad9afe5466e89e2317724b986c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#afedfaad9afe5466e89e2317724b986c3">REG_PWM1_CMPV5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C180U)</td></tr>
<tr class="memdesc:afedfaad9afe5466e89e2317724b986c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 5 Value Register  <a href="#afedfaad9afe5466e89e2317724b986c3">More...</a><br /></td></tr>
<tr class="separator:afedfaad9afe5466e89e2317724b986c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46dd22a3b36196a55f53c235f664219d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a46dd22a3b36196a55f53c235f664219d">REG_PWM1_CMPVUPD5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C184U)</td></tr>
<tr class="memdesc:a46dd22a3b36196a55f53c235f664219d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 5 Value Update Register  <a href="#a46dd22a3b36196a55f53c235f664219d">More...</a><br /></td></tr>
<tr class="separator:a46dd22a3b36196a55f53c235f664219d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e311761a2643bfa7c638839fef289b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a73e311761a2643bfa7c638839fef289b">REG_PWM1_CMPM5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C188U)</td></tr>
<tr class="memdesc:a73e311761a2643bfa7c638839fef289b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 5 Mode Register  <a href="#a73e311761a2643bfa7c638839fef289b">More...</a><br /></td></tr>
<tr class="separator:a73e311761a2643bfa7c638839fef289b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63a1b10c75922e40a77825818f255ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ae63a1b10c75922e40a77825818f255ac">REG_PWM1_CMPMUPD5</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C18CU)</td></tr>
<tr class="memdesc:ae63a1b10c75922e40a77825818f255ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 5 Mode Update Register  <a href="#ae63a1b10c75922e40a77825818f255ac">More...</a><br /></td></tr>
<tr class="separator:ae63a1b10c75922e40a77825818f255ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a76e928cb00d32d1d3f96bce2909e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a57a76e928cb00d32d1d3f96bce2909e2">REG_PWM1_CMPV6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C190U)</td></tr>
<tr class="memdesc:a57a76e928cb00d32d1d3f96bce2909e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 6 Value Register  <a href="#a57a76e928cb00d32d1d3f96bce2909e2">More...</a><br /></td></tr>
<tr class="separator:a57a76e928cb00d32d1d3f96bce2909e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fea895e53af903141605664d0cb36bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a7fea895e53af903141605664d0cb36bc">REG_PWM1_CMPVUPD6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C194U)</td></tr>
<tr class="memdesc:a7fea895e53af903141605664d0cb36bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 6 Value Update Register  <a href="#a7fea895e53af903141605664d0cb36bc">More...</a><br /></td></tr>
<tr class="separator:a7fea895e53af903141605664d0cb36bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2cabb9fa5082ca4561fe2efe0416b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ae2cabb9fa5082ca4561fe2efe0416b72">REG_PWM1_CMPM6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C198U)</td></tr>
<tr class="memdesc:ae2cabb9fa5082ca4561fe2efe0416b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 6 Mode Register  <a href="#ae2cabb9fa5082ca4561fe2efe0416b72">More...</a><br /></td></tr>
<tr class="separator:ae2cabb9fa5082ca4561fe2efe0416b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82710253759ceb2750ebb21cbe5f441a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a82710253759ceb2750ebb21cbe5f441a">REG_PWM1_CMPMUPD6</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C19CU)</td></tr>
<tr class="memdesc:a82710253759ceb2750ebb21cbe5f441a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 6 Mode Update Register  <a href="#a82710253759ceb2750ebb21cbe5f441a">More...</a><br /></td></tr>
<tr class="separator:a82710253759ceb2750ebb21cbe5f441a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd123675bd1c53cbe0f63e2a54f23f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#afd123675bd1c53cbe0f63e2a54f23f19">REG_PWM1_CMPV7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C1A0U)</td></tr>
<tr class="memdesc:afd123675bd1c53cbe0f63e2a54f23f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 7 Value Register  <a href="#afd123675bd1c53cbe0f63e2a54f23f19">More...</a><br /></td></tr>
<tr class="separator:afd123675bd1c53cbe0f63e2a54f23f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1fd4b076431efcfc9589c538432282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a5d1fd4b076431efcfc9589c538432282">REG_PWM1_CMPVUPD7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C1A4U)</td></tr>
<tr class="memdesc:a5d1fd4b076431efcfc9589c538432282"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 7 Value Update Register  <a href="#a5d1fd4b076431efcfc9589c538432282">More...</a><br /></td></tr>
<tr class="separator:a5d1fd4b076431efcfc9589c538432282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62366e58db9da0e413816899c42cf003"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a62366e58db9da0e413816899c42cf003">REG_PWM1_CMPM7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C1A8U)</td></tr>
<tr class="memdesc:a62366e58db9da0e413816899c42cf003"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 7 Mode Register  <a href="#a62366e58db9da0e413816899c42cf003">More...</a><br /></td></tr>
<tr class="separator:a62366e58db9da0e413816899c42cf003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2542bb0d9014cda01a82c48992edd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ae2542bb0d9014cda01a82c48992edd0d">REG_PWM1_CMPMUPD7</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C1ACU)</td></tr>
<tr class="memdesc:ae2542bb0d9014cda01a82c48992edd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Comparison 7 Mode Update Register  <a href="#ae2542bb0d9014cda01a82c48992edd0d">More...</a><br /></td></tr>
<tr class="separator:ae2542bb0d9014cda01a82c48992edd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950c7d5d5a8bab56725ad6a686acb9bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a950c7d5d5a8bab56725ad6a686acb9bb">REG_PWM1_CMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C200U)</td></tr>
<tr class="memdesc:a950c7d5d5a8bab56725ad6a686acb9bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Register (ch_num = 0)  <a href="#a950c7d5d5a8bab56725ad6a686acb9bb">More...</a><br /></td></tr>
<tr class="separator:a950c7d5d5a8bab56725ad6a686acb9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57d5a96b92b078fb51410ad6c9c65926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a57d5a96b92b078fb51410ad6c9c65926">REG_PWM1_CDTY0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C204U)</td></tr>
<tr class="memdesc:a57d5a96b92b078fb51410ad6c9c65926"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Register (ch_num = 0)  <a href="#a57d5a96b92b078fb51410ad6c9c65926">More...</a><br /></td></tr>
<tr class="separator:a57d5a96b92b078fb51410ad6c9c65926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8163db9647b2385f727dbbd3d8466a19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a8163db9647b2385f727dbbd3d8466a19">REG_PWM1_CDTYUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C208U)</td></tr>
<tr class="memdesc:a8163db9647b2385f727dbbd3d8466a19"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 0)  <a href="#a8163db9647b2385f727dbbd3d8466a19">More...</a><br /></td></tr>
<tr class="separator:a8163db9647b2385f727dbbd3d8466a19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1538978b71581bf83b69c9b18d7150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a5b1538978b71581bf83b69c9b18d7150">REG_PWM1_CPRD0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C20CU)</td></tr>
<tr class="memdesc:a5b1538978b71581bf83b69c9b18d7150"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Register (ch_num = 0)  <a href="#a5b1538978b71581bf83b69c9b18d7150">More...</a><br /></td></tr>
<tr class="separator:a5b1538978b71581bf83b69c9b18d7150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32f4e3207077fcb7816d33637d0e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#af32f4e3207077fcb7816d33637d0e69e">REG_PWM1_CPRDUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C210U)</td></tr>
<tr class="memdesc:af32f4e3207077fcb7816d33637d0e69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Update Register (ch_num = 0)  <a href="#af32f4e3207077fcb7816d33637d0e69e">More...</a><br /></td></tr>
<tr class="separator:af32f4e3207077fcb7816d33637d0e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecccb4f8031de9524ba4b719b6f99a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aecccb4f8031de9524ba4b719b6f99a29">REG_PWM1_CCNT0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C214U)</td></tr>
<tr class="memdesc:aecccb4f8031de9524ba4b719b6f99a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Counter Register (ch_num = 0)  <a href="#aecccb4f8031de9524ba4b719b6f99a29">More...</a><br /></td></tr>
<tr class="separator:aecccb4f8031de9524ba4b719b6f99a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdcb60535f0d011430b4dfd8bddb1dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#acdcb60535f0d011430b4dfd8bddb1dad">REG_PWM1_DT0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C218U)</td></tr>
<tr class="memdesc:acdcb60535f0d011430b4dfd8bddb1dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Register (ch_num = 0)  <a href="#acdcb60535f0d011430b4dfd8bddb1dad">More...</a><br /></td></tr>
<tr class="separator:acdcb60535f0d011430b4dfd8bddb1dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95c9e319b2a8a5ae6746eda5df7fe18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aa95c9e319b2a8a5ae6746eda5df7fe18">REG_PWM1_DTUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C21CU)</td></tr>
<tr class="memdesc:aa95c9e319b2a8a5ae6746eda5df7fe18"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Update Register (ch_num = 0)  <a href="#aa95c9e319b2a8a5ae6746eda5df7fe18">More...</a><br /></td></tr>
<tr class="separator:aa95c9e319b2a8a5ae6746eda5df7fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e47c2fa2ef495f30018d33779be32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ab4e47c2fa2ef495f30018d33779be32d">REG_PWM1_CMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C220U)</td></tr>
<tr class="memdesc:ab4e47c2fa2ef495f30018d33779be32d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Register (ch_num = 1)  <a href="#ab4e47c2fa2ef495f30018d33779be32d">More...</a><br /></td></tr>
<tr class="separator:ab4e47c2fa2ef495f30018d33779be32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91f1ab51a432eab9d8015d7f478f4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ad91f1ab51a432eab9d8015d7f478f4c5">REG_PWM1_CDTY1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C224U)</td></tr>
<tr class="memdesc:ad91f1ab51a432eab9d8015d7f478f4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Register (ch_num = 1)  <a href="#ad91f1ab51a432eab9d8015d7f478f4c5">More...</a><br /></td></tr>
<tr class="separator:ad91f1ab51a432eab9d8015d7f478f4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31455b68c5e19aa3b94eb452d96debd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a31455b68c5e19aa3b94eb452d96debd6">REG_PWM1_CDTYUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C228U)</td></tr>
<tr class="memdesc:a31455b68c5e19aa3b94eb452d96debd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 1)  <a href="#a31455b68c5e19aa3b94eb452d96debd6">More...</a><br /></td></tr>
<tr class="separator:a31455b68c5e19aa3b94eb452d96debd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952f1e3a6467e7e6c35c27ed907c28f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a952f1e3a6467e7e6c35c27ed907c28f8">REG_PWM1_CPRD1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C22CU)</td></tr>
<tr class="memdesc:a952f1e3a6467e7e6c35c27ed907c28f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Register (ch_num = 1)  <a href="#a952f1e3a6467e7e6c35c27ed907c28f8">More...</a><br /></td></tr>
<tr class="separator:a952f1e3a6467e7e6c35c27ed907c28f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d84a01de4b0d90a79a78b926d211f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a8d84a01de4b0d90a79a78b926d211f2b">REG_PWM1_CPRDUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C230U)</td></tr>
<tr class="memdesc:a8d84a01de4b0d90a79a78b926d211f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Update Register (ch_num = 1)  <a href="#a8d84a01de4b0d90a79a78b926d211f2b">More...</a><br /></td></tr>
<tr class="separator:a8d84a01de4b0d90a79a78b926d211f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c599b79d1134d46c1f6ca0ab1d69a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a7c599b79d1134d46c1f6ca0ab1d69a58">REG_PWM1_CCNT1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C234U)</td></tr>
<tr class="memdesc:a7c599b79d1134d46c1f6ca0ab1d69a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Counter Register (ch_num = 1)  <a href="#a7c599b79d1134d46c1f6ca0ab1d69a58">More...</a><br /></td></tr>
<tr class="separator:a7c599b79d1134d46c1f6ca0ab1d69a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70636f99da2fb03fea8d574cb30a67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ad70636f99da2fb03fea8d574cb30a67e">REG_PWM1_DT1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C238U)</td></tr>
<tr class="memdesc:ad70636f99da2fb03fea8d574cb30a67e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Register (ch_num = 1)  <a href="#ad70636f99da2fb03fea8d574cb30a67e">More...</a><br /></td></tr>
<tr class="separator:ad70636f99da2fb03fea8d574cb30a67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9cb3b574ef27533aef091946a12d74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#ae9cb3b574ef27533aef091946a12d74c">REG_PWM1_DTUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C23CU)</td></tr>
<tr class="memdesc:ae9cb3b574ef27533aef091946a12d74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Update Register (ch_num = 1)  <a href="#ae9cb3b574ef27533aef091946a12d74c">More...</a><br /></td></tr>
<tr class="separator:ae9cb3b574ef27533aef091946a12d74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1e71a1fac0c4b44cb55f9821b87718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aab1e71a1fac0c4b44cb55f9821b87718">REG_PWM1_CMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C240U)</td></tr>
<tr class="memdesc:aab1e71a1fac0c4b44cb55f9821b87718"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Register (ch_num = 2)  <a href="#aab1e71a1fac0c4b44cb55f9821b87718">More...</a><br /></td></tr>
<tr class="separator:aab1e71a1fac0c4b44cb55f9821b87718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6801d0c46aa9f1170b398dae77b342e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a6801d0c46aa9f1170b398dae77b342e9">REG_PWM1_CDTY2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C244U)</td></tr>
<tr class="memdesc:a6801d0c46aa9f1170b398dae77b342e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Register (ch_num = 2)  <a href="#a6801d0c46aa9f1170b398dae77b342e9">More...</a><br /></td></tr>
<tr class="separator:a6801d0c46aa9f1170b398dae77b342e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c67b4a5dad4ce9ab11e96de6cdd493c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a2c67b4a5dad4ce9ab11e96de6cdd493c">REG_PWM1_CDTYUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C248U)</td></tr>
<tr class="memdesc:a2c67b4a5dad4ce9ab11e96de6cdd493c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 2)  <a href="#a2c67b4a5dad4ce9ab11e96de6cdd493c">More...</a><br /></td></tr>
<tr class="separator:a2c67b4a5dad4ce9ab11e96de6cdd493c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2dcd95af2192fbdf6b1865e7f7e863c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#af2dcd95af2192fbdf6b1865e7f7e863c">REG_PWM1_CPRD2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C24CU)</td></tr>
<tr class="memdesc:af2dcd95af2192fbdf6b1865e7f7e863c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Register (ch_num = 2)  <a href="#af2dcd95af2192fbdf6b1865e7f7e863c">More...</a><br /></td></tr>
<tr class="separator:af2dcd95af2192fbdf6b1865e7f7e863c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dca3d1bba5c202a84738d19b145aa0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a8dca3d1bba5c202a84738d19b145aa0f">REG_PWM1_CPRDUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C250U)</td></tr>
<tr class="memdesc:a8dca3d1bba5c202a84738d19b145aa0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Update Register (ch_num = 2)  <a href="#a8dca3d1bba5c202a84738d19b145aa0f">More...</a><br /></td></tr>
<tr class="separator:a8dca3d1bba5c202a84738d19b145aa0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc902ad9fe0cf40b4810207a3d49fd94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#afc902ad9fe0cf40b4810207a3d49fd94">REG_PWM1_CCNT2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C254U)</td></tr>
<tr class="memdesc:afc902ad9fe0cf40b4810207a3d49fd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Counter Register (ch_num = 2)  <a href="#afc902ad9fe0cf40b4810207a3d49fd94">More...</a><br /></td></tr>
<tr class="separator:afc902ad9fe0cf40b4810207a3d49fd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a5a19631a69d57e5670c08345ef133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a50a5a19631a69d57e5670c08345ef133">REG_PWM1_DT2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C258U)</td></tr>
<tr class="memdesc:a50a5a19631a69d57e5670c08345ef133"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Register (ch_num = 2)  <a href="#a50a5a19631a69d57e5670c08345ef133">More...</a><br /></td></tr>
<tr class="separator:a50a5a19631a69d57e5670c08345ef133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bee5c0acc7b96ea7a6f28a98a34ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a64bee5c0acc7b96ea7a6f28a98a34ed8">REG_PWM1_DTUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C25CU)</td></tr>
<tr class="memdesc:a64bee5c0acc7b96ea7a6f28a98a34ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Update Register (ch_num = 2)  <a href="#a64bee5c0acc7b96ea7a6f28a98a34ed8">More...</a><br /></td></tr>
<tr class="separator:a64bee5c0acc7b96ea7a6f28a98a34ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85ec17de11f3c8f09501f2aea358ff15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a85ec17de11f3c8f09501f2aea358ff15">REG_PWM1_CMR3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C260U)</td></tr>
<tr class="memdesc:a85ec17de11f3c8f09501f2aea358ff15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Register (ch_num = 3)  <a href="#a85ec17de11f3c8f09501f2aea358ff15">More...</a><br /></td></tr>
<tr class="separator:a85ec17de11f3c8f09501f2aea358ff15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2d0d63692fcd26a68a9ef613e37a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#abe2d0d63692fcd26a68a9ef613e37a3a">REG_PWM1_CDTY3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C264U)</td></tr>
<tr class="memdesc:abe2d0d63692fcd26a68a9ef613e37a3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Register (ch_num = 3)  <a href="#abe2d0d63692fcd26a68a9ef613e37a3a">More...</a><br /></td></tr>
<tr class="separator:abe2d0d63692fcd26a68a9ef613e37a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc5c46225af2847d41e02e6a6f6f031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a0dc5c46225af2847d41e02e6a6f6f031">REG_PWM1_CDTYUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C268U)</td></tr>
<tr class="memdesc:a0dc5c46225af2847d41e02e6a6f6f031"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 3)  <a href="#a0dc5c46225af2847d41e02e6a6f6f031">More...</a><br /></td></tr>
<tr class="separator:a0dc5c46225af2847d41e02e6a6f6f031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae600cfd5d056123d90db72638846977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aae600cfd5d056123d90db72638846977">REG_PWM1_CPRD3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C26CU)</td></tr>
<tr class="memdesc:aae600cfd5d056123d90db72638846977"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Register (ch_num = 3)  <a href="#aae600cfd5d056123d90db72638846977">More...</a><br /></td></tr>
<tr class="separator:aae600cfd5d056123d90db72638846977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6f44d2df28390d436979600a64e029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#abf6f44d2df28390d436979600a64e029">REG_PWM1_CPRDUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C270U)</td></tr>
<tr class="memdesc:abf6f44d2df28390d436979600a64e029"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Period Update Register (ch_num = 3)  <a href="#abf6f44d2df28390d436979600a64e029">More...</a><br /></td></tr>
<tr class="separator:abf6f44d2df28390d436979600a64e029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8bee86ad661d700b5e8edee5a25fd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#af8bee86ad661d700b5e8edee5a25fd5d">REG_PWM1_CCNT3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C274U)</td></tr>
<tr class="memdesc:af8bee86ad661d700b5e8edee5a25fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Counter Register (ch_num = 3)  <a href="#af8bee86ad661d700b5e8edee5a25fd5d">More...</a><br /></td></tr>
<tr class="separator:af8bee86ad661d700b5e8edee5a25fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716766ebb4c0005bd261ed71eced7c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a716766ebb4c0005bd261ed71eced7c92">REG_PWM1_DT3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C278U)</td></tr>
<tr class="memdesc:a716766ebb4c0005bd261ed71eced7c92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Register (ch_num = 3)  <a href="#a716766ebb4c0005bd261ed71eced7c92">More...</a><br /></td></tr>
<tr class="separator:a716766ebb4c0005bd261ed71eced7c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfbdb058d3f1e135dd59a510acb71c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#abfbdb058d3f1e135dd59a510acb71c5d">REG_PWM1_DTUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C27CU)</td></tr>
<tr class="memdesc:abfbdb058d3f1e135dd59a510acb71c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Dead Time Update Register (ch_num = 3)  <a href="#abfbdb058d3f1e135dd59a510acb71c5d">More...</a><br /></td></tr>
<tr class="separator:abfbdb058d3f1e135dd59a510acb71c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991370daf582f89b74c10767e6ee55d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a991370daf582f89b74c10767e6ee55d8">REG_PWM1_CMUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C400U)</td></tr>
<tr class="memdesc:a991370daf582f89b74c10767e6ee55d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Update Register (ch_num = 0)  <a href="#a991370daf582f89b74c10767e6ee55d8">More...</a><br /></td></tr>
<tr class="separator:a991370daf582f89b74c10767e6ee55d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59e85d9fbd9d04829b75d8bb60c0f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#aa59e85d9fbd9d04829b75d8bb60c0f7c">REG_PWM1_CMUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C420U)</td></tr>
<tr class="memdesc:aa59e85d9fbd9d04829b75d8bb60c0f7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Update Register (ch_num = 1)  <a href="#aa59e85d9fbd9d04829b75d8bb60c0f7c">More...</a><br /></td></tr>
<tr class="separator:aa59e85d9fbd9d04829b75d8bb60c0f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013cdb1fdf81dd099896cf044c468f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a013cdb1fdf81dd099896cf044c468f86">REG_PWM1_ETRG1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C42CU)</td></tr>
<tr class="memdesc:a013cdb1fdf81dd099896cf044c468f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM External Trigger Register (trg_num = 1)  <a href="#a013cdb1fdf81dd099896cf044c468f86">More...</a><br /></td></tr>
<tr class="separator:a013cdb1fdf81dd099896cf044c468f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350115a52c9f8729328f8c8c36965be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a350115a52c9f8729328f8c8c36965be6">REG_PWM1_LEBR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C430U)</td></tr>
<tr class="memdesc:a350115a52c9f8729328f8c8c36965be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Leading-Edge Blanking Register (trg_num = 1)  <a href="#a350115a52c9f8729328f8c8c36965be6">More...</a><br /></td></tr>
<tr class="separator:a350115a52c9f8729328f8c8c36965be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c70820909d4195aab2882409614820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a67c70820909d4195aab2882409614820">REG_PWM1_CMUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C440U)</td></tr>
<tr class="memdesc:a67c70820909d4195aab2882409614820"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Update Register (ch_num = 2)  <a href="#a67c70820909d4195aab2882409614820">More...</a><br /></td></tr>
<tr class="separator:a67c70820909d4195aab2882409614820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1caf9cae14fb9742b588108d8f8dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a8c1caf9cae14fb9742b588108d8f8dd4">REG_PWM1_ETRG2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C44CU)</td></tr>
<tr class="memdesc:a8c1caf9cae14fb9742b588108d8f8dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM External Trigger Register (trg_num = 2)  <a href="#a8c1caf9cae14fb9742b588108d8f8dd4">More...</a><br /></td></tr>
<tr class="separator:a8c1caf9cae14fb9742b588108d8f8dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ee99e3bd8c10599fbb829fcb090283e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#a4ee99e3bd8c10599fbb829fcb090283e">REG_PWM1_LEBR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C450U)</td></tr>
<tr class="memdesc:a4ee99e3bd8c10599fbb829fcb090283e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Leading-Edge Blanking Register (trg_num = 2)  <a href="#a4ee99e3bd8c10599fbb829fcb090283e">More...</a><br /></td></tr>
<tr class="separator:a4ee99e3bd8c10599fbb829fcb090283e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdccad08ed550d866a7d397bb11c1986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__pwm1_8h.xhtml#acdccad08ed550d866a7d397bb11c1986">REG_PWM1_CMUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C460U)</td></tr>
<tr class="memdesc:acdccad08ed550d866a7d397bb11c1986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM1) PWM Channel Mode Update Register (ch_num = 3)  <a href="#acdccad08ed550d866a7d397bb11c1986">More...</a><br /></td></tr>
<tr class="separator:acdccad08ed550d866a7d397bb11c1986"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aecccb4f8031de9524ba4b719b6f99a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecccb4f8031de9524ba4b719b6f99a29">&sect;&nbsp;</a></span>REG_PWM1_CCNT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CCNT0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Counter Register (ch_num = 0) </p>

</div>
</div>
<a id="a7c599b79d1134d46c1f6ca0ab1d69a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c599b79d1134d46c1f6ca0ab1d69a58">&sect;&nbsp;</a></span>REG_PWM1_CCNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CCNT1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C234U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Counter Register (ch_num = 1) </p>

</div>
</div>
<a id="afc902ad9fe0cf40b4810207a3d49fd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc902ad9fe0cf40b4810207a3d49fd94">&sect;&nbsp;</a></span>REG_PWM1_CCNT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CCNT2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Counter Register (ch_num = 2) </p>

</div>
</div>
<a id="af8bee86ad661d700b5e8edee5a25fd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8bee86ad661d700b5e8edee5a25fd5d">&sect;&nbsp;</a></span>REG_PWM1_CCNT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CCNT3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C274U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Counter Register (ch_num = 3) </p>

</div>
</div>
<a id="a57d5a96b92b078fb51410ad6c9c65926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57d5a96b92b078fb51410ad6c9c65926">&sect;&nbsp;</a></span>REG_PWM1_CDTY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTY0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Register (ch_num = 0) </p>

</div>
</div>
<a id="ad91f1ab51a432eab9d8015d7f478f4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91f1ab51a432eab9d8015d7f478f4c5">&sect;&nbsp;</a></span>REG_PWM1_CDTY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTY1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Register (ch_num = 1) </p>

</div>
</div>
<a id="a6801d0c46aa9f1170b398dae77b342e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6801d0c46aa9f1170b398dae77b342e9">&sect;&nbsp;</a></span>REG_PWM1_CDTY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTY2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Register (ch_num = 2) </p>

</div>
</div>
<a id="abe2d0d63692fcd26a68a9ef613e37a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2d0d63692fcd26a68a9ef613e37a3a">&sect;&nbsp;</a></span>REG_PWM1_CDTY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTY3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C264U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Register (ch_num = 3) </p>

</div>
</div>
<a id="a8163db9647b2385f727dbbd3d8466a19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8163db9647b2385f727dbbd3d8466a19">&sect;&nbsp;</a></span>REG_PWM1_CDTYUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTYUPD0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 0) </p>

</div>
</div>
<a id="a31455b68c5e19aa3b94eb452d96debd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31455b68c5e19aa3b94eb452d96debd6">&sect;&nbsp;</a></span>REG_PWM1_CDTYUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTYUPD1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 1) </p>

</div>
</div>
<a id="a2c67b4a5dad4ce9ab11e96de6cdd493c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c67b4a5dad4ce9ab11e96de6cdd493c">&sect;&nbsp;</a></span>REG_PWM1_CDTYUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTYUPD2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C248U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 2) </p>

</div>
</div>
<a id="a0dc5c46225af2847d41e02e6a6f6f031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc5c46225af2847d41e02e6a6f6f031">&sect;&nbsp;</a></span>REG_PWM1_CDTYUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CDTYUPD3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C268U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Duty Cycle Update Register (ch_num = 3) </p>

</div>
</div>
<a id="a09039cf9ae89a057c3a89e42f18c391a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09039cf9ae89a057c3a89e42f18c391a">&sect;&nbsp;</a></span>REG_PWM1_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CLK&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Clock Register </p>

</div>
</div>
<a id="adea41e3832cf882f5dfa4ee008e8a674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea41e3832cf882f5dfa4ee008e8a674">&sect;&nbsp;</a></span>REG_PWM1_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C138U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 0 Mode Register </p>

</div>
</div>
<a id="a880efc3ca6eaa69399a32bf2079ebdac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a880efc3ca6eaa69399a32bf2079ebdac">&sect;&nbsp;</a></span>REG_PWM1_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C148U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 1 Mode Register </p>

</div>
</div>
<a id="a68231cf9af7467230417d036fc0557f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68231cf9af7467230417d036fc0557f6">&sect;&nbsp;</a></span>REG_PWM1_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C158U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 2 Mode Register </p>

</div>
</div>
<a id="abc1e5bcf299dc20640cb767df69da298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc1e5bcf299dc20640cb767df69da298">&sect;&nbsp;</a></span>REG_PWM1_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C168U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 3 Mode Register </p>

</div>
</div>
<a id="a80d9a93f677848cd175e201508114db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d9a93f677848cd175e201508114db5">&sect;&nbsp;</a></span>REG_PWM1_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C178U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 4 Mode Register </p>

</div>
</div>
<a id="a73e311761a2643bfa7c638839fef289b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e311761a2643bfa7c638839fef289b">&sect;&nbsp;</a></span>REG_PWM1_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C188U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 5 Mode Register </p>

</div>
</div>
<a id="ae2cabb9fa5082ca4561fe2efe0416b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2cabb9fa5082ca4561fe2efe0416b72">&sect;&nbsp;</a></span>REG_PWM1_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C198U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 6 Mode Register </p>

</div>
</div>
<a id="a62366e58db9da0e413816899c42cf003"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62366e58db9da0e413816899c42cf003">&sect;&nbsp;</a></span>REG_PWM1_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPM7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C1A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 7 Mode Register </p>

</div>
</div>
<a id="a8ec60b1d8fbfcaf80f09e138348c25c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec60b1d8fbfcaf80f09e138348c25c2">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C13CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 0 Mode Update Register </p>

</div>
</div>
<a id="a8f2bfc42c1978adfa84b3470759cd42f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2bfc42c1978adfa84b3470759cd42f">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C14CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 1 Mode Update Register </p>

</div>
</div>
<a id="aecaa9acd09b952ab4f60af49d566f094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecaa9acd09b952ab4f60af49d566f094">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C15CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 2 Mode Update Register </p>

</div>
</div>
<a id="a5aca248f073530146bf54ed3d7c015b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aca248f073530146bf54ed3d7c015b0">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C16CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 3 Mode Update Register </p>

</div>
</div>
<a id="a1956cbdc147142410109931c7ac877c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1956cbdc147142410109931c7ac877c4">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C17CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 4 Mode Update Register </p>

</div>
</div>
<a id="ae63a1b10c75922e40a77825818f255ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63a1b10c75922e40a77825818f255ac">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C18CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 5 Mode Update Register </p>

</div>
</div>
<a id="a82710253759ceb2750ebb21cbe5f441a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82710253759ceb2750ebb21cbe5f441a">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C19CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 6 Mode Update Register </p>

</div>
</div>
<a id="ae2542bb0d9014cda01a82c48992edd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2542bb0d9014cda01a82c48992edd0d">&sect;&nbsp;</a></span>REG_PWM1_CMPMUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPMUPD7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C1ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 7 Mode Update Register </p>

</div>
</div>
<a id="a62b38313ca7ef8e688a5dbb0117b2a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62b38313ca7ef8e688a5dbb0117b2a2b">&sect;&nbsp;</a></span>REG_PWM1_CMPV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C130U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 0 Value Register </p>

</div>
</div>
<a id="a51b58cd3406cb4d75e3a5efd05af0ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b58cd3406cb4d75e3a5efd05af0ad2">&sect;&nbsp;</a></span>REG_PWM1_CMPV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C140U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 1 Value Register </p>

</div>
</div>
<a id="a7586c5e3d810c0df0f1d8e84c504ce4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7586c5e3d810c0df0f1d8e84c504ce4b">&sect;&nbsp;</a></span>REG_PWM1_CMPV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C150U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 2 Value Register </p>

</div>
</div>
<a id="a870544a8764cf539f74f1f39d3f49c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870544a8764cf539f74f1f39d3f49c57">&sect;&nbsp;</a></span>REG_PWM1_CMPV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C160U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 3 Value Register </p>

</div>
</div>
<a id="a429e3d8d236296ec8203de40b013a548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429e3d8d236296ec8203de40b013a548">&sect;&nbsp;</a></span>REG_PWM1_CMPV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C170U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 4 Value Register </p>

</div>
</div>
<a id="afedfaad9afe5466e89e2317724b986c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afedfaad9afe5466e89e2317724b986c3">&sect;&nbsp;</a></span>REG_PWM1_CMPV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C180U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 5 Value Register </p>

</div>
</div>
<a id="a57a76e928cb00d32d1d3f96bce2909e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a76e928cb00d32d1d3f96bce2909e2">&sect;&nbsp;</a></span>REG_PWM1_CMPV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C190U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 6 Value Register </p>

</div>
</div>
<a id="afd123675bd1c53cbe0f63e2a54f23f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd123675bd1c53cbe0f63e2a54f23f19">&sect;&nbsp;</a></span>REG_PWM1_CMPV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPV7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C1A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 7 Value Register </p>

</div>
</div>
<a id="aa75781fdd0da2e697d1ab29c525e69cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75781fdd0da2e697d1ab29c525e69cc">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C134U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 0 Value Update Register </p>

</div>
</div>
<a id="a38e41c091fdf58d8c59e27aa78cf1018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e41c091fdf58d8c59e27aa78cf1018">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C144U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 1 Value Update Register </p>

</div>
</div>
<a id="a67f11aa53dfd2cf3261efcef5f33611c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f11aa53dfd2cf3261efcef5f33611c">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C154U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 2 Value Update Register </p>

</div>
</div>
<a id="a764363b121bca316ca94c57966d32da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764363b121bca316ca94c57966d32da9">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C164U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 3 Value Update Register </p>

</div>
</div>
<a id="a901a7469eac2231a80b0592afb73f71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901a7469eac2231a80b0592afb73f71c">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD4&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C174U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 4 Value Update Register </p>

</div>
</div>
<a id="a46dd22a3b36196a55f53c235f664219d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46dd22a3b36196a55f53c235f664219d">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD5&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C184U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 5 Value Update Register </p>

</div>
</div>
<a id="a7fea895e53af903141605664d0cb36bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fea895e53af903141605664d0cb36bc">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD6&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C194U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 6 Value Update Register </p>

</div>
</div>
<a id="a5d1fd4b076431efcfc9589c538432282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1fd4b076431efcfc9589c538432282">&sect;&nbsp;</a></span>REG_PWM1_CMPVUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMPVUPD7&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C1A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Comparison 7 Value Update Register </p>

</div>
</div>
<a id="a950c7d5d5a8bab56725ad6a686acb9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950c7d5d5a8bab56725ad6a686acb9bb">&sect;&nbsp;</a></span>REG_PWM1_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMR0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Register (ch_num = 0) </p>

</div>
</div>
<a id="ab4e47c2fa2ef495f30018d33779be32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e47c2fa2ef495f30018d33779be32d">&sect;&nbsp;</a></span>REG_PWM1_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Register (ch_num = 1) </p>

</div>
</div>
<a id="aab1e71a1fac0c4b44cb55f9821b87718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab1e71a1fac0c4b44cb55f9821b87718">&sect;&nbsp;</a></span>REG_PWM1_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Register (ch_num = 2) </p>

</div>
</div>
<a id="a85ec17de11f3c8f09501f2aea358ff15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85ec17de11f3c8f09501f2aea358ff15">&sect;&nbsp;</a></span>REG_PWM1_CMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMR3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C260U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Register (ch_num = 3) </p>

</div>
</div>
<a id="a991370daf582f89b74c10767e6ee55d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991370daf582f89b74c10767e6ee55d8">&sect;&nbsp;</a></span>REG_PWM1_CMUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMUPD0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Update Register (ch_num = 0) </p>

</div>
</div>
<a id="aa59e85d9fbd9d04829b75d8bb60c0f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59e85d9fbd9d04829b75d8bb60c0f7c">&sect;&nbsp;</a></span>REG_PWM1_CMUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMUPD1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C420U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Update Register (ch_num = 1) </p>

</div>
</div>
<a id="a67c70820909d4195aab2882409614820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c70820909d4195aab2882409614820">&sect;&nbsp;</a></span>REG_PWM1_CMUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMUPD2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C440U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Update Register (ch_num = 2) </p>

</div>
</div>
<a id="acdccad08ed550d866a7d397bb11c1986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdccad08ed550d866a7d397bb11c1986">&sect;&nbsp;</a></span>REG_PWM1_CMUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CMUPD3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C460U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Mode Update Register (ch_num = 3) </p>

</div>
</div>
<a id="a5b1538978b71581bf83b69c9b18d7150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1538978b71581bf83b69c9b18d7150">&sect;&nbsp;</a></span>REG_PWM1_CPRD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRD0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C20CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Register (ch_num = 0) </p>

</div>
</div>
<a id="a952f1e3a6467e7e6c35c27ed907c28f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952f1e3a6467e7e6c35c27ed907c28f8">&sect;&nbsp;</a></span>REG_PWM1_CPRD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRD1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C22CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Register (ch_num = 1) </p>

</div>
</div>
<a id="af2dcd95af2192fbdf6b1865e7f7e863c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2dcd95af2192fbdf6b1865e7f7e863c">&sect;&nbsp;</a></span>REG_PWM1_CPRD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRD2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C24CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Register (ch_num = 2) </p>

</div>
</div>
<a id="aae600cfd5d056123d90db72638846977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae600cfd5d056123d90db72638846977">&sect;&nbsp;</a></span>REG_PWM1_CPRD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRD3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C26CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Register (ch_num = 3) </p>

</div>
</div>
<a id="af32f4e3207077fcb7816d33637d0e69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32f4e3207077fcb7816d33637d0e69e">&sect;&nbsp;</a></span>REG_PWM1_CPRDUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRDUPD0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Update Register (ch_num = 0) </p>

</div>
</div>
<a id="a8d84a01de4b0d90a79a78b926d211f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d84a01de4b0d90a79a78b926d211f2b">&sect;&nbsp;</a></span>REG_PWM1_CPRDUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRDUPD1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C230U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Update Register (ch_num = 1) </p>

</div>
</div>
<a id="a8dca3d1bba5c202a84738d19b145aa0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dca3d1bba5c202a84738d19b145aa0f">&sect;&nbsp;</a></span>REG_PWM1_CPRDUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRDUPD2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C250U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Update Register (ch_num = 2) </p>

</div>
</div>
<a id="abf6f44d2df28390d436979600a64e029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6f44d2df28390d436979600a64e029">&sect;&nbsp;</a></span>REG_PWM1_CPRDUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_CPRDUPD3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C270U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Period Update Register (ch_num = 3) </p>

</div>
</div>
<a id="a2a5e79ecbf206d48e791a8fe4406e287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5e79ecbf206d48e791a8fe4406e287">&sect;&nbsp;</a></span>REG_PWM1_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DIS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Disable Register </p>

</div>
</div>
<a id="a5e577be92bb2f0721743d2799eb40cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e577be92bb2f0721743d2799eb40cef">&sect;&nbsp;</a></span>REG_PWM1_DMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DMAR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM DMA Register </p>

</div>
</div>
<a id="acdcb60535f0d011430b4dfd8bddb1dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdcb60535f0d011430b4dfd8bddb1dad">&sect;&nbsp;</a></span>REG_PWM1_DT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DT0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Register (ch_num = 0) </p>

</div>
</div>
<a id="ad70636f99da2fb03fea8d574cb30a67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad70636f99da2fb03fea8d574cb30a67e">&sect;&nbsp;</a></span>REG_PWM1_DT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DT1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C238U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Register (ch_num = 1) </p>

</div>
</div>
<a id="a50a5a19631a69d57e5670c08345ef133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a5a19631a69d57e5670c08345ef133">&sect;&nbsp;</a></span>REG_PWM1_DT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DT2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Register (ch_num = 2) </p>

</div>
</div>
<a id="a716766ebb4c0005bd261ed71eced7c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716766ebb4c0005bd261ed71eced7c92">&sect;&nbsp;</a></span>REG_PWM1_DT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DT3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C278U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Register (ch_num = 3) </p>

</div>
</div>
<a id="aa95c9e319b2a8a5ae6746eda5df7fe18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95c9e319b2a8a5ae6746eda5df7fe18">&sect;&nbsp;</a></span>REG_PWM1_DTUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DTUPD0&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C21CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Update Register (ch_num = 0) </p>

</div>
</div>
<a id="ae9cb3b574ef27533aef091946a12d74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9cb3b574ef27533aef091946a12d74c">&sect;&nbsp;</a></span>REG_PWM1_DTUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DTUPD1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C23CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Update Register (ch_num = 1) </p>

</div>
</div>
<a id="a64bee5c0acc7b96ea7a6f28a98a34ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bee5c0acc7b96ea7a6f28a98a34ed8">&sect;&nbsp;</a></span>REG_PWM1_DTUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DTUPD2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C25CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Update Register (ch_num = 2) </p>

</div>
</div>
<a id="abfbdb058d3f1e135dd59a510acb71c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfbdb058d3f1e135dd59a510acb71c5d">&sect;&nbsp;</a></span>REG_PWM1_DTUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_DTUPD3&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C27CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Channel Dead Time Update Register (ch_num = 3) </p>

</div>
</div>
<a id="af2e5721faa4201523dadb5efc5ea5d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2e5721faa4201523dadb5efc5ea5d1b">&sect;&nbsp;</a></span>REG_PWM1_ELMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_ELMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C07CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Event Line 0 Mode Register </p>

</div>
</div>
<a id="a5c9e323d72d5c6778a602f66e4fb5962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c9e323d72d5c6778a602f66e4fb5962">&sect;&nbsp;</a></span>REG_PWM1_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_ENA&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Enable Register </p>

</div>
</div>
<a id="a013cdb1fdf81dd099896cf044c468f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013cdb1fdf81dd099896cf044c468f86">&sect;&nbsp;</a></span>REG_PWM1_ETRG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_ETRG1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C42CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM External Trigger Register (trg_num = 1) </p>

</div>
</div>
<a id="a8c1caf9cae14fb9742b588108d8f8dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1caf9cae14fb9742b588108d8f8dd4">&sect;&nbsp;</a></span>REG_PWM1_ETRG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_ETRG2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C44CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM External Trigger Register (trg_num = 2) </p>

</div>
</div>
<a id="ab547fb76103d50c6407eca6a6d7809a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab547fb76103d50c6407eca6a6d7809a2">&sect;&nbsp;</a></span>REG_PWM1_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_FCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Fault Clear Register </p>

</div>
</div>
<a id="a62f8f23d5fecedaa3fc5f7bf395764cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f8f23d5fecedaa3fc5f7bf395764cd">&sect;&nbsp;</a></span>REG_PWM1_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_FMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C05CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Fault Mode Register </p>

</div>
</div>
<a id="a6060ff476e974a61ca47b44b742e8f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6060ff476e974a61ca47b44b742e8f87">&sect;&nbsp;</a></span>REG_PWM1_FPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_FPE&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C06CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Fault Protection Enable Register </p>

</div>
</div>
<a id="a549e1654b69448f80250869dd61caaa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549e1654b69448f80250869dd61caaa6">&sect;&nbsp;</a></span>REG_PWM1_FPV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_FPV1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Fault Protection Value Register 1 </p>

</div>
</div>
<a id="a3c2ee629dc1829d860f22c29a3d26239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2ee629dc1829d860f22c29a3d26239">&sect;&nbsp;</a></span>REG_PWM1_FPV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_FPV2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C0C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Fault Protection Value 2 Register </p>

</div>
</div>
<a id="a560947ef9d056ef1f2a141b3c928ffcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a560947ef9d056ef1f2a141b3c928ffcf">&sect;&nbsp;</a></span>REG_PWM1_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_FSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Fault Status Register </p>

</div>
</div>
<a id="a09e39c17c3664865e47a9c4f89761f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e39c17c3664865e47a9c4f89761f2c">&sect;&nbsp;</a></span>REG_PWM1_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_IDR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Disable Register 1 </p>

</div>
</div>
<a id="aa7031395b576dde3df025520335c48ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7031395b576dde3df025520335c48ee">&sect;&nbsp;</a></span>REG_PWM1_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_IDR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Disable Register 2 </p>

</div>
</div>
<a id="ab6aa0a414593d73a62d70c09004ac046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6aa0a414593d73a62d70c09004ac046">&sect;&nbsp;</a></span>REG_PWM1_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_IER1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Enable Register 1 </p>

</div>
</div>
<a id="a373111050c2def6b1669704f6bd9abfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373111050c2def6b1669704f6bd9abfb">&sect;&nbsp;</a></span>REG_PWM1_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_IER2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Enable Register 2 </p>

</div>
</div>
<a id="a448de6ecd1a9f6804c729c08f42a7c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a448de6ecd1a9f6804c729c08f42a7c0a">&sect;&nbsp;</a></span>REG_PWM1_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_IMR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Mask Register 1 </p>

</div>
</div>
<a id="a1653440dcaeb9ecb5b61eee1842c2cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1653440dcaeb9ecb5b61eee1842c2cdf">&sect;&nbsp;</a></span>REG_PWM1_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_IMR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C03CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Mask Register 2 </p>

</div>
</div>
<a id="a64ea2b51b6c98c76193400dc38992bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64ea2b51b6c98c76193400dc38992bfc">&sect;&nbsp;</a></span>REG_PWM1_ISR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_ISR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C01CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Status Register 1 </p>

</div>
</div>
<a id="a0193855a1eaedd445593b9cdd6e5e45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0193855a1eaedd445593b9cdd6e5e45c">&sect;&nbsp;</a></span>REG_PWM1_ISR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_ISR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Interrupt Status Register 2 </p>

</div>
</div>
<a id="a350115a52c9f8729328f8c8c36965be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a350115a52c9f8729328f8c8c36965be6">&sect;&nbsp;</a></span>REG_PWM1_LEBR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_LEBR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Leading-Edge Blanking Register (trg_num = 1) </p>

</div>
</div>
<a id="a4ee99e3bd8c10599fbb829fcb090283e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ee99e3bd8c10599fbb829fcb090283e">&sect;&nbsp;</a></span>REG_PWM1_LEBR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_LEBR2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C450U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Leading-Edge Blanking Register (trg_num = 2) </p>

</div>
</div>
<a id="a731c86c413ff4798cd3cefee8ce97845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a731c86c413ff4798cd3cefee8ce97845">&sect;&nbsp;</a></span>REG_PWM1_OOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_OOV&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Output Override Value Register </p>

</div>
</div>
<a id="a9feb0c822b8740d40fe32e6e115d8904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9feb0c822b8740d40fe32e6e115d8904">&sect;&nbsp;</a></span>REG_PWM1_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_OS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Output Selection Register </p>

</div>
</div>
<a id="aa7c2b88103716b6ce82a5f47de989cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c2b88103716b6ce82a5f47de989cfa">&sect;&nbsp;</a></span>REG_PWM1_OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_OSC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Output Selection Clear Register </p>

</div>
</div>
<a id="aa842c159c3cf6df331ed4cfd28a427dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa842c159c3cf6df331ed4cfd28a427dd">&sect;&nbsp;</a></span>REG_PWM1_OSCUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_OSCUPD&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Output Selection Clear Update Register </p>

</div>
</div>
<a id="ae9bd1a075465d8bd995b433ecef0a525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9bd1a075465d8bd995b433ecef0a525">&sect;&nbsp;</a></span>REG_PWM1_OSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_OSS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C04CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Output Selection Set Register </p>

</div>
</div>
<a id="a46bf8243971730a30e28a9c5c9a8a27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bf8243971730a30e28a9c5c9a8a27c">&sect;&nbsp;</a></span>REG_PWM1_OSSUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_OSSUPD&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Output Selection Set Update Register </p>

</div>
</div>
<a id="a70ebe8a0ac03b271bdb57d88b1e96837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ebe8a0ac03b271bdb57d88b1e96837">&sect;&nbsp;</a></span>REG_PWM1_SCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SCM&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Sync Channels Mode Register </p>

</div>
</div>
<a id="aec7c90027563f826815ee4f36c14cb01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec7c90027563f826815ee4f36c14cb01">&sect;&nbsp;</a></span>REG_PWM1_SCUC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SCUC&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Sync Channels Update Control Register </p>

</div>
</div>
<a id="a7ec5be5502224a13baef50ed03f25edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec5be5502224a13baef50ed03f25edb">&sect;&nbsp;</a></span>REG_PWM1_SCUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SCUP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C02CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Sync Channels Update Period Register </p>

</div>
</div>
<a id="a3e89bbe8017829f9e46efcb4a7463750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e89bbe8017829f9e46efcb4a7463750">&sect;&nbsp;</a></span>REG_PWM1_SCUPUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SCUPUPD&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Sync Channels Update Period Update Register </p>

</div>
</div>
<a id="a85344a46f7c10269e2154ed0761a79e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85344a46f7c10269e2154ed0761a79e9">&sect;&nbsp;</a></span>REG_PWM1_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SMMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C0B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Stepper Motor Mode Register </p>

</div>
</div>
<a id="a5b4e2c6289a306cde9864484f65fedb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b4e2c6289a306cde9864484f65fedb1">&sect;&nbsp;</a></span>REG_PWM1_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C00CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Status Register </p>

</div>
</div>
<a id="ae3b0bf2c0bfdeaffab67626217ef9827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b0bf2c0bfdeaffab67626217ef9827">&sect;&nbsp;</a></span>REG_PWM1_SSPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SSPR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4005C0A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Spread Spectrum Register </p>

</div>
</div>
<a id="a7987be4708d11f9dfcbdbb3aac8b0621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7987be4708d11f9dfcbdbb3aac8b0621">&sect;&nbsp;</a></span>REG_PWM1_SSPUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_SSPUP&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C0A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Spread Spectrum Update Register </p>

</div>
</div>
<a id="a68323d20102fcf685dfef7be5e94f1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68323d20102fcf685dfef7be5e94f1a7">&sect;&nbsp;</a></span>REG_PWM1_WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_WPCR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4005C0E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Write Protection Control Register </p>

</div>
</div>
<a id="a51513e8f84349a5252187bc68b96389c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51513e8f84349a5252187bc68b96389c">&sect;&nbsp;</a></span>REG_PWM1_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM1_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4005C0E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM1) PWM Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
