#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000022ad660 .scope module, "ICARUS_TB" "ICARUS_TB" 2 5;
 .timescale -8 -9;
v0000000002306590_0 .var "clk", 0 0;
v0000000002306630_0 .net "clock_100Hz", 0 0, v0000000002294a40_0;  1 drivers
v0000000002306810_0 .net "clock_100kHz", 0 0, v0000000002294ae0_0;  1 drivers
v00000000023063b0_0 .net "clock_10Hz", 0 0, v00000000023053c0_0;  1 drivers
v00000000023068b0_0 .net "clock_10kHz", 0 0, v0000000002305460_0;  1 drivers
v0000000002305eb0_0 .net "clock_1Hz", 0 0, v0000000002305500_0;  1 drivers
v0000000002305f50_0 .net "clock_1MHz", 0 0, v00000000023055a0_0;  1 drivers
v0000000002306090_0 .net "clock_1kHz", 0 0, v0000000002305640_0;  1 drivers
v0000000002305ff0_0 .net "clock_500Hz", 0 0, v00000000023056e0_0;  1 drivers
v0000000002306270_0 .net "clock_500kHz", 0 0, v0000000002305780_0;  1 drivers
v0000000002306950_0 .net "clock_50Hz", 0 0, v0000000002305820_0;  1 drivers
v0000000002308500_0 .net "clock_50kHz", 0 0, v00000000023058c0_0;  1 drivers
v00000000023088c0_0 .net "clock_5Hz", 0 0, v0000000002305960_0;  1 drivers
v0000000002308640_0 .net "clock_5MHz", 0 0, v0000000002305a00_0;  1 drivers
v0000000002308320_0 .net "clock_5kHz", 0 0, v0000000002305aa0_0;  1 drivers
S_00000000022947c0 .scope module, "clock_generator" "CLOCK_GENERATOR" 2 35, 3 1 0, S_00000000022ad660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "CLOCK_5MHz"
    .port_info 2 /OUTPUT 1 "CLOCK_1MHz"
    .port_info 3 /OUTPUT 1 "CLOCK_500kHz"
    .port_info 4 /OUTPUT 1 "CLOCK_100kHz"
    .port_info 5 /OUTPUT 1 "CLOCK_50kHz"
    .port_info 6 /OUTPUT 1 "CLOCK_10kHz"
    .port_info 7 /OUTPUT 1 "CLOCK_5kHz"
    .port_info 8 /OUTPUT 1 "CLOCK_1kHz"
    .port_info 9 /OUTPUT 1 "CLOCK_500Hz"
    .port_info 10 /OUTPUT 1 "CLOCK_100Hz"
    .port_info 11 /OUTPUT 1 "CLOCK_50Hz"
    .port_info 12 /OUTPUT 1 "CLOCK_10Hz"
    .port_info 13 /OUTPUT 1 "CLOCK_5Hz"
    .port_info 14 /OUTPUT 1 "CLOCK_1Hz"
v00000000022ad7e0_0 .net "CLK", 0 0, v0000000002306590_0;  1 drivers
v0000000002294a40_0 .var "CLOCK_100Hz", 0 0;
v0000000002294ae0_0 .var "CLOCK_100kHz", 0 0;
v00000000023053c0_0 .var "CLOCK_10Hz", 0 0;
v0000000002305460_0 .var "CLOCK_10kHz", 0 0;
v0000000002305500_0 .var "CLOCK_1Hz", 0 0;
v00000000023055a0_0 .var "CLOCK_1MHz", 0 0;
v0000000002305640_0 .var "CLOCK_1kHz", 0 0;
v00000000023056e0_0 .var "CLOCK_500Hz", 0 0;
v0000000002305780_0 .var "CLOCK_500kHz", 0 0;
v0000000002305820_0 .var "CLOCK_50Hz", 0 0;
v00000000023058c0_0 .var "CLOCK_50kHz", 0 0;
v0000000002305960_0 .var "CLOCK_5Hz", 0 0;
v0000000002305a00_0 .var "CLOCK_5MHz", 0 0;
v0000000002305aa0_0 .var "CLOCK_5kHz", 0 0;
v00000000023066d0_0 .var "counter1", 31 0;
v0000000002306450_0 .var "counter10", 31 0;
v0000000002305b90_0 .var "counter100", 31 0;
v00000000023069f0_0 .var "counter100k", 31 0;
v00000000023061d0_0 .var "counter10k", 31 0;
v0000000002305d70_0 .var "counter1M", 31 0;
v0000000002306130_0 .var "counter1k", 31 0;
v0000000002305e10_0 .var "counter5", 31 0;
v0000000002306a90_0 .var "counter50", 31 0;
v0000000002305c30_0 .var "counter500", 31 0;
v0000000002306770_0 .var "counter500k", 31 0;
v0000000002305cd0_0 .var "counter50k", 31 0;
v00000000023064f0_0 .var "counter5M", 31 0;
v0000000002306310_0 .var "counter5k", 31 0;
E_00000000022ad2c0 .event posedge, v00000000022ad7e0_0;
    .scope S_00000000022947c0;
T_0 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023064f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305d70_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306770_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023069f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305cd0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023061d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306310_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306130_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305c30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305b90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306450_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023066d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000023055a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002294ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000023058c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000023056e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002294a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000023053c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002305500_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000022947c0;
T_1 ;
    %wait E_00000000022ad2c0;
    %load/vec4 v00000000023064f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000023064f0_0, 0;
    %load/vec4 v0000000002305d70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002305d70_0, 0;
    %load/vec4 v0000000002306770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002306770_0, 0;
    %load/vec4 v00000000023069f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000023069f0_0, 0;
    %load/vec4 v0000000002305cd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002305cd0_0, 0;
    %load/vec4 v00000000023061d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000023061d0_0, 0;
    %load/vec4 v0000000002306310_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002306310_0, 0;
    %load/vec4 v0000000002306130_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002306130_0, 0;
    %load/vec4 v0000000002305c30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002305c30_0, 0;
    %load/vec4 v0000000002305b90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002305b90_0, 0;
    %load/vec4 v0000000002306a90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002306a90_0, 0;
    %load/vec4 v0000000002306450_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002306450_0, 0;
    %load/vec4 v0000000002305e10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000002305e10_0, 0;
    %load/vec4 v00000000023066d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000023066d0_0, 0;
    %load/vec4 v00000000023064f0_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023064f0_0, 0;
    %load/vec4 v0000000002305a00_0;
    %nor/r;
    %assign/vec4 v0000000002305a00_0, 0;
T_1.0 ;
    %load/vec4 v0000000002305d70_0;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305d70_0, 0;
    %load/vec4 v00000000023055a0_0;
    %nor/r;
    %assign/vec4 v00000000023055a0_0, 0;
T_1.2 ;
    %load/vec4 v0000000002306770_0;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306770_0, 0;
    %load/vec4 v0000000002305780_0;
    %nor/r;
    %assign/vec4 v0000000002305780_0, 0;
T_1.4 ;
    %load/vec4 v00000000023069f0_0;
    %cmpi/e 250, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023069f0_0, 0;
    %load/vec4 v0000000002294ae0_0;
    %nor/r;
    %assign/vec4 v0000000002294ae0_0, 0;
T_1.6 ;
    %load/vec4 v0000000002305cd0_0;
    %cmpi/e 500, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305cd0_0, 0;
    %load/vec4 v00000000023058c0_0;
    %nor/r;
    %assign/vec4 v00000000023058c0_0, 0;
T_1.8 ;
    %load/vec4 v00000000023061d0_0;
    %cmpi/e 2500, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023061d0_0, 0;
    %load/vec4 v0000000002305460_0;
    %nor/r;
    %assign/vec4 v0000000002305460_0, 0;
T_1.10 ;
    %load/vec4 v0000000002306310_0;
    %cmpi/e 5000, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306310_0, 0;
    %load/vec4 v0000000002305aa0_0;
    %nor/r;
    %assign/vec4 v0000000002305aa0_0, 0;
T_1.12 ;
    %load/vec4 v0000000002306130_0;
    %cmpi/e 25000, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306130_0, 0;
    %load/vec4 v0000000002305640_0;
    %nor/r;
    %assign/vec4 v0000000002305640_0, 0;
T_1.14 ;
    %load/vec4 v0000000002305c30_0;
    %cmpi/e 50000, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305c30_0, 0;
    %load/vec4 v00000000023056e0_0;
    %nor/r;
    %assign/vec4 v00000000023056e0_0, 0;
T_1.16 ;
    %load/vec4 v0000000002305b90_0;
    %cmpi/e 250000, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305b90_0, 0;
    %load/vec4 v0000000002294a40_0;
    %nor/r;
    %assign/vec4 v0000000002294a40_0, 0;
T_1.18 ;
    %load/vec4 v0000000002306a90_0;
    %cmpi/e 500000, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306a90_0, 0;
    %load/vec4 v0000000002305820_0;
    %nor/r;
    %assign/vec4 v0000000002305820_0, 0;
T_1.20 ;
    %load/vec4 v0000000002306450_0;
    %cmpi/e 2500000, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002306450_0, 0;
    %load/vec4 v00000000023053c0_0;
    %nor/r;
    %assign/vec4 v00000000023053c0_0, 0;
T_1.22 ;
    %load/vec4 v0000000002305e10_0;
    %cmpi/e 5000000, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000000002305e10_0, 0;
    %load/vec4 v0000000002305960_0;
    %nor/r;
    %assign/vec4 v0000000002305960_0, 0;
T_1.24 ;
    %load/vec4 v00000000023066d0_0;
    %cmpi/e 25000000, 0, 32;
    %jmp/0xz  T_1.26, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v00000000023066d0_0, 0;
    %load/vec4 v0000000002305500_0;
    %nor/r;
    %assign/vec4 v0000000002305500_0, 0;
T_1.26 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000022ad660;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002306590_0, 0;
    %vpi_call 2 27 "$dumpfile", "vcd\134icarus_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000022ad660 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000022ad660;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0000000002306590_0;
    %nor/r;
    %assign/vec4 v0000000002306590_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ICARUS_TB.v";
    "./CLOCK_GENERATOR.v";
