Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1ccc8a5ca3fc4a9e907576279b36e7e3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'resetval' [/home/samarth/processor/processor.srcs/sources_1/new/acc.v:26]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'resetval' [/home/samarth/processor/processor.srcs/sources_1/new/register_bank.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [/home/samarth/processor/processor.srcs/sources_1/new/ext.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instructions
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.register_bank_default
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.ext
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
