//
// Copyright (c) 2017 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

// SDRAM PMC register generated by tool warmboot_code_gen
// LPDDR2 only
#define SCRATCH_SCRATCH_100_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_MA_RANGE   7: 0
// LPDDR2 only
#define SCRATCH_SCRATCH_100_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_OP_RANGE  15: 8
// LPDDR2 only
#define SCRATCH_SCRATCH_100_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_MA_RANGE        23:16
// LPDDR2 only
#define SCRATCH_SCRATCH_100_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE        31:24
// DDR3 only
#define SCRATCH_SCRATCH_100_0_EMC_MRS_0_MRS_ADR_RANGE                       13: 0
// DDR3 only
#define SCRATCH_SCRATCH_100_0_EMC_EMRS_0_EMRS_ADR_RANGE                     27:14
// DDR3 only
#define SCRATCH_SCRATCH_100_0_EMC_MRS_0_MRS_BA_RANGE                        29:28
// DDR3 only
#define SCRATCH_SCRATCH_100_0_EMC_EMRS_0_EMRS_BA_RANGE                      31:30

// LPDDR2 only
#define SCRATCH_SCRATCH_101_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_DEV_SELECTN_RANGE\
                                                                             1: 0
// LPDDR2 only
#define SCRATCH_SCRATCH_101_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_DEV_SELECTN_RANGE\
                                                                             3: 2
// LPDDR2 only
#define SCRATCH_SCRATCH_101_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_LONG_CNT_RANGE\
                                                                             4: 4
// LPDDR2 only
#define SCRATCH_SCRATCH_101_0_EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_EXT_CNT_RANGE\
                                                                             5: 5
// LPDDR2 only
#define SCRATCH_SCRATCH_101_0_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_LONG_CNT_RANGE\
                                                                             6: 6
// LPDDR2 only
#define SCRATCH_SCRATCH_101_0_EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_EXT_CNT_RANGE\
                                                                             7: 7
#define SCRATCH_SCRATCH_101_0_CLK_RST_CONTROLLER_PLLM_MISC1_ALIAS_0_PLLM_SETUP_RANGE\
                                                                            31: 8

#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE\
                                                                             7: 0
#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_DIVISOR_RANGE\
                                                                            15: 8
#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE\
                                                                            18:16
#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_SRC_RANGE\
                                                                            21:19
#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_DDLL_CLK_SEL_RANGE\
                                                                            23:22
#define SCRATCH_SCRATCH_102_0_PMC_IMPL_DDR_VDDP_SEL_0_DATA_RANGE            25:24
#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG14V_CTRL_RANGE\
                                                                            27:26
#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG10V_CTRL_RANGE\
                                                                            29:28
#define SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_PTS_RANGE\
                                                                            31:30

#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KCP_RANGE\
                                                                             1: 0
#define SCRATCH_SCRATCH_103_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE\
                                                                             3: 2
#define SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_RANGE           4: 4
#define SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_RANGE          5: 5
#define SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_COMP_RANGE      6: 6
#define SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_COMP_RANGE     7: 7
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_CLK_DIV2_EN_RANGE\
                                                                             8: 8
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_MC_EMC_SAME_FREQ_RANGE\
                                                                             9: 9
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE\
                                                                            10:10
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLC_OUT_FOR_EMC_EN_RANGE\
                                                                            11:11
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_USE_32KHZ_AS_CLK_M_RANGE\
                                                                            12:12
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_FORCE_CC_TRIGGER_RANGE\
                                                                            13:13
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_OVERRIDE_SYNCMUX_RANGE\
                                                                            14:14
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VCO_SEL_RANGE\
                                                                            15:15
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_SYNC_MUX_CTRL_RANGE\
                                                                            16:16
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_ENABLE_SW_OVERRIDE_RANGE\
                                                                            17:17
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_IDDQ_RANGE\
                                                                            18:18
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_EN_LCKDET_RANGE\
                                                                            19:19
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_LOCK_OVERRIDE_RANGE\
                                                                            20:20
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KVCO_RANGE\
                                                                            21:21
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSB_RANGE\
                                                                            22:22
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC3_RANGE\
                                                                            23:23
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_IOBIST_RANGE\
                                                                            24:24
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_LATENCY_RANGE\
                                                                            25:25
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE\
                                                                            26:26
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE\
                                                                            27:27
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE\
                                                                            28:28
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE\
                                                                            29:29
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE\
                                                                            30:30
#define SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_MCHUB_CLK_RATIO_RANGE\
                                                                            31:31

#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_EMCHUB_CLK_SEL_RANGE\
                                                                             0: 0
#define SCRATCH_SCRATCH_104_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE   1: 1
#define SCRATCH_SCRATCH_104_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE\
                                                                             2: 2
#define SCRATCH_SCRATCH_104_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE\
                                                                             3: 3
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CCPA_RANGE\
                                                                             4: 4
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CDPA_RANGE\
                                                                             5: 5
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CEPA_RANGE\
                                                                             6: 6
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CFPA_RANGE\
                                                                             7: 7
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSA_RANGE\
                                                                             8: 8
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC1_RANGE\
                                                                             9: 9
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_IOBIST_RANGE\
                                                                            10:10
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_LATENCY_RANGE\
                                                                            11:11
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE\
                                                                            12:12
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE\
                                                                            13:13
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CBPA_RANGE\
                                                                            14:14
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CAPA_RANGE\
                                                                            15:15
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE\
                                                                            16:16
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE\
                                                                            17:17
#define SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE\
                                                                            18:18
#define SCRATCH_SCRATCH_104_0_MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_RANGE\
                                                                            24:19
#define SCRATCH_SCRATCH_104_0_MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_RANGE\
                                                                            30:25
#define SCRATCH_SCRATCH_104_0_MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_DISABLE_CNT_EVENT_RANGE\
                                                                            31:31

#define EMC_MRW6_0_31_0_RANGE                                               31:0
// LPDDR2 only
#define SCRATCH_SCRATCH_105_0_EMC_MRW6_0_31_0_RANGE                         31: 0
// DDR3 only
#define SCRATCH_SCRATCH_105_0_EMC_EMRS2_0_EMRS2_ADR_RANGE                   13: 0
// DDR3 only
#define SCRATCH_SCRATCH_105_0_EMC_EMRS3_0_EMRS3_ADR_RANGE                   27:14
// DDR3 only
#define SCRATCH_SCRATCH_105_0_EMC_EMRS2_0_EMRS2_BA_RANGE                    29:28
// DDR3 only
#define SCRATCH_SCRATCH_105_0_EMC_EMRS3_0_EMRS3_BA_RANGE                    31:30

#define EMC_MRW8_0_31_0_RANGE                                               31:0
// LPDDR2 only
#define SCRATCH_SCRATCH_106_0_EMC_MRW8_0_31_0_RANGE                         31: 0
// DDR3 only
#define SCRATCH_SCRATCH_106_0_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_ADR_RANGE       13: 0
#define EMC_MRS_0_31_26_RANGE                                               31:26
// DDR3 only
#define SCRATCH_SCRATCH_106_0_EMC_MRS_0_31_26_RANGE                         19:14
#define EMC_EMRS_0_31_26_RANGE                                              31:26
// DDR3 only
#define SCRATCH_SCRATCH_106_0_EMC_EMRS_0_31_26_RANGE                        25:20
#define EMC_EMRS2_0_31_26_RANGE                                             31:26
// DDR3 only
#define SCRATCH_SCRATCH_106_0_EMC_EMRS2_0_31_26_RANGE                       31:26

#define EMC_MRW10_0_31_0_RANGE                                              31:0
// LPDDR2 only
#define SCRATCH_SCRATCH_107_0_EMC_MRW10_0_31_0_RANGE                        31: 0
#define EMC_EMRS3_0_31_26_RANGE                                             31:26
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_EMRS3_0_31_26_RANGE                        5: 0
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_DEV_SELECTN_RANGE\
                                                                             7: 6
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_WARM_BOOT_MRS_EXTRA_0_MRS_BA_RANGE         9: 8
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE\
                                                                            11:10
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_EXT_CNT_RANGE\
                                                                            12:12
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_LONG_CNT_RANGE\
                                                                            13:13
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE  14:14
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE\
                                                                            15:15
// DDR3 only
#define SCRATCH_SCRATCH_107_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE\
                                                                            16:16

#define EMC_MRW12_0_31_0_RANGE                                              31:0
// LPDDR2 only
#define SCRATCH_SCRATCH_108_0_EMC_MRW12_0_31_0_RANGE                        31: 0

#define EMC_MRW13_0_31_0_RANGE                                              31:0
// LPDDR2 only
#define SCRATCH_SCRATCH_109_0_EMC_MRW13_0_31_0_RANGE                        31: 0

#define EMC_MRW14_0_31_0_RANGE                                              31:0
// LPDDR2 only
#define SCRATCH_SCRATCH_110_0_EMC_MRW14_0_31_0_RANGE                        31: 0

// LPDDR2 only
#define SCRATCH_SCRATCH_111_0_EMC_MRW_0_MRW_OP_RANGE                         7: 0
#define EMC_MRW_0_31_16_RANGE                                               31:16
// LPDDR2 only
#define SCRATCH_SCRATCH_111_0_EMC_MRW_0_31_16_RANGE                         23: 8
#define SCRATCH_SCRATCH_111_0_MC_EMEM_ARB_TIMING_RC_0_RC_RANGE              31:24

// LPDDR2 only
#define SCRATCH_SCRATCH_112_0_EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE         7: 0
#define EMC_WARM_BOOT_MRW_EXTRA_0_31_16_RANGE                               31:16
// LPDDR2 only
#define SCRATCH_SCRATCH_112_0_EMC_WARM_BOOT_MRW_EXTRA_0_31_16_RANGE         23: 8
#define SCRATCH_SCRATCH_112_0_MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE    31:24

// LPDDR2 only
#define SCRATCH_SCRATCH_113_0_EMC_MRW2_0_MRW2_OP_RANGE                       7: 0
#define EMC_MRW2_0_31_16_RANGE                                              31:16
// LPDDR2 only
#define SCRATCH_SCRATCH_113_0_EMC_MRW2_0_31_16_RANGE                        23: 8
#define SCRATCH_SCRATCH_113_0_MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE\
                                                                            31:24

// LPDDR2 only
#define SCRATCH_SCRATCH_114_0_EMC_MRW3_0_MRW3_OP_RANGE                       7: 0
#define EMC_MRW3_0_31_16_RANGE                                              31:16
// LPDDR2 only
#define SCRATCH_SCRATCH_114_0_EMC_MRW3_0_31_16_RANGE                        23: 8
#define SCRATCH_SCRATCH_114_0_EMC_RC_0_RC_RANGE                             31:24

// LPDDR2 only
#define SCRATCH_SCRATCH_115_0_EMC_MRW4_0_MRW4_OP_RANGE                       7: 0
#define EMC_MRW4_0_31_16_RANGE                                              31:16
// LPDDR2 only
#define SCRATCH_SCRATCH_115_0_EMC_MRW4_0_31_16_RANGE                        23: 8
#define SCRATCH_SCRATCH_115_0_EMC_OBDLY_0_OBDLY_RANGE                       29:24
#define SCRATCH_SCRATCH_115_0_EMC_OBDLY_0_OBDLY_MODE_RANGE                  31:30

#define MC_EMEM_ARB_DA_TURNS_0_31_0_RANGE                                   31:0
#define SCRATCH_SCRATCH_116_0_MC_EMEM_ARB_DA_TURNS_0_31_0_RANGE             31: 0

#define EMC_FBIO_SPARE_0_31_0_RANGE                                         31:0
#define SCRATCH_SCRATCH_117_0_EMC_FBIO_SPARE_0_31_0_RANGE                   31: 0

#define EMC_CFG_RSV_0_31_0_RANGE                                            31:0
#define SCRATCH_SCRATCH_118_0_EMC_CFG_RSV_0_31_0_RANGE                      31: 0

#define EMC_MRW9_0_CH0_31_0_RANGE                                           31:0
#define EMC_MRW9_0_31_0_RANGE                                               31:0
#define SCRATCH_SCRATCH_119_0_EMC_MRW9_0_CH0_31_0_RANGE                     31: 0

#define EMC_MRW9_0_CH2_31_0_RANGE                                           31:0
#define EMC_MRW9_0_31_0_RANGE                                               31:0
#define SCRATCH_SCRATCH_120_0_EMC_MRW9_0_CH2_31_0_RANGE                     31: 0

#define EMC_AUTO_CAL_CONFIG_0_31_0_RANGE                                    31:0
#define SCRATCH_SCRATCH_121_0_EMC_AUTO_CAL_CONFIG_0_31_0_RANGE              31: 0

#define EMC_AUTO_CAL_VREF_SEL_0_0_31_0_RANGE                                31:0
#define SCRATCH_SCRATCH_122_0_EMC_AUTO_CAL_VREF_SEL_0_0_31_0_RANGE          31: 0

#define EMC_XM2COMPPADCTRL_0_31_0_RANGE                                     31:0
#define SCRATCH_SCRATCH_123_0_EMC_XM2COMPPADCTRL_0_31_0_RANGE               31: 0

#define EMC_CFG_DIG_DLL_0_31_0_RANGE                                        31:0
#define SCRATCH_SCRATCH_124_0_EMC_CFG_DIG_DLL_0_31_0_RANGE                  31: 0

#define EMC_PMACRO_DDLL_BYPASS_0_31_0_RANGE                                 31:0
#define SCRATCH_SCRATCH_125_0_EMC_PMACRO_DDLL_BYPASS_0_31_0_RANGE           31: 0

#define EMC_PMACRO_DDLL_PWRD_0_0_31_0_RANGE                                 31:0
#define SCRATCH_SCRATCH_126_0_EMC_PMACRO_DDLL_PWRD_0_0_31_0_RANGE           31: 0

#define EMC_PMACRO_DDLL_PWRD_1_0_31_0_RANGE                                 31:0
#define SCRATCH_SCRATCH_127_0_EMC_PMACRO_DDLL_PWRD_1_0_31_0_RANGE           31: 0

#define EMC_PMACRO_DDLL_PWRD_2_0_31_0_RANGE                                 31:0
#define SCRATCH_SCRATCH_128_0_EMC_PMACRO_DDLL_PWRD_2_0_31_0_RANGE           31: 0

#define EMC_PMACRO_BRICK_CTRL_RFU1_0_31_0_RANGE                             31:0
#define SCRATCH_SCRATCH_129_0_EMC_PMACRO_BRICK_CTRL_RFU1_0_31_0_RANGE       31: 0

#define EMC_PMACRO_BRICK_CTRL_RFU2_0_31_0_RANGE                             31:0
#define SCRATCH_SCRATCH_130_0_EMC_PMACRO_BRICK_CTRL_RFU2_0_31_0_RANGE       31: 0

#define EMC_PMC_SCRATCH1_0_CH0_SCRATCH1_RANGE                               EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE
#define SCRATCH_SCRATCH_131_0_EMC_PMC_SCRATCH1_0_CH0_SCRATCH1_RANGE         31: 0

#define EMC_PMC_SCRATCH1_0_CH2_SCRATCH1_RANGE                               EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE
#define SCRATCH_SCRATCH_132_0_EMC_PMC_SCRATCH1_0_CH2_SCRATCH1_RANGE         31: 0

#define EMC_PMC_SCRATCH2_0_CH2_SCRATCH2_RANGE                               EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE
#define SCRATCH_SCRATCH_133_0_EMC_PMC_SCRATCH2_0_CH2_SCRATCH2_RANGE         31: 0

#define EMC_PMC_SCRATCH2_0_CH0_SCRATCH2_RANGE                               EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE
#define SCRATCH_SCRATCH_134_0_EMC_PMC_SCRATCH2_0_CH0_SCRATCH2_RANGE         31: 0

#define EMC_PMC_SCRATCH3_0_CH2_SCRATCH3_RANGE                               EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE
#define SCRATCH_SCRATCH_135_0_EMC_PMC_SCRATCH3_0_CH2_SCRATCH3_RANGE         31: 0

#define EMC_PMC_SCRATCH3_0_CH0_SCRATCH3_RANGE                               EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE
#define SCRATCH_SCRATCH_136_0_EMC_PMC_SCRATCH3_0_CH0_SCRATCH3_RANGE         31: 0

#define SCRATCH_SCRATCH_137_0_EMC_BCT_SPARE_13_RANGE                        31: 0

#define SCRATCH_SCRATCH_138_0_EMC_BCT_SPARE_12_RANGE                        31: 0

#define SCRATCH_SCRATCH_139_0_PLLM_STABLE_ALIAS_0_RANGE                     31: 0

#define SCRATCH_SCRATCH_140_0_EMC_BCT_SPARE_7_RANGE                         31: 0

#define SCRATCH_SCRATCH_141_0_EMC_BCT_SPARE_6_RANGE                         31: 0

#define SCRATCH_SCRATCH_142_0_EMC_BCT_SPARE_5_RANGE                         31: 0

#define SCRATCH_SCRATCH_143_0_EMC_BCT_SPARE_4_RANGE                         31: 0

#define SCRATCH_SCRATCH_144_0_EMC_BCT_SPARE_3_RANGE                         31: 0

#define SCRATCH_SCRATCH_145_0_EMC_BCT_SPARE_0_RANGE                         31: 0

#define SCRATCH_SCRATCH_146_0_EMC_BCT_SPARE_1_RANGE                         31: 0

#define SCRATCH_SCRATCH_147_0_EMC_BCT_SPARE_9_RANGE                         31: 0

#define SCRATCH_SCRATCH_148_0_EMC_BCT_SPARE_2_RANGE                         31: 0

#define SCRATCH_SCRATCH_149_0_BOOT_ROM_PATCH_DATA_RANGE                     31: 0

#define SCRATCH_SCRATCH_150_0_MEMORY_IO_VOLTAGE_RANGE                       31: 0

#define SCRATCH_SCRATCH_151_0_BOOT_ROM_PATCH_CONTROL_RANGE                  31: 0

#define SCRATCH_SCRATCH_152_0_EMC_BCT_SPARE_8_RANGE                         31: 0

#define MC_EMEM_ARB_MISC0_0_30_0_RANGE                                      30:0
#define SCRATCH_SCRATCH_153_0_MC_EMEM_ARB_MISC0_0_30_0_RANGE                30: 0
#define SCRATCH_SCRATCH_153_0_MC_EMEM_ARB_MISC2_0_ALLOW_B2B_TA_REQS_RANGE   31:31

#define EMC_SWIZZLE_RANK0_BYTE0_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE0_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_154_0_EMC_SWIZZLE_RANK0_BYTE0_0_CH2_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_154_0_MC_DA_CONFIG0_0_NEW_ARB_SCHEME_RANGE          31:31

#define EMC_SWIZZLE_RANK0_BYTE0_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE0_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_155_0_EMC_SWIZZLE_RANK0_BYTE0_0_CH0_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_155_0_EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_RANGE\
                                                                            31:31

#define EMC_SWIZZLE_RANK0_BYTE1_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE1_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_156_0_EMC_SWIZZLE_RANK0_BYTE1_0_CH2_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_156_0_EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_RANGE\
                                                                            31:31

#define EMC_SWIZZLE_RANK0_BYTE1_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE1_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_157_0_EMC_SWIZZLE_RANK0_BYTE1_0_CH0_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_157_0_INIT_EXTRA_FOR_FPGA_RANGE                     31:31

#define EMC_SWIZZLE_RANK0_BYTE2_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE2_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_158_0_EMC_SWIZZLE_RANK0_BYTE2_0_CH0_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_158_0_MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE        31:31

#define EMC_SWIZZLE_RANK0_BYTE2_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE2_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_159_0_EMC_SWIZZLE_RANK0_BYTE2_0_CH2_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_159_0_EMC_MRS_WARM_BOOT_ENABLE_RANGE                31:31

#define EMC_SWIZZLE_RANK0_BYTE3_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE3_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_160_0_EMC_SWIZZLE_RANK0_BYTE3_0_CH0_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_160_0_PLLM_KVCO_RANGE                               31:31

#define EMC_SWIZZLE_RANK0_BYTE3_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE3_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_161_0_EMC_SWIZZLE_RANK0_BYTE3_0_CH2_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_161_0_EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE       31:31

#define EMC_SWIZZLE_RANK1_BYTE0_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE0_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_162_0_EMC_SWIZZLE_RANK1_BYTE0_0_CH0_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_162_0_EMC_EXTRA_MODE_REG_WRITE_ENABLE_RANGE         31:31

#define EMC_SWIZZLE_RANK1_BYTE0_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE0_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_163_0_EMC_SWIZZLE_RANK1_BYTE0_0_CH2_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_163_0_OVERRIDE_PLLM_MISC2_ALIAS_0_RANGE             31:31

#define EMC_SWIZZLE_RANK1_BYTE1_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE1_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_164_0_EMC_SWIZZLE_RANK1_BYTE1_0_CH0_30_0_RANGE      30: 0
#define SCRATCH_SCRATCH_164_0_EMC_DBG_WRITE_MUX_RANGE                       31:31

#define EMC_SWIZZLE_RANK1_BYTE1_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE1_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_165_0_EMC_SWIZZLE_RANK1_BYTE1_0_CH2_30_0_RANGE      30: 0

#define EMC_SWIZZLE_RANK1_BYTE2_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE2_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_166_0_EMC_SWIZZLE_RANK1_BYTE2_0_CH2_30_0_RANGE      30: 0

#define EMC_SWIZZLE_RANK1_BYTE2_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE2_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_167_0_EMC_SWIZZLE_RANK1_BYTE2_0_CH0_30_0_RANGE      30: 0

#define EMC_SWIZZLE_RANK1_BYTE3_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE3_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_168_0_EMC_SWIZZLE_RANK1_BYTE3_0_CH2_30_0_RANGE      30: 0

#define EMC_SWIZZLE_RANK1_BYTE3_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE3_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_169_0_EMC_SWIZZLE_RANK1_BYTE3_0_CH0_30_0_RANGE      30: 0

#define EMC_PMACRO_IB_VREF_DQ_0_0_CH0_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_0_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_170_0_EMC_PMACRO_IB_VREF_DQ_0_0_CH0_30_0_RANGE      30: 0

#define EMC_PMACRO_IB_VREF_DQ_0_0_CH2_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_0_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_171_0_EMC_PMACRO_IB_VREF_DQ_0_0_CH2_30_0_RANGE      30: 0

#define EMC_PMACRO_IB_VREF_DQ_1_0_CH0_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_1_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_172_0_EMC_PMACRO_IB_VREF_DQ_1_0_CH0_30_0_RANGE      30: 0

#define EMC_PMACRO_IB_VREF_DQ_1_0_CH2_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_1_0_30_0_RANGE                                30:0
#define SCRATCH_SCRATCH_173_0_EMC_PMACRO_IB_VREF_DQ_1_0_CH2_30_0_RANGE      30: 0

#define EMC_PMACRO_IB_VREF_DQS_0_0_CH0_30_0_RANGE                           30:0
#define EMC_PMACRO_IB_VREF_DQS_0_0_30_0_RANGE                               30:0
#define SCRATCH_SCRATCH_174_0_EMC_PMACRO_IB_VREF_DQS_0_0_CH0_30_0_RANGE     30: 0

#define EMC_PMACRO_IB_VREF_DQS_0_0_CH2_30_0_RANGE                           30:0
#define EMC_PMACRO_IB_VREF_DQS_0_0_30_0_RANGE                               30:0
#define SCRATCH_SCRATCH_175_0_EMC_PMACRO_IB_VREF_DQS_0_0_CH2_30_0_RANGE     30: 0

#define EMC_PMACRO_IB_VREF_DQS_1_0_CH0_30_0_RANGE                           30:0
#define EMC_PMACRO_IB_VREF_DQS_1_0_30_0_RANGE                               30:0
#define SCRATCH_SCRATCH_176_0_EMC_PMACRO_IB_VREF_DQS_1_0_CH0_30_0_RANGE     30: 0

#define EMC_PMACRO_IB_VREF_DQS_1_0_CH2_30_0_RANGE                           30:0
#define EMC_PMACRO_IB_VREF_DQS_1_0_30_0_RANGE                               30:0
#define SCRATCH_SCRATCH_177_0_EMC_PMACRO_IB_VREF_DQS_1_0_CH2_30_0_RANGE     30: 0

#define EMC_PMACRO_DDLL_SHORT_CMD_0_0_30_0_RANGE                            30:0
#define SCRATCH_SCRATCH_178_0_EMC_PMACRO_DDLL_SHORT_CMD_0_0_30_0_RANGE      30: 0

#define EMC_PMACRO_DDLL_SHORT_CMD_1_0_30_0_RANGE                            30:0
#define SCRATCH_SCRATCH_179_0_EMC_PMACRO_DDLL_SHORT_CMD_1_0_30_0_RANGE      30: 0

#define EMC_PMACRO_RX_TERM_0_29_0_RANGE                                     29:0
#define SCRATCH_SCRATCH_180_0_EMC_PMACRO_RX_TERM_0_29_0_RANGE               29: 0
#define SCRATCH_SCRATCH_180_0_EMC_ZCAL_WARM_COLD_BOOT_ENABLE_RANGE          31:30

#define EMC_PMACRO_DQ_TX_DRV_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_181_0_EMC_PMACRO_DQ_TX_DRV_0_29_0_RANGE             29: 0
#define SCRATCH_SCRATCH_181_0_EMC_PIN_GPIO_RANGE                            31:30

#define EMC_PMACRO_CA_TX_DRV_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_182_0_EMC_PMACRO_CA_TX_DRV_0_29_0_RANGE             29: 0
#define SCRATCH_SCRATCH_182_0_EMC_PIN_GPIO_EN_RANGE                         31:30

#define EMC_DLL_CFG_0_0_29_0_RANGE                                          29:0
#define SCRATCH_SCRATCH_183_0_EMC_DLL_CFG_0_0_29_0_RANGE                    29: 0
#define SCRATCH_SCRATCH_183_0_PLLM_KCP_RANGE                                31:30

#define EMC_PMACRO_TX_PWRD_0_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_0_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_184_0_EMC_PMACRO_TX_PWRD_0_0_CH2_29_0_RANGE         29: 0
#define SCRATCH_SCRATCH_184_0_EMC_DEV_SELN_RANGE                            31:30

#define EMC_PMACRO_TX_PWRD_0_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_0_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_185_0_EMC_PMACRO_TX_PWRD_0_0_CH0_29_0_RANGE         29: 0
#define SCRATCH_SCRATCH_185_0_EMC_PIN_GPIORAMDUMP_RANGE                     31:30

#define EMC_PMACRO_TX_PWRD_1_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_1_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_186_0_EMC_PMACRO_TX_PWRD_1_0_CH2_29_0_RANGE         29: 0
#define SCRATCH_SCRATCH_186_0_EMC_DIG_DLL_PERIOD_WARM_BOOT_RANGE            31:30

#define EMC_PMACRO_TX_PWRD_1_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_1_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_187_0_EMC_PMACRO_TX_PWRD_1_0_CH0_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_2_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_2_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_188_0_EMC_PMACRO_TX_PWRD_2_0_CH0_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_2_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_2_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_189_0_EMC_PMACRO_TX_PWRD_2_0_CH2_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_3_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_3_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_190_0_EMC_PMACRO_TX_PWRD_3_0_CH0_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_3_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_3_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_191_0_EMC_PMACRO_TX_PWRD_3_0_CH2_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_4_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_4_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_192_0_EMC_PMACRO_TX_PWRD_4_0_CH2_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_4_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_4_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_193_0_EMC_PMACRO_TX_PWRD_4_0_CH0_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_5_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_5_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_194_0_EMC_PMACRO_TX_PWRD_5_0_CH2_29_0_RANGE         29: 0

#define EMC_PMACRO_TX_PWRD_5_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_5_0_29_0_RANGE                                   29:0
#define SCRATCH_SCRATCH_195_0_EMC_PMACRO_TX_PWRD_5_0_CH0_29_0_RANGE         29: 0

#define EMC_PMACRO_CMD_CTRL_0_0_29_0_RANGE                                  29:0
#define SCRATCH_SCRATCH_196_0_EMC_PMACRO_CMD_CTRL_0_0_29_0_RANGE            29: 0

#define EMC_PMACRO_CMD_CTRL_1_0_29_0_RANGE                                  29:0
#define SCRATCH_SCRATCH_197_0_EMC_PMACRO_CMD_CTRL_1_0_29_0_RANGE            29: 0

#define EMC_PMACRO_CMD_CTRL_2_0_29_0_RANGE                                  29:0
#define SCRATCH_SCRATCH_198_0_EMC_PMACRO_CMD_CTRL_2_0_29_0_RANGE            29: 0

#define SCRATCH_SCRATCH_199_0_MC_CLKEN_OVERRIDE_0_CYA_CLKEN_OVR_RANGE        0: 0
#define MC_CLKEN_OVERRIDE_0_27_0_RANGE                                      27:0
#define SCRATCH_SCRATCH_199_0_MC_CLKEN_OVERRIDE_0_27_0_RANGE                28: 1
#define SCRATCH_SCRATCH_199_0_PMC_IO_DPD3_REQ_WAIT_RANGE                    31:29

#define MC_EMEM_ARB_OVERRIDE_1_0_7_0_RANGE                                  7:0
#define SCRATCH_SCRATCH_200_0_MC_EMEM_ARB_OVERRIDE_1_0_7_0_RANGE             7: 0
#define MC_EMEM_ARB_OVERRIDE_1_0_31_11_RANGE                                31:11
#define SCRATCH_SCRATCH_200_0_MC_EMEM_ARB_OVERRIDE_1_0_31_11_RANGE          28: 8
#define SCRATCH_SCRATCH_200_0_EMC_EXTRA_REFRES_NUM_RANGE                    31:29

#define EMC_XM2COMPPADCTRL2_0_28_0_RANGE                                    28:0
#define SCRATCH_SCRATCH_201_0_EMC_XM2COMPPADCTRL2_0_28_0_RANGE              28: 0
#define SCRATCH_SCRATCH_201_0_MEMORY_TYPE_RANGE                             31:29

#define EMC_CFG_2_0_16_0_RANGE                                              16:0
#define SCRATCH_SCRATCH_202_0_EMC_CFG_2_0_16_0_RANGE                        16: 0
#define EMC_CFG_2_0_31_20_RANGE                                             31:20
#define SCRATCH_SCRATCH_202_0_EMC_CFG_2_0_31_20_RANGE                       28:17
#define SCRATCH_SCRATCH_202_0_PMC_IO_DPD4_REQ_WAIT_RANGE                    31:29

#define EMC_FDPD_CTRL_DQ_0_16_0_RANGE                                       16:0
#define SCRATCH_SCRATCH_203_0_EMC_FDPD_CTRL_DQ_0_16_0_RANGE                 16: 0
#define EMC_FDPD_CTRL_DQ_0_31_20_RANGE                                      31:20
#define SCRATCH_SCRATCH_203_0_EMC_FDPD_CTRL_DQ_0_31_20_RANGE                28:17

#define EMC_FDPD_CTRL_CMD_0_16_0_RANGE                                      16:0
#define SCRATCH_SCRATCH_204_0_EMC_FDPD_CTRL_CMD_0_16_0_RANGE                16: 0
#define EMC_FDPD_CTRL_CMD_0_31_20_RANGE                                     31:20
#define SCRATCH_SCRATCH_204_0_EMC_FDPD_CTRL_CMD_0_31_20_RANGE               28:17

#define EMC_PMACRO_CMD_PAD_RX_CTRL_0_28_0_RANGE                             28:0
#define SCRATCH_SCRATCH_205_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_28_0_RANGE       28: 0

#define EMC_PMACRO_DATA_PAD_RX_CTRL_0_28_0_RANGE                            28:0
#define SCRATCH_SCRATCH_206_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_28_0_RANGE      28: 0

#define EMC_AUTO_CAL_CONFIG2_0_27_0_RANGE                                   27:0
#define SCRATCH_SCRATCH_207_0_EMC_AUTO_CAL_CONFIG2_0_27_0_RANGE             27: 0
#define SCRATCH_SCRATCH_207_0_EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE\
                                                                            31:28

#define EMC_AUTO_CAL_CHANNEL_0_11_0_RANGE                                   11:0
#define SCRATCH_SCRATCH_208_0_EMC_AUTO_CAL_CHANNEL_0_11_0_RANGE             11: 0
#define EMC_AUTO_CAL_CHANNEL_0_31_16_RANGE                                  31:16
#define SCRATCH_SCRATCH_208_0_EMC_AUTO_CAL_CHANNEL_0_31_16_RANGE            27:12
#define SCRATCH_SCRATCH_208_0_EMC_TPPD_0_TPPD_RANGE                         31:28

#define EMC_PMACRO_ZCTRL_0_27_0_RANGE                                       27:0
#define SCRATCH_SCRATCH_209_0_EMC_PMACRO_ZCTRL_0_27_0_RANGE                 27: 0
#define SCRATCH_SCRATCH_209_0_EMC_R2R_0_R2R_RANGE                           31:28

#define SCRATCH_SCRATCH_210_0_EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_RANGE      1: 0
#define EMC_PMACRO_PAD_CFG_CTRL_0_30_5_RANGE                                30:5
#define SCRATCH_SCRATCH_210_0_EMC_PMACRO_PAD_CFG_CTRL_0_30_5_RANGE          27: 2
#define SCRATCH_SCRATCH_210_0_EMC_W2W_0_W2W_RANGE                           31:28

#define EMC_DLL_CFG_1_0_16_0_RANGE                                          16:0
#define SCRATCH_SCRATCH_211_0_EMC_DLL_CFG_1_0_16_0_RANGE                    16: 0
#define EMC_DLL_CFG_1_0_29_20_RANGE                                         29:20
#define SCRATCH_SCRATCH_211_0_EMC_DLL_CFG_1_0_29_20_RANGE                   26:17
#define SCRATCH_SCRATCH_211_0_MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE            31:27

#define MC_EMEM_ARB_OVERRIDE_0_31_8_RANGE                                   31:8
#define SCRATCH_SCRATCH_212_0_MC_EMEM_ARB_OVERRIDE_0_31_8_RANGE             23: 0
#define MC_EMEM_ARB_OVERRIDE_0_4_3_RANGE                                    4:3
#define SCRATCH_SCRATCH_212_0_MC_EMEM_ARB_OVERRIDE_0_4_3_RANGE              25:24
#define SCRATCH_SCRATCH_212_0_MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE            31:26

#define EMC_FBIO_CFG5_0_4_0_RANGE                                           4:0
#define SCRATCH_SCRATCH_213_0_EMC_FBIO_CFG5_0_4_0_RANGE                      4: 0
#define EMC_FBIO_CFG5_0_15_8_RANGE                                          15:8
#define SCRATCH_SCRATCH_213_0_EMC_FBIO_CFG5_0_15_8_RANGE                    12: 5
#define EMC_FBIO_CFG5_0_31_20_RANGE                                         31:20
#define SCRATCH_SCRATCH_213_0_EMC_FBIO_CFG5_0_31_20_RANGE                   24:13
#define SCRATCH_SCRATCH_213_0_MC_EMEM_ARB_TIMING_RP_0_RP_RANGE              31:25

#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_16_0_RANGE                             16:0
#define SCRATCH_SCRATCH_214_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_16_0_RANGE       16: 0
#define EMC_PMACRO_CMD_PAD_TX_CTRL_0_27_20_RANGE                            27:20
#define SCRATCH_SCRATCH_214_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_27_20_RANGE      24:17
#define SCRATCH_SCRATCH_214_0_MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE            31:25

#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_16_0_RANGE                            16:0
#define SCRATCH_SCRATCH_215_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_16_0_RANGE      16: 0
#define EMC_PMACRO_DATA_PAD_TX_CTRL_0_27_20_RANGE                           27:20
#define SCRATCH_SCRATCH_215_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_27_20_RANGE     24:17
#define SCRATCH_SCRATCH_215_0_MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE            31:25

#define MC_EMEM_ARB_DA_COVERS_0_23_0_RANGE                                  23:0
#define SCRATCH_SCRATCH_216_0_MC_EMEM_ARB_DA_COVERS_0_23_0_RANGE            23: 0
#define EMC_RESET_PAD_CTRL_0_7_0_RANGE                                      7:0
#define SCRATCH_SCRATCH_216_0_EMC_RESET_PAD_CTRL_0_7_0_RANGE                31:24

#define MC_EMEM_ARB_MISC1_0_12_0_RANGE                                      12:0
#define SCRATCH_SCRATCH_217_0_MC_EMEM_ARB_MISC1_0_12_0_RANGE                12: 0
#define MC_EMEM_ARB_MISC1_0_31_21_RANGE                                     31:21
#define SCRATCH_SCRATCH_217_0_MC_EMEM_ARB_MISC1_0_31_21_RANGE               23:13
#define SCRATCH_SCRATCH_217_0_EMC_TIMING_CONTROL_WAIT_RANGE                 31:24

#define EMC_AUTO_CAL_CONFIG3_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG3_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_218_0_EMC_AUTO_CAL_CONFIG3_0_CH2_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_218_0_PLLM_DIVN_RANGE                               31:24

#define EMC_AUTO_CAL_CONFIG3_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG3_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_219_0_EMC_AUTO_CAL_CONFIG3_0_CH0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_219_0_PLLM_DIVM_RANGE                               31:24

#define EMC_AUTO_CAL_CONFIG4_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG4_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_220_0_EMC_AUTO_CAL_CONFIG4_0_CH0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_220_0_WARM_BOOT_WAIT_RANGE                          31:24

#define EMC_AUTO_CAL_CONFIG4_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG4_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_221_0_EMC_AUTO_CAL_CONFIG4_0_CH2_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_221_0_EMC_ZCAL_WARM_BOOT_WAIT_RANGE                 31:24

#define EMC_AUTO_CAL_CONFIG5_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG5_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_222_0_EMC_AUTO_CAL_CONFIG5_0_CH0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_222_0_EMC_PIN_PROGRAM_WAIT_RANGE                    31:24

#define EMC_AUTO_CAL_CONFIG5_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG5_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_223_0_EMC_AUTO_CAL_CONFIG5_0_CH2_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_223_0_MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE    30:24

#define EMC_AUTO_CAL_CONFIG6_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG6_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_224_0_EMC_AUTO_CAL_CONFIG6_0_CH2_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_224_0_MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE            30:24

#define EMC_AUTO_CAL_CONFIG6_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG6_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_225_0_EMC_AUTO_CAL_CONFIG6_0_CH0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_225_0_MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE            30:24

#define EMC_AUTO_CAL_CONFIG7_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG7_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_226_0_EMC_AUTO_CAL_CONFIG7_0_CH2_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_226_0_EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_RANGE\
                                                                            30:24

#define EMC_AUTO_CAL_CONFIG7_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG7_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_227_0_EMC_AUTO_CAL_CONFIG7_0_CH0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_227_0_EMC_RAS_0_RAS_RANGE                           30:24

#define EMC_AUTO_CAL_CONFIG8_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG8_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_228_0_EMC_AUTO_CAL_CONFIG8_0_CH0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_228_0_EMC_W2P_0_W2P_RANGE                           30:24

#define EMC_AUTO_CAL_CONFIG8_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG8_0_23_0_RANGE                                   23:0
#define SCRATCH_SCRATCH_229_0_EMC_AUTO_CAL_CONFIG8_0_CH2_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_229_0_EMC_QSAFE_0_QSAFE_RANGE                       30:24

#define EMC_XM2COMPPADCTRL3_0_23_0_RANGE                                    23:0
#define SCRATCH_SCRATCH_230_0_EMC_XM2COMPPADCTRL3_0_23_0_RANGE              23: 0
#define SCRATCH_SCRATCH_230_0_EMC_RDV_0_RDV_RANGE                           30:24

#define EMC_ZCAL_INTERVAL_0_23_0_RANGE                                      23:0
#define SCRATCH_SCRATCH_231_0_EMC_ZCAL_INTERVAL_0_23_0_RANGE                23: 0
#define SCRATCH_SCRATCH_231_0_EMC_RW2PDEN_0_RW2PDEN_RANGE                   30:24

#define EMC_DATA_BRLSHFT_0_0_CH0_23_0_RANGE                                 23:0
#define EMC_DATA_BRLSHFT_0_0_23_0_RANGE                                     23:0
#define SCRATCH_SCRATCH_232_0_EMC_DATA_BRLSHFT_0_0_CH0_23_0_RANGE           23: 0
#define SCRATCH_SCRATCH_232_0_EMC_TFAW_0_TFAW_RANGE                         30:24

#define EMC_DATA_BRLSHFT_0_0_CH2_23_0_RANGE                                 23:0
#define EMC_DATA_BRLSHFT_0_0_23_0_RANGE                                     23:0
#define SCRATCH_SCRATCH_233_0_EMC_DATA_BRLSHFT_0_0_CH2_23_0_RANGE           23: 0
#define SCRATCH_SCRATCH_233_0_EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE             30:24

#define EMC_DATA_BRLSHFT_1_0_CH0_23_0_RANGE                                 23:0
#define EMC_DATA_BRLSHFT_1_0_23_0_RANGE                                     23:0
#define SCRATCH_SCRATCH_234_0_EMC_DATA_BRLSHFT_1_0_CH0_23_0_RANGE           23: 0
#define SCRATCH_SCRATCH_234_0_EMC_TRTM_0_TRTM_RANGE                         30:24

#define EMC_DATA_BRLSHFT_1_0_CH2_23_0_RANGE                                 23:0
#define EMC_DATA_BRLSHFT_1_0_23_0_RANGE                                     23:0
#define SCRATCH_SCRATCH_235_0_EMC_DATA_BRLSHFT_1_0_CH2_23_0_RANGE           23: 0
#define SCRATCH_SCRATCH_235_0_EMC_TWTM_0_TWTM_RANGE                         30:24

#define EMC_DQS_BRLSHFT_0_0_CH2_23_0_RANGE                                  23:0
#define EMC_DQS_BRLSHFT_0_0_23_0_RANGE                                      23:0
#define SCRATCH_SCRATCH_236_0_EMC_DQS_BRLSHFT_0_0_CH2_23_0_RANGE            23: 0
#define SCRATCH_SCRATCH_236_0_EMC_TRATM_0_TRATM_RANGE                       30:24

#define EMC_DQS_BRLSHFT_0_0_CH0_23_0_RANGE                                  23:0
#define EMC_DQS_BRLSHFT_0_0_23_0_RANGE                                      23:0
#define SCRATCH_SCRATCH_237_0_EMC_DQS_BRLSHFT_0_0_CH0_23_0_RANGE            23: 0
#define SCRATCH_SCRATCH_237_0_EMC_TWATM_0_TWATM_RANGE                       30:24

#define EMC_DQS_BRLSHFT_1_0_CH2_23_0_RANGE                                  23:0
#define EMC_DQS_BRLSHFT_1_0_23_0_RANGE                                      23:0
#define SCRATCH_SCRATCH_238_0_EMC_DQS_BRLSHFT_1_0_CH2_23_0_RANGE            23: 0
#define SCRATCH_SCRATCH_238_0_EMC_TR2REF_0_TR2REF_RANGE                     30:24

#define EMC_DQS_BRLSHFT_1_0_CH0_23_0_RANGE                                  23:0
#define EMC_DQS_BRLSHFT_1_0_23_0_RANGE                                      23:0
#define SCRATCH_SCRATCH_239_0_EMC_DQS_BRLSHFT_1_0_CH0_23_0_RANGE            23: 0
#define SCRATCH_SCRATCH_239_0_EMC_PDEX2MRR_0_PDEX2MRR_RANGE                 30:24

#define EMC_CFG_PIPE_2_0_CH0_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_2_0_11_0_RANGE                                         11:0
#define SCRATCH_SCRATCH_240_0_EMC_CFG_PIPE_2_0_CH0_11_0_RANGE               11: 0
#define EMC_CFG_PIPE_2_0_CH0_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_2_0_27_16_RANGE                                        27:16
#define SCRATCH_SCRATCH_240_0_EMC_CFG_PIPE_2_0_CH0_27_16_RANGE              23:12
#define EMC_AUTO_CAL_CONFIG9_0_6_0_RANGE                                    6:0
#define SCRATCH_SCRATCH_240_0_EMC_AUTO_CAL_CONFIG9_0_6_0_RANGE              30:24

#define EMC_CFG_PIPE_2_0_CH2_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_2_0_11_0_RANGE                                         11:0
#define SCRATCH_SCRATCH_241_0_EMC_CFG_PIPE_2_0_CH2_11_0_RANGE               11: 0
#define EMC_CFG_PIPE_2_0_CH2_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_2_0_27_16_RANGE                                        27:16
#define SCRATCH_SCRATCH_241_0_EMC_CFG_PIPE_2_0_CH2_27_16_RANGE              23:12
#define SCRATCH_SCRATCH_241_0_EMC_RDV_MASK_0_RDV_MASK_RANGE                 30:24

#define EMC_CFG_PIPE_1_0_CH2_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_1_0_11_0_RANGE                                         11:0
#define SCRATCH_SCRATCH_242_0_EMC_CFG_PIPE_1_0_CH2_11_0_RANGE               11: 0
#define EMC_CFG_PIPE_1_0_CH2_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_1_0_27_16_RANGE                                        27:16
#define SCRATCH_SCRATCH_242_0_EMC_CFG_PIPE_1_0_CH2_27_16_RANGE              23:12
#define SCRATCH_SCRATCH_242_0_EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_RANGE     30:24

#define EMC_CFG_PIPE_1_0_CH0_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_1_0_11_0_RANGE                                         11:0
#define SCRATCH_SCRATCH_243_0_EMC_CFG_PIPE_1_0_CH0_11_0_RANGE               11: 0
#define EMC_CFG_PIPE_1_0_CH0_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_1_0_27_16_RANGE                                        27:16
#define SCRATCH_SCRATCH_243_0_EMC_CFG_PIPE_1_0_CH0_27_16_RANGE              23:12
#define SCRATCH_SCRATCH_243_0_EMC_RDV_EARLY_0_RDV_EARLY_RANGE               30:24

#define EMC_CFG_PIPE_0_CH0_11_0_RANGE                                       11:0
#define EMC_CFG_PIPE_0_11_0_RANGE                                           11:0
#define SCRATCH_SCRATCH_244_0_EMC_CFG_PIPE_0_CH0_11_0_RANGE                 11: 0
#define EMC_CFG_PIPE_0_CH0_27_16_RANGE                                      27:16
#define EMC_CFG_PIPE_0_27_16_RANGE                                          27:16
#define SCRATCH_SCRATCH_244_0_EMC_CFG_PIPE_0_CH0_27_16_RANGE                23:12
#define EMC_CFG_3_0_6_0_RANGE                                               6:0
#define SCRATCH_SCRATCH_244_0_EMC_CFG_3_0_6_0_RANGE                         30:24

#define EMC_CFG_PIPE_0_CH2_11_0_RANGE                                       11:0
#define EMC_CFG_PIPE_0_11_0_RANGE                                           11:0
#define SCRATCH_SCRATCH_245_0_EMC_CFG_PIPE_0_CH2_11_0_RANGE                 11: 0
#define EMC_CFG_PIPE_0_CH2_27_16_RANGE                                      27:16
#define EMC_CFG_PIPE_0_27_16_RANGE                                          27:16
#define SCRATCH_SCRATCH_245_0_EMC_CFG_PIPE_0_CH2_27_16_RANGE                23:12
#define SCRATCH_SCRATCH_245_0_EMC_QUSE_WIDTH_0_QUSE_DURATION_RANGE          28:24
#define EMC_QUSE_WIDTH_0_29_28_RANGE                                        29:28
#define SCRATCH_SCRATCH_245_0_EMC_QUSE_WIDTH_0_29_28_RANGE                  30:29

#define EMC_DLL_CFG_2_0_23_0_RANGE                                          23:0
#define SCRATCH_SCRATCH_246_0_EMC_DLL_CFG_2_0_23_0_RANGE                    23: 0
#define SCRATCH_SCRATCH_246_0_EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_RANGE\
                                                                            30:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_247_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_247_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_247_0_MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE            29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_248_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_248_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_248_0_MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE            29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_249_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_249_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_249_0_MC_EMEM_ARB_TIMING_CCDMW_0_CCDMW_RANGE        29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_250_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_250_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_250_0_EMC_RP_0_RP_RANGE                             29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_251_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_251_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_251_0_EMC_R2W_0_R2W_RANGE                           29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_252_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_252_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_252_0_EMC_W2R_0_W2R_RANGE                           29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_253_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_253_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_253_0_EMC_R2P_0_R2P_RANGE                           29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_254_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_254_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_254_0_EMC_CCDMW_0_CCDMW_RANGE                       29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_255_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_255_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_255_0_EMC_RD_RCD_0_RD_RCD_RANGE                     29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_256_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_256_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_256_0_EMC_WR_RCD_0_WR_RCD_RANGE                     29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_257_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_257_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_257_0_EMC_WDV_0_WDV_RANGE                           29:24

#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_11_0_RANGE                            11:0
#define SCRATCH_SCRATCH_258_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_11_0_RANGE  11: 0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_27_16_RANGE                           27:16
#define SCRATCH_SCRATCH_258_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_27_16_RANGE 23:12
#define SCRATCH_SCRATCH_258_0_EMC_QUSE_0_QUSE_RANGE                         29:24

#define EMC_PMACRO_VTTGEN_CTRL_1_0_23_0_RANGE                               23:0
#define SCRATCH_SCRATCH_259_0_EMC_PMACRO_VTTGEN_CTRL_1_0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_259_0_EMC_PDEX2WR_0_PDEX2WR_RANGE                   29:24

#define EMC_PMACRO_VTTGEN_CTRL_2_0_23_0_RANGE                               23:0
#define SCRATCH_SCRATCH_260_0_EMC_PMACRO_VTTGEN_CTRL_2_0_23_0_RANGE         23: 0
#define SCRATCH_SCRATCH_260_0_EMC_PDEX2RD_0_PDEX2RD_RANGE                   29:24

#define MC_EMEM_ARB_REFPB_HP_CTRL_0_22_0_RANGE                              22:0
#define SCRATCH_SCRATCH_261_0_MC_EMEM_ARB_REFPB_HP_CTRL_0_22_0_RANGE        22: 0
#define SCRATCH_SCRATCH_261_0_MC_EMEM_ARB_TIMING_RFCPB_0_RFCPB_RANGE        31:23

#define SCRATCH_SCRATCH_262_0_MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE      8: 0
#define SCRATCH_SCRATCH_262_0_MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE\
                                                                            13: 9
#define MC_EMEM_ARB_CFG_0_31_24_RANGE                                       31:24
#define SCRATCH_SCRATCH_262_0_MC_EMEM_ARB_CFG_0_31_24_RANGE                 21:14
#define EMC_CFG_UPDATE_0_2_0_RANGE                                          2:0
#define SCRATCH_SCRATCH_262_0_EMC_CFG_UPDATE_0_2_0_RANGE                    24:22
#define EMC_CFG_UPDATE_0_10_8_RANGE                                         10:8
#define SCRATCH_SCRATCH_262_0_EMC_CFG_UPDATE_0_10_8_RANGE                   27:25
#define EMC_CFG_UPDATE_0_31_28_RANGE                                        31:28
#define SCRATCH_SCRATCH_262_0_EMC_CFG_UPDATE_0_31_28_RANGE                  31:28

#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_263_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_263_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_263_0_EMC_RFC_0_RFC_RANGE                           31:22

#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_264_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_264_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_264_0_EMC_TXSR_0_TXSR_RANGE                         31:22

#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_265_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_265_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_265_0_EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE               24:22
#define SCRATCH_SCRATCH_265_0_EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE               27:25
#define SCRATCH_SCRATCH_265_0_EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE                31:28

#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_266_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_266_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_266_0_EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE          24:22
#define EMC_SEL_DPD_CTRL_0_8_2_RANGE                                        8:2
#define SCRATCH_SCRATCH_266_0_EMC_SEL_DPD_CTRL_0_8_2_RANGE                  31:25

#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_267_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_267_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE5_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_267_0_EMC_AUTO_CAL_TIME_RANGE                       31:22

#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_268_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_268_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE5_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_268_0_EMC_RFCPB_0_RFCPB_RANGE                       30:22

#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_269_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_269_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE7_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_269_0_EMC_AR2PDEN_0_AR2PDEN_RANGE                   30:22

#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_270_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_270_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE7_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_270_0_EMC_RFC_SLR_0_RFC_SLR_RANGE                   30:22

#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE
#define SCRATCH_SCRATCH_271_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE
#define SCRATCH_SCRATCH_271_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_271_0_EMC_IBDLY_0_IBDLY_RANGE                       28:22
#define SCRATCH_SCRATCH_271_0_EMC_IBDLY_0_IBDLY_MODE_RANGE                  30:29

#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE
#define SCRATCH_SCRATCH_272_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE
#define SCRATCH_SCRATCH_272_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_272_0_EMC_PDEX2CKE_0_PDEX2CKE_RANGE                 27:22
#define EMC_PMACRO_COMMON_PAD_TX_CTRL_0_3_0_RANGE                           3:0
#define SCRATCH_SCRATCH_272_0_EMC_PMACRO_COMMON_PAD_TX_CTRL_0_3_0_RANGE     31:28

#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE
#define SCRATCH_SCRATCH_273_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE
#define SCRATCH_SCRATCH_273_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_273_0_EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE               27:22

#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE
#define SCRATCH_SCRATCH_274_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE
#define SCRATCH_SCRATCH_274_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_274_0_EMC_ACT2PDEN_0_ACT2PDEN_RANGE                 27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_275_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_275_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_275_0_EMC_CKE2PDEN_0_CKE2PDEN_RANGE                 27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_276_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_276_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_276_0_EMC_TCKE_0_TCKE_RANGE                         27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_277_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_277_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_277_0_EMC_TRPAB_0_TRPAB_RANGE                       27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_278_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_278_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_278_0_EMC_EINPUT_0_EINPUT_RANGE                     27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_279_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_279_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE5_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_279_0_EMC_EINPUT_DURATION_0_EINPUT_DURATION_RANGE   27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_280_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_280_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE5_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_280_0_EMC_PUTERM_EXTRA_0_RXTERM_RANGE               27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_281_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_281_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE7_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_281_0_EMC_TCKESR_0_TCKESR_RANGE                     27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_282_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_282_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE7_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_282_0_EMC_TPD_0_TPD_RANGE                           27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE
#define SCRATCH_SCRATCH_283_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE
#define SCRATCH_SCRATCH_283_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_283_0_EMC_WDV_MASK_0_WDV_MASK_RANGE                 27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE
#define SCRATCH_SCRATCH_284_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE
#define SCRATCH_SCRATCH_284_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_284_0_EMC_WDV_CHK_0_WDV_CHK_BASE_RANGE              27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE
#define SCRATCH_SCRATCH_285_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE
#define SCRATCH_SCRATCH_285_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD3_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_0_0_CH2_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_0_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_285_0_EMC_CMD_BRLSHFT_0_0_CH2_5_0_RANGE             27:22

#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE
#define SCRATCH_SCRATCH_286_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE
#define SCRATCH_SCRATCH_286_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD3_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_0_0_CH0_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_0_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_286_0_EMC_CMD_BRLSHFT_0_0_CH0_5_0_RANGE             27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_287_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_287_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_1_0_CH2_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_1_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_287_0_EMC_CMD_BRLSHFT_1_0_CH2_5_0_RANGE             27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_288_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_288_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_1_0_CH0_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_1_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_288_0_EMC_CMD_BRLSHFT_1_0_CH0_5_0_RANGE             27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_289_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_289_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_2_0_CH0_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_2_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_289_0_EMC_CMD_BRLSHFT_2_0_CH0_5_0_RANGE             27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_290_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_290_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_2_0_CH2_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_2_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_290_0_EMC_CMD_BRLSHFT_2_0_CH2_5_0_RANGE             27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_291_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_291_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_3_0_CH0_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_3_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_291_0_EMC_CMD_BRLSHFT_3_0_CH0_5_0_RANGE             27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_292_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_292_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE\
                                                                            21:11
#define EMC_CMD_BRLSHFT_3_0_CH2_5_0_RANGE                                   5:0
#define EMC_CMD_BRLSHFT_3_0_5_0_RANGE                                       5:0
#define SCRATCH_SCRATCH_292_0_EMC_CMD_BRLSHFT_3_0_CH2_5_0_RANGE             27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_293_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_293_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_293_0_EMC_WEV_0_WEV_RANGE                           27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_294_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_294_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_294_0_EMC_WSV_0_WSV_RANGE                           27:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE
#define SCRATCH_SCRATCH_295_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE
#define SCRATCH_SCRATCH_295_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_295_0_EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_RANGE      22:22
#define SCRATCH_SCRATCH_295_0_EMC_PUTERM_WIDTH_0_RXTERM_DURATION_RANGE      27:23

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE
#define SCRATCH_SCRATCH_296_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE
#define SCRATCH_SCRATCH_296_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE\
                                                                            21:11
#define MC_STAT_CONTROL_0_4_0_RANGE                                         4:0
#define SCRATCH_SCRATCH_296_0_MC_STAT_CONTROL_0_4_0_RANGE                   26:22
#define SCRATCH_SCRATCH_296_0_EMC_RRD_0_RRD_RANGE                           31:27

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE
#define SCRATCH_SCRATCH_297_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE
#define SCRATCH_SCRATCH_297_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_297_0_EMC_REXT_0_REXT_RANGE                         26:22
#define SCRATCH_SCRATCH_297_0_EMC_TCLKSTOP_0_TCLKSTOP_RANGE                 31:27

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE
#define SCRATCH_SCRATCH_298_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE
#define SCRATCH_SCRATCH_298_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_298_0_EMC_WEXT_0_WEXT_RANGE                         26:22
#define SCRATCH_SCRATCH_298_0_EMC_REFCTRL2_0_REFRESH_PER_DEVICE_RANGE       27:27
#define SCRATCH_SCRATCH_298_0_EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_RANGE       30:28
#define SCRATCH_SCRATCH_298_0_EMC_REFCTRL2_0_REFPB_VALID_RANGE              31:31

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_299_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_299_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_299_0_EMC_WE_DURATION_0_WE_DURATION_RANGE           26:22
#define SCRATCH_SCRATCH_299_0_EMC_WS_DURATION_0_WS_DURATION_RANGE           31:27

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_300_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_300_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE\
                                                                            21:11
#define SCRATCH_SCRATCH_300_0_PLLM_DIVP_RANGE                               26:22

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_301_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_301_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_302_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_302_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_303_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_303_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_304_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_304_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_305_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_305_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_306_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_306_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE
#define SCRATCH_SCRATCH_307_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE
#define SCRATCH_SCRATCH_307_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE
#define SCRATCH_SCRATCH_308_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE
#define SCRATCH_SCRATCH_308_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE
#define SCRATCH_SCRATCH_309_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE
#define SCRATCH_SCRATCH_309_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE
#define SCRATCH_SCRATCH_310_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE
#define SCRATCH_SCRATCH_310_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_311_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_311_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_312_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_312_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_313_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_313_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_314_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_314_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_315_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_315_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_316_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_316_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_317_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_317_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_318_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_318_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE
#define SCRATCH_SCRATCH_319_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE
#define SCRATCH_SCRATCH_319_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE
#define SCRATCH_SCRATCH_320_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE
#define SCRATCH_SCRATCH_320_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE
#define SCRATCH_SCRATCH_321_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE
#define SCRATCH_SCRATCH_321_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE
#define SCRATCH_SCRATCH_322_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE
#define SCRATCH_SCRATCH_322_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_323_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_323_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_324_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_324_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_325_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_325_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_326_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_326_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_327_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_327_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_328_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_328_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_329_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_329_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_330_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_330_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE
#define SCRATCH_SCRATCH_331_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE
#define SCRATCH_SCRATCH_331_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE
#define SCRATCH_SCRATCH_332_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE
#define SCRATCH_SCRATCH_332_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE
#define SCRATCH_SCRATCH_333_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE
#define SCRATCH_SCRATCH_333_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE\
                                                                            21:11

#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE
#define SCRATCH_SCRATCH_334_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE
#define SCRATCH_SCRATCH_334_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_335_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_335_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define SCRATCH_SCRATCH_336_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define SCRATCH_SCRATCH_336_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_337_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_337_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define SCRATCH_SCRATCH_338_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define SCRATCH_SCRATCH_338_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_339_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_339_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define SCRATCH_SCRATCH_340_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define SCRATCH_SCRATCH_340_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_341_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_341_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define SCRATCH_SCRATCH_342_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define SCRATCH_SCRATCH_342_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_343_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_343_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define SCRATCH_SCRATCH_344_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define SCRATCH_SCRATCH_344_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_345_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_345_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define SCRATCH_SCRATCH_346_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define SCRATCH_SCRATCH_346_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_347_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_347_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define SCRATCH_SCRATCH_348_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define SCRATCH_SCRATCH_348_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_349_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_349_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define SCRATCH_SCRATCH_350_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define SCRATCH_SCRATCH_350_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE0_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE
#define SCRATCH_SCRATCH_351_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE1_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE
#define SCRATCH_SCRATCH_351_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE0_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE
#define SCRATCH_SCRATCH_352_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE0_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE1_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE
#define SCRATCH_SCRATCH_352_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE1_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE2_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE
#define SCRATCH_SCRATCH_353_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE3_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE
#define SCRATCH_SCRATCH_353_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE2_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE
#define SCRATCH_SCRATCH_354_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE2_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE3_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE
#define SCRATCH_SCRATCH_354_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE3_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE4_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE
#define SCRATCH_SCRATCH_355_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE5_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE
#define SCRATCH_SCRATCH_355_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE4_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE
#define SCRATCH_SCRATCH_356_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE4_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE5_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE
#define SCRATCH_SCRATCH_356_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE5_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE6_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE
#define SCRATCH_SCRATCH_357_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE7_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE
#define SCRATCH_SCRATCH_357_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE6_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE
#define SCRATCH_SCRATCH_358_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE6_RANGE\
                                                                            10: 0
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE7_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE
#define SCRATCH_SCRATCH_358_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE7_RANGE\
                                                                            21:11

#define EMC_PMACRO_BG_BIAS_CTRL_0_0_21_0_RANGE                              21:0
#define SCRATCH_SCRATCH_359_0_EMC_PMACRO_BG_BIAS_CTRL_0_0_21_0_RANGE        21: 0

#define SCRATCH_SCRATCH_360_0_EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_RANGE    9: 0
#define SCRATCH_SCRATCH_360_0_EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_RANGE   20:10
#define SCRATCH_SCRATCH_360_0_EMC_PMACRO_IB_RXRT_0_IB_RXRT_RANGE            31:21

#define SCRATCH_SCRATCH_361_0_EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE    9: 0
#define SCRATCH_SCRATCH_361_0_EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE    20:10
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_CH0_DDLL_LONG_CMD_RESET_RANGE          EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE
#define SCRATCH_SCRATCH_361_0_EMC_PMACRO_DDLL_LONG_CMD_4_0_CH0_DDLL_LONG_CMD_RESET_RANGE\
                                                                            31:21

#define SCRATCH_SCRATCH_362_0_EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE\
                                                                            20: 0
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_CH2_DDLL_LONG_CMD_RESET_RANGE          EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE
#define SCRATCH_SCRATCH_362_0_EMC_PMACRO_DDLL_LONG_CMD_4_0_CH2_DDLL_LONG_CMD_RESET_RANGE\
                                                                            31:21

#define EMC_QUSE_BRLSHFT_0_0_CH2_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_0_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_363_0_EMC_QUSE_BRLSHFT_0_0_CH2_19_0_RANGE           19: 0
#define SCRATCH_SCRATCH_363_0_MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE\
                                                                            29:20
#define MC_EMEM_ARB_OUTSTANDING_REQ_0_31_30_RANGE                           31:30
#define SCRATCH_SCRATCH_363_0_MC_EMEM_ARB_OUTSTANDING_REQ_0_31_30_RANGE     31:30

#define EMC_QUSE_BRLSHFT_0_0_CH0_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_0_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_364_0_EMC_QUSE_BRLSHFT_0_0_CH0_19_0_RANGE           19: 0
#define SCRATCH_SCRATCH_364_0_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE\
                                                                            25:20
#define SCRATCH_SCRATCH_364_0_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE\
                                                                            31:26

#define EMC_QUSE_BRLSHFT_1_0_CH2_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_1_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_365_0_EMC_QUSE_BRLSHFT_1_0_CH2_19_0_RANGE           19: 0
#define SCRATCH_SCRATCH_365_0_MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_RANGE\
                                                                            29:20
#define MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_31_30_RANGE                      31:30
#define SCRATCH_SCRATCH_365_0_MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_31_30_RANGE\
                                                                            31:30

#define EMC_QUSE_BRLSHFT_1_0_CH0_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_1_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_366_0_EMC_QUSE_BRLSHFT_1_0_CH0_19_0_RANGE           19: 0
#define SCRATCH_SCRATCH_366_0_EMC_QRST_0_QRST_RANGE                         26:20
#define SCRATCH_SCRATCH_366_0_EMC_QRST_0_QRST_DURATION_RANGE                31:27

#define EMC_QUSE_BRLSHFT_2_0_CH0_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_2_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_367_0_EMC_QUSE_BRLSHFT_2_0_CH0_19_0_RANGE           19: 0
#define EMC_FBIO_CFG8_0_CH2_27_16_RANGE                                     27:16
#define EMC_FBIO_CFG8_0_27_16_RANGE                                         27:16
#define SCRATCH_SCRATCH_367_0_EMC_FBIO_CFG8_0_CH2_27_16_RANGE               31:20

#define EMC_QUSE_BRLSHFT_2_0_CH2_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_2_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_368_0_EMC_QUSE_BRLSHFT_2_0_CH2_19_0_RANGE           19: 0
#define EMC_FBIO_CFG8_0_CH0_27_16_RANGE                                     27:16
#define EMC_FBIO_CFG8_0_27_16_RANGE                                         27:16
#define SCRATCH_SCRATCH_368_0_EMC_FBIO_CFG8_0_CH0_27_16_RANGE               31:20

#define EMC_QUSE_BRLSHFT_3_0_CH0_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_3_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_369_0_EMC_QUSE_BRLSHFT_3_0_CH0_19_0_RANGE           19: 0
#define SCRATCH_SCRATCH_369_0_EMC_TXSRDLL_0_TXSRDLL_RANGE                   31:20

#define EMC_QUSE_BRLSHFT_3_0_CH2_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_3_0_19_0_RANGE                                     19:0
#define SCRATCH_SCRATCH_370_0_EMC_QUSE_BRLSHFT_3_0_CH2_19_0_RANGE           19: 0
#define SCRATCH_SCRATCH_370_0_EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_RANGE           31:20

#define MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_8_0_RANGE                        8:0
#define SCRATCH_SCRATCH_371_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_8_0_RANGE   8: 0
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_22_13_RANGE                      22:13
#define SCRATCH_SCRATCH_371_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_22_13_RANGE\
                                                                            18: 9
#define SCRATCH_SCRATCH_371_0_EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE 19:19
#define EMC_ODT_WRITE_0_11_0_RANGE                                          11:0
#define SCRATCH_SCRATCH_371_0_EMC_ODT_WRITE_0_11_0_RANGE                    31:20

#define EMC_CFG_0_8_6_RANGE                                                 8:6
#define SCRATCH_SCRATCH_372_0_EMC_CFG_0_8_6_RANGE                            2: 0
#define EMC_CFG_0_31_16_RANGE                                               31:16
#define SCRATCH_SCRATCH_372_0_EMC_CFG_0_31_16_RANGE                         18: 3
#define SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_RANGE\
                                                                            22:19
#define SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_RANGE\
                                                                            26:23
#define SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_RANGE 30:27
#define SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_RANGE\
                                                                            31:31

#define EMC_FBIO_CFG7_0_18_0_RANGE                                          18:0
#define SCRATCH_SCRATCH_373_0_EMC_FBIO_CFG7_0_18_0_RANGE                    18: 0
#define SCRATCH_SCRATCH_373_0_EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_RANGE\
                                                                            22:19
#define SCRATCH_SCRATCH_373_0_EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_RANGE\
                                                                            30:23

#define EMC_DBG_0_4_0_RANGE                                                 4:0
#define SCRATCH_SCRATCH_374_0_EMC_DBG_0_4_0_RANGE                            4: 0
#define EMC_DBG_0_13_9_RANGE                                                13:9
#define SCRATCH_SCRATCH_374_0_EMC_DBG_0_13_9_RANGE                           9: 5
#define EMC_DBG_0_31_24_RANGE                                               31:24
#define SCRATCH_SCRATCH_374_0_EMC_DBG_0_31_24_RANGE                         17:10
#define SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_RANGE\
                                                                            18:18
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_9_7_RANGE                          9:7
#define SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_9_7_RANGE    21:19
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_23_17_RANGE                        23:17
#define SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_23_17_RANGE  28:22
#define MC_EMEM_ARB_NISO_THROTTLE_MASK_0_29_27_RANGE                        29:27
#define SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_29_27_RANGE  31:29

#define SCRATCH_SCRATCH_375_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE       10: 0
#define SCRATCH_SCRATCH_375_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_RANGE      16:11
#define SCRATCH_SCRATCH_375_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_RANGE\
                                                                            17:17
#define SCRATCH_SCRATCH_375_0_EMC_TREFBW_0_TREFBW_RANGE                     31:18

#define SCRATCH_SCRATCH_376_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE             7: 0
#define SCRATCH_SCRATCH_376_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE            15: 8
#define SCRATCH_SCRATCH_376_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE   17:16
#define EMC_CLKEN_OVERRIDE_0_9_1_RANGE                                      9:1
#define SCRATCH_SCRATCH_376_0_EMC_CLKEN_OVERRIDE_0_9_1_RANGE                26:18
#define EMC_CLKEN_OVERRIDE_0_20_16_RANGE                                    20:16
#define SCRATCH_SCRATCH_376_0_EMC_CLKEN_OVERRIDE_0_20_16_RANGE              31:27

#define EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_17_0_RANGE                         17:0
#define SCRATCH_SCRATCH_377_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_17_0_RANGE   17: 0
#define EMC_PMACRO_CMD_TX_DRV_0_13_0_RANGE                                  13:0
#define SCRATCH_SCRATCH_377_0_EMC_PMACRO_CMD_TX_DRV_0_13_0_RANGE            31:18

#define EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_17_0_RANGE                        17:0
#define SCRATCH_SCRATCH_378_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_17_0_RANGE  17: 0
#define SCRATCH_SCRATCH_378_0_EMC_QPOP_0_QPOP_RANGE                         24:18
#define SCRATCH_SCRATCH_378_0_EMC_QPOP_0_QPOP_PREAMBLE_RANGE                31:25

#define SCRATCH_SCRATCH_379_0_EMC_CMDQ_0_RW_DEPTH_RANGE                      4: 0
#define SCRATCH_SCRATCH_379_0_EMC_CMDQ_0_RW_WD_DEPTH_RANGE                   9: 5
#define EMC_CMDQ_0_14_8_RANGE                                               14:8
#define SCRATCH_SCRATCH_379_0_EMC_CMDQ_0_14_8_RANGE                         16:10
#define EMC_PMACRO_CMD_RX_TERM_MODE_0_13_0_RANGE                            13:0
#define SCRATCH_SCRATCH_379_0_EMC_PMACRO_CMD_RX_TERM_MODE_0_13_0_RANGE      30:17

#define EMC_PMACRO_AUTOCAL_CFG_COMMON_0_16_0_RANGE                          16:0
#define SCRATCH_SCRATCH_380_0_EMC_PMACRO_AUTOCAL_CFG_COMMON_0_16_0_RANGE    16: 0
#define EMC_PMACRO_DATA_RX_TERM_MODE_0_13_0_RANGE                           13:0
#define SCRATCH_SCRATCH_380_0_EMC_PMACRO_DATA_RX_TERM_MODE_0_13_0_RANGE     30:17

#define SCRATCH_SCRATCH_381_0_EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE\
                                                                            15: 0
#define SCRATCH_SCRATCH_381_0_EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE\
                                                                            16:16

#define SCRATCH_SCRATCH_382_0_EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_RANGE     0: 0
#define SCRATCH_SCRATCH_382_0_EMC_ASR_CONTROL_0_ASR_THRESHOLD_RANGE         16: 1

#define SCRATCH_SCRATCH_383_0_MC_EMEM_ARB_REFPB_BANK_CTRL_0_REFPB_EXPLICIT_BANK_MODE_RANGE\
                                                                             0: 0
#define MC_EMEM_ARB_REFPB_BANK_CTRL_0_14_0_RANGE                            14:0
#define SCRATCH_SCRATCH_383_0_MC_EMEM_ARB_REFPB_BANK_CTRL_0_14_0_RANGE      15: 1
#define EMC_REFRESH_0_15_0_RANGE                                            15:0
#define SCRATCH_SCRATCH_383_0_EMC_REFRESH_0_15_0_RANGE                      31:16

#define SCRATCH_SCRATCH_384_0_EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_RANGE       15: 0
#define EMC_AUTO_CAL_VREF_SEL_1_0_15_0_RANGE                                15:0
#define SCRATCH_SCRATCH_384_0_EMC_AUTO_CAL_VREF_SEL_1_0_15_0_RANGE          31:16

#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_3_0_RANGE                                3:0
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_3_0_RANGE       3: 0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_0_0_11_8_RANGE                               11:8
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_11_8_RANGE      7: 4
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_0_0_19_16_RANGE                              19:16
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_19_16_RANGE    11: 8
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_0_0_27_24_RANGE                              27:24
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_27_24_RANGE    15:12
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_3_0_RANGE                                3:0
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_3_0_RANGE      19:16
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_0_0_11_8_RANGE                               11:8
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_11_8_RANGE     23:20
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_0_0_19_16_RANGE                              19:16
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_19_16_RANGE    27:24
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_0_0_27_24_RANGE                              27:24
#define SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_27_24_RANGE    31:28

#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_3_0_RANGE                                3:0
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_3_0_RANGE       3: 0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_1_0_11_8_RANGE                               11:8
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_11_8_RANGE      7: 4
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_1_0_19_16_RANGE                              19:16
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_19_16_RANGE    11: 8
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_1_0_27_24_RANGE                              27:24
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_27_24_RANGE    15:12
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_3_0_RANGE                                3:0
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_3_0_RANGE      19:16
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_1_0_11_8_RANGE                               11:8
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_11_8_RANGE     23:20
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_1_0_19_16_RANGE                              19:16
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_19_16_RANGE    27:24
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_1_0_27_24_RANGE                              27:24
#define SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_27_24_RANGE    31:28

#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_3_0_RANGE                                3:0
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_3_0_RANGE       3: 0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_2_0_11_8_RANGE                               11:8
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_11_8_RANGE      7: 4
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_2_0_19_16_RANGE                              19:16
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_19_16_RANGE    11: 8
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_2_0_27_24_RANGE                              27:24
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_27_24_RANGE    15:12
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_3_0_RANGE                                3:0
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_3_0_RANGE      19:16
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_2_0_11_8_RANGE                               11:8
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_11_8_RANGE     23:20
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_2_0_19_16_RANGE                              19:16
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_19_16_RANGE    27:24
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_2_0_27_24_RANGE                              27:24
#define SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_27_24_RANGE    31:28

#define SCRATCH_SCRATCH_388_0_EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE\
                                                                            15: 0
#define EMC_CFG_DIG_DLL_1_0_15_0_RANGE                                      15:0
#define SCRATCH_SCRATCH_388_0_EMC_CFG_DIG_DLL_1_0_15_0_RANGE                31:16

#define SCRATCH_SCRATCH_389_0_EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE\
                                                                            15: 0
#define SCRATCH_SCRATCH_389_0_EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_RANGE  20:16
#define SCRATCH_SCRATCH_389_0_EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_RANGE   25:21
#define EMC_DLL_CFG_3_0_21_16_RANGE                                         21:16
#define SCRATCH_SCRATCH_389_0_EMC_DLL_CFG_3_0_21_16_RANGE                   31:26

// macros for variables with different names but sharing the same registers
#define PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_RANGE \
        PMC_IMPL_NO_IOPOWER_0_MEM_RANGE
#define PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_RANGE \
        PMC_IMPL_NO_IOPOWER_0_MEM1_RANGE
#define PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_COMP_RANGE \
        PMC_IMPL_NO_IOPOWER_0_MEM_COMP_RANGE
#define PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_COMP_RANGE \
        PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_MA_RANGE \
        EMC_MRW_0_MRW_MA_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_OP_RANGE \
        EMC_MRW_0_MRW_OP_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_LONG_CNT_RANGE \
        EMC_MRW_0_USE_MRW_LONG_CNT_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_USE_MRW_EXT_CNT_RANGE \
        EMC_MRW_0_USE_MRW_EXT_CNT_RANGE
#define EMC_MRW_LPDDR2_ZCAL_WARM_BOOT_0_MRW_DEV_SELECTN_RANGE \
        EMC_MRW_0_MRW_DEV_SELECTN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_SRC_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_CLK_DIV2_EN_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_CLK_DIV2_EN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_2X_CLK_DIVISOR_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_MC_EMC_SAME_FREQ_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_MC_EMC_SAME_FREQ_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_EMC_INVERT_DCD_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLC_OUT_FOR_EMC_EN_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_PLLC_OUT_FOR_EMC_EN_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_USE_32KHZ_AS_CLK_M_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_USE_32KHZ_AS_CLK_M_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_FORCE_CC_TRIGGER_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0_FORCE_CC_TRIGGER_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_DEV_SELECTN_RANGE \
        EMC_MRS_0_MRS_DEV_SELECTN_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_EXT_CNT_RANGE \
        EMC_MRS_0_USE_MRS_EXT_CNT_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_USE_MRS_LONG_CNT_RANGE \
        EMC_MRS_0_USE_MRS_LONG_CNT_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_BA_RANGE \
        EMC_MRS_0_MRS_BA_RANGE
#define EMC_WARM_BOOT_MRS_EXTRA_0_MRS_ADR_RANGE \
        EMC_MRS_0_MRS_ADR_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_SRC_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_SRC_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_DDLL_CLK_SEL_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_DDLL_CLK_SEL_RANGE
#define CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_DIVISOR_RANGE \
        CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0_EMC_DLL_CLK_DIVISOR_RANGE
#define PMC_IMPL_DDR_VDDP_SEL_0_DATA_RANGE \
        PMC_IMPL_VDDP_SEL_0_DATA_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG14V_CTRL_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_VREG14V_CTRL_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG10V_CTRL_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_VREG10V_CTRL_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_OVERRIDE_SYNCMUX_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_OVERRIDE_SYNCMUX_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VCO_SEL_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_VCO_SEL_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_SYNC_MUX_CTRL_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_SYNC_MUX_CTRL_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_ENABLE_SW_OVERRIDE_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_ENABLE_SW_OVERRIDE_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_PTS_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_PTS_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_IDDQ_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_IDDQ_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_EN_LCKDET_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_EN_LCKDET_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_LOCK_OVERRIDE_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_LOCK_OVERRIDE_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KCP_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KCP_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KVCO_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC2_0_PLLM_KVCO_RANGE
#define CLK_RST_CONTROLLER_PLLM_MISC1_ALIAS_0_PLLM_SETUP_RANGE \
        CLK_RST_CONTROLLER_PLLM_MISC1_0_PLLM_SETUP_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSB_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_MCHUBSB_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC3_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_MC3_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_IOBIST_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_EMCSB_IOBIST_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_LATENCY_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_EMCSB_LATENCY_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_MC_BBC_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_MC_CPU_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_EMC_DLL_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_MEM_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_0_CLR_CLK_ENB_EMC_RANGE
#define CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_MCHUB_CLK_RATIO_RANGE \
        CLK_RST_CONTROLLER_EMC_MISC_0_MCHUB_CLK_RATIO_RANGE
#define CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_EMCHUB_CLK_SEL_RANGE \
        CLK_RST_CONTROLLER_EMC_MISC_0_EMCHUB_CLK_SEL_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_MA_RANGE \
        EMC_MRW_0_MRW_MA_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_OP_RANGE \
        EMC_MRW_0_MRW_OP_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_LONG_CNT_RANGE \
        EMC_MRW_0_USE_MRW_LONG_CNT_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_USE_MRW_EXT_CNT_RANGE \
        EMC_MRW_0_USE_MRW_EXT_CNT_RANGE
#define EMC_WARM_BOOT_MRW_EXTRA_0_MRW_DEV_SELECTN_RANGE \
        EMC_MRW_0_MRW_DEV_SELECTN_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_LATCH_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE \
        EMC_ZQ_CAL_0_ZQ_LATCH_CMD_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_LENGTH_RANGE
#define EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE \
        EMC_ZQ_CAL_0_ZQ_CAL_DEV_SELECTN_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CCPA_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_CCPA_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CDPA_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_CDPA_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CEPA_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_CEPA_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CFPA_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_CFPA_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSA_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MCHUBSA_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC1_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC1_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_IOBIST_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_EMC_IOBIST_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_LATENCY_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_EMC_LATENCY_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_BBC_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_CPU_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CBPA_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_CBPA_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CAPA_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MC_CAPA_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_EMC_DLL_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_MEM_RANGE
#define CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE \
        CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_0_CLR_CLK_ENB_EMC_RANGE





#define EMC_MRW9_0_CH0_31_0_RANGE                                           31:0
#define EMC_MRW9_0_CH2_31_0_RANGE                                           31:0
#define EMC_PMC_SCRATCH1_0_CH0_SCRATCH1_RANGE                               EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE
#define EMC_PMC_SCRATCH1_0_CH2_SCRATCH1_RANGE                               EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE
#define EMC_PMC_SCRATCH2_0_CH2_SCRATCH2_RANGE                               EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE
#define EMC_PMC_SCRATCH2_0_CH0_SCRATCH2_RANGE                               EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE
#define EMC_PMC_SCRATCH3_0_CH2_SCRATCH3_RANGE                               EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE
#define EMC_PMC_SCRATCH3_0_CH0_SCRATCH3_RANGE                               EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE
#define EMC_SWIZZLE_RANK0_BYTE0_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE0_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE1_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE1_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE2_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE2_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE3_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK0_BYTE3_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE0_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE0_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE1_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE1_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE2_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE2_0_CH0_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE3_0_CH2_30_0_RANGE                            30:0
#define EMC_SWIZZLE_RANK1_BYTE3_0_CH0_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_0_0_CH0_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_0_0_CH2_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_1_0_CH0_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQ_1_0_CH2_30_0_RANGE                            30:0
#define EMC_PMACRO_IB_VREF_DQS_0_0_CH0_30_0_RANGE                           30:0
#define EMC_PMACRO_IB_VREF_DQS_0_0_CH2_30_0_RANGE                           30:0
#define EMC_PMACRO_IB_VREF_DQS_1_0_CH0_30_0_RANGE                           30:0
#define EMC_PMACRO_IB_VREF_DQS_1_0_CH2_30_0_RANGE                           30:0
#define EMC_PMACRO_TX_PWRD_0_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_0_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_1_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_1_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_2_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_2_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_3_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_3_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_4_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_4_0_CH0_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_5_0_CH2_29_0_RANGE                               29:0
#define EMC_PMACRO_TX_PWRD_5_0_CH0_29_0_RANGE                               29:0
#define EMC_AUTO_CAL_CONFIG3_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG3_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG4_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG4_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG5_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG5_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG6_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG6_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG7_0_CH2_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG7_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG8_0_CH0_23_0_RANGE                               23:0
#define EMC_AUTO_CAL_CONFIG8_0_CH2_23_0_RANGE                               23:0
#define EMC_DATA_BRLSHFT_0_0_CH0_23_0_RANGE                                 23:0
#define EMC_DATA_BRLSHFT_0_0_CH2_23_0_RANGE                                 23:0
#define EMC_DATA_BRLSHFT_1_0_CH0_23_0_RANGE                                 23:0
#define EMC_DATA_BRLSHFT_1_0_CH2_23_0_RANGE                                 23:0
#define EMC_DQS_BRLSHFT_0_0_CH2_23_0_RANGE                                  23:0
#define EMC_DQS_BRLSHFT_0_0_CH0_23_0_RANGE                                  23:0
#define EMC_DQS_BRLSHFT_1_0_CH2_23_0_RANGE                                  23:0
#define EMC_DQS_BRLSHFT_1_0_CH0_23_0_RANGE                                  23:0
#define EMC_CFG_PIPE_2_0_CH0_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_2_0_CH0_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_2_0_CH2_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_2_0_CH2_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_1_0_CH2_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_1_0_CH2_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_1_0_CH0_11_0_RANGE                                     11:0
#define EMC_CFG_PIPE_1_0_CH0_27_16_RANGE                                    27:16
#define EMC_CFG_PIPE_0_CH0_11_0_RANGE                                       11:0
#define EMC_CFG_PIPE_0_CH0_27_16_RANGE                                      27:16
#define EMC_CFG_PIPE_0_CH2_11_0_RANGE                                       11:0
#define EMC_CFG_PIPE_0_CH2_27_16_RANGE                                      27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_27_16_RANGE                       27:16
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_11_0_RANGE                        11:0
#define EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_27_16_RANGE                       27:16
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE0_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE1_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE2_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE3_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE4_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE5_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE6_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE7_RANGE      EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD0_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD1_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE
#define EMC_CMD_BRLSHFT_0_0_CH2_5_0_RANGE                                   5:0
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD2_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE
#define EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD3_RANGE       EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE
#define EMC_CMD_BRLSHFT_0_0_CH0_5_0_RANGE                                   5:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE
#define EMC_CMD_BRLSHFT_1_0_CH2_5_0_RANGE                                   5:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE
#define EMC_CMD_BRLSHFT_1_0_CH0_5_0_RANGE                                   5:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE
#define EMC_CMD_BRLSHFT_2_0_CH0_5_0_RANGE                                   5:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE
#define EMC_CMD_BRLSHFT_2_0_CH2_5_0_RANGE                                   5:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE
#define EMC_CMD_BRLSHFT_3_0_CH0_5_0_RANGE                                   5:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE
#define EMC_CMD_BRLSHFT_3_0_CH2_5_0_RANGE                                   5:0
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE
#define EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE
#define EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE0_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE1_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE0_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE1_RANGE           EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE2_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE3_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE2_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE3_RANGE           EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE4_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE5_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE4_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE5_RANGE           EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE6_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE7_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE6_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE7_RANGE           EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_CH0_DDLL_LONG_CMD_RESET_RANGE          EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE
#define EMC_PMACRO_DDLL_LONG_CMD_4_0_CH2_DDLL_LONG_CMD_RESET_RANGE          EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE
#define EMC_QUSE_BRLSHFT_0_0_CH2_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_0_0_CH0_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_1_0_CH2_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_1_0_CH0_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_2_0_CH0_19_0_RANGE                                 19:0
#define EMC_FBIO_CFG8_0_CH2_27_16_RANGE                                     27:16
#define EMC_QUSE_BRLSHFT_2_0_CH2_19_0_RANGE                                 19:0
#define EMC_FBIO_CFG8_0_CH0_27_16_RANGE                                     27:16
#define EMC_QUSE_BRLSHFT_3_0_CH0_19_0_RANGE                                 19:0
#define EMC_QUSE_BRLSHFT_3_0_CH2_19_0_RANGE                                 19:0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_27_24_RANGE                          27:24
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_3_0_RANGE                            3:0
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_11_8_RANGE                           11:8
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_19_16_RANGE                          19:16
#define EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_27_24_RANGE                          27:24
// SDRAM register field packing list generated by tool warmboot_code_gen
#define SDRAM_PMC_FIELDS(_) \
    _(101,  CLK_RST_CONTROLLER, PLLM_MISC1_ALIAS, PLLM_SETUP, PllMSetupControl) \
    _(102,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_2X_CLK_DIVISOR, EmcClockSource) \
    _(102,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_DLL_ALIAS, EMC_DLL_CLK_DIVISOR, EmcClockSourceDll) \
    _(102,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_2X_CLK_SRC, EmcClockSource) \
    _(102,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_DLL_ALIAS, EMC_DLL_CLK_SRC, EmcClockSourceDll) \
    _(102,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_DLL_ALIAS, DDLL_CLK_SEL, EmcClockSourceDll) \
    _(102,  PMC_IMPL, DDR_VDDP_SEL, DATA, PmcVddpSel) \
    _(102,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_VREG14V_CTRL, ClkRstControllerPllmMisc2Override) \
    _(102,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_VREG10V_CTRL, ClkRstControllerPllmMisc2Override) \
    _(102,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_PTS, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_KCP, ClkRstControllerPllmMisc2Override) \
    _(103,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_DEV_SELECTN, EmcZqCalLpDdr4WarmBoot) \
    _(103,  PMC_IMPL, DDR_E_NO_IO_PWR, MEM, PmcNoIoPower) \
    _(103,  PMC_IMPL, DDR_E_NO_IO_PWR, MEM1, PmcNoIoPower) \
    _(103,  PMC_IMPL, DDR_E_NO_IO_PWR, MEM_COMP, PmcNoIoPower) \
    _(103,  PMC_IMPL, DDR_E_NO_IO_PWR, MEM1_COMP, PmcNoIoPower) \
    _(103,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_CLK_DIV2_EN, EmcClockSource) \
    _(103,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, MC_EMC_SAME_FREQ, EmcClockSource) \
    _(103,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, EMC_INVERT_DCD, EmcClockSource) \
    _(103,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, PLLC_OUT_FOR_EMC_EN, EmcClockSource) \
    _(103,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, USE_32KHZ_AS_CLK_M, EmcClockSource) \
    _(103,  CLK_RST_CONTROLLER, CLK_SOURCE_EMC_ALIAS, FORCE_CC_TRIGGER, EmcClockSource) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_OVERRIDE_SYNCMUX, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_VCO_SEL, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_SYNC_MUX_CTRL, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_ENABLE_SW_OVERRIDE, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_IDDQ, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_EN_LCKDET, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_LOCK_OVERRIDE, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, PLLM_MISC2_ALIAS, PLLM_KVCO, ClkRstControllerPllmMisc2Override) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_MCHUBSB, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_MC3, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_EMCSB_IOBIST, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_EMCSB_LATENCY, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_MC_BBC, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_MC_CPU, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_EMC_DLL, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_MEM, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMCSB_CLR_ALIAS, CLR_CLK_ENB_EMC, ClkRstClkEnbClrEmcSb) \
    _(103,  CLK_RST_CONTROLLER, EMC_MISC_ALIAS, MCHUB_CLK_RATIO, ClkRstEmcMisc) \
    _(104,  CLK_RST_CONTROLLER, EMC_MISC_ALIAS, EMCHUB_CLK_SEL, ClkRstEmcMisc) \
    _(104,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_CMD, EmcZqCalLpDdr4WarmBoot) \
    _(104,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_LATCH_CMD, EmcZqCalLpDdr4WarmBoot) \
    _(104,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_LENGTH, EmcZqCalLpDdr4WarmBoot) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_CCPA, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_CDPA, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_CEPA, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_CFPA, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MCHUBSA, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC1, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_EMC_IOBIST, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_EMC_LATENCY, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_BBC, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_CPU, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_CBPA, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MC_CAPA, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_EMC_DLL, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_MEM, ClkRstClkEnbClrEmc) \
    _(104,  CLK_RST_CONTROLLER, CLK_OUT_ENB_EMC_CLR_ALIAS, CLR_CLK_ENB_EMC, ClkRstClkEnbClrEmc) \
    _(104,  MC, EMEM_ARB_NISO_THROTTLE, NISO_THROTTLE_CYCLES, McEmemArbNisoThrottle) \
    _(104,  MC, EMEM_ARB_NISO_THROTTLE, NISO_THROTTLE_CYCLES_HIGH, McEmemArbNisoThrottle) \
    _(104,  MC, EMEM_ARB_NISO_THROTTLE, NISO_THROTTLE_DISABLE_CNT_EVENT, McEmemArbNisoThrottle) \
    _(111,  MC, EMEM_ARB_TIMING_RC, RC, McEmemArbTimingRc) \
    _(112,  MC, EMEM_ARB_TIMING_WAP2PRE, WAP2PRE, McEmemArbTimingWap2Pre) \
    _(113,  MC, EMEM_ARB_RSV, EMEM_ARB_RESERVED_BYTE0, McEmemArbRsv) \
    _(114,  EMC, RC, RC, EmcRc) \
    _(115,  EMC, OBDLY, OBDLY, EmcObdly) \
    _(115,  EMC, OBDLY, OBDLY_MODE, EmcObdly) \
    _(116,  MC, EMEM_ARB_DA_TURNS, 31_0, McEmemArbDaTurns) \
    _(117,  EMC, FBIO_SPARE, 31_0, EmcFbioSpare) \
    _(118,  EMC, CFG_RSV, 31_0, EmcCfgRsv) \
    _(119,  EMC, MRW9, CH0_31_0, EmcMrw9_0) \
    _(120,  EMC, MRW9, CH2_31_0, EmcMrw9_2) \
    _(121,  EMC, AUTO_CAL_CONFIG, 31_0, EmcAutoCalConfig) \
    _(122,  EMC, AUTO_CAL_VREF_SEL_0, 31_0, EmcAutoCalVrefSel0) \
    _(123,  EMC, XM2COMPPADCTRL, 31_0, EmcXm2CompPadCtrl) \
    _(124,  EMC, CFG_DIG_DLL, 31_0, EmcCfgDigDll) \
    _(125,  EMC, PMACRO_DDLL_BYPASS, 31_0, EmcPmacroDdllBypass) \
    _(126,  EMC, PMACRO_DDLL_PWRD_0, 31_0, EmcPmacroDdllPwrd0) \
    _(127,  EMC, PMACRO_DDLL_PWRD_1, 31_0, EmcPmacroDdllPwrd1) \
    _(128,  EMC, PMACRO_DDLL_PWRD_2, 31_0, EmcPmacroDdllPwrd2) \
    _(129,  EMC, PMACRO_BRICK_CTRL_RFU1, 31_0, EmcPmacroBrickCtrlRfu1) \
    _(130,  EMC, PMACRO_BRICK_CTRL_RFU2, 31_0, EmcPmacroBrickCtrlRfu2) \
    _(131,  EMC, PMC_SCRATCH1, CH0_SCRATCH1, EmcPmcScratch1_0) \
    _(132,  EMC, PMC_SCRATCH1, CH2_SCRATCH1, EmcPmcScratch1_2) \
    _(133,  EMC, PMC_SCRATCH2, CH2_SCRATCH2, EmcPmcScratch2_2) \
    _(134,  EMC, PMC_SCRATCH2, CH0_SCRATCH2, EmcPmcScratch2_0) \
    _(135,  EMC, PMC_SCRATCH3, CH2_SCRATCH3, EmcPmcScratch3_2) \
    _(136,  EMC, PMC_SCRATCH3, CH0_SCRATCH3, EmcPmcScratch3_0) \
    _(153,  MC, EMEM_ARB_MISC0, 30_0, McEmemArbMisc0) \
    _(153,  MC, EMEM_ARB_MISC2, ALLOW_B2B_TA_REQS, McEmemArbMisc2) \
    _(154,  EMC, SWIZZLE_RANK0_BYTE0, CH2_30_0, EmcSwizzleRank0Byte0_2) \
    _(154,  MC, DA_CONFIG0, NEW_ARB_SCHEME, McDaCfg0) \
    _(155,  EMC, SWIZZLE_RANK0_BYTE0, CH0_30_0, EmcSwizzleRank0Byte0_0) \
    _(155,  EMC, FDPD_CTRL_CMD_NO_RAMP, CMD_DPD_NO_RAMP_ENABLE, EmcFdpdCtrlCmdNoRamp) \
    _(156,  EMC, SWIZZLE_RANK0_BYTE1, CH2_30_0, EmcSwizzleRank0Byte1_2) \
    _(156,  EMC, CFG_PIPE_CLK, PIPE_CLK_ENABLE_OVERRIDE, EmcCfgPipeClk) \
    _(157,  EMC, SWIZZLE_RANK0_BYTE1, CH0_30_0, EmcSwizzleRank0Byte1_0) \
    _(158,  EMC, SWIZZLE_RANK0_BYTE2, CH0_30_0, EmcSwizzleRank0Byte2_0) \
    _(159,  EMC, SWIZZLE_RANK0_BYTE2, CH2_30_0, EmcSwizzleRank0Byte2_2) \
    _(160,  EMC, SWIZZLE_RANK0_BYTE3, CH0_30_0, EmcSwizzleRank0Byte3_0) \
    _(161,  EMC, SWIZZLE_RANK0_BYTE3, CH2_30_0, EmcSwizzleRank0Byte3_2) \
    _(162,  EMC, SWIZZLE_RANK1_BYTE0, CH0_30_0, EmcSwizzleRank1Byte0_0) \
    _(163,  EMC, SWIZZLE_RANK1_BYTE0, CH2_30_0, EmcSwizzleRank1Byte0_2) \
    _(164,  EMC, SWIZZLE_RANK1_BYTE1, CH0_30_0, EmcSwizzleRank1Byte1_0) \
    _(165,  EMC, SWIZZLE_RANK1_BYTE1, CH2_30_0, EmcSwizzleRank1Byte1_2) \
    _(166,  EMC, SWIZZLE_RANK1_BYTE2, CH2_30_0, EmcSwizzleRank1Byte2_2) \
    _(167,  EMC, SWIZZLE_RANK1_BYTE2, CH0_30_0, EmcSwizzleRank1Byte2_0) \
    _(168,  EMC, SWIZZLE_RANK1_BYTE3, CH2_30_0, EmcSwizzleRank1Byte3_2) \
    _(169,  EMC, SWIZZLE_RANK1_BYTE3, CH0_30_0, EmcSwizzleRank1Byte3_0) \
    _(170,  EMC, PMACRO_IB_VREF_DQ_0, CH0_30_0, EmcPmacroIbVrefDq_0_0) \
    _(171,  EMC, PMACRO_IB_VREF_DQ_0, CH2_30_0, EmcPmacroIbVrefDq_0_2) \
    _(172,  EMC, PMACRO_IB_VREF_DQ_1, CH0_30_0, EmcPmacroIbVrefDq_1_0) \
    _(173,  EMC, PMACRO_IB_VREF_DQ_1, CH2_30_0, EmcPmacroIbVrefDq_1_2) \
    _(174,  EMC, PMACRO_IB_VREF_DQS_0, CH0_30_0, EmcPmacroIbVrefDqs_0_0) \
    _(175,  EMC, PMACRO_IB_VREF_DQS_0, CH2_30_0, EmcPmacroIbVrefDqs_0_2) \
    _(176,  EMC, PMACRO_IB_VREF_DQS_1, CH0_30_0, EmcPmacroIbVrefDqs_1_0) \
    _(177,  EMC, PMACRO_IB_VREF_DQS_1, CH2_30_0, EmcPmacroIbVrefDqs_1_2) \
    _(178,  EMC, PMACRO_DDLL_SHORT_CMD_0, 30_0, EmcPmacroDdllShortCmd_0) \
    _(179,  EMC, PMACRO_DDLL_SHORT_CMD_1, 30_0, EmcPmacroDdllShortCmd_1) \
    _(180,  EMC, PMACRO_RX_TERM, 29_0, EmcPmacroRxTerm) \
    _(181,  EMC, PMACRO_DQ_TX_DRV, 29_0, EmcPmacroDqTxDrv) \
    _(182,  EMC, PMACRO_CA_TX_DRV, 29_0, EmcPmacroCaTxDrv) \
    _(183,  EMC, DLL_CFG_0, 29_0, EmcDllCfg0) \
    _(184,  EMC, PMACRO_TX_PWRD_0, CH2_29_0, EmcPmacroTxPwrd0_2) \
    _(185,  EMC, PMACRO_TX_PWRD_0, CH0_29_0, EmcPmacroTxPwrd0_0) \
    _(186,  EMC, PMACRO_TX_PWRD_1, CH2_29_0, EmcPmacroTxPwrd1_2) \
    _(187,  EMC, PMACRO_TX_PWRD_1, CH0_29_0, EmcPmacroTxPwrd1_0) \
    _(188,  EMC, PMACRO_TX_PWRD_2, CH0_29_0, EmcPmacroTxPwrd2_0) \
    _(189,  EMC, PMACRO_TX_PWRD_2, CH2_29_0, EmcPmacroTxPwrd2_2) \
    _(190,  EMC, PMACRO_TX_PWRD_3, CH0_29_0, EmcPmacroTxPwrd3_0) \
    _(191,  EMC, PMACRO_TX_PWRD_3, CH2_29_0, EmcPmacroTxPwrd3_2) \
    _(192,  EMC, PMACRO_TX_PWRD_4, CH2_29_0, EmcPmacroTxPwrd4_2) \
    _(193,  EMC, PMACRO_TX_PWRD_4, CH0_29_0, EmcPmacroTxPwrd4_0) \
    _(194,  EMC, PMACRO_TX_PWRD_5, CH2_29_0, EmcPmacroTxPwrd5_2) \
    _(195,  EMC, PMACRO_TX_PWRD_5, CH0_29_0, EmcPmacroTxPwrd5_0) \
    _(196,  EMC, PMACRO_CMD_CTRL_0, 29_0, EmcPmacroCmdCtrl0) \
    _(197,  EMC, PMACRO_CMD_CTRL_1, 29_0, EmcPmacroCmdCtrl1) \
    _(198,  EMC, PMACRO_CMD_CTRL_2, 29_0, EmcPmacroCmdCtrl2) \
    _(199,  MC, CLKEN_OVERRIDE, CYA_CLKEN_OVR, McClkenOverride) \
    _(199,  MC, CLKEN_OVERRIDE, 27_0, McClkenOverride) \
    _(200,  MC, EMEM_ARB_OVERRIDE_1, 7_0, McEmemArbOverride1) \
    _(200,  MC, EMEM_ARB_OVERRIDE_1, 31_11, McEmemArbOverride1) \
    _(201,  EMC, XM2COMPPADCTRL2, 28_0, EmcXm2CompPadCtrl2) \
    _(202,  EMC, CFG_2, 16_0, EmcCfg2) \
    _(202,  EMC, CFG_2, 31_20, EmcCfg2) \
    _(203,  EMC, FDPD_CTRL_DQ, 16_0, EmcFdpdCtrlDq) \
    _(203,  EMC, FDPD_CTRL_DQ, 31_20, EmcFdpdCtrlDq) \
    _(204,  EMC, FDPD_CTRL_CMD, 16_0, EmcFdpdCtrlCmd) \
    _(204,  EMC, FDPD_CTRL_CMD, 31_20, EmcFdpdCtrlCmd) \
    _(205,  EMC, PMACRO_CMD_PAD_RX_CTRL, 28_0, EmcPmacroCmdPadRxCtrl) \
    _(206,  EMC, PMACRO_DATA_PAD_RX_CTRL, 28_0, EmcPmacroDataPadRxCtrl) \
    _(207,  EMC, AUTO_CAL_CONFIG2, 27_0, EmcAutoCalConfig2) \
    _(207,  EMC, BURST_REFRESH_NUM, BURST_REFRESH_NUM, EmcBurstRefreshNum) \
    _(208,  EMC, AUTO_CAL_CHANNEL, 11_0, EmcAutoCalChannel) \
    _(208,  EMC, AUTO_CAL_CHANNEL, 31_16, EmcAutoCalChannel) \
    _(208,  EMC, TPPD, TPPD, EmcTppd) \
    _(209,  EMC, PMACRO_ZCTRL, 27_0, EmcPmacroZctrl) \
    _(209,  EMC, R2R, R2R, EmcR2r) \
    _(210,  EMC, PMACRO_PAD_CFG_CTRL, QUSE_MODE, EmcPmacroPadCfgCtrl) \
    _(210,  EMC, PMACRO_PAD_CFG_CTRL, 30_5, EmcPmacroPadCfgCtrl) \
    _(210,  EMC, W2W, W2W, EmcW2w) \
    _(211,  EMC, DLL_CFG_1, 16_0, EmcDllCfg1) \
    _(211,  EMC, DLL_CFG_1, 29_20, EmcDllCfg1) \
    _(211,  MC, EMEM_ARB_TIMING_RRD, RRD, McEmemArbTimingRrd) \
    _(212,  MC, EMEM_ARB_OVERRIDE, 31_8, McEmemArbOverride) \
    _(212,  MC, EMEM_ARB_OVERRIDE, 4_3, McEmemArbOverride) \
    _(212,  MC, EMEM_ARB_TIMING_RCD, RCD, McEmemArbTimingRcd) \
    _(213,  EMC, FBIO_CFG5, 4_0, EmcFbioCfg5) \
    _(213,  EMC, FBIO_CFG5, 15_8, EmcFbioCfg5) \
    _(213,  EMC, FBIO_CFG5, 31_20, EmcFbioCfg5) \
    _(213,  MC, EMEM_ARB_TIMING_RP, RP, McEmemArbTimingRp) \
    _(214,  EMC, PMACRO_CMD_PAD_TX_CTRL, 16_0, EmcPmacroCmdPadTxCtrl) \
    _(214,  EMC, PMACRO_CMD_PAD_TX_CTRL, 27_20, EmcPmacroCmdPadTxCtrl) \
    _(214,  MC, EMEM_ARB_TIMING_RAS, RAS, McEmemArbTimingRas) \
    _(215,  EMC, PMACRO_DATA_PAD_TX_CTRL, 16_0, EmcPmacroDataPadTxCtrl) \
    _(215,  EMC, PMACRO_DATA_PAD_TX_CTRL, 27_20, EmcPmacroDataPadTxCtrl) \
    _(215,  MC, EMEM_ARB_TIMING_FAW, FAW, McEmemArbTimingFaw) \
    _(216,  MC, EMEM_ARB_DA_COVERS, 23_0, McEmemArbDaCovers) \
    _(216,  EMC, RESET_PAD_CTRL, 7_0, EmcResetPadCtrl) \
    _(217,  MC, EMEM_ARB_MISC1, 12_0, McEmemArbMisc1) \
    _(217,  MC, EMEM_ARB_MISC1, 31_21, McEmemArbMisc1) \
    _(218,  EMC, AUTO_CAL_CONFIG3, CH2_23_0, EmcAutoCalConfig3_2) \
    _(219,  EMC, AUTO_CAL_CONFIG3, CH0_23_0, EmcAutoCalConfig3_0) \
    _(220,  EMC, AUTO_CAL_CONFIG4, CH0_23_0, EmcAutoCalConfig4_0) \
    _(221,  EMC, AUTO_CAL_CONFIG4, CH2_23_0, EmcAutoCalConfig4_2) \
    _(222,  EMC, AUTO_CAL_CONFIG5, CH0_23_0, EmcAutoCalConfig5_0) \
    _(223,  EMC, AUTO_CAL_CONFIG5, CH2_23_0, EmcAutoCalConfig5_2) \
    _(223,  MC, EMEM_ARB_TIMING_RAP2PRE, RAP2PRE, McEmemArbTimingRap2Pre) \
    _(224,  EMC, AUTO_CAL_CONFIG6, CH2_23_0, EmcAutoCalConfig6_2) \
    _(224,  MC, EMEM_ARB_TIMING_R2W, R2W, McEmemArbTimingR2W) \
    _(225,  EMC, AUTO_CAL_CONFIG6, CH0_23_0, EmcAutoCalConfig6_0) \
    _(225,  MC, EMEM_ARB_TIMING_W2R, W2R, McEmemArbTimingW2R) \
    _(226,  EMC, AUTO_CAL_CONFIG7, CH2_23_0, EmcAutoCalConfig7_2) \
    _(226,  EMC, CONFIG_SAMPLE_DELAY, PMACRO_SAMPLE_DELAY, EmcConfigSampleDelay) \
    _(227,  EMC, AUTO_CAL_CONFIG7, CH0_23_0, EmcAutoCalConfig7_0) \
    _(227,  EMC, RAS, RAS, EmcRas) \
    _(228,  EMC, AUTO_CAL_CONFIG8, CH0_23_0, EmcAutoCalConfig8_0) \
    _(228,  EMC, W2P, W2P, EmcW2p) \
    _(229,  EMC, AUTO_CAL_CONFIG8, CH2_23_0, EmcAutoCalConfig8_2) \
    _(229,  EMC, QSAFE, QSAFE, EmcQSafe) \
    _(230,  EMC, XM2COMPPADCTRL3, 23_0, EmcXm2CompPadCtrl3) \
    _(230,  EMC, RDV, RDV, EmcRdv) \
    _(231,  EMC, ZCAL_INTERVAL, 23_0, EmcZcalInterval) \
    _(231,  EMC, RW2PDEN, RW2PDEN, EmcRw2Pden) \
    _(232,  EMC, DATA_BRLSHFT_0, CH0_23_0, EmcDataBrlshft0_0) \
    _(232,  EMC, TFAW, TFAW, EmcTfaw) \
    _(233,  EMC, DATA_BRLSHFT_0, CH2_23_0, EmcDataBrlshft0_2) \
    _(233,  EMC, TCLKSTABLE, TCLKSTABLE, EmcTClkStable) \
    _(234,  EMC, DATA_BRLSHFT_1, CH0_23_0, EmcDataBrlshft1_0) \
    _(234,  EMC, TRTM, TRTM, EmcTrtm) \
    _(235,  EMC, DATA_BRLSHFT_1, CH2_23_0, EmcDataBrlshft1_2) \
    _(235,  EMC, TWTM, TWTM, EmcTwtm) \
    _(236,  EMC, DQS_BRLSHFT_0, CH2_23_0, EmcDqsBrlshft0_2) \
    _(236,  EMC, TRATM, TRATM, EmcTratm) \
    _(237,  EMC, DQS_BRLSHFT_0, CH0_23_0, EmcDqsBrlshft0_0) \
    _(237,  EMC, TWATM, TWATM, EmcTwatm) \
    _(238,  EMC, DQS_BRLSHFT_1, CH2_23_0, EmcDqsBrlshft1_2) \
    _(238,  EMC, TR2REF, TR2REF, EmcTr2ref) \
    _(239,  EMC, DQS_BRLSHFT_1, CH0_23_0, EmcDqsBrlshft1_0) \
    _(239,  EMC, PDEX2MRR, PDEX2MRR, EmcPdex2Mrr) \
    _(240,  EMC, CFG_PIPE_2, CH0_11_0, EmcCfgPipe2_0) \
    _(240,  EMC, CFG_PIPE_2, CH0_27_16, EmcCfgPipe2_0) \
    _(240,  EMC, AUTO_CAL_CONFIG9, 6_0, EmcAutoCalConfig9) \
    _(241,  EMC, CFG_PIPE_2, CH2_11_0, EmcCfgPipe2_2) \
    _(241,  EMC, CFG_PIPE_2, CH2_27_16, EmcCfgPipe2_2) \
    _(241,  EMC, RDV_MASK, RDV_MASK, EmcRdvMask) \
    _(242,  EMC, CFG_PIPE_1, CH2_11_0, EmcCfgPipe1_2) \
    _(242,  EMC, CFG_PIPE_1, CH2_27_16, EmcCfgPipe1_2) \
    _(242,  EMC, RDV_EARLY_MASK, RDV_EARLY_MASK, EmcRdvEarlyMask) \
    _(243,  EMC, CFG_PIPE_1, CH0_11_0, EmcCfgPipe1_0) \
    _(243,  EMC, CFG_PIPE_1, CH0_27_16, EmcCfgPipe1_0) \
    _(243,  EMC, RDV_EARLY, RDV_EARLY, EmcRdvEarly) \
    _(244,  EMC, CFG_PIPE, CH0_11_0, EmcCfgPipe_0) \
    _(244,  EMC, CFG_PIPE, CH0_27_16, EmcCfgPipe_0) \
    _(244,  EMC, CFG_3, 6_0, EmcCfg3) \
    _(245,  EMC, CFG_PIPE, CH2_11_0, EmcCfgPipe_2) \
    _(245,  EMC, CFG_PIPE, CH2_27_16, EmcCfgPipe_2) \
    _(245,  EMC, QUSE_WIDTH, QUSE_DURATION, EmcQuseWidth) \
    _(245,  EMC, QUSE_WIDTH, 29_28, EmcQuseWidth) \
    _(246,  EMC, DLL_CFG_2, 23_0, EmcDllCfg2) \
    _(246,  EMC, PMACRO_DDLL_SHORT_CMD_2, DDLL_SHORT_CMD_RESET, EmcPmacroDdllShortCmd_2) \
    _(247,  EMC, PMACRO_TX_SEL_CLK_SRC_0, CH0_11_0, EmcPmacroTxSelClkSrc0_0) \
    _(247,  EMC, PMACRO_TX_SEL_CLK_SRC_0, CH0_27_16, EmcPmacroTxSelClkSrc0_0) \
    _(247,  MC, EMEM_ARB_TIMING_R2R, R2R, McEmemArbTimingR2R) \
    _(248,  EMC, PMACRO_TX_SEL_CLK_SRC_0, CH2_11_0, EmcPmacroTxSelClkSrc0_2) \
    _(248,  EMC, PMACRO_TX_SEL_CLK_SRC_0, CH2_27_16, EmcPmacroTxSelClkSrc0_2) \
    _(248,  MC, EMEM_ARB_TIMING_W2W, W2W, McEmemArbTimingW2W) \
    _(249,  EMC, PMACRO_TX_SEL_CLK_SRC_1, CH0_11_0, EmcPmacroTxSelClkSrc1_0) \
    _(249,  EMC, PMACRO_TX_SEL_CLK_SRC_1, CH0_27_16, EmcPmacroTxSelClkSrc1_0) \
    _(249,  MC, EMEM_ARB_TIMING_CCDMW, CCDMW, McEmemArbTimingCcdmw) \
    _(250,  EMC, PMACRO_TX_SEL_CLK_SRC_1, CH2_11_0, EmcPmacroTxSelClkSrc1_2) \
    _(250,  EMC, PMACRO_TX_SEL_CLK_SRC_1, CH2_27_16, EmcPmacroTxSelClkSrc1_2) \
    _(250,  EMC, RP, RP, EmcRp) \
    _(251,  EMC, PMACRO_TX_SEL_CLK_SRC_3, CH2_11_0, EmcPmacroTxSelClkSrc3_2) \
    _(251,  EMC, PMACRO_TX_SEL_CLK_SRC_3, CH2_27_16, EmcPmacroTxSelClkSrc3_2) \
    _(251,  EMC, R2W, R2W, EmcR2w) \
    _(252,  EMC, PMACRO_TX_SEL_CLK_SRC_3, CH0_11_0, EmcPmacroTxSelClkSrc3_0) \
    _(252,  EMC, PMACRO_TX_SEL_CLK_SRC_3, CH0_27_16, EmcPmacroTxSelClkSrc3_0) \
    _(252,  EMC, W2R, W2R, EmcW2r) \
    _(253,  EMC, PMACRO_TX_SEL_CLK_SRC_2, CH2_11_0, EmcPmacroTxSelClkSrc2_2) \
    _(253,  EMC, PMACRO_TX_SEL_CLK_SRC_2, CH2_27_16, EmcPmacroTxSelClkSrc2_2) \
    _(253,  EMC, R2P, R2P, EmcR2p) \
    _(254,  EMC, PMACRO_TX_SEL_CLK_SRC_2, CH0_11_0, EmcPmacroTxSelClkSrc2_0) \
    _(254,  EMC, PMACRO_TX_SEL_CLK_SRC_2, CH0_27_16, EmcPmacroTxSelClkSrc2_0) \
    _(254,  EMC, CCDMW, CCDMW, EmcCcdmw) \
    _(255,  EMC, PMACRO_TX_SEL_CLK_SRC_4, CH0_11_0, EmcPmacroTxSelClkSrc4_0) \
    _(255,  EMC, PMACRO_TX_SEL_CLK_SRC_4, CH0_27_16, EmcPmacroTxSelClkSrc4_0) \
    _(255,  EMC, RD_RCD, RD_RCD, EmcRdRcd) \
    _(256,  EMC, PMACRO_TX_SEL_CLK_SRC_4, CH2_11_0, EmcPmacroTxSelClkSrc4_2) \
    _(256,  EMC, PMACRO_TX_SEL_CLK_SRC_4, CH2_27_16, EmcPmacroTxSelClkSrc4_2) \
    _(256,  EMC, WR_RCD, WR_RCD, EmcWrRcd) \
    _(257,  EMC, PMACRO_TX_SEL_CLK_SRC_5, CH0_11_0, EmcPmacroTxSelClkSrc5_0) \
    _(257,  EMC, PMACRO_TX_SEL_CLK_SRC_5, CH0_27_16, EmcPmacroTxSelClkSrc5_0) \
    _(257,  EMC, WDV, WDV, EmcWdv) \
    _(258,  EMC, PMACRO_TX_SEL_CLK_SRC_5, CH2_11_0, EmcPmacroTxSelClkSrc5_2) \
    _(258,  EMC, PMACRO_TX_SEL_CLK_SRC_5, CH2_27_16, EmcPmacroTxSelClkSrc5_2) \
    _(258,  EMC, QUSE, QUSE, EmcQUse) \
    _(259,  EMC, PMACRO_VTTGEN_CTRL_1, 23_0, EmcPmacroVttgenCtrl1) \
    _(259,  EMC, PDEX2WR, PDEX2WR, EmcPdEx2Wr) \
    _(260,  EMC, PMACRO_VTTGEN_CTRL_2, 23_0, EmcPmacroVttgenCtrl2) \
    _(260,  EMC, PDEX2RD, PDEX2RD, EmcPdEx2Rd) \
    _(261,  MC, EMEM_ARB_REFPB_HP_CTRL, 22_0, McEmemArbRefpbHpCtrl) \
    _(261,  MC, EMEM_ARB_TIMING_RFCPB, RFCPB, McEmemArbTimingRFCPB) \
    _(262,  MC, EMEM_ARB_CFG, CYCLES_PER_UPDATE, McEmemArbCfg) \
    _(262,  MC, EMEM_ARB_CFG, EXTRA_TICKS_PER_UPDATE, McEmemArbCfg) \
    _(262,  MC, EMEM_ARB_CFG, 31_24, McEmemArbCfg) \
    _(262,  EMC, CFG_UPDATE, 2_0, EmcCfgUpdate) \
    _(262,  EMC, CFG_UPDATE, 10_8, EmcCfgUpdate) \
    _(262,  EMC, CFG_UPDATE, 31_28, EmcCfgUpdate) \
    _(263,  EMC, PMACRO_QUSE_DDLL_RANK0_0, CH0_QUSE_DDLL_RANK0_BYTE0, EmcPmacroQuseDdllRank0_0_0) \
    _(263,  EMC, PMACRO_QUSE_DDLL_RANK0_0, CH0_QUSE_DDLL_RANK0_BYTE1, EmcPmacroQuseDdllRank0_0_0) \
    _(263,  EMC, RFC, RFC, EmcRfc) \
    _(264,  EMC, PMACRO_QUSE_DDLL_RANK0_0, CH2_QUSE_DDLL_RANK0_BYTE0, EmcPmacroQuseDdllRank0_0_2) \
    _(264,  EMC, PMACRO_QUSE_DDLL_RANK0_0, CH2_QUSE_DDLL_RANK0_BYTE1, EmcPmacroQuseDdllRank0_0_2) \
    _(264,  EMC, TXSR, TXSR, EmcTxsr) \
    _(265,  EMC, PMACRO_QUSE_DDLL_RANK0_1, CH0_QUSE_DDLL_RANK0_BYTE2, EmcPmacroQuseDdllRank0_1_0) \
    _(265,  EMC, PMACRO_QUSE_DDLL_RANK0_1, CH0_QUSE_DDLL_RANK0_BYTE3, EmcPmacroQuseDdllRank0_1_0) \
    _(265,  EMC, MC2EMCQ, MCREQ_DEPTH, EmcMc2EmcQ) \
    _(265,  EMC, MC2EMCQ, MCACT_DEPTH, EmcMc2EmcQ) \
    _(265,  EMC, MC2EMCQ, MCWD_DEPTH, EmcMc2EmcQ) \
    _(266,  EMC, PMACRO_QUSE_DDLL_RANK0_1, CH2_QUSE_DDLL_RANK0_BYTE2, EmcPmacroQuseDdllRank0_1_2) \
    _(266,  EMC, PMACRO_QUSE_DDLL_RANK0_1, CH2_QUSE_DDLL_RANK0_BYTE3, EmcPmacroQuseDdllRank0_1_2) \
    _(266,  EMC, SEL_DPD_CTRL, SEL_DPD_DLY, EmcSelDpdCtrl) \
    _(266,  EMC, SEL_DPD_CTRL, 8_2, EmcSelDpdCtrl) \
    _(267,  EMC, PMACRO_QUSE_DDLL_RANK0_2, CH0_QUSE_DDLL_RANK0_BYTE4, EmcPmacroQuseDdllRank0_2_0) \
    _(267,  EMC, PMACRO_QUSE_DDLL_RANK0_2, CH0_QUSE_DDLL_RANK0_BYTE5, EmcPmacroQuseDdllRank0_2_0) \
    _(268,  EMC, PMACRO_QUSE_DDLL_RANK0_2, CH2_QUSE_DDLL_RANK0_BYTE4, EmcPmacroQuseDdllRank0_2_2) \
    _(268,  EMC, PMACRO_QUSE_DDLL_RANK0_2, CH2_QUSE_DDLL_RANK0_BYTE5, EmcPmacroQuseDdllRank0_2_2) \
    _(268,  EMC, RFCPB, RFCPB, EmcRfcPb) \
    _(269,  EMC, PMACRO_QUSE_DDLL_RANK0_3, CH2_QUSE_DDLL_RANK0_BYTE6, EmcPmacroQuseDdllRank0_3_2) \
    _(269,  EMC, PMACRO_QUSE_DDLL_RANK0_3, CH2_QUSE_DDLL_RANK0_BYTE7, EmcPmacroQuseDdllRank0_3_2) \
    _(269,  EMC, AR2PDEN, AR2PDEN, EmcAr2Pden) \
    _(270,  EMC, PMACRO_QUSE_DDLL_RANK0_3, CH0_QUSE_DDLL_RANK0_BYTE6, EmcPmacroQuseDdllRank0_3_0) \
    _(270,  EMC, PMACRO_QUSE_DDLL_RANK0_3, CH0_QUSE_DDLL_RANK0_BYTE7, EmcPmacroQuseDdllRank0_3_0) \
    _(270,  EMC, RFC_SLR, RFC_SLR, EmcRfcSlr) \
    _(271,  EMC, PMACRO_QUSE_DDLL_RANK0_4, CH0_QUSE_DDLL_RANK0_CMD0, EmcPmacroQuseDdllRank0_4_0) \
    _(271,  EMC, PMACRO_QUSE_DDLL_RANK0_4, CH0_QUSE_DDLL_RANK0_CMD1, EmcPmacroQuseDdllRank0_4_0) \
    _(271,  EMC, IBDLY, IBDLY, EmcIbdly) \
    _(271,  EMC, IBDLY, IBDLY_MODE, EmcIbdly) \
    _(272,  EMC, PMACRO_QUSE_DDLL_RANK0_4, CH2_QUSE_DDLL_RANK0_CMD0, EmcPmacroQuseDdllRank0_4_2) \
    _(272,  EMC, PMACRO_QUSE_DDLL_RANK0_4, CH2_QUSE_DDLL_RANK0_CMD1, EmcPmacroQuseDdllRank0_4_2) \
    _(272,  EMC, PDEX2CKE, PDEX2CKE, EmcPdex2Cke) \
    _(272,  EMC, PMACRO_COMMON_PAD_TX_CTRL, 3_0, EmcPmacroCommonPadTxCtrl) \
    _(273,  EMC, PMACRO_QUSE_DDLL_RANK0_5, CH0_QUSE_DDLL_RANK0_CMD2, EmcPmacroQuseDdllRank0_5_0) \
    _(273,  EMC, PMACRO_QUSE_DDLL_RANK0_5, CH0_QUSE_DDLL_RANK0_CMD3, EmcPmacroQuseDdllRank0_5_0) \
    _(273,  EMC, PCHG2PDEN, PCHG2PDEN, EmcPChg2Pden) \
    _(274,  EMC, PMACRO_QUSE_DDLL_RANK0_5, CH2_QUSE_DDLL_RANK0_CMD2, EmcPmacroQuseDdllRank0_5_2) \
    _(274,  EMC, PMACRO_QUSE_DDLL_RANK0_5, CH2_QUSE_DDLL_RANK0_CMD3, EmcPmacroQuseDdllRank0_5_2) \
    _(274,  EMC, ACT2PDEN, ACT2PDEN, EmcAct2Pden) \
    _(275,  EMC, PMACRO_QUSE_DDLL_RANK1_0, CH0_QUSE_DDLL_RANK1_BYTE0, EmcPmacroQuseDdllRank1_0_0) \
    _(275,  EMC, PMACRO_QUSE_DDLL_RANK1_0, CH0_QUSE_DDLL_RANK1_BYTE1, EmcPmacroQuseDdllRank1_0_0) \
    _(275,  EMC, CKE2PDEN, CKE2PDEN, EmcCke2Pden) \
    _(276,  EMC, PMACRO_QUSE_DDLL_RANK1_0, CH2_QUSE_DDLL_RANK1_BYTE0, EmcPmacroQuseDdllRank1_0_2) \
    _(276,  EMC, PMACRO_QUSE_DDLL_RANK1_0, CH2_QUSE_DDLL_RANK1_BYTE1, EmcPmacroQuseDdllRank1_0_2) \
    _(276,  EMC, TCKE, TCKE, EmcTcke) \
    _(277,  EMC, PMACRO_QUSE_DDLL_RANK1_1, CH0_QUSE_DDLL_RANK1_BYTE2, EmcPmacroQuseDdllRank1_1_0) \
    _(277,  EMC, PMACRO_QUSE_DDLL_RANK1_1, CH0_QUSE_DDLL_RANK1_BYTE3, EmcPmacroQuseDdllRank1_1_0) \
    _(277,  EMC, TRPAB, TRPAB, EmcTrpab) \
    _(278,  EMC, PMACRO_QUSE_DDLL_RANK1_1, CH2_QUSE_DDLL_RANK1_BYTE2, EmcPmacroQuseDdllRank1_1_2) \
    _(278,  EMC, PMACRO_QUSE_DDLL_RANK1_1, CH2_QUSE_DDLL_RANK1_BYTE3, EmcPmacroQuseDdllRank1_1_2) \
    _(278,  EMC, EINPUT, EINPUT, EmcEInput) \
    _(279,  EMC, PMACRO_QUSE_DDLL_RANK1_2, CH2_QUSE_DDLL_RANK1_BYTE4, EmcPmacroQuseDdllRank1_2_2) \
    _(279,  EMC, PMACRO_QUSE_DDLL_RANK1_2, CH2_QUSE_DDLL_RANK1_BYTE5, EmcPmacroQuseDdllRank1_2_2) \
    _(279,  EMC, EINPUT_DURATION, EINPUT_DURATION, EmcEInputDuration) \
    _(280,  EMC, PMACRO_QUSE_DDLL_RANK1_2, CH0_QUSE_DDLL_RANK1_BYTE4, EmcPmacroQuseDdllRank1_2_0) \
    _(280,  EMC, PMACRO_QUSE_DDLL_RANK1_2, CH0_QUSE_DDLL_RANK1_BYTE5, EmcPmacroQuseDdllRank1_2_0) \
    _(280,  EMC, PUTERM_EXTRA, RXTERM, EmcPutermExtra) \
    _(281,  EMC, PMACRO_QUSE_DDLL_RANK1_3, CH2_QUSE_DDLL_RANK1_BYTE6, EmcPmacroQuseDdllRank1_3_2) \
    _(281,  EMC, PMACRO_QUSE_DDLL_RANK1_3, CH2_QUSE_DDLL_RANK1_BYTE7, EmcPmacroQuseDdllRank1_3_2) \
    _(281,  EMC, TCKESR, TCKESR, EmcTckesr) \
    _(282,  EMC, PMACRO_QUSE_DDLL_RANK1_3, CH0_QUSE_DDLL_RANK1_BYTE6, EmcPmacroQuseDdllRank1_3_0) \
    _(282,  EMC, PMACRO_QUSE_DDLL_RANK1_3, CH0_QUSE_DDLL_RANK1_BYTE7, EmcPmacroQuseDdllRank1_3_0) \
    _(282,  EMC, TPD, TPD, EmcTpd) \
    _(283,  EMC, PMACRO_QUSE_DDLL_RANK1_4, CH0_QUSE_DDLL_RANK1_CMD0, EmcPmacroQuseDdllRank1_4_0) \
    _(283,  EMC, PMACRO_QUSE_DDLL_RANK1_4, CH0_QUSE_DDLL_RANK1_CMD1, EmcPmacroQuseDdllRank1_4_0) \
    _(283,  EMC, WDV_MASK, WDV_MASK, EmcWdvMask) \
    _(284,  EMC, PMACRO_QUSE_DDLL_RANK1_4, CH2_QUSE_DDLL_RANK1_CMD0, EmcPmacroQuseDdllRank1_4_2) \
    _(284,  EMC, PMACRO_QUSE_DDLL_RANK1_4, CH2_QUSE_DDLL_RANK1_CMD1, EmcPmacroQuseDdllRank1_4_2) \
    _(284,  EMC, WDV_CHK, WDV_CHK_BASE, EmcWdvChk) \
    _(285,  EMC, PMACRO_QUSE_DDLL_RANK1_5, CH0_QUSE_DDLL_RANK1_CMD2, EmcPmacroQuseDdllRank1_5_0) \
    _(285,  EMC, PMACRO_QUSE_DDLL_RANK1_5, CH0_QUSE_DDLL_RANK1_CMD3, EmcPmacroQuseDdllRank1_5_0) \
    _(285,  EMC, CMD_BRLSHFT_0, CH2_5_0, EmcCmdBrlshft0_2) \
    _(286,  EMC, PMACRO_QUSE_DDLL_RANK1_5, CH2_QUSE_DDLL_RANK1_CMD2, EmcPmacroQuseDdllRank1_5_2) \
    _(286,  EMC, PMACRO_QUSE_DDLL_RANK1_5, CH2_QUSE_DDLL_RANK1_CMD3, EmcPmacroQuseDdllRank1_5_2) \
    _(286,  EMC, CMD_BRLSHFT_0, CH0_5_0, EmcCmdBrlshft0_0) \
    _(287,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_0, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE0, EmcPmacroObDdllLongDqRank0_0_2) \
    _(287,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_0, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE1, EmcPmacroObDdllLongDqRank0_0_2) \
    _(287,  EMC, CMD_BRLSHFT_1, CH2_5_0, EmcCmdBrlshft1_2) \
    _(288,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_0, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE0, EmcPmacroObDdllLongDqRank0_0_0) \
    _(288,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_0, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE1, EmcPmacroObDdllLongDqRank0_0_0) \
    _(288,  EMC, CMD_BRLSHFT_1, CH0_5_0, EmcCmdBrlshft1_0) \
    _(289,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_1, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE2, EmcPmacroObDdllLongDqRank0_1_2) \
    _(289,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_1, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE3, EmcPmacroObDdllLongDqRank0_1_2) \
    _(289,  EMC, CMD_BRLSHFT_2, CH0_5_0, EmcCmdBrlshft2_0) \
    _(290,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_1, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE2, EmcPmacroObDdllLongDqRank0_1_0) \
    _(290,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_1, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE3, EmcPmacroObDdllLongDqRank0_1_0) \
    _(290,  EMC, CMD_BRLSHFT_2, CH2_5_0, EmcCmdBrlshft2_2) \
    _(291,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_2, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE4, EmcPmacroObDdllLongDqRank0_2_0) \
    _(291,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_2, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE5, EmcPmacroObDdllLongDqRank0_2_0) \
    _(291,  EMC, CMD_BRLSHFT_3, CH0_5_0, EmcCmdBrlshft3_0) \
    _(292,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_2, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE4, EmcPmacroObDdllLongDqRank0_2_2) \
    _(292,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_2, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE5, EmcPmacroObDdllLongDqRank0_2_2) \
    _(292,  EMC, CMD_BRLSHFT_3, CH2_5_0, EmcCmdBrlshft3_2) \
    _(293,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_3, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE6, EmcPmacroObDdllLongDqRank0_3_0) \
    _(293,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_3, CH0_OB_DDLL_LONG_DQ_RANK0_BYTE7, EmcPmacroObDdllLongDqRank0_3_0) \
    _(293,  EMC, WEV, WEV, EmcWev) \
    _(294,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_3, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE6, EmcPmacroObDdllLongDqRank0_3_2) \
    _(294,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_3, CH2_OB_DDLL_LONG_DQ_RANK0_BYTE7, EmcPmacroObDdllLongDqRank0_3_2) \
    _(294,  EMC, WSV, WSV, EmcWsv) \
    _(295,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_4, CH2_OB_DDLL_LONG_DQ_RANK0_CMD0, EmcPmacroObDdllLongDqRank0_4_2) \
    _(295,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_4, CH2_OB_DDLL_LONG_DQ_RANK0_CMD1, EmcPmacroObDdllLongDqRank0_4_2) \
    _(295,  EMC, PUTERM_WIDTH, CFG_STATIC_TERM, EmcPutermWidth) \
    _(295,  EMC, PUTERM_WIDTH, RXTERM_DURATION, EmcPutermWidth) \
    _(296,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_4, CH0_OB_DDLL_LONG_DQ_RANK0_CMD0, EmcPmacroObDdllLongDqRank0_4_0) \
    _(296,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_4, CH0_OB_DDLL_LONG_DQ_RANK0_CMD1, EmcPmacroObDdllLongDqRank0_4_0) \
    _(296,  MC, STAT_CONTROL, 4_0, McStatControl) \
    _(296,  EMC, RRD, RRD, EmcRrd) \
    _(297,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_5, CH2_OB_DDLL_LONG_DQ_RANK0_CMD2, EmcPmacroObDdllLongDqRank0_5_2) \
    _(297,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_5, CH2_OB_DDLL_LONG_DQ_RANK0_CMD3, EmcPmacroObDdllLongDqRank0_5_2) \
    _(297,  EMC, REXT, REXT, EmcRext) \
    _(297,  EMC, TCLKSTOP, TCLKSTOP, EmcTClkStop) \
    _(298,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_5, CH0_OB_DDLL_LONG_DQ_RANK0_CMD2, EmcPmacroObDdllLongDqRank0_5_0) \
    _(298,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK0_5, CH0_OB_DDLL_LONG_DQ_RANK0_CMD3, EmcPmacroObDdllLongDqRank0_5_0) \
    _(298,  EMC, WEXT, WEXT, EmcWext) \
    _(298,  EMC, REFCTRL2, REFRESH_PER_DEVICE, EmcRefctrl2) \
    _(298,  EMC, REFCTRL2, REFPB_PD_THRESHOLD, EmcRefctrl2) \
    _(298,  EMC, REFCTRL2, REFPB_VALID, EmcRefctrl2) \
    _(299,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_0, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE0, EmcPmacroObDdllLongDqRank1_0_2) \
    _(299,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_0, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE1, EmcPmacroObDdllLongDqRank1_0_2) \
    _(299,  EMC, WE_DURATION, WE_DURATION, EmcWeDuration) \
    _(299,  EMC, WS_DURATION, WS_DURATION, EmcWsDuration) \
    _(300,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_0, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE0, EmcPmacroObDdllLongDqRank1_0_0) \
    _(300,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_0, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE1, EmcPmacroObDdllLongDqRank1_0_0) \
    _(301,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_1, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE2, EmcPmacroObDdllLongDqRank1_1_2) \
    _(301,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_1, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE3, EmcPmacroObDdllLongDqRank1_1_2) \
    _(302,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_1, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE2, EmcPmacroObDdllLongDqRank1_1_0) \
    _(302,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_1, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE3, EmcPmacroObDdllLongDqRank1_1_0) \
    _(303,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_2, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE4, EmcPmacroObDdllLongDqRank1_2_0) \
    _(303,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_2, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE5, EmcPmacroObDdllLongDqRank1_2_0) \
    _(304,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_2, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE4, EmcPmacroObDdllLongDqRank1_2_2) \
    _(304,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_2, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE5, EmcPmacroObDdllLongDqRank1_2_2) \
    _(305,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_3, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE6, EmcPmacroObDdllLongDqRank1_3_0) \
    _(305,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_3, CH0_OB_DDLL_LONG_DQ_RANK1_BYTE7, EmcPmacroObDdllLongDqRank1_3_0) \
    _(306,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_3, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE6, EmcPmacroObDdllLongDqRank1_3_2) \
    _(306,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_3, CH2_OB_DDLL_LONG_DQ_RANK1_BYTE7, EmcPmacroObDdllLongDqRank1_3_2) \
    _(307,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_4, CH2_OB_DDLL_LONG_DQ_RANK1_CMD0, EmcPmacroObDdllLongDqRank1_4_2) \
    _(307,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_4, CH2_OB_DDLL_LONG_DQ_RANK1_CMD1, EmcPmacroObDdllLongDqRank1_4_2) \
    _(308,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_4, CH0_OB_DDLL_LONG_DQ_RANK1_CMD0, EmcPmacroObDdllLongDqRank1_4_0) \
    _(308,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_4, CH0_OB_DDLL_LONG_DQ_RANK1_CMD1, EmcPmacroObDdllLongDqRank1_4_0) \
    _(309,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_5, CH2_OB_DDLL_LONG_DQ_RANK1_CMD2, EmcPmacroObDdllLongDqRank1_5_2) \
    _(309,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_5, CH2_OB_DDLL_LONG_DQ_RANK1_CMD3, EmcPmacroObDdllLongDqRank1_5_2) \
    _(310,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_5, CH0_OB_DDLL_LONG_DQ_RANK1_CMD2, EmcPmacroObDdllLongDqRank1_5_0) \
    _(310,  EMC, PMACRO_OB_DDLL_LONG_DQ_RANK1_5, CH0_OB_DDLL_LONG_DQ_RANK1_CMD3, EmcPmacroObDdllLongDqRank1_5_0) \
    _(311,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_0, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE0, EmcPmacroObDdllLongDqsRank0_0_2) \
    _(311,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_0, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE1, EmcPmacroObDdllLongDqsRank0_0_2) \
    _(312,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_0, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE0, EmcPmacroObDdllLongDqsRank0_0_0) \
    _(312,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_0, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE1, EmcPmacroObDdllLongDqsRank0_0_0) \
    _(313,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_1, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE2, EmcPmacroObDdllLongDqsRank0_1_0) \
    _(313,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_1, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE3, EmcPmacroObDdllLongDqsRank0_1_0) \
    _(314,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_1, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE2, EmcPmacroObDdllLongDqsRank0_1_2) \
    _(314,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_1, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE3, EmcPmacroObDdllLongDqsRank0_1_2) \
    _(315,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_2, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE4, EmcPmacroObDdllLongDqsRank0_2_2) \
    _(315,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_2, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE5, EmcPmacroObDdllLongDqsRank0_2_2) \
    _(316,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_2, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE4, EmcPmacroObDdllLongDqsRank0_2_0) \
    _(316,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_2, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE5, EmcPmacroObDdllLongDqsRank0_2_0) \
    _(317,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_3, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE6, EmcPmacroObDdllLongDqsRank0_3_2) \
    _(317,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_3, CH2_OB_DDLL_LONG_DQS_RANK0_BYTE7, EmcPmacroObDdllLongDqsRank0_3_2) \
    _(318,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_3, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE6, EmcPmacroObDdllLongDqsRank0_3_0) \
    _(318,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_3, CH0_OB_DDLL_LONG_DQS_RANK0_BYTE7, EmcPmacroObDdllLongDqsRank0_3_0) \
    _(319,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_4, CH0_OB_DDLL_LONG_DQS_RANK0_CMD0, EmcPmacroObDdllLongDqsRank0_4_0) \
    _(319,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_4, CH0_OB_DDLL_LONG_DQS_RANK0_CMD1, EmcPmacroObDdllLongDqsRank0_4_0) \
    _(320,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_4, CH2_OB_DDLL_LONG_DQS_RANK0_CMD0, EmcPmacroObDdllLongDqsRank0_4_2) \
    _(320,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_4, CH2_OB_DDLL_LONG_DQS_RANK0_CMD1, EmcPmacroObDdllLongDqsRank0_4_2) \
    _(321,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_5, CH0_OB_DDLL_LONG_DQS_RANK0_CMD2, EmcPmacroObDdllLongDqsRank0_5_0) \
    _(321,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_5, CH0_OB_DDLL_LONG_DQS_RANK0_CMD3, EmcPmacroObDdllLongDqsRank0_5_0) \
    _(322,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_5, CH2_OB_DDLL_LONG_DQS_RANK0_CMD2, EmcPmacroObDdllLongDqsRank0_5_2) \
    _(322,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK0_5, CH2_OB_DDLL_LONG_DQS_RANK0_CMD3, EmcPmacroObDdllLongDqsRank0_5_2) \
    _(323,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_0, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE0, EmcPmacroObDdllLongDqsRank1_0_0) \
    _(323,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_0, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE1, EmcPmacroObDdllLongDqsRank1_0_0) \
    _(324,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_0, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE0, EmcPmacroObDdllLongDqsRank1_0_2) \
    _(324,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_0, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE1, EmcPmacroObDdllLongDqsRank1_0_2) \
    _(325,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_1, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE2, EmcPmacroObDdllLongDqsRank1_1_0) \
    _(325,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_1, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE3, EmcPmacroObDdllLongDqsRank1_1_0) \
    _(326,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_1, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE2, EmcPmacroObDdllLongDqsRank1_1_2) \
    _(326,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_1, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE3, EmcPmacroObDdllLongDqsRank1_1_2) \
    _(327,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_2, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE4, EmcPmacroObDdllLongDqsRank1_2_2) \
    _(327,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_2, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE5, EmcPmacroObDdllLongDqsRank1_2_2) \
    _(328,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_2, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE4, EmcPmacroObDdllLongDqsRank1_2_0) \
    _(328,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_2, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE5, EmcPmacroObDdllLongDqsRank1_2_0) \
    _(329,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_3, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE6, EmcPmacroObDdllLongDqsRank1_3_0) \
    _(329,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_3, CH0_OB_DDLL_LONG_DQS_RANK1_BYTE7, EmcPmacroObDdllLongDqsRank1_3_0) \
    _(330,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_3, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE6, EmcPmacroObDdllLongDqsRank1_3_2) \
    _(330,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_3, CH2_OB_DDLL_LONG_DQS_RANK1_BYTE7, EmcPmacroObDdllLongDqsRank1_3_2) \
    _(331,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_4, CH0_OB_DDLL_LONG_DQS_RANK1_CMD0, EmcPmacroObDdllLongDqsRank1_4_0) \
    _(331,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_4, CH0_OB_DDLL_LONG_DQS_RANK1_CMD1, EmcPmacroObDdllLongDqsRank1_4_0) \
    _(332,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_4, CH2_OB_DDLL_LONG_DQS_RANK1_CMD0, EmcPmacroObDdllLongDqsRank1_4_2) \
    _(332,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_4, CH2_OB_DDLL_LONG_DQS_RANK1_CMD1, EmcPmacroObDdllLongDqsRank1_4_2) \
    _(333,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_5, CH0_OB_DDLL_LONG_DQS_RANK1_CMD2, EmcPmacroObDdllLongDqsRank1_5_0) \
    _(333,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_5, CH0_OB_DDLL_LONG_DQS_RANK1_CMD3, EmcPmacroObDdllLongDqsRank1_5_0) \
    _(334,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_5, CH2_OB_DDLL_LONG_DQS_RANK1_CMD2, EmcPmacroObDdllLongDqsRank1_5_2) \
    _(334,  EMC, PMACRO_OB_DDLL_LONG_DQS_RANK1_5, CH2_OB_DDLL_LONG_DQS_RANK1_CMD3, EmcPmacroObDdllLongDqsRank1_5_2) \
    _(335,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_0, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE0, EmcPmacroIbDdllLongDqsRank0_0_2) \
    _(335,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_0, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE1, EmcPmacroIbDdllLongDqsRank0_0_2) \
    _(336,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_0, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE0, EmcPmacroIbDdllLongDqsRank0_0_0) \
    _(336,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_0, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE1, EmcPmacroIbDdllLongDqsRank0_0_0) \
    _(337,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_1, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE2, EmcPmacroIbDdllLongDqsRank0_1_2) \
    _(337,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_1, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE3, EmcPmacroIbDdllLongDqsRank0_1_2) \
    _(338,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_1, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE2, EmcPmacroIbDdllLongDqsRank0_1_0) \
    _(338,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_1, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE3, EmcPmacroIbDdllLongDqsRank0_1_0) \
    _(339,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_2, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE4, EmcPmacroIbDdllLongDqsRank0_2_0) \
    _(339,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_2, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE5, EmcPmacroIbDdllLongDqsRank0_2_0) \
    _(340,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_2, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE4, EmcPmacroIbDdllLongDqsRank0_2_2) \
    _(340,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_2, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE5, EmcPmacroIbDdllLongDqsRank0_2_2) \
    _(341,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_3, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE6, EmcPmacroIbDdllLongDqsRank0_3_2) \
    _(341,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_3, CH2_IB_DDLL_LONG_DQS_RANK0_BYTE7, EmcPmacroIbDdllLongDqsRank0_3_2) \
    _(342,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_3, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE6, EmcPmacroIbDdllLongDqsRank0_3_0) \
    _(342,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK0_3, CH0_IB_DDLL_LONG_DQS_RANK0_BYTE7, EmcPmacroIbDdllLongDqsRank0_3_0) \
    _(343,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_0, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE0, EmcPmacroIbDdllLongDqsRank1_0_2) \
    _(343,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_0, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE1, EmcPmacroIbDdllLongDqsRank1_0_2) \
    _(344,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_0, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE0, EmcPmacroIbDdllLongDqsRank1_0_0) \
    _(344,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_0, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE1, EmcPmacroIbDdllLongDqsRank1_0_0) \
    _(345,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_1, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE2, EmcPmacroIbDdllLongDqsRank1_1_0) \
    _(345,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_1, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE3, EmcPmacroIbDdllLongDqsRank1_1_0) \
    _(346,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_1, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE2, EmcPmacroIbDdllLongDqsRank1_1_2) \
    _(346,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_1, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE3, EmcPmacroIbDdllLongDqsRank1_1_2) \
    _(347,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_2, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE4, EmcPmacroIbDdllLongDqsRank1_2_2) \
    _(347,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_2, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE5, EmcPmacroIbDdllLongDqsRank1_2_2) \
    _(348,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_2, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE4, EmcPmacroIbDdllLongDqsRank1_2_0) \
    _(348,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_2, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE5, EmcPmacroIbDdllLongDqsRank1_2_0) \
    _(349,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_3, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE6, EmcPmacroIbDdllLongDqsRank1_3_2) \
    _(349,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_3, CH2_IB_DDLL_LONG_DQS_RANK1_BYTE7, EmcPmacroIbDdllLongDqsRank1_3_2) \
    _(350,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_3, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE6, EmcPmacroIbDdllLongDqsRank1_3_0) \
    _(350,  EMC, PMACRO_IB_DDLL_LONG_DQS_RANK1_3, CH0_IB_DDLL_LONG_DQS_RANK1_BYTE7, EmcPmacroIbDdllLongDqsRank1_3_0) \
    _(351,  EMC, PMACRO_DDLL_LONG_CMD_0, CH0_DDLL_LONG_CMD_CKE0, EmcPmacroDdllLongCmd_0_0) \
    _(351,  EMC, PMACRO_DDLL_LONG_CMD_0, CH0_DDLL_LONG_CMD_CKE1, EmcPmacroDdllLongCmd_0_0) \
    _(352,  EMC, PMACRO_DDLL_LONG_CMD_0, CH2_DDLL_LONG_CMD_CKE0, EmcPmacroDdllLongCmd_0_2) \
    _(352,  EMC, PMACRO_DDLL_LONG_CMD_0, CH2_DDLL_LONG_CMD_CKE1, EmcPmacroDdllLongCmd_0_2) \
    _(353,  EMC, PMACRO_DDLL_LONG_CMD_1, CH0_DDLL_LONG_CMD_CKE2, EmcPmacroDdllLongCmd_1_0) \
    _(353,  EMC, PMACRO_DDLL_LONG_CMD_1, CH0_DDLL_LONG_CMD_CKE3, EmcPmacroDdllLongCmd_1_0) \
    _(354,  EMC, PMACRO_DDLL_LONG_CMD_1, CH2_DDLL_LONG_CMD_CKE2, EmcPmacroDdllLongCmd_1_2) \
    _(354,  EMC, PMACRO_DDLL_LONG_CMD_1, CH2_DDLL_LONG_CMD_CKE3, EmcPmacroDdllLongCmd_1_2) \
    _(355,  EMC, PMACRO_DDLL_LONG_CMD_2, CH2_DDLL_LONG_CMD_CKE4, EmcPmacroDdllLongCmd_2_2) \
    _(355,  EMC, PMACRO_DDLL_LONG_CMD_2, CH2_DDLL_LONG_CMD_CKE5, EmcPmacroDdllLongCmd_2_2) \
    _(356,  EMC, PMACRO_DDLL_LONG_CMD_2, CH0_DDLL_LONG_CMD_CKE4, EmcPmacroDdllLongCmd_2_0) \
    _(356,  EMC, PMACRO_DDLL_LONG_CMD_2, CH0_DDLL_LONG_CMD_CKE5, EmcPmacroDdllLongCmd_2_0) \
    _(357,  EMC, PMACRO_DDLL_LONG_CMD_3, CH2_DDLL_LONG_CMD_CKE6, EmcPmacroDdllLongCmd_3_2) \
    _(357,  EMC, PMACRO_DDLL_LONG_CMD_3, CH2_DDLL_LONG_CMD_CKE7, EmcPmacroDdllLongCmd_3_2) \
    _(358,  EMC, PMACRO_DDLL_LONG_CMD_3, CH0_DDLL_LONG_CMD_CKE6, EmcPmacroDdllLongCmd_3_0) \
    _(358,  EMC, PMACRO_DDLL_LONG_CMD_3, CH0_DDLL_LONG_CMD_CKE7, EmcPmacroDdllLongCmd_3_0) \
    _(359,  EMC, PMACRO_BG_BIAS_CTRL_0, 21_0, EmcPmacroBgBiasCtrl0) \
    _(360,  EMC, MRS_WAIT_CNT2, MRS_EXT1_WAIT_CNT, EmcMrsWaitCnt2) \
    _(360,  EMC, MRS_WAIT_CNT2, MRS_EXT2_WAIT_CNT, EmcMrsWaitCnt2) \
    _(360,  EMC, PMACRO_IB_RXRT, IB_RXRT, EmcPmacroIbRxrt) \
    _(361,  EMC, MRS_WAIT_CNT, MRS_SHORT_WAIT_CNT, EmcMrsWaitCnt) \
    _(361,  EMC, MRS_WAIT_CNT, MRS_LONG_WAIT_CNT, EmcMrsWaitCnt) \
    _(361,  EMC, PMACRO_DDLL_LONG_CMD_4, CH0_DDLL_LONG_CMD_RESET, EmcPmacroDdllLongCmd_4_0) \
    _(362,  EMC, AUTO_CAL_INTERVAL, AUTO_CAL_INTERVAL, EmcAutoCalInterval) \
    _(362,  EMC, PMACRO_DDLL_LONG_CMD_4, CH2_DDLL_LONG_CMD_RESET, EmcPmacroDdllLongCmd_4_2) \
    _(363,  EMC, QUSE_BRLSHFT_0, CH2_19_0, EmcQuseBrlshft0_2) \
    _(363,  MC, EMEM_ARB_OUTSTANDING_REQ, ARB_MAX_OUTSTANDING, McEmemArbOutstandingReq) \
    _(363,  MC, EMEM_ARB_OUTSTANDING_REQ, 31_30, McEmemArbOutstandingReq) \
    _(364,  EMC, QUSE_BRLSHFT_0, CH0_19_0, EmcQuseBrlshft0_0) \
    _(364,  MC, EMEM_ARB_RING1_THROTTLE, RING1_THROTTLE_CYCLES_LOW, McEmemArbRing1Throttle) \
    _(364,  MC, EMEM_ARB_RING1_THROTTLE, RING1_THROTTLE_CYCLES_HIGH, McEmemArbRing1Throttle) \
    _(365,  EMC, QUSE_BRLSHFT_1, CH2_19_0, EmcQuseBrlshft1_2) \
    _(365,  MC, EMEM_ARB_OUTSTANDING_REQ_NISO, ARB_MAX_OUTSTANDING_NISO, McEmemArbOutstandingReqNiso) \
    _(365,  MC, EMEM_ARB_OUTSTANDING_REQ_NISO, 31_30, McEmemArbOutstandingReqNiso) \
    _(366,  EMC, QUSE_BRLSHFT_1, CH0_19_0, EmcQuseBrlshft1_0) \
    _(366,  EMC, QRST, QRST, EmcQRst) \
    _(366,  EMC, QRST, QRST_DURATION, EmcQRst) \
    _(367,  EMC, QUSE_BRLSHFT_2, CH0_19_0, EmcQuseBrlshft2_0) \
    _(367,  EMC, FBIO_CFG8, CH2_27_16, EmcFbioCfg8_2) \
    _(368,  EMC, QUSE_BRLSHFT_2, CH2_19_0, EmcQuseBrlshft2_2) \
    _(368,  EMC, FBIO_CFG8, CH0_27_16, EmcFbioCfg8_0) \
    _(369,  EMC, QUSE_BRLSHFT_3, CH0_19_0, EmcQuseBrlshft3_0) \
    _(369,  EMC, TXSRDLL, TXSRDLL, EmcTxsrDll) \
    _(370,  EMC, QUSE_BRLSHFT_3, CH2_19_0, EmcQuseBrlshft3_2) \
    _(370,  EMC, TXDSRVTTGEN, TXDSRVTTGEN, EmcTxdsrvttgen) \
    _(371,  MC, EMEM_ARB_NISO_THROTTLE_MASK_1, 8_0, McEmemArbNisoThrottleMask1) \
    _(371,  MC, EMEM_ARB_NISO_THROTTLE_MASK_1, 22_13, McEmemArbNisoThrottleMask1) \
    _(371,  EMC, ODT_WRITE, ENABLE_ODT_DURING_WRITE, EmcOdtWrite) \
    _(371,  EMC, ODT_WRITE, 11_0, EmcOdtWrite) \
    _(372,  EMC, CFG, 8_6, EmcCfg) \
    _(372,  EMC, CFG, 31_16, EmcCfg) \
    _(372,  EMC, PMACRO_VTTGEN_CTRL_0, VTT_VCLAMP_LVL, EmcPmacroVttgenCtrl0) \
    _(372,  EMC, PMACRO_VTTGEN_CTRL_0, VTT_VAUXP_LVL, EmcPmacroVttgenCtrl0) \
    _(372,  EMC, PMACRO_VTTGEN_CTRL_0, VTT_VDDA_LVL, EmcPmacroVttgenCtrl0) \
    _(372,  EMC, PMACRO_VTTGEN_CTRL_0, VTTLP_VDDA_E_REGSW, EmcPmacroVttgenCtrl0) \
    _(373,  EMC, FBIO_CFG7, 18_0, EmcFbioCfg7) \
    _(373,  EMC, PMACRO_DSR_VTTGEN_CTRL_0, DSR_VTT_VDDA_LVL, EmcPmacroDsrVttgenCtrl0) \
    _(373,  EMC, PMACRO_DSR_VTTGEN_CTRL_0, DSR_VTT_VDDA_LOAD, EmcPmacroDsrVttgenCtrl0) \
    _(374,  EMC, DBG, 4_0, EmcDbg) \
    _(374,  EMC, DBG, 13_9, EmcDbg) \
    _(374,  EMC, DBG, 31_24, EmcDbg) \
    _(374,  MC, EMEM_ARB_NISO_THROTTLE_MASK, NISO_THROTTLE_MASK_APB, McEmemArbNisoThrottleMask) \
    _(374,  MC, EMEM_ARB_NISO_THROTTLE_MASK, 9_7, McEmemArbNisoThrottleMask) \
    _(374,  MC, EMEM_ARB_NISO_THROTTLE_MASK, 23_17, McEmemArbNisoThrottleMask) \
    _(374,  MC, EMEM_ARB_NISO_THROTTLE_MASK, 29_27, McEmemArbNisoThrottleMask) \
    _(375,  EMC, ZCAL_WAIT_CNT, ZCAL_WAIT_CNT, EmcZcalWaitCnt) \
    _(375,  EMC, ZCAL_WAIT_CNT, ZCAL_LATCH_CNT, EmcZcalWaitCnt) \
    _(375,  EMC, ZCAL_WAIT_CNT, ZCAL_RESISTOR_SHARED, EmcZcalWaitCnt) \
    _(375,  EMC, TREFBW, TREFBW, EmcTRefBw) \
    _(376,  EMC, ZCAL_MRW_CMD, ZQ_MRW_OP, EmcZcalMrwCmd) \
    _(376,  EMC, ZCAL_MRW_CMD, ZQ_MRW_MA, EmcZcalMrwCmd) \
    _(376,  EMC, ZCAL_MRW_CMD, ZQ_MRW_DEV_SELECTN, EmcZcalMrwCmd) \
    _(376,  EMC, CLKEN_OVERRIDE, 9_1, EmcClkenOverride) \
    _(376,  EMC, CLKEN_OVERRIDE, 20_16, EmcClkenOverride) \
    _(377,  EMC, PMACRO_CMD_BRICK_CTRL_FDPD, 17_0, EmcPmacroCmdBrickCtrlFdpd) \
    _(377,  EMC, PMACRO_CMD_TX_DRV, 13_0, EmcPmacroCmdTxDrv) \
    _(378,  EMC, PMACRO_DATA_BRICK_CTRL_FDPD, 17_0, EmcPmacroDataBrickCtrlFdpd) \
    _(378,  EMC, QPOP, QPOP, EmcQpop) \
    _(378,  EMC, QPOP, QPOP_PREAMBLE, EmcQpop) \
    _(379,  EMC, CMDQ, RW_DEPTH, EmcCmdQ) \
    _(379,  EMC, CMDQ, RW_WD_DEPTH, EmcCmdQ) \
    _(379,  EMC, CMDQ, 14_8, EmcCmdQ) \
    _(379,  EMC, PMACRO_CMD_RX_TERM_MODE, 13_0, EmcPmacroCmdRxTermMode) \
    _(380,  EMC, PMACRO_AUTOCAL_CFG_COMMON, 16_0, EmcPmacroAutocalCfgCommon) \
    _(380,  EMC, PMACRO_DATA_RX_TERM_MODE, 13_0, EmcPmacroDataRxTermMode) \
    _(381,  EMC, DYN_SELF_REF_CONTROL, DSR_THRESHOLD, EmcDynSelfRefControl) \
    _(381,  EMC, DYN_SELF_REF_CONTROL, DSR_PER_DEVICE, EmcDynSelfRefControl) \
    _(382,  EMC, ASR_CONTROL, DISPLAY_STUTTER_EN, EmcAsrControl) \
    _(382,  EMC, ASR_CONTROL, ASR_THRESHOLD, EmcAsrControl) \
    _(383,  MC, EMEM_ARB_REFPB_BANK_CTRL, REFPB_EXPLICIT_BANK_MODE, McEmemArbRefpbBankCtrl) \
    _(383,  MC, EMEM_ARB_REFPB_BANK_CTRL, 14_0, McEmemArbRefpbBankCtrl) \
    _(383,  EMC, REFRESH, 15_0, EmcRefresh) \
    _(384,  EMC, ACPD_CONTROL, ACPD_THRESHOLD, EmcAcpdControl) \
    _(384,  EMC, AUTO_CAL_VREF_SEL_1, 15_0, EmcAutoCalVrefSel1) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH0_3_0, EmcPmacroAutocalCfg0_0) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH0_11_8, EmcPmacroAutocalCfg0_0) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH0_19_16, EmcPmacroAutocalCfg0_0) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH0_27_24, EmcPmacroAutocalCfg0_0) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH2_3_0, EmcPmacroAutocalCfg0_2) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH2_11_8, EmcPmacroAutocalCfg0_2) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH2_19_16, EmcPmacroAutocalCfg0_2) \
    _(385,  EMC, PMACRO_AUTOCAL_CFG_0, CH2_27_24, EmcPmacroAutocalCfg0_2) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH0_3_0, EmcPmacroAutocalCfg1_0) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH0_11_8, EmcPmacroAutocalCfg1_0) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH0_19_16, EmcPmacroAutocalCfg1_0) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH0_27_24, EmcPmacroAutocalCfg1_0) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH2_3_0, EmcPmacroAutocalCfg1_2) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH2_11_8, EmcPmacroAutocalCfg1_2) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH2_19_16, EmcPmacroAutocalCfg1_2) \
    _(386,  EMC, PMACRO_AUTOCAL_CFG_1, CH2_27_24, EmcPmacroAutocalCfg1_2) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH0_3_0, EmcPmacroAutocalCfg2_0) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH0_11_8, EmcPmacroAutocalCfg2_0) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH0_19_16, EmcPmacroAutocalCfg2_0) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH0_27_24, EmcPmacroAutocalCfg2_0) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH2_3_0, EmcPmacroAutocalCfg2_2) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH2_11_8, EmcPmacroAutocalCfg2_2) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH2_19_16, EmcPmacroAutocalCfg2_2) \
    _(387,  EMC, PMACRO_AUTOCAL_CFG_2, CH2_27_24, EmcPmacroAutocalCfg2_2) \
    _(388,  EMC, CFG_DIG_DLL_PERIOD, CFG_DLL_RUN_PERIOD, EmcCfgDigDllPeriod) \
    _(388,  EMC, CFG_DIG_DLL_1, 15_0, EmcCfgDigDll_1) \
    _(389,  EMC, PRE_REFRESH_REQ_CNT, PRE_REF_REQ_CNT, EmcPreRefreshReqCnt) \
    _(389,  EMC, DLL_CFG_3, DDLL_VTTDDLL_VDDA_CTRL, EmcDllCfg3) \
    _(389,  EMC, DLL_CFG_3, DDLL_VTTCDB_VDDA_CTRL, EmcDllCfg3) \
    _(389,  EMC, DLL_CFG_3, 21_16, EmcDllCfg3) \

// SDRAM non secure packing structure array initialization
#define PACK_SIZE 654
#define PACK_VALS_SIZE 27

typedef struct PACKLIST {

   unsigned short int pmcScratchOffs;
   NvU32 bctMask;
   unsigned short int bct2PmcShift;
   unsigned short int bctPtr;
} packlist;

#define m_offsetof(type, member)   ((size_t)((char *)&(*(type *)0).member - (char *)&(*(type *)0)))
static const packlist pmc_list[] = { {SCRATCH_SCRATCH_101,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC1_ALIAS_0_PLLM_SETUP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_101_0_CLK_RST_CONTROLLER_PLLM_MISC1_ALIAS_0_PLLM_SETUP_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC1_ALIAS_0_PLLM_SETUP_RANGE)), m_offsetof(NvBootSdramParams, PllMSetupControl)}, //0
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_DIVISOR_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //1
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_DIVISOR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_DIVISOR_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_DIVISOR_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSourceDll)}, //2
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_2X_CLK_SRC_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //3
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_SRC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_SRC_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_EMC_DLL_CLK_SRC_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSourceDll)}, //4
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_DDLL_CLK_SEL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_DDLL_CLK_SEL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_ALIAS_0_DDLL_CLK_SEL_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSourceDll)}, //5
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(PMC_IMPL_DDR_VDDP_SEL_0_DATA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_PMC_IMPL_DDR_VDDP_SEL_0_DATA_RANGE) - NV_FIELD_SHIFT(PMC_IMPL_DDR_VDDP_SEL_0_DATA_RANGE)), m_offsetof(NvBootSdramParams, PmcVddpSel)}, //6
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG14V_CTRL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG14V_CTRL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG14V_CTRL_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //7
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG10V_CTRL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG10V_CTRL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VREG10V_CTRL_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //8
 {SCRATCH_SCRATCH_102,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_PTS_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_102_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_PTS_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_PTS_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //9
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KCP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KCP_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KCP_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //10
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE) - NV_FIELD_SHIFT(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_DEV_SELECTN_RANGE)), m_offsetof(NvBootSdramParams, EmcZqCalLpDdr4WarmBoot)}, //11
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_RANGE) - NV_FIELD_SHIFT(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_RANGE)), m_offsetof(NvBootSdramParams, PmcNoIoPower)}, //12
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_RANGE) - NV_FIELD_SHIFT(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_RANGE)), m_offsetof(NvBootSdramParams, PmcNoIoPower)}, //13
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_COMP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_COMP_RANGE) - NV_FIELD_SHIFT(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM_COMP_RANGE)), m_offsetof(NvBootSdramParams, PmcNoIoPower)}, //14
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_COMP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_COMP_RANGE) - NV_FIELD_SHIFT(PMC_IMPL_DDR_E_NO_IO_PWR_0_MEM1_COMP_RANGE)), m_offsetof(NvBootSdramParams, PmcNoIoPower)}, //15
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_CLK_DIV2_EN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_CLK_DIV2_EN_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_CLK_DIV2_EN_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //16
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_MC_EMC_SAME_FREQ_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_MC_EMC_SAME_FREQ_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_MC_EMC_SAME_FREQ_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //17
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_EMC_INVERT_DCD_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //18
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLC_OUT_FOR_EMC_EN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLC_OUT_FOR_EMC_EN_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_PLLC_OUT_FOR_EMC_EN_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //19
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_USE_32KHZ_AS_CLK_M_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_USE_32KHZ_AS_CLK_M_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_USE_32KHZ_AS_CLK_M_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //20
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_FORCE_CC_TRIGGER_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_FORCE_CC_TRIGGER_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_SOURCE_EMC_ALIAS_0_FORCE_CC_TRIGGER_RANGE)), m_offsetof(NvBootSdramParams, EmcClockSource)}, //21
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_OVERRIDE_SYNCMUX_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_OVERRIDE_SYNCMUX_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_OVERRIDE_SYNCMUX_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //22
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VCO_SEL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VCO_SEL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_VCO_SEL_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //23
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_SYNC_MUX_CTRL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_SYNC_MUX_CTRL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_SYNC_MUX_CTRL_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //24
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_ENABLE_SW_OVERRIDE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_ENABLE_SW_OVERRIDE_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_ENABLE_SW_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //25
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_IDDQ_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_IDDQ_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_IDDQ_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //26
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_EN_LCKDET_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_EN_LCKDET_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_EN_LCKDET_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //27
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_LOCK_OVERRIDE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_LOCK_OVERRIDE_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_LOCK_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //28
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KVCO_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KVCO_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_PLLM_MISC2_ALIAS_0_PLLM_KVCO_RANGE)), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2Override)}, //29
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSB_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSB_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSB_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //30
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC3_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC3_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //31
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_IOBIST_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_IOBIST_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_IOBIST_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //32
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_LATENCY_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_LATENCY_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMCSB_LATENCY_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //33
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //34
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //35
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //36
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //37
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMCSB_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmcSb)}, //38
 {SCRATCH_SCRATCH_103,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_MCHUB_CLK_RATIO_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_103_0_CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_MCHUB_CLK_RATIO_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_MCHUB_CLK_RATIO_RANGE)), m_offsetof(NvBootSdramParams, ClkRstEmcMisc)}, //39
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_EMCHUB_CLK_SEL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_EMCHUB_CLK_SEL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_EMC_MISC_ALIAS_0_EMCHUB_CLK_SEL_RANGE)), m_offsetof(NvBootSdramParams, ClkRstEmcMisc)}, //40
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE) - NV_FIELD_SHIFT(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_CMD_RANGE)), m_offsetof(NvBootSdramParams, EmcZqCalLpDdr4WarmBoot)}, //41
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE) - NV_FIELD_SHIFT(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_LATCH_CMD_RANGE)), m_offsetof(NvBootSdramParams, EmcZqCalLpDdr4WarmBoot)}, //42
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE) - NV_FIELD_SHIFT(EMC_ZQ_CAL_DDR3_WARM_BOOT_0_ZQ_CAL_LENGTH_RANGE)), m_offsetof(NvBootSdramParams, EmcZqCalLpDdr4WarmBoot)}, //43
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CCPA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CCPA_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CCPA_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //44
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CDPA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CDPA_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CDPA_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //45
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CEPA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CEPA_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CEPA_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //46
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CFPA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CFPA_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CFPA_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //47
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSA_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MCHUBSA_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //48
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC1_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC1_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //49
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_IOBIST_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_IOBIST_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_IOBIST_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //50
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_LATENCY_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_LATENCY_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_LATENCY_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //51
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_BBC_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //52
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CPU_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //53
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CBPA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CBPA_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CBPA_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //54
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CAPA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CAPA_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MC_CAPA_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //55
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_DLL_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //56
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_MEM_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //57
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE) - NV_FIELD_SHIFT(CLK_RST_CONTROLLER_CLK_OUT_ENB_EMC_CLR_ALIAS_0_CLR_CLK_ENB_EMC_RANGE)), m_offsetof(NvBootSdramParams, ClkRstClkEnbClrEmc)}, //58
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottle)}, //59
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_CYCLES_HIGH_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottle)}, //60
 {SCRATCH_SCRATCH_104,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_DISABLE_CNT_EVENT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_104_0_MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_DISABLE_CNT_EVENT_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_0_NISO_THROTTLE_DISABLE_CNT_EVENT_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottle)}, //61
 {SCRATCH_SCRATCH_111,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_RC_0_RC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_111_0_MC_EMEM_ARB_TIMING_RC_0_RC_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_RC_0_RC_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingRc)}, //62
 {SCRATCH_SCRATCH_112,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_112_0_MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_WAP2PRE_0_WAP2PRE_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingWap2Pre)}, //63
 {SCRATCH_SCRATCH_113,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_113_0_MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_RSV_0_EMEM_ARB_RESERVED_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbRsv)}, //64
 {SCRATCH_SCRATCH_114,  NV_FIELD_SHIFTMASK(EMC_RC_0_RC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_114_0_EMC_RC_0_RC_RANGE) - NV_FIELD_SHIFT(EMC_RC_0_RC_RANGE)), m_offsetof(NvBootSdramParams, EmcRc)}, //65
 {SCRATCH_SCRATCH_115,  NV_FIELD_SHIFTMASK(EMC_OBDLY_0_OBDLY_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_115_0_EMC_OBDLY_0_OBDLY_RANGE) - NV_FIELD_SHIFT(EMC_OBDLY_0_OBDLY_RANGE)), m_offsetof(NvBootSdramParams, EmcObdly)}, //66
 {SCRATCH_SCRATCH_115,  NV_FIELD_SHIFTMASK(EMC_OBDLY_0_OBDLY_MODE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_115_0_EMC_OBDLY_0_OBDLY_MODE_RANGE) - NV_FIELD_SHIFT(EMC_OBDLY_0_OBDLY_MODE_RANGE)), m_offsetof(NvBootSdramParams, EmcObdly)}, //67
 {SCRATCH_SCRATCH_116,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_DA_TURNS_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_116_0_MC_EMEM_ARB_DA_TURNS_0_31_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_DA_TURNS_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbDaTurns)}, //68
 {SCRATCH_SCRATCH_117,  NV_FIELD_SHIFTMASK(EMC_FBIO_SPARE_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_117_0_EMC_FBIO_SPARE_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_SPARE_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioSpare)}, //69
 {SCRATCH_SCRATCH_118,  NV_FIELD_SHIFTMASK(EMC_CFG_RSV_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_118_0_EMC_CFG_RSV_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_RSV_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgRsv)}, //70
 {SCRATCH_SCRATCH_119,  NV_FIELD_SHIFTMASK(EMC_MRW9_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_119_0_EMC_MRW9_0_CH0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_MRW9_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcMrw9_0)}, //71
 {SCRATCH_SCRATCH_120,  NV_FIELD_SHIFTMASK(EMC_MRW9_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_120_0_EMC_MRW9_0_CH2_31_0_RANGE) - NV_FIELD_SHIFT(EMC_MRW9_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcMrw9_2)}, //72
 {SCRATCH_SCRATCH_121,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_121_0_EMC_AUTO_CAL_CONFIG_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig)}, //73
 {SCRATCH_SCRATCH_122,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_VREF_SEL_0_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_122_0_EMC_AUTO_CAL_VREF_SEL_0_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_VREF_SEL_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalVrefSel0)}, //74
 {SCRATCH_SCRATCH_123,  NV_FIELD_SHIFTMASK(EMC_XM2COMPPADCTRL_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_123_0_EMC_XM2COMPPADCTRL_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_XM2COMPPADCTRL_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcXm2CompPadCtrl)}, //75
 {SCRATCH_SCRATCH_124,  NV_FIELD_SHIFTMASK(EMC_CFG_DIG_DLL_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_124_0_EMC_CFG_DIG_DLL_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_DIG_DLL_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgDigDll)}, //76
 {SCRATCH_SCRATCH_125,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_BYPASS_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_125_0_EMC_PMACRO_DDLL_BYPASS_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_BYPASS_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllBypass)}, //77
 {SCRATCH_SCRATCH_126,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_PWRD_0_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_126_0_EMC_PMACRO_DDLL_PWRD_0_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_PWRD_0_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllPwrd0)}, //78
 {SCRATCH_SCRATCH_127,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_PWRD_1_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_127_0_EMC_PMACRO_DDLL_PWRD_1_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_PWRD_1_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllPwrd1)}, //79
 {SCRATCH_SCRATCH_128,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_PWRD_2_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_128_0_EMC_PMACRO_DDLL_PWRD_2_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_PWRD_2_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllPwrd2)}, //80
 {SCRATCH_SCRATCH_129,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_CTRL_RFU1_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_129_0_EMC_PMACRO_BRICK_CTRL_RFU1_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_CTRL_RFU1_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickCtrlRfu1)}, //81
 {SCRATCH_SCRATCH_130,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BRICK_CTRL_RFU2_0_31_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_130_0_EMC_PMACRO_BRICK_CTRL_RFU2_0_31_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BRICK_CTRL_RFU2_0_31_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBrickCtrlRfu2)}, //82
 {SCRATCH_SCRATCH_131,  NV_FIELD_SHIFTMASK(EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_131_0_EMC_PMC_SCRATCH1_0_CH0_SCRATCH1_RANGE) - NV_FIELD_SHIFT(EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmcScratch1_0)}, //83
 {SCRATCH_SCRATCH_132,  NV_FIELD_SHIFTMASK(EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_132_0_EMC_PMC_SCRATCH1_0_CH2_SCRATCH1_RANGE) - NV_FIELD_SHIFT(EMC_PMC_SCRATCH1_0_SCRATCH1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmcScratch1_2)}, //84
 {SCRATCH_SCRATCH_133,  NV_FIELD_SHIFTMASK(EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_133_0_EMC_PMC_SCRATCH2_0_CH2_SCRATCH2_RANGE) - NV_FIELD_SHIFT(EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmcScratch2_2)}, //85
 {SCRATCH_SCRATCH_134,  NV_FIELD_SHIFTMASK(EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_134_0_EMC_PMC_SCRATCH2_0_CH0_SCRATCH2_RANGE) - NV_FIELD_SHIFT(EMC_PMC_SCRATCH2_0_SCRATCH2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmcScratch2_0)}, //86
 {SCRATCH_SCRATCH_135,  NV_FIELD_SHIFTMASK(EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_135_0_EMC_PMC_SCRATCH3_0_CH2_SCRATCH3_RANGE) - NV_FIELD_SHIFT(EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmcScratch3_2)}, //87
 {SCRATCH_SCRATCH_136,  NV_FIELD_SHIFTMASK(EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_136_0_EMC_PMC_SCRATCH3_0_CH0_SCRATCH3_RANGE) - NV_FIELD_SHIFT(EMC_PMC_SCRATCH3_0_SCRATCH3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmcScratch3_0)}, //88
 {SCRATCH_SCRATCH_137,  NV_FIELD_MASK(SCRATCH_SCRATCH_137_0_EMC_BCT_SPARE_13_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_137_0_EMC_BCT_SPARE_13_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare13)}, //89
 {SCRATCH_SCRATCH_138,  NV_FIELD_MASK(SCRATCH_SCRATCH_138_0_EMC_BCT_SPARE_12_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_138_0_EMC_BCT_SPARE_12_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare12)}, //90
 {SCRATCH_SCRATCH_139,  NV_FIELD_MASK(SCRATCH_SCRATCH_139_0_PLLM_STABLE_ALIAS_0_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_139_0_PLLM_STABLE_ALIAS_0_RANGE), m_offsetof(NvBootSdramParams, PllMStableTime)}, //91
 {SCRATCH_SCRATCH_140,  NV_FIELD_MASK(SCRATCH_SCRATCH_140_0_EMC_BCT_SPARE_7_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_140_0_EMC_BCT_SPARE_7_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare7)}, //92
 {SCRATCH_SCRATCH_141,  NV_FIELD_MASK(SCRATCH_SCRATCH_141_0_EMC_BCT_SPARE_6_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_141_0_EMC_BCT_SPARE_6_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare6)}, //93
 {SCRATCH_SCRATCH_142,  NV_FIELD_MASK(SCRATCH_SCRATCH_142_0_EMC_BCT_SPARE_5_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_142_0_EMC_BCT_SPARE_5_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare5)}, //94
 {SCRATCH_SCRATCH_143,  NV_FIELD_MASK(SCRATCH_SCRATCH_143_0_EMC_BCT_SPARE_4_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_143_0_EMC_BCT_SPARE_4_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare4)}, //95
 {SCRATCH_SCRATCH_144,  NV_FIELD_MASK(SCRATCH_SCRATCH_144_0_EMC_BCT_SPARE_3_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_144_0_EMC_BCT_SPARE_3_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare3)}, //96
 {SCRATCH_SCRATCH_145,  NV_FIELD_MASK(SCRATCH_SCRATCH_145_0_EMC_BCT_SPARE_0_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_145_0_EMC_BCT_SPARE_0_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare0)}, //97
 {SCRATCH_SCRATCH_146,  NV_FIELD_MASK(SCRATCH_SCRATCH_146_0_EMC_BCT_SPARE_1_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_146_0_EMC_BCT_SPARE_1_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare1)}, //98
 {SCRATCH_SCRATCH_147,  NV_FIELD_MASK(SCRATCH_SCRATCH_147_0_EMC_BCT_SPARE_9_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_147_0_EMC_BCT_SPARE_9_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare9)}, //99
 {SCRATCH_SCRATCH_148,  NV_FIELD_MASK(SCRATCH_SCRATCH_148_0_EMC_BCT_SPARE_2_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_148_0_EMC_BCT_SPARE_2_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare2)}, //100
 {SCRATCH_SCRATCH_149,  NV_FIELD_MASK(SCRATCH_SCRATCH_149_0_BOOT_ROM_PATCH_DATA_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_149_0_BOOT_ROM_PATCH_DATA_RANGE), m_offsetof(NvBootSdramParams, BootRomPatchData)}, //101
 {SCRATCH_SCRATCH_150,  NV_FIELD_MASK(SCRATCH_SCRATCH_150_0_MEMORY_IO_VOLTAGE_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_150_0_MEMORY_IO_VOLTAGE_RANGE), m_offsetof(NvBootSdramParams, MemIoVoltage)}, //102
 {SCRATCH_SCRATCH_151,  NV_FIELD_MASK(SCRATCH_SCRATCH_151_0_BOOT_ROM_PATCH_CONTROL_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_151_0_BOOT_ROM_PATCH_CONTROL_RANGE), m_offsetof(NvBootSdramParams, BootRomPatchControl)}, //103
 {SCRATCH_SCRATCH_152,  NV_FIELD_MASK(SCRATCH_SCRATCH_152_0_EMC_BCT_SPARE_8_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_152_0_EMC_BCT_SPARE_8_RANGE), m_offsetof(NvBootSdramParams, EmcBctSpare8)}, //104
 {SCRATCH_SCRATCH_153,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_MISC0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_153_0_MC_EMEM_ARB_MISC0_0_30_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_MISC0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbMisc0)}, //105
 {SCRATCH_SCRATCH_153,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_MISC2_0_ALLOW_B2B_TA_REQS_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_153_0_MC_EMEM_ARB_MISC2_0_ALLOW_B2B_TA_REQS_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_MISC2_0_ALLOW_B2B_TA_REQS_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbMisc2)}, //106
 {SCRATCH_SCRATCH_154,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_154_0_EMC_SWIZZLE_RANK0_BYTE0_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte0_2)}, //107
 {SCRATCH_SCRATCH_154,  NV_FIELD_SHIFTMASK(MC_DA_CONFIG0_0_NEW_ARB_SCHEME_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_154_0_MC_DA_CONFIG0_0_NEW_ARB_SCHEME_RANGE) - NV_FIELD_SHIFT(MC_DA_CONFIG0_0_NEW_ARB_SCHEME_RANGE)), m_offsetof(NvBootSdramParams, McDaCfg0)}, //108
 {SCRATCH_SCRATCH_155,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_155_0_EMC_SWIZZLE_RANK0_BYTE0_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte0_0)}, //109
 {SCRATCH_SCRATCH_155,  NV_FIELD_SHIFTMASK(EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_155_0_EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_RANGE) - NV_FIELD_SHIFT(EMC_FDPD_CTRL_CMD_NO_RAMP_0_CMD_DPD_NO_RAMP_ENABLE_RANGE)), m_offsetof(NvBootSdramParams, EmcFdpdCtrlCmdNoRamp)}, //110
 {SCRATCH_SCRATCH_156,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_156_0_EMC_SWIZZLE_RANK0_BYTE1_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte1_2)}, //111
 {SCRATCH_SCRATCH_156,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_156_0_EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_CLK_0_PIPE_CLK_ENABLE_OVERRIDE_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipeClk)}, //112
 {SCRATCH_SCRATCH_157,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_157_0_EMC_SWIZZLE_RANK0_BYTE1_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte1_0)}, //113
 {SCRATCH_SCRATCH_158,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE2_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_158_0_EMC_SWIZZLE_RANK0_BYTE2_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE2_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte2_0)}, //114
 {SCRATCH_SCRATCH_159,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE2_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_159_0_EMC_SWIZZLE_RANK0_BYTE2_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE2_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte2_2)}, //115
 {SCRATCH_SCRATCH_160,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE3_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_160_0_EMC_SWIZZLE_RANK0_BYTE3_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE3_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte3_0)}, //116
 {SCRATCH_SCRATCH_161,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK0_BYTE3_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_161_0_EMC_SWIZZLE_RANK0_BYTE3_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK0_BYTE3_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank0Byte3_2)}, //117
 {SCRATCH_SCRATCH_162,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_162_0_EMC_SWIZZLE_RANK1_BYTE0_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte0_0)}, //118
 {SCRATCH_SCRATCH_163,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_163_0_EMC_SWIZZLE_RANK1_BYTE0_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte0_2)}, //119
 {SCRATCH_SCRATCH_164,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_164_0_EMC_SWIZZLE_RANK1_BYTE1_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte1_0)}, //120
 {SCRATCH_SCRATCH_165,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_165_0_EMC_SWIZZLE_RANK1_BYTE1_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte1_2)}, //121
 {SCRATCH_SCRATCH_166,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE2_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_166_0_EMC_SWIZZLE_RANK1_BYTE2_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE2_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte2_2)}, //122
 {SCRATCH_SCRATCH_167,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE2_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_167_0_EMC_SWIZZLE_RANK1_BYTE2_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE2_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte2_0)}, //123
 {SCRATCH_SCRATCH_168,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE3_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_168_0_EMC_SWIZZLE_RANK1_BYTE3_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE3_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte3_2)}, //124
 {SCRATCH_SCRATCH_169,  NV_FIELD_SHIFTMASK(EMC_SWIZZLE_RANK1_BYTE3_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_169_0_EMC_SWIZZLE_RANK1_BYTE3_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_SWIZZLE_RANK1_BYTE3_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcSwizzleRank1Byte3_0)}, //125
 {SCRATCH_SCRATCH_170,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQ_0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_170_0_EMC_PMACRO_IB_VREF_DQ_0_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQ_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDq_0_0)}, //126
 {SCRATCH_SCRATCH_171,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQ_0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_171_0_EMC_PMACRO_IB_VREF_DQ_0_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQ_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDq_0_2)}, //127
 {SCRATCH_SCRATCH_172,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQ_1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_172_0_EMC_PMACRO_IB_VREF_DQ_1_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQ_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDq_1_0)}, //128
 {SCRATCH_SCRATCH_173,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQ_1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_173_0_EMC_PMACRO_IB_VREF_DQ_1_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQ_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDq_1_2)}, //129
 {SCRATCH_SCRATCH_174,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQS_0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_174_0_EMC_PMACRO_IB_VREF_DQS_0_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQS_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDqs_0_0)}, //130
 {SCRATCH_SCRATCH_175,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQS_0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_175_0_EMC_PMACRO_IB_VREF_DQS_0_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQS_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDqs_0_2)}, //131
 {SCRATCH_SCRATCH_176,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQS_1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_176_0_EMC_PMACRO_IB_VREF_DQS_1_0_CH0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQS_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDqs_1_0)}, //132
 {SCRATCH_SCRATCH_177,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_VREF_DQS_1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_177_0_EMC_PMACRO_IB_VREF_DQS_1_0_CH2_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_VREF_DQS_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbVrefDqs_1_2)}, //133
 {SCRATCH_SCRATCH_178,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_SHORT_CMD_0_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_178_0_EMC_PMACRO_DDLL_SHORT_CMD_0_0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_SHORT_CMD_0_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllShortCmd_0)}, //134
 {SCRATCH_SCRATCH_179,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_SHORT_CMD_1_0_30_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_179_0_EMC_PMACRO_DDLL_SHORT_CMD_1_0_30_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_SHORT_CMD_1_0_30_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllShortCmd_1)}, //135
 {SCRATCH_SCRATCH_180,  NV_FIELD_SHIFTMASK(EMC_PMACRO_RX_TERM_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_180_0_EMC_PMACRO_RX_TERM_0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_RX_TERM_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroRxTerm)}, //136
 {SCRATCH_SCRATCH_181,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DQ_TX_DRV_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_181_0_EMC_PMACRO_DQ_TX_DRV_0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DQ_TX_DRV_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDqTxDrv)}, //137
 {SCRATCH_SCRATCH_182,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CA_TX_DRV_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_182_0_EMC_PMACRO_CA_TX_DRV_0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CA_TX_DRV_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCaTxDrv)}, //138
 {SCRATCH_SCRATCH_183,  NV_FIELD_SHIFTMASK(EMC_DLL_CFG_0_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_183_0_EMC_DLL_CFG_0_0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_DLL_CFG_0_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDllCfg0)}, //139
 {SCRATCH_SCRATCH_184,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_0_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_184_0_EMC_PMACRO_TX_PWRD_0_0_CH2_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_0_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd0_2)}, //140
 {SCRATCH_SCRATCH_185,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_0_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_185_0_EMC_PMACRO_TX_PWRD_0_0_CH0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_0_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd0_0)}, //141
 {SCRATCH_SCRATCH_186,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_1_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_186_0_EMC_PMACRO_TX_PWRD_1_0_CH2_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_1_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd1_2)}, //142
 {SCRATCH_SCRATCH_187,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_1_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_187_0_EMC_PMACRO_TX_PWRD_1_0_CH0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_1_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd1_0)}, //143
 {SCRATCH_SCRATCH_188,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_2_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_188_0_EMC_PMACRO_TX_PWRD_2_0_CH0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_2_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd2_0)}, //144
 {SCRATCH_SCRATCH_189,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_2_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_189_0_EMC_PMACRO_TX_PWRD_2_0_CH2_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_2_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd2_2)}, //145
 {SCRATCH_SCRATCH_190,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_3_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_190_0_EMC_PMACRO_TX_PWRD_3_0_CH0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_3_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd3_0)}, //146
 {SCRATCH_SCRATCH_191,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_3_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_191_0_EMC_PMACRO_TX_PWRD_3_0_CH2_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_3_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd3_2)}, //147
 {SCRATCH_SCRATCH_192,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_4_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_192_0_EMC_PMACRO_TX_PWRD_4_0_CH2_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_4_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd4_2)}, //148
 {SCRATCH_SCRATCH_193,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_4_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_193_0_EMC_PMACRO_TX_PWRD_4_0_CH0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_4_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd4_0)}, //149
 {SCRATCH_SCRATCH_194,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_5_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_194_0_EMC_PMACRO_TX_PWRD_5_0_CH2_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_5_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd5_2)}, //150
 {SCRATCH_SCRATCH_195,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_PWRD_5_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_195_0_EMC_PMACRO_TX_PWRD_5_0_CH0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_PWRD_5_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxPwrd5_0)}, //151
 {SCRATCH_SCRATCH_196,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_CTRL_0_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_196_0_EMC_PMACRO_CMD_CTRL_0_0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_CTRL_0_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdCtrl0)}, //152
 {SCRATCH_SCRATCH_197,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_CTRL_1_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_197_0_EMC_PMACRO_CMD_CTRL_1_0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_CTRL_1_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdCtrl1)}, //153
 {SCRATCH_SCRATCH_198,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_CTRL_2_0_29_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_198_0_EMC_PMACRO_CMD_CTRL_2_0_29_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_CTRL_2_0_29_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdCtrl2)}, //154
 {SCRATCH_SCRATCH_199,  NV_FIELD_SHIFTMASK(MC_CLKEN_OVERRIDE_0_CYA_CLKEN_OVR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_199_0_MC_CLKEN_OVERRIDE_0_CYA_CLKEN_OVR_RANGE) - NV_FIELD_SHIFT(MC_CLKEN_OVERRIDE_0_CYA_CLKEN_OVR_RANGE)), m_offsetof(NvBootSdramParams, McClkenOverride)}, //155
 {SCRATCH_SCRATCH_199,  NV_FIELD_SHIFTMASK(MC_CLKEN_OVERRIDE_0_27_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_199_0_MC_CLKEN_OVERRIDE_0_27_0_RANGE) - NV_FIELD_SHIFT(MC_CLKEN_OVERRIDE_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, McClkenOverride)}, //156
 {SCRATCH_SCRATCH_200,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OVERRIDE_1_0_7_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_200_0_MC_EMEM_ARB_OVERRIDE_1_0_7_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OVERRIDE_1_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOverride1)}, //157
 {SCRATCH_SCRATCH_200,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OVERRIDE_1_0_31_11_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_200_0_MC_EMEM_ARB_OVERRIDE_1_0_31_11_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OVERRIDE_1_0_31_11_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOverride1)}, //158
 {SCRATCH_SCRATCH_201,  NV_FIELD_SHIFTMASK(EMC_XM2COMPPADCTRL2_0_28_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_201_0_EMC_XM2COMPPADCTRL2_0_28_0_RANGE) - NV_FIELD_SHIFT(EMC_XM2COMPPADCTRL2_0_28_0_RANGE)), m_offsetof(NvBootSdramParams, EmcXm2CompPadCtrl2)}, //159
 {SCRATCH_SCRATCH_202,  NV_FIELD_SHIFTMASK(EMC_CFG_2_0_16_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_202_0_EMC_CFG_2_0_16_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_2_0_16_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfg2)}, //160
 {SCRATCH_SCRATCH_202,  NV_FIELD_SHIFTMASK(EMC_CFG_2_0_31_20_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_202_0_EMC_CFG_2_0_31_20_RANGE) - NV_FIELD_SHIFT(EMC_CFG_2_0_31_20_RANGE)), m_offsetof(NvBootSdramParams, EmcCfg2)}, //161
 {SCRATCH_SCRATCH_203,  NV_FIELD_SHIFTMASK(EMC_FDPD_CTRL_DQ_0_16_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_203_0_EMC_FDPD_CTRL_DQ_0_16_0_RANGE) - NV_FIELD_SHIFT(EMC_FDPD_CTRL_DQ_0_16_0_RANGE)), m_offsetof(NvBootSdramParams, EmcFdpdCtrlDq)}, //162
 {SCRATCH_SCRATCH_203,  NV_FIELD_SHIFTMASK(EMC_FDPD_CTRL_DQ_0_31_20_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_203_0_EMC_FDPD_CTRL_DQ_0_31_20_RANGE) - NV_FIELD_SHIFT(EMC_FDPD_CTRL_DQ_0_31_20_RANGE)), m_offsetof(NvBootSdramParams, EmcFdpdCtrlDq)}, //163
 {SCRATCH_SCRATCH_204,  NV_FIELD_SHIFTMASK(EMC_FDPD_CTRL_CMD_0_16_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_204_0_EMC_FDPD_CTRL_CMD_0_16_0_RANGE) - NV_FIELD_SHIFT(EMC_FDPD_CTRL_CMD_0_16_0_RANGE)), m_offsetof(NvBootSdramParams, EmcFdpdCtrlCmd)}, //164
 {SCRATCH_SCRATCH_204,  NV_FIELD_SHIFTMASK(EMC_FDPD_CTRL_CMD_0_31_20_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_204_0_EMC_FDPD_CTRL_CMD_0_31_20_RANGE) - NV_FIELD_SHIFT(EMC_FDPD_CTRL_CMD_0_31_20_RANGE)), m_offsetof(NvBootSdramParams, EmcFdpdCtrlCmd)}, //165
 {SCRATCH_SCRATCH_205,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_PAD_RX_CTRL_0_28_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_205_0_EMC_PMACRO_CMD_PAD_RX_CTRL_0_28_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_PAD_RX_CTRL_0_28_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdPadRxCtrl)}, //166
 {SCRATCH_SCRATCH_206,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DATA_PAD_RX_CTRL_0_28_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_206_0_EMC_PMACRO_DATA_PAD_RX_CTRL_0_28_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DATA_PAD_RX_CTRL_0_28_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDataPadRxCtrl)}, //167
 {SCRATCH_SCRATCH_207,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG2_0_27_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_207_0_EMC_AUTO_CAL_CONFIG2_0_27_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG2_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig2)}, //168
 {SCRATCH_SCRATCH_207,  NV_FIELD_SHIFTMASK(EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_207_0_EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE) - NV_FIELD_SHIFT(EMC_BURST_REFRESH_NUM_0_BURST_REFRESH_NUM_RANGE)), m_offsetof(NvBootSdramParams, EmcBurstRefreshNum)}, //169
 {SCRATCH_SCRATCH_208,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CHANNEL_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_208_0_EMC_AUTO_CAL_CHANNEL_0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CHANNEL_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalChannel)}, //170
 {SCRATCH_SCRATCH_208,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CHANNEL_0_31_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_208_0_EMC_AUTO_CAL_CHANNEL_0_31_16_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CHANNEL_0_31_16_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalChannel)}, //171
 {SCRATCH_SCRATCH_208,  NV_FIELD_SHIFTMASK(EMC_TPPD_0_TPPD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_208_0_EMC_TPPD_0_TPPD_RANGE) - NV_FIELD_SHIFT(EMC_TPPD_0_TPPD_RANGE)), m_offsetof(NvBootSdramParams, EmcTppd)}, //172
 {SCRATCH_SCRATCH_209,  NV_FIELD_SHIFTMASK(EMC_PMACRO_ZCTRL_0_27_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_209_0_EMC_PMACRO_ZCTRL_0_27_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_ZCTRL_0_27_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroZctrl)}, //173
 {SCRATCH_SCRATCH_209,  NV_FIELD_SHIFTMASK(EMC_R2R_0_R2R_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_209_0_EMC_R2R_0_R2R_RANGE) - NV_FIELD_SHIFT(EMC_R2R_0_R2R_RANGE)), m_offsetof(NvBootSdramParams, EmcR2r)}, //174
 {SCRATCH_SCRATCH_210,  NV_FIELD_SHIFTMASK(EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_210_0_EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_PAD_CFG_CTRL_0_QUSE_MODE_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroPadCfgCtrl)}, //175
 {SCRATCH_SCRATCH_210,  NV_FIELD_SHIFTMASK(EMC_PMACRO_PAD_CFG_CTRL_0_30_5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_210_0_EMC_PMACRO_PAD_CFG_CTRL_0_30_5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_PAD_CFG_CTRL_0_30_5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroPadCfgCtrl)}, //176
 {SCRATCH_SCRATCH_210,  NV_FIELD_SHIFTMASK(EMC_W2W_0_W2W_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_210_0_EMC_W2W_0_W2W_RANGE) - NV_FIELD_SHIFT(EMC_W2W_0_W2W_RANGE)), m_offsetof(NvBootSdramParams, EmcW2w)}, //177
 {SCRATCH_SCRATCH_211,  NV_FIELD_SHIFTMASK(EMC_DLL_CFG_1_0_16_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_211_0_EMC_DLL_CFG_1_0_16_0_RANGE) - NV_FIELD_SHIFT(EMC_DLL_CFG_1_0_16_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDllCfg1)}, //178
 {SCRATCH_SCRATCH_211,  NV_FIELD_SHIFTMASK(EMC_DLL_CFG_1_0_29_20_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_211_0_EMC_DLL_CFG_1_0_29_20_RANGE) - NV_FIELD_SHIFT(EMC_DLL_CFG_1_0_29_20_RANGE)), m_offsetof(NvBootSdramParams, EmcDllCfg1)}, //179
 {SCRATCH_SCRATCH_211,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_211_0_MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_RRD_0_RRD_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingRrd)}, //180
 {SCRATCH_SCRATCH_212,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OVERRIDE_0_31_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_212_0_MC_EMEM_ARB_OVERRIDE_0_31_8_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OVERRIDE_0_31_8_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOverride)}, //181
 {SCRATCH_SCRATCH_212,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OVERRIDE_0_4_3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_212_0_MC_EMEM_ARB_OVERRIDE_0_4_3_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OVERRIDE_0_4_3_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOverride)}, //182
 {SCRATCH_SCRATCH_212,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_212_0_MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_RCD_0_RCD_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingRcd)}, //183
 {SCRATCH_SCRATCH_213,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG5_0_4_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_213_0_EMC_FBIO_CFG5_0_4_0_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG5_0_4_0_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg5)}, //184
 {SCRATCH_SCRATCH_213,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG5_0_15_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_213_0_EMC_FBIO_CFG5_0_15_8_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG5_0_15_8_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg5)}, //185
 {SCRATCH_SCRATCH_213,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG5_0_31_20_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_213_0_EMC_FBIO_CFG5_0_31_20_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG5_0_31_20_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg5)}, //186
 {SCRATCH_SCRATCH_213,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_RP_0_RP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_213_0_MC_EMEM_ARB_TIMING_RP_0_RP_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_RP_0_RP_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingRp)}, //187
 {SCRATCH_SCRATCH_214,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_PAD_TX_CTRL_0_16_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_214_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_16_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_PAD_TX_CTRL_0_16_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdPadTxCtrl)}, //188
 {SCRATCH_SCRATCH_214,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_PAD_TX_CTRL_0_27_20_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_214_0_EMC_PMACRO_CMD_PAD_TX_CTRL_0_27_20_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_PAD_TX_CTRL_0_27_20_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdPadTxCtrl)}, //189
 {SCRATCH_SCRATCH_214,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_214_0_MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_RAS_0_RAS_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingRas)}, //190
 {SCRATCH_SCRATCH_215,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DATA_PAD_TX_CTRL_0_16_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_215_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_16_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DATA_PAD_TX_CTRL_0_16_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDataPadTxCtrl)}, //191
 {SCRATCH_SCRATCH_215,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DATA_PAD_TX_CTRL_0_27_20_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_215_0_EMC_PMACRO_DATA_PAD_TX_CTRL_0_27_20_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DATA_PAD_TX_CTRL_0_27_20_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDataPadTxCtrl)}, //192
 {SCRATCH_SCRATCH_215,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_215_0_MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_FAW_0_FAW_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingFaw)}, //193
 {SCRATCH_SCRATCH_216,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_DA_COVERS_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_216_0_MC_EMEM_ARB_DA_COVERS_0_23_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_DA_COVERS_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbDaCovers)}, //194
 {SCRATCH_SCRATCH_216,  NV_FIELD_SHIFTMASK(EMC_RESET_PAD_CTRL_0_7_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_216_0_EMC_RESET_PAD_CTRL_0_7_0_RANGE) - NV_FIELD_SHIFT(EMC_RESET_PAD_CTRL_0_7_0_RANGE)), m_offsetof(NvBootSdramParams, EmcResetPadCtrl)}, //195
 {SCRATCH_SCRATCH_217,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_MISC1_0_12_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_217_0_MC_EMEM_ARB_MISC1_0_12_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_MISC1_0_12_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbMisc1)}, //196
 {SCRATCH_SCRATCH_217,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_MISC1_0_31_21_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_217_0_MC_EMEM_ARB_MISC1_0_31_21_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_MISC1_0_31_21_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbMisc1)}, //197
 {SCRATCH_SCRATCH_218,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG3_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_218_0_EMC_AUTO_CAL_CONFIG3_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG3_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig3_2)}, //198
 {SCRATCH_SCRATCH_219,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG3_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_219_0_EMC_AUTO_CAL_CONFIG3_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG3_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig3_0)}, //199
 {SCRATCH_SCRATCH_220,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG4_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_220_0_EMC_AUTO_CAL_CONFIG4_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG4_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig4_0)}, //200
 {SCRATCH_SCRATCH_221,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG4_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_221_0_EMC_AUTO_CAL_CONFIG4_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG4_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig4_2)}, //201
 {SCRATCH_SCRATCH_222,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG5_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_222_0_EMC_AUTO_CAL_CONFIG5_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG5_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig5_0)}, //202
 {SCRATCH_SCRATCH_223,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG5_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_223_0_EMC_AUTO_CAL_CONFIG5_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG5_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig5_2)}, //203
 {SCRATCH_SCRATCH_223,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_223_0_MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_RAP2PRE_0_RAP2PRE_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingRap2Pre)}, //204
 {SCRATCH_SCRATCH_224,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG6_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_224_0_EMC_AUTO_CAL_CONFIG6_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG6_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig6_2)}, //205
 {SCRATCH_SCRATCH_224,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_224_0_MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_R2W_0_R2W_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingR2W)}, //206
 {SCRATCH_SCRATCH_225,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG6_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_225_0_EMC_AUTO_CAL_CONFIG6_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG6_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig6_0)}, //207
 {SCRATCH_SCRATCH_225,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_225_0_MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_W2R_0_W2R_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingW2R)}, //208
 {SCRATCH_SCRATCH_226,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG7_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_226_0_EMC_AUTO_CAL_CONFIG7_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG7_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig7_2)}, //209
 {SCRATCH_SCRATCH_226,  NV_FIELD_SHIFTMASK(EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_226_0_EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_RANGE) - NV_FIELD_SHIFT(EMC_CONFIG_SAMPLE_DELAY_0_PMACRO_SAMPLE_DELAY_RANGE)), m_offsetof(NvBootSdramParams, EmcConfigSampleDelay)}, //210
 {SCRATCH_SCRATCH_227,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG7_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_227_0_EMC_AUTO_CAL_CONFIG7_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG7_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig7_0)}, //211
 {SCRATCH_SCRATCH_227,  NV_FIELD_SHIFTMASK(EMC_RAS_0_RAS_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_227_0_EMC_RAS_0_RAS_RANGE) - NV_FIELD_SHIFT(EMC_RAS_0_RAS_RANGE)), m_offsetof(NvBootSdramParams, EmcRas)}, //212
 {SCRATCH_SCRATCH_228,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG8_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_228_0_EMC_AUTO_CAL_CONFIG8_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG8_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig8_0)}, //213
 {SCRATCH_SCRATCH_228,  NV_FIELD_SHIFTMASK(EMC_W2P_0_W2P_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_228_0_EMC_W2P_0_W2P_RANGE) - NV_FIELD_SHIFT(EMC_W2P_0_W2P_RANGE)), m_offsetof(NvBootSdramParams, EmcW2p)}, //214
 {SCRATCH_SCRATCH_229,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG8_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_229_0_EMC_AUTO_CAL_CONFIG8_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG8_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig8_2)}, //215
 {SCRATCH_SCRATCH_229,  NV_FIELD_SHIFTMASK(EMC_QSAFE_0_QSAFE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_229_0_EMC_QSAFE_0_QSAFE_RANGE) - NV_FIELD_SHIFT(EMC_QSAFE_0_QSAFE_RANGE)), m_offsetof(NvBootSdramParams, EmcQSafe)}, //216
 {SCRATCH_SCRATCH_230,  NV_FIELD_SHIFTMASK(EMC_XM2COMPPADCTRL3_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_230_0_EMC_XM2COMPPADCTRL3_0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_XM2COMPPADCTRL3_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcXm2CompPadCtrl3)}, //217
 {SCRATCH_SCRATCH_230,  NV_FIELD_SHIFTMASK(EMC_RDV_0_RDV_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_230_0_EMC_RDV_0_RDV_RANGE) - NV_FIELD_SHIFT(EMC_RDV_0_RDV_RANGE)), m_offsetof(NvBootSdramParams, EmcRdv)}, //218
 {SCRATCH_SCRATCH_231,  NV_FIELD_SHIFTMASK(EMC_ZCAL_INTERVAL_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_231_0_EMC_ZCAL_INTERVAL_0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_ZCAL_INTERVAL_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcZcalInterval)}, //219
 {SCRATCH_SCRATCH_231,  NV_FIELD_SHIFTMASK(EMC_RW2PDEN_0_RW2PDEN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_231_0_EMC_RW2PDEN_0_RW2PDEN_RANGE) - NV_FIELD_SHIFT(EMC_RW2PDEN_0_RW2PDEN_RANGE)), m_offsetof(NvBootSdramParams, EmcRw2Pden)}, //220
 {SCRATCH_SCRATCH_232,  NV_FIELD_SHIFTMASK(EMC_DATA_BRLSHFT_0_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_232_0_EMC_DATA_BRLSHFT_0_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DATA_BRLSHFT_0_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDataBrlshft0_0)}, //221
 {SCRATCH_SCRATCH_232,  NV_FIELD_SHIFTMASK(EMC_TFAW_0_TFAW_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_232_0_EMC_TFAW_0_TFAW_RANGE) - NV_FIELD_SHIFT(EMC_TFAW_0_TFAW_RANGE)), m_offsetof(NvBootSdramParams, EmcTfaw)}, //222
 {SCRATCH_SCRATCH_233,  NV_FIELD_SHIFTMASK(EMC_DATA_BRLSHFT_0_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_233_0_EMC_DATA_BRLSHFT_0_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DATA_BRLSHFT_0_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDataBrlshft0_2)}, //223
 {SCRATCH_SCRATCH_233,  NV_FIELD_SHIFTMASK(EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_233_0_EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE) - NV_FIELD_SHIFT(EMC_TCLKSTABLE_0_TCLKSTABLE_RANGE)), m_offsetof(NvBootSdramParams, EmcTClkStable)}, //224
 {SCRATCH_SCRATCH_234,  NV_FIELD_SHIFTMASK(EMC_DATA_BRLSHFT_1_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_234_0_EMC_DATA_BRLSHFT_1_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DATA_BRLSHFT_1_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDataBrlshft1_0)}, //225
 {SCRATCH_SCRATCH_234,  NV_FIELD_SHIFTMASK(EMC_TRTM_0_TRTM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_234_0_EMC_TRTM_0_TRTM_RANGE) - NV_FIELD_SHIFT(EMC_TRTM_0_TRTM_RANGE)), m_offsetof(NvBootSdramParams, EmcTrtm)}, //226
 {SCRATCH_SCRATCH_235,  NV_FIELD_SHIFTMASK(EMC_DATA_BRLSHFT_1_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_235_0_EMC_DATA_BRLSHFT_1_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DATA_BRLSHFT_1_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDataBrlshft1_2)}, //227
 {SCRATCH_SCRATCH_235,  NV_FIELD_SHIFTMASK(EMC_TWTM_0_TWTM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_235_0_EMC_TWTM_0_TWTM_RANGE) - NV_FIELD_SHIFT(EMC_TWTM_0_TWTM_RANGE)), m_offsetof(NvBootSdramParams, EmcTwtm)}, //228
 {SCRATCH_SCRATCH_236,  NV_FIELD_SHIFTMASK(EMC_DQS_BRLSHFT_0_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_236_0_EMC_DQS_BRLSHFT_0_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DQS_BRLSHFT_0_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDqsBrlshft0_2)}, //229
 {SCRATCH_SCRATCH_236,  NV_FIELD_SHIFTMASK(EMC_TRATM_0_TRATM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_236_0_EMC_TRATM_0_TRATM_RANGE) - NV_FIELD_SHIFT(EMC_TRATM_0_TRATM_RANGE)), m_offsetof(NvBootSdramParams, EmcTratm)}, //230
 {SCRATCH_SCRATCH_237,  NV_FIELD_SHIFTMASK(EMC_DQS_BRLSHFT_0_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_237_0_EMC_DQS_BRLSHFT_0_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DQS_BRLSHFT_0_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDqsBrlshft0_0)}, //231
 {SCRATCH_SCRATCH_237,  NV_FIELD_SHIFTMASK(EMC_TWATM_0_TWATM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_237_0_EMC_TWATM_0_TWATM_RANGE) - NV_FIELD_SHIFT(EMC_TWATM_0_TWATM_RANGE)), m_offsetof(NvBootSdramParams, EmcTwatm)}, //232
 {SCRATCH_SCRATCH_238,  NV_FIELD_SHIFTMASK(EMC_DQS_BRLSHFT_1_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_238_0_EMC_DQS_BRLSHFT_1_0_CH2_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DQS_BRLSHFT_1_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDqsBrlshft1_2)}, //233
 {SCRATCH_SCRATCH_238,  NV_FIELD_SHIFTMASK(EMC_TR2REF_0_TR2REF_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_238_0_EMC_TR2REF_0_TR2REF_RANGE) - NV_FIELD_SHIFT(EMC_TR2REF_0_TR2REF_RANGE)), m_offsetof(NvBootSdramParams, EmcTr2ref)}, //234
 {SCRATCH_SCRATCH_239,  NV_FIELD_SHIFTMASK(EMC_DQS_BRLSHFT_1_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_239_0_EMC_DQS_BRLSHFT_1_0_CH0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DQS_BRLSHFT_1_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDqsBrlshft1_0)}, //235
 {SCRATCH_SCRATCH_239,  NV_FIELD_SHIFTMASK(EMC_PDEX2MRR_0_PDEX2MRR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_239_0_EMC_PDEX2MRR_0_PDEX2MRR_RANGE) - NV_FIELD_SHIFT(EMC_PDEX2MRR_0_PDEX2MRR_RANGE)), m_offsetof(NvBootSdramParams, EmcPdex2Mrr)}, //236
 {SCRATCH_SCRATCH_240,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_2_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_240_0_EMC_CFG_PIPE_2_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_2_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe2_0)}, //237
 {SCRATCH_SCRATCH_240,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_2_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_240_0_EMC_CFG_PIPE_2_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_2_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe2_0)}, //238
 {SCRATCH_SCRATCH_240,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_CONFIG9_0_6_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_240_0_EMC_AUTO_CAL_CONFIG9_0_6_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_CONFIG9_0_6_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalConfig9)}, //239
 {SCRATCH_SCRATCH_241,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_2_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_241_0_EMC_CFG_PIPE_2_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_2_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe2_2)}, //240
 {SCRATCH_SCRATCH_241,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_2_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_241_0_EMC_CFG_PIPE_2_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_2_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe2_2)}, //241
 {SCRATCH_SCRATCH_241,  NV_FIELD_SHIFTMASK(EMC_RDV_MASK_0_RDV_MASK_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_241_0_EMC_RDV_MASK_0_RDV_MASK_RANGE) - NV_FIELD_SHIFT(EMC_RDV_MASK_0_RDV_MASK_RANGE)), m_offsetof(NvBootSdramParams, EmcRdvMask)}, //242
 {SCRATCH_SCRATCH_242,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_1_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_242_0_EMC_CFG_PIPE_1_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_1_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe1_2)}, //243
 {SCRATCH_SCRATCH_242,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_1_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_242_0_EMC_CFG_PIPE_1_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_1_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe1_2)}, //244
 {SCRATCH_SCRATCH_242,  NV_FIELD_SHIFTMASK(EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_242_0_EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_RANGE) - NV_FIELD_SHIFT(EMC_RDV_EARLY_MASK_0_RDV_EARLY_MASK_RANGE)), m_offsetof(NvBootSdramParams, EmcRdvEarlyMask)}, //245
 {SCRATCH_SCRATCH_243,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_1_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_243_0_EMC_CFG_PIPE_1_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_1_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe1_0)}, //246
 {SCRATCH_SCRATCH_243,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_1_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_243_0_EMC_CFG_PIPE_1_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_1_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe1_0)}, //247
 {SCRATCH_SCRATCH_243,  NV_FIELD_SHIFTMASK(EMC_RDV_EARLY_0_RDV_EARLY_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_243_0_EMC_RDV_EARLY_0_RDV_EARLY_RANGE) - NV_FIELD_SHIFT(EMC_RDV_EARLY_0_RDV_EARLY_RANGE)), m_offsetof(NvBootSdramParams, EmcRdvEarly)}, //248
 {SCRATCH_SCRATCH_244,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_244_0_EMC_CFG_PIPE_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe_0)}, //249
 {SCRATCH_SCRATCH_244,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_244_0_EMC_CFG_PIPE_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe_0)}, //250
 {SCRATCH_SCRATCH_244,  NV_FIELD_SHIFTMASK(EMC_CFG_3_0_6_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_244_0_EMC_CFG_3_0_6_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_3_0_6_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfg3)}, //251
 {SCRATCH_SCRATCH_245,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_245_0_EMC_CFG_PIPE_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe_2)}, //252
 {SCRATCH_SCRATCH_245,  NV_FIELD_SHIFTMASK(EMC_CFG_PIPE_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_245_0_EMC_CFG_PIPE_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_CFG_PIPE_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgPipe_2)}, //253
 {SCRATCH_SCRATCH_245,  NV_FIELD_SHIFTMASK(EMC_QUSE_WIDTH_0_QUSE_DURATION_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_245_0_EMC_QUSE_WIDTH_0_QUSE_DURATION_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_WIDTH_0_QUSE_DURATION_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseWidth)}, //254
 {SCRATCH_SCRATCH_245,  NV_FIELD_SHIFTMASK(EMC_QUSE_WIDTH_0_29_28_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_245_0_EMC_QUSE_WIDTH_0_29_28_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_WIDTH_0_29_28_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseWidth)}, //255
 {SCRATCH_SCRATCH_246,  NV_FIELD_SHIFTMASK(EMC_DLL_CFG_2_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_246_0_EMC_DLL_CFG_2_0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_DLL_CFG_2_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDllCfg2)}, //256
 {SCRATCH_SCRATCH_246,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_246_0_EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_SHORT_CMD_2_0_DDLL_SHORT_CMD_RESET_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllShortCmd_2)}, //257
 {SCRATCH_SCRATCH_247,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_247_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc0_0)}, //258
 {SCRATCH_SCRATCH_247,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_247_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc0_0)}, //259
 {SCRATCH_SCRATCH_247,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_247_0_MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_R2R_0_R2R_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingR2R)}, //260
 {SCRATCH_SCRATCH_248,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_248_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc0_2)}, //261
 {SCRATCH_SCRATCH_248,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_248_0_EMC_PMACRO_TX_SEL_CLK_SRC_0_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_0_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc0_2)}, //262
 {SCRATCH_SCRATCH_248,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_248_0_MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_W2W_0_W2W_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingW2W)}, //263
 {SCRATCH_SCRATCH_249,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_249_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc1_0)}, //264
 {SCRATCH_SCRATCH_249,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_249_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc1_0)}, //265
 {SCRATCH_SCRATCH_249,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_CCDMW_0_CCDMW_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_249_0_MC_EMEM_ARB_TIMING_CCDMW_0_CCDMW_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_CCDMW_0_CCDMW_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingCcdmw)}, //266
 {SCRATCH_SCRATCH_250,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_250_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc1_2)}, //267
 {SCRATCH_SCRATCH_250,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_250_0_EMC_PMACRO_TX_SEL_CLK_SRC_1_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_1_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc1_2)}, //268
 {SCRATCH_SCRATCH_250,  NV_FIELD_SHIFTMASK(EMC_RP_0_RP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_250_0_EMC_RP_0_RP_RANGE) - NV_FIELD_SHIFT(EMC_RP_0_RP_RANGE)), m_offsetof(NvBootSdramParams, EmcRp)}, //269
 {SCRATCH_SCRATCH_251,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_251_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc3_2)}, //270
 {SCRATCH_SCRATCH_251,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_251_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc3_2)}, //271
 {SCRATCH_SCRATCH_251,  NV_FIELD_SHIFTMASK(EMC_R2W_0_R2W_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_251_0_EMC_R2W_0_R2W_RANGE) - NV_FIELD_SHIFT(EMC_R2W_0_R2W_RANGE)), m_offsetof(NvBootSdramParams, EmcR2w)}, //272
 {SCRATCH_SCRATCH_252,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_252_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc3_0)}, //273
 {SCRATCH_SCRATCH_252,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_252_0_EMC_PMACRO_TX_SEL_CLK_SRC_3_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_3_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc3_0)}, //274
 {SCRATCH_SCRATCH_252,  NV_FIELD_SHIFTMASK(EMC_W2R_0_W2R_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_252_0_EMC_W2R_0_W2R_RANGE) - NV_FIELD_SHIFT(EMC_W2R_0_W2R_RANGE)), m_offsetof(NvBootSdramParams, EmcW2r)}, //275
 {SCRATCH_SCRATCH_253,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_253_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc2_2)}, //276
 {SCRATCH_SCRATCH_253,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_253_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc2_2)}, //277
 {SCRATCH_SCRATCH_253,  NV_FIELD_SHIFTMASK(EMC_R2P_0_R2P_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_253_0_EMC_R2P_0_R2P_RANGE) - NV_FIELD_SHIFT(EMC_R2P_0_R2P_RANGE)), m_offsetof(NvBootSdramParams, EmcR2p)}, //278
 {SCRATCH_SCRATCH_254,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_254_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc2_0)}, //279
 {SCRATCH_SCRATCH_254,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_254_0_EMC_PMACRO_TX_SEL_CLK_SRC_2_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_2_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc2_0)}, //280
 {SCRATCH_SCRATCH_254,  NV_FIELD_SHIFTMASK(EMC_CCDMW_0_CCDMW_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_254_0_EMC_CCDMW_0_CCDMW_RANGE) - NV_FIELD_SHIFT(EMC_CCDMW_0_CCDMW_RANGE)), m_offsetof(NvBootSdramParams, EmcCcdmw)}, //281
 {SCRATCH_SCRATCH_255,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_255_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc4_0)}, //282
 {SCRATCH_SCRATCH_255,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_255_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc4_0)}, //283
 {SCRATCH_SCRATCH_255,  NV_FIELD_SHIFTMASK(EMC_RD_RCD_0_RD_RCD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_255_0_EMC_RD_RCD_0_RD_RCD_RANGE) - NV_FIELD_SHIFT(EMC_RD_RCD_0_RD_RCD_RANGE)), m_offsetof(NvBootSdramParams, EmcRdRcd)}, //284
 {SCRATCH_SCRATCH_256,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_256_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc4_2)}, //285
 {SCRATCH_SCRATCH_256,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_256_0_EMC_PMACRO_TX_SEL_CLK_SRC_4_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_4_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc4_2)}, //286
 {SCRATCH_SCRATCH_256,  NV_FIELD_SHIFTMASK(EMC_WR_RCD_0_WR_RCD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_256_0_EMC_WR_RCD_0_WR_RCD_RANGE) - NV_FIELD_SHIFT(EMC_WR_RCD_0_WR_RCD_RANGE)), m_offsetof(NvBootSdramParams, EmcWrRcd)}, //287
 {SCRATCH_SCRATCH_257,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_257_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc5_0)}, //288
 {SCRATCH_SCRATCH_257,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_257_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc5_0)}, //289
 {SCRATCH_SCRATCH_257,  NV_FIELD_SHIFTMASK(EMC_WDV_0_WDV_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_257_0_EMC_WDV_0_WDV_RANGE) - NV_FIELD_SHIFT(EMC_WDV_0_WDV_RANGE)), m_offsetof(NvBootSdramParams, EmcWdv)}, //290
 {SCRATCH_SCRATCH_258,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_258_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_11_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc5_2)}, //291
 {SCRATCH_SCRATCH_258,  NV_FIELD_SHIFTMASK(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_258_0_EMC_PMACRO_TX_SEL_CLK_SRC_5_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_TX_SEL_CLK_SRC_5_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroTxSelClkSrc5_2)}, //292
 {SCRATCH_SCRATCH_258,  NV_FIELD_SHIFTMASK(EMC_QUSE_0_QUSE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_258_0_EMC_QUSE_0_QUSE_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_0_QUSE_RANGE)), m_offsetof(NvBootSdramParams, EmcQUse)}, //293
 {SCRATCH_SCRATCH_259,  NV_FIELD_SHIFTMASK(EMC_PMACRO_VTTGEN_CTRL_1_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_259_0_EMC_PMACRO_VTTGEN_CTRL_1_0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_VTTGEN_CTRL_1_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroVttgenCtrl1)}, //294
 {SCRATCH_SCRATCH_259,  NV_FIELD_SHIFTMASK(EMC_PDEX2WR_0_PDEX2WR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_259_0_EMC_PDEX2WR_0_PDEX2WR_RANGE) - NV_FIELD_SHIFT(EMC_PDEX2WR_0_PDEX2WR_RANGE)), m_offsetof(NvBootSdramParams, EmcPdEx2Wr)}, //295
 {SCRATCH_SCRATCH_260,  NV_FIELD_SHIFTMASK(EMC_PMACRO_VTTGEN_CTRL_2_0_23_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_260_0_EMC_PMACRO_VTTGEN_CTRL_2_0_23_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_VTTGEN_CTRL_2_0_23_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroVttgenCtrl2)}, //296
 {SCRATCH_SCRATCH_260,  NV_FIELD_SHIFTMASK(EMC_PDEX2RD_0_PDEX2RD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_260_0_EMC_PDEX2RD_0_PDEX2RD_RANGE) - NV_FIELD_SHIFT(EMC_PDEX2RD_0_PDEX2RD_RANGE)), m_offsetof(NvBootSdramParams, EmcPdEx2Rd)}, //297
 {SCRATCH_SCRATCH_261,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_REFPB_HP_CTRL_0_22_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_261_0_MC_EMEM_ARB_REFPB_HP_CTRL_0_22_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_REFPB_HP_CTRL_0_22_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbRefpbHpCtrl)}, //298
 {SCRATCH_SCRATCH_261,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_TIMING_RFCPB_0_RFCPB_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_261_0_MC_EMEM_ARB_TIMING_RFCPB_0_RFCPB_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_TIMING_RFCPB_0_RFCPB_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbTimingRFCPB)}, //299
 {SCRATCH_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_262_0_MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_CFG_0_CYCLES_PER_UPDATE_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbCfg)}, //300
 {SCRATCH_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_262_0_MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_CFG_0_EXTRA_TICKS_PER_UPDATE_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbCfg)}, //301
 {SCRATCH_SCRATCH_262,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_CFG_0_31_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_262_0_MC_EMEM_ARB_CFG_0_31_24_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_CFG_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbCfg)}, //302
 {SCRATCH_SCRATCH_262,  NV_FIELD_SHIFTMASK(EMC_CFG_UPDATE_0_2_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_262_0_EMC_CFG_UPDATE_0_2_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_UPDATE_0_2_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgUpdate)}, //303
 {SCRATCH_SCRATCH_262,  NV_FIELD_SHIFTMASK(EMC_CFG_UPDATE_0_10_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_262_0_EMC_CFG_UPDATE_0_10_8_RANGE) - NV_FIELD_SHIFT(EMC_CFG_UPDATE_0_10_8_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgUpdate)}, //304
 {SCRATCH_SCRATCH_262,  NV_FIELD_SHIFTMASK(EMC_CFG_UPDATE_0_31_28_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_262_0_EMC_CFG_UPDATE_0_31_28_RANGE) - NV_FIELD_SHIFT(EMC_CFG_UPDATE_0_31_28_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgUpdate)}, //305
 {SCRATCH_SCRATCH_263,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_263_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_0_0)}, //306
 {SCRATCH_SCRATCH_263,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_263_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH0_QUSE_DDLL_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_0_0)}, //307
 {SCRATCH_SCRATCH_263,  NV_FIELD_SHIFTMASK(EMC_RFC_0_RFC_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_263_0_EMC_RFC_0_RFC_RANGE) - NV_FIELD_SHIFT(EMC_RFC_0_RFC_RANGE)), m_offsetof(NvBootSdramParams, EmcRfc)}, //308
 {SCRATCH_SCRATCH_264,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_264_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_0_2)}, //309
 {SCRATCH_SCRATCH_264,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_264_0_EMC_PMACRO_QUSE_DDLL_RANK0_0_0_CH2_QUSE_DDLL_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_0_0_QUSE_DDLL_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_0_2)}, //310
 {SCRATCH_SCRATCH_264,  NV_FIELD_SHIFTMASK(EMC_TXSR_0_TXSR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_264_0_EMC_TXSR_0_TXSR_RANGE) - NV_FIELD_SHIFT(EMC_TXSR_0_TXSR_RANGE)), m_offsetof(NvBootSdramParams, EmcTxsr)}, //311
 {SCRATCH_SCRATCH_265,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_265_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_1_0)}, //312
 {SCRATCH_SCRATCH_265,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_265_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH0_QUSE_DDLL_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_1_0)}, //313
 {SCRATCH_SCRATCH_265,  NV_FIELD_SHIFTMASK(EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_265_0_EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE) - NV_FIELD_SHIFT(EMC_MC2EMCQ_0_MCREQ_DEPTH_RANGE)), m_offsetof(NvBootSdramParams, EmcMc2EmcQ)}, //314
 {SCRATCH_SCRATCH_265,  NV_FIELD_SHIFTMASK(EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_265_0_EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE) - NV_FIELD_SHIFT(EMC_MC2EMCQ_0_MCACT_DEPTH_RANGE)), m_offsetof(NvBootSdramParams, EmcMc2EmcQ)}, //315
 {SCRATCH_SCRATCH_265,  NV_FIELD_SHIFTMASK(EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_265_0_EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE) - NV_FIELD_SHIFT(EMC_MC2EMCQ_0_MCWD_DEPTH_RANGE)), m_offsetof(NvBootSdramParams, EmcMc2EmcQ)}, //316
 {SCRATCH_SCRATCH_266,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_266_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_1_2)}, //317
 {SCRATCH_SCRATCH_266,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_266_0_EMC_PMACRO_QUSE_DDLL_RANK0_1_0_CH2_QUSE_DDLL_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_1_0_QUSE_DDLL_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_1_2)}, //318
 {SCRATCH_SCRATCH_266,  NV_FIELD_SHIFTMASK(EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_266_0_EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE) - NV_FIELD_SHIFT(EMC_SEL_DPD_CTRL_0_SEL_DPD_DLY_RANGE)), m_offsetof(NvBootSdramParams, EmcSelDpdCtrl)}, //319
 {SCRATCH_SCRATCH_266,  NV_FIELD_SHIFTMASK(EMC_SEL_DPD_CTRL_0_8_2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_266_0_EMC_SEL_DPD_CTRL_0_8_2_RANGE) - NV_FIELD_SHIFT(EMC_SEL_DPD_CTRL_0_8_2_RANGE)), m_offsetof(NvBootSdramParams, EmcSelDpdCtrl)}, //320
 {SCRATCH_SCRATCH_267,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_267_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_2_0)}, //321
 {SCRATCH_SCRATCH_267,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_267_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH0_QUSE_DDLL_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_2_0)}, //322
 {SCRATCH_SCRATCH_268,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_268_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_2_2)}, //323
 {SCRATCH_SCRATCH_268,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_268_0_EMC_PMACRO_QUSE_DDLL_RANK0_2_0_CH2_QUSE_DDLL_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_2_0_QUSE_DDLL_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_2_2)}, //324
 {SCRATCH_SCRATCH_268,  NV_FIELD_SHIFTMASK(EMC_RFCPB_0_RFCPB_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_268_0_EMC_RFCPB_0_RFCPB_RANGE) - NV_FIELD_SHIFT(EMC_RFCPB_0_RFCPB_RANGE)), m_offsetof(NvBootSdramParams, EmcRfcPb)}, //325
 {SCRATCH_SCRATCH_269,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_269_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_3_2)}, //326
 {SCRATCH_SCRATCH_269,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_269_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH2_QUSE_DDLL_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_3_2)}, //327
 {SCRATCH_SCRATCH_269,  NV_FIELD_SHIFTMASK(EMC_AR2PDEN_0_AR2PDEN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_269_0_EMC_AR2PDEN_0_AR2PDEN_RANGE) - NV_FIELD_SHIFT(EMC_AR2PDEN_0_AR2PDEN_RANGE)), m_offsetof(NvBootSdramParams, EmcAr2Pden)}, //328
 {SCRATCH_SCRATCH_270,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_270_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_3_0)}, //329
 {SCRATCH_SCRATCH_270,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_270_0_EMC_PMACRO_QUSE_DDLL_RANK0_3_0_CH0_QUSE_DDLL_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_3_0_QUSE_DDLL_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_3_0)}, //330
 {SCRATCH_SCRATCH_270,  NV_FIELD_SHIFTMASK(EMC_RFC_SLR_0_RFC_SLR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_270_0_EMC_RFC_SLR_0_RFC_SLR_RANGE) - NV_FIELD_SHIFT(EMC_RFC_SLR_0_RFC_SLR_RANGE)), m_offsetof(NvBootSdramParams, EmcRfcSlr)}, //331
 {SCRATCH_SCRATCH_271,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_271_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_4_0)}, //332
 {SCRATCH_SCRATCH_271,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_271_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH0_QUSE_DDLL_RANK0_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_4_0)}, //333
 {SCRATCH_SCRATCH_271,  NV_FIELD_SHIFTMASK(EMC_IBDLY_0_IBDLY_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_271_0_EMC_IBDLY_0_IBDLY_RANGE) - NV_FIELD_SHIFT(EMC_IBDLY_0_IBDLY_RANGE)), m_offsetof(NvBootSdramParams, EmcIbdly)}, //334
 {SCRATCH_SCRATCH_271,  NV_FIELD_SHIFTMASK(EMC_IBDLY_0_IBDLY_MODE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_271_0_EMC_IBDLY_0_IBDLY_MODE_RANGE) - NV_FIELD_SHIFT(EMC_IBDLY_0_IBDLY_MODE_RANGE)), m_offsetof(NvBootSdramParams, EmcIbdly)}, //335
 {SCRATCH_SCRATCH_272,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_272_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_4_2)}, //336
 {SCRATCH_SCRATCH_272,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_272_0_EMC_PMACRO_QUSE_DDLL_RANK0_4_0_CH2_QUSE_DDLL_RANK0_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_4_0_QUSE_DDLL_RANK0_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_4_2)}, //337
 {SCRATCH_SCRATCH_272,  NV_FIELD_SHIFTMASK(EMC_PDEX2CKE_0_PDEX2CKE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_272_0_EMC_PDEX2CKE_0_PDEX2CKE_RANGE) - NV_FIELD_SHIFT(EMC_PDEX2CKE_0_PDEX2CKE_RANGE)), m_offsetof(NvBootSdramParams, EmcPdex2Cke)}, //338
 {SCRATCH_SCRATCH_272,  NV_FIELD_SHIFTMASK(EMC_PMACRO_COMMON_PAD_TX_CTRL_0_3_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_272_0_EMC_PMACRO_COMMON_PAD_TX_CTRL_0_3_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_COMMON_PAD_TX_CTRL_0_3_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCommonPadTxCtrl)}, //339
 {SCRATCH_SCRATCH_273,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_273_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_5_0)}, //340
 {SCRATCH_SCRATCH_273,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_273_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH0_QUSE_DDLL_RANK0_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_5_0)}, //341
 {SCRATCH_SCRATCH_273,  NV_FIELD_SHIFTMASK(EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_273_0_EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE) - NV_FIELD_SHIFT(EMC_PCHG2PDEN_0_PCHG2PDEN_RANGE)), m_offsetof(NvBootSdramParams, EmcPChg2Pden)}, //342
 {SCRATCH_SCRATCH_274,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_274_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_5_2)}, //343
 {SCRATCH_SCRATCH_274,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_274_0_EMC_PMACRO_QUSE_DDLL_RANK0_5_0_CH2_QUSE_DDLL_RANK0_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK0_5_0_QUSE_DDLL_RANK0_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank0_5_2)}, //344
 {SCRATCH_SCRATCH_274,  NV_FIELD_SHIFTMASK(EMC_ACT2PDEN_0_ACT2PDEN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_274_0_EMC_ACT2PDEN_0_ACT2PDEN_RANGE) - NV_FIELD_SHIFT(EMC_ACT2PDEN_0_ACT2PDEN_RANGE)), m_offsetof(NvBootSdramParams, EmcAct2Pden)}, //345
 {SCRATCH_SCRATCH_275,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_275_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_0_0)}, //346
 {SCRATCH_SCRATCH_275,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_275_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH0_QUSE_DDLL_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_0_0)}, //347
 {SCRATCH_SCRATCH_275,  NV_FIELD_SHIFTMASK(EMC_CKE2PDEN_0_CKE2PDEN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_275_0_EMC_CKE2PDEN_0_CKE2PDEN_RANGE) - NV_FIELD_SHIFT(EMC_CKE2PDEN_0_CKE2PDEN_RANGE)), m_offsetof(NvBootSdramParams, EmcCke2Pden)}, //348
 {SCRATCH_SCRATCH_276,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_276_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_0_2)}, //349
 {SCRATCH_SCRATCH_276,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_276_0_EMC_PMACRO_QUSE_DDLL_RANK1_0_0_CH2_QUSE_DDLL_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_0_0_QUSE_DDLL_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_0_2)}, //350
 {SCRATCH_SCRATCH_276,  NV_FIELD_SHIFTMASK(EMC_TCKE_0_TCKE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_276_0_EMC_TCKE_0_TCKE_RANGE) - NV_FIELD_SHIFT(EMC_TCKE_0_TCKE_RANGE)), m_offsetof(NvBootSdramParams, EmcTcke)}, //351
 {SCRATCH_SCRATCH_277,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_277_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_1_0)}, //352
 {SCRATCH_SCRATCH_277,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_277_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH0_QUSE_DDLL_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_1_0)}, //353
 {SCRATCH_SCRATCH_277,  NV_FIELD_SHIFTMASK(EMC_TRPAB_0_TRPAB_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_277_0_EMC_TRPAB_0_TRPAB_RANGE) - NV_FIELD_SHIFT(EMC_TRPAB_0_TRPAB_RANGE)), m_offsetof(NvBootSdramParams, EmcTrpab)}, //354
 {SCRATCH_SCRATCH_278,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_278_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_1_2)}, //355
 {SCRATCH_SCRATCH_278,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_278_0_EMC_PMACRO_QUSE_DDLL_RANK1_1_0_CH2_QUSE_DDLL_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_1_0_QUSE_DDLL_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_1_2)}, //356
 {SCRATCH_SCRATCH_278,  NV_FIELD_SHIFTMASK(EMC_EINPUT_0_EINPUT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_278_0_EMC_EINPUT_0_EINPUT_RANGE) - NV_FIELD_SHIFT(EMC_EINPUT_0_EINPUT_RANGE)), m_offsetof(NvBootSdramParams, EmcEInput)}, //357
 {SCRATCH_SCRATCH_279,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_279_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_2_2)}, //358
 {SCRATCH_SCRATCH_279,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_279_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH2_QUSE_DDLL_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_2_2)}, //359
 {SCRATCH_SCRATCH_279,  NV_FIELD_SHIFTMASK(EMC_EINPUT_DURATION_0_EINPUT_DURATION_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_279_0_EMC_EINPUT_DURATION_0_EINPUT_DURATION_RANGE) - NV_FIELD_SHIFT(EMC_EINPUT_DURATION_0_EINPUT_DURATION_RANGE)), m_offsetof(NvBootSdramParams, EmcEInputDuration)}, //360
 {SCRATCH_SCRATCH_280,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_280_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_2_0)}, //361
 {SCRATCH_SCRATCH_280,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_280_0_EMC_PMACRO_QUSE_DDLL_RANK1_2_0_CH0_QUSE_DDLL_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_2_0_QUSE_DDLL_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_2_0)}, //362
 {SCRATCH_SCRATCH_280,  NV_FIELD_SHIFTMASK(EMC_PUTERM_EXTRA_0_RXTERM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_280_0_EMC_PUTERM_EXTRA_0_RXTERM_RANGE) - NV_FIELD_SHIFT(EMC_PUTERM_EXTRA_0_RXTERM_RANGE)), m_offsetof(NvBootSdramParams, EmcPutermExtra)}, //363
 {SCRATCH_SCRATCH_281,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_281_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_3_2)}, //364
 {SCRATCH_SCRATCH_281,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_281_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH2_QUSE_DDLL_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_3_2)}, //365
 {SCRATCH_SCRATCH_281,  NV_FIELD_SHIFTMASK(EMC_TCKESR_0_TCKESR_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_281_0_EMC_TCKESR_0_TCKESR_RANGE) - NV_FIELD_SHIFT(EMC_TCKESR_0_TCKESR_RANGE)), m_offsetof(NvBootSdramParams, EmcTckesr)}, //366
 {SCRATCH_SCRATCH_282,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_282_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_3_0)}, //367
 {SCRATCH_SCRATCH_282,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_282_0_EMC_PMACRO_QUSE_DDLL_RANK1_3_0_CH0_QUSE_DDLL_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_3_0_QUSE_DDLL_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_3_0)}, //368
 {SCRATCH_SCRATCH_282,  NV_FIELD_SHIFTMASK(EMC_TPD_0_TPD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_282_0_EMC_TPD_0_TPD_RANGE) - NV_FIELD_SHIFT(EMC_TPD_0_TPD_RANGE)), m_offsetof(NvBootSdramParams, EmcTpd)}, //369
 {SCRATCH_SCRATCH_283,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_283_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_4_0)}, //370
 {SCRATCH_SCRATCH_283,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_283_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH0_QUSE_DDLL_RANK1_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_4_0)}, //371
 {SCRATCH_SCRATCH_283,  NV_FIELD_SHIFTMASK(EMC_WDV_MASK_0_WDV_MASK_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_283_0_EMC_WDV_MASK_0_WDV_MASK_RANGE) - NV_FIELD_SHIFT(EMC_WDV_MASK_0_WDV_MASK_RANGE)), m_offsetof(NvBootSdramParams, EmcWdvMask)}, //372
 {SCRATCH_SCRATCH_284,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_284_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_4_2)}, //373
 {SCRATCH_SCRATCH_284,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_284_0_EMC_PMACRO_QUSE_DDLL_RANK1_4_0_CH2_QUSE_DDLL_RANK1_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_4_0_QUSE_DDLL_RANK1_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_4_2)}, //374
 {SCRATCH_SCRATCH_284,  NV_FIELD_SHIFTMASK(EMC_WDV_CHK_0_WDV_CHK_BASE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_284_0_EMC_WDV_CHK_0_WDV_CHK_BASE_RANGE) - NV_FIELD_SHIFT(EMC_WDV_CHK_0_WDV_CHK_BASE_RANGE)), m_offsetof(NvBootSdramParams, EmcWdvChk)}, //375
 {SCRATCH_SCRATCH_285,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_285_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_5_0)}, //376
 {SCRATCH_SCRATCH_285,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_285_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH0_QUSE_DDLL_RANK1_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_5_0)}, //377
 {SCRATCH_SCRATCH_285,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_0_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_285_0_EMC_CMD_BRLSHFT_0_0_CH2_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_0_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft0_2)}, //378
 {SCRATCH_SCRATCH_286,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_286_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_5_2)}, //379
 {SCRATCH_SCRATCH_286,  NV_FIELD_SHIFTMASK(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_286_0_EMC_PMACRO_QUSE_DDLL_RANK1_5_0_CH2_QUSE_DDLL_RANK1_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_QUSE_DDLL_RANK1_5_0_QUSE_DDLL_RANK1_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroQuseDdllRank1_5_2)}, //380
 {SCRATCH_SCRATCH_286,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_0_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_286_0_EMC_CMD_BRLSHFT_0_0_CH0_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_0_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft0_0)}, //381
 {SCRATCH_SCRATCH_287,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_287_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_0_2)}, //382
 {SCRATCH_SCRATCH_287,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_287_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_0_2)}, //383
 {SCRATCH_SCRATCH_287,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_1_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_287_0_EMC_CMD_BRLSHFT_1_0_CH2_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_1_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft1_2)}, //384
 {SCRATCH_SCRATCH_288,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_288_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_0_0)}, //385
 {SCRATCH_SCRATCH_288,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_288_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_0_0_OB_DDLL_LONG_DQ_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_0_0)}, //386
 {SCRATCH_SCRATCH_288,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_1_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_288_0_EMC_CMD_BRLSHFT_1_0_CH0_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_1_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft1_0)}, //387
 {SCRATCH_SCRATCH_289,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_289_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_1_2)}, //388
 {SCRATCH_SCRATCH_289,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_289_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_1_2)}, //389
 {SCRATCH_SCRATCH_289,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_2_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_289_0_EMC_CMD_BRLSHFT_2_0_CH0_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_2_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft2_0)}, //390
 {SCRATCH_SCRATCH_290,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_290_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_1_0)}, //391
 {SCRATCH_SCRATCH_290,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_290_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_1_0_OB_DDLL_LONG_DQ_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_1_0)}, //392
 {SCRATCH_SCRATCH_290,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_2_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_290_0_EMC_CMD_BRLSHFT_2_0_CH2_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_2_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft2_2)}, //393
 {SCRATCH_SCRATCH_291,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_291_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_2_0)}, //394
 {SCRATCH_SCRATCH_291,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_291_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_2_0)}, //395
 {SCRATCH_SCRATCH_291,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_3_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_291_0_EMC_CMD_BRLSHFT_3_0_CH0_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_3_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft3_0)}, //396
 {SCRATCH_SCRATCH_292,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_292_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_2_2)}, //397
 {SCRATCH_SCRATCH_292,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_292_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_2_0_OB_DDLL_LONG_DQ_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_2_2)}, //398
 {SCRATCH_SCRATCH_292,  NV_FIELD_SHIFTMASK(EMC_CMD_BRLSHFT_3_0_5_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_292_0_EMC_CMD_BRLSHFT_3_0_CH2_5_0_RANGE) - NV_FIELD_SHIFT(EMC_CMD_BRLSHFT_3_0_5_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdBrlshft3_2)}, //399
 {SCRATCH_SCRATCH_293,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_293_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_3_0)}, //400
 {SCRATCH_SCRATCH_293,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_293_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_3_0)}, //401
 {SCRATCH_SCRATCH_293,  NV_FIELD_SHIFTMASK(EMC_WEV_0_WEV_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_293_0_EMC_WEV_0_WEV_RANGE) - NV_FIELD_SHIFT(EMC_WEV_0_WEV_RANGE)), m_offsetof(NvBootSdramParams, EmcWev)}, //402
 {SCRATCH_SCRATCH_294,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_294_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_3_2)}, //403
 {SCRATCH_SCRATCH_294,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_294_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_CH2_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_3_0_OB_DDLL_LONG_DQ_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_3_2)}, //404
 {SCRATCH_SCRATCH_294,  NV_FIELD_SHIFTMASK(EMC_WSV_0_WSV_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_294_0_EMC_WSV_0_WSV_RANGE) - NV_FIELD_SHIFT(EMC_WSV_0_WSV_RANGE)), m_offsetof(NvBootSdramParams, EmcWsv)}, //405
 {SCRATCH_SCRATCH_295,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_295_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_4_2)}, //406
 {SCRATCH_SCRATCH_295,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_295_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_4_2)}, //407
 {SCRATCH_SCRATCH_295,  NV_FIELD_SHIFTMASK(EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_295_0_EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_RANGE) - NV_FIELD_SHIFT(EMC_PUTERM_WIDTH_0_CFG_STATIC_TERM_RANGE)), m_offsetof(NvBootSdramParams, EmcPutermWidth)}, //408
 {SCRATCH_SCRATCH_295,  NV_FIELD_SHIFTMASK(EMC_PUTERM_WIDTH_0_RXTERM_DURATION_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_295_0_EMC_PUTERM_WIDTH_0_RXTERM_DURATION_RANGE) - NV_FIELD_SHIFT(EMC_PUTERM_WIDTH_0_RXTERM_DURATION_RANGE)), m_offsetof(NvBootSdramParams, EmcPutermWidth)}, //409
 {SCRATCH_SCRATCH_296,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_296_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_4_0)}, //410
 {SCRATCH_SCRATCH_296,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_296_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_4_0_OB_DDLL_LONG_DQ_RANK0_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_4_0)}, //411
 {SCRATCH_SCRATCH_296,  NV_FIELD_SHIFTMASK(MC_STAT_CONTROL_0_4_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_296_0_MC_STAT_CONTROL_0_4_0_RANGE) - NV_FIELD_SHIFT(MC_STAT_CONTROL_0_4_0_RANGE)), m_offsetof(NvBootSdramParams, McStatControl)}, //412
 {SCRATCH_SCRATCH_296,  NV_FIELD_SHIFTMASK(EMC_RRD_0_RRD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_296_0_EMC_RRD_0_RRD_RANGE) - NV_FIELD_SHIFT(EMC_RRD_0_RRD_RANGE)), m_offsetof(NvBootSdramParams, EmcRrd)}, //413
 {SCRATCH_SCRATCH_297,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_297_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_5_2)}, //414
 {SCRATCH_SCRATCH_297,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_297_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH2_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_5_2)}, //415
 {SCRATCH_SCRATCH_297,  NV_FIELD_SHIFTMASK(EMC_REXT_0_REXT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_297_0_EMC_REXT_0_REXT_RANGE) - NV_FIELD_SHIFT(EMC_REXT_0_REXT_RANGE)), m_offsetof(NvBootSdramParams, EmcRext)}, //416
 {SCRATCH_SCRATCH_297,  NV_FIELD_SHIFTMASK(EMC_TCLKSTOP_0_TCLKSTOP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_297_0_EMC_TCLKSTOP_0_TCLKSTOP_RANGE) - NV_FIELD_SHIFT(EMC_TCLKSTOP_0_TCLKSTOP_RANGE)), m_offsetof(NvBootSdramParams, EmcTClkStop)}, //417
 {SCRATCH_SCRATCH_298,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_298_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_5_0)}, //418
 {SCRATCH_SCRATCH_298,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_298_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_CH0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK0_5_0_OB_DDLL_LONG_DQ_RANK0_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank0_5_0)}, //419
 {SCRATCH_SCRATCH_298,  NV_FIELD_SHIFTMASK(EMC_WEXT_0_WEXT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_298_0_EMC_WEXT_0_WEXT_RANGE) - NV_FIELD_SHIFT(EMC_WEXT_0_WEXT_RANGE)), m_offsetof(NvBootSdramParams, EmcWext)}, //420
 {SCRATCH_SCRATCH_298,  NV_FIELD_SHIFTMASK(EMC_REFCTRL2_0_REFRESH_PER_DEVICE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_298_0_EMC_REFCTRL2_0_REFRESH_PER_DEVICE_RANGE) - NV_FIELD_SHIFT(EMC_REFCTRL2_0_REFRESH_PER_DEVICE_RANGE)), m_offsetof(NvBootSdramParams, EmcRefctrl2)}, //421
 {SCRATCH_SCRATCH_298,  NV_FIELD_SHIFTMASK(EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_298_0_EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_RANGE) - NV_FIELD_SHIFT(EMC_REFCTRL2_0_REFPB_PD_THRESHOLD_RANGE)), m_offsetof(NvBootSdramParams, EmcRefctrl2)}, //422
 {SCRATCH_SCRATCH_298,  NV_FIELD_SHIFTMASK(EMC_REFCTRL2_0_REFPB_VALID_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_298_0_EMC_REFCTRL2_0_REFPB_VALID_RANGE) - NV_FIELD_SHIFT(EMC_REFCTRL2_0_REFPB_VALID_RANGE)), m_offsetof(NvBootSdramParams, EmcRefctrl2)}, //423
 {SCRATCH_SCRATCH_299,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_299_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_0_2)}, //424
 {SCRATCH_SCRATCH_299,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_299_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_0_2)}, //425
 {SCRATCH_SCRATCH_299,  NV_FIELD_SHIFTMASK(EMC_WE_DURATION_0_WE_DURATION_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_299_0_EMC_WE_DURATION_0_WE_DURATION_RANGE) - NV_FIELD_SHIFT(EMC_WE_DURATION_0_WE_DURATION_RANGE)), m_offsetof(NvBootSdramParams, EmcWeDuration)}, //426
 {SCRATCH_SCRATCH_299,  NV_FIELD_SHIFTMASK(EMC_WS_DURATION_0_WS_DURATION_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_299_0_EMC_WS_DURATION_0_WS_DURATION_RANGE) - NV_FIELD_SHIFT(EMC_WS_DURATION_0_WS_DURATION_RANGE)), m_offsetof(NvBootSdramParams, EmcWsDuration)}, //427
 {SCRATCH_SCRATCH_300,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_300_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_0_0)}, //428
 {SCRATCH_SCRATCH_300,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_300_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_0_0_OB_DDLL_LONG_DQ_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_0_0)}, //429
 {SCRATCH_SCRATCH_301,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_301_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_1_2)}, //430
 {SCRATCH_SCRATCH_301,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_301_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_1_2)}, //431
 {SCRATCH_SCRATCH_302,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_302_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_1_0)}, //432
 {SCRATCH_SCRATCH_302,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_302_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_1_0_OB_DDLL_LONG_DQ_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_1_0)}, //433
 {SCRATCH_SCRATCH_303,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_303_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_2_0)}, //434
 {SCRATCH_SCRATCH_303,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_303_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_2_0)}, //435
 {SCRATCH_SCRATCH_304,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_304_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_2_2)}, //436
 {SCRATCH_SCRATCH_304,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_304_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_2_0_OB_DDLL_LONG_DQ_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_2_2)}, //437
 {SCRATCH_SCRATCH_305,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_305_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_3_0)}, //438
 {SCRATCH_SCRATCH_305,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_305_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_3_0)}, //439
 {SCRATCH_SCRATCH_306,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_306_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_3_2)}, //440
 {SCRATCH_SCRATCH_306,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_306_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_CH2_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_3_0_OB_DDLL_LONG_DQ_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_3_2)}, //441
 {SCRATCH_SCRATCH_307,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_307_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_4_2)}, //442
 {SCRATCH_SCRATCH_307,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_307_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_4_2)}, //443
 {SCRATCH_SCRATCH_308,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_308_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_4_0)}, //444
 {SCRATCH_SCRATCH_308,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_308_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_4_0_OB_DDLL_LONG_DQ_RANK1_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_4_0)}, //445
 {SCRATCH_SCRATCH_309,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_309_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_5_2)}, //446
 {SCRATCH_SCRATCH_309,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_309_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH2_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_5_2)}, //447
 {SCRATCH_SCRATCH_310,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_310_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_5_0)}, //448
 {SCRATCH_SCRATCH_310,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_310_0_EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_CH0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQ_RANK1_5_0_OB_DDLL_LONG_DQ_RANK1_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqRank1_5_0)}, //449
 {SCRATCH_SCRATCH_311,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_311_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_0_2)}, //450
 {SCRATCH_SCRATCH_311,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_311_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_0_2)}, //451
 {SCRATCH_SCRATCH_312,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_312_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_0_0)}, //452
 {SCRATCH_SCRATCH_312,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_312_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_0_0_OB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_0_0)}, //453
 {SCRATCH_SCRATCH_313,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_313_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_1_0)}, //454
 {SCRATCH_SCRATCH_313,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_313_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_1_0)}, //455
 {SCRATCH_SCRATCH_314,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_314_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_1_2)}, //456
 {SCRATCH_SCRATCH_314,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_314_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_1_0_OB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_1_2)}, //457
 {SCRATCH_SCRATCH_315,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_315_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_2_2)}, //458
 {SCRATCH_SCRATCH_315,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_315_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_2_2)}, //459
 {SCRATCH_SCRATCH_316,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_316_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_2_0)}, //460
 {SCRATCH_SCRATCH_316,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_316_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_2_0_OB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_2_0)}, //461
 {SCRATCH_SCRATCH_317,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_317_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_3_2)}, //462
 {SCRATCH_SCRATCH_317,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_317_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH2_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_3_2)}, //463
 {SCRATCH_SCRATCH_318,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_318_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_3_0)}, //464
 {SCRATCH_SCRATCH_318,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_318_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_CH0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_3_0_OB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_3_0)}, //465
 {SCRATCH_SCRATCH_319,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_319_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_4_0)}, //466
 {SCRATCH_SCRATCH_319,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_319_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_4_0)}, //467
 {SCRATCH_SCRATCH_320,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_320_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_4_2)}, //468
 {SCRATCH_SCRATCH_320,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_320_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_4_0_OB_DDLL_LONG_DQS_RANK0_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_4_2)}, //469
 {SCRATCH_SCRATCH_321,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_321_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_5_0)}, //470
 {SCRATCH_SCRATCH_321,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_321_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_5_0)}, //471
 {SCRATCH_SCRATCH_322,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_322_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_5_2)}, //472
 {SCRATCH_SCRATCH_322,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_322_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_CH2_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK0_5_0_OB_DDLL_LONG_DQS_RANK0_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank0_5_2)}, //473
 {SCRATCH_SCRATCH_323,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_323_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_0_0)}, //474
 {SCRATCH_SCRATCH_323,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_323_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_0_0)}, //475
 {SCRATCH_SCRATCH_324,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_324_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_0_2)}, //476
 {SCRATCH_SCRATCH_324,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_324_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_0_0_OB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_0_2)}, //477
 {SCRATCH_SCRATCH_325,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_325_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_1_0)}, //478
 {SCRATCH_SCRATCH_325,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_325_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_1_0)}, //479
 {SCRATCH_SCRATCH_326,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_326_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_1_2)}, //480
 {SCRATCH_SCRATCH_326,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_326_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_1_0_OB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_1_2)}, //481
 {SCRATCH_SCRATCH_327,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_327_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_2_2)}, //482
 {SCRATCH_SCRATCH_327,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_327_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_2_2)}, //483
 {SCRATCH_SCRATCH_328,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_328_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_2_0)}, //484
 {SCRATCH_SCRATCH_328,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_328_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_2_0_OB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_2_0)}, //485
 {SCRATCH_SCRATCH_329,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_329_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_3_0)}, //486
 {SCRATCH_SCRATCH_329,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_329_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_3_0)}, //487
 {SCRATCH_SCRATCH_330,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_330_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_3_2)}, //488
 {SCRATCH_SCRATCH_330,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_330_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_CH2_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_3_0_OB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_3_2)}, //489
 {SCRATCH_SCRATCH_331,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_331_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_4_0)}, //490
 {SCRATCH_SCRATCH_331,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_331_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_4_0)}, //491
 {SCRATCH_SCRATCH_332,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_332_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_4_2)}, //492
 {SCRATCH_SCRATCH_332,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_332_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_4_0_OB_DDLL_LONG_DQS_RANK1_CMD1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_4_2)}, //493
 {SCRATCH_SCRATCH_333,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_333_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_5_0)}, //494
 {SCRATCH_SCRATCH_333,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_333_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_5_0)}, //495
 {SCRATCH_SCRATCH_334,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_334_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_5_2)}, //496
 {SCRATCH_SCRATCH_334,  NV_FIELD_SHIFTMASK(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_334_0_EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_CH2_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_OB_DDLL_LONG_DQS_RANK1_5_0_OB_DDLL_LONG_DQS_RANK1_CMD3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroObDdllLongDqsRank1_5_2)}, //497
 {SCRATCH_SCRATCH_335,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_335_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_0_2)}, //498
 {SCRATCH_SCRATCH_335,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_335_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_0_2)}, //499
 {SCRATCH_SCRATCH_336,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_336_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_0_0)}, //500
 {SCRATCH_SCRATCH_336,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_336_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_0_0_IB_DDLL_LONG_DQS_RANK0_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_0_0)}, //501
 {SCRATCH_SCRATCH_337,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_337_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_1_2)}, //502
 {SCRATCH_SCRATCH_337,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_337_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_1_2)}, //503
 {SCRATCH_SCRATCH_338,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_338_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_1_0)}, //504
 {SCRATCH_SCRATCH_338,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_338_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_1_0_IB_DDLL_LONG_DQS_RANK0_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_1_0)}, //505
 {SCRATCH_SCRATCH_339,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_339_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_2_0)}, //506
 {SCRATCH_SCRATCH_339,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_339_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_2_0)}, //507
 {SCRATCH_SCRATCH_340,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_340_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_2_2)}, //508
 {SCRATCH_SCRATCH_340,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_340_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_2_0_IB_DDLL_LONG_DQS_RANK0_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_2_2)}, //509
 {SCRATCH_SCRATCH_341,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_341_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_3_2)}, //510
 {SCRATCH_SCRATCH_341,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_341_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH2_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_3_2)}, //511
 {SCRATCH_SCRATCH_342,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_342_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_3_0)}, //512
 {SCRATCH_SCRATCH_342,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_342_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_CH0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK0_3_0_IB_DDLL_LONG_DQS_RANK0_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank0_3_0)}, //513
 {SCRATCH_SCRATCH_343,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_343_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_0_2)}, //514
 {SCRATCH_SCRATCH_343,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_343_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_0_2)}, //515
 {SCRATCH_SCRATCH_344,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_344_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_0_0)}, //516
 {SCRATCH_SCRATCH_344,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_344_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_0_0_IB_DDLL_LONG_DQS_RANK1_BYTE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_0_0)}, //517
 {SCRATCH_SCRATCH_345,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_345_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_1_0)}, //518
 {SCRATCH_SCRATCH_345,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_345_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_1_0)}, //519
 {SCRATCH_SCRATCH_346,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_346_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_1_2)}, //520
 {SCRATCH_SCRATCH_346,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_346_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_1_0_IB_DDLL_LONG_DQS_RANK1_BYTE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_1_2)}, //521
 {SCRATCH_SCRATCH_347,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_347_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_2_2)}, //522
 {SCRATCH_SCRATCH_347,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_347_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_2_2)}, //523
 {SCRATCH_SCRATCH_348,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_348_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_2_0)}, //524
 {SCRATCH_SCRATCH_348,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_348_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_2_0_IB_DDLL_LONG_DQS_RANK1_BYTE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_2_0)}, //525
 {SCRATCH_SCRATCH_349,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_349_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_3_2)}, //526
 {SCRATCH_SCRATCH_349,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_349_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH2_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_3_2)}, //527
 {SCRATCH_SCRATCH_350,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_350_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_3_0)}, //528
 {SCRATCH_SCRATCH_350,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_350_0_EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_CH0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_DDLL_LONG_DQS_RANK1_3_0_IB_DDLL_LONG_DQS_RANK1_BYTE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbDdllLongDqsRank1_3_0)}, //529
 {SCRATCH_SCRATCH_351,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_351_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_0_0)}, //530
 {SCRATCH_SCRATCH_351,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_351_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH0_DDLL_LONG_CMD_CKE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_0_0)}, //531
 {SCRATCH_SCRATCH_352,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_352_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_0_2)}, //532
 {SCRATCH_SCRATCH_352,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_352_0_EMC_PMACRO_DDLL_LONG_CMD_0_0_CH2_DDLL_LONG_CMD_CKE1_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_0_0_DDLL_LONG_CMD_CKE1_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_0_2)}, //533
 {SCRATCH_SCRATCH_353,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_353_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_1_0)}, //534
 {SCRATCH_SCRATCH_353,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_353_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH0_DDLL_LONG_CMD_CKE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_1_0)}, //535
 {SCRATCH_SCRATCH_354,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_354_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE2_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE2_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_1_2)}, //536
 {SCRATCH_SCRATCH_354,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_354_0_EMC_PMACRO_DDLL_LONG_CMD_1_0_CH2_DDLL_LONG_CMD_CKE3_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_1_0_DDLL_LONG_CMD_CKE3_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_1_2)}, //537
 {SCRATCH_SCRATCH_355,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_355_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_2_2)}, //538
 {SCRATCH_SCRATCH_355,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_355_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH2_DDLL_LONG_CMD_CKE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_2_2)}, //539
 {SCRATCH_SCRATCH_356,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_356_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE4_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE4_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_2_0)}, //540
 {SCRATCH_SCRATCH_356,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_356_0_EMC_PMACRO_DDLL_LONG_CMD_2_0_CH0_DDLL_LONG_CMD_CKE5_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_2_0_DDLL_LONG_CMD_CKE5_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_2_0)}, //541
 {SCRATCH_SCRATCH_357,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_357_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_3_2)}, //542
 {SCRATCH_SCRATCH_357,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_357_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH2_DDLL_LONG_CMD_CKE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_3_2)}, //543
 {SCRATCH_SCRATCH_358,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_358_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE6_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE6_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_3_0)}, //544
 {SCRATCH_SCRATCH_358,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_358_0_EMC_PMACRO_DDLL_LONG_CMD_3_0_CH0_DDLL_LONG_CMD_CKE7_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_3_0_DDLL_LONG_CMD_CKE7_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_3_0)}, //545
 {SCRATCH_SCRATCH_359,  NV_FIELD_SHIFTMASK(EMC_PMACRO_BG_BIAS_CTRL_0_0_21_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_359_0_EMC_PMACRO_BG_BIAS_CTRL_0_0_21_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_BG_BIAS_CTRL_0_0_21_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroBgBiasCtrl0)}, //546
 {SCRATCH_SCRATCH_360,  NV_FIELD_SHIFTMASK(EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_360_0_EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_RANGE) - NV_FIELD_SHIFT(EMC_MRS_WAIT_CNT2_0_MRS_EXT1_WAIT_CNT_RANGE)), m_offsetof(NvBootSdramParams, EmcMrsWaitCnt2)}, //547
 {SCRATCH_SCRATCH_360,  NV_FIELD_SHIFTMASK(EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_360_0_EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_RANGE) - NV_FIELD_SHIFT(EMC_MRS_WAIT_CNT2_0_MRS_EXT2_WAIT_CNT_RANGE)), m_offsetof(NvBootSdramParams, EmcMrsWaitCnt2)}, //548
 {SCRATCH_SCRATCH_360,  NV_FIELD_SHIFTMASK(EMC_PMACRO_IB_RXRT_0_IB_RXRT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_360_0_EMC_PMACRO_IB_RXRT_0_IB_RXRT_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_IB_RXRT_0_IB_RXRT_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroIbRxrt)}, //549
 {SCRATCH_SCRATCH_361,  NV_FIELD_SHIFTMASK(EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_361_0_EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE) - NV_FIELD_SHIFT(EMC_MRS_WAIT_CNT_0_MRS_SHORT_WAIT_CNT_RANGE)), m_offsetof(NvBootSdramParams, EmcMrsWaitCnt)}, //550
 {SCRATCH_SCRATCH_361,  NV_FIELD_SHIFTMASK(EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_361_0_EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE) - NV_FIELD_SHIFT(EMC_MRS_WAIT_CNT_0_MRS_LONG_WAIT_CNT_RANGE)), m_offsetof(NvBootSdramParams, EmcMrsWaitCnt)}, //551
 {SCRATCH_SCRATCH_361,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_361_0_EMC_PMACRO_DDLL_LONG_CMD_4_0_CH0_DDLL_LONG_CMD_RESET_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_4_0)}, //552
 {SCRATCH_SCRATCH_362,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_362_0_EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_INTERVAL_0_AUTO_CAL_INTERVAL_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalInterval)}, //553
 {SCRATCH_SCRATCH_362,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_362_0_EMC_PMACRO_DDLL_LONG_CMD_4_0_CH2_DDLL_LONG_CMD_RESET_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DDLL_LONG_CMD_4_0_DDLL_LONG_CMD_RESET_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDdllLongCmd_4_2)}, //554
 {SCRATCH_SCRATCH_363,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_0_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_363_0_EMC_QUSE_BRLSHFT_0_0_CH2_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_0_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft0_2)}, //555
 {SCRATCH_SCRATCH_363,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_363_0_MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OUTSTANDING_REQ_0_ARB_MAX_OUTSTANDING_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOutstandingReq)}, //556
 {SCRATCH_SCRATCH_363,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OUTSTANDING_REQ_0_31_30_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_363_0_MC_EMEM_ARB_OUTSTANDING_REQ_0_31_30_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OUTSTANDING_REQ_0_31_30_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOutstandingReq)}, //557
 {SCRATCH_SCRATCH_364,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_0_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_364_0_EMC_QUSE_BRLSHFT_0_0_CH0_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_0_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft0_0)}, //558
 {SCRATCH_SCRATCH_364,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_364_0_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_LOW_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbRing1Throttle)}, //559
 {SCRATCH_SCRATCH_364,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_364_0_MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_RING1_THROTTLE_0_RING1_THROTTLE_CYCLES_HIGH_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbRing1Throttle)}, //560
 {SCRATCH_SCRATCH_365,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_1_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_365_0_EMC_QUSE_BRLSHFT_1_0_CH2_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_1_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft1_2)}, //561
 {SCRATCH_SCRATCH_365,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_365_0_MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_ARB_MAX_OUTSTANDING_NISO_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOutstandingReqNiso)}, //562
 {SCRATCH_SCRATCH_365,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_31_30_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_365_0_MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_31_30_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_OUTSTANDING_REQ_NISO_0_31_30_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbOutstandingReqNiso)}, //563
 {SCRATCH_SCRATCH_366,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_1_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_366_0_EMC_QUSE_BRLSHFT_1_0_CH0_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_1_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft1_0)}, //564
 {SCRATCH_SCRATCH_366,  NV_FIELD_SHIFTMASK(EMC_QRST_0_QRST_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_366_0_EMC_QRST_0_QRST_RANGE) - NV_FIELD_SHIFT(EMC_QRST_0_QRST_RANGE)), m_offsetof(NvBootSdramParams, EmcQRst)}, //565
 {SCRATCH_SCRATCH_366,  NV_FIELD_SHIFTMASK(EMC_QRST_0_QRST_DURATION_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_366_0_EMC_QRST_0_QRST_DURATION_RANGE) - NV_FIELD_SHIFT(EMC_QRST_0_QRST_DURATION_RANGE)), m_offsetof(NvBootSdramParams, EmcQRst)}, //566
 {SCRATCH_SCRATCH_367,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_2_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_367_0_EMC_QUSE_BRLSHFT_2_0_CH0_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_2_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft2_0)}, //567
 {SCRATCH_SCRATCH_367,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG8_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_367_0_EMC_FBIO_CFG8_0_CH2_27_16_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG8_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg8_2)}, //568
 {SCRATCH_SCRATCH_368,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_2_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_368_0_EMC_QUSE_BRLSHFT_2_0_CH2_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_2_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft2_2)}, //569
 {SCRATCH_SCRATCH_368,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG8_0_27_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_368_0_EMC_FBIO_CFG8_0_CH0_27_16_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG8_0_27_16_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg8_0)}, //570
 {SCRATCH_SCRATCH_369,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_3_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_369_0_EMC_QUSE_BRLSHFT_3_0_CH0_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_3_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft3_0)}, //571
 {SCRATCH_SCRATCH_369,  NV_FIELD_SHIFTMASK(EMC_TXSRDLL_0_TXSRDLL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_369_0_EMC_TXSRDLL_0_TXSRDLL_RANGE) - NV_FIELD_SHIFT(EMC_TXSRDLL_0_TXSRDLL_RANGE)), m_offsetof(NvBootSdramParams, EmcTxsrDll)}, //572
 {SCRATCH_SCRATCH_370,  NV_FIELD_SHIFTMASK(EMC_QUSE_BRLSHFT_3_0_19_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_370_0_EMC_QUSE_BRLSHFT_3_0_CH2_19_0_RANGE) - NV_FIELD_SHIFT(EMC_QUSE_BRLSHFT_3_0_19_0_RANGE)), m_offsetof(NvBootSdramParams, EmcQuseBrlshft3_2)}, //573
 {SCRATCH_SCRATCH_370,  NV_FIELD_SHIFTMASK(EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_370_0_EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_RANGE) - NV_FIELD_SHIFT(EMC_TXDSRVTTGEN_0_TXDSRVTTGEN_RANGE)), m_offsetof(NvBootSdramParams, EmcTxdsrvttgen)}, //574
 {SCRATCH_SCRATCH_371,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_8_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_371_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_8_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_8_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottleMask1)}, //575
 {SCRATCH_SCRATCH_371,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_22_13_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_371_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_22_13_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_MASK_1_0_22_13_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottleMask1)}, //576
 {SCRATCH_SCRATCH_371,  NV_FIELD_SHIFTMASK(EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_371_0_EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE) - NV_FIELD_SHIFT(EMC_ODT_WRITE_0_ENABLE_ODT_DURING_WRITE_RANGE)), m_offsetof(NvBootSdramParams, EmcOdtWrite)}, //577
 {SCRATCH_SCRATCH_371,  NV_FIELD_SHIFTMASK(EMC_ODT_WRITE_0_11_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_371_0_EMC_ODT_WRITE_0_11_0_RANGE) - NV_FIELD_SHIFT(EMC_ODT_WRITE_0_11_0_RANGE)), m_offsetof(NvBootSdramParams, EmcOdtWrite)}, //578
 {SCRATCH_SCRATCH_372,  NV_FIELD_SHIFTMASK(EMC_CFG_0_8_6_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_372_0_EMC_CFG_0_8_6_RANGE) - NV_FIELD_SHIFT(EMC_CFG_0_8_6_RANGE)), m_offsetof(NvBootSdramParams, EmcCfg)}, //579
 {SCRATCH_SCRATCH_372,  NV_FIELD_SHIFTMASK(EMC_CFG_0_31_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_372_0_EMC_CFG_0_31_16_RANGE) - NV_FIELD_SHIFT(EMC_CFG_0_31_16_RANGE)), m_offsetof(NvBootSdramParams, EmcCfg)}, //580
 {SCRATCH_SCRATCH_372,  NV_FIELD_SHIFTMASK(EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VCLAMP_LVL_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroVttgenCtrl0)}, //581
 {SCRATCH_SCRATCH_372,  NV_FIELD_SHIFTMASK(EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VAUXP_LVL_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroVttgenCtrl0)}, //582
 {SCRATCH_SCRATCH_372,  NV_FIELD_SHIFTMASK(EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_VTTGEN_CTRL_0_0_VTT_VDDA_LVL_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroVttgenCtrl0)}, //583
 {SCRATCH_SCRATCH_372,  NV_FIELD_SHIFTMASK(EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_372_0_EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_VTTGEN_CTRL_0_0_VTTLP_VDDA_E_REGSW_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroVttgenCtrl0)}, //584
 {SCRATCH_SCRATCH_373,  NV_FIELD_SHIFTMASK(EMC_FBIO_CFG7_0_18_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_373_0_EMC_FBIO_CFG7_0_18_0_RANGE) - NV_FIELD_SHIFT(EMC_FBIO_CFG7_0_18_0_RANGE)), m_offsetof(NvBootSdramParams, EmcFbioCfg7)}, //585
 {SCRATCH_SCRATCH_373,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_373_0_EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LVL_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDsrVttgenCtrl0)}, //586
 {SCRATCH_SCRATCH_373,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_373_0_EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DSR_VTTGEN_CTRL_0_0_DSR_VTT_VDDA_LOAD_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDsrVttgenCtrl0)}, //587
 {SCRATCH_SCRATCH_374,  NV_FIELD_SHIFTMASK(EMC_DBG_0_4_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_374_0_EMC_DBG_0_4_0_RANGE) - NV_FIELD_SHIFT(EMC_DBG_0_4_0_RANGE)), m_offsetof(NvBootSdramParams, EmcDbg)}, //588
 {SCRATCH_SCRATCH_374,  NV_FIELD_SHIFTMASK(EMC_DBG_0_13_9_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_374_0_EMC_DBG_0_13_9_RANGE) - NV_FIELD_SHIFT(EMC_DBG_0_13_9_RANGE)), m_offsetof(NvBootSdramParams, EmcDbg)}, //589
 {SCRATCH_SCRATCH_374,  NV_FIELD_SHIFTMASK(EMC_DBG_0_31_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_374_0_EMC_DBG_0_31_24_RANGE) - NV_FIELD_SHIFT(EMC_DBG_0_31_24_RANGE)), m_offsetof(NvBootSdramParams, EmcDbg)}, //590
 {SCRATCH_SCRATCH_374,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_NISO_THROTTLE_MASK_APB_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottleMask)}, //591
 {SCRATCH_SCRATCH_374,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_9_7_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_9_7_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_9_7_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottleMask)}, //592
 {SCRATCH_SCRATCH_374,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_23_17_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_23_17_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_23_17_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottleMask)}, //593
 {SCRATCH_SCRATCH_374,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_29_27_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_374_0_MC_EMEM_ARB_NISO_THROTTLE_MASK_0_29_27_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_NISO_THROTTLE_MASK_0_29_27_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbNisoThrottleMask)}, //594
 {SCRATCH_SCRATCH_375,  NV_FIELD_SHIFTMASK(EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_375_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE) - NV_FIELD_SHIFT(EMC_ZCAL_WAIT_CNT_0_ZCAL_WAIT_CNT_RANGE)), m_offsetof(NvBootSdramParams, EmcZcalWaitCnt)}, //595
 {SCRATCH_SCRATCH_375,  NV_FIELD_SHIFTMASK(EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_375_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_RANGE) - NV_FIELD_SHIFT(EMC_ZCAL_WAIT_CNT_0_ZCAL_LATCH_CNT_RANGE)), m_offsetof(NvBootSdramParams, EmcZcalWaitCnt)}, //596
 {SCRATCH_SCRATCH_375,  NV_FIELD_SHIFTMASK(EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_375_0_EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_RANGE) - NV_FIELD_SHIFT(EMC_ZCAL_WAIT_CNT_0_ZCAL_RESISTOR_SHARED_RANGE)), m_offsetof(NvBootSdramParams, EmcZcalWaitCnt)}, //597
 {SCRATCH_SCRATCH_375,  NV_FIELD_SHIFTMASK(EMC_TREFBW_0_TREFBW_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_375_0_EMC_TREFBW_0_TREFBW_RANGE) - NV_FIELD_SHIFT(EMC_TREFBW_0_TREFBW_RANGE)), m_offsetof(NvBootSdramParams, EmcTRefBw)}, //598
 {SCRATCH_SCRATCH_376,  NV_FIELD_SHIFTMASK(EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_376_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE) - NV_FIELD_SHIFT(EMC_ZCAL_MRW_CMD_0_ZQ_MRW_OP_RANGE)), m_offsetof(NvBootSdramParams, EmcZcalMrwCmd)}, //599
 {SCRATCH_SCRATCH_376,  NV_FIELD_SHIFTMASK(EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_376_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE) - NV_FIELD_SHIFT(EMC_ZCAL_MRW_CMD_0_ZQ_MRW_MA_RANGE)), m_offsetof(NvBootSdramParams, EmcZcalMrwCmd)}, //600
 {SCRATCH_SCRATCH_376,  NV_FIELD_SHIFTMASK(EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_376_0_EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE) - NV_FIELD_SHIFT(EMC_ZCAL_MRW_CMD_0_ZQ_MRW_DEV_SELECTN_RANGE)), m_offsetof(NvBootSdramParams, EmcZcalMrwCmd)}, //601
 {SCRATCH_SCRATCH_376,  NV_FIELD_SHIFTMASK(EMC_CLKEN_OVERRIDE_0_9_1_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_376_0_EMC_CLKEN_OVERRIDE_0_9_1_RANGE) - NV_FIELD_SHIFT(EMC_CLKEN_OVERRIDE_0_9_1_RANGE)), m_offsetof(NvBootSdramParams, EmcClkenOverride)}, //602
 {SCRATCH_SCRATCH_376,  NV_FIELD_SHIFTMASK(EMC_CLKEN_OVERRIDE_0_20_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_376_0_EMC_CLKEN_OVERRIDE_0_20_16_RANGE) - NV_FIELD_SHIFT(EMC_CLKEN_OVERRIDE_0_20_16_RANGE)), m_offsetof(NvBootSdramParams, EmcClkenOverride)}, //603
 {SCRATCH_SCRATCH_377,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_17_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_377_0_EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_17_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_BRICK_CTRL_FDPD_0_17_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdBrickCtrlFdpd)}, //604
 {SCRATCH_SCRATCH_377,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_TX_DRV_0_13_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_377_0_EMC_PMACRO_CMD_TX_DRV_0_13_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_TX_DRV_0_13_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdTxDrv)}, //605
 {SCRATCH_SCRATCH_378,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_17_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_378_0_EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_17_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DATA_BRICK_CTRL_FDPD_0_17_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDataBrickCtrlFdpd)}, //606
 {SCRATCH_SCRATCH_378,  NV_FIELD_SHIFTMASK(EMC_QPOP_0_QPOP_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_378_0_EMC_QPOP_0_QPOP_RANGE) - NV_FIELD_SHIFT(EMC_QPOP_0_QPOP_RANGE)), m_offsetof(NvBootSdramParams, EmcQpop)}, //607
 {SCRATCH_SCRATCH_378,  NV_FIELD_SHIFTMASK(EMC_QPOP_0_QPOP_PREAMBLE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_378_0_EMC_QPOP_0_QPOP_PREAMBLE_RANGE) - NV_FIELD_SHIFT(EMC_QPOP_0_QPOP_PREAMBLE_RANGE)), m_offsetof(NvBootSdramParams, EmcQpop)}, //608
 {SCRATCH_SCRATCH_379,  NV_FIELD_SHIFTMASK(EMC_CMDQ_0_RW_DEPTH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_379_0_EMC_CMDQ_0_RW_DEPTH_RANGE) - NV_FIELD_SHIFT(EMC_CMDQ_0_RW_DEPTH_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdQ)}, //609
 {SCRATCH_SCRATCH_379,  NV_FIELD_SHIFTMASK(EMC_CMDQ_0_RW_WD_DEPTH_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_379_0_EMC_CMDQ_0_RW_WD_DEPTH_RANGE) - NV_FIELD_SHIFT(EMC_CMDQ_0_RW_WD_DEPTH_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdQ)}, //610
 {SCRATCH_SCRATCH_379,  NV_FIELD_SHIFTMASK(EMC_CMDQ_0_14_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_379_0_EMC_CMDQ_0_14_8_RANGE) - NV_FIELD_SHIFT(EMC_CMDQ_0_14_8_RANGE)), m_offsetof(NvBootSdramParams, EmcCmdQ)}, //611
 {SCRATCH_SCRATCH_379,  NV_FIELD_SHIFTMASK(EMC_PMACRO_CMD_RX_TERM_MODE_0_13_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_379_0_EMC_PMACRO_CMD_RX_TERM_MODE_0_13_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_CMD_RX_TERM_MODE_0_13_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroCmdRxTermMode)}, //612
 {SCRATCH_SCRATCH_380,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_COMMON_0_16_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_380_0_EMC_PMACRO_AUTOCAL_CFG_COMMON_0_16_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_COMMON_0_16_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfgCommon)}, //613
 {SCRATCH_SCRATCH_380,  NV_FIELD_SHIFTMASK(EMC_PMACRO_DATA_RX_TERM_MODE_0_13_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_380_0_EMC_PMACRO_DATA_RX_TERM_MODE_0_13_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_DATA_RX_TERM_MODE_0_13_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroDataRxTermMode)}, //614
 {SCRATCH_SCRATCH_381,  NV_FIELD_SHIFTMASK(EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_381_0_EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE) - NV_FIELD_SHIFT(EMC_DYN_SELF_REF_CONTROL_0_DSR_THRESHOLD_RANGE)), m_offsetof(NvBootSdramParams, EmcDynSelfRefControl)}, //615
 {SCRATCH_SCRATCH_381,  NV_FIELD_SHIFTMASK(EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_381_0_EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE) - NV_FIELD_SHIFT(EMC_DYN_SELF_REF_CONTROL_0_DSR_PER_DEVICE_RANGE)), m_offsetof(NvBootSdramParams, EmcDynSelfRefControl)}, //616
 {SCRATCH_SCRATCH_382,  NV_FIELD_SHIFTMASK(EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_382_0_EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_RANGE) - NV_FIELD_SHIFT(EMC_ASR_CONTROL_0_DISPLAY_STUTTER_EN_RANGE)), m_offsetof(NvBootSdramParams, EmcAsrControl)}, //617
 {SCRATCH_SCRATCH_382,  NV_FIELD_SHIFTMASK(EMC_ASR_CONTROL_0_ASR_THRESHOLD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_382_0_EMC_ASR_CONTROL_0_ASR_THRESHOLD_RANGE) - NV_FIELD_SHIFT(EMC_ASR_CONTROL_0_ASR_THRESHOLD_RANGE)), m_offsetof(NvBootSdramParams, EmcAsrControl)}, //618
 {SCRATCH_SCRATCH_383,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_REFPB_BANK_CTRL_0_REFPB_EXPLICIT_BANK_MODE_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_383_0_MC_EMEM_ARB_REFPB_BANK_CTRL_0_REFPB_EXPLICIT_BANK_MODE_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_REFPB_BANK_CTRL_0_REFPB_EXPLICIT_BANK_MODE_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbRefpbBankCtrl)}, //619
 {SCRATCH_SCRATCH_383,  NV_FIELD_SHIFTMASK(MC_EMEM_ARB_REFPB_BANK_CTRL_0_14_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_383_0_MC_EMEM_ARB_REFPB_BANK_CTRL_0_14_0_RANGE) - NV_FIELD_SHIFT(MC_EMEM_ARB_REFPB_BANK_CTRL_0_14_0_RANGE)), m_offsetof(NvBootSdramParams, McEmemArbRefpbBankCtrl)}, //620
 {SCRATCH_SCRATCH_383,  NV_FIELD_SHIFTMASK(EMC_REFRESH_0_15_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_383_0_EMC_REFRESH_0_15_0_RANGE) - NV_FIELD_SHIFT(EMC_REFRESH_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcRefresh)}, //621
 {SCRATCH_SCRATCH_384,  NV_FIELD_SHIFTMASK(EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_384_0_EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_RANGE) - NV_FIELD_SHIFT(EMC_ACPD_CONTROL_0_ACPD_THRESHOLD_RANGE)), m_offsetof(NvBootSdramParams, EmcAcpdControl)}, //622
 {SCRATCH_SCRATCH_384,  NV_FIELD_SHIFTMASK(EMC_AUTO_CAL_VREF_SEL_1_0_15_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_384_0_EMC_AUTO_CAL_VREF_SEL_1_0_15_0_RANGE) - NV_FIELD_SHIFT(EMC_AUTO_CAL_VREF_SEL_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcAutoCalVrefSel1)}, //623
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_3_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_3_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_3_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_0)}, //624
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_11_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_11_8_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_11_8_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_0)}, //625
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_19_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_19_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_19_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_0)}, //626
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_27_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH0_27_24_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_27_24_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_0)}, //627
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_3_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_3_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_3_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_2)}, //628
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_11_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_11_8_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_11_8_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_2)}, //629
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_19_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_19_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_19_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_2)}, //630
 {SCRATCH_SCRATCH_385,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_0_0_27_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_385_0_EMC_PMACRO_AUTOCAL_CFG_0_0_CH2_27_24_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_0_0_27_24_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg0_2)}, //631
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_3_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_3_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_3_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_0)}, //632
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_11_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_11_8_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_11_8_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_0)}, //633
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_19_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_19_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_19_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_0)}, //634
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_27_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH0_27_24_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_27_24_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_0)}, //635
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_3_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_3_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_3_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_2)}, //636
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_11_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_11_8_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_11_8_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_2)}, //637
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_19_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_19_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_19_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_2)}, //638
 {SCRATCH_SCRATCH_386,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_1_0_27_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_386_0_EMC_PMACRO_AUTOCAL_CFG_1_0_CH2_27_24_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_1_0_27_24_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg1_2)}, //639
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_3_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_3_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_3_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_0)}, //640
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_11_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_11_8_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_11_8_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_0)}, //641
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_19_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_19_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_19_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_0)}, //642
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_27_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH0_27_24_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_27_24_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_0)}, //643
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_3_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_3_0_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_3_0_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_2)}, //644
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_11_8_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_11_8_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_11_8_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_2)}, //645
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_19_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_19_16_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_19_16_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_2)}, //646
 {SCRATCH_SCRATCH_387,  NV_FIELD_SHIFTMASK(EMC_PMACRO_AUTOCAL_CFG_2_0_27_24_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_387_0_EMC_PMACRO_AUTOCAL_CFG_2_0_CH2_27_24_RANGE) - NV_FIELD_SHIFT(EMC_PMACRO_AUTOCAL_CFG_2_0_27_24_RANGE)), m_offsetof(NvBootSdramParams, EmcPmacroAutocalCfg2_2)}, //647
 {SCRATCH_SCRATCH_388,  NV_FIELD_SHIFTMASK(EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_388_0_EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE) - NV_FIELD_SHIFT(EMC_CFG_DIG_DLL_PERIOD_0_CFG_DLL_RUN_PERIOD_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgDigDllPeriod)}, //648
 {SCRATCH_SCRATCH_388,  NV_FIELD_SHIFTMASK(EMC_CFG_DIG_DLL_1_0_15_0_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_388_0_EMC_CFG_DIG_DLL_1_0_15_0_RANGE) - NV_FIELD_SHIFT(EMC_CFG_DIG_DLL_1_0_15_0_RANGE)), m_offsetof(NvBootSdramParams, EmcCfgDigDll_1)}, //649
 {SCRATCH_SCRATCH_389,  NV_FIELD_SHIFTMASK(EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_389_0_EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE) - NV_FIELD_SHIFT(EMC_PRE_REFRESH_REQ_CNT_0_PRE_REF_REQ_CNT_RANGE)), m_offsetof(NvBootSdramParams, EmcPreRefreshReqCnt)}, //650
 {SCRATCH_SCRATCH_389,  NV_FIELD_SHIFTMASK(EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_389_0_EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_RANGE) - NV_FIELD_SHIFT(EMC_DLL_CFG_3_0_DDLL_VTTDDLL_VDDA_CTRL_RANGE)), m_offsetof(NvBootSdramParams, EmcDllCfg3)}, //651
 {SCRATCH_SCRATCH_389,  NV_FIELD_SHIFTMASK(EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_389_0_EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_RANGE) - NV_FIELD_SHIFT(EMC_DLL_CFG_3_0_DDLL_VTTCDB_VDDA_CTRL_RANGE)), m_offsetof(NvBootSdramParams, EmcDllCfg3)}, //652
 {SCRATCH_SCRATCH_389,  NV_FIELD_SHIFTMASK(EMC_DLL_CFG_3_0_21_16_RANGE), (NV_FIELD_SHIFT(SCRATCH_SCRATCH_389_0_EMC_DLL_CFG_3_0_21_16_RANGE) - NV_FIELD_SHIFT(EMC_DLL_CFG_3_0_21_16_RANGE)), m_offsetof(NvBootSdramParams, EmcDllCfg3)}, //653
};

static const packlist pmc_vals_list[] = { {SCRATCH_SCRATCH_157,  NV_FIELD_MASK(SCRATCH_SCRATCH_157_0_INIT_EXTRA_FOR_FPGA_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_157_0_INIT_EXTRA_FOR_FPGA_RANGE), m_offsetof(NvBootSdramParams, InitExtraForFpga)}, //114
 {SCRATCH_SCRATCH_158,  NV_FIELD_MASK(SCRATCH_SCRATCH_158_0_MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_158_0_MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE), m_offsetof(NvBootSdramParams, McClkenOverrideAllWarmBoot)}, //115
 {SCRATCH_SCRATCH_159,  NV_FIELD_MASK(SCRATCH_SCRATCH_159_0_EMC_MRS_WARM_BOOT_ENABLE_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_159_0_EMC_MRS_WARM_BOOT_ENABLE_RANGE), m_offsetof(NvBootSdramParams, EmcMrsWarmBootEnable)}, //116
 {SCRATCH_SCRATCH_160,  NV_FIELD_MASK(SCRATCH_SCRATCH_160_0_PLLM_KVCO_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_160_0_PLLM_KVCO_RANGE), m_offsetof(NvBootSdramParams, PllMKVCO)}, //117
 {SCRATCH_SCRATCH_161,  NV_FIELD_MASK(SCRATCH_SCRATCH_161_0_EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_161_0_EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT_RANGE), m_offsetof(NvBootSdramParams, EmcClkenOverrideAllWarmBoot)}, //118
 {SCRATCH_SCRATCH_162,  NV_FIELD_MASK(SCRATCH_SCRATCH_162_0_EMC_EXTRA_MODE_REG_WRITE_ENABLE_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_162_0_EMC_EXTRA_MODE_REG_WRITE_ENABLE_RANGE), m_offsetof(NvBootSdramParams, EmcWarmBootExtraModeRegWriteEnable)}, //119
 {SCRATCH_SCRATCH_163,  NV_FIELD_MASK(SCRATCH_SCRATCH_163_0_OVERRIDE_PLLM_MISC2_ALIAS_0_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_163_0_OVERRIDE_PLLM_MISC2_ALIAS_0_RANGE), m_offsetof(NvBootSdramParams, ClkRstControllerPllmMisc2OverrideEnable)}, //120
 {SCRATCH_SCRATCH_164,  NV_FIELD_MASK(SCRATCH_SCRATCH_164_0_EMC_DBG_WRITE_MUX_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_164_0_EMC_DBG_WRITE_MUX_RANGE), m_offsetof(NvBootSdramParams, EmcDbgWriteMux)}, //121
 {SCRATCH_SCRATCH_180,  NV_FIELD_MASK(SCRATCH_SCRATCH_180_0_EMC_ZCAL_WARM_COLD_BOOT_ENABLE_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_180_0_EMC_ZCAL_WARM_COLD_BOOT_ENABLE_RANGE), m_offsetof(NvBootSdramParams, EmcZcalWarmColdBootEnables)}, //137
 {SCRATCH_SCRATCH_181,  NV_FIELD_MASK(SCRATCH_SCRATCH_181_0_EMC_PIN_GPIO_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_181_0_EMC_PIN_GPIO_RANGE), m_offsetof(NvBootSdramParams, EmcPinGpio)}, //138
 {SCRATCH_SCRATCH_182,  NV_FIELD_MASK(SCRATCH_SCRATCH_182_0_EMC_PIN_GPIO_EN_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_182_0_EMC_PIN_GPIO_EN_RANGE), m_offsetof(NvBootSdramParams, EmcPinGpioEn)}, //139
 {SCRATCH_SCRATCH_183,  NV_FIELD_MASK(SCRATCH_SCRATCH_183_0_PLLM_KCP_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_183_0_PLLM_KCP_RANGE), m_offsetof(NvBootSdramParams, PllMKCP)}, //140
 {SCRATCH_SCRATCH_184,  NV_FIELD_MASK(SCRATCH_SCRATCH_184_0_EMC_DEV_SELN_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_184_0_EMC_DEV_SELN_RANGE), m_offsetof(NvBootSdramParams, EmcDevSelect)}, //141
 {SCRATCH_SCRATCH_185,  NV_FIELD_MASK(SCRATCH_SCRATCH_185_0_EMC_PIN_GPIORAMDUMP_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_185_0_EMC_PIN_GPIORAMDUMP_RANGE), m_offsetof(NvBootSdramParams, EmcPinGpioRamdump)}, //142
 {SCRATCH_SCRATCH_186,  NV_FIELD_MASK(SCRATCH_SCRATCH_186_0_EMC_DIG_DLL_PERIOD_WARM_BOOT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_186_0_EMC_DIG_DLL_PERIOD_WARM_BOOT_RANGE), m_offsetof(NvBootSdramParams, EmcCfgDigDllPeriodWarmBoot)}, //143
 {SCRATCH_SCRATCH_199,  NV_FIELD_MASK(SCRATCH_SCRATCH_199_0_PMC_IO_DPD3_REQ_WAIT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_199_0_PMC_IO_DPD3_REQ_WAIT_RANGE), m_offsetof(NvBootSdramParams, PmcIoDpd3ReqWait)}, //157
 {SCRATCH_SCRATCH_200,  NV_FIELD_MASK(SCRATCH_SCRATCH_200_0_EMC_EXTRA_REFRES_NUM_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_200_0_EMC_EXTRA_REFRES_NUM_RANGE), m_offsetof(NvBootSdramParams, EmcExtraRefreshNum)}, //159
 {SCRATCH_SCRATCH_201,  NV_FIELD_MASK(SCRATCH_SCRATCH_201_0_MEMORY_TYPE_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_201_0_MEMORY_TYPE_RANGE), m_offsetof(NvBootSdramParams, MemoryType)}, //160
 {SCRATCH_SCRATCH_202,  NV_FIELD_MASK(SCRATCH_SCRATCH_202_0_PMC_IO_DPD4_REQ_WAIT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_202_0_PMC_IO_DPD4_REQ_WAIT_RANGE), m_offsetof(NvBootSdramParams, PmcIoDpd4ReqWait)}, //162
 {SCRATCH_SCRATCH_217,  NV_FIELD_MASK(SCRATCH_SCRATCH_217_0_EMC_TIMING_CONTROL_WAIT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_217_0_EMC_TIMING_CONTROL_WAIT_RANGE), m_offsetof(NvBootSdramParams, EmcTimingControlWait)}, //198
 {SCRATCH_SCRATCH_218,  NV_FIELD_MASK(SCRATCH_SCRATCH_218_0_PLLM_DIVN_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_218_0_PLLM_DIVN_RANGE), m_offsetof(NvBootSdramParams, PllMFeedbackDivider)}, //199
 {SCRATCH_SCRATCH_219,  NV_FIELD_MASK(SCRATCH_SCRATCH_219_0_PLLM_DIVM_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_219_0_PLLM_DIVM_RANGE), m_offsetof(NvBootSdramParams, PllMInputDivider)}, //200
 {SCRATCH_SCRATCH_220,  NV_FIELD_MASK(SCRATCH_SCRATCH_220_0_WARM_BOOT_WAIT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_220_0_WARM_BOOT_WAIT_RANGE), m_offsetof(NvBootSdramParams, WarmBootWait)}, //201
 {SCRATCH_SCRATCH_221,  NV_FIELD_MASK(SCRATCH_SCRATCH_221_0_EMC_ZCAL_WARM_BOOT_WAIT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_221_0_EMC_ZCAL_WARM_BOOT_WAIT_RANGE), m_offsetof(NvBootSdramParams, EmcZcalWarmBootWait)}, //202
 {SCRATCH_SCRATCH_222,  NV_FIELD_MASK(SCRATCH_SCRATCH_222_0_EMC_PIN_PROGRAM_WAIT_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_222_0_EMC_PIN_PROGRAM_WAIT_RANGE), m_offsetof(NvBootSdramParams, EmcPinProgramWait)}, //203
 {SCRATCH_SCRATCH_267,  NV_FIELD_MASK(SCRATCH_SCRATCH_267_0_EMC_AUTO_CAL_TIME_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_267_0_EMC_AUTO_CAL_TIME_RANGE), m_offsetof(NvBootSdramParams, EmcAutoCalWait)}, //323
 {SCRATCH_SCRATCH_300,  NV_FIELD_MASK(SCRATCH_SCRATCH_300_0_PLLM_DIVP_RANGE), NV_FIELD_SHIFT(SCRATCH_SCRATCH_300_0_PLLM_DIVP_RANGE), m_offsetof(NvBootSdramParams, PllMPostDivider)}, //430
};

// LPDDR2 only register field packing list
#define LPDDR2_PMC_FIELDS(_) \
    _(100,  EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_MA, EmcMrwLpddr2ZcalWarmBoot) \
    _(100,  EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_OP, EmcMrwLpddr2ZcalWarmBoot) \
    _(100,  EMC, WARM_BOOT_MRW_EXTRA, MRW_MA, EmcWarmBootMrwExtra) \
    _(100,  EMC, WARM_BOOT_MRW_EXTRA, MRW_OP, EmcWarmBootMrwExtra) \
    _(101,  EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, MRW_DEV_SELECTN, EmcMrwLpddr2ZcalWarmBoot) \
    _(101,  EMC, WARM_BOOT_MRW_EXTRA, MRW_DEV_SELECTN, EmcWarmBootMrwExtra) \
    _(101,  EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, USE_MRW_LONG_CNT, EmcMrwLpddr2ZcalWarmBoot) \
    _(101,  EMC, MRW_LPDDR2_ZCAL_WARM_BOOT, USE_MRW_EXT_CNT, EmcMrwLpddr2ZcalWarmBoot) \
    _(101,  EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_LONG_CNT, EmcWarmBootMrwExtra) \
    _(101,  EMC, WARM_BOOT_MRW_EXTRA, USE_MRW_EXT_CNT, EmcWarmBootMrwExtra) \
    _(105,  EMC, MRW6, 31_0, EmcMrw6) \
    _(106,  EMC, MRW8, 31_0, EmcMrw8) \
    _(107,  EMC, MRW10, 31_0, EmcMrw10) \
    _(108,  EMC, MRW12, 31_0, EmcMrw12) \
    _(109,  EMC, MRW13, 31_0, EmcMrw13) \
    _(110,  EMC, MRW14, 31_0, EmcMrw14) \
    _(111,  EMC, MRW, MRW_OP, EmcMrw1) \
    _(111,  EMC, MRW, 31_16, EmcMrw1) \
    _(112,  EMC, WARM_BOOT_MRW_EXTRA, MRW_OP, EmcWarmBootMrwExtra) \
    _(112,  EMC, WARM_BOOT_MRW_EXTRA, 31_16, EmcWarmBootMrwExtra) \
    _(113,  EMC, MRW2, MRW2_OP, EmcMrw2) \
    _(113,  EMC, MRW2, 31_16, EmcMrw2) \
    _(114,  EMC, MRW3, MRW3_OP, EmcMrw3) \
    _(114,  EMC, MRW3, 31_16, EmcMrw3) \
    _(115,  EMC, MRW4, MRW4_OP, EmcMrw4) \
    _(115,  EMC, MRW4, 31_16, EmcMrw4) \

// DDR3 only register field packing list
#define DDR3_PMC_FIELDS(_) \
    _(100,  EMC, MRS, MRS_ADR, EmcMrs) \
    _(100,  EMC, EMRS, EMRS_ADR, EmcEmrs) \
    _(100,  EMC, MRS, MRS_BA, EmcMrs) \
    _(100,  EMC, EMRS, EMRS_BA, EmcEmrs) \
    _(105,  EMC, EMRS2, EMRS2_ADR, EmcEmrs2) \
    _(105,  EMC, EMRS3, EMRS3_ADR, EmcEmrs3) \
    _(105,  EMC, EMRS2, EMRS2_BA, EmcEmrs2) \
    _(105,  EMC, EMRS3, EMRS3_BA, EmcEmrs3) \
    _(106,  EMC, WARM_BOOT_MRS_EXTRA, MRS_ADR, EmcWarmBootMrsExtra) \
    _(106,  EMC, MRS, 31_26, EmcMrs) \
    _(106,  EMC, EMRS, 31_26, EmcEmrs) \
    _(106,  EMC, EMRS2, 31_26, EmcEmrs2) \
    _(107,  EMC, EMRS3, 31_26, EmcEmrs3) \
    _(107,  EMC, WARM_BOOT_MRS_EXTRA, MRS_DEV_SELECTN, EmcWarmBootMrsExtra) \
    _(107,  EMC, WARM_BOOT_MRS_EXTRA, MRS_BA, EmcWarmBootMrsExtra) \
    _(107,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_DEV_SELECTN, EmcZqCalDdr3WarmBoot) \
    _(107,  EMC, WARM_BOOT_MRS_EXTRA, USE_MRS_EXT_CNT, EmcWarmBootMrsExtra) \
    _(107,  EMC, WARM_BOOT_MRS_EXTRA, USE_MRS_LONG_CNT, EmcWarmBootMrsExtra) \
    _(107,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_CMD, EmcZqCalDdr3WarmBoot) \
    _(107,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_LATCH_CMD, EmcZqCalDdr3WarmBoot) \
    _(107,  EMC, ZQ_CAL_DDR3_WARM_BOOT, ZQ_CAL_LENGTH, EmcZqCalDdr3WarmBoot) \

// SDRAM value packing list generated by tool warmboot_code_gen
#define SDRAM_PMC_VALUES(_) \
    _(137, NvU32, EMC_BCT_SPARE_13, EmcBctSpare13) \
    _(138, NvU32, EMC_BCT_SPARE_12, EmcBctSpare12) \
    _(139, NvU32, PLLM_STABLE_ALIAS_0, PllMStableTime) \
    _(140, NvU32, EMC_BCT_SPARE_7, EmcBctSpare7) \
    _(141, NvU32, EMC_BCT_SPARE_6, EmcBctSpare6) \
    _(142, NvU32, EMC_BCT_SPARE_5, EmcBctSpare5) \
    _(143, NvU32, EMC_BCT_SPARE_4, EmcBctSpare4) \
    _(144, NvU32, EMC_BCT_SPARE_3, EmcBctSpare3) \
    _(145, NvU32, EMC_BCT_SPARE_0, EmcBctSpare0) \
    _(146, NvU32, EMC_BCT_SPARE_1, EmcBctSpare1) \
    _(147, NvU32, EMC_BCT_SPARE_9, EmcBctSpare9) \
    _(148, NvU32, EMC_BCT_SPARE_2, EmcBctSpare2) \
    _(149, NvU32, BOOT_ROM_PATCH_DATA, BootRomPatchData) \
    _(150, NvU32, MEMORY_IO_VOLTAGE, MemIoVoltage) \
    _(151, NvU32, BOOT_ROM_PATCH_CONTROL, BootRomPatchControl) \
    _(152, NvU32, EMC_BCT_SPARE_8, EmcBctSpare8) \
    _(157, NvU32, INIT_EXTRA_FOR_FPGA, InitExtraForFpga) \
    _(158, NvU32, MC_CLK_EN_OVERRIDE_ALL_WARM_BOOT, McClkenOverrideAllWarmBoot) \
    _(159, NvU32, EMC_MRS_WARM_BOOT_ENABLE, EmcMrsWarmBootEnable) \
    _(160, NvU32, PLLM_KVCO, PllMKVCO) \
    _(161, NvU32, EMC_CLK_EN_OVERRIDE_ALL_WARM_BOOT, EmcClkenOverrideAllWarmBoot) \
    _(162, NvU32, EMC_EXTRA_MODE_REG_WRITE_ENABLE, EmcWarmBootExtraModeRegWriteEnable) \
    _(163, NvU32, OVERRIDE_PLLM_MISC2_ALIAS_0, ClkRstControllerPllmMisc2OverrideEnable) \
    _(164, NvU32, EMC_DBG_WRITE_MUX, EmcDbgWriteMux) \
    _(180, NvU32, EMC_ZCAL_WARM_COLD_BOOT_ENABLE, EmcZcalWarmColdBootEnables) \
    _(181, NvU32, EMC_PIN_GPIO, EmcPinGpio) \
    _(182, NvU32, EMC_PIN_GPIO_EN, EmcPinGpioEn) \
    _(183, NvU32, PLLM_KCP, PllMKCP) \
    _(184, NvU32, EMC_DEV_SELN, EmcDevSelect) \
    _(185, NvU32, EMC_PIN_GPIORAMDUMP, EmcPinGpioRamdump) \
    _(186, NvU32, EMC_DIG_DLL_PERIOD_WARM_BOOT, EmcCfgDigDllPeriodWarmBoot) \
    _(199, NvU32, PMC_IO_DPD3_REQ_WAIT, PmcIoDpd3ReqWait) \
    _(200, NvU32, EMC_EXTRA_REFRES_NUM, EmcExtraRefreshNum) \
    _(201, NvBootMemoryType, MEMORY_TYPE, MemoryType) \
    _(202, NvU32, PMC_IO_DPD4_REQ_WAIT, PmcIoDpd4ReqWait) \
    _(217, NvU32, EMC_TIMING_CONTROL_WAIT, EmcTimingControlWait) \
    _(218, NvU32, PLLM_DIVN, PllMFeedbackDivider) \
    _(219, NvU32, PLLM_DIVM, PllMInputDivider) \
    _(220, NvU32, WARM_BOOT_WAIT, WarmBootWait) \
    _(221, NvU32, EMC_ZCAL_WARM_BOOT_WAIT, EmcZcalWarmBootWait) \
    _(222, NvU32, EMC_PIN_PROGRAM_WAIT, EmcPinProgramWait) \
    _(267, NvU32, EMC_AUTO_CAL_TIME, EmcAutoCalWait) \
    _(300, NvU32, PLLM_DIVP, PllMPostDivider) \

// BCT value packing list generated by tool warmboot_code_gen
#define SDRAM_PMC_BCTS(_) \


// End of generated code by warmboot_code_gen
