

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'
================================================================
* Date:           Tue Jan 14 08:08:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.145 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      335|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     28|        0|      294|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       56|     -|
|Register             |        -|      -|      349|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     28|      349|      685|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_33s_10ns_36_1_0_U4927  |mul_33s_10ns_36_1_0  |        0|   2|  0|  21|    0|
    |mul_33s_10ns_36_1_0_U4931  |mul_33s_10ns_36_1_0  |        0|   2|  0|  21|    0|
    |mul_33s_10ns_36_1_0_U4934  |mul_33s_10ns_36_1_0  |        0|   2|  0|  21|    0|
    |mul_33s_10s_36_1_0_U4925   |mul_33s_10s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_10s_36_1_0_U4937   |mul_33s_10s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_11s_36_1_0_U4935   |mul_33s_11s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_11s_36_1_0_U4938   |mul_33s_11s_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_6s_36_1_0_U4930    |mul_33s_6s_36_1_0    |        0|   2|  0|  21|    0|
    |mul_33s_7ns_36_1_0_U4929   |mul_33s_7ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_8ns_36_1_0_U4928   |mul_33s_8ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_8ns_36_1_0_U4936   |mul_33s_8ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_9ns_36_1_0_U4932   |mul_33s_9ns_36_1_0   |        0|   2|  0|  21|    0|
    |mul_33s_9s_36_1_0_U4926    |mul_33s_9s_36_1_0    |        0|   2|  0|  21|    0|
    |mul_33s_9s_36_1_0_U4933    |mul_33s_9s_36_1_0    |        0|   2|  0|  21|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|  28|  0| 294|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln58_10_fu_1399_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_1_fu_1357_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln58_3_fu_1367_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln58_4_fu_1371_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln58_6_fu_1381_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln58_7_fu_1385_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln58_9_fu_1395_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln58_fu_1353_p2     |         +|   0|  0|  16|          16|          16|
    |x_1_fu_1375_p2          |         +|   0|  0|  16|          16|          16|
    |x_2_fu_1389_p2          |         +|   0|  0|  16|          16|          16|
    |x_3_fu_1403_p2          |         +|   0|  0|  16|          16|          16|
    |x_fu_1361_p2            |         +|   0|  0|  16|          16|          16|
    |sub_ln73_1_fu_1283_p2   |         -|   0|  0|  36|           1|          36|
    |sub_ln73_2_fu_1289_p2   |         -|   0|  0|  36|          36|          36|
    |sub_ln73_fu_1188_p2     |         -|   0|  0|  43|          36|          36|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 335|         265|         300|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   33|         99|
    |ap_return_1  |  14|          3|   33|         99|
    |ap_return_2  |  14|          3|   33|         99|
    |ap_return_3  |  14|          3|   33|         99|
    +-------------+----+-----------+-----+-----------+
    |Total        |  56|         12|  132|        396|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_ce_reg               |   1|   0|    1|          0|
    |ap_return_0_int_reg     |  23|   0|   33|         10|
    |ap_return_1_int_reg     |  23|   0|   33|         10|
    |ap_return_2_int_reg     |  23|   0|   33|         10|
    |ap_return_3_int_reg     |  23|   0|   33|         10|
    |trunc_ln42_10_reg_1536  |  16|   0|   16|          0|
    |trunc_ln42_11_reg_1541  |  16|   0|   16|          0|
    |trunc_ln42_12_reg_1546  |  16|   0|   16|          0|
    |trunc_ln42_13_reg_1551  |  16|   0|   16|          0|
    |trunc_ln42_14_reg_1556  |  16|   0|   16|          0|
    |trunc_ln42_1_reg_1486   |  16|   0|   16|          0|
    |trunc_ln42_2_reg_1491   |  16|   0|   16|          0|
    |trunc_ln42_3_reg_1496   |  16|   0|   16|          0|
    |trunc_ln42_4_reg_1501   |  16|   0|   16|          0|
    |trunc_ln42_5_reg_1506   |  16|   0|   16|          0|
    |trunc_ln42_6_reg_1511   |  16|   0|   16|          0|
    |trunc_ln42_7_reg_1516   |  16|   0|   16|          0|
    |trunc_ln42_8_reg_1521   |  16|   0|   16|          0|
    |trunc_ln42_9_reg_1526   |  16|   0|   16|          0|
    |trunc_ln42_s_reg_1531   |  16|   0|   16|          0|
    |trunc_ln_reg_1481       |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 349|   0|  389|         40|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_0  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_1  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_2  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_return_3  |  out|   33|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>|  return value|
|data_0_val   |   in|   33|     ap_none|                                                                      data_0_val|        scalar|
|data_1_val   |   in|   33|     ap_none|                                                                      data_1_val|        scalar|
|data_2_val   |   in|   33|     ap_none|                                                                      data_2_val|        scalar|
|data_3_val   |   in|   33|     ap_none|                                                                      data_3_val|        scalar|
+-------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_3_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_3_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_2_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_2_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_1_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_1_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_0_val_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %data_0_val" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i33 %data_0_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.14ns)   --->   "%mul_ln42 = mul i36 %sext_ln42, i36 292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'mul' 'mul_ln42' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.14ns)   --->   "%mul_ln42_1 = mul i36 %sext_ln42, i36 445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_1, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.14ns)   --->   "%mul_ln42_2 = mul i36 %sext_ln42, i36 61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_2, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.14ns)   --->   "%mul_ln42_3 = mul i36 %sext_ln42, i36 68719476575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_3, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i33 %data_1_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i33 %data_1_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i27.i9, i27 %trunc_ln73, i9 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'bitconcatenate' 'shl_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.92ns)   --->   "%sub_ln73 = sub i36 %shl_ln, i36 %shl_ln73_1" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'sub' 'sub_ln73' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %sub_ln73, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.14ns)   --->   "%mul_ln42_4 = mul i36 %sext_ln42_1, i36 68719476538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_4, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.14ns)   --->   "%mul_ln42_5 = mul i36 %sext_ln42_1, i36 68719476709" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_5, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.14ns)   --->   "%mul_ln42_6 = mul i36 %sext_ln42_1, i36 68719476293" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'mul' 'mul_ln42_6' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_6, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i33 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.14ns)   --->   "%mul_ln42_7 = mul i36 %sext_ln70, i36 68719476168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'mul_ln42_7' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_7, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.14ns)   --->   "%mul_ln42_8 = mul i36 %sext_ln70, i36 158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'mul' 'mul_ln42_8' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_8, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.14ns)   --->   "%mul_ln42_9 = mul i36 %sext_ln70, i36 87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'mul_ln42_9' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_9, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i33 %data_2_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i29.i7, i29 %trunc_ln73_1, i7 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'bitconcatenate' 'shl_ln73_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln73_1 = sub i36 0, i36 %shl_ln73_2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'sub' 'sub_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.74ns) (root node of TernaryAdder)   --->   "%sub_ln73_2 = sub i36 %sub_ln73_1, i36 %sext_ln70" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sub' 'sub_ln73_2' <Predicate = true> <Delay = 0.74> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %sub_ln73_2, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i33 %data_3_val_read" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.14ns)   --->   "%mul_ln42_10 = mul i36 %sext_ln42_2, i36 68719476470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'mul_ln42_10' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_10, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (3.14ns)   --->   "%mul_ln42_11 = mul i36 %sext_ln42_2, i36 68719476155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'mul' 'mul_ln42_11' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_11, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.14ns)   --->   "%mul_ln42_12 = mul i36 %sext_ln42_2, i36 444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'mul' 'mul_ln42_12' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_12, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.14ns)   --->   "%mul_ln42_13 = mul i36 %sext_ln42_2, i36 75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'mul' 'mul_ln42_13' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln42_13, i32 20, i32 35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 49 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 50 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i16 %trunc_ln42_4, i16 %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 51 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%add_ln58_1 = add i16 %trunc_ln42_8, i16 %trunc_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 52 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x = add i16 %add_ln58_1, i16 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 53 'add' 'x' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_3 = add i16 %trunc_ln42_5, i16 %trunc_ln42_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 54 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.78ns)   --->   "%add_ln58_4 = add i16 %trunc_ln42_9, i16 %trunc_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 55 'add' 'add_ln58_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x_1 = add i16 %add_ln58_4, i16 %add_ln58_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 56 'add' 'x_1' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_6 = add i16 %trunc_ln42_6, i16 %trunc_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 57 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln58_7 = add i16 %trunc_ln42_s, i16 %trunc_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 58 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x_2 = add i16 %add_ln58_7, i16 %add_ln58_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 59 'add' 'x_2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_9 = add i16 %trunc_ln42_7, i16 %trunc_ln42_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln58_10 = add i16 %trunc_ln42_10, i16 %trunc_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%x_3 = add i16 %add_ln58_10, i16 %add_ln58_9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 62 'add' 'x_3' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 63 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i26 %shl_ln2" [firmware/nnet_utils/nnet_mult.h:110->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 64 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln111_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x_1, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 65 'bitconcatenate' 'shl_ln111_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i26 %shl_ln111_1" [firmware/nnet_utils/nnet_mult.h:110->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 66 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln111_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x_2, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 67 'bitconcatenate' 'shl_ln111_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln110_2 = sext i26 %shl_ln111_2" [firmware/nnet_utils/nnet_mult.h:110->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 68 'sext' 'sext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln111_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %x_3, i10 0" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 69 'bitconcatenate' 'shl_ln111_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i26 %shl_ln111_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 70 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv = insertvalue i132 <undef>, i33 %sext_ln110" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 71 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i132 %mrv, i33 %sext_ln110_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 72 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i132 %mrv_1, i33 %sext_ln110_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i132 %mrv_2, i33 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i132 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_val_read        (read             ) [ 000]
data_2_val_read        (read             ) [ 000]
data_1_val_read        (read             ) [ 000]
data_0_val_read        (read             ) [ 000]
sext_ln42              (sext             ) [ 000]
mul_ln42               (mul              ) [ 000]
trunc_ln               (partselect       ) [ 011]
mul_ln42_1             (mul              ) [ 000]
trunc_ln42_1           (partselect       ) [ 011]
mul_ln42_2             (mul              ) [ 000]
trunc_ln42_2           (partselect       ) [ 011]
mul_ln42_3             (mul              ) [ 000]
trunc_ln42_3           (partselect       ) [ 011]
sext_ln42_1            (sext             ) [ 000]
trunc_ln73             (trunc            ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
shl_ln73_1             (bitconcatenate   ) [ 000]
sub_ln73               (sub              ) [ 000]
trunc_ln42_4           (partselect       ) [ 011]
mul_ln42_4             (mul              ) [ 000]
trunc_ln42_5           (partselect       ) [ 011]
mul_ln42_5             (mul              ) [ 000]
trunc_ln42_6           (partselect       ) [ 011]
mul_ln42_6             (mul              ) [ 000]
trunc_ln42_7           (partselect       ) [ 011]
sext_ln70              (sext             ) [ 000]
mul_ln42_7             (mul              ) [ 000]
trunc_ln42_8           (partselect       ) [ 011]
mul_ln42_8             (mul              ) [ 000]
trunc_ln42_9           (partselect       ) [ 011]
mul_ln42_9             (mul              ) [ 000]
trunc_ln42_s           (partselect       ) [ 011]
trunc_ln73_1           (trunc            ) [ 000]
shl_ln73_2             (bitconcatenate   ) [ 000]
sub_ln73_1             (sub              ) [ 000]
sub_ln73_2             (sub              ) [ 000]
trunc_ln42_10          (partselect       ) [ 011]
sext_ln42_2            (sext             ) [ 000]
mul_ln42_10            (mul              ) [ 000]
trunc_ln42_11          (partselect       ) [ 011]
mul_ln42_11            (mul              ) [ 000]
trunc_ln42_12          (partselect       ) [ 011]
mul_ln42_12            (mul              ) [ 000]
trunc_ln42_13          (partselect       ) [ 011]
mul_ln42_13            (mul              ) [ 000]
trunc_ln42_14          (partselect       ) [ 011]
specpipeline_ln33      (specpipeline     ) [ 000]
specresourcelimit_ln33 (specresourcelimit) [ 000]
add_ln58               (add              ) [ 000]
add_ln58_1             (add              ) [ 000]
x                      (add              ) [ 000]
add_ln58_3             (add              ) [ 000]
add_ln58_4             (add              ) [ 000]
x_1                    (add              ) [ 000]
add_ln58_6             (add              ) [ 000]
add_ln58_7             (add              ) [ 000]
x_2                    (add              ) [ 000]
add_ln58_9             (add              ) [ 000]
add_ln58_10            (add              ) [ 000]
x_3                    (add              ) [ 000]
shl_ln2                (bitconcatenate   ) [ 000]
sext_ln110             (sext             ) [ 000]
shl_ln111_1            (bitconcatenate   ) [ 000]
sext_ln110_1           (sext             ) [ 000]
shl_ln111_2            (bitconcatenate   ) [ 000]
sext_ln110_2           (sext             ) [ 000]
shl_ln111_3            (bitconcatenate   ) [ 000]
sext_ln68              (sext             ) [ 000]
mrv                    (insertvalue      ) [ 000]
mrv_1                  (insertvalue      ) [ 000]
mrv_2                  (insertvalue      ) [ 000]
mrv_3                  (insertvalue      ) [ 000]
ret_ln68               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i33"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i27.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i33.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i29.i7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="data_3_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="33" slack="0"/>
<pin id="80" dir="0" index="1" bw="33" slack="0"/>
<pin id="81" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_2_val_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="33" slack="0"/>
<pin id="86" dir="0" index="1" bw="33" slack="0"/>
<pin id="87" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_1_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="33" slack="0"/>
<pin id="92" dir="0" index="1" bw="33" slack="0"/>
<pin id="93" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_0_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="33" slack="0"/>
<pin id="98" dir="0" index="1" bw="33" slack="0"/>
<pin id="99" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mul_ln42_10_fu_102">
<pin_list>
<pin id="1054" dir="0" index="0" bw="33" slack="0"/>
<pin id="1055" dir="0" index="1" bw="10" slack="0"/>
<pin id="1056" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_10/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="mul_ln42_4_fu_103">
<pin_list>
<pin id="1030" dir="0" index="0" bw="33" slack="0"/>
<pin id="1031" dir="0" index="1" bw="9" slack="0"/>
<pin id="1032" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mul_ln42_1_fu_104">
<pin_list>
<pin id="1018" dir="0" index="0" bw="33" slack="0"/>
<pin id="1019" dir="0" index="1" bw="10" slack="0"/>
<pin id="1020" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="mul_ln42_13_fu_105">
<pin_list>
<pin id="1066" dir="0" index="0" bw="33" slack="0"/>
<pin id="1067" dir="0" index="1" bw="8" slack="0"/>
<pin id="1068" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_13/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mul_ln42_2_fu_106">
<pin_list>
<pin id="1022" dir="0" index="0" bw="33" slack="0"/>
<pin id="1023" dir="0" index="1" bw="7" slack="0"/>
<pin id="1024" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="mul_ln42_5_fu_107">
<pin_list>
<pin id="1034" dir="0" index="0" bw="33" slack="0"/>
<pin id="1035" dir="0" index="1" bw="6" slack="0"/>
<pin id="1036" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln42_12_fu_108">
<pin_list>
<pin id="1062" dir="0" index="0" bw="33" slack="0"/>
<pin id="1063" dir="0" index="1" bw="10" slack="0"/>
<pin id="1064" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_12/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="mul_ln42_8_fu_109">
<pin_list>
<pin id="1046" dir="0" index="0" bw="33" slack="0"/>
<pin id="1047" dir="0" index="1" bw="9" slack="0"/>
<pin id="1048" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mul_ln42_3_fu_110">
<pin_list>
<pin id="1026" dir="0" index="0" bw="33" slack="0"/>
<pin id="1027" dir="0" index="1" bw="9" slack="0"/>
<pin id="1028" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul_ln42_fu_112">
<pin_list>
<pin id="1014" dir="0" index="0" bw="33" slack="0"/>
<pin id="1015" dir="0" index="1" bw="10" slack="0"/>
<pin id="1016" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="mul_ln42_11_fu_113">
<pin_list>
<pin id="1058" dir="0" index="0" bw="33" slack="0"/>
<pin id="1059" dir="0" index="1" bw="11" slack="0"/>
<pin id="1060" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_11/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mul_ln42_9_fu_114">
<pin_list>
<pin id="1050" dir="0" index="0" bw="33" slack="0"/>
<pin id="1051" dir="0" index="1" bw="8" slack="0"/>
<pin id="1052" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_9/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mul_ln42_6_fu_116">
<pin_list>
<pin id="1038" dir="0" index="0" bw="33" slack="0"/>
<pin id="1039" dir="0" index="1" bw="10" slack="0"/>
<pin id="1040" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_6/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mul_ln42_7_fu_117">
<pin_list>
<pin id="1042" dir="0" index="0" bw="33" slack="0"/>
<pin id="1043" dir="0" index="1" bw="11" slack="0"/>
<pin id="1044" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_7/1 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="sext_ln42_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="33" slack="0"/>
<pin id="1115" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/1 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="trunc_ln_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="16" slack="0"/>
<pin id="1123" dir="0" index="1" bw="36" slack="0"/>
<pin id="1124" dir="0" index="2" bw="6" slack="0"/>
<pin id="1125" dir="0" index="3" bw="7" slack="0"/>
<pin id="1126" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="trunc_ln42_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="0"/>
<pin id="1133" dir="0" index="1" bw="36" slack="0"/>
<pin id="1134" dir="0" index="2" bw="6" slack="0"/>
<pin id="1135" dir="0" index="3" bw="7" slack="0"/>
<pin id="1136" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="trunc_ln42_2_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="16" slack="0"/>
<pin id="1143" dir="0" index="1" bw="36" slack="0"/>
<pin id="1144" dir="0" index="2" bw="6" slack="0"/>
<pin id="1145" dir="0" index="3" bw="7" slack="0"/>
<pin id="1146" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_2/1 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="trunc_ln42_3_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="16" slack="0"/>
<pin id="1153" dir="0" index="1" bw="36" slack="0"/>
<pin id="1154" dir="0" index="2" bw="6" slack="0"/>
<pin id="1155" dir="0" index="3" bw="7" slack="0"/>
<pin id="1156" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_3/1 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sext_ln42_1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="33" slack="0"/>
<pin id="1163" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_1/1 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="trunc_ln73_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="33" slack="0"/>
<pin id="1170" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73/1 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="shl_ln_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="36" slack="0"/>
<pin id="1174" dir="0" index="1" bw="27" slack="0"/>
<pin id="1175" dir="0" index="2" bw="1" slack="0"/>
<pin id="1176" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="shl_ln73_1_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="36" slack="0"/>
<pin id="1182" dir="0" index="1" bw="33" slack="0"/>
<pin id="1183" dir="0" index="2" bw="1" slack="0"/>
<pin id="1184" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_1/1 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sub_ln73_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="36" slack="0"/>
<pin id="1190" dir="0" index="1" bw="36" slack="0"/>
<pin id="1191" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/1 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="trunc_ln42_4_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="0"/>
<pin id="1196" dir="0" index="1" bw="36" slack="0"/>
<pin id="1197" dir="0" index="2" bw="6" slack="0"/>
<pin id="1198" dir="0" index="3" bw="7" slack="0"/>
<pin id="1199" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_4/1 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="trunc_ln42_5_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="0"/>
<pin id="1206" dir="0" index="1" bw="36" slack="0"/>
<pin id="1207" dir="0" index="2" bw="6" slack="0"/>
<pin id="1208" dir="0" index="3" bw="7" slack="0"/>
<pin id="1209" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_5/1 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="trunc_ln42_6_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="16" slack="0"/>
<pin id="1216" dir="0" index="1" bw="36" slack="0"/>
<pin id="1217" dir="0" index="2" bw="6" slack="0"/>
<pin id="1218" dir="0" index="3" bw="7" slack="0"/>
<pin id="1219" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_6/1 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="trunc_ln42_7_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="16" slack="0"/>
<pin id="1226" dir="0" index="1" bw="36" slack="0"/>
<pin id="1227" dir="0" index="2" bw="6" slack="0"/>
<pin id="1228" dir="0" index="3" bw="7" slack="0"/>
<pin id="1229" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_7/1 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="sext_ln70_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="33" slack="0"/>
<pin id="1236" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/1 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="trunc_ln42_8_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="16" slack="0"/>
<pin id="1243" dir="0" index="1" bw="36" slack="0"/>
<pin id="1244" dir="0" index="2" bw="6" slack="0"/>
<pin id="1245" dir="0" index="3" bw="7" slack="0"/>
<pin id="1246" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_8/1 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="trunc_ln42_9_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="16" slack="0"/>
<pin id="1253" dir="0" index="1" bw="36" slack="0"/>
<pin id="1254" dir="0" index="2" bw="6" slack="0"/>
<pin id="1255" dir="0" index="3" bw="7" slack="0"/>
<pin id="1256" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_9/1 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="trunc_ln42_s_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="16" slack="0"/>
<pin id="1263" dir="0" index="1" bw="36" slack="0"/>
<pin id="1264" dir="0" index="2" bw="6" slack="0"/>
<pin id="1265" dir="0" index="3" bw="7" slack="0"/>
<pin id="1266" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_s/1 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="trunc_ln73_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="33" slack="0"/>
<pin id="1273" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln73_1/1 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="shl_ln73_2_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="36" slack="0"/>
<pin id="1277" dir="0" index="1" bw="29" slack="0"/>
<pin id="1278" dir="0" index="2" bw="1" slack="0"/>
<pin id="1279" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln73_2/1 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="sub_ln73_1_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="0"/>
<pin id="1285" dir="0" index="1" bw="36" slack="0"/>
<pin id="1286" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_1/1 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="sub_ln73_2_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="36" slack="0"/>
<pin id="1291" dir="0" index="1" bw="33" slack="0"/>
<pin id="1292" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73_2/1 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="trunc_ln42_10_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="16" slack="0"/>
<pin id="1297" dir="0" index="1" bw="36" slack="0"/>
<pin id="1298" dir="0" index="2" bw="6" slack="0"/>
<pin id="1299" dir="0" index="3" bw="7" slack="0"/>
<pin id="1300" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_10/1 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="sext_ln42_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="33" slack="0"/>
<pin id="1307" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_2/1 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="trunc_ln42_11_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="16" slack="0"/>
<pin id="1315" dir="0" index="1" bw="36" slack="0"/>
<pin id="1316" dir="0" index="2" bw="6" slack="0"/>
<pin id="1317" dir="0" index="3" bw="7" slack="0"/>
<pin id="1318" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_11/1 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="trunc_ln42_12_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="0"/>
<pin id="1325" dir="0" index="1" bw="36" slack="0"/>
<pin id="1326" dir="0" index="2" bw="6" slack="0"/>
<pin id="1327" dir="0" index="3" bw="7" slack="0"/>
<pin id="1328" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_12/1 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="trunc_ln42_13_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="16" slack="0"/>
<pin id="1335" dir="0" index="1" bw="36" slack="0"/>
<pin id="1336" dir="0" index="2" bw="6" slack="0"/>
<pin id="1337" dir="0" index="3" bw="7" slack="0"/>
<pin id="1338" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_13/1 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="trunc_ln42_14_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="16" slack="0"/>
<pin id="1345" dir="0" index="1" bw="36" slack="0"/>
<pin id="1346" dir="0" index="2" bw="6" slack="0"/>
<pin id="1347" dir="0" index="3" bw="7" slack="0"/>
<pin id="1348" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln42_14/1 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="add_ln58_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="16" slack="1"/>
<pin id="1355" dir="0" index="1" bw="16" slack="1"/>
<pin id="1356" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/2 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="add_ln58_1_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="16" slack="1"/>
<pin id="1359" dir="0" index="1" bw="16" slack="1"/>
<pin id="1360" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/2 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="x_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="16" slack="0"/>
<pin id="1363" dir="0" index="1" bw="16" slack="0"/>
<pin id="1364" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="add_ln58_3_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="16" slack="1"/>
<pin id="1369" dir="0" index="1" bw="16" slack="1"/>
<pin id="1370" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_3/2 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="add_ln58_4_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="16" slack="1"/>
<pin id="1373" dir="0" index="1" bw="16" slack="1"/>
<pin id="1374" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_4/2 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="x_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="16" slack="0"/>
<pin id="1377" dir="0" index="1" bw="16" slack="0"/>
<pin id="1378" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="add_ln58_6_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="16" slack="1"/>
<pin id="1383" dir="0" index="1" bw="16" slack="1"/>
<pin id="1384" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_6/2 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="add_ln58_7_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="16" slack="1"/>
<pin id="1387" dir="0" index="1" bw="16" slack="1"/>
<pin id="1388" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_7/2 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="x_2_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="16" slack="0"/>
<pin id="1391" dir="0" index="1" bw="16" slack="0"/>
<pin id="1392" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="add_ln58_9_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="16" slack="1"/>
<pin id="1397" dir="0" index="1" bw="16" slack="1"/>
<pin id="1398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_9/2 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="add_ln58_10_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="16" slack="1"/>
<pin id="1401" dir="0" index="1" bw="16" slack="1"/>
<pin id="1402" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_10/2 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="x_3_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="16" slack="0"/>
<pin id="1405" dir="0" index="1" bw="16" slack="0"/>
<pin id="1406" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/2 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="shl_ln2_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="26" slack="0"/>
<pin id="1411" dir="0" index="1" bw="16" slack="0"/>
<pin id="1412" dir="0" index="2" bw="1" slack="0"/>
<pin id="1413" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="sext_ln110_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="26" slack="0"/>
<pin id="1419" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/2 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="shl_ln111_1_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="26" slack="0"/>
<pin id="1423" dir="0" index="1" bw="16" slack="0"/>
<pin id="1424" dir="0" index="2" bw="1" slack="0"/>
<pin id="1425" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_1/2 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="sext_ln110_1_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="26" slack="0"/>
<pin id="1431" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_1/2 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="shl_ln111_2_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="26" slack="0"/>
<pin id="1435" dir="0" index="1" bw="16" slack="0"/>
<pin id="1436" dir="0" index="2" bw="1" slack="0"/>
<pin id="1437" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_2/2 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="sext_ln110_2_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="26" slack="0"/>
<pin id="1443" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110_2/2 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="shl_ln111_3_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="26" slack="0"/>
<pin id="1447" dir="0" index="1" bw="16" slack="0"/>
<pin id="1448" dir="0" index="2" bw="1" slack="0"/>
<pin id="1449" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln111_3/2 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="sext_ln68_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="26" slack="0"/>
<pin id="1455" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/2 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="mrv_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="132" slack="0"/>
<pin id="1459" dir="0" index="1" bw="26" slack="0"/>
<pin id="1460" dir="1" index="2" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="1463" class="1004" name="mrv_1_fu_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="132" slack="0"/>
<pin id="1465" dir="0" index="1" bw="26" slack="0"/>
<pin id="1466" dir="1" index="2" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="mrv_2_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="132" slack="0"/>
<pin id="1471" dir="0" index="1" bw="26" slack="0"/>
<pin id="1472" dir="1" index="2" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="mrv_3_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="132" slack="0"/>
<pin id="1477" dir="0" index="1" bw="26" slack="0"/>
<pin id="1478" dir="1" index="2" bw="132" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="trunc_ln_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="16" slack="1"/>
<pin id="1483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1486" class="1005" name="trunc_ln42_1_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="16" slack="1"/>
<pin id="1488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_1 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="trunc_ln42_2_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="16" slack="1"/>
<pin id="1493" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_2 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="trunc_ln42_3_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="1"/>
<pin id="1498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_3 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="trunc_ln42_4_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="16" slack="1"/>
<pin id="1503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_4 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="trunc_ln42_5_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="16" slack="1"/>
<pin id="1508" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_5 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="trunc_ln42_6_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="16" slack="1"/>
<pin id="1513" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_6 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="trunc_ln42_7_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="16" slack="1"/>
<pin id="1518" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_7 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="trunc_ln42_8_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="16" slack="1"/>
<pin id="1523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_8 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="trunc_ln42_9_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="16" slack="1"/>
<pin id="1528" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_9 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="trunc_ln42_s_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="16" slack="1"/>
<pin id="1533" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_s "/>
</bind>
</comp>

<comp id="1536" class="1005" name="trunc_ln42_10_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="16" slack="1"/>
<pin id="1538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_10 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="trunc_ln42_11_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="16" slack="1"/>
<pin id="1543" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_11 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="trunc_ln42_12_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="16" slack="1"/>
<pin id="1548" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_12 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="trunc_ln42_13_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="16" slack="1"/>
<pin id="1553" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_13 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="trunc_ln42_14_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="16" slack="1"/>
<pin id="1558" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln42_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="1017"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="1021"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="1025"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="1029"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="1033"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="1037"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="1041"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="1045"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="1049"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="1053"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="1057"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="1061"><net_src comp="52" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="1065"><net_src comp="54" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="1069"><net_src comp="56" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="1116"><net_src comp="96" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="1120"><net_src comp="1113" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1127"><net_src comp="12" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="112" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1129"><net_src comp="14" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1130"><net_src comp="16" pin="0"/><net_sink comp="1121" pin=3"/></net>

<net id="1137"><net_src comp="12" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1138"><net_src comp="104" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1139"><net_src comp="14" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1140"><net_src comp="16" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1147"><net_src comp="12" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="106" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1149"><net_src comp="14" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1150"><net_src comp="16" pin="0"/><net_sink comp="1141" pin=3"/></net>

<net id="1157"><net_src comp="12" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1158"><net_src comp="110" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="14" pin="0"/><net_sink comp="1151" pin=2"/></net>

<net id="1160"><net_src comp="16" pin="0"/><net_sink comp="1151" pin=3"/></net>

<net id="1164"><net_src comp="90" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="1171"><net_src comp="90" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1177"><net_src comp="24" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1178"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1179"><net_src comp="26" pin="0"/><net_sink comp="1172" pin=2"/></net>

<net id="1185"><net_src comp="28" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="90" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1187"><net_src comp="30" pin="0"/><net_sink comp="1180" pin=2"/></net>

<net id="1192"><net_src comp="1172" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1193"><net_src comp="1180" pin="3"/><net_sink comp="1188" pin=1"/></net>

<net id="1200"><net_src comp="12" pin="0"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="1188" pin="2"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="14" pin="0"/><net_sink comp="1194" pin=2"/></net>

<net id="1203"><net_src comp="16" pin="0"/><net_sink comp="1194" pin=3"/></net>

<net id="1210"><net_src comp="12" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1211"><net_src comp="103" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1212"><net_src comp="14" pin="0"/><net_sink comp="1204" pin=2"/></net>

<net id="1213"><net_src comp="16" pin="0"/><net_sink comp="1204" pin=3"/></net>

<net id="1220"><net_src comp="12" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="107" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1222"><net_src comp="14" pin="0"/><net_sink comp="1214" pin=2"/></net>

<net id="1223"><net_src comp="16" pin="0"/><net_sink comp="1214" pin=3"/></net>

<net id="1230"><net_src comp="12" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="116" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="14" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="16" pin="0"/><net_sink comp="1224" pin=3"/></net>

<net id="1237"><net_src comp="84" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="1240"><net_src comp="1234" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="1247"><net_src comp="12" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="117" pin="2"/><net_sink comp="1241" pin=1"/></net>

<net id="1249"><net_src comp="14" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1250"><net_src comp="16" pin="0"/><net_sink comp="1241" pin=3"/></net>

<net id="1257"><net_src comp="12" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1258"><net_src comp="109" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1259"><net_src comp="14" pin="0"/><net_sink comp="1251" pin=2"/></net>

<net id="1260"><net_src comp="16" pin="0"/><net_sink comp="1251" pin=3"/></net>

<net id="1267"><net_src comp="12" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1268"><net_src comp="114" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1269"><net_src comp="14" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1270"><net_src comp="16" pin="0"/><net_sink comp="1261" pin=3"/></net>

<net id="1274"><net_src comp="84" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1280"><net_src comp="44" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1281"><net_src comp="1271" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1282"><net_src comp="46" pin="0"/><net_sink comp="1275" pin=2"/></net>

<net id="1287"><net_src comp="48" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="1275" pin="3"/><net_sink comp="1283" pin=1"/></net>

<net id="1293"><net_src comp="1283" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="1234" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1301"><net_src comp="12" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="1289" pin="2"/><net_sink comp="1295" pin=1"/></net>

<net id="1303"><net_src comp="14" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1304"><net_src comp="16" pin="0"/><net_sink comp="1295" pin=3"/></net>

<net id="1308"><net_src comp="78" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1311"><net_src comp="1305" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="1312"><net_src comp="1305" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1319"><net_src comp="12" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="102" pin="2"/><net_sink comp="1313" pin=1"/></net>

<net id="1321"><net_src comp="14" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1322"><net_src comp="16" pin="0"/><net_sink comp="1313" pin=3"/></net>

<net id="1329"><net_src comp="12" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1330"><net_src comp="113" pin="2"/><net_sink comp="1323" pin=1"/></net>

<net id="1331"><net_src comp="14" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1332"><net_src comp="16" pin="0"/><net_sink comp="1323" pin=3"/></net>

<net id="1339"><net_src comp="12" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1340"><net_src comp="108" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1341"><net_src comp="14" pin="0"/><net_sink comp="1333" pin=2"/></net>

<net id="1342"><net_src comp="16" pin="0"/><net_sink comp="1333" pin=3"/></net>

<net id="1349"><net_src comp="12" pin="0"/><net_sink comp="1343" pin=0"/></net>

<net id="1350"><net_src comp="105" pin="2"/><net_sink comp="1343" pin=1"/></net>

<net id="1351"><net_src comp="14" pin="0"/><net_sink comp="1343" pin=2"/></net>

<net id="1352"><net_src comp="16" pin="0"/><net_sink comp="1343" pin=3"/></net>

<net id="1365"><net_src comp="1357" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="1353" pin="2"/><net_sink comp="1361" pin=1"/></net>

<net id="1379"><net_src comp="1371" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="1367" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1393"><net_src comp="1385" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="1381" pin="2"/><net_sink comp="1389" pin=1"/></net>

<net id="1407"><net_src comp="1399" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="1395" pin="2"/><net_sink comp="1403" pin=1"/></net>

<net id="1414"><net_src comp="72" pin="0"/><net_sink comp="1409" pin=0"/></net>

<net id="1415"><net_src comp="1361" pin="2"/><net_sink comp="1409" pin=1"/></net>

<net id="1416"><net_src comp="74" pin="0"/><net_sink comp="1409" pin=2"/></net>

<net id="1420"><net_src comp="1409" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1426"><net_src comp="72" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1427"><net_src comp="1375" pin="2"/><net_sink comp="1421" pin=1"/></net>

<net id="1428"><net_src comp="74" pin="0"/><net_sink comp="1421" pin=2"/></net>

<net id="1432"><net_src comp="1421" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1438"><net_src comp="72" pin="0"/><net_sink comp="1433" pin=0"/></net>

<net id="1439"><net_src comp="1389" pin="2"/><net_sink comp="1433" pin=1"/></net>

<net id="1440"><net_src comp="74" pin="0"/><net_sink comp="1433" pin=2"/></net>

<net id="1444"><net_src comp="1433" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1450"><net_src comp="72" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="1403" pin="2"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="74" pin="0"/><net_sink comp="1445" pin=2"/></net>

<net id="1456"><net_src comp="1445" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="76" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="1417" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1467"><net_src comp="1457" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1468"><net_src comp="1429" pin="1"/><net_sink comp="1463" pin=1"/></net>

<net id="1473"><net_src comp="1463" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1441" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1479"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1480"><net_src comp="1453" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="1484"><net_src comp="1121" pin="4"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1353" pin=1"/></net>

<net id="1489"><net_src comp="1131" pin="4"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1494"><net_src comp="1141" pin="4"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1381" pin=1"/></net>

<net id="1499"><net_src comp="1151" pin="4"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="1504"><net_src comp="1194" pin="4"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1509"><net_src comp="1204" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1514"><net_src comp="1214" pin="4"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1519"><net_src comp="1224" pin="4"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1524"><net_src comp="1241" pin="4"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1529"><net_src comp="1251" pin="4"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1534"><net_src comp="1261" pin="4"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1539"><net_src comp="1295" pin="4"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1399" pin=0"/></net>

<net id="1544"><net_src comp="1313" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1549"><net_src comp="1323" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1371" pin=1"/></net>

<net id="1554"><net_src comp="1333" pin="4"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1385" pin=1"/></net>

<net id="1559"><net_src comp="1343" pin="4"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1399" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_val | {}
	Port: data_1_val | {}
	Port: data_2_val | {}
	Port: data_3_val | {}
 - Input state : 
	Port: dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> : data_0_val | {1 }
	Port: dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> : data_1_val | {1 }
	Port: dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> : data_2_val | {1 }
	Port: dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2> : data_3_val | {1 }
  - Chain level:
	State 1
		mul_ln42 : 1
		trunc_ln : 2
		mul_ln42_1 : 1
		trunc_ln42_1 : 2
		mul_ln42_2 : 1
		trunc_ln42_2 : 2
		mul_ln42_3 : 1
		trunc_ln42_3 : 2
		shl_ln : 1
		sub_ln73 : 2
		trunc_ln42_4 : 3
		mul_ln42_4 : 1
		trunc_ln42_5 : 2
		mul_ln42_5 : 1
		trunc_ln42_6 : 2
		mul_ln42_6 : 1
		trunc_ln42_7 : 2
		mul_ln42_7 : 1
		trunc_ln42_8 : 2
		mul_ln42_8 : 1
		trunc_ln42_9 : 2
		mul_ln42_9 : 1
		trunc_ln42_s : 2
		shl_ln73_2 : 1
		sub_ln73_1 : 2
		sub_ln73_2 : 3
		trunc_ln42_10 : 4
		mul_ln42_10 : 1
		trunc_ln42_11 : 2
		mul_ln42_11 : 1
		trunc_ln42_12 : 2
		mul_ln42_12 : 1
		trunc_ln42_13 : 2
		mul_ln42_13 : 1
		trunc_ln42_14 : 2
	State 2
		x : 1
		x_1 : 1
		x_2 : 1
		x_3 : 1
		shl_ln2 : 2
		sext_ln110 : 3
		shl_ln111_1 : 2
		sext_ln110_1 : 3
		shl_ln111_2 : 2
		sext_ln110_2 : 3
		shl_ln111_3 : 2
		sext_ln68 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		ret_ln68 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     mul_ln42_10_fu_102     |    2    |    0    |    21   |
|          |      mul_ln42_4_fu_103     |    2    |    0    |    21   |
|          |      mul_ln42_1_fu_104     |    2    |    0    |    21   |
|          |     mul_ln42_13_fu_105     |    2    |    0    |    21   |
|          |      mul_ln42_2_fu_106     |    2    |    0    |    21   |
|          |      mul_ln42_5_fu_107     |    2    |    0    |    21   |
|    mul   |     mul_ln42_12_fu_108     |    2    |    0    |    21   |
|          |      mul_ln42_8_fu_109     |    2    |    0    |    21   |
|          |      mul_ln42_3_fu_110     |    2    |    0    |    21   |
|          |       mul_ln42_fu_112      |    2    |    0    |    21   |
|          |     mul_ln42_11_fu_113     |    2    |    0    |    21   |
|          |      mul_ln42_9_fu_114     |    2    |    0    |    21   |
|          |      mul_ln42_6_fu_116     |    2    |    0    |    21   |
|          |      mul_ln42_7_fu_117     |    2    |    0    |    21   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln58_fu_1353      |    0    |    0    |    16   |
|          |     add_ln58_1_fu_1357     |    0    |    0    |    23   |
|          |          x_fu_1361         |    0    |    0    |    16   |
|          |     add_ln58_3_fu_1367     |    0    |    0    |    16   |
|          |     add_ln58_4_fu_1371     |    0    |    0    |    23   |
|    add   |         x_1_fu_1375        |    0    |    0    |    16   |
|          |     add_ln58_6_fu_1381     |    0    |    0    |    16   |
|          |     add_ln58_7_fu_1385     |    0    |    0    |    23   |
|          |         x_2_fu_1389        |    0    |    0    |    16   |
|          |     add_ln58_9_fu_1395     |    0    |    0    |    16   |
|          |     add_ln58_10_fu_1399    |    0    |    0    |    23   |
|          |         x_3_fu_1403        |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |      sub_ln73_fu_1188      |    0    |    0    |    43   |
|    sub   |     sub_ln73_1_fu_1283     |    0    |    0    |    36   |
|          |     sub_ln73_2_fu_1289     |    0    |    0    |    36   |
|----------|----------------------------|---------|---------|---------|
|          | data_3_val_read_read_fu_78 |    0    |    0    |    0    |
|   read   | data_2_val_read_read_fu_84 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_90 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln42_fu_1113     |    0    |    0    |    0    |
|          |     sext_ln42_1_fu_1161    |    0    |    0    |    0    |
|          |      sext_ln70_fu_1234     |    0    |    0    |    0    |
|   sext   |     sext_ln42_2_fu_1305    |    0    |    0    |    0    |
|          |     sext_ln110_fu_1417     |    0    |    0    |    0    |
|          |    sext_ln110_1_fu_1429    |    0    |    0    |    0    |
|          |    sext_ln110_2_fu_1441    |    0    |    0    |    0    |
|          |      sext_ln68_fu_1453     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln_fu_1121      |    0    |    0    |    0    |
|          |    trunc_ln42_1_fu_1131    |    0    |    0    |    0    |
|          |    trunc_ln42_2_fu_1141    |    0    |    0    |    0    |
|          |    trunc_ln42_3_fu_1151    |    0    |    0    |    0    |
|          |    trunc_ln42_4_fu_1194    |    0    |    0    |    0    |
|          |    trunc_ln42_5_fu_1204    |    0    |    0    |    0    |
|          |    trunc_ln42_6_fu_1214    |    0    |    0    |    0    |
|partselect|    trunc_ln42_7_fu_1224    |    0    |    0    |    0    |
|          |    trunc_ln42_8_fu_1241    |    0    |    0    |    0    |
|          |    trunc_ln42_9_fu_1251    |    0    |    0    |    0    |
|          |    trunc_ln42_s_fu_1261    |    0    |    0    |    0    |
|          |    trunc_ln42_10_fu_1295   |    0    |    0    |    0    |
|          |    trunc_ln42_11_fu_1313   |    0    |    0    |    0    |
|          |    trunc_ln42_12_fu_1323   |    0    |    0    |    0    |
|          |    trunc_ln42_13_fu_1333   |    0    |    0    |    0    |
|          |    trunc_ln42_14_fu_1343   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln73_fu_1168     |    0    |    0    |    0    |
|          |    trunc_ln73_1_fu_1271    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       shl_ln_fu_1172       |    0    |    0    |    0    |
|          |     shl_ln73_1_fu_1180     |    0    |    0    |    0    |
|          |     shl_ln73_2_fu_1275     |    0    |    0    |    0    |
|bitconcatenate|       shl_ln2_fu_1409      |    0    |    0    |    0    |
|          |     shl_ln111_1_fu_1421    |    0    |    0    |    0    |
|          |     shl_ln111_2_fu_1433    |    0    |    0    |    0    |
|          |     shl_ln111_3_fu_1445    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         mrv_fu_1457        |    0    |    0    |    0    |
|insertvalue|        mrv_1_fu_1463       |    0    |    0    |    0    |
|          |        mrv_2_fu_1469       |    0    |    0    |    0    |
|          |        mrv_3_fu_1475       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    28   |    0    |   629   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|trunc_ln42_10_reg_1536|   16   |
|trunc_ln42_11_reg_1541|   16   |
|trunc_ln42_12_reg_1546|   16   |
|trunc_ln42_13_reg_1551|   16   |
|trunc_ln42_14_reg_1556|   16   |
| trunc_ln42_1_reg_1486|   16   |
| trunc_ln42_2_reg_1491|   16   |
| trunc_ln42_3_reg_1496|   16   |
| trunc_ln42_4_reg_1501|   16   |
| trunc_ln42_5_reg_1506|   16   |
| trunc_ln42_6_reg_1511|   16   |
| trunc_ln42_7_reg_1516|   16   |
| trunc_ln42_8_reg_1521|   16   |
| trunc_ln42_9_reg_1526|   16   |
| trunc_ln42_s_reg_1531|   16   |
|   trunc_ln_reg_1481  |   16   |
+----------------------+--------+
|         Total        |   256  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   28   |    0   |   629  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   256  |    -   |
+-----------+--------+--------+--------+
|   Total   |   28   |   256  |   629  |
+-----------+--------+--------+--------+
