#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x147306840 .scope module, "controller_tb" "controller_tb" 2 2;
 .timescale -9 -12;
v0x14731cff0_0 .net "ALUControl", 1 0, v0x14731acb0_0;  1 drivers
v0x14731d0c0_0 .var "ALUFlags", 3 0;
v0x14731d150_0 .net "ALUSrcA", 1 0, L_0x14731e280;  1 drivers
v0x14731d1e0_0 .net "ALUSrcB", 1 0, L_0x14731e4a0;  1 drivers
v0x14731d270_0 .net "AdrSrc", 0 0, L_0x14731e040;  1 drivers
v0x14731d340_0 .net "IRWrite", 0 0, L_0x14731df20;  1 drivers
v0x14731d3d0_0 .net "ImmSrc", 1 0, L_0x14731e7d0;  1 drivers
v0x14731d4a0_0 .var "Instr", 31 12;
v0x14731d530_0 .net "MemWrite", 0 0, L_0x14731fb50;  1 drivers
v0x14731d640_0 .net "PCWrite", 0 0, L_0x14731fa70;  1 drivers
v0x14731d710_0 .net "RegSrc", 1 0, L_0x14731e8e0;  1 drivers
v0x14731d7e0_0 .net "RegWrite", 0 0, L_0x14731fae0;  1 drivers
v0x14731d8b0_0 .net "ResultSrc", 1 0, L_0x14731e160;  1 drivers
v0x14731d940_0 .var "clk", 0 0;
v0x14731d9d0_0 .var "reset", 0 0;
S_0x1473069b0 .scope module, "dut" "controller" 2 21, 3 1 0, S_0x147306840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0x1473191b0_0 .net "ALUControl", 1 0, v0x14731acb0_0;  alias, 1 drivers
v0x14731c100_0 .net "ALUFlags", 3 0, v0x14731d0c0_0;  1 drivers
v0x14731c1b0_0 .net "ALUSrcA", 1 0, L_0x14731e280;  alias, 1 drivers
v0x14731c2a0_0 .net "ALUSrcB", 1 0, L_0x14731e4a0;  alias, 1 drivers
v0x14731c370_0 .net "AdrSrc", 0 0, L_0x14731e040;  alias, 1 drivers
v0x14731c440_0 .net "FlagW", 1 0, v0x14731b050_0;  1 drivers
v0x14731c510_0 .net "IRWrite", 0 0, L_0x14731df20;  alias, 1 drivers
v0x14731c5e0_0 .net "ImmSrc", 1 0, L_0x14731e7d0;  alias, 1 drivers
v0x14731c670_0 .net "Instr", 31 12, v0x14731d4a0_0;  1 drivers
v0x14731c780_0 .net "MemW", 0 0, L_0x14731dc60;  1 drivers
v0x14731c810_0 .net "MemWrite", 0 0, L_0x14731fb50;  alias, 1 drivers
v0x14731c8a0_0 .net "NextPC", 0 0, L_0x14731da60;  1 drivers
v0x14731c930_0 .net "PCS", 0 0, L_0x14731e760;  1 drivers
v0x14731c9c0_0 .net "PCWrite", 0 0, L_0x14731fa70;  alias, 1 drivers
v0x14731ca50_0 .net "RegSrc", 1 0, L_0x14731e8e0;  alias, 1 drivers
v0x14731cb00_0 .net "RegW", 0 0, L_0x14731dd80;  1 drivers
v0x14731cb90_0 .net "RegWrite", 0 0, L_0x14731fae0;  alias, 1 drivers
v0x14731cd40_0 .net "ResultSrc", 1 0, L_0x14731e160;  alias, 1 drivers
v0x14731cdd0_0 .net "clk", 0 0, v0x14731d940_0;  1 drivers
v0x14731ce60_0 .net "reset", 0 0, v0x14731d9d0_0;  1 drivers
L_0x14731eb40 .part v0x14731d4a0_0, 14, 2;
L_0x14731ec20 .part v0x14731d4a0_0, 8, 6;
L_0x14731ed00 .part v0x14731d4a0_0, 0, 4;
L_0x14731fc10 .part v0x14731d4a0_0, 16, 4;
S_0x147306d10 .scope module, "cl" "condlogic" 3 58, 4 4 0, S_0x1473069b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0x14731ef00 .functor AND 2, v0x14731b050_0, L_0x14731ee60, C4<11>, C4<11>;
L_0x14731f900 .functor AND 1, L_0x14731e760, v0x147316ea0_0, C4<1>, C4<1>;
L_0x14731fa70 .functor OR 1, L_0x14731da60, L_0x14731f900, C4<0>, C4<0>;
L_0x14731fae0 .functor AND 1, L_0x14731dd80, v0x147316ea0_0, C4<1>, C4<1>;
L_0x14731fb50 .functor AND 1, L_0x14731dc60, v0x147316ea0_0, C4<1>, C4<1>;
v0x1473182b0_0 .net "ALUFlags", 3 0, v0x14731d0c0_0;  alias, 1 drivers
v0x147318370_0 .net "Cond", 3 0, L_0x14731fc10;  1 drivers
v0x147318410_0 .net "CondEx", 0 0, v0x147316ea0_0;  1 drivers
v0x1473184e0_0 .net "FlagW", 1 0, v0x14731b050_0;  alias, 1 drivers
v0x147318570_0 .net "FlagWriteCond", 1 0, L_0x14731ef00;  1 drivers
v0x147318640_0 .net "Flags", 3 0, L_0x14731f320;  1 drivers
v0x1473186e0_0 .net "MemW", 0 0, L_0x14731dc60;  alias, 1 drivers
v0x147318770_0 .net "MemWrite", 0 0, L_0x14731fb50;  alias, 1 drivers
v0x147318810_0 .net "NextPC", 0 0, L_0x14731da60;  alias, 1 drivers
v0x147318930_0 .net "PCS", 0 0, L_0x14731e760;  alias, 1 drivers
v0x1473189d0_0 .net "PCWrite", 0 0, L_0x14731fa70;  alias, 1 drivers
v0x147318a70_0 .net "RegW", 0 0, L_0x14731dd80;  alias, 1 drivers
v0x147318b10_0 .net "RegWrite", 0 0, L_0x14731fae0;  alias, 1 drivers
v0x147318bb0_0 .net *"_ivl_0", 1 0, L_0x14731ee60;  1 drivers
v0x147318c60_0 .net *"_ivl_17", 0 0, L_0x14731f900;  1 drivers
v0x147318d10_0 .net "clk", 0 0, v0x14731d940_0;  alias, 1 drivers
v0x147318da0_0 .net "reset", 0 0, v0x14731d9d0_0;  alias, 1 drivers
L_0x14731ee60 .concat [ 1 1 0 0], v0x147316ea0_0, v0x147316ea0_0;
L_0x14731efb0 .part L_0x14731ef00, 1, 1;
L_0x14731f090 .part v0x14731d0c0_0, 2, 2;
L_0x14731f130 .part L_0x14731ef00, 0, 1;
L_0x14731f1d0 .part v0x14731d0c0_0, 0, 2;
L_0x14731f320 .concat8 [ 2 2 0 0], v0x1473180c0_0, v0x1473179d0_0;
S_0x147306fa0 .scope module, "cc" "condcheck" 4 53, 5 1 0, S_0x147306d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x14731f7a0 .functor BUFZ 4, L_0x14731f320, C4<0000>, C4<0000>, C4<0000>;
L_0x14731f810 .functor XNOR 1, L_0x14731f3e0, L_0x14731f680, C4<0>, C4<0>;
v0x147307110_0 .net "Cond", 3 0, L_0x14731fc10;  alias, 1 drivers
v0x147316ea0_0 .var "CondEx", 0 0;
v0x147316f40_0 .net "Flags", 3 0, L_0x14731f320;  alias, 1 drivers
v0x147317000_0 .net *"_ivl_6", 3 0, L_0x14731f7a0;  1 drivers
v0x1473170b0_0 .net "carry", 0 0, L_0x14731f5c0;  1 drivers
v0x147317190_0 .net "ge", 0 0, L_0x14731f810;  1 drivers
v0x147317230_0 .net "neg", 0 0, L_0x14731f3e0;  1 drivers
v0x1473172d0_0 .net "overflow", 0 0, L_0x14731f680;  1 drivers
v0x147317370_0 .net "zero", 0 0, L_0x14731f4c0;  1 drivers
E_0x1473067e0/0 .event edge, v0x147307110_0, v0x147317370_0, v0x1473170b0_0, v0x147317230_0;
E_0x1473067e0/1 .event edge, v0x1473172d0_0, v0x147317190_0;
E_0x1473067e0 .event/or E_0x1473067e0/0, E_0x1473067e0/1;
L_0x14731f3e0 .part L_0x14731f7a0, 3, 1;
L_0x14731f4c0 .part L_0x14731f7a0, 2, 1;
L_0x14731f5c0 .part L_0x14731f7a0, 1, 1;
L_0x14731f680 .part L_0x14731f7a0, 0, 1;
S_0x1473174c0 .scope module, "flagwritereg0" "flopenr" 4 37, 6 1 0, S_0x147306d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x147317680 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000010>;
v0x1473177c0_0 .net "clk", 0 0, v0x14731d940_0;  alias, 1 drivers
v0x147317870_0 .net "d", 1 0, L_0x14731f090;  1 drivers
v0x147317920_0 .net "en", 0 0, L_0x14731efb0;  1 drivers
v0x1473179d0_0 .var "q", 1 0;
v0x147317a80_0 .net "reset", 0 0, v0x14731d9d0_0;  alias, 1 drivers
E_0x147317780 .event posedge, v0x147317a80_0, v0x1473177c0_0;
S_0x147317be0 .scope module, "flagwritereg1" "flopenr" 4 45, 6 1 0, S_0x147306d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x147317da0 .param/l "WIDTH" 0 6 8, +C4<00000000000000000000000000000010>;
v0x147317ed0_0 .net "clk", 0 0, v0x14731d940_0;  alias, 1 drivers
v0x147317f80_0 .net "d", 1 0, L_0x14731f1d0;  1 drivers
v0x147318010_0 .net "en", 0 0, L_0x14731f130;  1 drivers
v0x1473180c0_0 .var "q", 1 0;
v0x147318170_0 .net "reset", 0 0, v0x14731d9d0_0;  alias, 1 drivers
S_0x147318ff0 .scope module, "dec" "decode" 3 38, 7 1 0, S_0x1473069b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0x14731e6f0 .functor AND 1, L_0x14731e650, L_0x14731dd80, C4<1>, C4<1>;
L_0x14731e760 .functor OR 1, L_0x14731e6f0, L_0x14731db80, C4<0>, C4<0>;
L_0x14731e7d0 .functor BUFZ 2, L_0x14731eb40, C4<00>, C4<00>, C4<00>;
v0x14731acb0_0 .var "ALUControl", 1 0;
v0x14731ad40_0 .net "ALUOp", 0 0, L_0x14731e540;  1 drivers
v0x14731add0_0 .net "ALUSrcA", 1 0, L_0x14731e280;  alias, 1 drivers
v0x14731ae60_0 .net "ALUSrcB", 1 0, L_0x14731e4a0;  alias, 1 drivers
v0x14731aef0_0 .net "AdrSrc", 0 0, L_0x14731e040;  alias, 1 drivers
v0x14731afc0_0 .net "Branch", 0 0, L_0x14731db80;  1 drivers
v0x14731b050_0 .var "FlagW", 1 0;
v0x14731b100_0 .net "Funct", 5 0, L_0x14731ec20;  1 drivers
v0x14731b1b0_0 .net "IRWrite", 0 0, L_0x14731df20;  alias, 1 drivers
v0x14731b2e0_0 .net "ImmSrc", 1 0, L_0x14731e7d0;  alias, 1 drivers
v0x14731b370_0 .net "MemW", 0 0, L_0x14731dc60;  alias, 1 drivers
v0x14731b400_0 .net "NextPC", 0 0, L_0x14731da60;  alias, 1 drivers
v0x14731b4d0_0 .net "Op", 1 0, L_0x14731eb40;  1 drivers
v0x14731b560_0 .net "PCS", 0 0, L_0x14731e760;  alias, 1 drivers
v0x14731b5f0_0 .net "Rd", 3 0, L_0x14731ed00;  1 drivers
v0x14731b680_0 .net "RegSrc", 1 0, L_0x14731e8e0;  alias, 1 drivers
v0x14731b710_0 .net "RegW", 0 0, L_0x14731dd80;  alias, 1 drivers
v0x14731b8e0_0 .net "ResultSrc", 1 0, L_0x14731e160;  alias, 1 drivers
L_0x138050010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14731b970_0 .net/2u *"_ivl_0", 3 0, L_0x138050010;  1 drivers
L_0x138050058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x14731ba00_0 .net/2u *"_ivl_12", 1 0, L_0x138050058;  1 drivers
v0x14731ba90_0 .net *"_ivl_14", 0 0, L_0x14731e840;  1 drivers
L_0x1380500a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x14731bb20_0 .net/2u *"_ivl_19", 1 0, L_0x1380500a0;  1 drivers
v0x14731bbb0_0 .net *"_ivl_2", 0 0, L_0x14731e650;  1 drivers
v0x14731bc40_0 .net *"_ivl_21", 0 0, L_0x14731e9e0;  1 drivers
v0x14731bcd0_0 .net *"_ivl_4", 0 0, L_0x14731e6f0;  1 drivers
v0x14731bd70_0 .net "clk", 0 0, v0x14731d940_0;  alias, 1 drivers
v0x14731be80_0 .net "reset", 0 0, v0x14731d9d0_0;  alias, 1 drivers
E_0x147305d90 .event edge, v0x147319e30_0, v0x14731a1d0_0, v0x14731acb0_0;
L_0x14731e650 .cmp/eq 4, L_0x14731ed00, L_0x138050010;
L_0x14731e840 .cmp/eq 2, L_0x14731eb40, L_0x138050058;
L_0x14731e8e0 .concat8 [ 1 1 0 0], L_0x14731e840, L_0x14731e9e0;
L_0x14731e9e0 .cmp/eq 2, L_0x14731eb40, L_0x1380500a0;
S_0x1473193f0 .scope module, "fsm" "mainfsm" 7 43, 8 1 0, S_0x147318ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0x1473195b0 .param/l "ALUWB" 1 8 42, C4<1000>;
P_0x1473195f0 .param/l "BRANCH" 1 8 43, C4<1001>;
P_0x147319630 .param/l "DECODE" 1 8 35, C4<0001>;
P_0x147319670 .param/l "EXECUTEI" 1 8 41, C4<0111>;
P_0x1473196b0 .param/l "EXECUTER" 1 8 40, C4<0110>;
P_0x1473196f0 .param/l "FETCH" 1 8 34, C4<0000>;
P_0x147319730 .param/l "MEMADR" 1 8 36, C4<0010>;
P_0x147319770 .param/l "MEMREAD" 1 8 37, C4<0011>;
P_0x1473197b0 .param/l "MEMWB" 1 8 38, C4<0100>;
P_0x1473197f0 .param/l "MEMWRITE" 1 8 39, C4<0101>;
P_0x147319830 .param/l "UNKNOWN" 1 8 44, C4<1010>;
v0x147319e30_0 .net "ALUOp", 0 0, L_0x14731e540;  alias, 1 drivers
v0x147319ee0_0 .net "ALUSrcA", 1 0, L_0x14731e280;  alias, 1 drivers
v0x147319f90_0 .net "ALUSrcB", 1 0, L_0x14731e4a0;  alias, 1 drivers
v0x14731a050_0 .net "AdrSrc", 0 0, L_0x14731e040;  alias, 1 drivers
v0x14731a0f0_0 .net "Branch", 0 0, L_0x14731db80;  alias, 1 drivers
v0x14731a1d0_0 .net "Funct", 5 0, L_0x14731ec20;  alias, 1 drivers
v0x14731a280_0 .net "IRWrite", 0 0, L_0x14731df20;  alias, 1 drivers
v0x14731a320_0 .net "MemW", 0 0, L_0x14731dc60;  alias, 1 drivers
v0x14731a3b0_0 .net "NextPC", 0 0, L_0x14731da60;  alias, 1 drivers
v0x14731a4e0_0 .net "Op", 1 0, L_0x14731eb40;  alias, 1 drivers
v0x14731a570_0 .net "RegW", 0 0, L_0x14731dd80;  alias, 1 drivers
v0x14731a600_0 .net "ResultSrc", 1 0, L_0x14731e160;  alias, 1 drivers
v0x14731a690_0 .net *"_ivl_12", 12 0, v0x14731a7c0_0;  1 drivers
v0x14731a730_0 .net "clk", 0 0, v0x14731d940_0;  alias, 1 drivers
v0x14731a7c0_0 .var "controls", 12 0;
v0x14731a870_0 .var "nextstate", 3 0;
v0x14731a920_0 .net "reset", 0 0, v0x14731d9d0_0;  alias, 1 drivers
v0x14731aab0_0 .var "state", 3 0;
E_0x147319da0 .event edge, v0x14731aab0_0;
E_0x147319de0 .event edge, v0x14731aab0_0, v0x14731a4e0_0, v0x14731a1d0_0;
L_0x14731da60 .part v0x14731a7c0_0, 12, 1;
L_0x14731db80 .part v0x14731a7c0_0, 11, 1;
L_0x14731dc60 .part v0x14731a7c0_0, 10, 1;
L_0x14731dd80 .part v0x14731a7c0_0, 9, 1;
L_0x14731df20 .part v0x14731a7c0_0, 8, 1;
L_0x14731e040 .part v0x14731a7c0_0, 7, 1;
L_0x14731e160 .part v0x14731a7c0_0, 5, 2;
L_0x14731e280 .part v0x14731a7c0_0, 3, 2;
L_0x14731e4a0 .part v0x14731a7c0_0, 1, 2;
L_0x14731e540 .part v0x14731a7c0_0, 0, 1;
    .scope S_0x1473193f0;
T_0 ;
    %wait E_0x147317780;
    %load/vec4 v0x14731a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14731aab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14731a870_0;
    %assign/vec4 v0x14731aab0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1473193f0;
T_1 ;
    %wait E_0x147319de0;
    %load/vec4 v0x14731aab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x14731a4e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x14731a1d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x14731a1d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14731a870_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1473193f0;
T_2 ;
    %wait E_0x147319da0;
    %load/vec4 v0x14731aab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v0x14731a7c0_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x147318ff0;
T_3 ;
    %wait E_0x147305d90;
    %load/vec4 v0x14731ad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x14731b100_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x14731acb0_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14731acb0_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14731acb0_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14731acb0_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x14731acb0_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x14731b100_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14731b050_0, 4, 1;
    %load/vec4 v0x14731b100_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x14731acb0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x14731acb0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14731b050_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14731acb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14731b050_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1473174c0;
T_4 ;
    %wait E_0x147317780;
    %load/vec4 v0x147317a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1473179d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x147317920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x147317870_0;
    %assign/vec4 v0x1473179d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147317be0;
T_5 ;
    %wait E_0x147317780;
    %load/vec4 v0x147318170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1473180c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x147318010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x147317f80_0;
    %assign/vec4 v0x1473180c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x147306fa0;
T_6 ;
    %wait E_0x1473067e0;
    %load/vec4 v0x147307110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0x147317370_0;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0x147317370_0;
    %inv;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0x1473170b0_0;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0x1473170b0_0;
    %inv;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0x147317230_0;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0x147317230_0;
    %inv;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0x1473172d0_0;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0x1473172d0_0;
    %inv;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0x1473170b0_0;
    %load/vec4 v0x147317370_0;
    %inv;
    %and;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0x1473170b0_0;
    %load/vec4 v0x147317370_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0x147317190_0;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0x147317190_0;
    %inv;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0x147317370_0;
    %inv;
    %load/vec4 v0x147317190_0;
    %and;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0x147317370_0;
    %inv;
    %load/vec4 v0x147317190_0;
    %and;
    %inv;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147316ea0_0, 0, 1;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x147306840;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14731d9d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14731d9d0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x147306840;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14731d940_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14731d940_0, 0;
    %delay 1000, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x147306840;
T_9 ;
    %pushi/vec4 918768, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927747, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 926775, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 923764, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 917557, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 919637, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918872, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 40960, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918840, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 696320, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927749, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918904, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 731223, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 918647, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 940087, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 940290, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 919807, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 958464, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %pushi/vec4 940034, 0, 20;
    %store/vec4 v0x14731d4a0_0, 0, 20;
    %delay 8000, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x147306840;
T_10 ;
    %vpi_call 2 107 "$dumpfile", "arm_control.vcd" {0 0 0};
    %vpi_call 2 108 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopenr.v";
    "decode.v";
    "mainfsm.v";
