// Seed: 2690744669
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6 = id_5;
  wand id_7 = 1'b0;
  tri  id_8 = -1 + 1;
  wire id_9;
  ;
  wire id_10;
endmodule
module module_1 #(
    parameter id_16 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  inout wire _id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_5,
      id_10
  );
  input wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : id_16] id_19;
  ;
  assign id_16   = id_19;
  assign id_8[1] = id_19;
endmodule
