// Seed: 3646664643
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wor id_2
);
  always @(-1) @(*);
  assign module_2._id_3 = 0;
  wire id_4;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd69
) (
    input tri0 _id_0,
    output supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    output wand id_4,
    input uwire id_5,
    input supply0 id_6
);
  logic [7:0] id_8 = id_8[id_0!==-1];
  module_0 modCall_1 (
      id_5,
      id_1,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd3,
    parameter id_3 = 32'd72
) (
    output wor  id_0,
    input  wand _id_1,
    input  wand id_2,
    output tri0 _id_3
);
  logic [id_3 : id_1] id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
endmodule
