<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | Electrical Engineering Portfolio</title>
    <meta name="description" content="The professional portfolio of Edidi Sai Anant, an Electrical Engineering Master's candidate specializing in semiconductor processes and IC design.">
    <link rel="stylesheet" href="style.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;400;600;700&family=Fira+Code:wght@400;500&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css" integrity="sha512-DTOQO9RWCH3ppGqcWaEA1BIZOC6xxalwEsw9c2QQeAIftl+Vegovlnee1c9QX4TctnWMn13TZye+giMm8e2LwA==" crossorigin="anonymous" referrerpolicy="no-referrer" />
</head>
<body>
    <div id="loader" class="loader">
        <div class="loader__text">
            <span>SYNTHESIZING</span>
            <div class="loader__dots">
                <div class="dot"></div>
                <div class="dot"></div>
                <div class="dot"></div>
            </div>
        </div>
    </div>

    <main id="main-content">
        <section id="hero" class="hero-section">
            <div class="hero-section__content">
                [cite_start]<h1 class="fade-in">Edidi Sai Anant [cite: 2]</h1>
                [cite_start]<p class="fade-in">Electrical Engineering Master's Candidate [cite: 6]</p>
                <div class="hero-section__social-links fade-in">
                    <a href="mailto:esanant@u.nus.edu" aria-label="Email"><i class="fas fa-envelope"></i></a>
                    <a href="https://linkedin.com/in/sai-anant" target="_blank" rel="noopener noreferrer" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
                    <a href="https://github.com/" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><i class="fab fa-github"></i></a>
                </div>
                 <a href="#about" class="hero-section__scroll-prompt" aria-label="Scroll to about section">
                    <i class="fas fa-chevron-down"></i>
                </a>
            </div>
        </section>

        <section id="about" class="content-section">
            <h2 class="content-section__title">01. About Me</h2>
            <div class="about-section__container">
                [cite_start]<p>Electrical Engineering Master's candidate with a robust foundation in semiconductor processes and IC design, built on a comprehensive academic background and hands-on experience[cite: 6]. [cite_start]Keen on exploring diverse opportunities within the Semiconductor industry to further enhance and apply this foundational knowledge[cite: 7].</p>
                [cite_start]<p>Driven by a passion for innovation and equipped with analytical and technical skills, I am committed to contributing to a collaborative team environment[cite: 8]. [cite_start]My core strengths are reliability, patience, and being a collaborative team player[cite: 9].</p>
            </div>
        </section>

        <section id="education" class="content-section">
            <h2 class="content-section__title">02. Education</h2>
            <div class="education-section__container">
                <div class="education-entry">
                    <img src="https://i.imgur.com/3qg8Y3F.png" alt="National University of Singapore Logo" class="education-entry__logo">
                    <div class="education-entry__details">
                        [cite_start]<h3>Master of Science, Electrical Engineering [cite: 11]</h3>
                        [cite_start]<h4>National University of Singapore <span class="date">(08/2023 - 06/2025) [cite: 44]</span></h4>
                        [cite_start]<p class="tech-stack">Relevant Courses: VLSI Digital Circuit Design [cite: 12] [cite_start]• Memory Technologies [cite: 13] [cite_start]• Embedded Hardware System Design [cite: 14]</p>
                    </div>
                </div>
                <div class="education-entry">
                    <img src="https://i.imgur.com/sPA79s8.png" alt="SRM Institute of Science and Technology Logo" class="education-entry__logo">
                     <div class="education-entry__details">
                        [cite_start]<h3>Bachelor of Technology, Electronics and Communication Engineering [cite: 22]</h3>
                        [cite_start]<h4>SRM Institute of Science and Technology <span class="date">(06/2019 - 07/2023) [cite: 45]</span></h4>
                        [cite_start]<p class="tech-stack">Relevant Courses: Semiconductor Device Modelling [cite: 25] [cite_start]• VLSI Design [cite: 29] [cite_start]• ARM-Based Embedded System Design [cite: 30]</p>
                    </div>
                </div>
            </div>
        </section>

        <section id="experience" class="content-section">
            <h2 class="content-section__title">03. Experience</h2>
            <div class="card-container">
                <figure class="card" tabindex="0">
                    <div class="card__inner">
                        <div class="card__front">
                            <i class="fas fa-chalkboard-teacher card__icon"></i>
                            [cite_start]<figcaption>Graduate Assistant [cite: 15]</figcaption>
                            <p>National University of Singapore</p>
                            [cite_start]<p class="tech-stack">Microcontroller Programming [cite: 17] [cite_start]• Computer Architecture [cite: 18]</p>
                        </div>
                        <div class="card__back">
                            <h3>Graduate Assistant (Part-time)</h3>
                            <h4>Aug 2024 - Present</h4>
                            <ul>
                                [cite_start]<li>Oversaw lab sessions for EE2028 Microcontroller Programming and CG3207 Computer Architecture[cite: 16, 17, 18].</li>
                                [cite_start]<li>Provided guidance on lab work and collaborated with faculty to overhaul materials[cite: 19, 20].</li>
                            </ul>
                        </div>
                    </div>
                </figure>
                <figure class="card" tabindex="0">
                    <div class="card__inner">
                        <div class="card__front">
                             <img src="https://i.imgur.com/Gv98K2n.png" alt="Maven Silicon Logo" class="card__logo">
                            [cite_start]<figcaption>Project Intern [cite: 32]</figcaption>
                            <p>Maven Silicon</p>
                            <p class="tech-stack">Verilog HDL • RTL Design • RTL Synthesis</p>
                        </div>
                        <div class="card__back">
                            <h3>Project Intern</h3>
                            [cite_start]<h4>Dec 2022 - Jan 2023 [cite: 47]</h4>
                            <ul>
                                [cite_start]<li>Designed an AHB to APB bridge for seamless communication between bus protocols[cite: 34].</li>
                                [cite_start]<li>Advanced proficiency in writing robust, functional RTL code in Verilog HDL[cite: 37].</li>
                                [cite_start]<li>Interpreted RTL descriptions into gate-level schematics, refining design for reliability[cite: 38].</li>
                            </ul>
                        </div>
                    </div>
                </figure>
                 <figure class="card" tabindex="0">
                    <div class="card__inner">
                        <div class="card__front">
                            <img src="https://i.imgur.com/sFExy5H.png" alt="Sandeepani Logo" class="card__logo">
                            [cite_start]<figcaption>Intern [cite: 40]</figcaption>
                            <p>Sandeepani School of ESD</p>
                            [cite_start]<p class="tech-stack">SystemVerilog • Questa Sim • Functional Verification [cite: 43]</p>
                        </div>
                        <div class="card__back">
                            <h3>Intern</h3>
                            [cite_start]<h4>Jun 2022 - Jul 2022 [cite: 48]</h4>
                            <ul>
                                [cite_start]<li>Collaborated on the development and meticulous verification of a UART protocol using Verilog[cite: 41].</li>
                                [cite_start]<li>Executed in-depth functional verification of a Half Adder utilizing SystemVerilog[cite: 42].</li>
                            </ul>
                        </div>
                    </div>
                </figure>
            </div>
        </section>

        <section id="projects" class="content-section">
            <h2 class="content-section__title">04. Projects</h2>
             <div class="card-container">
                <figure class="card" tabindex="0">
                    <div class="card__inner">
                        <div class="card__front">
                            <i class="fas fa-microchip card__icon"></i>
                            [cite_start]<figcaption>FPGA Hardware Accelerator [cite: 63]</figcaption>
                            <p>MLP Neural Network</p>
                            [cite_start]<p class="tech-stack">Xilinx Zynq-7000 • Verilog • HLS • Pipelining [cite: 64, 66]</p>
                        </div>
                        <div class="card__back">
                            <h3>FPGA Hardware Accelerator for MLP</h3>
                            [cite_start]<p>Developed a hardware accelerator on the Xilinx Zynq-7000 FPGA to improve MLP neural network inference[cite: 64]. [cite_start]Implemented designs in software, HLS, and Verilog, utilizing pipelining, loop unrolling, and array partitioning to achieve significant speed and efficiency gains[cite: 65, 66].</p>
                        </div>
                    </div>
                </figure>
                <figure class="card" tabindex="0">
                    <div class="card__inner">
                        <div class="card__front">
                            <i class="fas fa-memory card__icon"></i>
                            [cite_start]<figcaption>In-Memory Compute Circuit [cite: 67]</figcaption>
                            <p>Neural Network Acceleration</p>
                            [cite_start]<p class="tech-stack">NeuroSim • MuMax3 • PyTorch • Quantization [cite: 68, 69, 70]</p>
                        </div>
                        <div class="card__back">
                            <h3>In-Memory Compute Circuit</h3>
                            [cite_start]<p>Designed an in-memory compute circuit using NeuroSim and MuMax3 to accelerate neural network computations[cite: 68]. [cite_start]Focused on quantization and optimisation techniques to boost accuracy and efficiency, conducting simulations in PyTorch to analyze model performance[cite: 69, 70].</p>
                        </div>
                    </div>
                </figure>
                <figure class="card" tabindex="0">
                    <div class="card__inner">
                        <div class="card__front">
                            <i class="fas fa-sitemap card__icon"></i>
                            [cite_start]<figcaption>VLSI Interconnect Modelling [cite: 56]</figcaption>
                            <p>Modelling and Simulation</p>
                             [cite_start]<p class="tech-stack">Cadence Virtuoso • Elmore RC • 45nm [cite: 57]</p>
                        </div>
                        <div class="card__back">
                            <h3>VLSI Interconnect Modelling</h3>
                            [cite_start]<p>Optimized processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm technology[cite: 57]. [cite_start]This project combined theory with practice to address VLSI design challenges like signal integrity and system performance[cite: 58, 59].</p>
                        </div>
                    </div>
                </figure>
            </div>
        </section>

        <section id="publications" class="content-section">
            <h2 class="content-section__title">05. Publications & Patents</h2>
            <div class="publication-container">
                <div class="publication-entry">
                    <i class="far fa-file-alt publication-entry__icon"></i>
                    <div class="publication-entry__details">
                        <h3>A SYSTEM FOR CONTROLLING AN AUTONOMOUS VEHICLE AND A METHOD THEREOF</h3>
                        <p><strong>Patent:</strong> An intelligent system for autonomous vehicles that detects driver medical distress and responds automatically to ensure safety. <a href="#" class="publication-entry__link">202341043496 &bull; Issued Mar 28, 2025</a></p>
                    </div>
                </div>
                <div class="publication-entry">
                    <i class="far fa-newspaper publication-entry__icon"></i>
                    <div class="publication-entry__details">
                        [cite_start]<h3>Improving Data Integrity with Reversible Logic-based Error Detection and Correction Module on AHB-APB Bridge [cite: 50, 52]</h3>
                        <p><strong>Publication:</strong> <a href="#" class="publication-entry__link">IEEE &bull; Jun 1, 2023</a></p>
                    </div>
                </div>
                 <div class="publication-entry">
                    <i class="far fa-newspaper publication-entry__icon"></i>
                    <div class="publication-entry__details">
                        [cite_start]<h3>A Survey on Affordable Internet of Things(IoT) Enabled Healthcare Systems [cite: 53]</h3>
                        <p><strong>Publication:</strong> <a href="#" class="publication-entry__link">Grenze Scientific Society &bull; Jul 25, 2022</a></p>
                    </div>
                </div>
            </div>
        </section>

        <section id="certifications" class="content-section">
            <h2 class="content-section__title">06. Certifications</h2>
            <div class="cert-grid">
                [cite_start]<div class="cert-grid__item">Building a RISC-V CPU Core [cite: 79]<span class="issuer"> - edX/Linux Foundation</span></div>
                [cite_start]<div class="cert-grid__item">Embedded Systems Essentials with Arm [cite: 80]<span class="issuer"> - edX/ARM</span></div>
                [cite_start]<div class="cert-grid__item">PCB Design [cite: 75]<span class="issuer"> - Internshala</span></div>
                [cite_start]<div class="cert-grid__item">Python for Data Science, AI & Development [cite: 73]<span class="issuer"> - Coursera/IBM</span></div>
                [cite_start]<div class="cert-grid__item">Introduction to IoT [cite: 73]<span class="issuer"> - Cisco</span></div>
                [cite_start]<div class="cert-grid__item">Business Considerations for 5G [cite: 76]<span class="issuer"> - edX/Linux</span></div>
            </div>
        </section>

        <section id="skills" class="content-section">
            <h2 class="content-section__title">07. Technical Skills</h2>
            <div class="skills-container">
                <div class="skill-category">
                    <h3 class="skill-category__title">EDA Tools</h3>
                    <ul class="skill-category__list">
                        [cite_start]<li>Cadence Virtuoso [cite: 82]</li>
                        [cite_start]<li>Xilinx Vivado [cite: 82]</li>
                        [cite_start]<li>Questa Sim [cite: 82]</li>
                        [cite_start]<li>Xilinx Vitis [cite: 84]</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3 class="skill-category__title">HDLs</h3>
                    <ul class="skill-category__list">
                        [cite_start]<li>Verilog [cite: 83]</li>
                        [cite_start]<li>SystemVerilog [cite: 83]</li>
                        [cite_start]<li>HLS [cite: 83]</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3 class="skill-category__title">Programming</h3>
                     <ul class="skill-category__list">
                        [cite_start]<li>Python [cite: 82]</li>
                        [cite_start]<li>C++ [cite: 82]</li>
                        [cite_start]<li>LaTeX [cite: 85]</li>
                    </ul>
                </div>
                <div class="skill-category">
                    <h3 class="skill-category__title">Embedded Systems</h3>
                     <ul class="skill-category__list">
                        [cite_start]<li>Arduino & NodeMCU [cite: 82]</li>
                        [cite_start]<li>Raspberry Pi [cite: 82]</li>
                        [cite_start]<li>Autodesk Eagle (PCB) [cite: 83]</li>
                    </ul>
                </div>
            </div>
            <footer>
                <p>Designed & Built by Gemini. Inspired by the work of Edidi Sai Anant.</p>
            </footer>
        </section>
    </main>

    <script src="script.js"></script>
</body>
</html>
