{
  "module_name": "jsm_cls.c",
  "hash_id": "2fafa6c8db6f28c8b398ea6e794ad0960baf1fe13e15493ebfc21ea8b5e652ba",
  "original_prompt": "Ingested from linux-6.6.14/drivers/tty/serial/jsm/jsm_cls.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\t \n#include <linux/io.h>\t\t \n#include <linux/serial.h>\t \n#include <linux/serial_reg.h>\t \n#include <linux/pci.h>\n#include <linux/tty.h>\n\n#include \"jsm.h\"\t \n\nstatic struct {\n\tunsigned int rate;\n\tunsigned int cflag;\n} baud_rates[] = {\n\t{ 921600, B921600 },\n\t{ 460800, B460800 },\n\t{ 230400, B230400 },\n\t{ 115200, B115200 },\n\t{  57600, B57600  },\n\t{  38400, B38400  },\n\t{  19200, B19200  },\n\t{   9600, B9600   },\n\t{   4800, B4800   },\n\t{   2400, B2400   },\n\t{   1200, B1200   },\n\t{    600, B600    },\n\t{    300, B300    },\n\t{    200, B200    },\n\t{    150, B150    },\n\t{    134, B134    },\n\t{    110, B110    },\n\t{     75, B75     },\n\t{     50, B50     },\n};\n\nstatic void cls_set_cts_flow_control(struct jsm_channel *ch)\n{\n\tu8 lcrb = readb(&ch->ch_cls_uart->lcr);\n\tu8 ier = readb(&ch->ch_cls_uart->ier);\n\tu8 isr_fcr = 0;\n\n\t \n\twriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\n\n\tisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t \n\tisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_CTSDSR);\n\tisr_fcr &= ~(UART_EXAR654_EFR_IXON);\n\n\twriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\n\n\t \n\twriteb(lcrb, &ch->ch_cls_uart->lcr);\n\n\t \n\tier |= (UART_EXAR654_IER_CTSDSR);\n\tier &= ~(UART_EXAR654_IER_XOFF);\n\twriteb(ier, &ch->ch_cls_uart->ier);\n\n\t \n\twriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\n\n\twriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_56 |\n\t\tUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\n\t\t&ch->ch_cls_uart->isr_fcr);\n\n\tch->ch_t_tlevel = 16;\n}\n\nstatic void cls_set_ixon_flow_control(struct jsm_channel *ch)\n{\n\tu8 lcrb = readb(&ch->ch_cls_uart->lcr);\n\tu8 ier = readb(&ch->ch_cls_uart->ier);\n\tu8 isr_fcr = 0;\n\n\t \n\twriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\n\n\tisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t \n\tisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_IXON);\n\tisr_fcr &= ~(UART_EXAR654_EFR_CTSDSR);\n\n\twriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\n\n\t \n\twriteb(ch->ch_startc, &ch->ch_cls_uart->mcr);\n\twriteb(0, &ch->ch_cls_uart->lsr);\n\twriteb(ch->ch_stopc, &ch->ch_cls_uart->msr);\n\twriteb(0, &ch->ch_cls_uart->spr);\n\n\t \n\twriteb(lcrb, &ch->ch_cls_uart->lcr);\n\n\t \n\tier &= ~(UART_EXAR654_IER_CTSDSR);\n\tier |= (UART_EXAR654_IER_XOFF);\n\twriteb(ier, &ch->ch_cls_uart->ier);\n\n\t \n\twriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\n\n\twriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\n\t\tUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\n\t\t&ch->ch_cls_uart->isr_fcr);\n}\n\nstatic void cls_set_no_output_flow_control(struct jsm_channel *ch)\n{\n\tu8 lcrb = readb(&ch->ch_cls_uart->lcr);\n\tu8 ier = readb(&ch->ch_cls_uart->ier);\n\tu8 isr_fcr = 0;\n\n\t \n\twriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\n\n\tisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t \n\tisr_fcr |= (UART_EXAR654_EFR_ECB);\n\tisr_fcr &= ~(UART_EXAR654_EFR_CTSDSR | UART_EXAR654_EFR_IXON);\n\n\twriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\n\n\t \n\twriteb(lcrb, &ch->ch_cls_uart->lcr);\n\n\t \n\tier &= ~(UART_EXAR654_IER_CTSDSR);\n\tier &= ~(UART_EXAR654_IER_XOFF);\n\twriteb(ier, &ch->ch_cls_uart->ier);\n\n\t \n\twriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\n\n\twriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\n\t\tUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\n\t\t&ch->ch_cls_uart->isr_fcr);\n\n\tch->ch_r_watermark = 0;\n\tch->ch_t_tlevel = 16;\n\tch->ch_r_tlevel = 16;\n}\n\nstatic void cls_set_rts_flow_control(struct jsm_channel *ch)\n{\n\tu8 lcrb = readb(&ch->ch_cls_uart->lcr);\n\tu8 ier = readb(&ch->ch_cls_uart->ier);\n\tu8 isr_fcr = 0;\n\n\t \n\twriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\n\n\tisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t \n\tisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_RTSDTR);\n\tisr_fcr &= ~(UART_EXAR654_EFR_IXOFF);\n\n\twriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\n\n\t \n\twriteb(lcrb, &ch->ch_cls_uart->lcr);\n\n\t \n\tier |= (UART_EXAR654_IER_RTSDTR);\n\twriteb(ier, &ch->ch_cls_uart->ier);\n\n\t \n\twriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\n\n\twriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_56 |\n\t\tUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\n\t\t&ch->ch_cls_uart->isr_fcr);\n\n\tch->ch_r_watermark = 4;\n\tch->ch_r_tlevel = 8;\n}\n\nstatic void cls_set_ixoff_flow_control(struct jsm_channel *ch)\n{\n\tu8 lcrb = readb(&ch->ch_cls_uart->lcr);\n\tu8 ier = readb(&ch->ch_cls_uart->ier);\n\tu8 isr_fcr = 0;\n\n\t \n\twriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\n\n\tisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t \n\tisr_fcr |= (UART_EXAR654_EFR_ECB | UART_EXAR654_EFR_IXOFF);\n\tisr_fcr &= ~(UART_EXAR654_EFR_RTSDTR);\n\n\twriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\n\n\t \n\twriteb(ch->ch_startc, &ch->ch_cls_uart->mcr);\n\twriteb(0, &ch->ch_cls_uart->lsr);\n\twriteb(ch->ch_stopc, &ch->ch_cls_uart->msr);\n\twriteb(0, &ch->ch_cls_uart->spr);\n\n\t \n\twriteb(lcrb, &ch->ch_cls_uart->lcr);\n\n\t \n\tier &= ~(UART_EXAR654_IER_RTSDTR);\n\twriteb(ier, &ch->ch_cls_uart->ier);\n\n\t \n\twriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\n\n\twriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\n\t\tUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\n\t\t&ch->ch_cls_uart->isr_fcr);\n}\n\nstatic void cls_set_no_input_flow_control(struct jsm_channel *ch)\n{\n\tu8 lcrb = readb(&ch->ch_cls_uart->lcr);\n\tu8 ier = readb(&ch->ch_cls_uart->ier);\n\tu8 isr_fcr = 0;\n\n\t \n\twriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\n\n\tisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t \n\tisr_fcr |= (UART_EXAR654_EFR_ECB);\n\tisr_fcr &= ~(UART_EXAR654_EFR_RTSDTR | UART_EXAR654_EFR_IXOFF);\n\n\twriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\n\n\t \n\twriteb(lcrb, &ch->ch_cls_uart->lcr);\n\n\t \n\tier &= ~(UART_EXAR654_IER_RTSDTR);\n\twriteb(ier, &ch->ch_cls_uart->ier);\n\n\t \n\twriteb((UART_FCR_ENABLE_FIFO), &ch->ch_cls_uart->isr_fcr);\n\n\twriteb((UART_FCR_ENABLE_FIFO | UART_16654_FCR_RXTRIGGER_16 |\n\t\tUART_16654_FCR_TXTRIGGER_16 | UART_FCR_CLEAR_RCVR),\n\t\t&ch->ch_cls_uart->isr_fcr);\n\n\tch->ch_t_tlevel = 16;\n\tch->ch_r_tlevel = 16;\n}\n\n \nstatic void cls_clear_break(struct jsm_channel *ch)\n{\n\tunsigned long lock_flags;\n\n\tspin_lock_irqsave(&ch->ch_lock, lock_flags);\n\n\t \n\tif (ch->ch_flags & CH_BREAK_SENDING) {\n\t\tu8 temp = readb(&ch->ch_cls_uart->lcr);\n\n\t\twriteb((temp & ~UART_LCR_SBC), &ch->ch_cls_uart->lcr);\n\n\t\tch->ch_flags &= ~(CH_BREAK_SENDING);\n\t\tjsm_dbg(IOCTL, &ch->ch_bd->pci_dev,\n\t\t\t\"clear break Finishing UART_LCR_SBC! finished: %lx\\n\",\n\t\t\tjiffies);\n\t}\n\tspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\n}\n\nstatic void cls_disable_receiver(struct jsm_channel *ch)\n{\n\tu8 tmp = readb(&ch->ch_cls_uart->ier);\n\n\ttmp &= ~(UART_IER_RDI);\n\twriteb(tmp, &ch->ch_cls_uart->ier);\n}\n\nstatic void cls_enable_receiver(struct jsm_channel *ch)\n{\n\tu8 tmp = readb(&ch->ch_cls_uart->ier);\n\n\ttmp |= (UART_IER_RDI);\n\twriteb(tmp, &ch->ch_cls_uart->ier);\n}\n\n \nstatic void cls_assert_modem_signals(struct jsm_channel *ch)\n{\n\tif (!ch)\n\t\treturn;\n\n\twriteb(ch->ch_mostat, &ch->ch_cls_uart->mcr);\n}\n\nstatic void cls_copy_data_from_uart_to_queue(struct jsm_channel *ch)\n{\n\tint qleft = 0;\n\tu8 linestatus;\n\tu8 error_mask = 0;\n\tu16 head;\n\tu16 tail;\n\tunsigned long flags;\n\n\tif (!ch)\n\t\treturn;\n\n\tspin_lock_irqsave(&ch->ch_lock, flags);\n\n\t \n\thead = ch->ch_r_head & RQUEUEMASK;\n\ttail = ch->ch_r_tail & RQUEUEMASK;\n\n\tch->ch_cached_lsr = 0;\n\n\t \n\tqleft = tail - head - 1;\n\tif (qleft < 0)\n\t\tqleft += RQUEUEMASK + 1;\n\n\t \n\tif (ch->ch_c_iflag & IGNBRK)\n\t\terror_mask |= UART_LSR_BI;\n\n\twhile (1) {\n\t\t \n\t\tlinestatus = readb(&ch->ch_cls_uart->lsr);\n\n\t\t \n\t\tif (!(linestatus & UART_LSR_DR))\n\t\t\tbreak;\n\n\t\t \n\t\tif (linestatus & error_mask)  {\n\t\t\tlinestatus = 0;\n\t\t\treadb(&ch->ch_cls_uart->txrx);\n\t\t\tcontinue;\n\t\t}\n\n\t\t \n\t\twhile (qleft < 1) {\n\t\t\ttail = (tail + 1) & RQUEUEMASK;\n\t\t\tch->ch_r_tail = tail;\n\t\t\tch->ch_err_overrun++;\n\t\t\tqleft++;\n\t\t}\n\n\t\tch->ch_equeue[head] = linestatus & (UART_LSR_BI | UART_LSR_PE\n\t\t\t\t\t\t\t\t | UART_LSR_FE);\n\t\tch->ch_rqueue[head] = readb(&ch->ch_cls_uart->txrx);\n\n\t\tqleft--;\n\n\t\tif (ch->ch_equeue[head] & UART_LSR_PE)\n\t\t\tch->ch_err_parity++;\n\t\tif (ch->ch_equeue[head] & UART_LSR_BI)\n\t\t\tch->ch_err_break++;\n\t\tif (ch->ch_equeue[head] & UART_LSR_FE)\n\t\t\tch->ch_err_frame++;\n\n\t\t \n\t\thead = (head + 1) & RQUEUEMASK;\n\t\tch->ch_rxcount++;\n\t}\n\n\t \n\tch->ch_r_head = head & RQUEUEMASK;\n\tch->ch_e_head = head & EQUEUEMASK;\n\n\tspin_unlock_irqrestore(&ch->ch_lock, flags);\n}\n\nstatic void cls_copy_data_from_queue_to_uart(struct jsm_channel *ch)\n{\n\tu16 tail;\n\tint n;\n\tint qlen;\n\tu32 len_written = 0;\n\tstruct circ_buf *circ;\n\n\tif (!ch)\n\t\treturn;\n\n\tcirc = &ch->uart_port.state->xmit;\n\n\t \n\tif (uart_circ_empty(circ))\n\t\treturn;\n\n\t \n\tif ((ch->ch_flags & CH_STOP) || (ch->ch_flags & CH_BREAK_SENDING))\n\t\treturn;\n\n\t \n\tif (!(ch->ch_flags & (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM)))\n\t\treturn;\n\n\tn = 32;\n\n\t \n\ttail = circ->tail & (UART_XMIT_SIZE - 1);\n\tqlen = uart_circ_chars_pending(circ);\n\n\t \n\tn = min(n, qlen);\n\n\twhile (n > 0) {\n\t\twriteb(circ->buf[tail], &ch->ch_cls_uart->txrx);\n\t\ttail = (tail + 1) & (UART_XMIT_SIZE - 1);\n\t\tn--;\n\t\tch->ch_txcount++;\n\t\tlen_written++;\n\t}\n\n\t \n\tcirc->tail = tail & (UART_XMIT_SIZE - 1);\n\n\tif (len_written > ch->ch_t_tlevel)\n\t\tch->ch_flags &= ~(CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\n\n\tif (uart_circ_empty(circ))\n\t\tuart_write_wakeup(&ch->uart_port);\n}\n\nstatic void cls_parse_modem(struct jsm_channel *ch, u8 signals)\n{\n\tu8 msignals = signals;\n\n\tjsm_dbg(MSIGS, &ch->ch_bd->pci_dev,\n\t\t\"neo_parse_modem: port: %d msignals: %x\\n\",\n\t\tch->ch_portnum, msignals);\n\n\t \n\tmsignals &= 0xf8;\n\n\tif (msignals & UART_MSR_DDCD)\n\t\tuart_handle_dcd_change(&ch->uart_port, msignals & UART_MSR_DCD);\n\tif (msignals & UART_MSR_DDSR)\n\t\tuart_handle_dcd_change(&ch->uart_port, msignals & UART_MSR_CTS);\n\n\tif (msignals & UART_MSR_DCD)\n\t\tch->ch_mistat |= UART_MSR_DCD;\n\telse\n\t\tch->ch_mistat &= ~UART_MSR_DCD;\n\n\tif (msignals & UART_MSR_DSR)\n\t\tch->ch_mistat |= UART_MSR_DSR;\n\telse\n\t\tch->ch_mistat &= ~UART_MSR_DSR;\n\n\tif (msignals & UART_MSR_RI)\n\t\tch->ch_mistat |= UART_MSR_RI;\n\telse\n\t\tch->ch_mistat &= ~UART_MSR_RI;\n\n\tif (msignals & UART_MSR_CTS)\n\t\tch->ch_mistat |= UART_MSR_CTS;\n\telse\n\t\tch->ch_mistat &= ~UART_MSR_CTS;\n\n\tjsm_dbg(MSIGS, &ch->ch_bd->pci_dev,\n\t\t\"Port: %d DTR: %d RTS: %d CTS: %d DSR: %d \" \"RI: %d CD: %d\\n\",\n\t\tch->ch_portnum,\n\t\t!!((ch->ch_mistat | ch->ch_mostat) & UART_MCR_DTR),\n\t\t!!((ch->ch_mistat | ch->ch_mostat) & UART_MCR_RTS),\n\t\t!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_CTS),\n\t\t!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_DSR),\n\t\t!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_RI),\n\t\t!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_DCD));\n}\n\n \nstatic inline void cls_parse_isr(struct jsm_board *brd, uint port)\n{\n\tstruct jsm_channel *ch;\n\tu8 isr = 0;\n\tunsigned long flags;\n\n\t \n\n\tif (port >= brd->nasync)\n\t\treturn;\n\n\tch = brd->channels[port];\n\tif (!ch)\n\t\treturn;\n\n\t \n\twhile (1) {\n\t\tisr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t\t \n\t\tif (isr & UART_IIR_NO_INT)\n\t\t\tbreak;\n\n\t\t \n\t\tif (isr & (UART_IIR_RDI | UART_IIR_RDI_TIMEOUT)) {\n\t\t\t \n\t\t\tcls_copy_data_from_uart_to_queue(ch);\n\t\t\tjsm_check_queue_flow_control(ch);\n\t\t}\n\n\t\t \n\t\tif (isr & UART_IIR_THRI) {\n\t\t\t \n\t\t\tspin_lock_irqsave(&ch->ch_lock, flags);\n\t\t\tch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\n\t\t\tspin_unlock_irqrestore(&ch->ch_lock, flags);\n\t\t\tcls_copy_data_from_queue_to_uart(ch);\n\t\t}\n\n\t\t \n\n\t\t \n\t\tcls_parse_modem(ch, readb(&ch->ch_cls_uart->msr));\n\t}\n}\n\n \nstatic void cls_flush_uart_write(struct jsm_channel *ch)\n{\n\tu8 tmp = 0;\n\tu8 i = 0;\n\n\tif (!ch)\n\t\treturn;\n\n\twriteb((UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_XMIT),\n\t\t\t\t\t\t&ch->ch_cls_uart->isr_fcr);\n\n\tfor (i = 0; i < 10; i++) {\n\t\t \n\t\ttmp = readb(&ch->ch_cls_uart->isr_fcr);\n\t\tif (tmp & UART_FCR_CLEAR_XMIT) {\n\t\t\tjsm_dbg(IOCTL, &ch->ch_bd->pci_dev,\n\t\t\t\t\"Still flushing TX UART... i: %d\\n\", i);\n\t\t\tudelay(10);\n\t\t} else\n\t\t\tbreak;\n\t}\n\n\tch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\n}\n\n \nstatic void cls_flush_uart_read(struct jsm_channel *ch)\n{\n\tif (!ch)\n\t\treturn;\n\n\t \n\n\tudelay(10);\n}\n\nstatic void cls_send_start_character(struct jsm_channel *ch)\n{\n\tif (!ch)\n\t\treturn;\n\n\tif (ch->ch_startc != __DISABLED_CHAR) {\n\t\tch->ch_xon_sends++;\n\t\twriteb(ch->ch_startc, &ch->ch_cls_uart->txrx);\n\t}\n}\n\nstatic void cls_send_stop_character(struct jsm_channel *ch)\n{\n\tif (!ch)\n\t\treturn;\n\n\tif (ch->ch_stopc != __DISABLED_CHAR) {\n\t\tch->ch_xoff_sends++;\n\t\twriteb(ch->ch_stopc, &ch->ch_cls_uart->txrx);\n\t}\n}\n\n \nstatic void cls_param(struct jsm_channel *ch)\n{\n\tu8 lcr = 0;\n\tu8 uart_lcr = 0;\n\tu8 ier = 0;\n\tu32 baud = 9600;\n\tint quot = 0;\n\tstruct jsm_board *bd;\n\tint i;\n\tunsigned int cflag;\n\n\tbd = ch->ch_bd;\n\tif (!bd)\n\t\treturn;\n\n\t \n\tif ((ch->ch_c_cflag & CBAUD) == B0) {\n\t\tch->ch_r_head = 0;\n\t\tch->ch_r_tail = 0;\n\t\tch->ch_e_head = 0;\n\t\tch->ch_e_tail = 0;\n\n\t\tcls_flush_uart_write(ch);\n\t\tcls_flush_uart_read(ch);\n\n\t\t \n\t\tch->ch_flags |= (CH_BAUD0);\n\t\tch->ch_mostat &= ~(UART_MCR_RTS | UART_MCR_DTR);\n\t\tcls_assert_modem_signals(ch);\n\t\treturn;\n\t}\n\n\tcflag = C_BAUD(ch->uart_port.state->port.tty);\n\tbaud = 9600;\n\tfor (i = 0; i < ARRAY_SIZE(baud_rates); i++) {\n\t\tif (baud_rates[i].cflag == cflag) {\n\t\t\tbaud = baud_rates[i].rate;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (ch->ch_flags & CH_BAUD0)\n\t\tch->ch_flags &= ~(CH_BAUD0);\n\n\tif (ch->ch_c_cflag & PARENB)\n\t\tlcr |= UART_LCR_PARITY;\n\n\tif (!(ch->ch_c_cflag & PARODD))\n\t\tlcr |= UART_LCR_EPAR;\n\n\tif (ch->ch_c_cflag & CMSPAR)\n\t\tlcr |= UART_LCR_SPAR;\n\n\tif (ch->ch_c_cflag & CSTOPB)\n\t\tlcr |= UART_LCR_STOP;\n\n\tlcr |= UART_LCR_WLEN(tty_get_char_size(ch->ch_c_cflag));\n\n\tier = readb(&ch->ch_cls_uart->ier);\n\tuart_lcr = readb(&ch->ch_cls_uart->lcr);\n\n\tquot = ch->ch_bd->bd_dividend / baud;\n\n\tif (quot != 0) {\n\t\twriteb(UART_LCR_DLAB, &ch->ch_cls_uart->lcr);\n\t\twriteb((quot & 0xff), &ch->ch_cls_uart->txrx);\n\t\twriteb((quot >> 8), &ch->ch_cls_uart->ier);\n\t\twriteb(lcr, &ch->ch_cls_uart->lcr);\n\t}\n\n\tif (uart_lcr != lcr)\n\t\twriteb(lcr, &ch->ch_cls_uart->lcr);\n\n\tif (ch->ch_c_cflag & CREAD)\n\t\tier |= (UART_IER_RDI | UART_IER_RLSI);\n\n\tier |= (UART_IER_THRI | UART_IER_MSI);\n\n\twriteb(ier, &ch->ch_cls_uart->ier);\n\n\tif (ch->ch_c_cflag & CRTSCTS)\n\t\tcls_set_cts_flow_control(ch);\n\telse if (ch->ch_c_iflag & IXON) {\n\t\t \n\t\tif ((ch->ch_startc == __DISABLED_CHAR) ||\n\t\t\t(ch->ch_stopc == __DISABLED_CHAR))\n\t\t\tcls_set_no_output_flow_control(ch);\n\t\telse\n\t\t\tcls_set_ixon_flow_control(ch);\n\t} else\n\t\tcls_set_no_output_flow_control(ch);\n\n\tif (ch->ch_c_cflag & CRTSCTS)\n\t\tcls_set_rts_flow_control(ch);\n\telse if (ch->ch_c_iflag & IXOFF) {\n\t\t \n\t\tif ((ch->ch_startc == __DISABLED_CHAR) ||\n\t\t\t(ch->ch_stopc == __DISABLED_CHAR))\n\t\t\tcls_set_no_input_flow_control(ch);\n\t\telse\n\t\t\tcls_set_ixoff_flow_control(ch);\n\t} else\n\t\tcls_set_no_input_flow_control(ch);\n\n\tcls_assert_modem_signals(ch);\n\n\t \n\tcls_parse_modem(ch, readb(&ch->ch_cls_uart->msr));\n}\n\n \nstatic irqreturn_t cls_intr(int irq, void *voidbrd)\n{\n\tstruct jsm_board *brd = voidbrd;\n\tunsigned long lock_flags;\n\tunsigned char uart_poll;\n\tuint i = 0;\n\n\t \n\tspin_lock_irqsave(&brd->bd_intr_lock, lock_flags);\n\n\t \n\tuart_poll = readb(brd->re_map_membase + UART_CLASSIC_POLL_ADDR_OFFSET);\n\n\tjsm_dbg(INTR, &brd->pci_dev, \"%s:%d uart_poll: %x\\n\",\n\t\t__FILE__, __LINE__, uart_poll);\n\n\tif (!uart_poll) {\n\t\tjsm_dbg(INTR, &brd->pci_dev,\n\t\t\t\"Kernel interrupted to me, but no pending interrupts...\\n\");\n\t\tspin_unlock_irqrestore(&brd->bd_intr_lock, lock_flags);\n\t\treturn IRQ_NONE;\n\t}\n\n\t \n\n\t \n\tfor (i = 0; i < brd->nasync; i++)\n\t\tcls_parse_isr(brd, i);\n\n\tspin_unlock_irqrestore(&brd->bd_intr_lock, lock_flags);\n\n\treturn IRQ_HANDLED;\n}\n\n \nstatic void cls_uart_init(struct jsm_channel *ch)\n{\n\tunsigned char lcrb = readb(&ch->ch_cls_uart->lcr);\n\tunsigned char isr_fcr = 0;\n\n\twriteb(0, &ch->ch_cls_uart->ier);\n\n\t \n\twriteb(UART_EXAR654_ENHANCED_REGISTER_SET, &ch->ch_cls_uart->lcr);\n\n\tisr_fcr = readb(&ch->ch_cls_uart->isr_fcr);\n\n\t \n\tisr_fcr |= (UART_EXAR654_EFR_ECB);\n\n\twriteb(isr_fcr, &ch->ch_cls_uart->isr_fcr);\n\n\t \n\twriteb(lcrb, &ch->ch_cls_uart->lcr);\n\n\t \n\treadb(&ch->ch_cls_uart->txrx);\n\n\twriteb((UART_FCR_ENABLE_FIFO|UART_FCR_CLEAR_RCVR|UART_FCR_CLEAR_XMIT),\n\t\t\t\t\t\t &ch->ch_cls_uart->isr_fcr);\n\tudelay(10);\n\n\tch->ch_flags |= (CH_FIFO_ENABLED | CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\n\n\treadb(&ch->ch_cls_uart->lsr);\n\treadb(&ch->ch_cls_uart->msr);\n}\n\n \nstatic void cls_uart_off(struct jsm_channel *ch)\n{\n\t \n\twriteb(0, &ch->ch_cls_uart->ier);\n}\n\n \nstatic u32 cls_get_uart_bytes_left(struct jsm_channel *ch)\n{\n\tu8 left = 0;\n\tu8 lsr = readb(&ch->ch_cls_uart->lsr);\n\n\t \n\tif (!(lsr & UART_LSR_TEMT))\n\t\tleft = 1;\n\telse {\n\t\tch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\n\t\tleft = 0;\n\t}\n\n\treturn left;\n}\n\n \nstatic void cls_send_break(struct jsm_channel *ch)\n{\n\t \n\tif (!(ch->ch_flags & CH_BREAK_SENDING)) {\n\t\tu8 temp = readb(&ch->ch_cls_uart->lcr);\n\n\t\twriteb((temp | UART_LCR_SBC), &ch->ch_cls_uart->lcr);\n\t\tch->ch_flags |= (CH_BREAK_SENDING);\n\t}\n}\n\n \nstatic void cls_send_immediate_char(struct jsm_channel *ch, unsigned char c)\n{\n\twriteb(c, &ch->ch_cls_uart->txrx);\n}\n\nstruct board_ops jsm_cls_ops = {\n\t.intr =\t\t\t\tcls_intr,\n\t.uart_init =\t\t\tcls_uart_init,\n\t.uart_off =\t\t\tcls_uart_off,\n\t.param =\t\t\tcls_param,\n\t.assert_modem_signals =\t\tcls_assert_modem_signals,\n\t.flush_uart_write =\t\tcls_flush_uart_write,\n\t.flush_uart_read =\t\tcls_flush_uart_read,\n\t.disable_receiver =\t\tcls_disable_receiver,\n\t.enable_receiver =\t\tcls_enable_receiver,\n\t.send_break =\t\t\tcls_send_break,\n\t.clear_break =\t\t\tcls_clear_break,\n\t.send_start_character =\t\tcls_send_start_character,\n\t.send_stop_character =\t\tcls_send_stop_character,\n\t.copy_data_from_queue_to_uart = cls_copy_data_from_queue_to_uart,\n\t.get_uart_bytes_left =\t\tcls_get_uart_bytes_left,\n\t.send_immediate_char =\t\tcls_send_immediate_char\n};\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}