# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 12:23:10  November 23, 2016
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		counter_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY counter
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:23:10  NOVEMBER 23, 2016"
set_global_assignment -name LAST_QUARTUS_VERSION 16.0.0
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name VERILOG_FILE counter.v
set_global_assignment -name VERILOG_FILE clk_generator.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name VERILOG_FILE sixty_counter.v
set_global_assignment -name VERILOG_FILE sever_segment_decoder.v
set_global_assignment -name VERILOG_FILE seven_segment_decoder.v
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_M23 -to reset
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_location_assignment PIN_AG14 -to clkFiftyMghz
set_location_assignment PIN_U24 -to highDigit[6]
set_location_assignment PIN_U23 -to highDigit[5]
set_location_assignment PIN_W25 -to highDigit[4]
set_location_assignment PIN_W22 -to highDigit[3]
set_location_assignment PIN_W21 -to highDigit[2]
set_location_assignment PIN_Y22 -to highDigit[1]
set_location_assignment PIN_M24 -to highDigit[0]
set_location_assignment PIN_H22 -to lowDigit[6]
set_location_assignment PIN_J22 -to lowDigit[5]
set_location_assignment PIN_L25 -to lowDigit[4]
set_location_assignment PIN_L26 -to lowDigit[3]
set_location_assignment PIN_E17 -to lowDigit[2]
set_location_assignment PIN_F22 -to lowDigit[1]
set_location_assignment PIN_G18 -to lowDigit[0]
set_global_assignment -name VERILOG_FILE countSixtyUnits.v
set_global_assignment -name VERILOG_FILE clkGenerator.v
set_global_assignment -name VERILOG_FILE sevenSegmentsDecoder.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top