<!DOCTYPE html>
<html lang=en>
<head>
    <!-- so meta -->
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="HandheldFriendly" content="True">
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=5" />
    <meta name="description" content="自己设计的和标准的可能差的挺多, 仿真也不是特别完善, 导致可能有些 Bug 是没有发现但真实存在的 SCPULab 4-1操作方法与实验步骤代码设计层次结构图及说明 SCPU 模块由 DataPath 和 SCPU_Ctrl 组成，其中 SCPU_Ctrl 模块以  inst[6:2], inst[14:12], inst[30]  作为输入，分别表示  OPcode, Fun3, Fun7">
<meta property="og:type" content="article">
<meta property="og:title" content="computer organization and design">
<meta property="og:url" content="http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/index.html">
<meta property="og:site_name" content="My blog">
<meta property="og:description" content="自己设计的和标准的可能差的挺多, 仿真也不是特别完善, 导致可能有些 Bug 是没有发现但真实存在的 SCPULab 4-1操作方法与实验步骤代码设计层次结构图及说明 SCPU 模块由 DataPath 和 SCPU_Ctrl 组成，其中 SCPU_Ctrl 模块以  inst[6:2], inst[14:12], inst[30]  作为输入，分别表示  OPcode, Fun3, Fun7">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-1.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image_2.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image_3.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image_1.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-2.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-3.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-4.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-5.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-6.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-7.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-8.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-9.png">
<meta property="og:image" content="http://akonjac0.github.io/images/SCPU/image-10.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/Pipeline.drawio.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/image.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/image-1.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/image-2.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/image-3.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/image-4.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/image-5.png">
<meta property="og:image" content="http://akonjac0.github.io/images/PCPU/image-6.png">
<meta property="og:image" content="http://akonjac0.github.io/images/cache/image-2.png">
<meta property="og:image" content="http://akonjac0.github.io/images/cache/image-3.png">
<meta property="og:image" content="http://akonjac0.github.io/images/cache/image.png">
<meta property="og:image" content="http://akonjac0.github.io/images/cache/image-1.png">
<meta property="og:image" content="http://akonjac0.github.io/images/cache/image-4.png">
<meta property="og:image" content="http://akonjac0.github.io/images/cache/image-5.png">
<meta property="article:published_time" content="2024-12-29T08:43:34.494Z">
<meta property="article:modified_time" content="2024-12-30T16:10:07.267Z">
<meta property="article:author" content="AKonjac_">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://akonjac0.github.io/images/SCPU/image.png">
    
    
      
        
          <link rel="shortcut icon" href="/images/favicon.ico">
        
      
      
        
          <link rel="icon" type="image/png" href="/images/favicon-192x192.png" sizes="192x192">
        
      
      
        
          <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon.png">
        
      
    
    <!-- title -->
    <title>computer organization and design</title>
    <!-- async scripts -->
    <!-- Google Analytics -->


    <!-- Umami Analytics -->


    <!-- styles -->
    
<link rel="stylesheet" href="/css/style.css">

    <!-- persian styles -->
    
    <!-- rss -->
    
    
	<!-- mathjax -->
	
<meta name="generator" content="Hexo 7.3.0"><style>mjx-container[jax="SVG"] {
  direction: ltr;
}

mjx-container[jax="SVG"] > svg {
  overflow: visible;
}

mjx-container[jax="SVG"][display="true"] {
  display: block;
  text-align: center;
  margin: 1em 0;
}

mjx-container[jax="SVG"][justify="left"] {
  text-align: left;
}

mjx-container[jax="SVG"][justify="right"] {
  text-align: right;
}

g[data-mml-node="merror"] > g {
  fill: red;
  stroke: red;
}

g[data-mml-node="merror"] > rect[data-background] {
  fill: yellow;
  stroke: none;
}

g[data-mml-node="mtable"] > line[data-line] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > rect[data-frame] {
  stroke-width: 70px;
  fill: none;
}

g[data-mml-node="mtable"] > .mjx-dashed {
  stroke-dasharray: 140;
}

g[data-mml-node="mtable"] > .mjx-dotted {
  stroke-linecap: round;
  stroke-dasharray: 0,140;
}

g[data-mml-node="mtable"] > svg {
  overflow: visible;
}

[jax="SVG"] mjx-tool {
  display: inline-block;
  position: relative;
  width: 0;
  height: 0;
}

[jax="SVG"] mjx-tool > mjx-tip {
  position: absolute;
  top: 0;
  left: 0;
}

mjx-tool > mjx-tip {
  display: inline-block;
  padding: .2em;
  border: 1px solid #888;
  font-size: 70%;
  background-color: #F8F8F8;
  color: black;
  box-shadow: 2px 2px 5px #AAAAAA;
}

g[data-mml-node="maction"][data-toggle] {
  cursor: pointer;
}

mjx-status {
  display: block;
  position: fixed;
  left: 1em;
  bottom: 1em;
  min-width: 25%;
  padding: .2em .4em;
  border: 1px solid #888;
  font-size: 90%;
  background-color: #F8F8F8;
  color: black;
}

foreignObject[data-mjx-xml] {
  font-family: initial;
  line-height: normal;
  overflow: visible;
}

.MathJax path {
  stroke-width: 3;
}

mjx-container[display="true"] {
  overflow: auto hidden;
}

mjx-container[display="true"] + br {
  display: none;
}
</style></head>

<body class="max-width mx-auto px3 ltr">
    
      <div id="header-post">
  <a id="menu-icon" href="#" aria-label="Menu"><i class="fa-solid fa-bars fa-lg"></i></a>
  <a id="menu-icon-tablet" href="#" aria-label="Menu"><i class="fa-solid fa-bars fa-lg"></i></a>
  <a id="top-icon-tablet" href="#" aria-label="Top" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');" style="display:none;"><i class="fa-solid fa-chevron-up fa-lg"></i></a>
  <span id="menu">
    <span id="nav">
      <ul>
        <!--
       --><li><a href="/">Home</a></li><!--
     --><!--
       --><li><a href="/archives/">Writing</a></li><!--
     --><!--
       --><li><a target="_blank" rel="noopener" href="https://github.com/AKonjac0/AKonjac0.github.io">Projects</a></li><!--
     -->
      </ul>
    </span>
    <br/>
    <span id="actions">
      <ul>
        
        <li><a class="icon" aria-label="Previous post" href="/2025/01/25/game%20theory/"><i class="fa-solid fa-chevron-left" aria-hidden="true" onmouseover="$('#i-prev').toggle();" onmouseout="$('#i-prev').toggle();"></i></a></li>
        
        
        <li><a class="icon" aria-label="Next post" href="/2024/12/29/parallel/"><i class="fa-solid fa-chevron-right" aria-hidden="true" onmouseover="$('#i-next').toggle();" onmouseout="$('#i-next').toggle();"></i></a></li>
        
        <li><a class="icon" aria-label="Back to top" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fa-solid fa-chevron-up" aria-hidden="true" onmouseover="$('#i-top').toggle();" onmouseout="$('#i-top').toggle();"></i></a></li>
        <li><a class="icon" aria-label="Share post" href="#"><i class="fa-solid fa-share-alt" aria-hidden="true" onmouseover="$('#i-share').toggle();" onmouseout="$('#i-share').toggle();" onclick="$('#share').toggle();return false;"></i></a></li>
      </ul>
      <span id="i-prev" class="info" style="display:none;">Previous post</span>
      <span id="i-next" class="info" style="display:none;">Next post</span>
      <span id="i-top" class="info" style="display:none;">Back to top</span>
      <span id="i-share" class="info" style="display:none;">Share post</span>
    </span>
    <br/>
    <div id="share" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/"><i class="fab fa-facebook " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&text=computer organization and design"><i class="fab fa-twitter " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-linkedin " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&is_video=false&description=computer organization and design"><i class="fab fa-pinterest " aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=computer organization and design&body=Check out this article: http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/"><i class="fa-solid fa-envelope " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-get-pocket " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-reddit " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-stumbleupon " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-digg " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&name=computer organization and design&description="><i class="fab fa-tumblr " aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&t=computer organization and design"><i class="fab fa-hacker-news " aria-hidden="true"></i></a></li>
</ul>

    </div>
    
    
      <div id="toc">
        <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#SCPU"><span class="toc-number">1.</span> <span class="toc-text">SCPU</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-1"><span class="toc-number">2.</span> <span class="toc-text">Lab 4-1</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4"><span class="toc-number">2.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E"><span class="toc-number">2.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="toc-number">2.1.2.</span> <span class="toc-text">源代码</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-2"><span class="toc-number">3.</span> <span class="toc-text">Lab 4-2</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-1"><span class="toc-number">3.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-1"><span class="toc-number">3.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-1"><span class="toc-number">3.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E"><span class="toc-number">3.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90"><span class="toc-number">3.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="toc-number">3.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-3"><span class="toc-number">4.</span> <span class="toc-text">Lab 4-3</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-2"><span class="toc-number">4.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-2"><span class="toc-number">4.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-2"><span class="toc-number">4.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-1"><span class="toc-number">4.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-1"><span class="toc-number">4.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-1"><span class="toc-number">4.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-4"><span class="toc-number">5.</span> <span class="toc-text">Lab 4-4</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-3"><span class="toc-number">5.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%8F%8A%E8%AF%B4%E6%98%8E"><span class="toc-number">5.1.1.</span> <span class="toc-text">代码设计及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-3"><span class="toc-number">5.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-2"><span class="toc-number">5.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-2"><span class="toc-number">5.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-2"><span class="toc-number">5.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%9D%E8%80%83%E9%A2%98"><span class="toc-number">5.3.</span> <span class="toc-text">思考题</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#PCPU"><span class="toc-number">6.</span> <span class="toc-text">PCPU</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-5-1"><span class="toc-number">7.</span> <span class="toc-text">Lab 5-1</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-4"><span class="toc-number">7.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-3"><span class="toc-number">7.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-4"><span class="toc-number">7.1.2.</span> <span class="toc-text">源代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-3"><span class="toc-number">7.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-3"><span class="toc-number">7.2.1.</span> <span class="toc-text">仿真结果</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%8B%E6%9D%BF%E7%BB%93%E6%9E%9C"><span class="toc-number">7.2.2.</span> <span class="toc-text">下板结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-5-2"><span class="toc-number">8.</span> <span class="toc-text">Lab 5-2</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-5"><span class="toc-number">8.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%8F%8A%E8%AF%B4%E6%98%8E-1"><span class="toc-number">8.1.1.</span> <span class="toc-text">代码设计及说明</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Stall"><span class="toc-number">8.1.1.1.</span> <span class="toc-text">Stall</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Structural-Hazard"><span class="toc-number">8.1.1.2.</span> <span class="toc-text">Structural Hazard</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Data-Hazard"><span class="toc-number">8.1.1.3.</span> <span class="toc-text">Data Hazard</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Forwarding"><span class="toc-number">8.1.1.4.</span> <span class="toc-text">Forwarding</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Control-Hazard"><span class="toc-number">8.1.1.5.</span> <span class="toc-text">Control Hazard</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-5"><span class="toc-number">8.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-3"><span class="toc-number">8.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-4"><span class="toc-number">8.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-4"><span class="toc-number">8.2.1.</span> <span class="toc-text">仿真结果</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%8B%E6%9D%BF%E7%BB%93%E6%9E%9C-1"><span class="toc-number">8.2.2.</span> <span class="toc-text">下板结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%80%9D%E8%80%83%E9%A2%98-1"><span class="toc-number">9.</span> <span class="toc-text">思考题</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Cache"><span class="toc-number">10.</span> <span class="toc-text">Cache</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-6"><span class="toc-number">10.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-4"><span class="toc-number">10.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BB%84%E7%9B%B8%E8%81%94%E6%98%A0%E5%B0%84%E6%96%B9%E5%BC%8F"><span class="toc-number">10.1.1.1.</span> <span class="toc-text">组相联映射方式</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#LRU-%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%95"><span class="toc-number">10.1.1.2.</span> <span class="toc-text">LRU 替换算法</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Write-Back"><span class="toc-number">10.1.1.3.</span> <span class="toc-text">Write Back</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Allocate"><span class="toc-number">10.1.1.4.</span> <span class="toc-text">Allocate</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-6"><span class="toc-number">10.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-4"><span class="toc-number">10.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-5"><span class="toc-number">10.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-5"><span class="toc-number">10.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li></ol></li></ol>
      </div>
    
  </span>
</div>

    
    <div class="content index py4 ">
        
        <article class="post h-entry" itemscope itemtype="http://schema.org/BlogPosting">
  <header>
    
    <h1 class="posttitle p-name" itemprop="name headline">
        computer organization and design
    </h1>



    <div class="meta">
      <span class="author p-author h-card" itemprop="author" itemscope itemtype="http://schema.org/Person">
        <span class="p-name" itemprop="name">AKonjac_</span>
      </span>
      
    <div class="postdate">
      
        <time datetime="2024-12-29T08:43:34.494Z" class="dt-published" itemprop="datePublished">2024-12-29</time>
        
        (Updated: <time datetime="2024-12-30T16:10:07.267Z" class="dt-updated" itemprop="dateModified">2024-12-31</time>)
        
      
    </div>


      

      

    </div>
  </header>
  

  <div class="content e-content" itemprop="articleBody">
    <p>自己设计的和标准的可能差的挺多, 仿真也不是特别完善, 导致可能有些 Bug 是没有发现但真实存在的</p>
<h1 id="SCPU"><a href="#SCPU" class="headerlink" title="SCPU"></a>SCPU</h1><h1 id="Lab-4-1"><a href="#Lab-4-1" class="headerlink" title="Lab 4-1"></a>Lab 4-1</h1><h2 id="操作方法与实验步骤"><a href="#操作方法与实验步骤" class="headerlink" title="操作方法与实验步骤"></a>操作方法与实验步骤</h2><h3 id="代码设计层次结构图及说明"><a href="#代码设计层次结构图及说明" class="headerlink" title="代码设计层次结构图及说明"></a>代码设计层次结构图及说明</h3><p><img src="/../images/SCPU/image.png" alt="alt text"></p>
<p>SCPU 模块由 DataPath 和 SCPU_Ctrl 组成，其中 SCPU_Ctrl 模块以  inst[6:2], inst[14:12], inst[30]  作为输入，分别表示  OPcode, Fun3, Fun7 </p>
<p>DataPath 模块以 SCPU_Ctrl 的各个控制信号为输入，输出 ALU 得到的结果，输出到 RAM 的数据，以及程序指针 PC 的值</p>
<p>整体 SCPU 模块输入时钟信号  clk , 指令  inst  和 重置信号  rst  等，输出单周期 CPU 运行后的结果</p>
<h3 id="源代码"><a href="#源代码" class="headerlink" title="源代码"></a>源代码</h3><p><em>SCPU代码:</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SCPU(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> MIO_ready,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]inst_in,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]Data_in,</span><br><span class="line">    <span class="keyword">output</span> CPU_MIO,</span><br><span class="line">    <span class="keyword">output</span> MemRW,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>]PC_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>]Data_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>]Addr_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] ALU_Control</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] ImmSel;</span><br><span class="line"><span class="keyword">wire</span> ALUSrc_B;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] MemtoReg;   </span><br><span class="line"><span class="keyword">wire</span> Jump;</span><br><span class="line"><span class="keyword">wire</span> Branch;</span><br><span class="line"><span class="keyword">wire</span> RegWrite;</span><br><span class="line">SCPU_ctrl Ctrl(<span class="variable">.OPcode</span>(inst_in[<span class="number">6</span>:<span class="number">2</span>]), <span class="variable">.Fun3</span>(inst_in[<span class="number">14</span>:<span class="number">12</span>]), <span class="variable">.Fun7</span>(inst_in[<span class="number">30</span>]), </span><br><span class="line">    <span class="variable">.MIO_ready</span>(MIO_ready), <span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.ALUSrc_B</span>(ALUSrc_B), <span class="variable">.MemtoReg</span>(MemtoReg), </span><br><span class="line">    <span class="variable">.Jump</span>(Jump), <span class="variable">.Branch</span>(Branch), <span class="variable">.RegWrite</span>(RegWrite), <span class="variable">.MemRW</span>(MemRW), </span><br><span class="line">    <span class="variable">.ALU_Control</span>(ALU_Control), <span class="variable">.CPU_MIO</span>(CPU_MIO));</span><br><span class="line"></span><br><span class="line">DataPath DP(<span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.ALUSrc_B</span>(ALUSrc_B), <span class="variable">.MemtoReg</span>(MemtoReg), </span><br><span class="line">    <span class="variable">.Jump</span>(Jump), <span class="variable">.Branch</span>(Branch), <span class="variable">.RegWrite</span>(RegWrite), <span class="variable">.ALU_Control</span>(ALU_Control),</span><br><span class="line">    <span class="variable">.Data_in</span>(Data_in), <span class="variable">.clk</span>(clk), <span class="variable">.inst_field</span>(inst_in), <span class="variable">.rst</span>(rst), </span><br><span class="line">    <span class="variable">.ALU_out</span>(Addr_out), <span class="variable">.Data_out</span>(Data_out), <span class="variable">.PC_out</span>(PC_out));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>在主体代码中进行了连线，将 SCPU_Ctrl 模块和 DataPath 模块相连接，并接好对应的输入输出</p>
<h1 id="Lab-4-2"><a href="#Lab-4-2" class="headerlink" title="Lab 4-2"></a>Lab 4-2</h1><h2 id="操作方法与实验步骤-1"><a href="#操作方法与实验步骤-1" class="headerlink" title="操作方法与实验步骤"></a>操作方法与实验步骤</h2><h3 id="代码设计层次结构图及说明-1"><a href="#代码设计层次结构图及说明-1" class="headerlink" title="代码设计层次结构图及说明"></a>代码设计层次结构图及说明</h3><p>DataPath 的结构图如下：</p>
<p><img src="/../images/SCPU/image-1.png" alt="alt text"></p>
<p>DataPath 模块由以下子模块组成：RegFile, ALU, ImmGen</p>
<p>其中，RegFile 和 ALU 在 Lab 1 中完成，ImmGen 在本次实验中完成</p>
<p>ImmGen 模块的作用是，对于 SCPU 产生的  ImmSel  信号，根据  inst  产生对应的立即数，并送给后面的 ALU、RegFile 等模块</p>
<p>SCPU_Ctrl 模块的作用是，根据  inst  识别出指令格式，并根据不同指令产生对应的控制信号，送给 DataPath</p>
<h3 id="源代码-1"><a href="#源代码-1" class="headerlink" title="源代码"></a>源代码</h3><p><em>1. ImmGen 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> ImmGen(</span><br><span class="line">  <span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>]   ImmSel,     </span><br><span class="line">  <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>]  inst_field, </span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">  <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (ImmSel)</span><br><span class="line">      <span class="number">2'b00</span>: <span class="comment">// I-type </span></span><br><span class="line">        Imm_out = {{<span class="number">20</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>:<span class="number">20</span>]}; </span><br><span class="line"></span><br><span class="line">      <span class="number">2'b01</span>: <span class="comment">// S-type</span></span><br><span class="line">        Imm_out = {{<span class="number">20</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>:<span class="number">25</span>], inst_field[<span class="number">11</span>:<span class="number">7</span>]}; <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">      <span class="number">2'b10</span>: <span class="comment">// B-type </span></span><br><span class="line">        Imm_out = {{<span class="number">19</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>], inst_field[<span class="number">7</span>], </span><br><span class="line">        inst_field[<span class="number">30</span>:<span class="number">25</span>], inst_field[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1'b0</span>}; </span><br><span class="line"></span><br><span class="line">      <span class="number">2'b11</span>: <span class="comment">// J-type </span></span><br><span class="line">        Imm_out = {{<span class="number">11</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>], inst_field[<span class="number">19</span>:<span class="number">12</span>], </span><br><span class="line">        inst_field[<span class="number">20</span>], inst_field[<span class="number">30</span>:<span class="number">21</span>], <span class="number">1'b0</span>}; <span class="comment">// </span></span><br><span class="line">        </span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>对于 I 型指令，将  inst[31:20]  做符号拓展即可得到最终立即数；</p>
<p>对于 S 型指令，将  inst[31:25],inst[11:7]  合并后做符号拓展即可得到最终立即数；</p>
<p>对于 B， J 型指令，将打乱的立即数部分重新拼接，合并后做符号拓展即可得到最终立即数；</p>
<p><em>2. SCPU_Ctrl 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SCPU_ctrls(</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]       OPcode, </span><br><span class="line">  <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>]       Fun3,</span><br><span class="line">  <span class="keyword">input</span>             Fun7,</span><br><span class="line">  <span class="keyword">input</span>             MIO_ready,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]  ImmSel,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        ALUSrc_B,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]  MemtoReg,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        Jump,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        Branch,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        RegWrite,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        MemRW,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  ALU_Control,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        CPU_MIO</span><br><span class="line">);</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  ImmSel    = <span class="number">2'b00</span>;</span><br><span class="line">  ALUSrc_B  = <span class="number">1'b0</span>;</span><br><span class="line">  MemtoReg  = <span class="number">2'b00</span>;<span class="comment">// 0: ALU result 1: Load from RAM to reg  2/3: PC4, JAL</span></span><br><span class="line">  Jump      = <span class="number">1'b0</span>;</span><br><span class="line">  Branch    = <span class="number">1'b0</span>;</span><br><span class="line">  RegWrite  = <span class="number">1'b0</span>;</span><br><span class="line">  MemRW     = <span class="number">1'b0</span>;<span class="comment">// write to / read from RAM</span></span><br><span class="line">  ALU_Control = <span class="number">4'b0000</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">case</span> (OPcode)</span><br><span class="line">    <span class="number">5'b01100</span>: <span class="keyword">begin</span> <span class="comment">// R-type </span></span><br><span class="line">      ALUSrc_B = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg = <span class="number">2'b00</span>;</span><br><span class="line">      RegWrite = <span class="number">1'b1</span>;</span><br><span class="line">      Jump     = <span class="number">1'b0</span>;</span><br><span class="line">      Branch   = <span class="number">1'b0</span>;</span><br><span class="line">      </span><br><span class="line">      <span class="keyword">case</span> ({Fun3, Fun7})</span><br><span class="line">        <span class="number">4'b0000</span>: ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD</span></span><br><span class="line">        <span class="number">4'b0001</span>: ALU_Control = <span class="number">4'b0001</span>; <span class="comment">// SUB</span></span><br><span class="line">        <span class="number">4'b0010</span>: ALU_Control = <span class="number">4'b0010</span>; <span class="comment">// SLL</span></span><br><span class="line">        <span class="number">4'b0100</span>: ALU_Control = <span class="number">4'b0011</span>; <span class="comment">// SLT</span></span><br><span class="line">        <span class="number">4'b0110</span>: ALU_Control = <span class="number">4'b0100</span>; <span class="comment">// SLTU</span></span><br><span class="line">        <span class="number">4'b1000</span>: ALU_Control = <span class="number">4'b0101</span>; <span class="comment">// XOR</span></span><br><span class="line">        <span class="number">4'b1010</span>: ALU_Control = <span class="number">4'b0110</span>; <span class="comment">// SRL</span></span><br><span class="line">        <span class="number">4'b1011</span>: ALU_Control = <span class="number">4'b0111</span>; <span class="comment">// SRA</span></span><br><span class="line">        <span class="number">4'b1100</span>: ALU_Control = <span class="number">4'b1000</span>; <span class="comment">// OR</span></span><br><span class="line">        <span class="number">4'b1110</span>: ALU_Control = <span class="number">4'b1001</span>; <span class="comment">// AND</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00000</span>: <span class="keyword">begin</span> <span class="comment">// Load </span></span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg  = <span class="number">2'b01</span>;</span><br><span class="line">      RegWrite  = <span class="number">1'b1</span>;</span><br><span class="line">      ImmSel    = <span class="number">2'b00</span>;</span><br><span class="line">      MemRW     = <span class="number">1'b0</span>; <span class="comment">// read</span></span><br><span class="line">      Jump      = <span class="number">1'b0</span>;</span><br><span class="line">      Branch    = <span class="number">1'b0</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD for address calculation</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b01000</span>: <span class="keyword">begin</span> <span class="comment">// Store </span></span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg = <span class="number">2'bx</span>;</span><br><span class="line">      RegWrite  = <span class="number">1'b0</span>;</span><br><span class="line">      ImmSel    = <span class="number">2'b01</span>;</span><br><span class="line">      MemRW     = <span class="number">1'b1</span>; <span class="comment">// write</span></span><br><span class="line">      Jump      = <span class="number">1'b0</span>;</span><br><span class="line">      Branch    = <span class="number">1'b0</span>; </span><br><span class="line">      ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD for address calculation</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11000</span>: <span class="keyword">begin</span> <span class="comment">// Branch</span></span><br><span class="line">      ALUSrc_B  = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg  = <span class="number">2'bx</span>; <span class="comment">// new</span></span><br><span class="line">      RegWrite  = <span class="number">1'b0</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel    = <span class="number">2'b10</span>; </span><br><span class="line">      Branch    = <span class="number">1'b1</span>;</span><br><span class="line">      Jump      = <span class="number">1'b0</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'b0001</span>; <span class="comment">// SUB for branch condition check</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11011</span>: <span class="keyword">begin</span> <span class="comment">// JAL </span></span><br><span class="line">      ALUSrc_B = <span class="number">1'bx</span>;</span><br><span class="line">      MemtoReg = <span class="number">2'b10</span>; <span class="comment">// PC + 4</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">2'b11</span>;</span><br><span class="line">      Branch   = <span class="number">1'b0</span>;</span><br><span class="line">      Jump     = <span class="number">1'b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00100</span>: <span class="keyword">begin</span> <span class="comment">// I-type ALU</span></span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg  = <span class="number">2'b00</span>;</span><br><span class="line">      RegWrite  = <span class="number">1'b1</span>;</span><br><span class="line">      ImmSel    = <span class="number">2'b00</span>;</span><br><span class="line">      Jump      = <span class="number">1'b0</span>;</span><br><span class="line">      Branch    = <span class="number">1'b0</span>;</span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADDI</span></span><br><span class="line">        <span class="number">3'b001</span>: ALU_Control = <span class="number">4'b0010</span>; <span class="comment">// SLLI</span></span><br><span class="line">        <span class="number">3'b010</span>: ALU_Control = <span class="number">4'b0011</span>; <span class="comment">// SLTI</span></span><br><span class="line">        <span class="number">3'b011</span>: ALU_Control = <span class="number">4'b0100</span>; <span class="comment">// SLTIU</span></span><br><span class="line">        <span class="number">3'b100</span>: ALU_Control = <span class="number">4'b0101</span>; <span class="comment">// XORI</span></span><br><span class="line">        <span class="number">3'b101</span>: ALU_Control = (Fun7) ? <span class="number">4'b0111</span> : <span class="number">4'b0110</span>; <span class="comment">// SRAI / SRLI</span></span><br><span class="line">        <span class="number">3'b110</span>: ALU_Control = <span class="number">4'b1000</span>; <span class="comment">// ORI</span></span><br><span class="line">        <span class="number">3'b111</span>: ALU_Control = <span class="number">4'b1001</span>; <span class="comment">// ANDI</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>为了支持 R 型指令(ALU), 我们添加  ALUSrc_B,ALU_Control  信号，当  ALUSrc_B=0  时选择寄存器  rs2  作为 ALU 计算的输入  B ;</p>
<p> ALU_Control  选择不同值时，ALU 会做不同的基本运算，并将结果输出</p>
<p> ALU_Control  与 Lab 1 中的 ALU 的操作值一一对应</p>
<p>同时添加  RegWrite  信号，控制 RegFile 写使能，来将 ALU 结果存到寄存器中</p>
<p>同时添加  MemtoReg  信号，控制写入寄存器的值， MemtoReg=0  表示将 ALU 结果写入寄存器</p>
<p>为了支持 I 型指令( Ld  和立即数 ALU 操作)，添加  ImmSel  信号，输入到  ImmGen  中，来选择不同类型的立即数；同时  ALUSrc_B=1  表示将立即数作为 ALU 第二个操作数  B </p>
<p>同时  Ld  指令中  MemtoReg=1  表示将内存中读取的值写入寄存器</p>
<p>为了支持  Sd  指令，添加  MemRW  信号， MemRW=1  控制内存写使能</p>
<p>为了支持  B,J  型指令，添加  Branch, Jump  信号，同时  MemtoReg=2  表示将  PC+4  写入寄存器</p>
<p><em>3. DataPath 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DataPaths(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] ImmSel, <span class="keyword">input</span> ALUSrc_B, <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] MemtoReg, <span class="keyword">input</span> Jump, <span class="keyword">input</span> Branch, <span class="keyword">input</span> RegWrite, <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_Control,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Data_in, <span class="keyword">input</span> clk, <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_field, <span class="keyword">input</span> rst, </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> and_2;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] and_2_out;</span><br><span class="line"><span class="keyword">wire</span> ALU_zero;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] add_0;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_A;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_B;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] reg_wt_data;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC4;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ImmOut;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> PC4 = PC_out + <span class="number">32'd4</span>;</span><br><span class="line"><span class="keyword">assign</span> and_2 = Branch &amp; ALU_zero;</span><br><span class="line"><span class="keyword">assign</span> add_0 = ImmOut + PC_out;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (MemtoReg)</span><br><span class="line">        <span class="number">2'd0</span>: reg_wt_data = ALU_out; <span class="comment">//</span></span><br><span class="line">        <span class="number">2'd1</span>: reg_wt_data = Data_in;</span><br><span class="line">        <span class="number">2'd2</span>: reg_wt_data = PC4;</span><br><span class="line">        <span class="number">2'd3</span>: reg_wt_data = PC4;</span><br><span class="line">    <span class="keyword">endcase</span>    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> ALU_B = ALUSrc_B ? ImmOut : Data_out;</span><br><span class="line"><span class="keyword">assign</span> and_2_out = and_2 ? add_0 : PC4;</span><br><span class="line"><span class="keyword">assign</span> PC_in = Jump ? add_0 : and_2_out;</span><br><span class="line"></span><br><span class="line">ALU alu(<span class="variable">.A</span>(ALU_A), <span class="variable">.B</span>(ALU_B), <span class="variable">.ALU_operation</span>(ALU_Control), <span class="variable">.res</span>(ALU_out), <span class="variable">.zero</span>(ALU_zero));</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] RS1, RS2, WT;</span><br><span class="line"><span class="keyword">assign</span> RS1 = inst_field[<span class="number">19</span>:<span class="number">15</span>];</span><br><span class="line"><span class="keyword">assign</span> RS2 = inst_field[<span class="number">24</span>:<span class="number">20</span>];</span><br><span class="line"><span class="keyword">assign</span> WT = inst_field[<span class="number">11</span>:<span class="number">7</span>];</span><br><span class="line">Regs regs(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.Rs1_addr</span>(RS1), <span class="variable">.Rs2_addr</span>(RS2), </span><br><span class="line">    <span class="variable">.Wt_addr</span>(WT), <span class="variable">.Wt_data</span>(reg_wt_data), <span class="variable">.RegWrite</span>(RegWrite), </span><br><span class="line">    <span class="variable">.Rs1_data</span>(ALU_A), <span class="variable">.Rs2_data</span>(Data_out),</span><br><span class="line">    <span class="variable">.Reg00</span>(Reg00),<span class="variable">.Reg01</span>(Reg01),<span class="variable">.Reg02</span>(Reg02),<span class="variable">.Reg03</span>(Reg03),</span><br><span class="line">    <span class="variable">.Reg04</span>(Reg04),<span class="variable">.Reg05</span>(Reg05),<span class="variable">.Reg06</span>(Reg06),<span class="variable">.Reg07</span>(Reg07),</span><br><span class="line">    <span class="variable">.Reg08</span>(Reg08),<span class="variable">.Reg09</span>(Reg09),<span class="variable">.Reg10</span>(Reg10),<span class="variable">.Reg11</span>(Reg11),</span><br><span class="line">    <span class="variable">.Reg12</span>(Reg12),<span class="variable">.Reg13</span>(Reg13),<span class="variable">.Reg14</span>(Reg14),<span class="variable">.Reg15</span>(Reg15),</span><br><span class="line">    <span class="variable">.Reg16</span>(Reg16),<span class="variable">.Reg17</span>(Reg17),<span class="variable">.Reg18</span>(Reg18),<span class="variable">.Reg19</span>(Reg19),</span><br><span class="line">    <span class="variable">.Reg20</span>(Reg20),<span class="variable">.Reg21</span>(Reg21),<span class="variable">.Reg22</span>(Reg22),<span class="variable">.Reg23</span>(Reg23),</span><br><span class="line">    <span class="variable">.Reg24</span>(Reg24),<span class="variable">.Reg25</span>(Reg25),<span class="variable">.Reg26</span>(Reg26),<span class="variable">.Reg27</span>(Reg27),</span><br><span class="line">    <span class="variable">.Reg28</span>(Reg28),<span class="variable">.Reg29</span>(Reg29),<span class="variable">.Reg30</span>(Reg30),<span class="variable">.Reg31</span>(Reg31));</span><br><span class="line"></span><br><span class="line">ImmGen immgen(<span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.inst_field</span>(inst_field), <span class="variable">.Imm_out</span>(ImmOut));</span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.CE</span>(<span class="number">1'b1</span>), <span class="variable">.D</span>(PC_in), <span class="variable">.Q</span>(PC_out));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>在 DataPath 代码中对 ImmGen, RegFile, ALU 等模块进行了实例化，将 SCPU_Ctrl 传入的控制信号用于控制不同模块的操作</p>
<p><em>4. SCPU代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> SCPU(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> MIO_ready,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_in,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Data_in,</span><br><span class="line">    <span class="keyword">output</span> CPU_MIO,</span><br><span class="line">    <span class="keyword">output</span> MemRW,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Addr_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_Control</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] ImmSel;</span><br><span class="line"><span class="keyword">wire</span> ALUSrc_B;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] MemtoReg;   </span><br><span class="line"><span class="keyword">wire</span> Jump;</span><br><span class="line"><span class="keyword">wire</span> Branch;</span><br><span class="line"><span class="keyword">wire</span> RegWrite;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] OP;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] FUN3;</span><br><span class="line"><span class="keyword">wire</span> FUN7;</span><br><span class="line"><span class="keyword">assign</span> OP = inst_in[<span class="number">6</span>:<span class="number">2</span>];</span><br><span class="line"><span class="keyword">assign</span> FUN3 = inst_in[<span class="number">14</span>:<span class="number">12</span>];</span><br><span class="line"><span class="keyword">assign</span> FUN7 = inst_in[<span class="number">30</span>];</span><br><span class="line">SCPU_ctrls Ctrl(<span class="variable">.OPcode</span>(OP), <span class="variable">.Fun3</span>(FUN3), <span class="variable">.Fun7</span>(FUN7), </span><br><span class="line">    <span class="variable">.MIO_ready</span>(MIO_ready), <span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.ALUSrc_B</span>(ALUSrc_B), <span class="variable">.MemtoReg</span>(MemtoReg), </span><br><span class="line">    <span class="variable">.Jump</span>(Jump), <span class="variable">.Branch</span>(Branch), <span class="variable">.RegWrite</span>(RegWrite), <span class="variable">.MemRW</span>(MemRW), <span class="variable">.ALU_Control</span>(ALU_Control),</span><br><span class="line">    <span class="variable">.CPU_MIO</span>(CPU_MIO));</span><br><span class="line"></span><br><span class="line">DataPaths DP(<span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.ALUSrc_B</span>(ALUSrc_B), <span class="variable">.MemtoReg</span>(MemtoReg), </span><br><span class="line">    <span class="variable">.Jump</span>(Jump), <span class="variable">.Branch</span>(Branch), <span class="variable">.RegWrite</span>(RegWrite), <span class="variable">.ALU_Control</span>(ALU_Control),</span><br><span class="line">    <span class="variable">.Data_in</span>(Data_in), <span class="variable">.clk</span>(clk), <span class="variable">.inst_field</span>(inst_in), <span class="variable">.rst</span>(rst), </span><br><span class="line">    <span class="variable">.ALU_out</span>(Addr_out), <span class="variable">.Data_out</span>(Data_out), <span class="variable">.PC_out</span>(PC_out),</span><br><span class="line">    <span class="variable">.Reg00</span>(Reg00),<span class="variable">.Reg01</span>(Reg01),<span class="variable">.Reg02</span>(Reg02),<span class="variable">.Reg03</span>(Reg03),</span><br><span class="line">    <span class="variable">.Reg04</span>(Reg04),<span class="variable">.Reg05</span>(Reg05),<span class="variable">.Reg06</span>(Reg06),<span class="variable">.Reg07</span>(Reg07),</span><br><span class="line">    <span class="variable">.Reg08</span>(Reg08),<span class="variable">.Reg09</span>(Reg09),<span class="variable">.Reg10</span>(Reg10),<span class="variable">.Reg11</span>(Reg11),</span><br><span class="line">    <span class="variable">.Reg12</span>(Reg12),<span class="variable">.Reg13</span>(Reg13),<span class="variable">.Reg14</span>(Reg14),<span class="variable">.Reg15</span>(Reg15),</span><br><span class="line">    <span class="variable">.Reg16</span>(Reg16),<span class="variable">.Reg17</span>(Reg17),<span class="variable">.Reg18</span>(Reg18),<span class="variable">.Reg19</span>(Reg19),</span><br><span class="line">    <span class="variable">.Reg20</span>(Reg20),<span class="variable">.Reg21</span>(Reg21),<span class="variable">.Reg22</span>(Reg22),<span class="variable">.Reg23</span>(Reg23),</span><br><span class="line">    <span class="variable">.Reg24</span>(Reg24),<span class="variable">.Reg25</span>(Reg25),<span class="variable">.Reg26</span>(Reg26),<span class="variable">.Reg27</span>(Reg27),</span><br><span class="line">    <span class="variable">.Reg28</span>(Reg28),<span class="variable">.Reg29</span>(Reg29),<span class="variable">.Reg30</span>(Reg30),<span class="variable">.Reg31</span>(Reg31));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p><em>5. 其他模块代码：</em></p>
<p><em>ALU</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU(A, B, ALU_operation, res, zero, overflow );</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] A;</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] B;</span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_operation;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] res;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">wire</span> zero;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> overflow;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] res_and,res_or,res_add,res_sub,</span><br><span class="line">  res_xor,res_slt,res_sltu,res_sll,res_srl,res_sra;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] <span class="keyword">bit</span>;</span><br><span class="line"><span class="keyword">assign</span> res_xor = A^B;</span><br><span class="line"><span class="keyword">assign</span> res_and = A&amp;B;</span><br><span class="line"><span class="keyword">assign</span> res_or = A|B;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> res_add = <span class="built_in">$signed</span>(<span class="built_in">$signed</span>(A)+<span class="built_in">$signed</span>(B));</span><br><span class="line"><span class="keyword">assign</span> res_sub = <span class="built_in">$signed</span>(<span class="built_in">$signed</span>(A)-<span class="built_in">$signed</span>(B));</span><br><span class="line"><span class="keyword">assign</span> res_slt = (<span class="built_in">$signed</span>(A) &lt; <span class="built_in">$signed</span>(B)) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line"><span class="keyword">assign</span> res_sltu = (<span class="built_in">$unsigned</span>(A) &lt; <span class="built_in">$unsigned</span>(B)) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> <span class="keyword">bit</span> = <span class="built_in">$unsigned</span>(B[<span class="number">4</span>:<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">assign</span> res_sll = A&lt;&lt;B[<span class="number">4</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> res_srl = A&gt;&gt;B[<span class="number">4</span>:<span class="number">0</span>];    </span><br><span class="line"><span class="keyword">assign</span> res_sra = <span class="built_in">$signed</span>(A)&gt;&gt;&gt;<span class="built_in">$signed</span>(B[<span class="number">4</span>:<span class="number">0</span>]);</span><br><span class="line"><span class="keyword">always</span> @ (A <span class="keyword">or</span> B <span class="keyword">or</span> ALU_operation)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (ALU_operation)</span><br><span class="line">    <span class="number">4'd0</span>: <span class="keyword">begin</span> res=res_add;overflow=(res&lt;A);<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd1</span>: <span class="keyword">begin</span> res=res_sub;overflow=(res&gt;A);<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd2</span>: <span class="keyword">begin</span> res=res_sll;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd3</span>: <span class="keyword">begin</span> res=res_slt;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd4</span>: <span class="keyword">begin</span> res=res_sltu;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd5</span>: <span class="keyword">begin</span> res=res_xor;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd6</span>: <span class="keyword">begin</span> res=res_srl;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd7</span>: <span class="keyword">begin</span> res=res_sra;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd8</span>: <span class="keyword">begin</span> res=res_or;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="number">4'd9</span>: <span class="keyword">begin</span> res=res_and;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">default</span>: <span class="keyword">begin</span> res=<span class="number">32'h0</span>;overflow=<span class="number">0</span>;<span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span>    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> zero = (res==<span class="number">0</span>)? <span class="number">1</span>: <span class="number">0</span>;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><em>RegFile</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Regs(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rs1_addr, </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rs2_addr, </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Wt_addr, </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Wt_data, </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> RegWrite, </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Rs1_data, </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_data,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31</span><br><span class="line">);</span><br><span class="line">     <span class="keyword">integer</span> i;</span><br><span class="line">     <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Reg [<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">     <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            Reg[i] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> Reg00 = Reg[<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg01 = Reg[<span class="number">1</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg02 = Reg[<span class="number">2</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg03 = Reg[<span class="number">3</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg04 = Reg[<span class="number">4</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg05 = Reg[<span class="number">5</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg06 = Reg[<span class="number">6</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg07 = Reg[<span class="number">7</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg08 = Reg[<span class="number">8</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg09 = Reg[<span class="number">9</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg10 = Reg[<span class="number">10</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg11 = Reg[<span class="number">11</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg12 = Reg[<span class="number">12</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg13 = Reg[<span class="number">13</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg14 = Reg[<span class="number">14</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg15 = Reg[<span class="number">15</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg16 = Reg[<span class="number">16</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg17 = Reg[<span class="number">17</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg18 = Reg[<span class="number">18</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg19 = Reg[<span class="number">19</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg20 = Reg[<span class="number">20</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg21 = Reg[<span class="number">21</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg22 = Reg[<span class="number">22</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg23 = Reg[<span class="number">23</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg24 = Reg[<span class="number">24</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg25 = Reg[<span class="number">25</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg26 = Reg[<span class="number">26</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg27 = Reg[<span class="number">27</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg28 = Reg[<span class="number">28</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg29 = Reg[<span class="number">29</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg30 = Reg[<span class="number">30</span>];</span><br><span class="line">    <span class="keyword">assign</span> Reg31 = Reg[<span class="number">31</span>];</span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">          </span><br><span class="line">            <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                Reg[i] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (RegWrite &amp;&amp; (Wt_addr != <span class="number">5'b0</span>)) <span class="keyword">begin</span></span><br><span class="line">                Reg[Wt_addr] &lt;= Wt_data;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                Reg[Wt_addr] &lt;= Reg[Wt_addr];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> Rs1_data = Reg[Rs1_addr];</span><br><span class="line">    <span class="keyword">assign</span> Rs2_data = Reg[Rs2_addr];</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><em>PC</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Reg(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> CE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] D,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Q</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Reg;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        Reg = <span class="number">32'd0</span>; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst) <span class="keyword">begin</span></span><br><span class="line">            Reg &lt;= <span class="number">32'd0</span>;  </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(CE) Reg &lt;= D;</span><br><span class="line">            <span class="keyword">else</span> Reg &lt;= Reg;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span>    </span><br><span class="line">    <span class="keyword">assign</span> Q = Reg;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="仿真关键步骤说明"><a href="#仿真关键步骤说明" class="headerlink" title="仿真关键步骤说明"></a>仿真关键步骤说明</h3><p>为了仿真，我们需要建立一个仿真平台 testbench, 在里面实例化 SCPU, ROM 和 RAM 来运行仿真代码</p>
<p><em>1. testbench 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> testbench(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">/* SCPU output */</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Addr_out;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out;       </span><br><span class="line">    <span class="keyword">wire</span>        CPU_MIO;</span><br><span class="line">    <span class="keyword">wire</span>        MemRW;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out;</span><br><span class="line">    <span class="comment">/* RAM output */</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] douta;</span><br><span class="line">    <span class="comment">/* ROM output */</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] spo;</span><br><span class="line">SCPU u0(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst</span>(rst),</span><br><span class="line">        <span class="variable">.Data_in</span>(douta),</span><br><span class="line">        <span class="variable">.MIO_ready</span>(CPU_MIO),</span><br><span class="line">        <span class="variable">.inst_in</span>(spo),</span><br><span class="line">        <span class="variable">.Addr_out</span>(Addr_out),</span><br><span class="line">        <span class="variable">.Data_out</span>(Data_out),</span><br><span class="line">        <span class="variable">.CPU_MIO</span>(CPU_MIO),</span><br><span class="line">        <span class="variable">.MemRW</span>(MemRW),</span><br><span class="line">        <span class="variable">.PC_out</span>(PC_out)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    RAM_B u1(</span><br><span class="line">        <span class="variable">.clka</span>(~clk),</span><br><span class="line">        <span class="variable">.wea</span>(MemRW),</span><br><span class="line">        <span class="variable">.addra</span>(Addr_out[<span class="number">11</span>:<span class="number">2</span>]),</span><br><span class="line">        <span class="variable">.dina</span>(Data_out),</span><br><span class="line">        <span class="variable">.douta</span>(douta)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    ROM_D u2(</span><br><span class="line">        <span class="variable">.a</span>(PC_out[<span class="number">11</span>:<span class="number">2</span>]),</span><br><span class="line">        <span class="variable">.spo</span>(spo)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>在 testbench 中， 实例化了 SCPU, ROM 和 RAM 并进行了接线</p>
<p><em>仿真代码：</em></p>
<p><em>ImmGen 仿真</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> IMM_SEL_WIDTH 2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> IMM_SEL_I   `IMM_SEL_WIDTH'd0</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> IMM_SEL_S   `IMM_SEL_WIDTH'd1</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> IMM_SEL_B   `IMM_SEL_WIDTH'd2</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> IMM_SEL_J   `IMM_SEL_WIDTH'd3</span></span><br><span class="line"><span class="keyword">module</span> ImmGen_tb();</span><br><span class="line"> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]   ImmSel;</span><br><span class="line"> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]  inst_field;</span><br><span class="line"> <span class="keyword">wire</span>[<span class="number">31</span>:<span class="number">0</span>]  Imm_out;</span><br><span class="line"></span><br><span class="line"> ImmGen m0 (<span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.inst_field</span>(inst_field), <span class="variable">.Imm_out</span>(Imm_out));</span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LET_INST_BE(inst) \</span></span><br><span class="line"> inst_field = inst; \</span><br><span class="line"> #<span class="number">5</span>;</span><br><span class="line"></span><br><span class="line"> <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">   <span class="built_in">$dumpfile</span>(<span class="string">"ImmGen.vcd"</span>);</span><br><span class="line">   <span class="built_in">$dumpvars</span>(<span class="number">1</span>, ImmGen_tb);</span><br><span class="line"></span><br><span class="line">   #<span class="number">5</span>;</span><br><span class="line">   <span class="comment">/* Test for I-Type */</span></span><br><span class="line">   ImmSel = `IMM_SEL_I;</span><br><span class="line">   `LET_INST_BE(<span class="number">32'h3E810093</span>);   <span class="comment">//addi x1, x2, 1000</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00A14093</span>);   <span class="comment">//xori x1, x2, 10</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00116093</span>);   <span class="comment">//ori x1, x2, 1</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00017093</span>);   <span class="comment">//andi x1, x2, 0</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h01411093</span>);   <span class="comment">//slli x1, x2, 20</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00515093</span>);   <span class="comment">//srli x1, x2, 5</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h41815093</span>);   <span class="comment">//srai x1, x2, 24</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'hFFF12093</span>);   <span class="comment">//slti x1, x2, -1</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h3FF13093</span>);   <span class="comment">//sltiu x1, x2, 1023</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h0E910083</span>);   <span class="comment">//lb x1, 233(x2)</span></span><br><span class="line"></span><br><span class="line">   #<span class="number">20</span>;</span><br><span class="line">   <span class="comment">/* Test for S-Type */</span></span><br><span class="line">   ImmSel = `IMM_SEL_S;</span><br><span class="line">   `LET_INST_BE(<span class="number">32'hFE110DA3</span>);   <span class="comment">//sb x1, -5(x2)</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00211023</span>);   <span class="comment">//sh x2, 0(x2)</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00C0A523</span>);   <span class="comment">//sw x12, 10(x1)</span></span><br><span class="line"></span><br><span class="line">   #<span class="number">20</span>;</span><br><span class="line">   <span class="comment">/* Test for B-Type */</span></span><br><span class="line">   ImmSel = `IMM_SEL_B;</span><br><span class="line">   `LET_INST_BE(<span class="number">32'hFE108AE3</span>);   <span class="comment">//beq x1, x1, -12</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00211463</span>);   <span class="comment">//bne x2, x2, 8</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h0031CA63</span>);   <span class="comment">//blt x3, x3, 20</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'hFE4256E3</span>);   <span class="comment">//bge x4, x4, -20</span></span><br><span class="line"></span><br><span class="line">   #<span class="number">20</span>;</span><br><span class="line">   <span class="comment">/* Test for J-Type */</span></span><br><span class="line">   ImmSel = `IMM_SEL_J;</span><br><span class="line">   `LET_INST_BE(<span class="number">32'hF9DFF06F</span>);   <span class="comment">//jal x0, -100</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h3FE000EF</span>);   <span class="comment">//jal x1, 1023 <span class="doctag">NOTE:</span> does ImmGen output 1023?</span></span><br><span class="line">   #<span class="number">50</span>; <span class="built_in">$finish</span>();</span><br><span class="line"> <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><em>SCPU_Ctrl 仿真</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">include</span> "Lab4_header.vh"</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> SCPU_ctrl_tb();</span><br><span class="line"> <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>]     OPcode;</span><br><span class="line"> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]     Fun3;</span><br><span class="line"> <span class="keyword">reg</span>           Fun7;</span><br><span class="line"> <span class="keyword">reg</span>           MIO_ready;</span><br><span class="line"> <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]    ImmSel;</span><br><span class="line"> <span class="keyword">wire</span>          ALUSrc_B;</span><br><span class="line"> <span class="keyword">wire</span> [<span class="number">1</span>: <span class="number">0</span>]   MemtoReg;</span><br><span class="line"> <span class="keyword">wire</span>          Jump;</span><br><span class="line"> <span class="keyword">wire</span>          Branch;</span><br><span class="line"> <span class="keyword">wire</span>          RegWrite;</span><br><span class="line"> <span class="keyword">wire</span>          MemRW;</span><br><span class="line"> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]    ALU_Control;</span><br><span class="line"> <span class="keyword">wire</span>          CPU_MIO;</span><br><span class="line"></span><br><span class="line"> SCPU_ctrls m0 (</span><br><span class="line">   <span class="variable">.OPcode</span>(OPcode),</span><br><span class="line">   <span class="variable">.Fun3</span>(Fun3),</span><br><span class="line">   <span class="variable">.Fun7</span>(Fun7),</span><br><span class="line">   <span class="variable">.MIO_ready</span>(MIO_ready),</span><br><span class="line">   <span class="variable">.ImmSel</span>(ImmSel),</span><br><span class="line">   <span class="variable">.ALUSrc_B</span>(ALUSrc_B),</span><br><span class="line">   <span class="variable">.MemtoReg</span>(MemtoReg),</span><br><span class="line">   <span class="variable">.Jump</span>(Jump),</span><br><span class="line">   <span class="variable">.Branch</span>(Branch),</span><br><span class="line">   <span class="variable">.RegWrite</span>(RegWrite),</span><br><span class="line">   <span class="variable">.MemRW</span>(MemRW),</span><br><span class="line">   <span class="variable">.ALU_Control</span>(ALU_Control),</span><br><span class="line">   <span class="variable">.CPU_MIO</span>(CPU_MIO)</span><br><span class="line"> );</span><br><span class="line"></span><br><span class="line"> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] inst_for_test;</span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LET_INST_BE(inst) \</span></span><br><span class="line"> inst_for_test = inst; \</span><br><span class="line"> OPcode = inst_for_test[<span class="number">6</span>:<span class="number">2</span>]; \</span><br><span class="line"> Fun3 = inst_for_test[<span class="number">14</span>:<span class="number">12</span>]; \</span><br><span class="line"> Fun7 = inst_for_test[<span class="number">30</span>]; \</span><br><span class="line"> #<span class="number">50</span>;</span><br><span class="line"></span><br><span class="line"> <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">   <span class="built_in">$dumpfile</span>(<span class="string">"SCPU_ctrl.vcd"</span>);</span><br><span class="line">   <span class="built_in">$dumpvars</span>(<span class="number">1</span>, SCPU_ctrl_tb);</span><br><span class="line"></span><br><span class="line">   #<span class="number">5</span>;</span><br><span class="line">   MIO_ready = <span class="number">0</span>;</span><br><span class="line">   #<span class="number">5</span>;</span><br><span class="line">   `LET_INST_BE(<span class="number">32'h001100B3</span>);   <span class="comment">//add x1, x2, x1</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h400080B3</span>);   <span class="comment">//sub x1, x1, x0</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h002140B3</span>);   <span class="comment">//xor x1, x2, x2</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h002160B3</span>);   <span class="comment">//or x1, x2, x2</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h002170B3</span>);   <span class="comment">//and x1, x2, x2</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h002150B3</span>);   <span class="comment">//srl x1, x2, x2</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h002120B3</span>);   <span class="comment">//slt x1, x2, x2</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h3E810093</span>);   <span class="comment">//addi x1, x2, 1000</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00A14093</span>);   <span class="comment">//xori x1, x2, 10</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00116093</span>);   <span class="comment">//ori x1, x2, 1</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00017093</span>);   <span class="comment">//andi x1, x2, 0</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00515093</span>);   <span class="comment">//srli x1, x2, 5</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'hFFF12093</span>);   <span class="comment">//slti x1, x2, -1</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00812083</span>);   <span class="comment">//lw x1, 8(x2)</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h00C0A823</span>);   <span class="comment">//sw x12, 16(x1)</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'hFE108AE3</span>);   <span class="comment">//beq x1, x1, -12</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'hF9DFF06F</span>);   <span class="comment">//jal x0, -100</span></span><br><span class="line">   `LET_INST_BE(<span class="number">32'h3FE000EF</span>);   <span class="comment">//jal x1, 1023</span></span><br><span class="line"></span><br><span class="line">   #<span class="number">50</span>; <span class="built_in">$finish</span>();</span><br><span class="line"> <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><em>SCPU 仿真</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> testbench_tb();</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rst;</span><br><span class="line">    testbench m0(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst));</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">1'b0</span>;</span><br><span class="line">        rst = <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">50</span>;</span><br><span class="line">        rst = <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><em>SCPU 仿真测试/下板代码</em></p>
<figure class="highlight armasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br></pre></td><td class="code"><pre><span class="line">    j    start            # <span class="number">00</span></span><br><span class="line"><span class="symbol">dummy:</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">04</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">08</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">0</span>C</span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">10</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">14</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">18</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">1</span>C</span><br><span class="line">    j    dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">start:</span></span><br><span class="line">    <span class="keyword">beq</span>  <span class="built_in">x0</span>, <span class="built_in">x0</span>, pass_0</span><br><span class="line">    li   x31, <span class="number">0</span></span><br><span class="line">    j    dummy</span><br><span class="line"><span class="symbol">pass_0:</span></span><br><span class="line">    li   <span class="built_in">x1</span>, -<span class="number">1</span>           # <span class="built_in">x1</span><span class="symbol">=FFFFFFFF</span></span><br><span class="line">    xori <span class="built_in">x3</span>, <span class="built_in">x1</span>, <span class="number">1</span>        # <span class="built_in">x3</span><span class="symbol">=FFFFFFFE</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFFC</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFF8</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFF0</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFE0</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFC0</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFF80</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFF00</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFE00</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFC00</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFF800</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFF000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFE000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFC000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFF8000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFF0000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFE0000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFC0000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFF80000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFF00000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFE00000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFC00000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FF800000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FF000000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FE000000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FC000000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x5</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x5</span><span class="symbol">=F8000000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x3</span>, <span class="built_in">x5</span>, <span class="built_in">x5</span>       # <span class="built_in">x3</span><span class="symbol">=F0000000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x4</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x4</span><span class="symbol">=E0000000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x6</span>, <span class="built_in">x4</span>, <span class="built_in">x4</span>       # <span class="built_in">x6</span><span class="symbol">=C0000000</span></span><br><span class="line">    <span class="keyword">add</span>  <span class="built_in">x7</span>, <span class="built_in">x6</span>, <span class="built_in">x6</span>       # <span class="built_in">x7</span><span class="number">=80000000</span></span><br><span class="line">    ori  <span class="built_in">x8</span>, zero, <span class="number">1</span>      # <span class="built_in">x8</span><span class="number">=00000001</span></span><br><span class="line">    ori  <span class="built_in">x28</span>, zero, <span class="number">31</span></span><br><span class="line">    srl  <span class="built_in">x29</span>, <span class="built_in">x7</span>, <span class="built_in">x28</span>     # <span class="built_in">x29</span><span class="number">=00000001</span></span><br><span class="line">    <span class="keyword">beq</span>  <span class="built_in">x8</span>, <span class="built_in">x29</span>, pass_1</span><br><span class="line">    li   x31, <span class="number">1</span></span><br><span class="line">    j    dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_1:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    <span class="keyword">sub</span>  <span class="built_in">x3</span>, <span class="built_in">x6</span>, <span class="built_in">x7</span>       # <span class="built_in">x3</span><span class="number">=40000000</span></span><br><span class="line">    <span class="keyword">sub</span>  <span class="built_in">x4</span>, <span class="built_in">x7</span>, <span class="built_in">x3</span>       # <span class="built_in">x4</span><span class="number">=40000000</span></span><br><span class="line">    slti <span class="built_in">x9</span>, <span class="built_in">x0</span>, <span class="number">1</span>        # <span class="built_in">x9</span><span class="number">=00000001</span></span><br><span class="line">    slt  <span class="built_in">x10</span>, <span class="built_in">x3</span>, <span class="built_in">x4</span></span><br><span class="line">    slt  <span class="built_in">x10</span>, <span class="built_in">x4</span>, <span class="built_in">x3</span>      # <span class="built_in">x10</span><span class="number">=00000000</span></span><br><span class="line">    <span class="keyword">beq</span>  <span class="built_in">x9</span>, <span class="built_in">x10</span>, dummy   # branch when <span class="built_in">x3</span> != <span class="built_in">x4</span></span><br><span class="line">    srli <span class="built_in">x29</span>, <span class="built_in">x3</span>, <span class="number">30</span>      # <span class="built_in">x29</span><span class="number">=00000001</span></span><br><span class="line">    <span class="keyword">beq</span>  <span class="built_in">x29</span>, <span class="built_in">x9</span>, pass_2</span><br><span class="line">    li   x31, <span class="number">2</span></span><br><span class="line">    j    dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_2:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line"><span class="comment"># Test signed set-less-than</span></span><br><span class="line">    slti <span class="built_in">x10</span>, <span class="built_in">x1</span>, <span class="number">3</span>       # <span class="built_in">x10</span><span class="number">=00000001</span></span><br><span class="line">    slt  <span class="built_in">x11</span>, <span class="built_in">x5</span>, <span class="built_in">x1</span>      # signed(<span class="number">0xF8000000</span>) &lt; -<span class="number">1</span></span><br><span class="line">                        <span class="comment"># x11=00000001</span></span><br><span class="line">    slt  <span class="built_in">x12</span>, <span class="built_in">x1</span>, <span class="built_in">x3</span>      # <span class="built_in">x12</span><span class="number">=00000001</span></span><br><span class="line">    andi <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="number">0xff</span></span><br><span class="line">    <span class="keyword">and</span>  <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="built_in">x11</span></span><br><span class="line">    <span class="keyword">and</span>  <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="built_in">x12</span>    # <span class="built_in">x10</span><span class="number">=00000001</span></span><br><span class="line">    li   <span class="built_in">x11</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">beq</span>  <span class="built_in">x10</span>, <span class="built_in">x11</span>, pass_3</span><br><span class="line">    li   x31, <span class="number">3</span></span><br><span class="line">    j    dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_3:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    or   <span class="built_in">x11</span>, <span class="built_in">x7</span>, <span class="built_in">x3</span>      # <span class="built_in">x11</span><span class="symbol">=C0000000</span></span><br><span class="line">    <span class="keyword">beq</span>  <span class="built_in">x11</span>, <span class="built_in">x6</span>, pass_4</span><br><span class="line">    li   x31, <span class="number">4</span></span><br><span class="line">    j    dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_4:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    li   <span class="built_in">x18</span>, <span class="number">0x20</span>        # base addr<span class="number">=0x20</span></span><br><span class="line"><span class="comment">### uncomment instr. below when simulating on venus</span></span><br><span class="line">    <span class="comment"># srli x18, x7, 3     # base addr=10000000</span></span><br><span class="line">    sw   <span class="built_in">x5</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="symbol">=F8000000</span></span><br><span class="line">    sw   <span class="built_in">x4</span>, <span class="number">4</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x24</span>]<span class="number">=40000000</span></span><br><span class="line">    lw   <span class="built_in">x29</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x29</span><span class="symbol">=mem</span>[<span class="number">0x20</span>]<span class="symbol">=F8000000</span></span><br><span class="line">    xor  <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="built_in">x5</span>     # <span class="built_in">x29</span><span class="number">=00000000</span></span><br><span class="line">    sw   <span class="built_in">x6</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="symbol">=C0000000</span></span><br><span class="line">    lw   <span class="built_in">x30</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x30</span><span class="symbol">=mem</span>[<span class="number">0x20</span>]<span class="symbol">=C0000000</span></span><br><span class="line">    xor  <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="built_in">x30</span>    # <span class="built_in">x29</span><span class="symbol">=C0000000</span></span><br><span class="line">    <span class="keyword">beq</span>  <span class="built_in">x6</span>, <span class="built_in">x29</span>, pass_5</span><br><span class="line">    li   x31, <span class="number">5</span></span><br><span class="line">    j    dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_5:</span></span><br><span class="line">    li   x31, <span class="number">0x666</span></span><br><span class="line">    j    dummy</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="实验结果与分析"><a href="#实验结果与分析" class="headerlink" title="实验结果与分析"></a>实验结果与分析</h2><h3 id="仿真结果"><a href="#仿真结果" class="headerlink" title="仿真结果"></a>仿真结果</h3><p><em>1. ImmGen 仿真：</em></p>
<p><img src="/../images/SCPU/image_2.png"></p>
<p><img src="/../images/SCPU/image_3.png"></p>
<p>ImmGen 仿真输入  4  种类型的指令，分别输出了不同的立即数</p>
<p>图中的仿真波形与标准波形一致，结果符合要求</p>
<p><em>2. SCPU_Ctrl 仿真：</em></p>
<p><img src="/../images/SCPU/image_1.png"></p>
<p>SCPU_Ctrl 仿真输入  6  种类型的指令，分别输出了不同的控制信号</p>
<p>例如，对于第一条指令 <code>001100B3</code>, 应为 <code>add x1, x2, x1</code> 指令</p>
<p>仿真波形中  RegWrite=1 , 代表控制 RegFile 写使能</p>
<p>同时  ALUSrc_B=0 , 表示选择 RegFile 读取的  rs2  作为 ALU 的输入  B </p>
<p>同时  ALU_Control=0 , 表示进行  add  操作</p>
<p>再如，最后一条指令 <code>3FE000EF</code> 对应 <code>jal x1, 1023</code> 指令</p>
<p>此时  RegWrite=1 , 代表控制 RegFile 写使能, 将地址存到  x1  中</p>
<p>同时  Jump=1 , 表示是  J  型指令</p>
<p>经检验，对所有指令输出的控制信号正确，结果符合预期</p>
<p><em>3. SCPU 仿真：</em></p>
<p><img src="/../images/SCPU/image-2.png" alt="alt text"></p>
<p><img src="/../images/SCPU/image-3.png" alt="alt text"></p>
<p>由于仿真波形过长，只将开头和结尾的波形显示出来</p>
<p>可以看到结尾的仿真波形中，<code>Reg31</code> 的值变成 <code>666</code>, 说明通过了前面的测试，结果符合预期</p>
<h1 id="Lab-4-3"><a href="#Lab-4-3" class="headerlink" title="Lab 4-3"></a>Lab 4-3</h1><h2 id="操作方法与实验步骤-2"><a href="#操作方法与实验步骤-2" class="headerlink" title="操作方法与实验步骤"></a>操作方法与实验步骤</h2><h3 id="代码设计层次结构图及说明-2"><a href="#代码设计层次结构图及说明-2" class="headerlink" title="代码设计层次结构图及说明"></a>代码设计层次结构图及说明</h3><p>经过指令拓展后的完整 DataPath 图如下：</p>
<p><img src="/../images/SCPU/image-4.png" alt="alt text"></p>
<p>图中与之前的 DataPath 主要进行了如下更改：</p>
<ol>
<li>增加了 <code>Branch</code> 信号位数，增加了多路选择器来支持不同  B  型指令</li>
<li>增加了 <code>Jump</code> 信号位数，来支持 <code>jalr</code> 指令</li>
<li>增加了 RAM 写使能的位数，以分别控制  4  个字节的写使能</li>
<li>增加了 <code>lui</code> 和 <code>auipc</code> 的路径，即增加了 ImmGen 模块的生成类型，并增加了 <code>reg_wt_data</code> 的选择类型</li>
</ol>
<h3 id="源代码-2"><a href="#源代码-2" class="headerlink" title="源代码"></a>源代码</h3><p><em>1. ImmGen 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> ImmGen(</span><br><span class="line">  <span class="keyword">input</span>  [<span class="number">2</span>:<span class="number">0</span>]   ImmSel,     </span><br><span class="line">  <span class="keyword">input</span>  [<span class="number">31</span>:<span class="number">0</span>]  inst_field, </span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">  <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (ImmSel)</span><br><span class="line">      <span class="number">3'b000</span>: <span class="comment">// I-type </span></span><br><span class="line">        Imm_out = {{<span class="number">20</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>:<span class="number">20</span>]}; </span><br><span class="line"></span><br><span class="line">      <span class="number">3'b001</span>: <span class="comment">// S-type</span></span><br><span class="line">        Imm_out = {{<span class="number">20</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>:<span class="number">25</span>], inst_field[<span class="number">11</span>:<span class="number">7</span>]}; <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">      <span class="number">3'b010</span>: <span class="comment">// B-type </span></span><br><span class="line">        Imm_out = {{<span class="number">19</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>], inst_field[<span class="number">7</span>], inst_field[<span class="number">30</span>:<span class="number">25</span>], inst_field[<span class="number">11</span>:<span class="number">8</span>], <span class="number">1'b0</span>}; </span><br><span class="line"></span><br><span class="line">      <span class="number">3'b011</span>: <span class="comment">// J-type </span></span><br><span class="line">        Imm_out = {{<span class="number">11</span>{inst_field[<span class="number">31</span>]}}, inst_field[<span class="number">31</span>], inst_field[<span class="number">19</span>:<span class="number">12</span>], inst_field[<span class="number">20</span>], inst_field[<span class="number">30</span>:<span class="number">21</span>], <span class="number">1'b0</span>}; <span class="comment">// </span></span><br><span class="line">      </span><br><span class="line">      <span class="number">3'b100</span>: <span class="comment">// U_type</span></span><br><span class="line">        Imm_out = {inst_field[<span class="number">31</span>:<span class="number">12</span>], <span class="number">12'b0</span>}; <span class="comment">// high 20 bit Imm, low 12 bit 0</span></span><br><span class="line">        </span><br><span class="line">      <span class="keyword">default</span>: Imm_out = <span class="number">32'b0</span>; <span class="comment">//</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>主要增加了  U  型指令</p>
<p><em>2. SCPU_Ctrl代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SCPU_ctrls(</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]       OPcode, </span><br><span class="line">  <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>]       Fun3,</span><br><span class="line">  <span class="keyword">input</span>             Fun7,</span><br><span class="line">  <span class="keyword">input</span>             MIO_ready,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]  ImmSel,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        ALUSrc_B,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]  MemtoReg,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]  Jump,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]  Branch,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        RegWrite,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        MemRW,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  WHBU,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  ALU_Control,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        CPU_MIO</span><br><span class="line">);</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  ImmSel    = <span class="number">3'b000</span>;</span><br><span class="line">  ALUSrc_B  = <span class="number">1'b0</span>;</span><br><span class="line">  MemtoReg  = <span class="number">3'b000</span>; <span class="comment">// 0: ALU result 1: Load from RAM to reg  2/3: PC4, JAL</span></span><br><span class="line">  MemRW     = <span class="number">1'b0</span>; <span class="comment">// write to/read from RAM</span></span><br><span class="line">  WHBU      = <span class="number">4'b0</span>;</span><br><span class="line">  Jump      = <span class="number">2'b00</span>;</span><br><span class="line">  Branch    = <span class="number">3'b000</span>;</span><br><span class="line">  RegWrite  = <span class="number">1'b0</span>;</span><br><span class="line">  </span><br><span class="line">  ALU_Control = <span class="number">4'b0000</span>;</span><br><span class="line">  <span class="comment">//CPU_MIO   = 1'b0;</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">case</span> (OPcode)</span><br><span class="line">    <span class="number">5'b01100</span>: <span class="keyword">begin</span> <span class="comment">// R-type </span></span><br><span class="line">      WHBU      = <span class="number">4'b0</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b000</span>;</span><br><span class="line">      RegWrite = <span class="number">1'b1</span>;</span><br><span class="line">      <span class="comment">//ImmSel   = 2'b00; // no imm</span></span><br><span class="line">      <span class="comment">//MemRW    = 1'bx; // no read or write </span></span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">     </span><br><span class="line">      <span class="keyword">case</span> ({Fun3, Fun7})</span><br><span class="line">        <span class="number">4'b0000</span>: ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD</span></span><br><span class="line">        <span class="number">4'b0001</span>: ALU_Control = <span class="number">4'b0001</span>; <span class="comment">// SUB</span></span><br><span class="line">        <span class="number">4'b0010</span>: ALU_Control = <span class="number">4'b0010</span>; <span class="comment">// SLL</span></span><br><span class="line">        <span class="number">4'b0100</span>: ALU_Control = <span class="number">4'b0011</span>; <span class="comment">// SLT</span></span><br><span class="line">        <span class="number">4'b0110</span>: ALU_Control = <span class="number">4'b0100</span>; <span class="comment">// SLTU</span></span><br><span class="line">        <span class="number">4'b1000</span>: ALU_Control = <span class="number">4'b0101</span>; <span class="comment">// XOR</span></span><br><span class="line">        <span class="number">4'b1010</span>: ALU_Control = <span class="number">4'b0110</span>; <span class="comment">// SRL</span></span><br><span class="line">        <span class="number">4'b1011</span>: ALU_Control = <span class="number">4'b0111</span>; <span class="comment">// SRA</span></span><br><span class="line">        <span class="number">4'b1100</span>: ALU_Control = <span class="number">4'b1000</span>; <span class="comment">// OR</span></span><br><span class="line">        <span class="number">4'b1110</span>: ALU_Control = <span class="number">4'b1001</span>; <span class="comment">// AND</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00000</span>: <span class="keyword">begin</span> <span class="comment">// Load </span></span><br><span class="line">      </span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg  = <span class="number">3'b001</span>;</span><br><span class="line">      RegWrite  = <span class="number">1'b1</span>;</span><br><span class="line">      ImmSel    = <span class="number">3'b000</span>;</span><br><span class="line">      MemRW     = <span class="number">1'b0</span>; <span class="comment">// read</span></span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: WHBU      = <span class="number">4'b0010</span>; <span class="comment">// LB</span></span><br><span class="line">        <span class="number">3'b001</span>: WHBU      = <span class="number">4'b0100</span>; <span class="comment">// LH</span></span><br><span class="line">        <span class="number">3'b010</span>: WHBU      = <span class="number">4'b1000</span>; <span class="comment">// LW</span></span><br><span class="line">        <span class="number">3'b100</span>: WHBU      = <span class="number">4'b0011</span>; <span class="comment">// LBU</span></span><br><span class="line">        <span class="number">3'b101</span>: WHBU      = <span class="number">4'b0101</span>; <span class="comment">// LHU</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      Branch    = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD for address calculation</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b01000</span>: <span class="keyword">begin</span> <span class="comment">// Store </span></span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      <span class="comment">//MemtoReg  = 2'b01;</span></span><br><span class="line">      MemtoReg = <span class="number">3'bx</span>;</span><br><span class="line">      <span class="comment">//RegWrite  = 1'b1;</span></span><br><span class="line">      RegWrite  = <span class="number">1'b0</span>;</span><br><span class="line">      ImmSel    = <span class="number">3'b001</span>;</span><br><span class="line">      MemRW     = <span class="number">1'b1</span>; <span class="comment">// write</span></span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: WHBU      = <span class="number">4'b0010</span>; <span class="comment">// SB</span></span><br><span class="line">        <span class="number">3'b001</span>: WHBU      = <span class="number">4'b0100</span>; <span class="comment">// SH</span></span><br><span class="line">        <span class="number">3'b010</span>: WHBU      = <span class="number">4'b1000</span>; <span class="comment">// SW</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">      </span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      Branch    = <span class="number">3'b000</span>; </span><br><span class="line">      ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD for address calculation</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11000</span>: <span class="keyword">begin</span> <span class="comment">// Branch</span></span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B  = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg  = <span class="number">3'bx</span>; <span class="comment">// new</span></span><br><span class="line">      RegWrite  = <span class="number">1'b0</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel    = <span class="number">3'b010</span>; </span><br><span class="line">      <span class="comment">//MemRW     = 1'bx;</span></span><br><span class="line">      </span><br><span class="line">      <span class="comment">//Branch    = 1'b1;</span></span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b001</span>;  ALU_Control = <span class="number">4'd1</span>; <span class="keyword">end</span> <span class="comment">// BEQ, do SUB in ALU </span></span><br><span class="line">        <span class="number">3'b001</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b010</span>;  ALU_Control = <span class="number">4'd1</span>; <span class="keyword">end</span> <span class="comment">// BNE</span></span><br><span class="line">        <span class="number">3'b100</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b011</span>;  ALU_Control = <span class="number">4'd3</span>; <span class="keyword">end</span> <span class="comment">// BLT, do SLT in ALU</span></span><br><span class="line">        <span class="number">3'b101</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b100</span>;  ALU_Control = <span class="number">4'd3</span>; <span class="keyword">end</span> <span class="comment">// BGE</span></span><br><span class="line">        <span class="number">3'b110</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b101</span>;  ALU_Control = <span class="number">4'd4</span>; <span class="keyword">end</span> <span class="comment">// BLTU, do SLTU in ALU</span></span><br><span class="line">        <span class="number">3'b111</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b110</span>;  ALU_Control = <span class="number">4'd4</span>; <span class="keyword">end</span> <span class="comment">// BGEU </span></span><br><span class="line">        <span class="comment">//default: begin Branch = 3'b000; ALU_Control = 4'd0; end</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11011</span>: <span class="keyword">begin</span> <span class="comment">// JAL </span></span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      <span class="comment">//ALUSrc_B = 1'b1;</span></span><br><span class="line">      ALUSrc_B = <span class="number">1'bx</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b010</span>; <span class="comment">// PC + 4</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b011</span>;</span><br><span class="line">      <span class="comment">// MemRW = 1'bx;</span></span><br><span class="line">     </span><br><span class="line">      Jump     = <span class="number">2'b01</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00100</span>: <span class="keyword">begin</span> <span class="comment">// I-type ALU</span></span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>; </span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg  = <span class="number">3'b000</span>;</span><br><span class="line">      RegWrite  = <span class="number">1'b1</span>;</span><br><span class="line">      ImmSel    = <span class="number">3'b000</span>;</span><br><span class="line">      <span class="comment">//MemRW     = 1'bx; </span></span><br><span class="line">      </span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      Branch    = <span class="number">3'b000</span>;</span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADDI</span></span><br><span class="line">        <span class="number">3'b001</span>: ALU_Control = <span class="number">4'b0010</span>; <span class="comment">// SLLI</span></span><br><span class="line">        <span class="number">3'b010</span>: ALU_Control = <span class="number">4'b0011</span>; <span class="comment">// SLTI</span></span><br><span class="line">        <span class="number">3'b011</span>: ALU_Control = <span class="number">4'b0100</span>; <span class="comment">// SLTIU</span></span><br><span class="line">        <span class="number">3'b100</span>: ALU_Control = <span class="number">4'b0101</span>; <span class="comment">// XORI</span></span><br><span class="line">        <span class="number">3'b101</span>: ALU_Control = (Fun7) ? <span class="number">4'b0111</span> : <span class="number">4'b0110</span>; <span class="comment">// SRAI / SRLI</span></span><br><span class="line">        <span class="number">3'b110</span>: ALU_Control = <span class="number">4'b1000</span>; <span class="comment">// ORI</span></span><br><span class="line">        <span class="number">3'b111</span>: ALU_Control = <span class="number">4'b1001</span>; <span class="comment">// ANDI</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11001</span>: <span class="keyword">begin</span> <span class="comment">// I-type JALR</span></span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg = <span class="number">2'b010</span>; <span class="comment">// PC + 4</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b000</span>;</span><br><span class="line">      <span class="comment">//MemRW    = 1'b0;</span></span><br><span class="line">     </span><br><span class="line">      MemRW    = <span class="number">1'bx</span>;</span><br><span class="line">      Jump     = <span class="number">2'b10</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'd0</span>; <span class="comment">// ADD</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b01101</span>: <span class="keyword">begin</span> <span class="comment">// lui</span></span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'bx</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b11</span>; <span class="comment">// lui_res = Imm</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b100</span>; <span class="comment">// U-type</span></span><br><span class="line">      <span class="comment">//MemRW    = 1'b0;</span></span><br><span class="line">     </span><br><span class="line">      MemRW    = <span class="number">1'bx</span>;</span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'dx</span>; <span class="comment">// ADD</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00101</span>: <span class="keyword">begin</span> <span class="comment">// auipc</span></span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'bx</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b100</span>; <span class="comment">// auipc_res = PC + Imm</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b100</span>;</span><br><span class="line">      <span class="comment">//MemRW    = 1'b0;</span></span><br><span class="line">    </span><br><span class="line">      MemRW    = <span class="number">1'bx</span>;</span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'dx</span>; <span class="comment">// ADD</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">//CPU_MIO = MIO_ready;</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>主要增加了 <code>WHBU</code> 这个信号，用来表示  Word, Half, Byte, Unsigned  这四种  Load,Store  的状态</p>
<p>此外还增加了 <code>Branch</code>, <code>Jump</code> 位数，增加了  U  型指令</p>
<p><em>3. DataPath代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DataPaths(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] ImmSel, <span class="keyword">input</span> ALUSrc_B, <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg, <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] Jump, <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] Branch, <span class="keyword">input</span> RegWrite, <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_Control,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Data_in, <span class="keyword">input</span> clk, <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_field, <span class="keyword">input</span> rst, <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU, </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out, <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wea);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> branch;</span><br><span class="line"><span class="keyword">wire</span> Branch_one;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] branch_out;</span><br><span class="line"><span class="keyword">wire</span> ALU_zero;</span><br><span class="line"><span class="keyword">wire</span> ALU_overflow;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCAddImm;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_A;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_B;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] reg_wt_data;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCAdd4;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ImmOut;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] LoadData;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData;</span><br><span class="line"><span class="keyword">assign</span> LSwea = ImmOut[<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> PCAdd4 = PC_out + <span class="number">32'd4</span>;</span><br><span class="line"><span class="keyword">assign</span> Branch_one = (Branch == <span class="number">3'b000</span>) ? <span class="number">1'b0</span> : <span class="number">1'b1</span>;</span><br><span class="line"><span class="keyword">assign</span> PCAddImm = ImmOut + PC_out; <span class="comment">// ALU ? Adder!</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (MemtoReg)</span><br><span class="line">        <span class="number">3'd0</span>: reg_wt_data = ALU_out; <span class="comment">// ALU</span></span><br><span class="line">        <span class="number">3'd1</span>: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: reg_wt_data = {{<span class="number">24</span>{LoadData[<span class="number">7</span>]}}, LoadData[<span class="number">7</span>:<span class="number">0</span>]}; <span class="comment">// LB</span></span><br><span class="line">                <span class="number">4'b0100</span>: reg_wt_data = {{<span class="number">16</span>{LoadData[<span class="number">15</span>]}}, LoadData[<span class="number">15</span>:<span class="number">0</span>]}; <span class="comment">// LH</span></span><br><span class="line">                <span class="number">4'b1000</span>: reg_wt_data = LoadData; <span class="comment">// LW</span></span><br><span class="line">                <span class="number">4'b0011</span>: reg_wt_data = {<span class="number">24'b0</span>, LoadData[<span class="number">7</span>:<span class="number">0</span>]}; <span class="comment">// LBU</span></span><br><span class="line">                <span class="number">4'b0101</span>: reg_wt_data = {<span class="number">16'b0</span>, LoadData[<span class="number">15</span>:<span class="number">0</span>]}; <span class="comment">// LHU</span></span><br><span class="line">                <span class="keyword">default</span>: reg_wt_data = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span> </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">3'd2</span>: reg_wt_data = PCAdd4; <span class="comment">// JAL</span></span><br><span class="line">        <span class="number">3'd3</span>: reg_wt_data = ImmOut; <span class="comment">// lui</span></span><br><span class="line">        <span class="number">3'd4</span>: reg_wt_data = PCAddImm; <span class="comment">// auipc</span></span><br><span class="line">        <span class="keyword">default</span>: reg_wt_data = <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span>      </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span>  </span><br><span class="line">    <span class="keyword">case</span> (Branch)</span><br><span class="line">        <span class="number">3'b001</span>: branch = Branch_one &amp; (ALU_zero); <span class="comment">// BEQ</span></span><br><span class="line">        <span class="number">3'b010</span>: branch = Branch_one &amp; (~ALU_zero); <span class="comment">// BNE</span></span><br><span class="line">        <span class="number">3'b011</span>: branch = Branch_one &amp; (ALU_out[<span class="number">0</span>]); <span class="comment">// BLT</span></span><br><span class="line">        <span class="number">3'b100</span>: branch = Branch_one &amp; (~ALU_out[<span class="number">0</span>]); <span class="comment">// BGE</span></span><br><span class="line">        <span class="number">3'b101</span>: branch = Branch_one &amp; (ALU_out[<span class="number">0</span>]); <span class="comment">// BLTU</span></span><br><span class="line">        <span class="number">3'b110</span>: branch = Branch_one &amp; (~ALU_out[<span class="number">0</span>]); <span class="comment">// BGEU </span></span><br><span class="line">        <span class="keyword">default</span>: branch = <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">case</span> (Jump)</span><br><span class="line">        <span class="number">2'b00</span>: PC_in = branch_out;</span><br><span class="line">        <span class="number">2'b01</span>: PC_in = PCAddImm;</span><br><span class="line">        <span class="number">2'b10</span>: PC_in = ALU_out;</span><br><span class="line">        <span class="keyword">default</span>: PC_in = <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (LSwea)</span><br><span class="line">        <span class="number">2'b00</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = Data_in;</span><br><span class="line">            Data_out = ReadData;</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b0001</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea = <span class="number">4'b0011</span>;</span><br><span class="line">                <span class="number">4'b1000</span>: wea = <span class="number">4'b1111</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b01</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = {<span class="number">8'b0</span>, Data_in[<span class="number">31</span>:<span class="number">8</span>]};</span><br><span class="line">            Data_out = {ReadData[<span class="number">23</span>:<span class="number">0</span>], <span class="number">8'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b0010</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea = <span class="number">4'b0110</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b10</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = {<span class="number">16'b0</span>, Data_in[<span class="number">31</span>:<span class="number">16</span>]};</span><br><span class="line">            Data_out = {ReadData[<span class="number">15</span>:<span class="number">0</span>], <span class="number">16'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b0100</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea = <span class="number">4'b1100</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b11</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = {<span class="number">24'b0</span>, Data_in[<span class="number">31</span>:<span class="number">24</span>]};</span><br><span class="line">            Data_out = {ReadData[<span class="number">7</span>:<span class="number">0</span>], <span class="number">24'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b1000</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> ALU_B = ALUSrc_B ? ImmOut : ReadData;</span><br><span class="line"><span class="keyword">assign</span> branch_out = branch ? PCAddImm : PCAdd4;</span><br><span class="line"></span><br><span class="line">ALU alu(<span class="variable">.A</span>(ALU_A), <span class="variable">.B</span>(ALU_B), <span class="variable">.ALU_operation</span>(ALU_Control), <span class="variable">.res</span>(ALU_out), </span><br><span class="line">    <span class="variable">.zero</span>(ALU_zero), <span class="variable">.overflow</span>(ALU_overflow));</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] RS1, RS2, WT;</span><br><span class="line"><span class="keyword">assign</span> RS1 = inst_field[<span class="number">19</span>:<span class="number">15</span>];</span><br><span class="line"><span class="keyword">assign</span> RS2 = inst_field[<span class="number">24</span>:<span class="number">20</span>];</span><br><span class="line"><span class="keyword">assign</span> WT = inst_field[<span class="number">11</span>:<span class="number">7</span>];</span><br><span class="line">Regs regs(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.Rs1_addr</span>(RS1), <span class="variable">.Rs2_addr</span>(RS2), </span><br><span class="line">    <span class="variable">.Wt_addr</span>(WT), <span class="variable">.Wt_data</span>(reg_wt_data), <span class="variable">.RegWrite</span>(RegWrite), </span><br><span class="line">    <span class="variable">.Rs1_data</span>(ALU_A), <span class="variable">.Rs2_data</span>(ReadData),</span><br><span class="line">    <span class="variable">.Reg00</span>(Reg00),<span class="variable">.Reg01</span>(Reg01),<span class="variable">.Reg02</span>(Reg02),<span class="variable">.Reg03</span>(Reg03),</span><br><span class="line">    <span class="variable">.Reg04</span>(Reg04),<span class="variable">.Reg05</span>(Reg05),<span class="variable">.Reg06</span>(Reg06),<span class="variable">.Reg07</span>(Reg07),</span><br><span class="line">    <span class="variable">.Reg08</span>(Reg08),<span class="variable">.Reg09</span>(Reg09),<span class="variable">.Reg10</span>(Reg10),<span class="variable">.Reg11</span>(Reg11),</span><br><span class="line">    <span class="variable">.Reg12</span>(Reg12),<span class="variable">.Reg13</span>(Reg13),<span class="variable">.Reg14</span>(Reg14),<span class="variable">.Reg15</span>(Reg15),</span><br><span class="line">    <span class="variable">.Reg16</span>(Reg16),<span class="variable">.Reg17</span>(Reg17),<span class="variable">.Reg18</span>(Reg18),<span class="variable">.Reg19</span>(Reg19),</span><br><span class="line">    <span class="variable">.Reg20</span>(Reg20),<span class="variable">.Reg21</span>(Reg21),<span class="variable">.Reg22</span>(Reg22),<span class="variable">.Reg23</span>(Reg23),</span><br><span class="line">    <span class="variable">.Reg24</span>(Reg24),<span class="variable">.Reg25</span>(Reg25),<span class="variable">.Reg26</span>(Reg26),<span class="variable">.Reg27</span>(Reg27),</span><br><span class="line">    <span class="variable">.Reg28</span>(Reg28),<span class="variable">.Reg29</span>(Reg29),<span class="variable">.Reg30</span>(Reg30),<span class="variable">.Reg31</span>(Reg31));</span><br><span class="line"></span><br><span class="line">ImmGen immgen(<span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.inst_field</span>(inst_field), <span class="variable">.Imm_out</span>(ImmOut));</span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.CE</span>(<span class="number">1'b1</span>), <span class="variable">.D</span>(PC_in), <span class="variable">.Q</span>(PC_out));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>主要增加了对于  B,J  型指令的选择，增加了多路选择器</p>
<p>同时对于新增的 <code>WHBU</code> 信号更改 RAM 读出，读入的信号：</p>
<p>对于读出到 RAM 的值，用 <code>ReadData</code> 存储 Reg File 读出的值，并根据偏移量使用 <code>Data_out</code> 存储移位后的值，最后传出这个值，写入到 RAM 中</p>
<p>对于读入到寄存器的值，用 <code>Data_in</code> 存储 RAM 读入的值，并进行位移得到 <code>LoadData</code>, 最后写入 RegFile 中</p>
<p>同时新增一个  4  位使能信号 <code>wea</code>, 分别控制 RAM 的  4  个字节的读写</p>
<h3 id="仿真关键步骤说明-1"><a href="#仿真关键步骤说明-1" class="headerlink" title="仿真关键步骤说明"></a>仿真关键步骤说明</h3><p>仿真代码同 Lab4-2</p>
<p><em>仿真测试代码：</em></p>
<figure class="highlight armasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br></pre></td><td class="code"><pre><span class="line">    auipc <span class="built_in">x1</span>, <span class="number">0</span></span><br><span class="line">    j     start            # <span class="number">00</span></span><br><span class="line"><span class="symbol">dummy:</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">04</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">08</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">0</span>C</span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">10</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">14</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">18</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">1</span>C</span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">start:</span></span><br><span class="line">    bnez  <span class="built_in">x1</span>, dummy</span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x0</span>, <span class="built_in">x0</span>, pass_0</span><br><span class="line">    li    x31, <span class="number">0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"><span class="symbol">pass_0:</span></span><br><span class="line">    li    x31, <span class="number">1</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x0</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line">    bltu  <span class="built_in">x0</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line">    li    <span class="built_in">x1</span>, -<span class="number">1</span>           # <span class="built_in">x1</span><span class="symbol">=FFFFFFFF</span></span><br><span class="line">    xori  <span class="built_in">x3</span>, <span class="built_in">x1</span>, <span class="number">1</span>        # <span class="built_in">x3</span><span class="symbol">=FFFFFFFE</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFFC</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFF8</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFF0</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFE0</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFC0</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFF80</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFF00</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFE00</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFC00</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFF800</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFF000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFE000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFC000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFF8000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFF0000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFE0000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFC0000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFF80000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFF00000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFE00000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFC00000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FF800000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FF000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FE000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FC000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x5</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x5</span><span class="symbol">=F8000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x5</span>, <span class="built_in">x5</span>       # <span class="built_in">x3</span><span class="symbol">=F0000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x4</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x4</span><span class="symbol">=E0000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x6</span>, <span class="built_in">x4</span>, <span class="built_in">x4</span>       # <span class="built_in">x6</span><span class="symbol">=C0000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x7</span>, <span class="built_in">x6</span>, <span class="built_in">x6</span>       # <span class="built_in">x7</span><span class="number">=80000000</span></span><br><span class="line">    ori   <span class="built_in">x8</span>, zero, <span class="number">1</span>      # <span class="built_in">x8</span><span class="number">=00000001</span></span><br><span class="line">    ori   <span class="built_in">x28</span>, zero, <span class="number">31</span></span><br><span class="line">    srl   <span class="built_in">x29</span>, <span class="built_in">x7</span>, <span class="built_in">x28</span>     # <span class="built_in">x29</span><span class="number">=00000001</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x8</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">blt</span>   <span class="built_in">x8</span>, <span class="built_in">x7</span>, dummy</span><br><span class="line">    sra   <span class="built_in">x29</span>, <span class="built_in">x7</span>, <span class="built_in">x28</span>     # <span class="built_in">x29</span><span class="symbol">=FFFFFFFF</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="built_in">x3</span>     # <span class="built_in">x29</span><span class="symbol">=x3</span><span class="symbol">=F0000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x3</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    mv    <span class="built_in">x29</span>, <span class="built_in">x8</span>          # <span class="built_in">x29</span><span class="symbol">=x8</span><span class="number">=00000001</span></span><br><span class="line">    bltu  <span class="built_in">x29</span>, <span class="built_in">x7</span>, pass_1  # unsigned <span class="number">00000001</span> &lt; <span class="number">80000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_1:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    li    x31, <span class="number">2</span></span><br><span class="line">    <span class="keyword">sub</span>   <span class="built_in">x3</span>, <span class="built_in">x6</span>, <span class="built_in">x7</span>       # <span class="built_in">x3</span><span class="number">=40000000</span></span><br><span class="line">    <span class="keyword">sub</span>   <span class="built_in">x4</span>, <span class="built_in">x7</span>, <span class="built_in">x3</span>       # <span class="built_in">x4</span><span class="number">=40000000</span></span><br><span class="line">    slti  <span class="built_in">x9</span>, <span class="built_in">x0</span>, <span class="number">1</span>        # <span class="built_in">x9</span><span class="number">=00000001</span></span><br><span class="line">    slt   <span class="built_in">x10</span>, <span class="built_in">x3</span>, <span class="built_in">x4</span></span><br><span class="line">    slt   <span class="built_in">x10</span>, <span class="built_in">x4</span>, <span class="built_in">x3</span>      # <span class="built_in">x10</span><span class="number">=00000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x9</span>, <span class="built_in">x10</span>, dummy   # branch when <span class="built_in">x3</span> != <span class="built_in">x4</span></span><br><span class="line">    srli  <span class="built_in">x29</span>, <span class="built_in">x3</span>, <span class="number">30</span>      # <span class="built_in">x29</span><span class="number">=00000001</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x29</span>, <span class="built_in">x9</span>, pass_2</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_2:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line"><span class="comment"># Test set-less-than</span></span><br><span class="line">    li    x31, <span class="number">3</span></span><br><span class="line">    slti  <span class="built_in">x10</span>, <span class="built_in">x1</span>, <span class="number">3</span>       # <span class="built_in">x10</span><span class="number">=00000001</span></span><br><span class="line">    slt   <span class="built_in">x11</span>, <span class="built_in">x5</span>, <span class="built_in">x1</span>      # signed(<span class="number">0xF8000000</span>) &lt; -<span class="number">1</span></span><br><span class="line">                        <span class="comment"># x11=00000001</span></span><br><span class="line">    slt   <span class="built_in">x12</span>, <span class="built_in">x1</span>, <span class="built_in">x3</span>      # <span class="built_in">x12</span><span class="number">=00000001</span></span><br><span class="line">    andi  <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="number">0xff</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="built_in">x11</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="built_in">x12</span>    # <span class="built_in">x10</span><span class="number">=00000001</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    beqz  <span class="built_in">x10</span>, dummy</span><br><span class="line">    sltu  <span class="built_in">x10</span>, <span class="built_in">x1</span>, <span class="built_in">x8</span>      # unsigned FFFFFFFF &lt; <span class="number">00000001</span> ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x10</span>, dummy</span><br><span class="line">    sltu  <span class="built_in">x10</span>, <span class="built_in">x8</span>, <span class="built_in">x3</span>      # unsigned <span class="number">00000001</span> &lt; F0000000 ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    beqz  <span class="built_in">x10</span>, dummy</span><br><span class="line">    sltiu <span class="built_in">x10</span>, <span class="built_in">x1</span>, <span class="number">3</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x10</span>, dummy</span><br><span class="line">    li    <span class="built_in">x11</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x10</span>, <span class="built_in">x11</span>, pass_3</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_3:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    li    x31, <span class="number">4</span></span><br><span class="line">    or    <span class="built_in">x11</span>, <span class="built_in">x7</span>, <span class="built_in">x3</span>      # <span class="built_in">x11</span><span class="symbol">=C0000000</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x11</span>, <span class="built_in">x6</span>, pass_4</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_4:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    li    x31, <span class="number">5</span></span><br><span class="line">    li    <span class="built_in">x18</span>, <span class="number">0x20</span>        # base addr<span class="number">=00000020</span></span><br><span class="line"><span class="comment">### uncomment instr. below when simulating on venus</span></span><br><span class="line">    <span class="comment"># lui   x18, 0x10000     # base addr=10000000</span></span><br><span class="line">    sw    <span class="built_in">x5</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="symbol">=F8000000</span></span><br><span class="line">    sw    <span class="built_in">x4</span>, <span class="number">4</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x24</span>]<span class="number">=40000000</span></span><br><span class="line">    lw    <span class="built_in">x27</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x27</span><span class="symbol">=mem</span>[<span class="number">0x20</span>]<span class="symbol">=F8000000</span></span><br><span class="line">    xor   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="built_in">x5</span>     # <span class="built_in">x27</span><span class="number">=00000000</span></span><br><span class="line">    sw    <span class="built_in">x6</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="symbol">=C0000000</span></span><br><span class="line">    lw    <span class="built_in">x28</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x28</span><span class="symbol">=mem</span>[<span class="number">0x20</span>]<span class="symbol">=C0000000</span></span><br><span class="line">    xor   <span class="built_in">x27</span>, <span class="built_in">x6</span>, <span class="built_in">x28</span>     # <span class="built_in">x27</span><span class="number">=00000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x27</span>, dummy</span><br><span class="line">    lui   <span class="built_in">x20</span>, <span class="number">0xA0000</span>     # <span class="built_in">x20</span><span class="symbol">=A0000000</span></span><br><span class="line">    sw    <span class="built_in">x20</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x28</span>]<span class="symbol">=A0000000</span></span><br><span class="line">    lui   <span class="built_in">x27</span>, <span class="number">0xFEDCB</span>     # <span class="built_in">x27</span><span class="symbol">=FEDCB000</span></span><br><span class="line">    srai  <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="number">12</span>     # <span class="built_in">x27</span><span class="symbol">=FFFFEDCB</span></span><br><span class="line">    li    <span class="built_in">x28</span>, <span class="number">8</span></span><br><span class="line">    sll   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="built_in">x28</span>    # <span class="built_in">x27</span><span class="symbol">=FFEDCB00</span></span><br><span class="line">    ori   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="number">0xff</span>   # <span class="built_in">x27</span><span class="symbol">=FFEDCBFF</span></span><br><span class="line">    lb    <span class="built_in">x29</span>, <span class="number">11</span>(<span class="built_in">x18</span>)     # <span class="built_in">x29</span><span class="symbol">=FFFFFFA0</span>, little-endian, signed-ext</span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="built_in">x29</span>    # <span class="built_in">x27</span><span class="symbol">=FFEDCBA0</span></span><br><span class="line">    sw    <span class="built_in">x27</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x28</span>]<span class="symbol">=FFEDCBA0</span></span><br><span class="line">    lhu   <span class="built_in">x27</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # <span class="built_in">x27</span><span class="number">=0000</span>CBA0</span><br><span class="line">    lui   <span class="built_in">x20</span>, <span class="number">0xFFFF0</span>     # <span class="built_in">x20</span><span class="symbol">=FFFF0000</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x20</span>, <span class="built_in">x20</span>, <span class="built_in">x27</span>    # <span class="built_in">x20</span><span class="number">=00000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x20</span>, dummy       # check unsigned-ext</span><br><span class="line">    li    x31, <span class="number">6</span></span><br><span class="line">    lbu   <span class="built_in">x28</span>, <span class="number">10</span>(<span class="built_in">x18</span>)     # <span class="built_in">x28</span><span class="number">=000000</span>ED</span><br><span class="line">    lbu   <span class="built_in">x29</span>, <span class="number">11</span>(<span class="built_in">x18</span>)     # <span class="built_in">x29</span><span class="number">=000000</span>FF</span><br><span class="line">    slli  <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="number">8</span>      # <span class="built_in">x29</span><span class="number">=0000</span>FF00</span><br><span class="line">    or    <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="built_in">x28</span>    # <span class="built_in">x29</span><span class="number">=0000</span>FFED</span><br><span class="line">    slli  <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="number">16</span></span><br><span class="line">    or    <span class="built_in">x29</span>, <span class="built_in">x27</span>, <span class="built_in">x29</span>    # <span class="built_in">x29</span><span class="symbol">=FFEDCBA0</span></span><br><span class="line">    lw    <span class="built_in">x28</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # <span class="built_in">x28</span><span class="symbol">=FFEDCBA0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x28</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    sw    <span class="built_in">x0</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="number">=00000000</span></span><br><span class="line">    sh    <span class="built_in">x27</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x20</span>]<span class="number">=0000</span>CBA0</span><br><span class="line">    li    <span class="built_in">x28</span>, <span class="number">0xD0</span></span><br><span class="line">    <span class="built_in">sb</span>    <span class="built_in">x28</span>, <span class="number">2</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x20</span>]<span class="number">=00</span>D0CBA0</span><br><span class="line">    lw    <span class="built_in">x28</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x28</span><span class="number">=00</span>D0CBA0</span><br><span class="line">    li    <span class="built_in">x29</span>, <span class="number">0x00D0CBA0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x28</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    lh    <span class="built_in">x27</span>, <span class="number">2</span>(<span class="built_in">x18</span>)      # <span class="built_in">x27</span><span class="number">=000000</span><span class="built_in">D0</span></span><br><span class="line">    li    <span class="built_in">x28</span>, <span class="number">0xD0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x27</span>, <span class="built_in">x28</span>, dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_5:</span></span><br><span class="line">    li    x31, <span class="number">7</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bge</span>   <span class="built_in">x1</span>, <span class="built_in">x0</span>, dummy    # -<span class="number">1</span> &gt;= <span class="number">0</span> ?</span><br><span class="line">    <span class="keyword">bge</span>   <span class="built_in">x8</span>, <span class="built_in">x1</span>, pass_6   # <span class="number">1</span> &gt;= -<span class="number">1</span> ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_6:</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bgeu  <span class="built_in">x0</span>, <span class="built_in">x1</span>, dummy    # <span class="number">0</span> &gt;= FFFFFFFF ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bgeu  <span class="built_in">x8</span>, <span class="built_in">x1</span>, dummy</span><br><span class="line">    auipc <span class="built_in">x20</span>, <span class="number">0</span></span><br><span class="line">    jalr  <span class="built_in">x21</span>, <span class="built_in">x0</span>, pass_7  # just for test : (</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_7:</span></span><br><span class="line"><span class="comment"># jalr -&gt;</span></span><br><span class="line">    addi  <span class="built_in">x20</span>, <span class="built_in">x20</span>, <span class="number">8</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x20</span>, <span class="built_in">x21</span>, dummy</span><br><span class="line">    li    x31, <span class="number">0x666</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>在 Lab4-2 的基础上添加了拓展出的指令，同样在通过测试后进入 Dummy 循环</p>
<h2 id="实验结果与分析-1"><a href="#实验结果与分析-1" class="headerlink" title="实验结果与分析"></a>实验结果与分析</h2><h3 id="仿真结果-1"><a href="#仿真结果-1" class="headerlink" title="仿真结果"></a>仿真结果</h3><p><img src="/../images/SCPU/image-5.png" alt="alt text"></p>
<p><img src="/../images/SCPU/image-6.png" alt="alt text"></p>
<p>由于仿真波形过长，只显示开头和结尾的波形</p>
<p>可以看到，<code>Reg31</code> 的值被改为 <code>666</code>, 说明通过了前面的测试，进入了 Dummy 循环，结果符合预期</p>
<h1 id="Lab-4-4"><a href="#Lab-4-4" class="headerlink" title="Lab 4-4"></a>Lab 4-4</h1><h2 id="操作方法与实验步骤-3"><a href="#操作方法与实验步骤-3" class="headerlink" title="操作方法与实验步骤"></a>操作方法与实验步骤</h2><h3 id="代码设计及说明"><a href="#代码设计及说明" class="headerlink" title="代码设计及说明"></a>代码设计及说明</h3><p><em>1. CSR寄存器及其指令</em></p>
<p>实现  5  个异常寄存器：</p>
<blockquote>
<p>mstatus: Machine Status Register，存储当前控制状态。将第  3  位的 <code>MIE</code> 置为 <code>1</code>, 表示当前已经进入异常/中断处理</p>
</blockquote>
<blockquote>
<p>mtvec:  Machine Trap-Vector Base-Address Register，存储中断向量表基地址</p>
</blockquote>
<blockquote>
<p>mcause： Machine Cause Register，存储引起这次 trap 的原因。 如果进入 trap 的原因是中断，则最高位 interrupt bit 设置为 1，若为异常则设为 0。</p>
</blockquote>
<blockquote>
<p>mtval： Machine Trap Value Register，存储异常的相关信息以帮助软件处理异常，曾称 mbadaddr。</p>
</blockquote>
<blockquote>
<p>mepc： Machine Exception Program Counter，存储 trap 触发时将要执行的指令地址，在 mret 时作为返回地址。</p>
</blockquote>
<p>以及  6  中指令：<code>csrrw,csrrs,csrrc,csrrwi,csrrsi,csrrci</code>, 来直接更改这  5  个寄存器的值</p>
<p>为此，要实现一个 CSRRegs 模块来管理这些寄存器</p>
<p><em>2. 异常中断处理</em></p>
<p>需要实现两种指令：</p>
<blockquote>
<p>ecall: 软件中断指令</p>
</blockquote>
<blockquote>
<p>mret: 异常中断返回指令</p>
</blockquote>
<p>同时要新增外部中断信号，实现硬件中断</p>
<p>为此，要实现一个 RV_INT 模块来实现产生输入到 CSRRegs 模块中的旁路输入，同时产生 pc 的更改信号 </p>
<p>还要更改 SCPU_Ctrl 来实现指令识别和中断信号的产生</p>
<p><em>3. trap 程序</em></p>
<p>当触发异常中断处理后，要进入 trap 程序</p>
<p>在程序中，需要读出 <code>mepc, mscause, mtval, mstatus, mtvec</code> 的值，放在某个寄存器当中。为了防止通用寄存器中的有效值丢失，选择在之前代码里未被使用的寄存器。</p>
<p>之后将 <code>mepc</code> 读出，处理 <code>mepc</code>：</p>
<p>对于异常（非法指令），<code>mepc &lt;- mepc + 4</code>。</p>
<p>对于中断，如果是软件中断 <code>ecall</code>，<code>mepc &lt;- mepc + 4</code>。</p>
<p>如果是硬件中断，<code>mepc &lt;- mepc</code>。（使用 mcause 进行区分）</p>
<p>最后调用 mret 返回到原来的程序。（此时要恢复进入处理程序所保存的信息）</p>
<h3 id="源代码-3"><a href="#源代码-3" class="headerlink" title="源代码"></a>源代码</h3><p><em>1. CSRRegs 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> CSRRegs(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">11</span>:<span class="number">0</span>] raddr,                </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">11</span>:<span class="number">0</span>] waddr,                </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] wdata,                </span><br><span class="line">    <span class="keyword">input</span> csr_w,                       </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] csr_wsc_mode,          </span><br><span class="line">    <span class="keyword">input</span> expt_int,               </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] mepc_bypass_in,  </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] mcause_bypass_in,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] mtval_bypass_in,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] mstatus_bypass_in,    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] rdata,     </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mstatus,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mtvec,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mepc,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mcause,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mtval</span><br><span class="line">);</span><br><span class="line">    <span class="comment">//reg [31:0] csr [4095:0]; </span></span><br><span class="line">    <span class="keyword">localparam</span> CSR_WSC_WRITE   = <span class="number">2'b00</span>; </span><br><span class="line">    <span class="keyword">localparam</span> CSR_WSC_SET     = <span class="number">2'b01</span>; </span><br><span class="line">    <span class="keyword">localparam</span> CSR_WSC_CLEAR   = <span class="number">2'b10</span>; </span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span> CSR_MSTATUS     = <span class="number">12'h300</span>;</span><br><span class="line">    <span class="keyword">localparam</span> CSR_MTVEC       = <span class="number">12'h305</span>;</span><br><span class="line">    <span class="keyword">localparam</span> CSR_MEPC        = <span class="number">12'h341</span>;</span><br><span class="line">    <span class="keyword">localparam</span> CSR_MCAUSE      = <span class="number">12'h342</span>;</span><br><span class="line">    <span class="keyword">localparam</span> CSR_MTVAL       = <span class="number">12'h343</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (raddr)</span><br><span class="line">            CSR_MSTATUS: rdata = mstatus;</span><br><span class="line">            CSR_MTVEC: rdata = mtvec;</span><br><span class="line">            CSR_MEPC: rdata = mepc;</span><br><span class="line">            CSR_MCAUSE: rdata = mcause;</span><br><span class="line">            CSR_MTVAL: rdata = mtval;</span><br><span class="line">            <span class="keyword">default</span>: rdata = <span class="number">32'd0</span>; </span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            mstatus &lt;= <span class="number">32'd8</span>;</span><br><span class="line">            mtvec &lt;= <span class="number">32'h7C</span>;</span><br><span class="line">            mepc &lt;= <span class="number">32'b0</span>;</span><br><span class="line">            mcause &lt;= <span class="number">32'b0</span>;</span><br><span class="line">            mtval &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (expt_int) <span class="keyword">begin</span></span><br><span class="line">                </span><br><span class="line">                mepc &lt;= mepc_bypass_in;</span><br><span class="line">                mcause &lt;= mcause_bypass_in;</span><br><span class="line">                mtval &lt;= mtval_bypass_in;</span><br><span class="line">                mstatus &lt;= mstatus_bypass_in;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (csr_w) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span> (waddr)</span><br><span class="line">                    CSR_MSTATUS: <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">case</span> (csr_wsc_mode)</span><br><span class="line">                            CSR_WSC_WRITE: mstatus &lt;= wdata;</span><br><span class="line">                            CSR_WSC_SET:   mstatus &lt;= mstatus | wdata;</span><br><span class="line">                            CSR_WSC_CLEAR: mstatus &lt;= mstatus &amp; ~wdata;</span><br><span class="line">                            <span class="keyword">default</span>: mstatus &lt;= mstatus;</span><br><span class="line">                        <span class="keyword">endcase</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    CSR_MTVEC: <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">case</span> (csr_wsc_mode)</span><br><span class="line">                            CSR_WSC_WRITE: mtvec &lt;= wdata;</span><br><span class="line">                            CSR_WSC_SET:   mtvec &lt;= mtvec | wdata;</span><br><span class="line">                            CSR_WSC_CLEAR: mtvec &lt;= mtvec &amp; ~wdata;</span><br><span class="line">                            <span class="keyword">default</span>: mtvec &lt;= mtvec;</span><br><span class="line">                        <span class="keyword">endcase</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    CSR_MEPC: <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">case</span> (csr_wsc_mode)</span><br><span class="line">                            CSR_WSC_WRITE: mepc &lt;= wdata;</span><br><span class="line">                            CSR_WSC_SET:   mepc &lt;= mepc | wdata;</span><br><span class="line">                            CSR_WSC_CLEAR: mepc &lt;= mepc &amp; ~wdata;</span><br><span class="line">                            <span class="keyword">default</span>: mepc &lt;= mepc;</span><br><span class="line">                        <span class="keyword">endcase</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    CSR_MCAUSE: <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">case</span> (csr_wsc_mode)</span><br><span class="line">                            CSR_WSC_WRITE: mcause &lt;= wdata;</span><br><span class="line">                            CSR_WSC_SET:   mcause &lt;= mcause | wdata;</span><br><span class="line">                            CSR_WSC_CLEAR: mcause &lt;= mcause &amp; ~wdata;</span><br><span class="line">                            <span class="keyword">default</span>: mcause &lt;= mcause;</span><br><span class="line">                        <span class="keyword">endcase</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    CSR_MTVAL: <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">case</span> (csr_wsc_mode)</span><br><span class="line">                            CSR_WSC_WRITE: mtval &lt;= wdata;</span><br><span class="line">                            CSR_WSC_SET:   mtval &lt;= mtval | wdata;</span><br><span class="line">                            CSR_WSC_CLEAR: mtval &lt;= mtval &amp; ~wdata;</span><br><span class="line">                            <span class="keyword">default</span>: mtval &lt;= mtval;</span><br><span class="line">                        <span class="keyword">endcase</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">default</span>: mtval &lt;= mtval;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>在这个模块中，主要实现了利用  6  种 CSR 指令对于寄存器进行修改；同时，当触发异常中断，使用旁路输入同时更改所有的寄存器</p>
<p><em>2. RV_INT 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RV_INT (</span><br><span class="line">    <span class="keyword">input</span>        clk,</span><br><span class="line">    <span class="keyword">input</span>        rst,</span><br><span class="line">    <span class="keyword">input</span>        INT,                </span><br><span class="line">    <span class="keyword">input</span>        ecall,              </span><br><span class="line">    <span class="keyword">input</span>        mret,               </span><br><span class="line">    <span class="keyword">input</span>        illegal_inst,       </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] mstatus,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] mtvec,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] mepc,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] pc_current,         </span><br><span class="line">    <span class="keyword">output</span>       en,                 </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>   expt_int, </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>   pc_change,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mepc_bypass_in, </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mcause_bypass_in,  </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mtval_bypass_in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mstatus_bypass_in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] pc             </span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">localparam</span> MCAUSE_INT_EXTERNAL   = <span class="number">32'h8000000B</span>; </span><br><span class="line">    <span class="keyword">localparam</span> MCAUSE_EXC_ECALL      = <span class="number">32'h0000000B</span>; <span class="comment">// ECALL </span></span><br><span class="line">    <span class="keyword">localparam</span> MCAUSE_EXC_ILLEGAL    = <span class="number">32'h00000002</span>; </span><br><span class="line"><span class="comment">//    localparam MCAUSE_EXC_L_ACCESS   = 32'h00000005; </span></span><br><span class="line"><span class="comment">//    localparam MCAUSE_EXC_J_ACCESS   = 32'h00000007; </span></span><br><span class="line">    <span class="keyword">localparam</span> MSTATUS_ENABLE        = <span class="number">32'h00000008</span>;</span><br><span class="line">    <span class="keyword">localparam</span> MSTATUS_UNABLE        = <span class="number">32'h00000000</span>;</span><br><span class="line">    <span class="comment">// CSRRegs</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] csr_rdata;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] csr_wdata;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">11</span>:<span class="number">0</span>] csr_raddr, csr_waddr;</span><br><span class="line">    <span class="keyword">reg</span> csr_w;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] csr_wsc_mode;</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst) <span class="keyword">begin</span></span><br><span class="line">            expt_int = <span class="number">1'b0</span>;</span><br><span class="line">            mepc_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">            mcause_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">            mtval_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">            mstatus_bypass_in = MSTATUS_ENABLE;</span><br><span class="line">            pc = pc_current;</span><br><span class="line">            pc_change = <span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(mstatus == MSTATUS_ENABLE) <span class="keyword">begin</span> <span class="comment">// enabled</span></span><br><span class="line">                <span class="keyword">if</span> (INT) <span class="keyword">begin</span></span><br><span class="line">                    expt_int = <span class="number">1'b1</span>;</span><br><span class="line">                    pc = mtvec;</span><br><span class="line">                    pc_change = <span class="number">1'b1</span>;</span><br><span class="line">                    mcause_bypass_in = MCAUSE_INT_EXTERNAL;</span><br><span class="line">                    mstatus_bypass_in = MSTATUS_UNABLE;</span><br><span class="line">                    mepc_bypass_in = pc_current;</span><br><span class="line">                    mtval_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (ecall) <span class="keyword">begin</span></span><br><span class="line">                    expt_int = <span class="number">1'b1</span>;</span><br><span class="line">                    pc = mtvec;</span><br><span class="line">                    pc_change = <span class="number">1'b1</span>;</span><br><span class="line">                    mcause_bypass_in = MCAUSE_EXC_ECALL;</span><br><span class="line">                    mstatus_bypass_in = MSTATUS_UNABLE;</span><br><span class="line">                    mepc_bypass_in = pc_current;</span><br><span class="line">                    mtval_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (illegal_inst) <span class="keyword">begin</span></span><br><span class="line">                    expt_int = <span class="number">1'b1</span>;</span><br><span class="line">                    pc = mtvec;</span><br><span class="line">                    pc_change = <span class="number">1'b1</span>;</span><br><span class="line">                    mcause_bypass_in = MCAUSE_EXC_ILLEGAL;</span><br><span class="line">                    mstatus_bypass_in = MSTATUS_UNABLE;</span><br><span class="line">                    mepc_bypass_in = pc_current;</span><br><span class="line">                    mtval_bypass_in = inst;</span><br><span class="line">                <span class="keyword">end</span> </span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    expt_int = <span class="number">1'b0</span>;</span><br><span class="line">                    pc_change = <span class="number">1'b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (mret) <span class="keyword">begin</span></span><br><span class="line">                    expt_int = <span class="number">1'b1</span>;</span><br><span class="line">                    pc = mepc;</span><br><span class="line">                    pc_change = <span class="number">1'b1</span>;</span><br><span class="line">                    mcause_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">                    mstatus_bypass_in = MSTATUS_ENABLE; <span class="comment">// clear mark</span></span><br><span class="line">                    mepc_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">                    mtval_bypass_in = <span class="number">32'b0</span>;</span><br><span class="line">                <span class="keyword">end</span>        </span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    expt_int = <span class="number">1'b0</span>;</span><br><span class="line">                    pc_change = <span class="number">1'b0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> en = ~expt_int;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>在这个模块中，主要实现了产生旁路输出，并产生 pc 更改信号，传入 DataPath</p>
<p>其中 <code>mcause</code> 的值采用了标准的值，即:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">localparam</span> MCAUSE_INT_EXTERNAL   = <span class="number">32'h8000000B</span>; </span><br><span class="line"><span class="keyword">localparam</span> MCAUSE_EXC_ECALL      = <span class="number">32'h0000000B</span>; <span class="comment">// ECALL </span></span><br><span class="line"><span class="keyword">localparam</span> MCAUSE_EXC_ILLEGAL    = <span class="number">32'h00000002</span>; </span><br></pre></td></tr></table></figure>

<p>最高位为  1  代表是外部中断</p>
<p><em>3. SCPU_Ctrl 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> SCPU_ctrls(</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>]       OPcode, </span><br><span class="line">  <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>]       Fun3,</span><br><span class="line">  <span class="keyword">input</span>             Fun7,</span><br><span class="line">  <span class="keyword">input</span>             MIO_ready,</span><br><span class="line">  <span class="keyword">input</span> [<span class="number">6</span>:<span class="number">0</span>]       High7,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]  ImmSel,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        ALUSrc_B,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]  MemtoReg,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]  Jump,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]  Branch,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        RegWrite,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        MemRW,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  WHBU,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  ALU_Control,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        csr_w,     </span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        is_csri,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>]  csr_wsc_mode,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        mret,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        ecall,</span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        illegal, </span><br><span class="line">  <span class="keyword">output</span> <span class="keyword">reg</span>        CPU_MIO</span><br><span class="line">);</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">  ImmSel    = <span class="number">3'b000</span>;</span><br><span class="line">  ALUSrc_B  = <span class="number">1'b0</span>;</span><br><span class="line">  MemtoReg  = <span class="number">3'b000</span>; <span class="comment">// 0: ALU result 1: Load from RAM to reg  2/3: PC4, JAL</span></span><br><span class="line">  MemRW     = <span class="number">1'b0</span>; <span class="comment">// write to/read from RAM?</span></span><br><span class="line">  WHBU      = <span class="number">4'b0</span>;</span><br><span class="line">  Jump      = <span class="number">2'b00</span>;</span><br><span class="line">  Branch    = <span class="number">3'b000</span>;</span><br><span class="line">  RegWrite  = <span class="number">1'b0</span>;</span><br><span class="line">  </span><br><span class="line">  ALU_Control = <span class="number">4'b0000</span>;</span><br><span class="line">  <span class="comment">//CPU_MIO   = 1'b0;</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">case</span> (OPcode)</span><br><span class="line">    <span class="number">5'b01100</span>: <span class="keyword">begin</span> <span class="comment">// R-type </span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;  </span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU     = <span class="number">4'b0</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b000</span>;</span><br><span class="line">      RegWrite = <span class="number">1'b1</span>;</span><br><span class="line">      <span class="comment">//ImmSel   = 2'b00; // no imm</span></span><br><span class="line">      <span class="comment">//MemRW    = 1'bx; // no read or write </span></span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">     </span><br><span class="line">      <span class="keyword">case</span> ({Fun3, Fun7})</span><br><span class="line">        <span class="number">4'b0000</span>: ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD</span></span><br><span class="line">        <span class="number">4'b0001</span>: ALU_Control = <span class="number">4'b0001</span>; <span class="comment">// SUB</span></span><br><span class="line">        <span class="number">4'b0010</span>: ALU_Control = <span class="number">4'b0010</span>; <span class="comment">// SLL</span></span><br><span class="line">        <span class="number">4'b0100</span>: ALU_Control = <span class="number">4'b0011</span>; <span class="comment">// SLT</span></span><br><span class="line">        <span class="number">4'b0110</span>: ALU_Control = <span class="number">4'b0100</span>; <span class="comment">// SLTU</span></span><br><span class="line">        <span class="number">4'b1000</span>: ALU_Control = <span class="number">4'b0101</span>; <span class="comment">// XOR</span></span><br><span class="line">        <span class="number">4'b1010</span>: ALU_Control = <span class="number">4'b0110</span>; <span class="comment">// SRL</span></span><br><span class="line">        <span class="number">4'b1011</span>: ALU_Control = <span class="number">4'b0111</span>; <span class="comment">// SRA</span></span><br><span class="line">        <span class="number">4'b1100</span>: ALU_Control = <span class="number">4'b1000</span>; <span class="comment">// OR</span></span><br><span class="line">        <span class="number">4'b1110</span>: ALU_Control = <span class="number">4'b1001</span>; <span class="comment">// AND</span></span><br><span class="line">        <span class="keyword">default</span>: ALU_Control = <span class="number">4'b0000</span>;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11100</span>: <span class="keyword">begin</span> <span class="comment">// I-type csr</span></span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU     = <span class="number">4'b0</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b101</span>;</span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">// write into rd</span></span><br><span class="line">      ImmSel   = <span class="number">3'b101</span>;</span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      csr_w    = <span class="number">1'b1</span>;</span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: <span class="keyword">begin</span></span><br><span class="line">          <span class="comment">//expt_int = 1'b1;</span></span><br><span class="line">          <span class="keyword">if</span> (High7 == <span class="number">7'b0011000</span>) <span class="keyword">begin</span> <span class="comment">// mret</span></span><br><span class="line">              mret = <span class="number">1'b1</span>;</span><br><span class="line">              ecall = <span class="number">1'b0</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">else</span> <span class="keyword">begin</span> <span class="comment">// ecall</span></span><br><span class="line">              mret = <span class="number">1'b0</span>;</span><br><span class="line">              ecall = <span class="number">1'b1</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">3'b001</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;<span class="keyword">end</span><span class="comment">// csrrw</span></span><br><span class="line">        <span class="number">3'b010</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b01</span>;<span class="keyword">end</span><span class="comment">// csrrs</span></span><br><span class="line">        <span class="number">3'b011</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b10</span>;<span class="keyword">end</span><span class="comment">// csrrc</span></span><br><span class="line">        <span class="number">3'b101</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b1</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;<span class="keyword">end</span><span class="comment">// csrrwi</span></span><br><span class="line">        <span class="number">3'b110</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b1</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b01</span>;<span class="keyword">end</span><span class="comment">// csrrsi</span></span><br><span class="line">        <span class="number">3'b111</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b1</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b10</span>;<span class="keyword">end</span><span class="comment">// csrrci</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;<span class="keyword">end</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00000</span>: <span class="keyword">begin</span> <span class="comment">// Load </span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;</span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg  = <span class="number">3'b001</span>;</span><br><span class="line">      RegWrite  = <span class="number">1'b1</span>;</span><br><span class="line">      ImmSel    = <span class="number">3'b000</span>;</span><br><span class="line">      MemRW     = <span class="number">1'b0</span>; <span class="comment">// read</span></span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: WHBU      = <span class="number">4'b0010</span>; <span class="comment">// LB</span></span><br><span class="line">        <span class="number">3'b001</span>: WHBU      = <span class="number">4'b0100</span>; <span class="comment">// LH</span></span><br><span class="line">        <span class="number">3'b010</span>: WHBU      = <span class="number">4'b1000</span>; <span class="comment">// LW</span></span><br><span class="line">        <span class="number">3'b100</span>: WHBU      = <span class="number">4'b0011</span>; <span class="comment">// LBU</span></span><br><span class="line">        <span class="number">3'b101</span>: WHBU      = <span class="number">4'b0101</span>; <span class="comment">// LHU</span></span><br><span class="line">        <span class="keyword">default</span>: WHBU = <span class="number">4'b0000</span>;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      Branch    = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD for address calculation</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b01000</span>: <span class="keyword">begin</span> <span class="comment">// Store </span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;</span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      <span class="comment">//MemtoReg  = 2'b01;</span></span><br><span class="line">      MemtoReg = <span class="number">3'bx</span>;</span><br><span class="line">      <span class="comment">//RegWrite  = 1'b1;</span></span><br><span class="line">      RegWrite  = <span class="number">1'b0</span>;</span><br><span class="line">      ImmSel    = <span class="number">3'b001</span>;</span><br><span class="line">      MemRW     = <span class="number">1'b1</span>; <span class="comment">// write</span></span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: WHBU      = <span class="number">4'b0010</span>; <span class="comment">// SB</span></span><br><span class="line">        <span class="number">3'b001</span>: WHBU      = <span class="number">4'b0100</span>; <span class="comment">// SH</span></span><br><span class="line">        <span class="number">3'b010</span>: WHBU      = <span class="number">4'b1000</span>; <span class="comment">// SW</span></span><br><span class="line">        <span class="keyword">default</span>: WHBU = <span class="number">4'b0000</span>;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">      </span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      Branch    = <span class="number">3'b000</span>; </span><br><span class="line">      ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADD for address calculation</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11000</span>: <span class="keyword">begin</span> <span class="comment">// Branch</span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;</span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B  = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg  = <span class="number">3'bx</span>; <span class="comment">// new</span></span><br><span class="line">      RegWrite  = <span class="number">1'b0</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel    = <span class="number">3'b010</span>; </span><br><span class="line">      <span class="comment">//MemRW     = 1'bx;</span></span><br><span class="line">      </span><br><span class="line">      <span class="comment">//Branch    = 1'b1;</span></span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b001</span>;  ALU_Control = <span class="number">4'd1</span>; <span class="keyword">end</span> <span class="comment">// BEQ, do SUB in ALU </span></span><br><span class="line">        <span class="number">3'b001</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b010</span>;  ALU_Control = <span class="number">4'd1</span>; <span class="keyword">end</span> <span class="comment">// BNE</span></span><br><span class="line">        <span class="number">3'b100</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b011</span>;  ALU_Control = <span class="number">4'd3</span>; <span class="keyword">end</span> <span class="comment">// BLT, do SLT in ALU</span></span><br><span class="line">        <span class="number">3'b101</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b100</span>;  ALU_Control = <span class="number">4'd3</span>; <span class="keyword">end</span> <span class="comment">// BGE</span></span><br><span class="line">        <span class="number">3'b110</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b101</span>;  ALU_Control = <span class="number">4'd4</span>; <span class="keyword">end</span> <span class="comment">// BLTU, do SLTU in ALU</span></span><br><span class="line">        <span class="number">3'b111</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b110</span>;  ALU_Control = <span class="number">4'd4</span>; <span class="keyword">end</span> <span class="comment">// BGEU </span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span> Branch = <span class="number">3'b000</span>; ALU_Control = <span class="number">4'd0</span>; <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11011</span>: <span class="keyword">begin</span> <span class="comment">// JAL </span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;</span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU     = <span class="number">4'b0000</span>;</span><br><span class="line">      <span class="comment">//ALUSrc_B = 1'b1;</span></span><br><span class="line">      ALUSrc_B = <span class="number">1'bx</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b010</span>; <span class="comment">// PC + 4</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b011</span>;</span><br><span class="line">      <span class="comment">// MemRW = 1'bx;</span></span><br><span class="line">     </span><br><span class="line">      Jump     = <span class="number">2'b01</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00100</span>: <span class="keyword">begin</span> <span class="comment">// I-type ALU</span></span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>; </span><br><span class="line">      ALUSrc_B  = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg  = <span class="number">3'b000</span>;</span><br><span class="line">      RegWrite  = <span class="number">1'b1</span>;</span><br><span class="line">      ImmSel    = <span class="number">3'b000</span>;</span><br><span class="line">      <span class="comment">//MemRW     = 1'bx; </span></span><br><span class="line">      </span><br><span class="line">      Jump      = <span class="number">2'b00</span>;</span><br><span class="line">      Branch    = <span class="number">3'b000</span>;</span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: ALU_Control = <span class="number">4'b0000</span>; <span class="comment">// ADDI</span></span><br><span class="line">        <span class="number">3'b001</span>: ALU_Control = <span class="number">4'b0010</span>; <span class="comment">// SLLI</span></span><br><span class="line">        <span class="number">3'b010</span>: ALU_Control = <span class="number">4'b0011</span>; <span class="comment">// SLTI</span></span><br><span class="line">        <span class="number">3'b011</span>: ALU_Control = <span class="number">4'b0100</span>; <span class="comment">// SLTIU</span></span><br><span class="line">        <span class="number">3'b100</span>: ALU_Control = <span class="number">4'b0101</span>; <span class="comment">// XORI</span></span><br><span class="line">        <span class="number">3'b101</span>: ALU_Control = (Fun7) ? <span class="number">4'b0111</span> : <span class="number">4'b0110</span>; <span class="comment">// SRAI / SRLI</span></span><br><span class="line">        <span class="number">3'b110</span>: ALU_Control = <span class="number">4'b1000</span>; <span class="comment">// ORI</span></span><br><span class="line">        <span class="number">3'b111</span>: ALU_Control = <span class="number">4'b1001</span>; <span class="comment">// ANDI</span></span><br><span class="line">        <span class="keyword">default</span>: ALU_Control = <span class="number">4'b0000</span>;</span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b11001</span>: <span class="keyword">begin</span> <span class="comment">// I-type JALR</span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;</span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'b1</span>;</span><br><span class="line">      MemtoReg = <span class="number">2'b010</span>; <span class="comment">// PC + 4</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b000</span>;</span><br><span class="line">      <span class="comment">//MemRW    = 1'b0;</span></span><br><span class="line">     </span><br><span class="line">      MemRW    = <span class="number">1'bx</span>;</span><br><span class="line">      Jump     = <span class="number">2'b10</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'd0</span>; <span class="comment">// ADD</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b01101</span>: <span class="keyword">begin</span> <span class="comment">// lui</span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;</span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'bx</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b11</span>; <span class="comment">// lui_res = Imm</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b100</span>; <span class="comment">// U-type</span></span><br><span class="line">      MemRW    = <span class="number">1'bx</span>;</span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'dx</span>; <span class="comment">// ADD</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="number">5'b00101</span>: <span class="keyword">begin</span> <span class="comment">// auipc</span></span><br><span class="line">      is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;</span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU      = <span class="number">4'b0000</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'bx</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b100</span>; <span class="comment">// auipc_res = PC + Imm</span></span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">//</span></span><br><span class="line">      ImmSel   = <span class="number">3'b100</span>;</span><br><span class="line">      MemRW    = <span class="number">1'bx</span>;</span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      ALU_Control = <span class="number">4'dx</span>; <span class="comment">// ADD</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">default</span>: illegal = <span class="number">1'b1</span>; <span class="comment">// illegal instruction</span></span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>更改的部分为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">case</span>(OPcode):</span><br><span class="line">    <span class="number">5'b11100</span>: <span class="keyword">begin</span> <span class="comment">// I-type csr</span></span><br><span class="line">      illegal  = <span class="number">1'b0</span>;</span><br><span class="line">      WHBU     = <span class="number">4'b0</span>;</span><br><span class="line">      ALUSrc_B = <span class="number">1'b0</span>;</span><br><span class="line">      MemtoReg = <span class="number">3'b101</span>;</span><br><span class="line">      RegWrite = <span class="number">1'b1</span>; <span class="comment">// write into rd</span></span><br><span class="line">      ImmSel   = <span class="number">3'b101</span>;</span><br><span class="line">      Jump     = <span class="number">2'b00</span>;</span><br><span class="line">      Branch   = <span class="number">3'b000</span>;</span><br><span class="line">      csr_w    = <span class="number">1'b1</span>;</span><br><span class="line">      <span class="keyword">case</span> (Fun3)</span><br><span class="line">        <span class="number">3'b000</span>: <span class="keyword">begin</span></span><br><span class="line">          <span class="keyword">if</span> (High7 == <span class="number">7'b0011000</span>) <span class="keyword">begin</span> <span class="comment">// mret</span></span><br><span class="line">              mret = <span class="number">1'b1</span>;</span><br><span class="line">              ecall = <span class="number">1'b0</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">else</span> <span class="keyword">begin</span> <span class="comment">// ecall</span></span><br><span class="line">              mret = <span class="number">1'b0</span>;</span><br><span class="line">              ecall = <span class="number">1'b1</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">3'b001</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;<span class="keyword">end</span><span class="comment">// csrrw</span></span><br><span class="line">        <span class="number">3'b010</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b01</span>;<span class="keyword">end</span><span class="comment">// csrrs</span></span><br><span class="line">        <span class="number">3'b011</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b10</span>;<span class="keyword">end</span><span class="comment">// csrrc</span></span><br><span class="line">        <span class="number">3'b101</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b1</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;<span class="keyword">end</span><span class="comment">// csrrwi</span></span><br><span class="line">        <span class="number">3'b110</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b1</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b01</span>;<span class="keyword">end</span><span class="comment">// csrrsi</span></span><br><span class="line">        <span class="number">3'b111</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b1</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b10</span>;<span class="keyword">end</span><span class="comment">// csrrci</span></span><br><span class="line">        <span class="keyword">default</span>: <span class="keyword">begin</span> is_csri = <span class="number">1'b0</span>; mret = <span class="number">1'b0</span>; ecall = <span class="number">1'b0</span>; csr_wsc_mode = <span class="number">2'b00</span>;<span class="keyword">end</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>即产生对应的异常控制信号</p>
<p><em>4. DataPath 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DataPaths(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] ImmSel, <span class="keyword">input</span> ALUSrc_B, <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg, <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] Jump, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] Branch, <span class="keyword">input</span> RegWrite, <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_Control, <span class="keyword">input</span> is_csri,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] csr_wsc_mode, </span><br><span class="line">    <span class="keyword">input</span> csr_w,</span><br><span class="line">    <span class="keyword">input</span> illegal, <span class="keyword">input</span> mret, <span class="keyword">input</span> ecall, </span><br><span class="line">    <span class="keyword">input</span> INT, <span class="comment">// external interruption</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Data_in, <span class="keyword">input</span> clk, <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_field, <span class="keyword">input</span> rst, <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU, </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out, <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] out_wea);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> branch;</span><br><span class="line"><span class="keyword">wire</span> Branch_one;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] branch_out;</span><br><span class="line"><span class="keyword">wire</span> ALU_zero;</span><br><span class="line"><span class="keyword">wire</span> ALU_overflow;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCAddImm;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_A;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_B;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] reg_wt_data;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCAdd4;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ImmOut;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea;</span><br><span class="line"><span class="keyword">wire</span> expt_int;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wea;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] rdata;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] LoadData;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mepc_bypass_in; </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mcause_bypass_in;    </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mtval_bypass_in;  </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mstatus_bypass_in;      </span><br><span class="line">    </span><br><span class="line"><span class="keyword">assign</span> LSwea = ImmOut[<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> PCAdd4 = PC_out + <span class="number">32'd4</span>;</span><br><span class="line"><span class="keyword">assign</span> Branch_one = (Branch == <span class="number">3'b000</span>) ? <span class="number">1'b0</span> : <span class="number">1'b1</span>;</span><br><span class="line"><span class="keyword">assign</span> PCAddImm = ImmOut + PC_out; <span class="comment">// ALU ? Adder!</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (MemtoReg)</span><br><span class="line">        <span class="number">3'd0</span>: reg_wt_data = ALU_out; <span class="comment">// ALU</span></span><br><span class="line">        <span class="number">3'd1</span>: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: reg_wt_data = {{<span class="number">24</span>{LoadData[<span class="number">7</span>]}}, LoadData[<span class="number">7</span>:<span class="number">0</span>]}; <span class="comment">// LB</span></span><br><span class="line">                <span class="number">4'b0100</span>: reg_wt_data = {{<span class="number">16</span>{LoadData[<span class="number">15</span>]}}, LoadData[<span class="number">15</span>:<span class="number">0</span>]}; <span class="comment">// LH</span></span><br><span class="line">                <span class="number">4'b1000</span>: reg_wt_data = LoadData; <span class="comment">// LW</span></span><br><span class="line">                <span class="number">4'b0011</span>: reg_wt_data = {<span class="number">24'b0</span>, LoadData[<span class="number">7</span>:<span class="number">0</span>]}; <span class="comment">// LBU</span></span><br><span class="line">                <span class="number">4'b0101</span>: reg_wt_data = {<span class="number">16'b0</span>, LoadData[<span class="number">15</span>:<span class="number">0</span>]}; <span class="comment">// LHU</span></span><br><span class="line">                <span class="keyword">default</span>: reg_wt_data = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span> </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">3'd2</span>: reg_wt_data = PCAdd4; <span class="comment">// JAL</span></span><br><span class="line">        <span class="number">3'd3</span>: reg_wt_data = ImmOut; <span class="comment">// lui</span></span><br><span class="line">        <span class="number">3'd4</span>: reg_wt_data = PCAddImm; <span class="comment">// auipc</span></span><br><span class="line">        <span class="number">3'd5</span>: reg_wt_data = rdata; <span class="comment">// csr</span></span><br><span class="line">        <span class="keyword">default</span>: reg_wt_data = <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span>      </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span>  </span><br><span class="line">    <span class="keyword">case</span> (Branch)</span><br><span class="line">        <span class="number">3'b001</span>: branch = Branch_one &amp; (ALU_zero); <span class="comment">// BEQ</span></span><br><span class="line">        <span class="number">3'b010</span>: branch = Branch_one &amp; (~ALU_zero); <span class="comment">// BNE</span></span><br><span class="line">        <span class="number">3'b011</span>: branch = Branch_one &amp; (ALU_out[<span class="number">0</span>]); <span class="comment">// BLT</span></span><br><span class="line">        <span class="number">3'b100</span>: branch = Branch_one &amp; (~ALU_out[<span class="number">0</span>]); <span class="comment">// BGE</span></span><br><span class="line">        <span class="number">3'b101</span>: branch = Branch_one &amp; (ALU_out[<span class="number">0</span>]); <span class="comment">// BLTU</span></span><br><span class="line">        <span class="number">3'b110</span>: branch = Branch_one &amp; (~ALU_out[<span class="number">0</span>]); <span class="comment">// BGEU </span></span><br><span class="line">        <span class="keyword">default</span>: branch = <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">case</span> (Jump)</span><br><span class="line">        <span class="number">2'b00</span>: PC_in = branch_out;</span><br><span class="line">        <span class="number">2'b01</span>: PC_in = PCAddImm;</span><br><span class="line">        <span class="number">2'b10</span>: PC_in = ALU_out;</span><br><span class="line">        <span class="keyword">default</span>: PC_in = <span class="number">32'b0</span>;</span><br><span class="line">        <span class="comment">//2'b11: PC_in = ALU_out;</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (LSwea)</span><br><span class="line">        <span class="number">2'b00</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = Data_in;</span><br><span class="line">            Data_out = ReadData;</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b0001</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea = <span class="number">4'b0011</span>;</span><br><span class="line">                <span class="number">4'b1000</span>: wea = <span class="number">4'b1111</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b01</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = {<span class="number">8'b0</span>, Data_in[<span class="number">31</span>:<span class="number">8</span>]};</span><br><span class="line">            Data_out = {ReadData[<span class="number">23</span>:<span class="number">0</span>], <span class="number">8'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b0010</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea = <span class="number">4'b0110</span>;</span><br><span class="line">                <span class="comment">//4'b1000: wea = 4'b1111;</span></span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b10</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = {<span class="number">16'b0</span>, Data_in[<span class="number">31</span>:<span class="number">16</span>]};</span><br><span class="line">            Data_out = {ReadData[<span class="number">15</span>:<span class="number">0</span>], <span class="number">16'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b0100</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea = <span class="number">4'b1100</span>;</span><br><span class="line">                <span class="comment">//4'b1000: wea = 4'b1111;</span></span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b11</span>: <span class="keyword">begin</span></span><br><span class="line">            LoadData = {<span class="number">24'b0</span>, Data_in[<span class="number">31</span>:<span class="number">24</span>]};</span><br><span class="line">            Data_out = {ReadData[<span class="number">23</span>:<span class="number">0</span>], <span class="number">24'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU)</span><br><span class="line">                <span class="number">4'b0010</span>: wea = <span class="number">4'b1000</span>;</span><br><span class="line">                <span class="comment">//4'b0100: wea = 4'b1100;</span></span><br><span class="line">                <span class="comment">//4'b1000: wea = 4'b1111;</span></span><br><span class="line">                <span class="keyword">default</span>: wea = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] wdata;</span><br><span class="line"><span class="keyword">assign</span> ALU_B = ALUSrc_B ? ImmOut : ReadData;</span><br><span class="line"><span class="keyword">assign</span> branch_out = branch ? PCAddImm : PCAdd4;</span><br><span class="line"><span class="keyword">assign</span> wdata = is_csri ? ImmOut : ALU_A; <span class="comment">// uimm or rs1</span></span><br><span class="line"><span class="keyword">wire</span> pc_change;</span><br><span class="line"><span class="keyword">wire</span> en;</span><br><span class="line">ALU alu(<span class="variable">.A</span>(ALU_A), <span class="variable">.B</span>(ALU_B), <span class="variable">.ALU_operation</span>(ALU_Control), <span class="variable">.res</span>(ALU_out), </span><br><span class="line">    <span class="variable">.zero</span>(ALU_zero), <span class="variable">.overflow</span>(ALU_overflow));</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] RS1, RS2, WT;</span><br><span class="line"><span class="keyword">assign</span> RS1 = inst_field[<span class="number">19</span>:<span class="number">15</span>];</span><br><span class="line"><span class="keyword">assign</span> RS2 = inst_field[<span class="number">24</span>:<span class="number">20</span>];</span><br><span class="line"><span class="keyword">assign</span> WT = inst_field[<span class="number">11</span>:<span class="number">7</span>];</span><br><span class="line">Regs regs(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.Rs1_addr</span>(RS1), <span class="variable">.Rs2_addr</span>(RS2), </span><br><span class="line">    <span class="variable">.Wt_addr</span>(WT), <span class="variable">.Wt_data</span>(reg_wt_data), <span class="variable">.RegWrite</span>(RegWrite &amp; en), </span><br><span class="line">    <span class="variable">.Rs1_data</span>(ALU_A), <span class="variable">.Rs2_data</span>(ReadData),</span><br><span class="line">    <span class="variable">.Reg00</span>(Reg00),<span class="variable">.Reg01</span>(Reg01),<span class="variable">.Reg02</span>(Reg02),<span class="variable">.Reg03</span>(Reg03),</span><br><span class="line">    <span class="variable">.Reg04</span>(Reg04),<span class="variable">.Reg05</span>(Reg05),<span class="variable">.Reg06</span>(Reg06),<span class="variable">.Reg07</span>(Reg07),</span><br><span class="line">    <span class="variable">.Reg08</span>(Reg08),<span class="variable">.Reg09</span>(Reg09),<span class="variable">.Reg10</span>(Reg10),<span class="variable">.Reg11</span>(Reg11),</span><br><span class="line">    <span class="variable">.Reg12</span>(Reg12),<span class="variable">.Reg13</span>(Reg13),<span class="variable">.Reg14</span>(Reg14),<span class="variable">.Reg15</span>(Reg15),</span><br><span class="line">    <span class="variable">.Reg16</span>(Reg16),<span class="variable">.Reg17</span>(Reg17),<span class="variable">.Reg18</span>(Reg18),<span class="variable">.Reg19</span>(Reg19),</span><br><span class="line">    <span class="variable">.Reg20</span>(Reg20),<span class="variable">.Reg21</span>(Reg21),<span class="variable">.Reg22</span>(Reg22),<span class="variable">.Reg23</span>(Reg23),</span><br><span class="line">    <span class="variable">.Reg24</span>(Reg24),<span class="variable">.Reg25</span>(Reg25),<span class="variable">.Reg26</span>(Reg26),<span class="variable">.Reg27</span>(Reg27),</span><br><span class="line">    <span class="variable">.Reg28</span>(Reg28),<span class="variable">.Reg29</span>(Reg29),<span class="variable">.Reg30</span>(Reg30),<span class="variable">.Reg31</span>(Reg31));</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">11</span>:<span class="number">0</span>] addr;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mstatus;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mtvec;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mepc;</span><br><span class="line"><span class="keyword">assign</span> addr = inst_field[<span class="number">31</span>:<span class="number">20</span>];</span><br><span class="line">CSRRegs csrregs(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.raddr</span>(addr), </span><br><span class="line">    <span class="variable">.waddr</span>(addr), <span class="variable">.wdata</span>(wdata), <span class="variable">.rdata</span>(rdata), <span class="variable">.csr_w</span>(csr_w),</span><br><span class="line">    <span class="variable">.csr_wsc_mode</span>(csr_wsc_mode), <span class="variable">.expt_int</span>(expt_int), <span class="variable">.mepc_bypass_in</span>(mepc_bypass_in),</span><br><span class="line">    <span class="variable">.mcause_bypass_in</span>(mcause_bypass_in), <span class="variable">.mtval_bypass_in</span>(mtval_bypass_in), <span class="variable">.mstatus_bypass_in</span>(mstatus_bypass_in),</span><br><span class="line">    <span class="variable">.mstatus</span>(mstatus), <span class="variable">.mtvec</span>(mtvec), <span class="variable">.mepc</span>(mepc)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] EN;</span><br><span class="line"><span class="keyword">assign</span> EN = {en, en, en, en};</span><br><span class="line"><span class="keyword">assign</span> out_wea = wea &amp; EN;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] INTPC;</span><br><span class="line">RV_INT rv_int(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.INT</span>(INT), <span class="variable">.expt_int</span>(expt_int), <span class="variable">.ecall</span>(ecall), <span class="variable">.mret</span>(mret), </span><br><span class="line">    <span class="variable">.illegal_inst</span>(illegal), <span class="variable">.pc_current</span>(PC_out), <span class="variable">.en</span>(en), <span class="variable">.pc</span>(INTPC), <span class="variable">.pc_change</span>(pc_change), </span><br><span class="line">    <span class="variable">.mepc_bypass_in</span>(mepc_bypass_in), <span class="variable">.mcause_bypass_in</span>(mcause_bypass_in), </span><br><span class="line">    <span class="variable">.mtval_bypass_in</span>(mtval_bypass_in), <span class="variable">.mstatus_bypass_in</span>(mstatus_bypass_in),</span><br><span class="line">    <span class="variable">.mstatus</span>(mstatus), <span class="variable">.mtvec</span>(mtvec), <span class="variable">.mepc</span>(mepc), <span class="variable">.inst</span>(inst_field));</span><br><span class="line"></span><br><span class="line">ImmGen immgen(<span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.inst_field</span>(inst_field), <span class="variable">.Imm_out</span>(ImmOut));</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_IN;</span><br><span class="line"><span class="keyword">assign</span> PC_IN = pc_change ? INTPC : PC_in;</span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.CE</span>(<span class="number">1'b1</span>), <span class="variable">.D</span>(PC_IN), <span class="variable">.Q</span>(PC_out));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>更改的部分为：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] wdata;</span><br><span class="line"><span class="keyword">assign</span> wdata = is_csri ? ImmOut : ALU_A; <span class="comment">// uimm or rs1</span></span><br><span class="line"><span class="keyword">wire</span> pc_change;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">11</span>:<span class="number">0</span>] addr;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mstatus;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mtvec;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] mepc;</span><br><span class="line"><span class="keyword">assign</span> addr = inst_field[<span class="number">31</span>:<span class="number">20</span>];</span><br><span class="line">CSRRegs csrregs(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.raddr</span>(addr), </span><br><span class="line">    <span class="variable">.waddr</span>(addr), <span class="variable">.wdata</span>(wdata), <span class="variable">.rdata</span>(rdata), <span class="variable">.csr_w</span>(csr_w),</span><br><span class="line">    <span class="variable">.csr_wsc_mode</span>(csr_wsc_mode), <span class="variable">.expt_int</span>(expt_int), <span class="variable">.mepc_bypass_in</span>(mepc_bypass_in),</span><br><span class="line">    <span class="variable">.mcause_bypass_in</span>(mcause_bypass_in), <span class="variable">.mtval_bypass_in</span>(mtval_bypass_in), <span class="variable">.mstatus_bypass_in</span>(mstatus_bypass_in),</span><br><span class="line">    <span class="variable">.mstatus</span>(mstatus), <span class="variable">.mtvec</span>(mtvec), <span class="variable">.mepc</span>(mepc)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] INTPC;</span><br><span class="line">RV_INT rv_int(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.INT</span>(INT), <span class="variable">.expt_int</span>(expt_int), <span class="variable">.ecall</span>(ecall), <span class="variable">.mret</span>(mret), </span><br><span class="line">    <span class="variable">.illegal_inst</span>(illegal), <span class="variable">.pc_current</span>(PC_out), <span class="variable">.en</span>(en), <span class="variable">.pc</span>(INTPC), <span class="variable">.pc_change</span>(pc_change), </span><br><span class="line">    <span class="variable">.mepc_bypass_in</span>(mepc_bypass_in), <span class="variable">.mcause_bypass_in</span>(mcause_bypass_in), </span><br><span class="line">    <span class="variable">.mtval_bypass_in</span>(mtval_bypass_in), <span class="variable">.mstatus_bypass_in</span>(mstatus_bypass_in),</span><br><span class="line">    <span class="variable">.mstatus</span>(mstatus), <span class="variable">.mtvec</span>(mtvec), <span class="variable">.mepc</span>(mepc), <span class="variable">.inst</span>(inst_field));</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_IN;</span><br><span class="line"><span class="keyword">assign</span> PC_IN = pc_change ? INTPC : PC_in;</span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.CE</span>(<span class="number">1'b1</span>), <span class="variable">.D</span>(PC_IN), <span class="variable">.Q</span>(PC_out));</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>即实例化了 CSRRegs 和 RV_INT 模块，完成接线，并将 PC 值的输入进行选择</p>
<h3 id="仿真关键步骤说明-2"><a href="#仿真关键步骤说明-2" class="headerlink" title="仿真关键步骤说明"></a>仿真关键步骤说明</h3><p>仿真代码同 Lab4-2</p>
<p><em>2. 仿真测试代码：</em></p>
<figure class="highlight armasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line">    j    start            # <span class="number">00</span></span><br><span class="line"><span class="symbol">dummy:</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">04</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">08</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">0</span>C</span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">10</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">14</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">18</span></span><br><span class="line">    <span class="keyword">nop</span>                   # <span class="number">1</span>C</span><br><span class="line">    j    dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">start:</span></span><br><span class="line">    addi <span class="built_in">x1</span>, <span class="built_in">x0</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x2</span>, <span class="built_in">x1</span>, <span class="built_in">x0</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x3</span>, <span class="built_in">x2</span>, <span class="built_in">x1</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x4</span>, <span class="built_in">x3</span>, <span class="built_in">x2</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x5</span>, <span class="built_in">x4</span>, <span class="built_in">x3</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x6</span>, <span class="built_in">x5</span>, <span class="built_in">x4</span></span><br><span class="line">    addi <span class="built_in">x7</span>, <span class="built_in">x0</span>, <span class="number">0x7c</span></span><br><span class="line">    csrrs <span class="built_in">x0</span>, <span class="number">0x305</span>, <span class="built_in">x7</span></span><br><span class="line">    csrrc <span class="built_in">x0</span>, <span class="number">0x341</span>, <span class="built_in">x3</span></span><br><span class="line">    csrrci <span class="built_in">x0</span>, <span class="number">0x342</span>, <span class="built_in">x4</span></span><br><span class="line">    csrrsi <span class="built_in">x0</span>, <span class="number">0x343</span>, <span class="built_in">x5</span></span><br><span class="line">    csrrwi <span class="built_in">x21</span>, <span class="number">0x300</span>, <span class="built_in">x8</span></span><br><span class="line">    <span class="comment"># Here will be an illegal instruction</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x7</span>, <span class="built_in">x6</span>, <span class="built_in">x5</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x8</span>, <span class="built_in">x7</span>, <span class="built_in">x6</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x9</span>, <span class="built_in">x8</span>, <span class="built_in">x7</span></span><br><span class="line">    ecall</span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x10</span>, <span class="built_in">x9</span>, <span class="built_in">x8</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x11</span>, <span class="built_in">x10</span>, <span class="built_in">x9</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x12</span>, <span class="built_in">x11</span>, <span class="built_in">x10</span></span><br><span class="line"><span class="symbol">pass_1:</span></span><br><span class="line">    li   x31, <span class="number">0x666</span></span><br><span class="line">    j    dummy</span><br><span class="line"><span class="symbol">trap:</span></span><br><span class="line">    csrrs <span class="built_in">x21</span>, <span class="number">0x300</span>, <span class="built_in">x0</span> # mstatus</span><br><span class="line">    csrrs <span class="built_in">x22</span>, <span class="number">0x305</span>, <span class="built_in">x0</span> # mtvec</span><br><span class="line">    csrrs <span class="built_in">x23</span>, <span class="number">0x341</span>, <span class="built_in">x0</span> # mepc</span><br><span class="line">    csrrs <span class="built_in">x24</span>, <span class="number">0x342</span>, <span class="built_in">x0</span> # mcause</span><br><span class="line">    csrrs <span class="built_in">x25</span>, <span class="number">0x343</span>, <span class="built_in">x0</span> # mtval</span><br><span class="line">    lui <span class="built_in">x26</span>, <span class="number">0x80000</span></span><br><span class="line">    addi <span class="built_in">x26</span>, <span class="built_in">x26</span>, <span class="number">0x00B</span></span><br><span class="line">    <span class="keyword">beq</span> <span class="built_in">x24</span>, <span class="built_in">x26</span>, return</span><br><span class="line"><span class="symbol">illegal_ecall:</span></span><br><span class="line">    addi <span class="built_in">x23</span>, <span class="built_in">x23</span>, <span class="number">4</span></span><br><span class="line">    csrrw <span class="built_in">x0</span>, <span class="number">0x341</span>, <span class="built_in">x23</span></span><br><span class="line">    <span class="keyword">beq</span> <span class="built_in">x0</span>, <span class="built_in">x0</span>, return</span><br><span class="line"><span class="symbol">return:</span></span><br><span class="line">    <span class="keyword">add</span> <span class="built_in">x0</span>, <span class="built_in">x0</span>, <span class="built_in">x0</span></span><br></pre></td></tr></table></figure>

<p>这是基本的测试 CSR 指令的代码，并且包含了 trap 代码</p>
<p>在仿真波形测试中，会加入硬件中断, 非法指令和软件中断</p>
<h2 id="实验结果与分析-2"><a href="#实验结果与分析-2" class="headerlink" title="实验结果与分析"></a>实验结果与分析</h2><h3 id="仿真结果-2"><a href="#仿真结果-2" class="headerlink" title="仿真结果"></a>仿真结果</h3><p><img src="/../images/SCPU/image-7.png" alt="alt text"></p>
<p><img src="/../images/SCPU/image-8.png" alt="alt text"></p>
<p><img src="/../images/SCPU/image-9.png" alt="alt text"></p>
<p><img src="/../images/SCPU/image-10.png" alt="alt text"></p>
<p>可以看到，再出现第一个非法指令 <code>ffffffff</code> 后，程序保存了 <code>mepc=54</code> 并跳转到了 trap 程序</p>
<p>在 trap 里面用寄存器保存了五个异常寄存器的值，并更改 <code>mepc=58</code>，因为不是硬件中断，所以要将 <code>mepc = mepc + 4</code></p>
<p>之后程序返回到了 <code>pc=58</code> 并继续运行</p>
<p>之后，程序遇到了 <code>ecall</code> 指令，同样保存了 <code>mepc=64</code> 并跳转到了 trap 程序</p>
<p>在 trap 里面用寄存器保存了五个异常寄存器的值，并更改 <code>mepc=68</code>，因为不是硬件中断，所以要将 <code>mepc = mepc + 4</code></p>
<p>在这期间，<code>INT</code> 被置为 <code>1</code>, 表示外部中断被打开，但是程序没有触发新的中断，因为当前已经在中断中了，这一表现符合不触发新中断的要求</p>
<p>之后程序返回到了 <code>pc=68</code> 并继续运行</p>
<p>之后程序遇到了另一个外部中断，同样保存了 <code>mepc=6c</code> 并跳转到了 trap 程序</p>
<p>在 trap 里面用寄存器保存了五个异常寄存器的值，并更改 <code>mepc=6c</code>，因为是硬件中断，所以要将 <code>mepc = mepc</code></p>
<p>之后程序返回到了 <code>pc=6c</code> 并继续运行</p>
<p>之后运行到 <code>pc=78</code>, 主程序结束，<code>Reg31=666</code> 并且进入 dummy 循环，说明测试通过，结果符合预期</p>
<h2 id="思考题"><a href="#思考题" class="headerlink" title="思考题"></a>思考题</h2><blockquote>
<p>在涉及到一个大立即数的读入时，我们经常能想到使用 <code>lui &amp; addi</code> 来实现，比如下面这段代码就将 <code>0x22223333</code> 赋给了 <code>t0</code>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">&gt;lui t0, <span class="number">0</span>x22223</span><br><span class="line">&gt;addi t0, t0, <span class="number">0</span>x333</span><br></pre></td></tr></table></figure>
<p>你是否能通过以下代码得到 <code>0xDEADBEEF</code>？如果你觉得不能的话，先解释为什么不能，再修改代码中的一个字符，使得以下代码有效地得到 <code>0xDEADBEEF</code>。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">&gt;lui t1, <span class="number">0</span>xDEADB </span><br><span class="line">&gt;addi t1, t1, -<span class="number">273</span> <span class="comment">// 0xEEF</span></span><br></pre></td></tr></table></figure>
</blockquote>
<p><em>回答：</em></p>
<p>上面的代码会得到 <code>DEADAEEF</code>, 主要原因是 <code>addi</code> 指令会将指令中的  12  位数据进行符号拓展后产生  32  位的立即数，所以由 <code>-273</code> 产生的立即数为 <code>FFFFFEEF</code>, 所以与 <code>lui</code> 产生的 <code>DEADB000</code> 相加，结果为 <code>DEADAEEF</code></p>
<p>只改变一个字符解决方法，可以改成：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">lui t1, <span class="number">0</span>xDEADC</span><br><span class="line">addi t1, t1, -<span class="number">273</span> <span class="comment">// 0xEEF</span></span><br></pre></td></tr></table></figure>

<p>这样，高  20  位的 <code>DEADC</code> 就会与 <code>FFFFF</code> 相加得到 <code>DEADB</code>, 最后就能得到 <code>DEADBEEF</code></p>
<h1 id="PCPU"><a href="#PCPU" class="headerlink" title="PCPU"></a>PCPU</h1><h1 id="Lab-5-1"><a href="#Lab-5-1" class="headerlink" title="Lab 5-1"></a>Lab 5-1</h1><h2 id="操作方法与实验步骤-4"><a href="#操作方法与实验步骤-4" class="headerlink" title="操作方法与实验步骤"></a>操作方法与实验步骤</h2><h3 id="代码设计层次结构图及说明-3"><a href="#代码设计层次结构图及说明-3" class="headerlink" title="代码设计层次结构图及说明"></a>代码设计层次结构图及说明</h3><p><img src="/../images/PCPU/Pipeline.drawio.png" alt="pi"></p>
<p>在流水线 CPU 中, 需要将单周期 CPU 拆成 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"></path></g></g></g></svg></mjx-container> 个阶段, 分别是 <code>IF, ID, EX, MEM, WB</code> 阶段</p>
<p>同时需要将每个阶段中的重要信号通过阶段寄存器传到下一个阶段</p>
<ul>
<li><p><code>IF</code> 阶段主要实现通过 <code>PCSrc</code> 取址, 从 ROM 取出对应的指令</p>
</li>
<li><p><code>ID</code> 阶段主要实现 <code>SCPU_Ctrl</code> 用于产生控制信号, <code>RegFile</code> 寄存器堆用于读取, 写入寄存器值, 还有 <code>ImmGen</code> 用于产生指令对应的立即数</p>
<p>同时产生 <code>StoreData</code> 用于 <code>store</code> 指令存储值</p>
</li>
<li><p><code>EX</code> 阶段主要实现 <code>ALU</code> 用于计算</p>
</li>
<li><p><code>MEM</code> 阶段主要实现输出存入 RAM 中的值, 以及从 RAM 中读入的值传入下一阶段</p>
<p>以及产生 <code>PCSrc</code> 用于分支跳转</p>
</li>
<li><p><code>WB</code> 阶段主要实现产生寄存器需要写入的值, 并送回 <code>ID</code> 阶段</p>
</li>
</ul>
<h3 id="源代码-4"><a href="#源代码-4" class="headerlink" title="源代码"></a>源代码</h3><ol>
<li>整体的流水线 CPU 代码:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Pipeline_CPU(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Data_in,  </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_IF,  </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Addr_out, </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out,  </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out_WB,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IF,  </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] inst_ID,  </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_ID,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_EX,</span><br><span class="line">    <span class="keyword">output</span> MemRW_EX,  </span><br><span class="line">    <span class="keyword">output</span> MemRW_Mem, </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] wea,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31</span><br><span class="line">    </span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_EXMem, ALU_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_MemWB;</span><br><span class="line">    <span class="keyword">wire</span> RegWrite_out_MemWB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] PCSrc;</span><br><span class="line">    </span><br><span class="line">    Pipeline_IF PPLIF (</span><br><span class="line">        <span class="variable">.clk_IF</span>(clk),</span><br><span class="line">        <span class="variable">.rst_IF</span>(rst),</span><br><span class="line">        <span class="variable">.en_IF</span>(<span class="number">1'b1</span>),</span><br><span class="line">        <span class="variable">.PC_in_IF</span>(PC_out_EXMem),</span><br><span class="line">        <span class="variable">.PCSrc</span>(PCSrc),</span><br><span class="line">        <span class="variable">.ALU_in_IF</span>(ALU_out_EXMem),</span><br><span class="line">        <span class="variable">.PC_out_IF</span>(PC_out_IF)</span><br><span class="line">        </span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IFID, inst_out_IFID;</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    IF_reg_ID PPLIFID (</span><br><span class="line">        <span class="variable">.clk_IFID</span>(clk),</span><br><span class="line">        <span class="variable">.rst_IFID</span>(rst),</span><br><span class="line">        <span class="variable">.en_IFID</span>(<span class="number">1'b1</span>), </span><br><span class="line">        <span class="variable">.PC_in_IFID</span>(PC_out_IF),</span><br><span class="line">        <span class="variable">.inst_in_IFID</span>(inst_IF),</span><br><span class="line">        <span class="variable">.PC_out_IFID</span>(PC_out_IFID),</span><br><span class="line">        <span class="variable">.inst_out_IFID</span>(inst_out_IFID)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Rs1_out_ID, Rs2_out_ID, </span><br><span class="line">    Imm_out_ID;</span><br><span class="line">    <span class="keyword">wire</span> ALUSrc_B_ID, MemRW_ID, RegWrite_out_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea_ID;</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    Pipeline_ID PPLID (</span><br><span class="line">        <span class="variable">.clk_ID</span>(clk),</span><br><span class="line">        <span class="variable">.rst_ID</span>(rst),</span><br><span class="line">        <span class="variable">.RegWrite_in_ID</span>(RegWrite_out_MemWB), </span><br><span class="line">        <span class="variable">.Rd_addr_ID</span>(Rd_addr_out_MemWB), </span><br><span class="line">        <span class="variable">.Wt_data_ID</span>(Data_out_WB), </span><br><span class="line">        <span class="variable">.inst_in_ID</span>(inst_out_IFID), </span><br><span class="line">        <span class="variable">.Rd_addr_out_ID</span>(Rd_addr_out_ID),</span><br><span class="line">        <span class="variable">.Rs1_out_ID</span>(Rs1_out_ID), </span><br><span class="line">        <span class="variable">.Rs2_out_ID</span>(Rs2_out_ID), </span><br><span class="line">        <span class="variable">.Imm_out_ID</span>(Imm_out_ID), </span><br><span class="line">        <span class="variable">.ALUSrc_B_ID</span>(ALUSrc_B_ID), </span><br><span class="line">        <span class="variable">.ALU_control_ID</span>(ALU_control_ID),</span><br><span class="line">        <span class="variable">.Branch_ID</span>(Branch_ID), </span><br><span class="line">        <span class="variable">.MemRW_ID</span>(MemRW_ID),</span><br><span class="line">        <span class="variable">.Jump_ID</span>(Jump_ID), </span><br><span class="line">        <span class="variable">.MemtoReg_ID</span>(MemtoReg_ID), </span><br><span class="line">        <span class="variable">.RegWrite_out_ID</span>(RegWrite_out_ID),</span><br><span class="line">        <span class="variable">.WHBU_ID</span>(WHBU_ID),</span><br><span class="line">        <span class="variable">.LSwea_ID</span>(LSwea_ID),</span><br><span class="line">        <span class="variable">.StoreData_ID</span>(StoreData_ID),</span><br><span class="line">        <span class="variable">.wea_ID</span>(wea_ID),</span><br><span class="line">        <span class="variable">.Reg00</span>(Reg00),<span class="variable">.Reg01</span>(Reg01),<span class="variable">.Reg02</span>(Reg02),<span class="variable">.Reg03</span>(Reg03),</span><br><span class="line">        <span class="variable">.Reg04</span>(Reg04),<span class="variable">.Reg05</span>(Reg05),<span class="variable">.Reg06</span>(Reg06),<span class="variable">.Reg07</span>(Reg07),</span><br><span class="line">        <span class="variable">.Reg08</span>(Reg08),<span class="variable">.Reg09</span>(Reg09),<span class="variable">.Reg10</span>(Reg10),<span class="variable">.Reg11</span>(Reg11),</span><br><span class="line">        <span class="variable">.Reg12</span>(Reg12),<span class="variable">.Reg13</span>(Reg13),<span class="variable">.Reg14</span>(Reg14),<span class="variable">.Reg15</span>(Reg15),</span><br><span class="line">        <span class="variable">.Reg16</span>(Reg16),<span class="variable">.Reg17</span>(Reg17),<span class="variable">.Reg18</span>(Reg18),<span class="variable">.Reg19</span>(Reg19),</span><br><span class="line">        <span class="variable">.Reg20</span>(Reg20),<span class="variable">.Reg21</span>(Reg21),<span class="variable">.Reg22</span>(Reg22),<span class="variable">.Reg23</span>(Reg23),</span><br><span class="line">        <span class="variable">.Reg24</span>(Reg24),<span class="variable">.Reg25</span>(Reg25),<span class="variable">.Reg26</span>(Reg26),<span class="variable">.Reg27</span>(Reg27),</span><br><span class="line">        <span class="variable">.Reg28</span>(Reg28),<span class="variable">.Reg29</span>(Reg29),<span class="variable">.Reg30</span>(Reg30),<span class="variable">.Reg31</span>(Reg31)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IDEX, Rs1_out_IDEX, Rs2_out_IDEX, Imm_out_IDEX; </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> ALUSrc_B_out_IDEX, MemRW_out_IDEX, RegWrite_out_IDEX;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_IDEX;</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line">    ID_reg_Ex PPLIDEx (</span><br><span class="line">        <span class="variable">.clk_IDEX</span>(clk),</span><br><span class="line">        <span class="variable">.rst_IDEX</span>(rst),</span><br><span class="line">        <span class="variable">.en_IDEX</span>(<span class="number">1'b1</span>),</span><br><span class="line">        <span class="variable">.PC_in_IDEX</span>(PC_out_IFID),</span><br><span class="line">        <span class="variable">.Rd_addr_IDEX</span>(Rd_addr_out_ID),</span><br><span class="line">        <span class="variable">.Rs1_in_IDEX</span>(Rs1_out_ID),</span><br><span class="line">        <span class="variable">.Rs2_in_IDEX</span>(Rs2_out_ID),</span><br><span class="line">        <span class="variable">.Imm_in_IDEX</span>(Imm_out_ID),</span><br><span class="line">        <span class="variable">.ALUSrc_B_in_IDEX</span>(ALUSrc_B_ID),</span><br><span class="line">        <span class="variable">.ALU_control_in_IDEX</span>(ALU_control_ID),</span><br><span class="line">        <span class="variable">.Branch_in_IDEX</span>(Branch_ID),</span><br><span class="line">        <span class="variable">.Jump_in_IDEX</span>(Jump_ID),</span><br><span class="line">        <span class="variable">.MemRW_in_IDEX</span>(MemRW_ID),</span><br><span class="line">        <span class="variable">.MemtoReg_in_IDEX</span>(MemtoReg_ID),</span><br><span class="line">        <span class="variable">.RegWrite_in_IDEX</span>(RegWrite_out_ID),</span><br><span class="line">        <span class="variable">.WHBU_in_IDEX</span>(WHBU_ID),</span><br><span class="line">        <span class="variable">.LSwea_in_IDEX</span>(LSwea_ID),</span><br><span class="line">        <span class="variable">.StoreData_in_IDEX</span>(StoreData_ID),</span><br><span class="line">        <span class="variable">.wea_in_IDEX</span>(wea_ID),</span><br><span class="line">        <span class="variable">.PC_out_IDEX</span>(PC_out_IDEX),</span><br><span class="line">        <span class="variable">.Rd_addr_out_IDEX</span>(Rd_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs1_out_IDEX</span>(Rs1_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs2_out_IDEX</span>(Rs2_out_IDEX),</span><br><span class="line">        <span class="variable">.Imm_out_IDEX</span>(Imm_out_IDEX),</span><br><span class="line">        <span class="variable">.ALUSrc_B_out_IDEX</span>(ALUSrc_B_out_IDEX),</span><br><span class="line">        <span class="variable">.ALU_control_out_IDEX</span>(ALU_control_out_IDEX),</span><br><span class="line">        <span class="variable">.Branch_out_IDEX</span>(Branch_out_IDEX),</span><br><span class="line">        <span class="variable">.Jump_out_IDEX</span>(Jump_out_IDEX),</span><br><span class="line">        <span class="variable">.MemRW_out_IDEX</span>(MemRW_out_IDEX),</span><br><span class="line">        <span class="variable">.MemtoReg_out_IDEX</span>(MemtoReg_out_IDEX),</span><br><span class="line">        <span class="variable">.RegWrite_out_IDEX</span>(RegWrite_out_IDEX),</span><br><span class="line">        <span class="variable">.WHBU_out_IDEX</span>(WHBU_out_IDEX),</span><br><span class="line">        <span class="variable">.LSwea_out_IDEX</span>(LSwea_out_IDEX),</span><br><span class="line">        <span class="variable">.StoreData_out_IDEX</span>(StoreData_out_IDEX),</span><br><span class="line">        <span class="variable">.wea_out_IDEX</span>(wea_out_IDEX)</span><br><span class="line"></span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_EX, zero_out_EX, ALU_out_EX, Rs2_out_EX;</span><br><span class="line"></span><br><span class="line">    Pipeline_Ex PPLEx (</span><br><span class="line">        <span class="variable">.PC_in_EX</span>(PC_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs1_in_EX</span>(Rs1_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs2_in_EX</span>(Rs2_out_IDEX),</span><br><span class="line">        <span class="variable">.Imm_in_EX</span>(Imm_out_IDEX),</span><br><span class="line">        <span class="variable">.ALUSrc_B_in_EX</span>(ALUSrc_B_out_IDEX),</span><br><span class="line">        <span class="variable">.ALU_control_in_EX</span>(ALU_control_out_IDEX),</span><br><span class="line">        <span class="variable">.PC_out_EX</span>(PC_out_EX),</span><br><span class="line">        <span class="variable">.PC4_out_EX</span>(PC4_out_EX),</span><br><span class="line">        <span class="variable">.zero_out_EX</span>(zero_out_EX),</span><br><span class="line">        <span class="variable">.ALU_out_EX</span>(ALU_out_EX),</span><br><span class="line">        <span class="variable">.Rs2_out_EX</span>(Rs2_out_EX)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_EXMem, Rs2_out_EXMem, Imm_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> zero_out_EXMem, MemRW_out_EXMem, RegWrite_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_EXMem;</span><br><span class="line"></span><br><span class="line">  </span><br><span class="line">    Ex_reg_Mem PPLExMem (</span><br><span class="line">        <span class="variable">.clk_EXMem</span>(clk),</span><br><span class="line">        <span class="variable">.rst_EXMem</span>(rst),</span><br><span class="line">        <span class="variable">.en_EXMem</span>(<span class="number">1'b1</span>),</span><br><span class="line">        <span class="variable">.PC_in_EXMem</span>(PC_out_EX),</span><br><span class="line">        <span class="variable">.Imm_in_EXMem</span>(Imm_out_IDEX),</span><br><span class="line">        <span class="variable">.PC4_in_EXMem</span>(PC4_out_EX),</span><br><span class="line">        <span class="variable">.Rd_addr_EXMem</span>(Rd_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.zero_in_EXMem</span>(zero_out_EX),</span><br><span class="line">        <span class="variable">.ALU_in_EXMem</span>(ALU_out_EX),</span><br><span class="line">        <span class="variable">.Rs2_in_EXMem</span>(Rs2_out_EX),</span><br><span class="line">        <span class="variable">.Branch_in_EXMem</span>(Branch_out_IDEX),</span><br><span class="line">        <span class="variable">.Jump_in_EXMem</span>(Jump_out_IDEX),</span><br><span class="line">        <span class="variable">.MemRW_in_EXMem</span>(MemRW_out_IDEX),</span><br><span class="line">        <span class="variable">.MemtoReg_in_EXMem</span>(MemtoReg_out_IDEX),</span><br><span class="line">        <span class="variable">.RegWrite_in_EXMem</span>(RegWrite_out_IDEX),</span><br><span class="line">        <span class="variable">.WHBU_in_EXMem</span>(WHBU_out_IDEX),</span><br><span class="line">        <span class="variable">.LSwea_in_EXMem</span>(LSwea_out_IDEX),</span><br><span class="line">        <span class="variable">.StoreData_in_EXMem</span>(StoreData_out_IDEX),</span><br><span class="line">        <span class="variable">.wea_in_EXMem</span>(wea_out_IDEX),</span><br><span class="line">        <span class="variable">.PC_out_EXMem</span>(PC_out_EXMem),</span><br><span class="line">        <span class="variable">.Imm_out_EXMem</span>(Imm_out_EXMem),</span><br><span class="line">        <span class="variable">.PC4_out_EXMem</span>(PC4_out_EXMem),</span><br><span class="line">        <span class="variable">.Rd_addr_out_EXMem</span>(Rd_addr_out_EXMem),</span><br><span class="line">        <span class="variable">.zero_out_EXMem</span>(zero_out_EXMem),</span><br><span class="line">        <span class="variable">.ALU_out_EXMem</span>(ALU_out_EXMem),</span><br><span class="line"></span><br><span class="line">        <span class="variable">.Rs2_out_EXMem</span>(Rs2_out_EXMem),</span><br><span class="line">        <span class="variable">.Branch_out_EXMem</span>(Branch_out_EXMem),</span><br><span class="line">        <span class="variable">.Jump_out_EXMem</span>(Jump_out_EXMem),</span><br><span class="line">        <span class="variable">.MemRW_out_EXMem</span>(MemRW_out_EXMem),</span><br><span class="line">        <span class="variable">.MemtoReg_out_EXMem</span>(MemtoReg_out_EXMem),</span><br><span class="line">        <span class="variable">.RegWrite_out_EXMem</span>(RegWrite_out_EXMem),</span><br><span class="line">        <span class="variable">.WHBU_out_EXMem</span>(WHBU_out_EXMem),</span><br><span class="line">        <span class="variable">.LSwea_out_EXMem</span>(LSwea_out_EXMem),</span><br><span class="line">        <span class="variable">.StoreData_out_EXMem</span>(StoreData_out_EXMem),</span><br><span class="line">        <span class="variable">.wea_out_EXMem</span>(wea_out_EXMem)</span><br><span class="line">    );</span><br><span class="line"> </span><br><span class="line">    Pipeline_Mem PPLMem (</span><br><span class="line">        <span class="variable">.zero_in_Mem</span>(zero_out_EXMem),</span><br><span class="line">        <span class="variable">.res_in_Mem</span>(ALU_out_EXMem),</span><br><span class="line">        <span class="variable">.Branch_in_Mem</span>(Branch_out_EXMem),</span><br><span class="line">        <span class="variable">.Jump_in_Mem</span>(Jump_out_EXMem),</span><br><span class="line">        <span class="variable">.PCSrc</span>(PCSrc)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_MemWB, Imm_out_MemWB, PC4_out_MemWB, </span><br><span class="line">        ALU_out_MemWB, Dmem_data_out_MemWB;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_MemWB;</span><br><span class="line">    <span class="comment">//wire RegWrite_out_MemWB;</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_MemWB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_MemWB;</span><br><span class="line">    </span><br><span class="line">   </span><br><span class="line">    Mem_reg_WB PPLMemWB (</span><br><span class="line">        <span class="variable">.clk_MemWB</span>(clk),</span><br><span class="line">        <span class="variable">.rst_MemWB</span>(rst),</span><br><span class="line">        <span class="variable">.en_MemWB</span>(<span class="number">1'b1</span>),</span><br><span class="line">        <span class="variable">.PC_in_MemWB</span>(PC_out_EXMem),</span><br><span class="line">        <span class="variable">.Imm_in_MemWB</span>(Imm_out_EXMem),</span><br><span class="line">        <span class="variable">.PC4_in_MemWB</span>(PC4_out_EXMem),</span><br><span class="line">        <span class="variable">.Rd_addr_MemWB</span>(Rd_addr_out_EXMem),</span><br><span class="line">        <span class="variable">.ALU_in_MemWB</span>(ALU_out_EXMem),</span><br><span class="line">        <span class="variable">.Dmem_data_MemWB</span>(Data_in),</span><br><span class="line">        <span class="variable">.MemtoReg_in_MemWB</span>(MemtoReg_out_EXMem),</span><br><span class="line">        <span class="variable">.RegWrite_in_MemWB</span>(RegWrite_out_EXMem),</span><br><span class="line">        <span class="variable">.WHBU_in_MemWB</span>(WHBU_out_EXMem),</span><br><span class="line">        <span class="variable">.LSwea_in_MemWB</span>(LSwea_out_EXMem),</span><br><span class="line">        <span class="variable">.PC_out_MemWB</span>(PC_out_MemWB),</span><br><span class="line">        <span class="variable">.Imm_out_MemWB</span>(Imm_out_MemWB),</span><br><span class="line">        <span class="variable">.PC4_out_MemWB</span>(PC4_out_MemWB),</span><br><span class="line">        <span class="variable">.Rd_addr_out_MemWB</span>(Rd_addr_out_MemWB),</span><br><span class="line">        <span class="variable">.ALU_out_MemWB</span>(ALU_out_MemWB),</span><br><span class="line">        <span class="variable">.Dmem_data_out_MemWB</span>(Dmem_data_out_MemWB),</span><br><span class="line">        <span class="variable">.MemtoReg_out_MemWB</span>(MemtoReg_out_MemWB),</span><br><span class="line">        <span class="variable">.RegWrite_out_MemWB</span>(RegWrite_out_MemWB),</span><br><span class="line">        <span class="variable">.WHBU_out_MemWB</span>(WHBU_out_MemWB),</span><br><span class="line">        <span class="variable">.LSwea_out_MemWB</span>(LSwea_out_MemWB)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    Pipeline_WB PPLWB (</span><br><span class="line">        <span class="variable">.PC4_in_WB</span>(PC4_out_MemWB),</span><br><span class="line">        <span class="variable">.ALU_in_WB</span>(ALU_out_MemWB),</span><br><span class="line">        <span class="variable">.Dmem_data_WB</span>(Dmem_data_out_MemWB),</span><br><span class="line">        <span class="variable">.Imm_in_WB</span>(Imm_out_MemWB),</span><br><span class="line">        <span class="variable">.PC_in_WB</span>(PC_out_MemWB),</span><br><span class="line">        <span class="variable">.MemtoReg_in_WB</span>(MemtoReg_out_MemWB),</span><br><span class="line">        <span class="variable">.WHBU_in_WB</span>(WHBU_out_MemWB),</span><br><span class="line">        <span class="variable">.LSwea_in_WB</span>(LSwea_out_MemWB),</span><br><span class="line">        <span class="variable">.Data_out_WB</span>(Data_out_WB)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">assign</span> MemRW_EX = MemRW_out_IDEX;</span><br><span class="line">    <span class="keyword">assign</span> MemRW_Mem = MemRW_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> Addr_out = ALU_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> Data_out = StoreData_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> wea = wea_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> PC_out_ID = PC_out_IFID;</span><br><span class="line">    <span class="keyword">assign</span> inst_ID = inst_out_IFID;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>实例化了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="39" d="M352 287Q304 211 232 211Q154 211 104 270T44 396Q42 412 42 436V444Q42 537 111 606Q171 666 243 666Q245 666 249 666T257 665H261Q273 665 286 663T323 651T370 619T413 560Q456 472 456 334Q456 194 396 97Q361 41 312 10T208 -22Q147 -22 108 7T68 93T121 149Q143 149 158 135T173 96Q173 78 164 65T148 49T135 44L131 43Q131 41 138 37T164 27T206 22H212Q272 22 313 86Q352 142 352 280V287ZM244 248Q292 248 321 297T351 430Q351 508 343 542Q341 552 337 562T323 588T293 615T246 625Q208 625 181 598Q160 576 154 546T147 441Q147 358 152 329T172 282Q197 248 244 248Z"></path></g></g></g></svg></mjx-container> 个模块, <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"></path></g></g></g></svg></mjx-container> 个阶段 + <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个寄存器</p>
<ol start="2">
<li><code>IF</code> 阶段代码:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> Pipeline_IF( </span><br><span class="line">    <span class="keyword">input</span> clk_IF, <span class="comment">//时钟</span></span><br><span class="line">    <span class="keyword">input</span> rst_IF, <span class="comment">//复位</span></span><br><span class="line">    <span class="keyword">input</span> en_IF, <span class="comment">//使能</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in_IF, <span class="comment">//取指令PC输入, = PCAddImm</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] PCSrc, <span class="comment">//PC输入选择</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_in_IF, <span class="comment">//ALU输出</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IF <span class="comment">//PC输出</span></span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PCAdd4;</span><br><span class="line"><span class="keyword">assign</span> PCAdd4 = PC_out_IF + <span class="number">32'd4</span>;</span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (PCSrc)</span><br><span class="line">        <span class="number">3'b000</span>: PC_in = PCAdd4;</span><br><span class="line">        <span class="number">3'b100</span>: PC_in = PC_in_IF; <span class="comment">// branch</span></span><br><span class="line">        <span class="number">3'b001</span>: PC_in = PC_in_IF; <span class="comment">// jal</span></span><br><span class="line">        <span class="number">3'b010</span>: PC_in = ALU_in_IF; <span class="comment">// jalr</span></span><br><span class="line">        <span class="keyword">default</span>: PC_in = <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk_IF), <span class="variable">.rst</span>(rst_IF), <span class="variable">.CE</span>(en_IF), <span class="variable">.D</span>(PC_in), <span class="variable">.Q</span>(PC_out_IF));</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>


<p>输出写回数据</p>
<ol start="3">
<li><code>ID</code> 阶段代码:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Pipeline_ID( </span><br><span class="line">    <span class="keyword">input</span> clk_ID, <span class="comment">//时钟</span></span><br><span class="line">    <span class="keyword">input</span> rst_ID, <span class="comment">//复位</span></span><br><span class="line">    <span class="keyword">input</span> RegWrite_in_ID, <span class="comment">//寄存器堆使能</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_ID, <span class="comment">//写目的地址输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Wt_data_ID, <span class="comment">//写数据输出</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_in_ID, <span class="comment">//指令输入</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_ID, <span class="comment">//写目的地址输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Rs1_out_ID , <span class="comment">//操作数1输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_out_ID , <span class="comment">//操作数2输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_out_ID , <span class="comment">//立即数输出</span></span><br><span class="line">    <span class="keyword">output</span> ALUSrc_B_ID , <span class="comment">//ALU B端输入选择</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_ID, <span class="comment">//ALU控制</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_ID, <span class="comment">//Beq控制</span></span><br><span class="line">    <span class="keyword">output</span> MemRW_ID, <span class="comment">//存储器读</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_ID, <span class="comment">//Jal控制</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_ID, <span class="comment">//寄存器写回</span></span><br><span class="line">    <span class="keyword">output</span> RegWrite_out_ID, <span class="comment">//寄存器堆读写</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_ID,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_ID,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_ID,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wea_ID,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31</span><br><span class="line">); </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] RS1, RS2, WT;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] OP;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] FUN3;</span><br><span class="line"><span class="keyword">wire</span> FUN7;</span><br><span class="line"><span class="keyword">assign</span> RS1 = inst_in_ID[<span class="number">19</span>:<span class="number">15</span>];</span><br><span class="line"><span class="keyword">assign</span> RS2 = inst_in_ID[<span class="number">24</span>:<span class="number">20</span>];</span><br><span class="line"><span class="keyword">assign</span> WT = inst_in_ID[<span class="number">11</span>:<span class="number">7</span>];</span><br><span class="line"><span class="keyword">assign</span> OP = inst_in_ID[<span class="number">6</span>:<span class="number">2</span>];</span><br><span class="line"><span class="keyword">assign</span> FUN3 = inst_in_ID[<span class="number">14</span>:<span class="number">12</span>];</span><br><span class="line"><span class="keyword">assign</span> FUN7 = inst_in_ID[<span class="number">30</span>];</span><br><span class="line"><span class="keyword">assign</span> LSwea_ID = Imm_out_ID[<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] ImmSel;</span><br><span class="line">ImmGen immgen(<span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.inst_field</span>(inst_in_ID), <span class="variable">.Imm_out</span>(Imm_out_ID));</span><br><span class="line">SCPU_ctrls Ctrl(<span class="variable">.OPcode</span>(OP), <span class="variable">.Fun3</span>(FUN3), <span class="variable">.Fun7</span>(FUN7), </span><br><span class="line">    <span class="variable">.ImmSel</span>(ImmSel), <span class="variable">.ALUSrc_B</span>(ALUSrc_B_ID), <span class="variable">.MemtoReg</span>(MemtoReg_ID), </span><br><span class="line">    <span class="variable">.Jump</span>(Jump_ID), <span class="variable">.Branch</span>(Branch_ID), <span class="variable">.RegWrite</span>(RegWrite_out_ID), <span class="variable">.MemRW</span>(MemRW_ID), </span><br><span class="line">    <span class="variable">.ALU_Control</span>(ALU_control_ID), <span class="variable">.WHBU</span>(WHBU_ID)</span><br><span class="line">    );</span><br><span class="line">Regs regs(<span class="variable">.clk</span>(clk_ID), <span class="variable">.rst</span>(rst_ID), <span class="variable">.Rs1_addr</span>(RS1), <span class="variable">.Rs2_addr</span>(RS2), </span><br><span class="line">    <span class="variable">.Wt_addr</span>(Rd_addr_ID), <span class="variable">.Wt_data</span>(Wt_data_ID), <span class="variable">.RegWrite</span>(RegWrite_in_ID), </span><br><span class="line">    <span class="variable">.Rs1_data</span>(Rs1_out_ID), <span class="variable">.Rs2_data</span>(Rs2_out_ID),</span><br><span class="line">    <span class="variable">.Reg00</span>(Reg00),<span class="variable">.Reg01</span>(Reg01),<span class="variable">.Reg02</span>(Reg02),<span class="variable">.Reg03</span>(Reg03),</span><br><span class="line">    <span class="variable">.Reg04</span>(Reg04),<span class="variable">.Reg05</span>(Reg05),<span class="variable">.Reg06</span>(Reg06),<span class="variable">.Reg07</span>(Reg07),</span><br><span class="line">    <span class="variable">.Reg08</span>(Reg08),<span class="variable">.Reg09</span>(Reg09),<span class="variable">.Reg10</span>(Reg10),<span class="variable">.Reg11</span>(Reg11),</span><br><span class="line">    <span class="variable">.Reg12</span>(Reg12),<span class="variable">.Reg13</span>(Reg13),<span class="variable">.Reg14</span>(Reg14),<span class="variable">.Reg15</span>(Reg15),</span><br><span class="line">    <span class="variable">.Reg16</span>(Reg16),<span class="variable">.Reg17</span>(Reg17),<span class="variable">.Reg18</span>(Reg18),<span class="variable">.Reg19</span>(Reg19),</span><br><span class="line">    <span class="variable">.Reg20</span>(Reg20),<span class="variable">.Reg21</span>(Reg21),<span class="variable">.Reg22</span>(Reg22),<span class="variable">.Reg23</span>(Reg23),</span><br><span class="line">    <span class="variable">.Reg24</span>(Reg24),<span class="variable">.Reg25</span>(Reg25),<span class="variable">.Reg26</span>(Reg26),<span class="variable">.Reg27</span>(Reg27),</span><br><span class="line">    <span class="variable">.Reg28</span>(Reg28),<span class="variable">.Reg29</span>(Reg29),<span class="variable">.Reg30</span>(Reg30),<span class="variable">.Reg31</span>(Reg31)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">assign</span> Rd_addr_out_ID = inst_in_ID[<span class="number">11</span>:<span class="number">7</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (LSwea_ID)</span><br><span class="line">        <span class="number">2'b00</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_ID = Rs2_out_ID;</span><br><span class="line">            <span class="keyword">case</span> (WHBU_ID)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_ID = <span class="number">4'b0001</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea_ID = <span class="number">4'b0011</span>;</span><br><span class="line">                <span class="number">4'b1000</span>: wea_ID = <span class="number">4'b1111</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_ID = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b01</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_ID = {Rs2_out_ID[<span class="number">23</span>:<span class="number">0</span>], <span class="number">8'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU_ID)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_ID = <span class="number">4'b0010</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea_ID = <span class="number">4'b0110</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_ID = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b10</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_ID = {Rs2_out_ID[<span class="number">15</span>:<span class="number">0</span>], <span class="number">16'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU_ID)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_ID = <span class="number">4'b0100</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea_ID = <span class="number">4'b1100</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_ID = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b11</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_ID = {Rs2_out_ID[<span class="number">23</span>:<span class="number">0</span>], <span class="number">24'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU_ID)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_ID = <span class="number">4'b1000</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_ID = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span>    </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line">```   </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">实例化了寄存器, 立即数生成器和 Ctrl Unit</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="number">1</span>.  `EX` 阶段代码:</span><br><span class="line"></span><br><span class="line">```verilog</span><br><span class="line"><span class="keyword">module</span> Pipeline_Ex( </span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] PC_in_EX, <span class="comment">//PC输入</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] Rs1_in_EX, <span class="comment">//操作1输入</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] Rs2_in_EX, <span class="comment">//操作2输入</span></span><br><span class="line">    <span class="keyword">input</span>[<span class="number">31</span>:<span class="number">0</span>] Imm_in_EX, <span class="comment">//立即数</span></span><br><span class="line">    <span class="keyword">input</span> ALUSrc_B_in_EX, <span class="comment">//ALU B选择</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_in_EX, <span class="comment">//ALU选择控制</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_EX, <span class="comment">//PC输出, PCAddImm</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_EX, <span class="comment">//PC+4输出</span></span><br><span class="line">    <span class="keyword">output</span> zero_out_EX, <span class="comment">//ALU0输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out_EX, <span class="comment">//ALU计算输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_out_EX <span class="comment">//操作2输出</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALUB;</span><br><span class="line"><span class="keyword">assign</span> PC_out_EX = PC_in_EX + Imm_in_EX; <span class="comment">// PC_out = PC + Imm</span></span><br><span class="line"><span class="keyword">assign</span> PC4_out_EX = PC_in_EX + <span class="number">32'd4</span>;</span><br><span class="line"><span class="keyword">assign</span> Rs2_out_EX = Rs2_in_EX;</span><br><span class="line"><span class="keyword">assign</span> ALUB = (ALUSrc_B_in_EX) ? Imm_in_EX : Rs2_in_EX;</span><br><span class="line">ALU alu(<span class="variable">.A</span>(Rs1_in_EX), <span class="variable">.B</span>(ALUB), <span class="variable">.ALU_operation</span>(ALU_control_in_EX), <span class="variable">.res</span>(ALU_out_EX), </span><br><span class="line">    <span class="variable">.zero</span>(zero_out_EX));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">```   </span><br><span class="line"></span><br><span class="line">实例化了 ALU</span><br><span class="line"></span><br><span class="line"><span class="number">5</span>. `MEM` 阶段代码:</span><br><span class="line"></span><br><span class="line">```verilog</span><br><span class="line"><span class="keyword">module</span> Pipeline_Mem( </span><br><span class="line">    <span class="keyword">input</span> zero_in_Mem, <span class="comment">//zero</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] res_in_Mem, <span class="comment">// ALU res</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_in_Mem, <span class="comment">//beq</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_in_Mem, <span class="comment">//jal</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] PCSrc <span class="comment">//PC选择控制输出</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span> Branch_one;</span><br><span class="line"><span class="keyword">assign</span> Branch_one = (Branch_in_Mem == <span class="number">3'b000</span>) ? <span class="number">1'b0</span> : <span class="number">1'b1</span>;</span><br><span class="line"><span class="keyword">reg</span> branch;</span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span>  </span><br><span class="line">    <span class="keyword">case</span> (Branch_in_Mem)</span><br><span class="line">        <span class="number">3'b001</span>: branch = Branch_one &amp; (zero_in_Mem); <span class="comment">// BEQ</span></span><br><span class="line">        <span class="number">3'b010</span>: branch = Branch_one &amp; (~zero_in_Mem); <span class="comment">// BNE</span></span><br><span class="line">        <span class="number">3'b011</span>: branch = Branch_one &amp; (res_in_Mem[<span class="number">0</span>]); <span class="comment">// BLT</span></span><br><span class="line">        <span class="number">3'b100</span>: branch = Branch_one &amp; (~res_in_Mem[<span class="number">0</span>]); <span class="comment">// BGE</span></span><br><span class="line">        <span class="number">3'b101</span>: branch = Branch_one &amp; (res_in_Mem[<span class="number">0</span>]); <span class="comment">// BLTU</span></span><br><span class="line">        <span class="number">3'b110</span>: branch = Branch_one &amp; (~res_in_Mem[<span class="number">0</span>]); <span class="comment">// BGEU </span></span><br><span class="line">        <span class="keyword">default</span>: branch = <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> PCSrc = {branch, Jump_in_Mem}; </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line">```   </span><br><span class="line"></span><br><span class="line">产生 `PCSrc` 并与 RAM 交互</span><br><span class="line"></span><br><span class="line"><span class="number">6</span>. `WB` 阶段代码:</span><br><span class="line"></span><br><span class="line">```verilog</span><br><span class="line"><span class="keyword">module</span> Pipeline_WB( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_in_WB, <span class="comment">//PC+4输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_in_WB, <span class="comment">//ALU结果输出</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Dmem_data_WB, <span class="comment">//存储器数据输出</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_in_WB, <span class="comment">//立即数输出</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in_WB, <span class="comment">//PC+立即数输出</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_in_WB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_in_WB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_in_WB, <span class="comment">//写回选择控制</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out_WB <span class="comment">//写回数据输出</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] reg_wt_data;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] LoadData;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]  Data_in;</span><br><span class="line"><span class="keyword">assign</span> Data_in = Dmem_data_WB;</span><br><span class="line"><span class="keyword">assign</span> Data_out_WB = reg_wt_data;</span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (MemtoReg_in_WB)</span><br><span class="line">        <span class="number">3'd0</span>: reg_wt_data = ALU_in_WB; <span class="comment">// ALU</span></span><br><span class="line">        <span class="number">3'd1</span>: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (WHBU_in_WB)</span><br><span class="line">                <span class="number">4'b0010</span>: reg_wt_data = {{<span class="number">24</span>{LoadData[<span class="number">7</span>]}}, LoadData[<span class="number">7</span>:<span class="number">0</span>]}; <span class="comment">// LB</span></span><br><span class="line">                <span class="number">4'b0100</span>: reg_wt_data = {{<span class="number">16</span>{LoadData[<span class="number">15</span>]}}, LoadData[<span class="number">15</span>:<span class="number">0</span>]}; <span class="comment">// LH</span></span><br><span class="line">                <span class="number">4'b1000</span>: reg_wt_data = LoadData; <span class="comment">// LW</span></span><br><span class="line">                <span class="number">4'b0011</span>: reg_wt_data = {<span class="number">24'b0</span>, LoadData[<span class="number">7</span>:<span class="number">0</span>]}; <span class="comment">// LBU</span></span><br><span class="line">                <span class="number">4'b0101</span>: reg_wt_data = {<span class="number">16'b0</span>, LoadData[<span class="number">15</span>:<span class="number">0</span>]}; <span class="comment">// LHU</span></span><br><span class="line">                <span class="keyword">default</span>: reg_wt_data = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span> </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">3'd2</span>: reg_wt_data = PC4_in_WB; <span class="comment">// JAL</span></span><br><span class="line">        <span class="number">3'd3</span>: reg_wt_data = Imm_in_WB; <span class="comment">// lui</span></span><br><span class="line">        <span class="number">3'd4</span>: reg_wt_data = PC_in_WB; <span class="comment">// auipc</span></span><br><span class="line">        <span class="keyword">default</span>: reg_wt_data = <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span>      </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (LSwea_in_WB)</span><br><span class="line">        <span class="number">2'b00</span>: LoadData = Data_in;</span><br><span class="line">        <span class="number">2'b01</span>: LoadData = {<span class="number">8'b0</span>, Data_in[<span class="number">31</span>:<span class="number">8</span>]};</span><br><span class="line">        <span class="number">2'b10</span>: LoadData = {<span class="number">16'b0</span>, Data_in[<span class="number">31</span>:<span class="number">16</span>]};</span><br><span class="line">        <span class="number">2'b11</span>: LoadData = {<span class="number">24'b0</span>, Data_in[<span class="number">31</span>:<span class="number">24</span>]};</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>产生写回数据</p>
<ol start="7">
<li><code>IFID</code> 寄存器代码:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> IF_reg_ID( </span><br><span class="line">    <span class="keyword">input</span> clk_IFID, <span class="comment">//寄存器时钟</span></span><br><span class="line">    <span class="keyword">input</span> rst_IFID, <span class="comment">//寄存器复位</span></span><br><span class="line">    <span class="keyword">input</span> en_IFID, <span class="comment">//寄存器使能</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in_IFID, <span class="comment">//PC输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_in_IFID, <span class="comment">//指令输入</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IFID, <span class="comment">//PC输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] inst_out_IFID <span class="comment">//指令输出</span></span><br><span class="line">); </span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk_IFID), <span class="variable">.rst</span>(rst_IFID), <span class="variable">.CE</span>(en_IFID), <span class="variable">.D</span>(PC_in_IFID), <span class="variable">.Q</span>(PC_out_IFID));</span><br><span class="line">Reg inst(<span class="variable">.clk</span>(clk_IFID), <span class="variable">.rst</span>(rst_IFID), <span class="variable">.CE</span>(en_IFID), <span class="variable">.D</span>(inst_in_IFID), <span class="variable">.Q</span>(inst_out_IFID));</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">```   </span><br><span class="line"></span><br><span class="line">传输指令</span><br><span class="line"></span><br><span class="line"><span class="number">8</span>. `IDEX` 寄存器代码:</span><br><span class="line"></span><br><span class="line">```verilog</span><br><span class="line"><span class="keyword">module</span> ID_reg_Ex( </span><br><span class="line">    <span class="keyword">input</span> clk_IDEX, <span class="comment">//寄存器时</span></span><br><span class="line">    <span class="keyword">input</span> rst_IDEX, <span class="comment">//寄存器复</span></span><br><span class="line">    <span class="keyword">input</span> en_IDEX, <span class="comment">//寄存器使</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in_IDEX, <span class="comment">//PC输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_IDEX, <span class="comment">//写目的输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Rs1_in_IDEX, <span class="comment">//操作1输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_in_IDEX, <span class="comment">//操作2输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_in_IDEX , <span class="comment">//立即数输出</span></span><br><span class="line">    <span class="keyword">input</span> ALUSrc_B_in_IDEX , <span class="comment">//ALU B输入选择</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_in_IDEX, <span class="comment">//ALU选择控制</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_in_IDEX, <span class="comment">//Beq</span></span><br><span class="line">    <span class="keyword">input</span> MemRW_in_IDEX, <span class="comment">//存储器读</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_in_IDEX, <span class="comment">//Jal</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_in_IDEX, <span class="comment">//写回选择</span></span><br><span class="line">    <span class="keyword">input</span> RegWrite_in_IDEX, <span class="comment">//寄存器堆读写</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_in_IDEX,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_in_IDEX, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_in_IDEX,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] wea_in_IDEX,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IDEX, <span class="comment">//PC输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_IDEX, <span class="comment">//目的地址输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Rs1_out_IDEX, <span class="comment">//操作1输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_out_IDEX, <span class="comment">//操作2输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_out_IDEX , <span class="comment">//立即数</span></span><br><span class="line">    <span class="keyword">output</span> ALUSrc_B_out_IDEX , <span class="comment">//ALU B选择</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_out_IDEX, <span class="comment">//ALU控制</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_out_IDEX, <span class="comment">//Beq</span></span><br><span class="line">    <span class="keyword">output</span> MemRW_out_IDEX, <span class="comment">//存储器</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_out_IDEX, <span class="comment">//Jal</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_IDEX, <span class="comment">//写回</span></span><br><span class="line">    <span class="keyword">output</span> RegWrite_out_IDEX, <span class="comment">//寄存器堆读写</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_IDEX,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_IDEX,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_IDEX,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_IDEX</span><br><span class="line">); </span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(PC_in_IDEX), <span class="variable">.Q</span>(PC_out_IDEX));</span><br><span class="line">Reg Rd_addr(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(Rd_addr_IDEX), <span class="variable">.Q</span>(Rd_addr_out_IDEX));</span><br><span class="line">Reg Rs1(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(Rs1_in_IDEX), <span class="variable">.Q</span>(Rs1_out_IDEX));</span><br><span class="line">Reg Rs2(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(Rs2_in_IDEX), <span class="variable">.Q</span>(Rs2_out_IDEX));</span><br><span class="line">Reg Imm(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(Imm_in_IDEX), <span class="variable">.Q</span>(Imm_out_IDEX));</span><br><span class="line">Reg ALUSrc_B(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(ALUSrc_B_in_IDEX), <span class="variable">.Q</span>(ALUSrc_B_out_IDEX));</span><br><span class="line">Reg ALU_control(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(ALU_control_in_IDEX), <span class="variable">.Q</span>(ALU_control_out_IDEX));</span><br><span class="line">Reg Branch(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(Branch_in_IDEX), <span class="variable">.Q</span>(Branch_out_IDEX));</span><br><span class="line">Reg MemRW(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(MemRW_in_IDEX), <span class="variable">.Q</span>(MemRW_out_IDEX));</span><br><span class="line">Reg Jump(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(Jump_in_IDEX), <span class="variable">.Q</span>(Jump_out_IDEX));</span><br><span class="line">Reg MemtoReg(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(MemtoReg_in_IDEX), <span class="variable">.Q</span>(MemtoReg_out_IDEX));</span><br><span class="line">Reg RegWrite(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(RegWrite_in_IDEX), <span class="variable">.Q</span>(RegWrite_out_IDEX));</span><br><span class="line">Reg WHBU(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(WHBU_in_IDEX), <span class="variable">.Q</span>(WHBU_out_IDEX));</span><br><span class="line">Reg LSwea(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(LSwea_in_IDEX), <span class="variable">.Q</span>(LSwea_out_IDEX));</span><br><span class="line">Reg StoreData(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(StoreData_in_IDEX), <span class="variable">.Q</span>(StoreData_out_IDEX));</span><br><span class="line">Reg wea(<span class="variable">.clk</span>(clk_IDEX), <span class="variable">.rst</span>(rst_IDEX), <span class="variable">.CE</span>(en_IDEX), <span class="variable">.D</span>(wea_in_IDEX), <span class="variable">.Q</span>(wea_out_IDEX));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">```   </span><br><span class="line"></span><br><span class="line">传输控制信号</span><br><span class="line"></span><br><span class="line"><span class="number">9</span>.  `EXMEM` 寄存器代码:</span><br><span class="line"></span><br><span class="line">```verilog</span><br><span class="line"><span class="keyword">module</span> Ex_reg_Mem( </span><br><span class="line">    <span class="keyword">input</span> clk_EXMem, <span class="comment">//寄存器时</span></span><br><span class="line">    <span class="keyword">input</span> rst_EXMem, <span class="comment">//寄存器复</span></span><br><span class="line">    <span class="keyword">input</span> en_EXMem, <span class="comment">//寄存器使</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in_EXMem, <span class="comment">//PC输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_in_EXMem,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_in_EXMem, <span class="comment">//PC+4输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_EXMem, <span class="comment">//写目的寄存器地址输入</span></span><br><span class="line">    <span class="keyword">input</span> zero_in_EXMem, <span class="comment">//zero</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_in_EXMem, <span class="comment">//ALU输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_in_EXMem, <span class="comment">//操作2输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_in_EXMem, <span class="comment">//Beq</span></span><br><span class="line">    <span class="keyword">input</span> MemRW_in_EXMem, <span class="comment">//存储器读</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_in_EXMem, <span class="comment">//Jal</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_in_EXMem, <span class="comment">//写回</span></span><br><span class="line">    <span class="keyword">input</span> RegWrite_in_EXMem, <span class="comment">//寄存器堆读写</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_in_EXMem,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_in_EXMem, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_in_EXMem,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] wea_in_EXMem,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_EXMem, <span class="comment">//PC输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_out_EXMem, <span class="comment">//立即数输</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_EXMem, <span class="comment">//PC+4输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_EXMem, <span class="comment">//写目的寄存器输出</span></span><br><span class="line">    <span class="keyword">output</span> zero_out_EXMem, <span class="comment">//zero</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out_EXMem, <span class="comment">//ALU输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_out_EXMem, <span class="comment">//操作2输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_out_EXMem, <span class="comment">//Beq</span></span><br><span class="line">    <span class="keyword">output</span> MemRW_out_EXMem, <span class="comment">//存储器读</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_out_EXMem, <span class="comment">//Jal</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_EXMem, <span class="comment">//写回</span></span><br><span class="line">    <span class="keyword">output</span> RegWrite_out_EXMem, <span class="comment">//寄存器堆读写</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_EXMem,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_EXMem,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_EXMem,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_EXMem</span><br><span class="line">); </span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(PC_in_EXMem), <span class="variable">.Q</span>(PC_out_EXMem));</span><br><span class="line">Reg Imm(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(Imm_in_EXMem), <span class="variable">.Q</span>(Imm_out_EXMem));</span><br><span class="line">Reg PC4(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(PC4_in_EXMem), <span class="variable">.Q</span>(PC4_out_EXMem));</span><br><span class="line">Reg Rd_addr(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(Rd_addr_EXMem), <span class="variable">.Q</span>(Rd_addr_out_EXMem));</span><br><span class="line">Reg zero(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(zero_in_EXMem), <span class="variable">.Q</span>(zero_out_EXMem));</span><br><span class="line">Reg ALU(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(ALU_in_EXMem), <span class="variable">.Q</span>(ALU_out_EXMem));</span><br><span class="line">Reg Rs2(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(Rs2_in_EXMem), <span class="variable">.Q</span>(Rs2_out_EXMem));</span><br><span class="line">Reg Branch(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(Branch_in_EXMem), <span class="variable">.Q</span>(Branch_out_EXMem));</span><br><span class="line">Reg MemRW(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(MemRW_in_EXMem), <span class="variable">.Q</span>(MemRW_out_EXMem));</span><br><span class="line">Reg Jump(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(Jump_in_EXMem), <span class="variable">.Q</span>(Jump_out_EXMem));</span><br><span class="line">Reg MemtoReg(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(MemtoReg_in_EXMem), <span class="variable">.Q</span>(MemtoReg_out_EXMem));</span><br><span class="line">Reg RegWrite(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(RegWrite_in_EXMem), <span class="variable">.Q</span>(RegWrite_out_EXMem));</span><br><span class="line">Reg WHBU(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(WHBU_in_EXMem), <span class="variable">.Q</span>(WHBU_out_EXMem));</span><br><span class="line">Reg LSwea(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(LSwea_in_EXMem), <span class="variable">.Q</span>(LSwea_out_EXMem));</span><br><span class="line">Reg StoreData(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(StoreData_in_EXMem), <span class="variable">.Q</span>(StoreData_out_EXMem));</span><br><span class="line">Reg wea(<span class="variable">.clk</span>(clk_EXMem), <span class="variable">.rst</span>(rst_EXMem), <span class="variable">.CE</span>(en_EXMem), <span class="variable">.D</span>(wea_in_EXMem), <span class="variable">.Q</span>(wea_out_EXMem));</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">```    </span><br><span class="line"></span><br><span class="line">传输计算值</span><br><span class="line"></span><br><span class="line"><span class="number">10</span>. `MEMWB` 寄存器代码:</span><br><span class="line"></span><br><span class="line">```verilog</span><br><span class="line"><span class="keyword">module</span> Mem_reg_WB( </span><br><span class="line">    <span class="keyword">input</span> clk_MemWB, <span class="comment">//寄存器时</span></span><br><span class="line">    <span class="keyword">input</span> rst_MemWB, <span class="comment">//寄存器复</span></span><br><span class="line">    <span class="keyword">input</span> en_MemWB, <span class="comment">//寄存器使</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in_MemWB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_in_MemWB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_in_MemWB, <span class="comment">//PC+4输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_MemWB, <span class="comment">//写目的输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_in_MemWB, <span class="comment">//ALU输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Dmem_data_MemWB, <span class="comment">//存储器数据</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_in_MemWB, <span class="comment">//写回</span></span><br><span class="line">    <span class="keyword">input</span> RegWrite_in_MemWB, <span class="comment">//寄存器堆读写</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_in_MemWB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_in_MemWB,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_MemWB, <span class="comment">//PC输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_out_MemWB,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_MemWB, <span class="comment">//PC+4输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_MemWB, <span class="comment">//写目的输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out_MemWB, <span class="comment">//ALU输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Dmem_data_out_MemWB, <span class="comment">//存储器数据</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_MemWB, <span class="comment">//写回</span></span><br><span class="line">    <span class="keyword">output</span> RegWrite_out_MemWB, <span class="comment">//寄存器堆读写</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_MemWB,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_MemWB</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">Reg PC(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(PC_in_MemWB), <span class="variable">.Q</span>(PC_out_MemWB));</span><br><span class="line">Reg Imm(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(Imm_in_MemWB), <span class="variable">.Q</span>(Imm_out_MemWB));</span><br><span class="line">Reg PC4(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(PC4_in_MemWB), <span class="variable">.Q</span>(PC4_out_MemWB));</span><br><span class="line">Reg Rd_addr(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(Rd_addr_MemWB), <span class="variable">.Q</span>(Rd_addr_out_MemWB));</span><br><span class="line">Reg ALU(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(ALU_in_MemWB), <span class="variable">.Q</span>(ALU_out_MemWB));</span><br><span class="line">Reg Dmem_data(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(Dmem_data_MemWB), <span class="variable">.Q</span>(Dmem_data_out_MemWB));</span><br><span class="line">Reg MemtoReg(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(MemtoReg_in_MemWB), <span class="variable">.Q</span>(MemtoReg_out_MemWB));</span><br><span class="line">Reg RegWrite(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(RegWrite_in_MemWB), <span class="variable">.Q</span>(RegWrite_out_MemWB));</span><br><span class="line">Reg WHBU(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(WHBU_in_MemWB), <span class="variable">.Q</span>(WHBU_out_MemWB));</span><br><span class="line">Reg LSwea(<span class="variable">.clk</span>(clk_MemWB), <span class="variable">.rst</span>(rst_MemWB), <span class="variable">.CE</span>(en_MemWB), <span class="variable">.D</span>(LSwea_in_MemWB), <span class="variable">.Q</span>(LSwea_out_MemWB));</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line">```    </span><br><span class="line"></span><br><span class="line"></span><br><span class="line">### 仿真关键步骤说明</span><br><span class="line"></span><br><span class="line"><span class="number">1</span>. 仿真汇编:</span><br><span class="line">   </span><br><span class="line">仿真代码为将 Lab4-<span class="number">3</span> 仿真代码每句指令中间插入 $<span class="number">3</span>$ 个 `nop` 指令得来</span><br><span class="line"></span><br><span class="line">最终运行结果为 `x31` 寄存器值 `<span class="number">666</span>`</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="number">2</span>. testbench 模块: </span><br><span class="line"></span><br><span class="line">```verilog</span><br><span class="line"><span class="keyword">module</span> testbench(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Addr_out;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out;       </span><br><span class="line">    <span class="keyword">wire</span>        CPU_MIO;</span><br><span class="line">    <span class="keyword">wire</span>        MemRW_Mem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]  memrw;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] MEMRW;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IF;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] douta;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] spo;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea;</span><br><span class="line"><span class="keyword">assign</span> memrw = {MemRW_Mem, MemRW_Mem, MemRW_Mem, MemRW_Mem};</span><br><span class="line"><span class="keyword">assign</span> MEMRW = memrw &amp; wea;</span><br><span class="line">Pipeline_CPU u0(</span><br><span class="line">         <span class="variable">.clk</span>(clk),</span><br><span class="line">         <span class="variable">.rst</span>(rst),</span><br><span class="line">         <span class="variable">.Data_in</span>(douta),</span><br><span class="line">         <span class="variable">.inst_IF</span>(spo), </span><br><span class="line">         <span class="variable">.Addr_out</span>(Addr_out),</span><br><span class="line">         <span class="variable">.Data_out</span>(Data_out), </span><br><span class="line">         <span class="variable">.PC_out_IF</span>(PC_out_IF), </span><br><span class="line">         <span class="variable">.MemRW_Mem</span>(MemRW_Mem),</span><br><span class="line">         <span class="variable">.wea</span>(wea)  </span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    RAM_B u1(</span><br><span class="line">        <span class="variable">.clka</span>(~clk),</span><br><span class="line">        <span class="variable">.wea</span>(MEMRW),</span><br><span class="line">        <span class="variable">.addra</span>(Addr_out[<span class="number">11</span>:<span class="number">2</span>]),</span><br><span class="line">        <span class="variable">.dina</span>(Data_out),</span><br><span class="line">        <span class="variable">.douta</span>(douta)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    ROM_D u2(</span><br><span class="line">        <span class="variable">.a</span>(PC_out_IF[<span class="number">11</span>:<span class="number">2</span>]),</span><br><span class="line">        <span class="variable">.spo</span>(spo)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>实例化了流水线 CPU, RAM, ROM 模块, 并进行了连线</p>
<ol start="3">
<li>仿真代码:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sim();</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rst;</span><br><span class="line">    testbench m0(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst));</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">1'b0</span>;</span><br><span class="line">        rst = <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">50</span>;</span><br><span class="line">        rst = <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>在仿真顶层代码中, 实例化一个 testbench 模块并将时钟，复位信号传入模块</p>
<h2 id="实验结果与分析-3"><a href="#实验结果与分析-3" class="headerlink" title="实验结果与分析"></a>实验结果与分析</h2><h3 id="仿真结果-3"><a href="#仿真结果-3" class="headerlink" title="仿真结果"></a>仿真结果</h3><p><img src="/../images/PCPU/image.png" alt="alt text"></p>
<ol>
<li><p>初始时所有寄存器值为 <code>0</code></p>
<p> 然后流水线 CPU 正常运行, 与 Lab 4-3 中的中间运行结果保持一致</p>
</li>
</ol>
<p><img src="/../images/PCPU/image-1.png" alt="alt text"></p>
<ol start="2">
<li>最后寄存器 <code>x31 = 666</code>, 说明仿真成功</li>
</ol>
<h3 id="下板结果"><a href="#下板结果" class="headerlink" title="下板结果"></a>下板结果</h3><h1 id="Lab-5-2"><a href="#Lab-5-2" class="headerlink" title="Lab 5-2"></a>Lab 5-2</h1><h2 id="操作方法与实验步骤-5"><a href="#操作方法与实验步骤-5" class="headerlink" title="操作方法与实验步骤"></a>操作方法与实验步骤</h2><h3 id="代码设计及说明-1"><a href="#代码设计及说明-1" class="headerlink" title="代码设计及说明"></a>代码设计及说明</h3><h4 id="Stall"><a href="#Stall" class="headerlink" title="Stall"></a>Stall</h4><p>在流水线 CPU 产生冲突时, 可以通过暂停 <code>IF, ID</code> 阶段, 向 <code>EX</code> 阶段插入 <code>nop</code> 指令来实现 stall. </p>
<p>对于 Data Hazard, 如果 当 <code>EX, MEM, WB</code> 阶段的 <code>rd</code> 与 <code>ID</code> 阶段的 <code>rs</code> 相同时, 说明产生冲突, 就需要 stall 一个周期</p>
<p>对于 Control Hazard, 如果 <code>EX, MEM</code> 阶段的 <code>Branch, Jump</code> 信号为 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.507ex" role="img" focusable="false" viewBox="0 -666 500 666"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g></g></g></svg></mjx-container>, 那么说明是跳转指令, 就需要 stall 一个周期</p>
<h4 id="Structural-Hazard"><a href="#Structural-Hazard" class="headerlink" title="Structural Hazard"></a>Structural Hazard</h4><p>在寄存器读写时, 如果在上升沿进行写操作, 那么在写入的那一周期无法同时将写入的值读出, 导致需要多 stall 一个周期</p>
<p>因此, 可以改为在时钟下降沿写, 于是可以提前半个周期把值写入, 就可以在下一个整周期读出写入的值, 因此可以只 stall 两个周期解决 data hazard</p>
<h4 id="Data-Hazard"><a href="#Data-Hazard" class="headerlink" title="Data Hazard"></a>Data Hazard</h4><p>在处理数据冲突时, 我采用了 Forwarding 的处理方式</p>
<p>当 <code>MEM, WB</code> 阶段的 <code>rd</code> 与 <code>ID</code> 阶段的 <code>rs</code> 相同时, 说明产生冲突, 那么就可以将 <code>rd</code> 的值旁路传回 <code>EX</code> 阶段, 并控制 <code>ALU</code> 直接选择 <code>rs</code> 为 Forwarding 后的值</p>
<p>同时, 为了处理 Load-Use 情况, 需要 stall 控制模块在 <code>EX</code> 阶段进行一次 stall, 之后再进行 Forwarding 即可</p>
<p>同时, 处理 Use-Store 情况, 需要将 <code>StoreData</code> 的产生从 <code>ID</code> 阶段挪到 <code>EX</code> 阶段, 然后选择 Forwarding 后的数据作为 <code>StoreData</code> 即可</p>
<p>最后是 Lui-Use 情况, 由于在我实现的 <code>lui</code> 指令, 产生的立即数 <code>ImmOut</code> 不经过 ALU, 在传到 <code>WB</code> 阶段时才能够写回</p>
<p>所以为了将 <code>WB</code> 阶段的 <code>lui</code> 的立即数旁路传回 <code>EX</code> 阶段, 需要将 <code>lui</code> 指令在 <code>EX</code> 阶段多 stall 一个周期, 这样就可以将 <code>WB</code> 阶段的立即数值传回 <code>EX</code> 阶段, 完成Forwarding</p>
<h4 id="Forwarding"><a href="#Forwarding" class="headerlink" title="Forwarding"></a>Forwarding</h4><p>控制产生 Forwarding 信号</p>
<p>如果 <code>MEM</code> 阶段的 <code>rd</code> 与 <code>ID</code> 阶段的 <code>rs</code> 相同时, 那么控制产生 <code>Forward = 01</code></p>
<p>如果 <code>WB</code> 阶段的 <code>rd</code> 与 <code>ID</code> 阶段的 <code>rs</code> 相同时, 那么控制产生 <code>Forward = 10</code></p>
<h4 id="Control-Hazard"><a href="#Control-Hazard" class="headerlink" title="Control Hazard"></a>Control Hazard</h4><p>在处理控制冲突时, 我只采用了 stall 的方式, 不过写完才发现是和 Branch Always Not Taken 结合后的奇妙版本</p>
<p>当跳转指令处于 <code>EX</code> 阶段时, 直接 stall 一个周期; 当指令处于 <code>MEM</code> 阶段时, 由于 <code>PCSrc</code> 也在此阶段产生, 所以我判断了 <code>PCSrc</code> 的值来决定是否 flush 掉 <code>IF, ID</code> 阶段寄存器的值</p>
<p>如果 taken, 那么 flush 掉 <code>IF, ID</code> 阶段, 相当于 stall 了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.554ex" role="img" focusable="false" viewBox="0 -665 500 687"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z"></path></g></g></g></svg></mjx-container> 个周期; 如果 not taken, 则流水线继续运行, 相当于只在 <code>EX</code> 阶段 stall 了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.507ex" role="img" focusable="false" viewBox="0 -666 500 666"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g></g></g></svg></mjx-container> 个周期</p>
<h3 id="源代码-5"><a href="#源代码-5" class="headerlink" title="源代码"></a>源代码</h3><ol>
<li><code>RegFile</code> 模块:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk <span class="comment">/*double bump*/</span> <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">          <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">              Reg[i] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">          <span class="keyword">if</span> (RegWrite &amp;&amp; (Wt_addr != <span class="number">5'b0</span>)) <span class="keyword">begin</span></span><br><span class="line">              Reg[Wt_addr] &lt;= Wt_data;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">              Reg[Wt_addr] &lt;= Reg[Wt_addr];</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">assign</span> Rs1_data = Reg[Rs1_addr];</span><br><span class="line">  <span class="keyword">assign</span> Rs2_data = Reg[Rs2_addr];</span><br></pre></td></tr></table></figure>

<p>将寄存器改为下降沿写</p>
<ol start="2">
<li><code>Stall</code> 模块:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> stall_control (</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] ID_rs1,         <span class="comment">// 当前指令的源操作数 rs1</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] ID_rs2,         <span class="comment">// 当前指令的源操作数 rs2</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] IDEX_rd,      <span class="comment">// ID 阶段的目标寄存器 // rd_out</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] EXMem_rd,     <span class="comment">// EX 阶段的目标寄存器 // rd_out</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] MemWB_rd,     <span class="comment">// MEM 阶段的目标寄存器 // rd_out</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> MemWB_RegWrite,    <span class="comment">//RegWrite_out  </span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> EXMem_RegWrite,    <span class="comment">//RegWrite_out  </span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> IDEX_RegWrite,   <span class="comment">//RegWrite_out</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] IDEX_MemtoReg,     <span class="comment">//MemtoReg_out</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] Mem_PCSrc,  </span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] IDEX_Branch,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] EXMem_Branch,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] IDEX_Jump,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] EXMem_Jump,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> PC_en, <span class="comment">// PC 写使能信号</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> IFID_en, <span class="comment">// IF/ID 写使能信号</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> IDEX_Bubble, <span class="comment">// ID/EX 阶段插入 bubble</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> IFID_flush,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> IDEX_flush</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> stall, DataHazard, ControlHazard;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// with forwarding</span></span><br><span class="line">    <span class="keyword">assign</span> DataHazard = ( </span><br><span class="line">        (IDEX_RegWrite == <span class="number">1'b1</span> &amp;&amp; IDEX_MemtoReg == <span class="number">3'b1</span> &amp;&amp; (IDEX_rd != <span class="number">5'b0</span>) &amp;&amp; </span><br><span class="line">        ((ID_rs1 == IDEX_rd) || (ID_rs2 == IDEX_rd))) || <span class="comment">// Load-Use Hazard</span></span><br><span class="line">        (IDEX_RegWrite == <span class="number">1'b1</span> &amp;&amp; IDEX_MemtoReg == <span class="number">3'b11</span> &amp;&amp; (IDEX_rd != <span class="number">5'b0</span>) &amp;&amp; </span><br><span class="line">        ((ID_rs1 == IDEX_rd) || (ID_rs2 == IDEX_rd))) <span class="comment">// Lui-Use Hazard</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// without forwarding</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// assign DataHazard = ( </span></span><br><span class="line">    <span class="comment">//     (IDEX_RegWrite &amp;&amp; (IDEX_rd != 5'b0) &amp;&amp; </span></span><br><span class="line">    <span class="comment">//     ((ID_rs1 == IDEX_rd) || (ID_rs2 == IDEX_rd))) || </span></span><br><span class="line">    <span class="comment">//     (EXMem_RegWrite &amp;&amp; (EXMem_rd != 5'b0) &amp;&amp; </span></span><br><span class="line">    <span class="comment">//     ((ID_rs1 == EXMem_rd) || (ID_rs2 == EXMem_rd)))</span></span><br><span class="line">    <span class="comment">//     // || </span></span><br><span class="line">    <span class="comment">//     // (MemWB_RegWrite &amp;&amp; (MemWB_rd != 5'b0) &amp;&amp; </span></span><br><span class="line">    <span class="comment">//     // ((ID_rs1 == MemWB_rd) || (ID_rs2 == MemWB_rd)))</span></span><br><span class="line">    <span class="comment">// );</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> ControlHazard = ((IDEX_Branch != <span class="number">3'b0</span>) || (EXMem_Branch != <span class="number">3'b0</span>) || </span><br><span class="line">        (IDEX_Jump != <span class="number">2'b0</span>) || (EXMem_Jump != <span class="number">2'b0</span>)); </span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> stall = (DataHazard || ControlHazard);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span> </span><br><span class="line">        <span class="keyword">if</span> (stall) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (EXMem_Branch != <span class="number">3'b0</span> || EXMem_Jump != <span class="number">2'b0</span>) <span class="keyword">begin</span></span><br><span class="line">                PC_en = <span class="number">1</span>;</span><br><span class="line">                IFID_en = <span class="number">1</span>;</span><br><span class="line">                IDEX_Bubble = <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">if</span>(Mem_PCSrc != <span class="number">3'b0</span>) <span class="keyword">begin</span></span><br><span class="line">                    IFID_flush = <span class="number">1</span>;</span><br><span class="line">                    IDEX_flush = <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    IFID_flush = <span class="number">0</span>;</span><br><span class="line">                    IDEX_flush = <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                PC_en = <span class="number">0</span>;</span><br><span class="line">                IFID_en = <span class="number">0</span>;</span><br><span class="line">                IFID_flush = <span class="number">0</span>;</span><br><span class="line">                IDEX_flush = <span class="number">0</span>;</span><br><span class="line">                IDEX_Bubble = <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            PC_en = <span class="number">1</span>;        </span><br><span class="line">            IFID_en = <span class="number">1</span>;     </span><br><span class="line">            IFID_flush = <span class="number">0</span>;</span><br><span class="line">            IDEX_flush = <span class="number">0</span>;</span><br><span class="line">            IDEX_Bubble = <span class="number">0</span>;       </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<ol start="3">
<li><code>Forwarding</code> 模块:<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ForwardingUnit(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] EXMem_Rd,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] MemWB_Rd,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] IDEX_Rs1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] IDEX_Rs2,</span><br><span class="line">    <span class="keyword">input</span>       EXMem_RegWrite,</span><br><span class="line">    <span class="keyword">input</span>       MemWB_RegWrite,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] ForwardA,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] ForwardB</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> EXMemForwardA, EXMemForwardB, MemWBForwardA, MemWBForwardB;</span><br><span class="line"><span class="keyword">assign</span> EXMemForwardA = EXMem_RegWrite &amp;&amp; (EXMem_Rd != <span class="number">0</span>) &amp;&amp; (EXMem_Rd == IDEX_Rs1);</span><br><span class="line"><span class="keyword">assign</span> EXMemForwardB = EXMem_RegWrite &amp;&amp; (EXMem_Rd != <span class="number">0</span>) &amp;&amp; (EXMem_Rd == IDEX_Rs2);</span><br><span class="line"><span class="keyword">assign</span> MemWBForwardA = MemWB_RegWrite &amp;&amp; (MemWB_Rd != <span class="number">0</span>) &amp;&amp; (MemWB_Rd == IDEX_Rs1);</span><br><span class="line"><span class="keyword">assign</span> MemWBForwardB = MemWB_RegWrite &amp;&amp; (MemWB_Rd != <span class="number">0</span>) &amp;&amp; (MemWB_Rd == IDEX_Rs2);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// Forwarding for Rs1</span></span><br><span class="line">    <span class="keyword">if</span> (EXMemForwardA) <span class="keyword">begin</span></span><br><span class="line">        ForwardA = <span class="number">2'b10</span>; <span class="comment">// Forward from EX/MEM</span></span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (MemWBForwardA &amp;&amp; (~EXMemForwardA)) <span class="keyword">begin</span></span><br><span class="line">        ForwardA = <span class="number">2'b01</span>; <span class="comment">// Forward from MEM/WB</span></span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        ForwardA = <span class="number">2'b00</span>; <span class="comment">// No forwarding</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Forwarding for Rs2</span></span><br><span class="line">    <span class="keyword">if</span> (EXMemForwardB) <span class="keyword">begin</span></span><br><span class="line">        ForwardB = <span class="number">2'b10</span>; <span class="comment">// Forward from EX/MEM</span></span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (MemWBForwardB &amp;&amp; (~EXMemForwardB)) <span class="keyword">begin</span></span><br><span class="line">        ForwardB = <span class="number">2'b01</span>; <span class="comment">// Forward from MEM/WB</span></span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        ForwardB = <span class="number">2'b00</span>; <span class="comment">// No forwarding</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
<li>改过的 <code>EX</code> 阶段代码:</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Pipeline_Ex( </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_in_EX, <span class="comment">//PC输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Rs1_in_EX, <span class="comment">//操作1输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_in_EX, <span class="comment">//操作2输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_in_EX, <span class="comment">//立即数</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_in_EX,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_in_EX,</span><br><span class="line">    <span class="keyword">input</span> ALUSrc_B_in_EX, <span class="comment">//ALU B选择</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_in_EX, <span class="comment">//ALU选择控制</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] ForwardA, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] ForwardB, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out_EXMem,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out_WB,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_EX, <span class="comment">//PC输出, PCAddImm</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_EX, <span class="comment">//PC+4输出</span></span><br><span class="line">    <span class="keyword">output</span> zero_out_EX, <span class="comment">//ALU0输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALU_out_EX, <span class="comment">//ALU计算输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_out_EX, <span class="comment">//操作2输出</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_EX, <span class="comment">//存储数据输出</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_EX <span class="comment">//存储控制输出</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ALUB;</span><br><span class="line"><span class="keyword">assign</span> PC_out_EX = PC_in_EX + Imm_in_EX; <span class="comment">// PC_out = PC + Imm</span></span><br><span class="line"><span class="keyword">assign</span> PC4_out_EX = PC_in_EX + <span class="number">32'd4</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] ForwardA_data, ForwardB_data;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (ForwardA)</span><br><span class="line">        <span class="number">2'b00</span>: ForwardA_data = Rs1_in_EX;</span><br><span class="line">        <span class="number">2'b01</span>: ForwardA_data = Data_out_WB; <span class="comment">// Load data / previous ALU result</span></span><br><span class="line">        <span class="number">2'b10</span>: ForwardA_data = ALU_out_EXMem; <span class="comment">// ALU result</span></span><br><span class="line">        <span class="keyword">default</span>: ForwardA_data = <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (ForwardB)</span><br><span class="line">        <span class="number">2'b00</span>: ForwardB_data = Rs2_in_EX;</span><br><span class="line">        <span class="number">2'b01</span>: ForwardB_data = Data_out_WB;</span><br><span class="line">        <span class="number">2'b10</span>: ForwardB_data = ALU_out_EXMem;</span><br><span class="line">        <span class="keyword">default</span>: ForwardB_data = <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> Rs2_out_EX = ForwardB_data;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> ALUB = (ALUSrc_B_in_EX) ? Imm_in_EX : ForwardB_data;</span><br><span class="line">ALU alu(<span class="variable">.A</span>(ForwardA_data), <span class="variable">.B</span>(ALUB), <span class="variable">.ALU_operation</span>(ALU_control_in_EX), <span class="variable">.res</span>(ALU_out_EX), </span><br><span class="line">    <span class="variable">.zero</span>(zero_out_EX));</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="keyword">begin</span> <span class="comment">// 改在 Ex 阶段产生 StoreData</span></span><br><span class="line">    <span class="keyword">case</span> (LSwea_in_EX)</span><br><span class="line">        <span class="number">2'b00</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_out_EX = Rs2_out_EX;</span><br><span class="line">            <span class="keyword">case</span> (WHBU_in_EX)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_out_EX = <span class="number">4'b0001</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea_out_EX = <span class="number">4'b0011</span>;</span><br><span class="line">                <span class="number">4'b1000</span>: wea_out_EX = <span class="number">4'b1111</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_out_EX = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b01</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_out_EX = {Rs2_out_EX[<span class="number">23</span>:<span class="number">0</span>], <span class="number">8'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU_in_EX)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_out_EX = <span class="number">4'b0010</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea_out_EX = <span class="number">4'b0110</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_out_EX = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b10</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_out_EX = {Rs2_out_EX[<span class="number">15</span>:<span class="number">0</span>], <span class="number">16'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU_in_EX)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_out_EX = <span class="number">4'b0100</span>;</span><br><span class="line">                <span class="number">4'b0100</span>: wea_out_EX = <span class="number">4'b1100</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_out_EX = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="number">2'b11</span>: <span class="keyword">begin</span></span><br><span class="line">            StoreData_out_EX = {Rs2_out_EX[<span class="number">23</span>:<span class="number">0</span>], <span class="number">24'b0</span>};</span><br><span class="line">            <span class="keyword">case</span> (WHBU_in_EX)</span><br><span class="line">                <span class="number">4'b0010</span>: wea_out_EX = <span class="number">4'b1000</span>;</span><br><span class="line">                <span class="keyword">default</span>: wea_out_EX = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span>    </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>改为在 <code>EX</code> 阶段产生 <code>StoreData</code>, 并且接入了 <code>ALU_out_EXMem</code> 和 <code>Data_out_WB</code> 作为 Forwarding 的选择值</p>
<ol start="5">
<li>整体 CPU 代码:<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Pipeline_CPU(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] Data_in,  <span class="comment">// 数据输入</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] inst_IF,  <span class="comment">// 指令输入</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Addr_out,  <span class="comment">// 地址输出 </span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out,  <span class="comment">// 数据输出 </span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Data_out_WB,  <span class="comment">// 写回数据输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IF,  <span class="comment">// IF阶段PC输出 </span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] inst_ID,  <span class="comment">// ID阶段指令输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_ID,  <span class="comment">// ID阶段PC输出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_EX,  <span class="comment">// EX阶段PC输出 </span></span><br><span class="line">    <span class="keyword">output</span> MemRW_EX,  <span class="comment">// EX阶段存储器读写</span></span><br><span class="line">    <span class="keyword">output</span> MemRW_Mem,  <span class="comment">// MEM阶段存储器读写</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] wea,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg00, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg01,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg02,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg03,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg04, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg05,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg06,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg07,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg08, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg09,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg10,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg11,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg12, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg13,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg14,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg15,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg16, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg17,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg18,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg19,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg20, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg21,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg22,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg23,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg24, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg25,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg26,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg27,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg28, <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg29,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg30,<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] Reg31</span><br><span class="line">    </span><br><span class="line">);</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_EXMem, ALU_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_MemWB;</span><br><span class="line">    <span class="keyword">wire</span> RegWrite_out_MemWB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] PCSrc;</span><br><span class="line">    <span class="keyword">wire</span> PC_en, IFID_en, IDEX_Bubble;</span><br><span class="line">    Pipeline_IF PPLIF (</span><br><span class="line">        <span class="variable">.clk_IF</span>(clk),</span><br><span class="line">        <span class="variable">.rst_IF</span>(rst),</span><br><span class="line">        <span class="variable">.en_IF</span>(PC_en),</span><br><span class="line">        <span class="variable">.PC_in_IF</span>(PC_out_EXMem),</span><br><span class="line">        <span class="variable">.PCSrc</span>(PCSrc),</span><br><span class="line">        <span class="variable">.ALU_in_IF</span>(ALU_out_EXMem),</span><br><span class="line">        <span class="variable">.PC_out_IF</span>(PC_out_IF)</span><br><span class="line">        </span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IFID, inst_out_IFID;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> IFID_flush, IDEX_flush;</span><br><span class="line">    IF_reg_ID PPLIFID (</span><br><span class="line">        <span class="variable">.clk_IFID</span>(clk),</span><br><span class="line">        <span class="variable">.rst_IFID</span>(rst),</span><br><span class="line">        <span class="variable">.flush</span>(IFID_flush),</span><br><span class="line">        <span class="variable">.en_IFID</span>(IFID_en), </span><br><span class="line">        <span class="variable">.PC_in_IFID</span>(PC_out_IF),</span><br><span class="line">        <span class="variable">.inst_in_IFID</span>(inst_IF),</span><br><span class="line">        <span class="variable">.PC_out_IFID</span>(PC_out_IFID),</span><br><span class="line">        <span class="variable">.inst_out_IFID</span>(inst_out_IFID)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Imm_out_ID, Rs1_out_ID, Rs2_out_ID;</span><br><span class="line">    <span class="keyword">wire</span> ALUSrc_B_ID, MemRW_ID, RegWrite_out_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_ID;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea_ID;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    Pipeline_ID PPLID (</span><br><span class="line">        <span class="variable">.clk_ID</span>(clk),</span><br><span class="line">        <span class="variable">.rst_ID</span>(rst),</span><br><span class="line">        <span class="variable">.RegWrite_in_ID</span>(RegWrite_out_MemWB), </span><br><span class="line">        <span class="variable">.Rd_addr_ID</span>(Rd_addr_out_MemWB), </span><br><span class="line">        <span class="variable">.Wt_data_ID</span>(Data_out_WB), </span><br><span class="line">        <span class="variable">.inst_in_ID</span>(inst_out_IFID), </span><br><span class="line">        <span class="variable">.Rd_addr_out_ID</span>(Rd_addr_out_ID),</span><br><span class="line">        <span class="variable">.Rs1_out_ID</span>(Rs1_out_ID), </span><br><span class="line">        <span class="variable">.Rs2_out_ID</span>(Rs2_out_ID), </span><br><span class="line">        <span class="variable">.Imm_out_ID</span>(Imm_out_ID), </span><br><span class="line">        <span class="variable">.ALUSrc_B_ID</span>(ALUSrc_B_ID), </span><br><span class="line">        <span class="variable">.ALU_control_ID</span>(ALU_control_ID),</span><br><span class="line">        <span class="variable">.Branch_ID</span>(Branch_ID), </span><br><span class="line">        <span class="variable">.MemRW_ID</span>(MemRW_ID),</span><br><span class="line">        <span class="variable">.Jump_ID</span>(Jump_ID), </span><br><span class="line">        <span class="variable">.MemtoReg_ID</span>(MemtoReg_ID), </span><br><span class="line">        <span class="variable">.RegWrite_out_ID</span>(RegWrite_out_ID),</span><br><span class="line">        <span class="variable">.Rs1_addr_out_ID</span>(Rs1_addr_out_ID),</span><br><span class="line">        <span class="variable">.Rs2_addr_out_ID</span>(Rs2_addr_out_ID),</span><br><span class="line">        <span class="variable">.WHBU_ID</span>(WHBU_ID),</span><br><span class="line">        <span class="variable">.LSwea_ID</span>(LSwea_ID),</span><br><span class="line">        <span class="comment">// .StoreData_ID(StoreData_ID),</span></span><br><span class="line">        <span class="comment">// .wea_ID(wea_ID),</span></span><br><span class="line">        <span class="variable">.Reg00</span>(Reg00),<span class="variable">.Reg01</span>(Reg01),<span class="variable">.Reg02</span>(Reg02),<span class="variable">.Reg03</span>(Reg03),</span><br><span class="line">        <span class="variable">.Reg04</span>(Reg04),<span class="variable">.Reg05</span>(Reg05),<span class="variable">.Reg06</span>(Reg06),<span class="variable">.Reg07</span>(Reg07),</span><br><span class="line">        <span class="variable">.Reg08</span>(Reg08),<span class="variable">.Reg09</span>(Reg09),<span class="variable">.Reg10</span>(Reg10),<span class="variable">.Reg11</span>(Reg11),</span><br><span class="line">        <span class="variable">.Reg12</span>(Reg12),<span class="variable">.Reg13</span>(Reg13),<span class="variable">.Reg14</span>(Reg14),<span class="variable">.Reg15</span>(Reg15),</span><br><span class="line">        <span class="variable">.Reg16</span>(Reg16),<span class="variable">.Reg17</span>(Reg17),<span class="variable">.Reg18</span>(Reg18),<span class="variable">.Reg19</span>(Reg19),</span><br><span class="line">        <span class="variable">.Reg20</span>(Reg20),<span class="variable">.Reg21</span>(Reg21),<span class="variable">.Reg22</span>(Reg22),<span class="variable">.Reg23</span>(Reg23),</span><br><span class="line">        <span class="variable">.Reg24</span>(Reg24),<span class="variable">.Reg25</span>(Reg25),<span class="variable">.Reg26</span>(Reg26),<span class="variable">.Reg27</span>(Reg27),</span><br><span class="line">        <span class="variable">.Reg28</span>(Reg28),<span class="variable">.Reg29</span>(Reg29),<span class="variable">.Reg30</span>(Reg30),<span class="variable">.Reg31</span>(Reg31)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_IDEX, Imm_out_IDEX, Rs1_out_IDEX, Rs2_out_IDEX; </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>]  Rd_addr_out_IDEX, Rs1_addr_out_ID, Rs2_addr_out_ID;</span><br><span class="line">    <span class="keyword">wire</span> ALUSrc_B_out_IDEX, MemRW_out_IDEX, RegWrite_out_IDEX;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] ALU_control_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rs1_addr_out_IDEX, Rs2_addr_out_IDEX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_IDEX;</span><br><span class="line"></span><br><span class="line">    </span><br><span class="line">    ID_reg_Ex PPLIDEx (</span><br><span class="line">        <span class="variable">.clk_IDEX</span>(clk),</span><br><span class="line">        <span class="variable">.rst_IDEX</span>(rst),</span><br><span class="line">        <span class="variable">.en_IDEX</span>(<span class="number">1'b1</span>),</span><br><span class="line">        <span class="variable">.Bubble</span>(IDEX_Bubble),</span><br><span class="line">        <span class="variable">.flush</span>(IDEX_flush),</span><br><span class="line">        <span class="variable">.PC_in_IDEX</span>(PC_out_IFID),</span><br><span class="line">        <span class="variable">.Rd_addr_IDEX</span>(Rd_addr_out_ID),</span><br><span class="line">        <span class="variable">.Rs1_addr_IDEX</span>(Rs1_addr_out_ID),</span><br><span class="line">        <span class="variable">.Rs2_addr_IDEX</span>(Rs2_addr_out_ID),</span><br><span class="line">        <span class="variable">.Rs1_in_IDEX</span>(Rs1_out_ID),</span><br><span class="line">        <span class="variable">.Rs2_in_IDEX</span>(Rs2_out_ID),</span><br><span class="line">        <span class="variable">.Imm_in_IDEX</span>(Imm_out_ID),</span><br><span class="line">        <span class="variable">.ALUSrc_B_in_IDEX</span>(ALUSrc_B_ID),</span><br><span class="line">        <span class="variable">.ALU_control_in_IDEX</span>(ALU_control_ID),</span><br><span class="line">        <span class="variable">.Branch_in_IDEX</span>(Branch_ID),</span><br><span class="line">        <span class="variable">.Jump_in_IDEX</span>(Jump_ID),</span><br><span class="line">        <span class="variable">.MemRW_in_IDEX</span>(MemRW_ID),</span><br><span class="line">        <span class="variable">.MemtoReg_in_IDEX</span>(MemtoReg_ID),</span><br><span class="line">        <span class="variable">.RegWrite_in_IDEX</span>(RegWrite_out_ID),</span><br><span class="line">        <span class="variable">.WHBU_in_IDEX</span>(WHBU_ID),</span><br><span class="line">        <span class="variable">.LSwea_in_IDEX</span>(LSwea_ID),</span><br><span class="line">        <span class="comment">// .StoreData_in_IDEX(StoreData_ID),</span></span><br><span class="line">        <span class="comment">// .wea_in_IDEX(wea_ID),</span></span><br><span class="line">        <span class="variable">.PC_out_IDEX</span>(PC_out_IDEX),</span><br><span class="line">        <span class="variable">.Rd_addr_out_IDEX</span>(Rd_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs1_addr_out_IDEX</span>(Rs1_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs2_addr_out_IDEX</span>(Rs2_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs1_out_IDEX</span>(Rs1_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs2_out_IDEX</span>(Rs2_out_IDEX),</span><br><span class="line">        <span class="variable">.Imm_out_IDEX</span>(Imm_out_IDEX),</span><br><span class="line">        <span class="variable">.ALUSrc_B_out_IDEX</span>(ALUSrc_B_out_IDEX),</span><br><span class="line">        <span class="variable">.ALU_control_out_IDEX</span>(ALU_control_out_IDEX),</span><br><span class="line">        <span class="variable">.Branch_out_IDEX</span>(Branch_out_IDEX),</span><br><span class="line">        <span class="variable">.Jump_out_IDEX</span>(Jump_out_IDEX),</span><br><span class="line">        <span class="variable">.MemRW_out_IDEX</span>(MemRW_out_IDEX),</span><br><span class="line">        <span class="variable">.MemtoReg_out_IDEX</span>(MemtoReg_out_IDEX),</span><br><span class="line">        <span class="variable">.RegWrite_out_IDEX</span>(RegWrite_out_IDEX),</span><br><span class="line">        <span class="variable">.WHBU_out_IDEX</span>(WHBU_out_IDEX),</span><br><span class="line">        <span class="variable">.LSwea_out_IDEX</span>(LSwea_out_IDEX)</span><br><span class="line">        <span class="comment">// .StoreData_out_IDEX(StoreData_out_IDEX),</span></span><br><span class="line">        <span class="comment">// .wea_out_IDEX(wea_out_IDEX)</span></span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_EX, ALU_out_EX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] Rs2_out_EX;</span><br><span class="line">    <span class="keyword">wire</span> zero_out_EX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] ForwardA, ForwardB;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 新增 Forwarding 模块</span></span><br><span class="line">    ForwardingUnit PPLForwarding (</span><br><span class="line">        <span class="variable">.IDEX_Rs1</span>(Rs1_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.IDEX_Rs2</span>(Rs2_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.EXMem_Rd</span>(Rd_addr_out_EXMem),</span><br><span class="line">        <span class="variable">.MemWB_Rd</span>(Rd_addr_out_MemWB),</span><br><span class="line">        <span class="variable">.EXMem_RegWrite</span>(RegWrite_out_EXMem),</span><br><span class="line">        <span class="variable">.MemWB_RegWrite</span>(RegWrite_out_MemWB),</span><br><span class="line">        <span class="variable">.ForwardA</span>(ForwardA),</span><br><span class="line">        <span class="variable">.ForwardB</span>(ForwardB)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_EX;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_EX;</span><br><span class="line">    <span class="comment">// 改为在 Ex 产生 StoreData</span></span><br><span class="line">    Pipeline_Ex PPLEx (</span><br><span class="line">        <span class="variable">.PC_in_EX</span>(PC_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs1_in_EX</span>(Rs1_out_IDEX),</span><br><span class="line">        <span class="variable">.Rs2_in_EX</span>(Rs2_out_IDEX),</span><br><span class="line">        <span class="variable">.Imm_in_EX</span>(Imm_out_IDEX),</span><br><span class="line">        <span class="variable">.WHBU_in_EX</span>(WHBU_out_IDEX),</span><br><span class="line">        <span class="variable">.LSwea_in_EX</span>(LSwea_out_IDEX),</span><br><span class="line">        <span class="variable">.ALUSrc_B_in_EX</span>(ALUSrc_B_out_IDEX),</span><br><span class="line">        <span class="variable">.ALU_control_in_EX</span>(ALU_control_out_IDEX),</span><br><span class="line">        <span class="variable">.ForwardA</span>(ForwardA),</span><br><span class="line">        <span class="variable">.ForwardB</span>(ForwardB),</span><br><span class="line">        <span class="variable">.ALU_out_EXMem</span>(ALU_out_EXMem),</span><br><span class="line">        <span class="variable">.Data_out_WB</span>(Data_out_WB),</span><br><span class="line">        <span class="variable">.PC_out_EX</span>(PC_out_EX),</span><br><span class="line">        <span class="variable">.PC4_out_EX</span>(PC4_out_EX),</span><br><span class="line">        <span class="variable">.zero_out_EX</span>(zero_out_EX),</span><br><span class="line">        <span class="variable">.ALU_out_EX</span>(ALU_out_EX),</span><br><span class="line">        <span class="variable">.Rs2_out_EX</span>(Rs2_out_EX),</span><br><span class="line">        <span class="variable">.StoreData_out_EX</span>(StoreData_out_EX),</span><br><span class="line">        <span class="variable">.wea_out_EX</span>(wea_out_EX)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC4_out_EXMem, Imm_out_EXMem, Rs2_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] Rd_addr_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> zero_out_EXMem, MemRW_out_EXMem, RegWrite_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] Branch_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] Jump_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] StoreData_out_EXMem;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] wea_out_EXMem;</span><br><span class="line"></span><br><span class="line">    Ex_reg_Mem PPLExMem (</span><br><span class="line">        <span class="variable">.clk_EXMem</span>(clk),</span><br><span class="line">        <span class="variable">.rst_EXMem</span>(rst),</span><br><span class="line">        <span class="variable">.en_EXMem</span>(<span class="number">1'b1</span>),</span><br><span class="line">        <span class="variable">.PC_in_EXMem</span>(PC_out_EX),</span><br><span class="line">        <span class="variable">.Imm_in_EXMem</span>(Imm_out_IDEX),</span><br><span class="line">        <span class="variable">.PC4_in_EXMem</span>(PC4_out_EX),</span><br><span class="line">        <span class="variable">.Rd_addr_EXMem</span>(Rd_addr_out_IDEX),</span><br><span class="line">        <span class="variable">.zero_in_EXMem</span>(zero_out_EX),</span><br><span class="line">        <span class="variable">.ALU_in_EXMem</span>(ALU_out_EX),</span><br><span class="line">        <span class="variable">.Rs2_in_EXMem</span>(Rs2_out_EX),</span><br><span class="line">        <span class="variable">.Branch_in_EXMem</span>(Branch_out_IDEX),</span><br><span class="line">        <span class="variable">.Jump_in_EXMem</span>(Jump_out_IDEX),</span><br><span class="line">        <span class="variable">.MemRW_in_EXMem</span>(MemRW_out_IDEX),</span><br><span class="line">        <span class="variable">.MemtoReg_in_EXMem</span>(MemtoReg_out_IDEX),</span><br><span class="line">        <span class="variable">.RegWrite_in_EXMem</span>(RegWrite_out_IDEX),</span><br><span class="line">        <span class="variable">.WHBU_in_EXMem</span>(WHBU_out_IDEX),</span><br><span class="line">        <span class="variable">.LSwea_in_EXMem</span>(LSwea_out_IDEX),</span><br><span class="line">        <span class="variable">.StoreData_in_EXMem</span>(StoreData_out_EX),</span><br><span class="line">        <span class="variable">.wea_in_EXMem</span>(wea_out_EX),</span><br><span class="line">        <span class="variable">.PC_out_EXMem</span>(PC_out_EXMem),</span><br><span class="line">        <span class="variable">.Imm_out_EXMem</span>(Imm_out_EXMem),</span><br><span class="line">        <span class="variable">.PC4_out_EXMem</span>(PC4_out_EXMem),</span><br><span class="line">        <span class="variable">.Rd_addr_out_EXMem</span>(Rd_addr_out_EXMem),</span><br><span class="line">        <span class="variable">.zero_out_EXMem</span>(zero_out_EXMem),</span><br><span class="line">        <span class="variable">.ALU_out_EXMem</span>(ALU_out_EXMem),</span><br><span class="line"></span><br><span class="line">        <span class="variable">.Rs2_out_EXMem</span>(Rs2_out_EXMem),</span><br><span class="line">        <span class="variable">.Branch_out_EXMem</span>(Branch_out_EXMem),</span><br><span class="line">        <span class="variable">.Jump_out_EXMem</span>(Jump_out_EXMem),</span><br><span class="line">        <span class="variable">.MemRW_out_EXMem</span>(MemRW_out_EXMem),</span><br><span class="line">        <span class="variable">.MemtoReg_out_EXMem</span>(MemtoReg_out_EXMem),</span><br><span class="line">        <span class="variable">.RegWrite_out_EXMem</span>(RegWrite_out_EXMem),</span><br><span class="line">        <span class="variable">.WHBU_out_EXMem</span>(WHBU_out_EXMem),</span><br><span class="line">        <span class="variable">.LSwea_out_EXMem</span>(LSwea_out_EXMem),</span><br><span class="line">        <span class="variable">.StoreData_out_EXMem</span>(StoreData_out_EXMem),</span><br><span class="line">        <span class="variable">.wea_out_EXMem</span>(wea_out_EXMem)</span><br><span class="line">    );</span><br><span class="line">    Pipeline_Mem PPLMem (</span><br><span class="line">        <span class="variable">.zero_in_Mem</span>(zero_out_EXMem),</span><br><span class="line">        <span class="variable">.res_in_Mem</span>(ALU_out_EXMem),</span><br><span class="line">        <span class="variable">.Branch_in_Mem</span>(Branch_out_EXMem),</span><br><span class="line">        <span class="variable">.Jump_in_Mem</span>(Jump_out_EXMem),</span><br><span class="line">        <span class="variable">.PCSrc</span>(PCSrc)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] PC_out_MemWB, Imm_out_MemWB, PC4_out_MemWB, </span><br><span class="line">        ALU_out_MemWB, Dmem_data_out_MemWB;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] MemtoReg_out_MemWB;</span><br><span class="line">    <span class="comment">//wire RegWrite_out_MemWB;</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] WHBU_out_MemWB;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] LSwea_out_MemWB;</span><br><span class="line">    </span><br><span class="line">    Mem_reg_WB PPLMemWB (</span><br><span class="line">        <span class="variable">.clk_MemWB</span>(clk),</span><br><span class="line">        <span class="variable">.rst_MemWB</span>(rst),</span><br><span class="line">        <span class="variable">.en_MemWB</span>(<span class="number">1'b1</span>),</span><br><span class="line">        <span class="variable">.PC_in_MemWB</span>(PC_out_EXMem),</span><br><span class="line">        <span class="variable">.Imm_in_MemWB</span>(Imm_out_EXMem),</span><br><span class="line">        <span class="variable">.PC4_in_MemWB</span>(PC4_out_EXMem),</span><br><span class="line">        <span class="variable">.Rd_addr_MemWB</span>(Rd_addr_out_EXMem),</span><br><span class="line">        <span class="variable">.ALU_in_MemWB</span>(ALU_out_EXMem),</span><br><span class="line">        <span class="variable">.Dmem_data_MemWB</span>(Data_in),</span><br><span class="line">        <span class="variable">.MemtoReg_in_MemWB</span>(MemtoReg_out_EXMem),</span><br><span class="line">        <span class="variable">.RegWrite_in_MemWB</span>(RegWrite_out_EXMem),</span><br><span class="line">        <span class="variable">.WHBU_in_MemWB</span>(WHBU_out_EXMem),</span><br><span class="line">        <span class="variable">.LSwea_in_MemWB</span>(LSwea_out_EXMem),</span><br><span class="line">        <span class="variable">.PC_out_MemWB</span>(PC_out_MemWB),</span><br><span class="line">        <span class="variable">.Imm_out_MemWB</span>(Imm_out_MemWB),</span><br><span class="line">        <span class="variable">.PC4_out_MemWB</span>(PC4_out_MemWB),</span><br><span class="line">        <span class="variable">.Rd_addr_out_MemWB</span>(Rd_addr_out_MemWB),</span><br><span class="line">        <span class="variable">.ALU_out_MemWB</span>(ALU_out_MemWB),</span><br><span class="line">        <span class="variable">.Dmem_data_out_MemWB</span>(Dmem_data_out_MemWB),</span><br><span class="line">        <span class="variable">.MemtoReg_out_MemWB</span>(MemtoReg_out_MemWB),</span><br><span class="line">        <span class="variable">.RegWrite_out_MemWB</span>(RegWrite_out_MemWB),</span><br><span class="line">        <span class="variable">.WHBU_out_MemWB</span>(WHBU_out_MemWB),</span><br><span class="line">        <span class="variable">.LSwea_out_MemWB</span>(LSwea_out_MemWB)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    Pipeline_WB PPLWB (</span><br><span class="line">        <span class="variable">.PC4_in_WB</span>(PC4_out_MemWB),</span><br><span class="line">        <span class="variable">.ALU_in_WB</span>(ALU_out_MemWB),</span><br><span class="line">        <span class="variable">.Dmem_data_WB</span>(Dmem_data_out_MemWB),</span><br><span class="line">        <span class="variable">.Imm_in_WB</span>(Imm_out_MemWB),</span><br><span class="line">        <span class="variable">.PC_in_WB</span>(PC_out_MemWB),</span><br><span class="line">        <span class="variable">.MemtoReg_in_WB</span>(MemtoReg_out_MemWB),</span><br><span class="line">        <span class="variable">.WHBU_in_WB</span>(WHBU_out_MemWB),</span><br><span class="line">        <span class="variable">.LSwea_in_WB</span>(LSwea_out_MemWB),</span><br><span class="line">        <span class="variable">.Data_out_WB</span>(Data_out_WB)</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">assign</span> MemRW_EX = MemRW_out_IDEX;</span><br><span class="line">    <span class="keyword">assign</span> MemRW_Mem = MemRW_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> Addr_out = ALU_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> Data_out = StoreData_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> wea = wea_out_EXMem;</span><br><span class="line">    <span class="keyword">assign</span> PC_out_ID = PC_out_IFID;</span><br><span class="line">    <span class="keyword">assign</span> inst_ID = inst_out_IFID;</span><br><span class="line">    <span class="comment">//新增 stall 模块</span></span><br><span class="line">    stall_control sc(<span class="variable">.ID_rs1</span>(Rs1_addr_out_ID), <span class="variable">.ID_rs2</span>(Rs2_addr_out_ID), </span><br><span class="line">        <span class="variable">.IDEX_rd</span>(Rd_addr_out_IDEX), <span class="variable">.EXMem_rd</span>(Rd_addr_out_EXMem), </span><br><span class="line">        <span class="variable">.MemWB_rd</span>(Rd_addr_out_MemWB), </span><br><span class="line">        <span class="variable">.EXMem_RegWrite</span>(RegWrite_out_EXMem), <span class="variable">.IDEX_RegWrite</span>(RegWrite_out_IDEX), </span><br><span class="line">        <span class="variable">.MemWB_RegWrite</span>(RegWrite_out_MemWB), <span class="variable">.IDEX_MemtoReg</span>(MemtoReg_out_IDEX),</span><br><span class="line">        <span class="variable">.IDEX_Branch</span>(Branch_out_IDEX), <span class="variable">.EXMem_Branch</span>(Branch_out_EXMem), </span><br><span class="line">        <span class="variable">.IDEX_Jump</span>(Jump_out_IDEX), <span class="variable">.EXMem_Jump</span>(Jump_out_EXMem), </span><br><span class="line">        <span class="variable">.Mem_PCSrc</span>(PCSrc),</span><br><span class="line">        <span class="variable">.PC_en</span>(PC_en), <span class="variable">.IFID_en</span>(IFID_en), <span class="variable">.IDEX_Bubble</span>(IDEX_Bubble), </span><br><span class="line">        <span class="variable">.IFID_flush</span>(IFID_flush), <span class="variable">.IDEX_flush</span>(IDEX_flush)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
</ol>
<h3 id="仿真关键步骤说明-3"><a href="#仿真关键步骤说明-3" class="headerlink" title="仿真关键步骤说明"></a>仿真关键步骤说明</h3><ol>
<li>仿真汇编</li>
</ol>
<figure class="highlight armasm"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br></pre></td><td class="code"><pre><span class="line">    auipc <span class="built_in">x1</span>, <span class="number">0</span></span><br><span class="line">    j     start            # <span class="number">00</span></span><br><span class="line"><span class="symbol">dummy:</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">04</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">08</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">0</span>C</span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">10</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">14</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">18</span></span><br><span class="line">    <span class="keyword">nop</span>                    # <span class="number">1</span>C</span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">start:</span></span><br><span class="line">    bnez  <span class="built_in">x1</span>, dummy</span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x0</span>, <span class="built_in">x0</span>, pass_0</span><br><span class="line">    li    x31, <span class="number">0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"><span class="symbol">pass_0:</span></span><br><span class="line">    li    x31, <span class="number">1</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x0</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line">    bltu  <span class="built_in">x0</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line">    li    <span class="built_in">x1</span>, -<span class="number">1</span>           # <span class="built_in">x1</span><span class="symbol">=FFFFFFFF</span></span><br><span class="line">    xori  <span class="built_in">x3</span>, <span class="built_in">x1</span>, <span class="number">1</span>        # <span class="built_in">x3</span><span class="symbol">=FFFFFFFE</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFFC</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFF8</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFF0</span>    </span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFE0</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFFC0</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFF80</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFF00</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFE00</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFFC00</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFF800</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFF000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFE000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFFC000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFF8000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFF0000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFE0000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFFC0000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFF80000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFF00000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFE00000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FFC00000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FF800000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FF000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FE000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x3</span><span class="symbol">=FC000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x5</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x5</span><span class="symbol">=F8000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x3</span>, <span class="built_in">x5</span>, <span class="built_in">x5</span>       # <span class="built_in">x3</span><span class="symbol">=F0000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x4</span>, <span class="built_in">x3</span>, <span class="built_in">x3</span>       # <span class="built_in">x4</span><span class="symbol">=E0000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x6</span>, <span class="built_in">x4</span>, <span class="built_in">x4</span>       # <span class="built_in">x6</span><span class="symbol">=C0000000</span></span><br><span class="line">    <span class="keyword">add</span>   <span class="built_in">x7</span>, <span class="built_in">x6</span>, <span class="built_in">x6</span>       # <span class="built_in">x7</span><span class="number">=80000000</span></span><br><span class="line">    ori   <span class="built_in">x8</span>, zero, <span class="number">1</span>      # <span class="built_in">x8</span><span class="number">=00000001</span></span><br><span class="line">    ori   <span class="built_in">x28</span>, zero, <span class="number">31</span></span><br><span class="line">    srl   <span class="built_in">x29</span>, <span class="built_in">x7</span>, <span class="built_in">x28</span>     # <span class="built_in">x29</span><span class="number">=00000001</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x8</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">blt</span>   <span class="built_in">x8</span>, <span class="built_in">x7</span>, dummy</span><br><span class="line">    sra   <span class="built_in">x29</span>, <span class="built_in">x7</span>, <span class="built_in">x28</span>     # <span class="built_in">x29</span><span class="symbol">=FFFFFFFF</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="built_in">x3</span>     # <span class="built_in">x29</span><span class="symbol">=x3</span><span class="symbol">=F0000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x3</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    mv    <span class="built_in">x29</span>, <span class="built_in">x8</span>          # <span class="built_in">x29</span><span class="symbol">=x8</span><span class="number">=00000001</span></span><br><span class="line">    bltu  <span class="built_in">x29</span>, <span class="built_in">x7</span>, pass_1  # unsigned <span class="number">00000001</span> &lt; <span class="number">80000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_1:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    li    x31, <span class="number">2</span></span><br><span class="line">    <span class="keyword">sub</span>   <span class="built_in">x3</span>, <span class="built_in">x6</span>, <span class="built_in">x7</span>       # <span class="built_in">x3</span><span class="number">=40000000</span></span><br><span class="line">    <span class="keyword">sub</span>   <span class="built_in">x4</span>, <span class="built_in">x7</span>, <span class="built_in">x3</span>       # <span class="built_in">x4</span><span class="number">=40000000</span></span><br><span class="line">    slti  <span class="built_in">x9</span>, <span class="built_in">x0</span>, <span class="number">1</span>        # <span class="built_in">x9</span><span class="number">=00000001</span></span><br><span class="line">    slt   <span class="built_in">x10</span>, <span class="built_in">x3</span>, <span class="built_in">x4</span></span><br><span class="line">    slt   <span class="built_in">x10</span>, <span class="built_in">x4</span>, <span class="built_in">x3</span>      # <span class="built_in">x10</span><span class="number">=00000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x9</span>, <span class="built_in">x10</span>, dummy   # branch when <span class="built_in">x3</span> != <span class="built_in">x4</span></span><br><span class="line">    srli  <span class="built_in">x29</span>, <span class="built_in">x3</span>, <span class="number">30</span>      # <span class="built_in">x29</span><span class="number">=00000001</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x29</span>, <span class="built_in">x9</span>, pass_2</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_2:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line"><span class="comment"># Test set-less-than</span></span><br><span class="line">    li    x31, <span class="number">3</span></span><br><span class="line">    slti  <span class="built_in">x10</span>, <span class="built_in">x1</span>, <span class="number">3</span>       # <span class="built_in">x10</span><span class="number">=00000001</span></span><br><span class="line">    slt   <span class="built_in">x11</span>, <span class="built_in">x5</span>, <span class="built_in">x1</span>      # signed(<span class="number">0xF8000000</span>) &lt; -<span class="number">1</span></span><br><span class="line">                        <span class="comment"># x11=00000001</span></span><br><span class="line">    slt   <span class="built_in">x12</span>, <span class="built_in">x1</span>, <span class="built_in">x3</span>      # <span class="built_in">x12</span><span class="number">=00000001</span></span><br><span class="line">    andi  <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="number">0xff</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="built_in">x11</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x10</span>, <span class="built_in">x10</span>, <span class="built_in">x12</span>    # <span class="built_in">x10</span><span class="number">=00000001</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    beqz  <span class="built_in">x10</span>, dummy</span><br><span class="line">    sltu  <span class="built_in">x10</span>, <span class="built_in">x1</span>, <span class="built_in">x8</span>      # unsigned FFFFFFFF &lt; <span class="number">00000001</span> ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x10</span>, dummy</span><br><span class="line">    sltu  <span class="built_in">x10</span>, <span class="built_in">x8</span>, <span class="built_in">x3</span>      # unsigned <span class="number">00000001</span> &lt; F0000000 ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    beqz  <span class="built_in">x10</span>, dummy</span><br><span class="line">    sltiu <span class="built_in">x10</span>, <span class="built_in">x1</span>, <span class="number">3</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x10</span>, dummy</span><br><span class="line">    li    <span class="built_in">x11</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x10</span>, <span class="built_in">x11</span>, pass_3</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_3:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    li    x31, <span class="number">4</span></span><br><span class="line">    or    <span class="built_in">x11</span>, <span class="built_in">x7</span>, <span class="built_in">x3</span>      # <span class="built_in">x11</span><span class="symbol">=C0000000</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x11</span>, <span class="built_in">x6</span>, pass_4</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_4:</span></span><br><span class="line">    <span class="keyword">nop</span></span><br><span class="line">    li    x31, <span class="number">5</span></span><br><span class="line">    li    <span class="built_in">x18</span>, <span class="number">0x20</span>        # base addr<span class="number">=00000020</span></span><br><span class="line"><span class="comment">### uncomment instr. below when simulating on venus</span></span><br><span class="line">    <span class="comment"># lui   x18, 0x10000     # base addr=10000000</span></span><br><span class="line">    sw    <span class="built_in">x5</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="symbol">=F8000000</span></span><br><span class="line">    sw    <span class="built_in">x4</span>, <span class="number">4</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x24</span>]<span class="number">=40000000</span></span><br><span class="line">    lw    <span class="built_in">x27</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x27</span><span class="symbol">=mem</span>[<span class="number">0x20</span>]<span class="symbol">=F8000000</span></span><br><span class="line">    xor   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="built_in">x5</span>     # <span class="built_in">x27</span><span class="number">=00000000</span></span><br><span class="line">    sw    <span class="built_in">x6</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="symbol">=C0000000</span></span><br><span class="line">    lw    <span class="built_in">x28</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x28</span><span class="symbol">=mem</span>[<span class="number">0x20</span>]<span class="symbol">=C0000000</span></span><br><span class="line">    xor   <span class="built_in">x27</span>, <span class="built_in">x6</span>, <span class="built_in">x28</span>     # <span class="built_in">x27</span><span class="number">=00000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x27</span>, dummy</span><br><span class="line">    lui   <span class="built_in">x20</span>, <span class="number">0xA0000</span>     # <span class="built_in">x20</span><span class="symbol">=A0000000</span></span><br><span class="line">    sw    <span class="built_in">x20</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x28</span>]<span class="symbol">=A0000000</span></span><br><span class="line">    lui   <span class="built_in">x27</span>, <span class="number">0xFEDCB</span>     # <span class="built_in">x27</span><span class="symbol">=FEDCB000</span></span><br><span class="line">    srai  <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="number">12</span>     # <span class="built_in">x27</span><span class="symbol">=FFFFEDCB</span></span><br><span class="line">    li    <span class="built_in">x28</span>, <span class="number">8</span></span><br><span class="line">    sll   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="built_in">x28</span>    # <span class="built_in">x27</span><span class="symbol">=FFEDCB00</span></span><br><span class="line">    ori   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="number">0xff</span>   # <span class="built_in">x27</span><span class="symbol">=FFEDCBFF</span></span><br><span class="line">    lb    <span class="built_in">x29</span>, <span class="number">11</span>(<span class="built_in">x18</span>)     # <span class="built_in">x29</span><span class="symbol">=FFFFFFA0</span>, little-endian, signed-ext</span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x27</span>, <span class="built_in">x27</span>, <span class="built_in">x29</span>    # <span class="built_in">x27</span><span class="symbol">=FFEDCBA0</span></span><br><span class="line">    sw    <span class="built_in">x27</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x28</span>]<span class="symbol">=FFEDCBA0</span></span><br><span class="line">    lhu   <span class="built_in">x27</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # <span class="built_in">x27</span><span class="number">=0000</span>CBA0</span><br><span class="line">    lui   <span class="built_in">x20</span>, <span class="number">0xFFFF0</span>     # <span class="built_in">x20</span><span class="symbol">=FFFF0000</span></span><br><span class="line">    <span class="keyword">and</span>   <span class="built_in">x20</span>, <span class="built_in">x20</span>, <span class="built_in">x27</span>    # <span class="built_in">x20</span><span class="number">=00000000</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bnez  <span class="built_in">x20</span>, dummy       # check unsigned-ext</span><br><span class="line">    li    x31, <span class="number">6</span></span><br><span class="line">    lbu   <span class="built_in">x28</span>, <span class="number">10</span>(<span class="built_in">x18</span>)     # <span class="built_in">x28</span><span class="number">=000000</span>ED</span><br><span class="line">    lbu   <span class="built_in">x29</span>, <span class="number">11</span>(<span class="built_in">x18</span>)     # <span class="built_in">x29</span><span class="number">=000000</span>FF</span><br><span class="line">    slli  <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="number">8</span>      # <span class="built_in">x29</span><span class="number">=0000</span>FF00</span><br><span class="line">    or    <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="built_in">x28</span>    # <span class="built_in">x29</span><span class="number">=0000</span>FFED</span><br><span class="line">    slli  <span class="built_in">x29</span>, <span class="built_in">x29</span>, <span class="number">16</span></span><br><span class="line">    or    <span class="built_in">x29</span>, <span class="built_in">x27</span>, <span class="built_in">x29</span>    # <span class="built_in">x29</span><span class="symbol">=FFEDCBA0</span></span><br><span class="line">    lw    <span class="built_in">x28</span>, <span class="number">8</span>(<span class="built_in">x18</span>)      # <span class="built_in">x28</span><span class="symbol">=FFEDCBA0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x28</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    sw    <span class="built_in">x0</span>, <span class="number">0</span>(<span class="built_in">x18</span>)       # mem[<span class="number">0x20</span>]<span class="number">=00000000</span></span><br><span class="line">    sh    <span class="built_in">x27</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x20</span>]<span class="number">=0000</span>CBA0</span><br><span class="line">    li    <span class="built_in">x28</span>, <span class="number">0xD0</span></span><br><span class="line">    <span class="built_in">sb</span>    <span class="built_in">x28</span>, <span class="number">2</span>(<span class="built_in">x18</span>)      # mem[<span class="number">0x20</span>]<span class="number">=00</span>D0CBA0</span><br><span class="line">    lw    <span class="built_in">x28</span>, <span class="number">0</span>(<span class="built_in">x18</span>)      # <span class="built_in">x28</span><span class="number">=00</span>D0CBA0</span><br><span class="line">    li    <span class="built_in">x29</span>, <span class="number">0x00D0CBA0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x28</span>, <span class="built_in">x29</span>, dummy</span><br><span class="line">    lh    <span class="built_in">x27</span>, <span class="number">2</span>(<span class="built_in">x18</span>)      # <span class="built_in">x27</span><span class="number">=000000</span><span class="built_in">D0</span></span><br><span class="line">    li    <span class="built_in">x28</span>, <span class="number">0xD0</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x27</span>, <span class="built_in">x28</span>, dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_5:</span></span><br><span class="line">    li    x31, <span class="number">7</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bge</span>   <span class="built_in">x1</span>, <span class="built_in">x0</span>, dummy    # -<span class="number">1</span> &gt;= <span class="number">0</span> ?</span><br><span class="line">    <span class="keyword">bge</span>   <span class="built_in">x8</span>, <span class="built_in">x1</span>, pass_6   # <span class="number">1</span> &gt;= -<span class="number">1</span> ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_6:</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bgeu  <span class="built_in">x0</span>, <span class="built_in">x1</span>, dummy    # <span class="number">0</span> &gt;= FFFFFFFF ?</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    bgeu  <span class="built_in">x8</span>, <span class="built_in">x1</span>, dummy</span><br><span class="line">    auipc <span class="built_in">x20</span>, <span class="number">0</span></span><br><span class="line">    jalr  <span class="built_in">x21</span>, <span class="built_in">x0</span>, pass_7  # just for test : (</span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    j     dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">pass_7:</span></span><br><span class="line"><span class="comment"># original test ends here</span></span><br><span class="line">    addi  <span class="built_in">x20</span>, <span class="built_in">x20</span>, <span class="number">8</span></span><br><span class="line">    auipc <span class="built_in">x30</span>, <span class="number">0</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x20</span>, <span class="built_in">x21</span>, dummy</span><br><span class="line"><span class="symbol">pass_8:</span></span><br><span class="line">    li    x31, <span class="number">8</span></span><br><span class="line">    addi  <span class="built_in">x1</span>, <span class="built_in">x0</span>, <span class="number">1</span></span><br><span class="line">    lui   <span class="built_in">x7</span>, <span class="number">1</span></span><br><span class="line">    addi  <span class="built_in">x2</span>, <span class="built_in">x1</span>, <span class="number">2</span></span><br><span class="line">    lui   <span class="built_in">x7</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x1</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line">    addi  <span class="built_in">x3</span>, <span class="built_in">x2</span>, <span class="number">3</span></span><br><span class="line">    lui   <span class="built_in">x7</span>, <span class="number">1</span></span><br><span class="line">    sw    <span class="built_in">x3</span>, <span class="number">0</span>(<span class="built_in">x0</span>)</span><br><span class="line">    lui   <span class="built_in">x7</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x3</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line">    lw    <span class="built_in">x4</span>, <span class="number">0</span>(<span class="built_in">x0</span>)</span><br><span class="line">    lui   <span class="built_in">x7</span>, <span class="number">1</span></span><br><span class="line">    addi  <span class="built_in">x5</span>, <span class="built_in">x4</span>, <span class="number">4</span></span><br><span class="line">    lui   <span class="built_in">x7</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x5</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line">    addi  <span class="built_in">x6</span>, <span class="built_in">x5</span>, <span class="number">5</span></span><br><span class="line">    lui   <span class="built_in">x7</span>, <span class="number">1</span></span><br><span class="line">    addi  <span class="built_in">x7</span>, <span class="built_in">x7</span>, <span class="number">15</span></span><br><span class="line">    addi  <span class="built_in">x8</span>, <span class="built_in">x0</span>, <span class="number">1</span></span><br><span class="line">    slli  <span class="built_in">x8</span>, <span class="built_in">x8</span>, <span class="number">12</span></span><br><span class="line">    <span class="keyword">sub</span>   <span class="built_in">x7</span>, <span class="built_in">x7</span>, <span class="built_in">x8</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x7</span>, <span class="built_in">x6</span>, dummy</span><br><span class="line"><span class="symbol">pass_9:</span></span><br><span class="line">    li    x31, <span class="number">9</span></span><br><span class="line">    addi  <span class="built_in">x0</span>, <span class="built_in">x1</span>, <span class="number">1</span></span><br><span class="line">    <span class="keyword">sub</span>   <span class="built_in">x1</span>, <span class="built_in">x1</span>, <span class="built_in">x1</span></span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x0</span>, <span class="built_in">x1</span>, dummy</span><br><span class="line"><span class="symbol">pass_10:</span></span><br><span class="line">    li    x31, <span class="number">10</span></span><br><span class="line">    lui   <span class="built_in">x1</span>, <span class="number">233</span></span><br><span class="line">    sw    <span class="built_in">x1</span>, <span class="number">0</span>(<span class="built_in">x0</span>)</span><br><span class="line">    lw    <span class="built_in">x2</span>, <span class="number">0</span>(<span class="built_in">x0</span>)</span><br><span class="line">    <span class="keyword">bne</span>   <span class="built_in">x1</span>, <span class="built_in">x2</span>, dummy</span><br><span class="line"><span class="symbol">pass_11:</span></span><br><span class="line">    li    x31, <span class="number">11</span></span><br><span class="line">    addi  <span class="built_in">x1</span>, <span class="built_in">x0</span>, <span class="number">233</span></span><br><span class="line">    <span class="keyword">beq</span>   <span class="built_in">x0</span>, <span class="built_in">x1</span>, dummy</span><br><span class="line">    addi  <span class="built_in">x1</span>, <span class="built_in">x0</span>, -<span class="number">1</span></span><br><span class="line">    <span class="keyword">blt</span>   <span class="built_in">x0</span>, <span class="built_in">x1</span>, dummy</span><br><span class="line">    bltu  <span class="built_in">x1</span>, <span class="built_in">x0</span>, dummy</span><br><span class="line"></span><br><span class="line"><span class="symbol">passed:</span></span><br><span class="line">    li    x31, <span class="number">0x666</span></span><br><span class="line">    j     dummy</span><br></pre></td></tr></table></figure>

<p>该汇编代码为在 Lab 4-3 的基础上改编而来, 在原有的测试点 <code>pass_7</code> 后新增了 <code>pass_8</code> 到 <code>pass_11</code> <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个测试点</p>
<p><code>pass_9</code> 主要测试普通 Use-Use Hazard</p>
<p><code>pass_10</code> 主要测试 Load-Use, Use-Store, Lui-Use Hazard</p>
<p><code>pass_11</code> 主要测试 Control Hazard</p>
<p><code>pass_8</code> 是综合上面的所有情况, 将所有类型指令混合在一起而成的一大段代码, 包含了上面的所有冲突</p>
<p>具体为, 在 Use 与 Use 中间穿插进多条 <code>lw, sw, lui</code> 指令, 同时还穿插了跳转指令</p>
<ol start="2">
<li>仿真代码</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sim();</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rst;</span><br><span class="line">    testbench m0(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst));</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">1'b0</span>;</span><br><span class="line">        rst = <span class="number">1'b1</span>;</span><br><span class="line">        #<span class="number">50</span>;</span><br><span class="line">        rst = <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>与Lab 5-1 相同</p>
<h2 id="实验结果与分析-4"><a href="#实验结果与分析-4" class="headerlink" title="实验结果与分析"></a>实验结果与分析</h2><h3 id="仿真结果-4"><a href="#仿真结果-4" class="headerlink" title="仿真结果"></a>仿真结果</h3><p><img src="/../images/PCPU/image-2.png" alt="alt text"></p>
<ol>
<li>运行仿真后 <code>x31</code> 寄存器首先正常改为 <code>8</code>, 说明基本的程序运行没有问题, 通过了 Lba 4-3 的基本仿真代码</li>
</ol>
<p><img src="/../images/PCPU/image-3.png" alt="alt text"></p>
<ol start="2">
<li><p>之后 <code>x31</code> 寄存器正常改为 <code>9</code>, 说明 <code>8</code> 号测试点通过, 符合预期</p>
<p> 下面来具体分析 <code>9, 10, 11</code> 号测试点</p>
</li>
<li><p>对于 <code>9</code> 号测试点, 首先 <code>x1 = 1</code>, 之后 <code>x1 = x1 - x1</code>, 即用自己减去自己, 最后判断结果是否为 <code>0</code></p>
<p> 可以看到, 图中 <code>x1</code> 被改为 <code>0</code>, 因此通过了测试点 <code>9</code></p>
</li>
</ol>
<p><img src="/../images/PCPU/image-4.png" alt="alt text"></p>
<ol start="4">
<li><p>对于 <code>10</code> 号测试点, 首先 <code>lui x1, 233</code>, 之后先将 <code>x1</code> 的值存入 <code>mem[0]</code>, 再将 <code>mem[0]</code> 的值读入 <code>x2</code>, 最后判断是否 <code>x1 = x2</code></p>
<p> 这个过程中出现了 Lui-Use, Use-Store 冲突</p>
<p> 可以看到, 图中 <code>x1</code> 先被改为 <code>000e9000</code>, 这对应了 <code>233</code> 的 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="2.262ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 1000 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(500,0)"></path></g></g></g></svg></mjx-container> 进制表示; 然后看到 <code>x2 = 000e9000</code>, 因此通过了测试点 <code>10</code></p>
</li>
</ol>
<p><img src="/../images/PCPU/image-5.png" alt="alt text"></p>
<ol>
<li><p>对于 <code>11</code> 号测试点, 首先 <code>x1 = 233</code>, 后跟一句含有 <code>x1</code> 的跳转指令; 之后先将 <code>x1</code> 的值设为 <code>-1</code>, 后跟两句含有 <code>x1</code> 的跳转指令</p>
<p> 这个过程中出现了控制冲突</p>
<p> 可以看到, 图中 <code>x1</code> 先被改为 <code>000000e9</code>, 这对应了 <code>233</code> 的 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="2.262ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 1000 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(500,0)"></path></g></g></g></svg></mjx-container> 进制表示; 然后看到 <code>x1 = ffffffff</code>, 最后通过了测试点 <code>11</code> </p>
</li>
<li><p>最终 <code>x31 = 666</code>, 说明通过了仿真测试</p>
</li>
</ol>
<h3 id="下板结果-1"><a href="#下板结果-1" class="headerlink" title="下板结果"></a>下板结果</h3><h1 id="思考题-1"><a href="#思考题-1" class="headerlink" title="思考题"></a>思考题</h1><blockquote>
<p>基于你完成的流水线，对于以下两段代码分别分析：不同指令之间是否存在冲突（如果有，请逐条列出）、在你的流水线上运行的 CPI 为何。</p>
<p><code>TP-0</code>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">addi    x1, x0, <span class="number">0</span></span><br><span class="line">addi    x2, x0, -<span class="number">1</span></span><br><span class="line">addi    x3, x0, <span class="number">1</span></span><br><span class="line">addi    x4, x0, -<span class="number">1</span></span><br><span class="line">addi    x5, x0, <span class="number">1</span></span><br><span class="line">addi    x6, x0, -<span class="number">1</span></span><br><span class="line">addi    x1, x1, <span class="number">0</span></span><br><span class="line">addi    x2, x2, <span class="number">1</span></span><br><span class="line">addi    x3, x3, -<span class="number">1</span></span><br><span class="line">addi    x4, x4, <span class="number">1</span></span><br><span class="line">addi    x5, x5, -<span class="number">1</span></span><br><span class="line">addi    x6, x6, <span class="number">1</span></span><br></pre></td></tr></table></figure>

<p><code>TP-1</code>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">addi    x1, x0, <span class="number">1</span></span><br><span class="line">addi    x2, x1, <span class="number">2</span></span><br><span class="line">addi    x3, x1, <span class="number">3</span></span><br><span class="line">addi    x4, x3, <span class="number">4</span></span><br></pre></td></tr></table></figure>
</blockquote>
<ol>
<li><p>对于 <code>TP-0</code>, 指令之间没有冲突, 因为没有上下两条指令的互相依赖</p>
<p> 对于 <code>addi xi, xi, c</code> 指令, 在 <code>ID</code> 阶段取出 <code>xi</code> 中的值, <code>EX</code> 阶段与立即数相加, 并在 <code>WB</code> 阶段写回, 期间没有发生冲突</p>
<p> 所以 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.464ex;" xmlns="http://www.w3.org/2000/svg" width="42.958ex" height="2.059ex" role="img" focusable="false" viewBox="0 -705 18987.2 910"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"></path></g><g data-mml-node="mi" transform="translate(760,0)"><path data-c="1D466" d="M21 287Q21 301 36 335T84 406T158 442Q199 442 224 419T250 355Q248 336 247 334Q247 331 231 288T198 191T182 105Q182 62 196 45T238 27Q261 27 281 38T312 61T339 94Q339 95 344 114T358 173T377 247Q415 397 419 404Q432 431 462 431Q475 431 483 424T494 412T496 403Q496 390 447 193T391 -23Q363 -106 294 -155T156 -205Q111 -205 77 -183T43 -117Q43 -95 50 -80T69 -58T89 -48T106 -45Q150 -45 150 -87Q150 -107 138 -122T115 -142T102 -147L99 -148Q101 -153 118 -160T152 -167H160Q177 -167 186 -165Q219 -156 247 -127T290 -65T313 -9T321 21L315 17Q309 13 296 6T270 -6Q250 -11 231 -11Q185 -11 150 11T104 82Q103 89 103 113Q103 170 138 262T173 379Q173 380 173 381Q173 390 173 393T169 400T158 404H154Q131 404 112 385T82 344T65 302T57 280Q55 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(1250,0)"><path data-c="1D450" d="M34 159Q34 268 120 355T306 442Q362 442 394 418T427 355Q427 326 408 306T360 285Q341 285 330 295T319 325T330 359T352 380T366 386H367Q367 388 361 392T340 400T306 404Q276 404 249 390Q228 381 206 359Q162 315 142 235T121 119Q121 73 147 50Q169 26 205 26H209Q321 26 394 111Q403 121 406 121Q410 121 419 112T429 98T420 83T391 55T346 25T282 0T202 -11Q127 -11 81 37T34 159Z"></path></g><g data-mml-node="mi" transform="translate(1683,0)"><path data-c="1D459" d="M117 59Q117 26 142 26Q179 26 205 131Q211 151 215 152Q217 153 225 153H229Q238 153 241 153T246 151T248 144Q247 138 245 128T234 90T214 43T183 6T137 -11Q101 -11 70 11T38 85Q38 97 39 102L104 360Q167 615 167 623Q167 626 166 628T162 632T157 634T149 635T141 636T132 637T122 637Q112 637 109 637T101 638T95 641T94 647Q94 649 96 661Q101 680 107 682T179 688Q194 689 213 690T243 693T254 694Q266 694 266 686Q266 675 193 386T118 83Q118 81 118 75T117 65V59Z"></path></g><g data-mml-node="mi" transform="translate(1981,0)"><path data-c="1D452" d="M39 168Q39 225 58 272T107 350T174 402T244 433T307 442H310Q355 442 388 420T421 355Q421 265 310 237Q261 224 176 223Q139 223 138 221Q138 219 132 186T125 128Q125 81 146 54T209 26T302 45T394 111Q403 121 406 121Q410 121 419 112T429 98T420 82T390 55T344 24T281 -1T205 -11Q126 -11 83 42T39 168ZM373 353Q367 405 305 405Q272 405 244 391T199 357T170 316T154 280T149 261Q149 260 169 260Q282 260 327 284T373 353Z"></path></g><g data-mml-node="mi" transform="translate(2447,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"></path></g><g data-mml-node="mo" transform="translate(3193.8,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(4249.6,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path></g><g data-mml-node="mo" transform="translate(5471.8,0)"><path data-c="2B" d="M56 237T56 250T70 270H369V420L370 570Q380 583 389 583Q402 583 409 568V270H707Q722 262 722 250T707 230H409V-68Q401 -82 391 -82H389H387Q375 -82 369 -68V230H70Q56 237 56 250Z"></path></g><g data-mml-node="mn" transform="translate(6472,0)"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"></path></g><g data-mml-node="mo" transform="translate(7194.2,0)"><path data-c="2212" d="M84 237T84 250T98 270H679Q694 262 694 250T679 230H98Q84 237 84 250Z"></path></g><g data-mml-node="mn" transform="translate(8194.4,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g><g data-mml-node="mo" transform="translate(8972.2,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(10028,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(500,0)"></path></g><g data-mml-node="mo" transform="translate(11028,0)"><path data-c="2C" d="M78 35T78 60T94 103T137 121Q165 121 187 96T210 8Q210 -27 201 -60T180 -117T154 -158T130 -185T117 -194Q113 -194 104 -185T95 -172Q95 -168 106 -156T131 -126T157 -76T173 -3V9L172 8Q170 7 167 6T161 3T152 1T140 0Q113 0 96 17Z"></path></g><g data-mml-node="mi" transform="translate(11472.7,0)"><path data-c="1D43C" d="M43 1Q26 1 26 10Q26 12 29 24Q34 43 39 45Q42 46 54 46H60Q120 46 136 53Q137 53 138 54Q143 56 149 77T198 273Q210 318 216 344Q286 624 286 626Q284 630 284 631Q274 637 213 637H193Q184 643 189 662Q193 677 195 680T209 683H213Q285 681 359 681Q481 681 487 683H497Q504 676 504 672T501 655T494 639Q491 637 471 637Q440 637 407 634Q393 631 388 623Q381 609 337 432Q326 385 315 341Q245 65 245 59Q245 52 255 50T307 46H339Q345 38 345 37T342 19Q338 6 332 0H316Q279 2 179 2Q143 2 113 2T65 2T43 1Z"></path></g><g data-mml-node="mi" transform="translate(11976.7,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(12576.7,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"></path></g><g data-mml-node="mi" transform="translate(13045.7,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path></g><g data-mml-node="mi" transform="translate(13406.7,0)"><path data-c="1D45F" d="M21 287Q22 290 23 295T28 317T38 348T53 381T73 411T99 433T132 442Q161 442 183 430T214 408T225 388Q227 382 228 382T236 389Q284 441 347 441H350Q398 441 422 400Q430 381 430 363Q430 333 417 315T391 292T366 288Q346 288 334 299T322 328Q322 376 378 392Q356 405 342 405Q286 405 239 331Q229 315 224 298T190 165Q156 25 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 114 189T154 366Q154 405 128 405Q107 405 92 377T68 316T57 280Q55 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(13857.7,0)"><path data-c="1D462" d="M21 287Q21 295 30 318T55 370T99 420T158 442Q204 442 227 417T250 358Q250 340 216 246T182 105Q182 62 196 45T238 27T291 44T328 78L339 95Q341 99 377 247Q407 367 413 387T427 416Q444 431 463 431Q480 431 488 421T496 402L420 84Q419 79 419 68Q419 43 426 35T447 26Q469 29 482 57T512 145Q514 153 532 153Q551 153 551 144Q550 139 549 130T540 98T523 55T498 17T462 -8Q454 -10 438 -10Q372 -10 347 46Q345 45 336 36T318 21T296 6T267 -6T233 -11Q189 -11 155 7Q103 38 103 113Q103 170 138 262T173 379Q173 380 173 381Q173 390 173 393T169 400T158 404H154Q131 404 112 385T82 344T65 302T57 280Q55 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(14429.7,0)"><path data-c="1D450" d="M34 159Q34 268 120 355T306 442Q362 442 394 418T427 355Q427 326 408 306T360 285Q341 285 330 295T319 325T330 359T352 380T366 386H367Q367 388 361 392T340 400T306 404Q276 404 249 390Q228 381 206 359Q162 315 142 235T121 119Q121 73 147 50Q169 26 205 26H209Q321 26 394 111Q403 121 406 121Q410 121 419 112T429 98T420 83T391 55T346 25T282 0T202 -11Q127 -11 81 37T34 159Z"></path></g><g data-mml-node="mi" transform="translate(14862.7,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path></g><g data-mml-node="mi" transform="translate(15223.7,0)"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(15568.7,0)"><path data-c="1D45C" d="M201 -11Q126 -11 80 38T34 156Q34 221 64 279T146 380Q222 441 301 441Q333 441 341 440Q354 437 367 433T402 417T438 387T464 338T476 268Q476 161 390 75T201 -11ZM121 120Q121 70 147 48T206 26Q250 26 289 58T351 142Q360 163 374 216T388 308Q388 352 370 375Q346 405 306 405Q243 405 195 347Q158 303 140 230T121 120Z"></path></g><g data-mml-node="mi" transform="translate(16053.7,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mo" transform="translate(16931.4,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(17987.2,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path></g></g></g></svg></mjx-container></p>
<p> <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.566ex;" xmlns="http://www.w3.org/2000/svg" width="20.272ex" height="2.262ex" role="img" focusable="false" viewBox="0 -750 8960.1 1000"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"></path></g><g data-mml-node="mi" transform="translate(760,0)"><path data-c="1D443" d="M287 628Q287 635 230 637Q206 637 199 638T192 648Q192 649 194 659Q200 679 203 681T397 683Q587 682 600 680Q664 669 707 631T751 530Q751 453 685 389Q616 321 507 303Q500 302 402 301H307L277 182Q247 66 247 59Q247 55 248 54T255 50T272 48T305 46H336Q342 37 342 35Q342 19 335 5Q330 0 319 0Q316 0 282 1T182 2Q120 2 87 2T51 1Q33 1 33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM645 554Q645 567 643 575T634 597T609 619T560 635Q553 636 480 637Q463 637 445 637T416 636T404 636Q391 635 386 627Q384 621 367 550T332 412T314 344Q314 342 395 342H407H430Q542 342 590 392Q617 419 631 471T645 554Z"></path></g><g data-mml-node="mi" transform="translate(1511,0)"><path data-c="1D43C" d="M43 1Q26 1 26 10Q26 12 29 24Q34 43 39 45Q42 46 54 46H60Q120 46 136 53Q137 53 138 54Q143 56 149 77T198 273Q210 318 216 344Q286 624 286 626Q284 630 284 631Q274 637 213 637H193Q184 643 189 662Q193 677 195 680T209 683H213Q285 681 359 681Q481 681 487 683H497Q504 676 504 672T501 655T494 639Q491 637 471 637Q440 637 407 634Q393 631 388 623Q381 609 337 432Q326 385 315 341Q245 65 245 59Q245 52 255 50T307 46H339Q345 38 345 37T342 19Q338 6 332 0H316Q279 2 179 2Q143 2 113 2T65 2T43 1Z"></path></g><g data-mml-node="mo" transform="translate(2292.8,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(3348.6,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(500,0)"></path></g><g data-mml-node="TeXAtom" data-mjx-texclass="ORD" transform="translate(4348.6,0)"><g data-mml-node="mo"><path data-c="2F" d="M423 750Q432 750 438 744T444 730Q444 725 271 248T92 -240Q85 -250 75 -250Q68 -250 62 -245T56 -231Q56 -221 230 257T407 740Q411 750 423 750Z"></path></g></g><g data-mml-node="mn" transform="translate(4848.6,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path></g><g data-mml-node="mo" transform="translate(6126.3,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(7182.1,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="2E" d="M78 60Q78 84 95 102T138 120Q162 120 180 104T199 61Q199 36 182 18T139 0T96 17T78 60Z" transform="translate(500,0)"></path><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z" transform="translate(778,0)"></path><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z" transform="translate(1278,0)"></path></g></g></g></svg></mjx-container></p>
</li>
<li><p>对于 <code>TP-1</code>, 第一条与第二条指令间有冲突, 使用 Forwarding 解决;</p>
<p>第一条与第三条指令间有冲突, 使用 Forwarding 解决;</p>
<p>第三条与第四条指令间有冲突, 使用 Forwarding 解决;</p>
<p>所以 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.464ex;" xmlns="http://www.w3.org/2000/svg" width="39.564ex" height="2.059ex" role="img" focusable="false" viewBox="0 -705 17487.2 910"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"></path></g><g data-mml-node="mi" transform="translate(760,0)"><path data-c="1D466" d="M21 287Q21 301 36 335T84 406T158 442Q199 442 224 419T250 355Q248 336 247 334Q247 331 231 288T198 191T182 105Q182 62 196 45T238 27Q261 27 281 38T312 61T339 94Q339 95 344 114T358 173T377 247Q415 397 419 404Q432 431 462 431Q475 431 483 424T494 412T496 403Q496 390 447 193T391 -23Q363 -106 294 -155T156 -205Q111 -205 77 -183T43 -117Q43 -95 50 -80T69 -58T89 -48T106 -45Q150 -45 150 -87Q150 -107 138 -122T115 -142T102 -147L99 -148Q101 -153 118 -160T152 -167H160Q177 -167 186 -165Q219 -156 247 -127T290 -65T313 -9T321 21L315 17Q309 13 296 6T270 -6Q250 -11 231 -11Q185 -11 150 11T104 82Q103 89 103 113Q103 170 138 262T173 379Q173 380 173 381Q173 390 173 393T169 400T158 404H154Q131 404 112 385T82 344T65 302T57 280Q55 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(1250,0)"><path data-c="1D450" d="M34 159Q34 268 120 355T306 442Q362 442 394 418T427 355Q427 326 408 306T360 285Q341 285 330 295T319 325T330 359T352 380T366 386H367Q367 388 361 392T340 400T306 404Q276 404 249 390Q228 381 206 359Q162 315 142 235T121 119Q121 73 147 50Q169 26 205 26H209Q321 26 394 111Q403 121 406 121Q410 121 419 112T429 98T420 83T391 55T346 25T282 0T202 -11Q127 -11 81 37T34 159Z"></path></g><g data-mml-node="mi" transform="translate(1683,0)"><path data-c="1D459" d="M117 59Q117 26 142 26Q179 26 205 131Q211 151 215 152Q217 153 225 153H229Q238 153 241 153T246 151T248 144Q247 138 245 128T234 90T214 43T183 6T137 -11Q101 -11 70 11T38 85Q38 97 39 102L104 360Q167 615 167 623Q167 626 166 628T162 632T157 634T149 635T141 636T132 637T122 637Q112 637 109 637T101 638T95 641T94 647Q94 649 96 661Q101 680 107 682T179 688Q194 689 213 690T243 693T254 694Q266 694 266 686Q266 675 193 386T118 83Q118 81 118 75T117 65V59Z"></path></g><g data-mml-node="mi" transform="translate(1981,0)"><path data-c="1D452" d="M39 168Q39 225 58 272T107 350T174 402T244 433T307 442H310Q355 442 388 420T421 355Q421 265 310 237Q261 224 176 223Q139 223 138 221Q138 219 132 186T125 128Q125 81 146 54T209 26T302 45T394 111Q403 121 406 121Q410 121 419 112T429 98T420 82T390 55T344 24T281 -1T205 -11Q126 -11 83 42T39 168ZM373 353Q367 405 305 405Q272 405 244 391T199 357T170 316T154 280T149 261Q149 260 169 260Q282 260 327 284T373 353Z"></path></g><g data-mml-node="mi" transform="translate(2447,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"></path></g><g data-mml-node="mo" transform="translate(3193.8,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(4249.6,0)"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g><g data-mml-node="mo" transform="translate(4971.8,0)"><path data-c="2B" d="M56 237T56 250T70 270H369V420L370 570Q380 583 389 583Q402 583 409 568V270H707Q722 262 722 250T707 230H409V-68Q401 -82 391 -82H389H387Q375 -82 369 -68V230H70Q56 237 56 250Z"></path></g><g data-mml-node="mn" transform="translate(5972,0)"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"></path></g><g data-mml-node="mo" transform="translate(6694.2,0)"><path data-c="2212" d="M84 237T84 250T98 270H679Q694 262 694 250T679 230H98Q84 237 84 250Z"></path></g><g data-mml-node="mn" transform="translate(7694.4,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g><g data-mml-node="mo" transform="translate(8472.2,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(9528,0)"><path data-c="38" d="M70 417T70 494T124 618T248 666Q319 666 374 624T429 515Q429 485 418 459T392 417T361 389T335 371T324 363L338 354Q352 344 366 334T382 323Q457 264 457 174Q457 95 399 37T249 -22Q159 -22 101 29T43 155Q43 263 172 335L154 348Q133 361 127 368Q70 417 70 494ZM286 386L292 390Q298 394 301 396T311 403T323 413T334 425T345 438T355 454T364 471T369 491T371 513Q371 556 342 586T275 624Q268 625 242 625Q201 625 165 599T128 534Q128 511 141 492T167 463T217 431Q224 426 228 424L286 386ZM250 21Q308 21 350 55T392 137Q392 154 387 169T375 194T353 216T330 234T301 253T274 270Q260 279 244 289T218 306L210 311Q204 311 181 294T133 239T107 157Q107 98 150 60T250 21Z"></path></g><g data-mml-node="mo" transform="translate(10028,0)"><path data-c="2C" d="M78 35T78 60T94 103T137 121Q165 121 187 96T210 8Q210 -27 201 -60T180 -117T154 -158T130 -185T117 -194Q113 -194 104 -185T95 -172Q95 -168 106 -156T131 -126T157 -76T173 -3V9L172 8Q170 7 167 6T161 3T152 1T140 0Q113 0 96 17Z"></path></g><g data-mml-node="mi" transform="translate(10472.7,0)"><path data-c="1D43C" d="M43 1Q26 1 26 10Q26 12 29 24Q34 43 39 45Q42 46 54 46H60Q120 46 136 53Q137 53 138 54Q143 56 149 77T198 273Q210 318 216 344Q286 624 286 626Q284 630 284 631Q274 637 213 637H193Q184 643 189 662Q193 677 195 680T209 683H213Q285 681 359 681Q481 681 487 683H497Q504 676 504 672T501 655T494 639Q491 637 471 637Q440 637 407 634Q393 631 388 623Q381 609 337 432Q326 385 315 341Q245 65 245 59Q245 52 255 50T307 46H339Q345 38 345 37T342 19Q338 6 332 0H316Q279 2 179 2Q143 2 113 2T65 2T43 1Z"></path></g><g data-mml-node="mi" transform="translate(10976.7,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(11576.7,0)"><path data-c="1D460" d="M131 289Q131 321 147 354T203 415T300 442Q362 442 390 415T419 355Q419 323 402 308T364 292Q351 292 340 300T328 326Q328 342 337 354T354 372T367 378Q368 378 368 379Q368 382 361 388T336 399T297 405Q249 405 227 379T204 326Q204 301 223 291T278 274T330 259Q396 230 396 163Q396 135 385 107T352 51T289 7T195 -10Q118 -10 86 19T53 87Q53 126 74 143T118 160Q133 160 146 151T160 120Q160 94 142 76T111 58Q109 57 108 57T107 55Q108 52 115 47T146 34T201 27Q237 27 263 38T301 66T318 97T323 122Q323 150 302 164T254 181T195 196T148 231Q131 256 131 289Z"></path></g><g data-mml-node="mi" transform="translate(12045.7,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path></g><g data-mml-node="mi" transform="translate(12406.7,0)"><path data-c="1D45F" d="M21 287Q22 290 23 295T28 317T38 348T53 381T73 411T99 433T132 442Q161 442 183 430T214 408T225 388Q227 382 228 382T236 389Q284 441 347 441H350Q398 441 422 400Q430 381 430 363Q430 333 417 315T391 292T366 288Q346 288 334 299T322 328Q322 376 378 392Q356 405 342 405Q286 405 239 331Q229 315 224 298T190 165Q156 25 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 114 189T154 366Q154 405 128 405Q107 405 92 377T68 316T57 280Q55 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(12857.7,0)"><path data-c="1D462" d="M21 287Q21 295 30 318T55 370T99 420T158 442Q204 442 227 417T250 358Q250 340 216 246T182 105Q182 62 196 45T238 27T291 44T328 78L339 95Q341 99 377 247Q407 367 413 387T427 416Q444 431 463 431Q480 431 488 421T496 402L420 84Q419 79 419 68Q419 43 426 35T447 26Q469 29 482 57T512 145Q514 153 532 153Q551 153 551 144Q550 139 549 130T540 98T523 55T498 17T462 -8Q454 -10 438 -10Q372 -10 347 46Q345 45 336 36T318 21T296 6T267 -6T233 -11Q189 -11 155 7Q103 38 103 113Q103 170 138 262T173 379Q173 380 173 381Q173 390 173 393T169 400T158 404H154Q131 404 112 385T82 344T65 302T57 280Q55 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(13429.7,0)"><path data-c="1D450" d="M34 159Q34 268 120 355T306 442Q362 442 394 418T427 355Q427 326 408 306T360 285Q341 285 330 295T319 325T330 359T352 380T366 386H367Q367 388 361 392T340 400T306 404Q276 404 249 390Q228 381 206 359Q162 315 142 235T121 119Q121 73 147 50Q169 26 205 26H209Q321 26 394 111Q403 121 406 121Q410 121 419 112T429 98T420 83T391 55T346 25T282 0T202 -11Q127 -11 81 37T34 159Z"></path></g><g data-mml-node="mi" transform="translate(13862.7,0)"><path data-c="1D461" d="M26 385Q19 392 19 395Q19 399 22 411T27 425Q29 430 36 430T87 431H140L159 511Q162 522 166 540T173 566T179 586T187 603T197 615T211 624T229 626Q247 625 254 615T261 596Q261 589 252 549T232 470L222 433Q222 431 272 431H323Q330 424 330 420Q330 398 317 385H210L174 240Q135 80 135 68Q135 26 162 26Q197 26 230 60T283 144Q285 150 288 151T303 153H307Q322 153 322 145Q322 142 319 133Q314 117 301 95T267 48T216 6T155 -11Q125 -11 98 4T59 56Q57 64 57 83V101L92 241Q127 382 128 383Q128 385 77 385H26Z"></path></g><g data-mml-node="mi" transform="translate(14223.7,0)"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mi" transform="translate(14568.7,0)"><path data-c="1D45C" d="M201 -11Q126 -11 80 38T34 156Q34 221 64 279T146 380Q222 441 301 441Q333 441 341 440Q354 437 367 433T402 417T438 387T464 338T476 268Q476 161 390 75T201 -11ZM121 120Q121 70 147 48T206 26Q250 26 289 58T351 142Q360 163 374 216T388 308Q388 352 370 375Q346 405 306 405Q243 405 195 347Q158 303 140 230T121 120Z"></path></g><g data-mml-node="mi" transform="translate(15053.7,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z"></path></g><g data-mml-node="mo" transform="translate(15931.4,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(16987.2,0)"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container></p>
<p> <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.566ex;" xmlns="http://www.w3.org/2000/svg" width="15.118ex" height="2.262ex" role="img" focusable="false" viewBox="0 -750 6682.1 1000"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D436" d="M50 252Q50 367 117 473T286 641T490 704Q580 704 633 653Q642 643 648 636T656 626L657 623Q660 623 684 649Q691 655 699 663T715 679T725 690L740 705H746Q760 705 760 698Q760 694 728 561Q692 422 692 421Q690 416 687 415T669 413H653Q647 419 647 422Q647 423 648 429T650 449T651 481Q651 552 619 605T510 659Q484 659 454 652T382 628T299 572T226 479Q194 422 175 346T156 222Q156 108 232 58Q280 24 350 24Q441 24 512 92T606 240Q610 253 612 255T628 257Q648 257 648 248Q648 243 647 239Q618 132 523 55T319 -22Q206 -22 128 53T50 252Z"></path></g><g data-mml-node="mi" transform="translate(760,0)"><path data-c="1D443" d="M287 628Q287 635 230 637Q206 637 199 638T192 648Q192 649 194 659Q200 679 203 681T397 683Q587 682 600 680Q664 669 707 631T751 530Q751 453 685 389Q616 321 507 303Q500 302 402 301H307L277 182Q247 66 247 59Q247 55 248 54T255 50T272 48T305 46H336Q342 37 342 35Q342 19 335 5Q330 0 319 0Q316 0 282 1T182 2Q120 2 87 2T51 1Q33 1 33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM645 554Q645 567 643 575T634 597T609 619T560 635Q553 636 480 637Q463 637 445 637T416 636T404 636Q391 635 386 627Q384 621 367 550T332 412T314 344Q314 342 395 342H407H430Q542 342 590 392Q617 419 631 471T645 554Z"></path></g><g data-mml-node="mi" transform="translate(1511,0)"><path data-c="1D43C" d="M43 1Q26 1 26 10Q26 12 29 24Q34 43 39 45Q42 46 54 46H60Q120 46 136 53Q137 53 138 54Q143 56 149 77T198 273Q210 318 216 344Q286 624 286 626Q284 630 284 631Q274 637 213 637H193Q184 643 189 662Q193 677 195 680T209 683H213Q285 681 359 681Q481 681 487 683H497Q504 676 504 672T501 655T494 639Q491 637 471 637Q440 637 407 634Q393 631 388 623Q381 609 337 432Q326 385 315 341Q245 65 245 59Q245 52 255 50T307 46H339Q345 38 345 37T342 19Q338 6 332 0H316Q279 2 179 2Q143 2 113 2T65 2T43 1Z"></path></g><g data-mml-node="mo" transform="translate(2292.8,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(3348.6,0)"><path data-c="38" d="M70 417T70 494T124 618T248 666Q319 666 374 624T429 515Q429 485 418 459T392 417T361 389T335 371T324 363L338 354Q352 344 366 334T382 323Q457 264 457 174Q457 95 399 37T249 -22Q159 -22 101 29T43 155Q43 263 172 335L154 348Q133 361 127 368Q70 417 70 494ZM286 386L292 390Q298 394 301 396T311 403T323 413T334 425T345 438T355 454T364 471T369 491T371 513Q371 556 342 586T275 624Q268 625 242 625Q201 625 165 599T128 534Q128 511 141 492T167 463T217 431Q224 426 228 424L286 386ZM250 21Q308 21 350 55T392 137Q392 154 387 169T375 194T353 216T330 234T301 253T274 270Q260 279 244 289T218 306L210 311Q204 311 181 294T133 239T107 157Q107 98 150 60T250 21Z"></path></g><g data-mml-node="TeXAtom" data-mjx-texclass="ORD" transform="translate(3848.6,0)"><g data-mml-node="mo"><path data-c="2F" d="M423 750Q432 750 438 744T444 730Q444 725 271 248T92 -240Q85 -250 75 -250Q68 -250 62 -245T56 -231Q56 -221 230 257T407 740Q411 750 423 750Z"></path></g></g><g data-mml-node="mn" transform="translate(4348.6,0)"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g><g data-mml-node="mo" transform="translate(5126.3,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(6182.1,0)"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z"></path></g></g></g></svg></mjx-container></p>
</li>
</ol>
<blockquote>
<p>请根据你的实现，在 testbench 上仿真以下代码，给出仿真结果，并写出完成所有指令用了多少拍，必须给出的信号有 clk, IF-PC, ID-PC 以及所有用到的寄存器值。请务必注意调整数制为十六进制，缩放能够看到所有信号值</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">addi    x1, x0, <span class="number">1</span></span><br><span class="line">addi    x2, x1, <span class="number">2</span></span><br><span class="line">addi    x3, x2, <span class="number">3</span></span><br><span class="line">sw      x3, <span class="number">0</span>(x0)</span><br><span class="line">lw      x4, <span class="number">0</span>(x0)</span><br><span class="line">addi    x5, x4, <span class="number">4</span></span><br><span class="line">addi    x6, x4, <span class="number">5</span></span><br></pre></td></tr></table></figure>
</blockquote>
<p>仿真结果如下:</p>
<p><img src="/../images/PCPU/image-6.png" alt="alt text"></p>
<p>一共用了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="2.262ex" height="1.507ex" role="img" focusable="false" viewBox="0 -666 1000 666"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path></g></g></g></svg></mjx-container> 拍, 其中第 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.579ex" role="img" focusable="false" viewBox="0 -676 500 698"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="37" d="M55 458Q56 460 72 567L88 674Q88 676 108 676H128V672Q128 662 143 655T195 646T364 644H485V605L417 512Q408 500 387 472T360 435T339 403T319 367T305 330T292 284T284 230T278 162T275 80Q275 66 275 52T274 28V19Q270 2 255 -10T221 -22Q210 -22 200 -19T179 0T168 40Q168 198 265 368Q285 400 349 489L395 552H302Q128 552 119 546Q113 543 108 522T98 479L95 458V455H55V458Z"></path></g></g></g></svg></mjx-container> 拍 stall 了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.507ex" role="img" focusable="false" viewBox="0 -666 500 666"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g></g></g></svg></mjx-container> 拍, 因为遇到了 Load-Use 冲突</p>
<p>之后由于 Forwarding, 没有更多的 stall, 所以一共用了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.186ex;" xmlns="http://www.w3.org/2000/svg" width="18.102ex" height="1.715ex" role="img" focusable="false" viewBox="0 -676 8000.9 758"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="35" d="M164 157Q164 133 148 117T109 101H102Q148 22 224 22Q294 22 326 82Q345 115 345 210Q345 313 318 349Q292 382 260 382H254Q176 382 136 314Q132 307 129 306T114 304Q97 304 95 310Q93 314 93 485V614Q93 664 98 664Q100 666 102 666Q103 666 123 658T178 642T253 634Q324 634 389 662Q397 666 402 666Q410 666 410 648V635Q328 538 205 538Q174 538 149 544L139 546V374Q158 388 169 396T205 412T256 420Q337 420 393 355T449 201Q449 109 385 44T229 -22Q148 -22 99 32T50 154Q50 178 61 192T84 210T107 214Q132 214 148 197T164 157Z"></path></g><g data-mml-node="mo" transform="translate(722.2,0)"><path data-c="2B" d="M56 237T56 250T70 270H369V420L370 570Q380 583 389 583Q402 583 409 568V270H707Q722 262 722 250T707 230H409V-68Q401 -82 391 -82H389H387Q375 -82 369 -68V230H70Q56 237 56 250Z"></path></g><g data-mml-node="mn" transform="translate(1722.4,0)"><path data-c="37" d="M55 458Q56 460 72 567L88 674Q88 676 108 676H128V672Q128 662 143 655T195 646T364 644H485V605L417 512Q408 500 387 472T360 435T339 403T319 367T305 330T292 284T284 230T278 162T275 80Q275 66 275 52T274 28V19Q270 2 255 -10T221 -22Q210 -22 200 -19T179 0T168 40Q168 198 265 368Q285 400 349 489L395 552H302Q128 552 119 546Q113 543 108 522T98 479L95 458V455H55V458Z"></path></g><g data-mml-node="mo" transform="translate(2444.7,0)"><path data-c="2212" d="M84 237T84 250T98 270H679Q694 262 694 250T679 230H98Q84 237 84 250Z"></path></g><g data-mml-node="mn" transform="translate(3444.9,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g><g data-mml-node="mo" transform="translate(4167.1,0)"><path data-c="2B" d="M56 237T56 250T70 270H369V420L370 570Q380 583 389 583Q402 583 409 568V270H707Q722 262 722 250T707 230H409V-68Q401 -82 391 -82H389H387Q375 -82 369 -68V230H70Q56 237 56 250Z"></path></g><g data-mml-node="mn" transform="translate(5167.3,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g><g data-mml-node="mo" transform="translate(5945.1,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z"></path></g><g data-mml-node="mn" transform="translate(7000.9,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path></g></g></g></svg></mjx-container> 拍</p>
<h1 id="Cache"><a href="#Cache" class="headerlink" title="Cache"></a>Cache</h1><h2 id="操作方法与实验步骤-6"><a href="#操作方法与实验步骤-6" class="headerlink" title="操作方法与实验步骤"></a>操作方法与实验步骤</h2><h3 id="代码设计层次结构图及说明-4"><a href="#代码设计层次结构图及说明-4" class="headerlink" title="代码设计层次结构图及说明"></a>代码设计层次结构图及说明</h3><p><img src="/../images/cache/image-2.png" alt="alt text"></p>
<h4 id="组相联映射方式"><a href="#组相联映射方式" class="headerlink" title="组相联映射方式"></a>组相联映射方式</h4><ol>
<li>主存和cache按同样大小划分成块。</li>
<li>主存和cache按同样大小划分成组。</li>
<li>主存容量是cache容量的整数倍，将主存空间按cache区的大小分成区，主存中每一区的组数与cache的组数相同。</li>
<li>当主存的数据调入cache时，主存与cache的组号应相等，也就是各区中的某一块只能存入cache的同组号的空间内，但组内各块地址之间则可以任意存放， 即从主存的组到cache的组之间采用直接映射方式；在两个对应的组内部采用全相联映射方式。</li>
</ol>
<h4 id="LRU-替换算法"><a href="#LRU-替换算法" class="headerlink" title="LRU 替换算法"></a>LRU 替换算法</h4><p>依据各块使用的情况，总是选择那个最近最少使用的块被替换。这种方法比较好地反映了程序局部性规律，命中率最高。</p>
<h4 id="Write-Back"><a href="#Write-Back" class="headerlink" title="Write Back"></a>Write Back</h4><p>方法：在CPU执行写操作时，只写入cache，不写入主存, 在 miss 时将 dirty 的数据块写回</p>
<p>优点：速度较高</p>
<p>缺点：可靠性较差，控制操作比较复杂</p>
<h4 id="Allocate"><a href="#Allocate" class="headerlink" title="Allocate"></a>Allocate</h4><p>miss 时将 memory 中数据搬到 cache 中</p>
<h3 id="源代码-6"><a href="#源代码-6" class="headerlink" title="源代码"></a>源代码</h3><p><em>1. Data_ram 代码:</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Data_ram(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk, <span class="comment">// clock</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> en, <span class="comment">// enable</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst, <span class="comment">// reset</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">6</span>:<span class="number">0</span>] addr, <span class="comment">// address</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">127</span>:<span class="number">0</span>] din, <span class="comment">// data write in</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">127</span>:<span class="number">0</span>] dout <span class="comment">// data read out</span></span><br><span class="line">    <span class="comment">// input wire [Index_width-1:0] addr, // address</span></span><br><span class="line">    <span class="comment">// input wire [Block_width-1:0] din, // data write in</span></span><br><span class="line">    <span class="comment">// output wire [Block_width-1:0] dout // data read out</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> NUM_of_sets = <span class="number">128</span>;</span><br><span class="line"><span class="keyword">parameter</span> Block_width = <span class="number">128</span>;</span><br><span class="line"><span class="keyword">parameter</span> Index_width = <span class="number">7</span>;</span><br><span class="line"><span class="comment">//cache line memory: data for way0</span></span><br><span class="line"><span class="keyword">reg</span> [Block_width-<span class="number">1</span>:<span class="number">0</span>] cache_data [<span class="number">0</span>:NUM_of_sets-<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"><span class="comment">//Read and Write data to Cache</span></span><br><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i=<span class="number">0</span>; i&lt;NUM_of_sets; i=i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            cache_data[i] &lt;= <span class="number">128'b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(en) <span class="keyword">begin</span></span><br><span class="line">            cache_data[addr] &lt;= din;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cache_data[addr] &lt;= cache_data[addr];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">assign</span> dout = cache_data[addr];</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>在 <code>Data_ram</code> 模块中, 实现了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="3.394ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 1500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path><path data-c="38" d="M70 417T70 494T124 618T248 666Q319 666 374 624T429 515Q429 485 418 459T392 417T361 389T335 371T324 363L338 354Q352 344 366 334T382 323Q457 264 457 174Q457 95 399 37T249 -22Q159 -22 101 29T43 155Q43 263 172 335L154 348Q133 361 127 368Q70 417 70 494ZM286 386L292 390Q298 394 301 396T311 403T323 413T334 425T345 438T355 454T364 471T369 491T371 513Q371 556 342 586T275 624Q268 625 242 625Q201 625 165 599T128 534Q128 511 141 492T167 463T217 431Q224 426 228 424L286 386ZM250 21Q308 21 350 55T392 137Q392 154 387 169T375 194T353 216T330 234T301 253T274 270Q260 279 244 289T218 306L210 311Q204 311 181 294T133 239T107 157Q107 98 150 60T250 21Z" transform="translate(1000,0)"></path></g></g></g></svg></mjx-container> 个长度为 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="3.394ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 1500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path><path data-c="38" d="M70 417T70 494T124 618T248 666Q319 666 374 624T429 515Q429 485 418 459T392 417T361 389T335 371T324 363L338 354Q352 344 366 334T382 323Q457 264 457 174Q457 95 399 37T249 -22Q159 -22 101 29T43 155Q43 263 172 335L154 348Q133 361 127 368Q70 417 70 494ZM286 386L292 390Q298 394 301 396T311 403T323 413T334 425T345 438T355 454T364 471T369 491T371 513Q371 556 342 586T275 624Q268 625 242 625Q201 625 165 599T128 534Q128 511 141 492T167 463T217 431Q224 426 228 424L286 386ZM250 21Q308 21 350 55T392 137Q392 154 387 169T375 194T353 216T330 234T301 253T274 270Q260 279 244 289T218 306L210 311Q204 311 181 294T133 239T107 157Q107 98 150 60T250 21Z" transform="translate(1000,0)"></path></g></g></g></svg></mjx-container> 的寄存器，用于保存 cache 中的数据, 可以存储 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 word</p>
<p>当 <code>rst = 1</code> 时，寄存器清零</p>
<p>当 <code>en = 1</code>时允许写入数据，否则不能写入</p>
<p><em>2. Tag_ram 代码:</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Tag_ram(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk, <span class="comment">// clock</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> en, <span class="comment">// enable</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst, <span class="comment">// reset</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">6</span>:<span class="number">0</span>] addr, <span class="comment">// address</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">25</span>:<span class="number">0</span>] din, <span class="comment">// data write in</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">25</span>:<span class="number">0</span>] dout <span class="comment">// data read out</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> NUM_of_sets = <span class="number">128</span>;</span><br><span class="line"><span class="keyword">parameter</span> Index_width = <span class="number">7</span>;</span><br><span class="line"><span class="keyword">parameter</span> TAG_width = <span class="number">23</span>;</span><br><span class="line"><span class="keyword">parameter</span> V = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> U = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> D = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">//cache line memory: tag,V,U,D for way0</span></span><br><span class="line"><span class="keyword">reg</span> [TAG_width+V+U+D-<span class="number">1</span>:<span class="number">0</span>] cache_TAG [<span class="number">0</span>:NUM_of_sets-<span class="number">1</span>];</span><br><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span>(i=<span class="number">0</span>; i&lt;NUM_of_sets; i=i+<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                cache_TAG[i] &lt;= <span class="number">128'b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(en) <span class="keyword">begin</span></span><br><span class="line">            cache_TAG[addr] &lt;= din;    </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cache_TAG[addr] &lt;= cache_TAG[addr];    </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">//Read and Write TAG to Cache</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> dout = cache_TAG[addr];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<p>在 <code>Tag_ram</code> 模块中, 实现了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="3.394ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 1500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" transform="translate(500,0)"></path><path data-c="38" d="M70 417T70 494T124 618T248 666Q319 666 374 624T429 515Q429 485 418 459T392 417T361 389T335 371T324 363L338 354Q352 344 366 334T382 323Q457 264 457 174Q457 95 399 37T249 -22Q159 -22 101 29T43 155Q43 263 172 335L154 348Q133 361 127 368Q70 417 70 494ZM286 386L292 390Q298 394 301 396T311 403T323 413T334 425T345 438T355 454T364 471T369 491T371 513Q371 556 342 586T275 624Q268 625 242 625Q201 625 165 599T128 534Q128 511 141 492T167 463T217 431Q224 426 228 424L286 386ZM250 21Q308 21 350 55T392 137Q392 154 387 169T375 194T353 216T330 234T301 253T274 270Q260 279 244 289T218 306L210 311Q204 311 181 294T133 239T107 157Q107 98 150 60T250 21Z" transform="translate(1000,0)"></path></g></g></g></svg></mjx-container> 个长度为 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="2.262ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 1000 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z"></path><path data-c="36" d="M42 313Q42 476 123 571T303 666Q372 666 402 630T432 550Q432 525 418 510T379 495Q356 495 341 509T326 548Q326 592 373 601Q351 623 311 626Q240 626 194 566Q147 500 147 364L148 360Q153 366 156 373Q197 433 263 433H267Q313 433 348 414Q372 400 396 374T435 317Q456 268 456 210V192Q456 169 451 149Q440 90 387 34T253 -22Q225 -22 199 -14T143 16T92 75T56 172T42 313ZM257 397Q227 397 205 380T171 335T154 278T148 216Q148 133 160 97T198 39Q222 21 251 21Q302 21 329 59Q342 77 347 104T352 209Q352 289 347 316T329 361Q302 397 257 397Z" transform="translate(500,0)"></path></g></g></g></svg></mjx-container> 的寄存器，用于保存 cache 中的标签与有效标记, 最高位存储 <code>V</code>， 表示是否有效; 第二位 <code>U</code> 表示是否最近使用; <code>D</code> 表示块中的数据是否被改变过, 即是否是脏位; 最后 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="2.262ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 1000 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z"></path><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z" transform="translate(500,0)"></path></g></g></g></svg></mjx-container> 位存储标签</p>
<p>当 <code>rst = 1</code> 时，寄存器清零</p>
<p>当 <code>en = 1</code> 时允许写入数据，否则不能写入</p>
<p><em>3. Cache 代码:</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> cache(</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> clk, <span class="comment">// clock</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rst, <span class="comment">// reset</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_cpu_write, <span class="comment">// data write in</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_mem_read, <span class="comment">// data read in</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] addr_cpu, <span class="comment">// cpu addr</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> wr_cpu, <span class="comment">// cpu write enable</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> rd_cpu, <span class="comment">// cpu read enable</span></span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> ready_mem, <span class="comment">// memory ready</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> wr_mem, <span class="comment">// memory write enable // write back</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> rd_mem, <span class="comment">// memory read enable </span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] data_mem_write, <span class="comment">// data to mem // write back</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] data_cpu_read, <span class="comment">// data to cpu</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] addr_mem <span class="comment">// memory addr</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">parameter</span> NUM_of_sets = <span class="number">128</span>;</span><br><span class="line"><span class="keyword">parameter</span> Block_width = <span class="number">128</span>;</span><br><span class="line"><span class="keyword">parameter</span> Index_width = <span class="number">7</span>;</span><br><span class="line"><span class="keyword">parameter</span> TAG_width = <span class="number">23</span>;</span><br><span class="line"><span class="keyword">parameter</span> tag_width = <span class="number">26</span>;</span><br><span class="line"><span class="keyword">parameter</span> V = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> U = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> D = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> IDLE = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">parameter</span> CompareTag = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">parameter</span> Allocate = <span class="number">2</span>;</span><br><span class="line"><span class="keyword">parameter</span> WriteBack = <span class="number">3</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Cache Controller State Machine and Logic</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] state;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] next_state;</span><br><span class="line"><span class="keyword">reg</span> [TAG_width+V+U+D-<span class="number">1</span>:<span class="number">0</span>] wtag0, wtag1;</span><br><span class="line"><span class="keyword">reg</span> ent0, ent1, en0, en1;</span><br><span class="line"><span class="keyword">wire</span> [TAG_width+V+U+D-<span class="number">1</span>:<span class="number">0</span>] rtag0, rtag1;</span><br><span class="line"><span class="keyword">reg</span> [Block_width-<span class="number">1</span>:<span class="number">0</span>] wdata;</span><br><span class="line"><span class="keyword">reg</span> [Block_width-<span class="number">1</span>:<span class="number">0</span>] wdata_hit, rdata_hit;</span><br><span class="line"><span class="keyword">reg</span> [Block_width-<span class="number">1</span>:<span class="number">0</span>] wdata_miss;</span><br><span class="line"><span class="keyword">wire</span> [Block_width-<span class="number">1</span>:<span class="number">0</span>] rdata0, rdata1, rdata;</span><br><span class="line"><span class="keyword">wire</span> [TAG_width-<span class="number">1</span>:<span class="number">0</span>] tag, tag0, tag1;</span><br><span class="line"><span class="keyword">wire</span> [Index_width-<span class="number">1</span>:<span class="number">0</span>] index;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] offset;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> hit, hit0, hit1;</span><br><span class="line"><span class="keyword">wire</span> valid0, valid1;</span><br><span class="line"><span class="keyword">wire</span> cpu_req_valid;</span><br><span class="line"><span class="keyword">assign</span> cpu_req_valid = (wr_cpu || rd_cpu);</span><br><span class="line"><span class="keyword">assign</span> tag = addr_cpu[<span class="number">31</span>:<span class="number">9</span>];</span><br><span class="line"><span class="keyword">assign</span> index = addr_cpu[<span class="number">8</span>:<span class="number">2</span>];</span><br><span class="line"><span class="keyword">assign</span> offset = addr_cpu[<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> valid0 = rtag0[TAG_width+V+U+D-<span class="number">1</span>];</span><br><span class="line"><span class="keyword">assign</span> valid1 = rtag1[TAG_width+V+U+D-<span class="number">1</span>];</span><br><span class="line"><span class="keyword">assign</span> tag0 = rtag0[TAG_width-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> tag1 = rtag1[TAG_width-<span class="number">1</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> hit0 = ((tag0 == tag) &amp;&amp; valid0);</span><br><span class="line"><span class="keyword">assign</span> hit1 = ((tag1 == tag) &amp;&amp; valid1);</span><br><span class="line"><span class="keyword">assign</span> hit = (hit0 || hit1);</span><br><span class="line"><span class="keyword">assign</span> rdata = hit0 ? rdata0 : (hit1 ? rdata1 : <span class="number">128'b0</span>);</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] mem_ready, next_mem_ready;</span><br><span class="line"><span class="keyword">reg</span> [Block_width-<span class="number">1</span>:<span class="number">0</span>] mem_data;</span><br><span class="line"><span class="keyword">wire</span> dirty;</span><br><span class="line"><span class="keyword">assign</span> dirty = (rtag0[<span class="number">24</span>:<span class="number">23</span>] == <span class="number">2'b01</span>) || (rtag1[<span class="number">24</span>:<span class="number">23</span>] == <span class="number">2'b01</span>);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(offset)</span><br><span class="line">        <span class="number">2'd0</span>: rdata_hit = rdata[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">        <span class="number">2'd1</span>: rdata_hit = rdata[<span class="number">63</span>:<span class="number">32</span>];</span><br><span class="line">        <span class="number">2'd2</span>: rdata_hit = rdata[<span class="number">95</span>:<span class="number">64</span>];</span><br><span class="line">        <span class="number">2'd3</span>: rdata_hit = rdata[<span class="number">127</span>:<span class="number">96</span>];</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">case</span>(offset)</span><br><span class="line">        <span class="number">2'd0</span>: wdata_hit = {rdata[<span class="number">127</span>:<span class="number">32</span>], data_cpu_write};</span><br><span class="line">        <span class="number">2'd1</span>: wdata_hit = {rdata[<span class="number">127</span>:<span class="number">64</span>], data_cpu_write, rdata[<span class="number">31</span>:<span class="number">0</span>]};</span><br><span class="line">        <span class="number">2'd2</span>: wdata_hit = {rdata[<span class="number">127</span>:<span class="number">96</span>], data_cpu_write, rdata[<span class="number">63</span>:<span class="number">0</span>]};</span><br><span class="line">        <span class="number">2'd3</span>: wdata_hit = {data_cpu_write, rdata[<span class="number">95</span>:<span class="number">0</span>]};</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">Data_ram d0 (</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.addr</span>(index),</span><br><span class="line">    <span class="variable">.din</span>(wdata),</span><br><span class="line">    <span class="variable">.en</span>(en0),</span><br><span class="line">    <span class="variable">.dout</span>(rdata0)</span><br><span class="line">);</span><br><span class="line">Data_ram d1 (</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.addr</span>(index),</span><br><span class="line">    <span class="variable">.din</span>(wdata),</span><br><span class="line">    <span class="variable">.en</span>(en1),</span><br><span class="line">    <span class="variable">.dout</span>(rdata1)</span><br><span class="line">);</span><br><span class="line">Tag_ram t0 (</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.addr</span>(index),</span><br><span class="line">    <span class="variable">.din</span>(wtag0),</span><br><span class="line">    <span class="variable">.en</span>(ent0),</span><br><span class="line">    <span class="variable">.dout</span>(rtag0)</span><br><span class="line">);</span><br><span class="line">Tag_ram t1 (</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.addr</span>(index),</span><br><span class="line">    <span class="variable">.din</span>(wtag1),</span><br><span class="line">    <span class="variable">.en</span>(ent1),</span><br><span class="line">    <span class="variable">.dout</span>(rtag1)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst) <span class="keyword">begin</span></span><br><span class="line">        state &lt;= IDLE;</span><br><span class="line">        mem_ready &lt;= <span class="number">3'd0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        state &lt;= next_state;</span><br><span class="line">        mem_ready &lt;= next_mem_ready;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(state)</span><br><span class="line">        IDLE: <span class="keyword">begin</span></span><br><span class="line">            next_mem_ready = <span class="number">3'd0</span>;</span><br><span class="line">            en0 = <span class="number">1'b0</span>;</span><br><span class="line">            en1 = <span class="number">1'b0</span>;</span><br><span class="line">            ent0 = <span class="number">1'b0</span>;</span><br><span class="line">            ent1 = <span class="number">1'b0</span>;</span><br><span class="line">            wtag0 = <span class="number">0</span>;</span><br><span class="line">            wtag1 = <span class="number">0</span>;</span><br><span class="line">            wr_mem = <span class="number">0</span>;</span><br><span class="line">            rd_mem = <span class="number">0</span>;</span><br><span class="line">            data_mem_write = <span class="number">0</span>;</span><br><span class="line">            <span class="comment">//data_cpu_read = 0;</span></span><br><span class="line">            addr_mem = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">if</span>(cpu_req_valid) <span class="keyword">begin</span></span><br><span class="line">                next_state = CompareTag; </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                next_state = IDLE;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        CompareTag: <span class="keyword">begin</span></span><br><span class="line">            mem_ready = <span class="number">3'd0</span>;</span><br><span class="line">            <span class="keyword">if</span>(hit) <span class="keyword">begin</span></span><br><span class="line">                next_state = IDLE;</span><br><span class="line">                ent0 = <span class="number">1'b1</span>;</span><br><span class="line">                ent1 = <span class="number">1'b1</span>;</span><br><span class="line">                <span class="keyword">if</span>(wr_cpu) <span class="keyword">begin</span> <span class="comment">// write hit </span></span><br><span class="line">                    wdata = wdata_hit;</span><br><span class="line">                    <span class="keyword">if</span>(hit0) <span class="keyword">begin</span></span><br><span class="line">                        en0 = <span class="number">1'b1</span>;</span><br><span class="line">                        en1 = <span class="number">1'b0</span>;</span><br><span class="line">                        wtag0 = {<span class="number">3'b111</span>, rtag0[<span class="number">22</span>:<span class="number">0</span>]};    <span class="comment">// recently used, set dirty</span></span><br><span class="line">                        wtag1 = {rtag1[<span class="number">25</span>], <span class="number">1'b0</span>, rtag1[<span class="number">23</span>:<span class="number">0</span>]};    <span class="comment">// not recently used</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                        en0 = <span class="number">1'b0</span>;</span><br><span class="line">                        en1 = <span class="number">1'b1</span>;</span><br><span class="line">                        wtag0 = {rtag0[<span class="number">25</span>], <span class="number">1'b0</span>, rtag0[<span class="number">23</span>:<span class="number">0</span>]};    <span class="comment">// not recently used</span></span><br><span class="line">                        wtag1 = {<span class="number">3'b111</span>, rtag1[<span class="number">22</span>:<span class="number">0</span>]};    <span class="comment">// recently used, set dirty</span></span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span> <span class="comment">// read hit</span></span><br><span class="line">                    data_cpu_read = rdata_hit;</span><br><span class="line">                    en0 = <span class="number">1'd0</span>;</span><br><span class="line">                    en1 = <span class="number">1'd0</span>;</span><br><span class="line">                    wtag0 = {rtag0[<span class="number">25</span>], hit0, rtag0[<span class="number">23</span>:<span class="number">0</span>]};   </span><br><span class="line">                    wtag1 = {rtag1[<span class="number">25</span>], hit1, rtag1[<span class="number">23</span>:<span class="number">0</span>]};    </span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(dirty) <span class="keyword">begin</span></span><br><span class="line">                    next_state = WriteBack;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    next_state = Allocate;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        Allocate: <span class="keyword">begin</span> <span class="comment">// read/write miss</span></span><br><span class="line">            <span class="keyword">if</span>(mem_ready &gt;= <span class="number">3'd4</span>) <span class="keyword">begin</span></span><br><span class="line">                rd_mem = <span class="number">0</span>;</span><br><span class="line">                next_mem_ready = <span class="number">3'd0</span>;</span><br><span class="line">                next_state = CompareTag;</span><br><span class="line">                <span class="keyword">if</span>(rtag0[<span class="number">24</span>] == <span class="number">1'b0</span>) <span class="keyword">begin</span>   <span class="comment">// not recently used</span></span><br><span class="line">                    en0 = <span class="number">1'b1</span>;</span><br><span class="line">                    ent0 = <span class="number">1'b1</span>;</span><br><span class="line">                    en1 = <span class="number">1'b0</span>;</span><br><span class="line">                    ent1 = <span class="number">1'b0</span>;</span><br><span class="line">                    wtag0 = {<span class="number">3'b110</span>, tag};    <span class="comment">// recently used, set clean</span></span><br><span class="line">                    wdata = mem_data;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    en0 = <span class="number">1'b0</span>;</span><br><span class="line">                    ent0 = <span class="number">1'b0</span>;</span><br><span class="line">                    en1 = <span class="number">1'b1</span>;</span><br><span class="line">                    ent1 = <span class="number">1'b1</span>;</span><br><span class="line">                    wtag1 = {<span class="number">3'b110</span>, tag};    <span class="comment">// recently used, set clean</span></span><br><span class="line">                    wdata = mem_data;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span> <span class="comment">// get data from memory</span></span><br><span class="line">                en0 = <span class="number">1'd0</span>;</span><br><span class="line">                en1 = <span class="number">1'd0</span>;</span><br><span class="line">                ent0 = <span class="number">1'd0</span>;</span><br><span class="line">                ent1 = <span class="number">1'd0</span>;</span><br><span class="line">                rd_mem = <span class="number">1</span>;</span><br><span class="line">                next_state = Allocate;</span><br><span class="line">                <span class="keyword">if</span>(ready_mem)</span><br><span class="line">                    next_mem_ready = mem_ready + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next_mem_ready = mem_ready;</span><br><span class="line">                <span class="keyword">case</span>(mem_ready)</span><br><span class="line">                    <span class="number">3'd0</span>: mem_data[<span class="number">31</span>:<span class="number">0</span>] = data_mem_read;</span><br><span class="line">                    <span class="number">3'd1</span>: mem_data[<span class="number">63</span>:<span class="number">32</span>] = data_mem_read;</span><br><span class="line">                    <span class="number">3'd2</span>: mem_data[<span class="number">95</span>:<span class="number">64</span>] = data_mem_read;</span><br><span class="line">                    <span class="number">3'd3</span>: mem_data[<span class="number">127</span>:<span class="number">96</span>] = data_mem_read;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">        WriteBack: <span class="keyword">begin</span> <span class="comment">// carry dirty data to memory</span></span><br><span class="line">            <span class="keyword">if</span>(mem_ready &gt;= <span class="number">3'd4</span>) <span class="keyword">begin</span></span><br><span class="line">                wr_mem = <span class="number">0</span>;</span><br><span class="line">                next_mem_ready = <span class="number">3'd0</span>;</span><br><span class="line">                en0 = <span class="number">1'd0</span>;</span><br><span class="line">                en1 = <span class="number">1'd0</span>;</span><br><span class="line">                ent0 = <span class="number">1'd0</span>;</span><br><span class="line">                ent1 = <span class="number">1'd0</span>;</span><br><span class="line">                next_state = Allocate;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                wr_mem = <span class="number">1</span>;</span><br><span class="line">                next_state = WriteBack;</span><br><span class="line">                <span class="keyword">if</span>(ready_mem)</span><br><span class="line">                    next_mem_ready = mem_ready + <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    next_mem_ready = mem_ready;</span><br><span class="line">                </span><br><span class="line">                <span class="keyword">if</span>(rtag0[<span class="number">24</span>] == <span class="number">1'b0</span>) <span class="keyword">begin</span>   <span class="comment">// not recently used</span></span><br><span class="line">                    en0 = <span class="number">1'b1</span>;</span><br><span class="line">                    ent0 = <span class="number">1'b1</span>;</span><br><span class="line">                    en1 = <span class="number">1'b0</span>;</span><br><span class="line">                    ent1 = <span class="number">1'b0</span>;</span><br><span class="line">                    <span class="keyword">case</span>(mem_ready)</span><br><span class="line">                        <span class="number">3'd0</span>: <span class="keyword">begin</span> addr_mem = {rtag0, index, <span class="number">2'b00</span>}; data_mem_write = rdata0[<span class="number">31</span>:<span class="number">0</span>]; <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3'd1</span>: <span class="keyword">begin</span> addr_mem = {rtag0, index, <span class="number">2'b01</span>}; data_mem_write = rdata0[<span class="number">63</span>:<span class="number">32</span>]; <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3'd2</span>: <span class="keyword">begin</span> addr_mem = {rtag0, index, <span class="number">2'b10</span>}; data_mem_write = rdata0[<span class="number">95</span>:<span class="number">64</span>]; <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3'd3</span>: <span class="keyword">begin</span> addr_mem = {rtag0, index, <span class="number">2'b11</span>}; data_mem_write = rdata0[<span class="number">127</span>:<span class="number">96</span>]; <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    en0 = <span class="number">1'b0</span>;</span><br><span class="line">                    ent0 = <span class="number">1'b0</span>;</span><br><span class="line">                    en1 = <span class="number">1'b1</span>;</span><br><span class="line">                    ent1 = <span class="number">1'b1</span>;</span><br><span class="line">                    <span class="keyword">case</span>(mem_ready)</span><br><span class="line">                        <span class="number">3'd0</span>: <span class="keyword">begin</span> addr_mem = {rtag1, index, <span class="number">2'b00</span>}; data_mem_write = rdata1[<span class="number">31</span>:<span class="number">0</span>]; <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3'd1</span>: <span class="keyword">begin</span> addr_mem = {rtag1, index, <span class="number">2'b01</span>}; data_mem_write = rdata1[<span class="number">63</span>:<span class="number">32</span>]; <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3'd2</span>: <span class="keyword">begin</span> addr_mem = {rtag1, index, <span class="number">2'b10</span>}; data_mem_write = rdata1[<span class="number">95</span>:<span class="number">64</span>]; <span class="keyword">end</span></span><br><span class="line">                        <span class="number">3'd3</span>: <span class="keyword">begin</span> addr_mem = {rtag1, index, <span class="number">2'b11</span>}; data_mem_write = rdata1[<span class="number">127</span>:<span class="number">96</span>]; <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">endcase</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                </span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">default</span>: next_state = IDLE;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>在 <code>cache</code> 模块中实现了 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 <code>ram</code> 模块，存储两组数据与标签; 同时实现了 <code>cache controller</code> 的有限状态机：</p>
<p><img src="/../images/cache/image-3.png" alt="alt text"></p>
<p>当产生了来自 <code>cpu</code> 的读写信号时, 从 <code>IDLE</code> 进入 <code>CompareTag</code> 状态，比较下标为 <code>index</code> 的组中是否有相同的 <code>tag</code>, 如果有则 <code>hit</code>, 那么就返回 <code>IDLE</code> 状态，更改<code>V, U</code> 标记位; 并且如果是写，就更改 <code>Dirty</code> 标记</p>
<p>如果是 <code>miss</code>，就需要将 memory 中的数据拿到 cache 中</p>
<p>如果当前这个 block 已经满了, 就需要替换掉最近没使用的那一块</p>
<p>如果这一块数据被更改过，需要先将原本的更改过的数据存回 memory，即 write back</p>
<p>再将数据从 memory 搬到 cache 中，即 allocate</p>
<p>搬完数据后重新比较标签, 此时变为 <code>hit</code>, 按照 <code>hit</code> 的方式处理即可</p>
<h3 id="仿真关键步骤说明-4"><a href="#仿真关键步骤说明-4" class="headerlink" title="仿真关键步骤说明"></a>仿真关键步骤说明</h3><p><em>1. testbench 代码：</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> cache_tb();</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> clk; <span class="comment">// clock</span></span><br><span class="line"><span class="keyword">reg</span> rst; <span class="comment">// reset</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] data_cpu_write; <span class="comment">// data write in</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] data_mem_read; <span class="comment">// data read in</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] addr_cpu; <span class="comment">// cpu addr</span></span><br><span class="line"><span class="keyword">reg</span> wr_cpu; <span class="comment">// cpu write enable</span></span><br><span class="line"><span class="keyword">reg</span> rd_cpu; <span class="comment">// cpu read enable</span></span><br><span class="line"><span class="keyword">reg</span> ready_mem; <span class="comment">// memory ready</span></span><br><span class="line"><span class="keyword">wire</span> wr_mem; <span class="comment">// memory write enable // write back</span></span><br><span class="line"><span class="keyword">wire</span> rd_mem; <span class="comment">// memory read enable </span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_mem_write; <span class="comment">// data to mem // write back</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_cpu_read; <span class="comment">// data to cpu</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] addr_mem; <span class="comment">// memory addr</span></span><br><span class="line"></span><br><span class="line">cache c(<span class="variable">.clk</span>(clk), <span class="variable">.rst</span>(rst), <span class="variable">.data_cpu_write</span>(data_cpu_write), </span><br><span class="line">    <span class="variable">.data_mem_read</span>(data_mem_read), <span class="variable">.addr_cpu</span>(addr_cpu),</span><br><span class="line">    <span class="variable">.wr_cpu</span>(wr_cpu), <span class="variable">.rd_cpu</span>(rd_cpu), <span class="variable">.ready_mem</span>(ready_mem),</span><br><span class="line">    <span class="variable">.wr_mem</span>(wr_mem), <span class="variable">.rd_mem</span>(rd_mem), <span class="variable">.data_mem_write</span>(data_mem_write),</span><br><span class="line">    <span class="variable">.data_cpu_read</span>(data_cpu_read), <span class="variable">.addr_mem</span>(addr_mem)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    wr_cpu = <span class="number">0</span>;</span><br><span class="line">    rd_cpu = <span class="number">0</span>;</span><br><span class="line">    clk = <span class="number">1</span>;</span><br><span class="line">    rst = <span class="number">1</span>;</span><br><span class="line">    ready_mem = <span class="number">1</span>;</span><br><span class="line">    #<span class="number">60</span>;</span><br><span class="line">    rst = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">40</span>;</span><br><span class="line">    <span class="comment">//write miss</span></span><br><span class="line">    wr_cpu = <span class="number">1'd1</span>;</span><br><span class="line">    addr_cpu = <span class="number">32'h00000207</span>;</span><br><span class="line">    data_cpu_write = <span class="number">32'h19198100</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'habababab</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'hcdcdcdcd</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'h12345678</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'h11451400</span>;</span><br><span class="line">    #<span class="number">200</span>;</span><br><span class="line">    wr_cpu = <span class="number">1'd0</span>;</span><br><span class="line">    <span class="comment">//read hit</span></span><br><span class="line">    rd_cpu = <span class="number">1'd1</span>;</span><br><span class="line">    addr_cpu = <span class="number">32'h00000207</span>;</span><br><span class="line">    #<span class="number">100</span>;</span><br><span class="line">    rd_cpu = <span class="number">1'd0</span>;</span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    </span><br><span class="line">    <span class="comment">//write hit</span></span><br><span class="line">    wr_cpu = <span class="number">1'd1</span>;</span><br><span class="line">    addr_cpu = <span class="number">32'h00000207</span>;</span><br><span class="line">    data_cpu_write = <span class="number">32'hdeadbeef</span>;</span><br><span class="line">    #<span class="number">120</span>;</span><br><span class="line">    wr_cpu = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">//read miss</span></span><br><span class="line">    rd_cpu = <span class="number">1'd1</span>;</span><br><span class="line">    addr_cpu = <span class="number">32'h0000020A</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'haaaaaaaa</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'hbbbbbbbb</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'hcccccccc</span>;</span><br><span class="line">    #<span class="number">20</span>;</span><br><span class="line">    data_mem_read = <span class="number">32'hdddddddd</span>;</span><br><span class="line">    #<span class="number">40</span>;</span><br><span class="line">    rd_cpu = <span class="number">1'd0</span>;</span><br><span class="line">    #<span class="number">100</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">//read hit</span></span><br><span class="line">    rd_cpu = <span class="number">1'd1</span>;</span><br><span class="line">    addr_cpu = <span class="number">32'h00000208</span>;</span><br><span class="line">    #<span class="number">40</span>;</span><br><span class="line">    rd_cpu = <span class="number">1'd0</span>;</span><br><span class="line">    #<span class="number">100</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>对于 read/write, hit/miss 分别进行仿真</p>
<h2 id="实验结果与分析-5"><a href="#实验结果与分析-5" class="headerlink" title="实验结果与分析"></a>实验结果与分析</h2><h3 id="仿真结果-5"><a href="#仿真结果-5" class="headerlink" title="仿真结果"></a>仿真结果</h3><p><img src="/../images/cache/image.png"></p>
<p><img src="/../images/cache/image-1.png"></p>
<p><img src="/../images/cache/image-4.png" alt="alt text"></p>
<p><img src="/../images/cache/image-5.png" alt="alt text"></p>
<ol>
<li><p>初始 cache 为空</p>
<p> 之后向 <code>207</code> 写入值 <code>19198100</code>, 由于原本 <code>207</code> 为空，所以需要与 memory 交互 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个周期, 获得 memory 中对应的 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 word </p>
<p> 再将 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 word 写入 cache 中，完成 write back 阶段</p>
</li>
<li><p>之后再次对比标签，发现 <code>hit</code>, 所以将对应数据块中数据更改，并标记 <code>dirty = 1</code></p>
<p> 最后数据块中的 <code>11451400</code> 被改为 <code>19198100</code></p>
</li>
<li><p>之后读取 <code>207</code> 地址的第 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 word, 读取到了数据 <code>19198100</code>, 说明读 <code>hit</code></p>
</li>
<li><p>之后将 <code>207</code> 数据改成 <code>deadbeef</code>, 出现了写 <code>hit</code></p>
</li>
<li><p>之后换到地址 <code>20A</code> 并读取，出现读 <code>miss</code>, 所以与内存交互 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 周期, 将数据写入 cache   </p>
</li>
<li><p>之后重新进入 <code>CompareTag</code> 阶段，看到读 <code>hit</code>, 读出了数据 <code>cccccccc</code></p>
</li>
<li><p>再读 <code>208</code> 地址, 也出现读 <code>hit</code>, 读出数据 <code>aaaaaaaa</code></p>
</li>
<li><p>再写入 <code>10000207</code> 地址, <code>tag</code> 改变, 重新 <code>allocate</code>, 读取 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 word 数据</p>
</li>
<li><p>之后写 <code>hit</code>, 并且把第 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path></g></g></g></svg></mjx-container> 组的最近使用位 <code>U = 0</code>, 把第 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.507ex" role="img" focusable="false" viewBox="0 -666 500 666"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g></g></g></svg></mjx-container> 组的最近使用位 <code>U = 1, D = 1</code>, 并写入数据 <code>20241225</code></p>
</li>
<li><p>再写入 <code>20000207</code> 地址, 出现 <code>miss</code>, 由于 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.439ex;" xmlns="http://www.w3.org/2000/svg" width="3.268ex" height="1.946ex" role="img" focusable="false" viewBox="0 -666 1444.7 860"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path></g><g data-mml-node="mo" transform="translate(500,0)"><path data-c="2C" d="M78 35T78 60T94 103T137 121Q165 121 187 96T210 8Q210 -27 201 -60T180 -117T154 -158T130 -185T117 -194Q113 -194 104 -185T95 -172Q95 -168 106 -156T131 -126T157 -76T173 -3V9L172 8Q170 7 167 6T161 3T152 1T140 0Q113 0 96 17Z"></path></g><g data-mml-node="mn" transform="translate(944.7,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z"></path></g></g></g></svg></mjx-container> 组已满，所以选择最近未使用的 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: -0.05ex;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.557ex" role="img" focusable="false" viewBox="0 -666 500 688"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z"></path></g></g></g></svg></mjx-container> 组进行 <code>write back</code>, 向 memory 写入 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 word 数据</p>
</li>
<li><p>之后进行 <code>allocate</code>, 读取 <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="1.131ex" height="1.532ex" role="img" focusable="false" viewBox="0 -677 500 677"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="34" d="M462 0Q444 3 333 3Q217 3 199 0H190V46H221Q241 46 248 46T265 48T279 53T286 61Q287 63 287 115V165H28V211L179 442Q332 674 334 675Q336 677 355 677H373L379 671V211H471V165H379V114Q379 73 379 66T385 54Q393 47 442 46H471V0H462ZM293 211V545L74 212L183 211H293Z"></path></g></g></g></svg></mjx-container> 个 word 数据</p>
</li>
<li><p>最后出现写 <code>hit</code>, 写入 <code>07210721</code> 数据</p>
</li>
</ol>

  </div>
</article>



        
          <div id="footer-post-container">
  <div id="footer-post">

    <div id="nav-footer" style="display: none">
      <ul>
        
          <li><a href="/">Home</a></li>
        
          <li><a href="/archives/">Writing</a></li>
        
          <li><a target="_blank" rel="noopener" href="https://github.com/AKonjac0/AKonjac0.github.io">Projects</a></li>
        
      </ul>
    </div>

    
    
      <div id="toc-footer" style="display: none">
        <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#SCPU"><span class="toc-number">1.</span> <span class="toc-text">SCPU</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-1"><span class="toc-number">2.</span> <span class="toc-text">Lab 4-1</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4"><span class="toc-number">2.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E"><span class="toc-number">2.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81"><span class="toc-number">2.1.2.</span> <span class="toc-text">源代码</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-2"><span class="toc-number">3.</span> <span class="toc-text">Lab 4-2</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-1"><span class="toc-number">3.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-1"><span class="toc-number">3.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-1"><span class="toc-number">3.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E"><span class="toc-number">3.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90"><span class="toc-number">3.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C"><span class="toc-number">3.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-3"><span class="toc-number">4.</span> <span class="toc-text">Lab 4-3</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-2"><span class="toc-number">4.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-2"><span class="toc-number">4.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-2"><span class="toc-number">4.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-1"><span class="toc-number">4.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-1"><span class="toc-number">4.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-1"><span class="toc-number">4.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-4-4"><span class="toc-number">5.</span> <span class="toc-text">Lab 4-4</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-3"><span class="toc-number">5.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%8F%8A%E8%AF%B4%E6%98%8E"><span class="toc-number">5.1.1.</span> <span class="toc-text">代码设计及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-3"><span class="toc-number">5.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-2"><span class="toc-number">5.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-2"><span class="toc-number">5.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-2"><span class="toc-number">5.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%80%9D%E8%80%83%E9%A2%98"><span class="toc-number">5.3.</span> <span class="toc-text">思考题</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#PCPU"><span class="toc-number">6.</span> <span class="toc-text">PCPU</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-5-1"><span class="toc-number">7.</span> <span class="toc-text">Lab 5-1</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-4"><span class="toc-number">7.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-3"><span class="toc-number">7.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-4"><span class="toc-number">7.1.2.</span> <span class="toc-text">源代码</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-3"><span class="toc-number">7.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-3"><span class="toc-number">7.2.1.</span> <span class="toc-text">仿真结果</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%8B%E6%9D%BF%E7%BB%93%E6%9E%9C"><span class="toc-number">7.2.2.</span> <span class="toc-text">下板结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Lab-5-2"><span class="toc-number">8.</span> <span class="toc-text">Lab 5-2</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-5"><span class="toc-number">8.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%8F%8A%E8%AF%B4%E6%98%8E-1"><span class="toc-number">8.1.1.</span> <span class="toc-text">代码设计及说明</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Stall"><span class="toc-number">8.1.1.1.</span> <span class="toc-text">Stall</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Structural-Hazard"><span class="toc-number">8.1.1.2.</span> <span class="toc-text">Structural Hazard</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Data-Hazard"><span class="toc-number">8.1.1.3.</span> <span class="toc-text">Data Hazard</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Forwarding"><span class="toc-number">8.1.1.4.</span> <span class="toc-text">Forwarding</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Control-Hazard"><span class="toc-number">8.1.1.5.</span> <span class="toc-text">Control Hazard</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-5"><span class="toc-number">8.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-3"><span class="toc-number">8.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-4"><span class="toc-number">8.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-4"><span class="toc-number">8.2.1.</span> <span class="toc-text">仿真结果</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%8B%E6%9D%BF%E7%BB%93%E6%9E%9C-1"><span class="toc-number">8.2.2.</span> <span class="toc-text">下板结果</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E6%80%9D%E8%80%83%E9%A2%98-1"><span class="toc-number">9.</span> <span class="toc-text">思考题</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Cache"><span class="toc-number">10.</span> <span class="toc-text">Cache</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%96%B9%E6%B3%95%E4%B8%8E%E5%AE%9E%E9%AA%8C%E6%AD%A5%E9%AA%A4-6"><span class="toc-number">10.1.</span> <span class="toc-text">操作方法与实验步骤</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84%E5%9B%BE%E5%8F%8A%E8%AF%B4%E6%98%8E-4"><span class="toc-number">10.1.1.</span> <span class="toc-text">代码设计层次结构图及说明</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BB%84%E7%9B%B8%E8%81%94%E6%98%A0%E5%B0%84%E6%96%B9%E5%BC%8F"><span class="toc-number">10.1.1.1.</span> <span class="toc-text">组相联映射方式</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#LRU-%E6%9B%BF%E6%8D%A2%E7%AE%97%E6%B3%95"><span class="toc-number">10.1.1.2.</span> <span class="toc-text">LRU 替换算法</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Write-Back"><span class="toc-number">10.1.1.3.</span> <span class="toc-text">Write Back</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Allocate"><span class="toc-number">10.1.1.4.</span> <span class="toc-text">Allocate</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%BA%90%E4%BB%A3%E7%A0%81-6"><span class="toc-number">10.1.2.</span> <span class="toc-text">源代码</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%85%B3%E9%94%AE%E6%AD%A5%E9%AA%A4%E8%AF%B4%E6%98%8E-4"><span class="toc-number">10.1.3.</span> <span class="toc-text">仿真关键步骤说明</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%AE%9E%E9%AA%8C%E7%BB%93%E6%9E%9C%E4%B8%8E%E5%88%86%E6%9E%90-5"><span class="toc-number">10.2.</span> <span class="toc-text">实验结果与分析</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E7%BB%93%E6%9E%9C-5"><span class="toc-number">10.2.1.</span> <span class="toc-text">仿真结果</span></a></li></ol></li></ol></li></ol>
      </div>
    

    <div id="share-footer" style="display: none">
      <ul>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.facebook.com/sharer.php?u=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/"><i class="fab fa-facebook fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://twitter.com/share?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&text=computer organization and design"><i class="fab fa-twitter fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.linkedin.com/shareArticle?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-linkedin fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://pinterest.com/pin/create/bookmarklet/?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&is_video=false&description=computer organization and design"><i class="fab fa-pinterest fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" href="mailto:?subject=computer organization and design&body=Check out this article: http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/"><i class="fa-solid fa-envelope fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://getpocket.com/save?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-get-pocket fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://reddit.com/submit?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-reddit fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.stumbleupon.com/submit?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-stumbleupon fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://digg.com/submit?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&title=computer organization and design"><i class="fab fa-digg fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="http://www.tumblr.com/share/link?url=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&name=computer organization and design&description="><i class="fab fa-tumblr fa-lg" aria-hidden="true"></i></a></li>
  <li><a class="icon" target="_blank" rel="noopener" href="https://news.ycombinator.com/submitlink?u=http://akonjac0.github.io/2024/12/29/computer%20organization%20and%20design/&t=computer organization and design"><i class="fab fa-hacker-news fa-lg" aria-hidden="true"></i></a></li>
</ul>

    </div>

    <div id="actions-footer">
        <a id="menu" class="icon" href="#" onclick="$('#nav-footer').toggle();return false;"><i class="fa-solid fa-bars fa-lg" aria-hidden="true"></i> Menu</a>
        
          <a id="toc" class="icon" href="#" onclick="$('#toc-footer').toggle();return false;"><i class="fa-solid fa-list fa-lg" aria-hidden="true"></i> TOC</a>
        
        <a id="share" class="icon" href="#" onclick="$('#share-footer').toggle();return false;"><i class="fa-solid fa-share-alt fa-lg" aria-hidden="true"></i> Share</a>
        <a id="top" style="display:none" class="icon" href="#" onclick="$('html, body').animate({ scrollTop: 0 }, 'fast');"><i class="fa-solid fa-chevron-up fa-lg" aria-hidden="true"></i> Top</a>
    </div>

  </div>
</div>

        
        <footer id="footer">
  <div class="footer-left">
    Copyright &copy;
    
    
    2024-2077
    AKonjac_
  </div>
  <div class="footer-right">
    <nav>
      <ul>
        <!--
       --><li><a href="/">Home</a></li><!--
     --><!--
       --><li><a href="/archives/">Writing</a></li><!--
     --><!--
       --><li><a target="_blank" rel="noopener" href="https://github.com/AKonjac0/AKonjac0.github.io">Projects</a></li><!--
     -->
      </ul>
    </nav>
  </div>
</footer>

    </div>
    <!-- styles -->



  <link rel="preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" crossorigin="anonymous" onload="this.onload=null;this.rel='stylesheet'"/>


    <!-- jquery -->

  <script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js" crossorigin="anonymous"></script>




<!-- clipboard -->

  
    <script src="https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.7/clipboard.min.js" crossorigin="anonymous"></script>
  
  <script type="text/javascript">
  $(function() {
    // copy-btn HTML
    var btn = "<span class=\"btn-copy tooltipped tooltipped-sw\" aria-label=\"Copy to clipboard!\">";
    btn += '<i class="fa-regular fa-clone"></i>';
    btn += '</span>';
    // mount it!
    $(".highlight table").before(btn);
    var clip = new ClipboardJS('.btn-copy', {
      text: function(trigger) {
        return Array.from(trigger.nextElementSibling.querySelectorAll('.code')).reduce((str,it)=>str+it.innerText+'\n','')
      }
    });
    clip.on('success', function(e) {
      e.trigger.setAttribute('aria-label', "Copied!");
      e.clearSelection();
    })
  })
  </script>


<script src="/js/main.js"></script>

<!-- search -->

<!-- Baidu Analytics -->

<!-- Cloudflare Analytics -->

<!-- Disqus Comments -->

<!-- utterances Comments -->

</body>
</html>
