{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627580742074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627580742076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 14:45:41 2021 " "Processing started: Thu Jul 29 14:45:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627580742076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627580742076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_dados -c Mem_dados " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_dados -c Mem_dados" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627580742076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627580742392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627580742392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mem_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file Mem_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_dados " "Found entity 1: Mem_dados" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627580754801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627580754801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_dados " "Elaborating entity \"Mem_dados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627580754898 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627580755207 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627580755207 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627580755207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627580755366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:ram_rtl_0 " "Instantiated megafunction \"altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627580755366 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627580755366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c81 " "Found entity 1: altsyncram_0c81" {  } { { "db/altsyncram_0c81.tdf" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/db/altsyncram_0c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627580755439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627580755439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627580756026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627580756026 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "61 " "Design contains 61 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[0\] " "No output dependent on input pin \"read_addr\[0\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[1\] " "No output dependent on input pin \"read_addr\[1\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[2\] " "No output dependent on input pin \"read_addr\[2\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[3\] " "No output dependent on input pin \"read_addr\[3\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[4\] " "No output dependent on input pin \"read_addr\[4\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[5\] " "No output dependent on input pin \"read_addr\[5\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[6\] " "No output dependent on input pin \"read_addr\[6\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[7\] " "No output dependent on input pin \"read_addr\[7\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[8\] " "No output dependent on input pin \"read_addr\[8\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[9\] " "No output dependent on input pin \"read_addr\[9\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[10\] " "No output dependent on input pin \"read_addr\[10\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[11\] " "No output dependent on input pin \"read_addr\[11\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[12\] " "No output dependent on input pin \"read_addr\[12\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[13\] " "No output dependent on input pin \"read_addr\[13\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[14\] " "No output dependent on input pin \"read_addr\[14\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[15\] " "No output dependent on input pin \"read_addr\[15\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[16\] " "No output dependent on input pin \"read_addr\[16\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[17\] " "No output dependent on input pin \"read_addr\[17\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[18\] " "No output dependent on input pin \"read_addr\[18\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[19\] " "No output dependent on input pin \"read_addr\[19\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[20\] " "No output dependent on input pin \"read_addr\[20\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[21\] " "No output dependent on input pin \"read_addr\[21\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[22\] " "No output dependent on input pin \"read_addr\[22\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[23\] " "No output dependent on input pin \"read_addr\[23\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[24\] " "No output dependent on input pin \"read_addr\[24\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[25\] " "No output dependent on input pin \"read_addr\[25\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[26\] " "No output dependent on input pin \"read_addr\[26\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[27\] " "No output dependent on input pin \"read_addr\[27\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[28\] " "No output dependent on input pin \"read_addr\[28\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[29\] " "No output dependent on input pin \"read_addr\[29\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[30\] " "No output dependent on input pin \"read_addr\[30\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_addr\[31\] " "No output dependent on input pin \"read_addr\[31\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[5\] " "No output dependent on input pin \"write_addr\[5\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[6\] " "No output dependent on input pin \"write_addr\[6\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[7\] " "No output dependent on input pin \"write_addr\[7\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[8\] " "No output dependent on input pin \"write_addr\[8\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[9\] " "No output dependent on input pin \"write_addr\[9\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[10\] " "No output dependent on input pin \"write_addr\[10\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[11\] " "No output dependent on input pin \"write_addr\[11\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[12\] " "No output dependent on input pin \"write_addr\[12\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[13\] " "No output dependent on input pin \"write_addr\[13\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[14\] " "No output dependent on input pin \"write_addr\[14\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[15\] " "No output dependent on input pin \"write_addr\[15\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[16\] " "No output dependent on input pin \"write_addr\[16\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[17\] " "No output dependent on input pin \"write_addr\[17\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[18\] " "No output dependent on input pin \"write_addr\[18\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[19\] " "No output dependent on input pin \"write_addr\[19\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[20\] " "No output dependent on input pin \"write_addr\[20\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[21\] " "No output dependent on input pin \"write_addr\[21\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[22\] " "No output dependent on input pin \"write_addr\[22\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[23\] " "No output dependent on input pin \"write_addr\[23\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[24\] " "No output dependent on input pin \"write_addr\[24\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[25\] " "No output dependent on input pin \"write_addr\[25\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[26\] " "No output dependent on input pin \"write_addr\[26\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[27\] " "No output dependent on input pin \"write_addr\[27\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[28\] " "No output dependent on input pin \"write_addr\[28\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[29\] " "No output dependent on input pin \"write_addr\[29\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[30\] " "No output dependent on input pin \"write_addr\[30\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_addr\[31\] " "No output dependent on input pin \"write_addr\[31\]\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|write_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "we " "No output dependent on input pin \"we\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|we"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_clock " "No output dependent on input pin \"read_clock\"" {  } { { "Mem_dados.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/Testes2/Mem_dados.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627580756112 "|Mem_dados|read_clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627580756112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627580756116 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627580756116 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627580756116 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627580756116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627580756134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 14:45:56 2021 " "Processing ended: Thu Jul 29 14:45:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627580756134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627580756134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627580756134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627580756134 ""}
