* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Aug 7 2023 08:40:53

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : o_fram_sclk_obuf_1LegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g0_1
T_19_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_adc_nsc_obufLegalizeSB_DFFNet
T_16_20_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g0_0
T_16_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : U_8.ODInstLegalizeSB_DFFNet
T_3_20_wire_logic_cluster/lc_0/out
T_4_21_lc_trk_g1_0
T_4_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_ncs_obuf_3LegalizeSB_DFFNet
T_8_1_wire_logic_cluster/lc_1/out
T_9_0_lc_trk_g0_1
T_9_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_ncs_obuf_2LegalizeSB_DFFNet
T_8_1_wire_logic_cluster/lc_0/out
T_8_0_lc_trk_g1_0
T_8_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_ncs_obuf_1LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_3/out
T_7_0_lc_trk_g1_3
T_7_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_fram_ncs_obuf_0LegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_2/out
T_7_0_lc_trk_g1_2
T_7_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_adc_sclk_obufLegalizeSB_DFFNet
T_16_20_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_sdi_obuf_3LegalizeSB_DFFNet
T_21_1_wire_logic_cluster/lc_0/out
T_22_0_lc_trk_g0_0
T_22_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_meas_1mhz_obufLegalizeSB_DFFNet
T_16_20_wire_logic_cluster/lc_2/out
T_16_21_lc_trk_g1_2
T_16_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_sdi_obuf_2LegalizeSB_DFFNet
T_18_1_wire_logic_cluster/lc_2/out
T_19_0_lc_trk_g1_2
T_19_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_sdi_obuf_1LegalizeSB_DFFNet
T_18_1_wire_logic_cluster/lc_1/out
T_18_0_lc_trk_g1_1
T_18_0_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_fram_sdi_obuf_0LegalizeSB_DFFNet
T_18_1_wire_logic_cluster/lc_0/out
T_18_0_lc_trk_g1_0
T_18_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_sclk_obuf_3LegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : o_fram_sclk_obuf_2LegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_sclk_meas_obufLegalizeSB_DFFNet
T_12_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g0_0
T_13_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : o_fram_sclk_obuf_0LegalizeSB_DFFNet
T_18_20_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_io_cluster/io_1/OUT_ENB

End 

Net : U_4.ODInstLegalizeSB_DFFNet
T_5_20_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g1_0
T_6_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : io_fpga_miso_obuftAndNet
T_7_1_wire_logic_cluster/lc_0/out
T_6_0_lc_trk_g1_0
T_6_0_wire_io_cluster/io_0/OUT_ENB

End 

Net : U_7.ODInstLegalizeSB_DFFNet
T_5_20_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g0_1
T_5_21_wire_io_cluster/io_0/OUT_ENB

End 

Net : I_DUT.U_1.O_17
T_0_15_wire_mult/lc_1/out
T_0_13_sp4_v_t_47
T_1_13_sp4_h_l_10
T_2_13_lc_trk_g2_2
T_2_13_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.preTriggerValue_5
T_1_14_wire_logic_cluster/lc_5/out
T_0_15_lc_trk_g1_5
T_0_15_wire_mult/lc_5/in_3

T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_1.un13_count_pretrig_g
T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_1_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_2_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_2_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_2_wire_logic_cluster/lc_7/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_3_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_3_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_3_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_3_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_3_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_3_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_16_4_wire_logic_cluster/lc_1/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_13_2_wire_logic_cluster/lc_2/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/cen

T_19_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/cen

End 

Net : I_DUT.U_1.un3_go_0_I_57_c_RNO
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_sp4_h_l_9
T_4_13_lc_trk_g3_4
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

End 

Net : I_DUT.U_1.memoryTrigTest_18
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g0_1
T_2_13_input_2_1
T_2_13_wire_logic_cluster/lc_1/in_2

End 

Net : I_DUT.U_1.un13_count_pretrig
T_3_12_wire_logic_cluster/lc_7/out
T_3_10_sp4_v_t_43
T_4_10_sp4_h_l_6
T_8_10_sp4_h_l_9
T_12_10_sp4_h_l_0
T_16_10_sp4_h_l_3
T_19_6_sp4_v_t_38
T_19_2_sp4_v_t_46
T_19_0_span4_vert_15
T_19_0_lc_trk_g0_7
T_19_0_wire_gbuf/in

End 

Net : I_DUT.U_1.un3_go_0_N_2_THRU_CO
T_4_13_wire_logic_cluster/lc_2/out
T_3_12_lc_trk_g2_2
T_3_12_wire_logic_cluster/lc_7/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_12_sp4_v_t_36
T_5_16_sp4_h_l_7
T_9_16_sp4_h_l_3
T_12_16_sp4_v_t_38
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_3/in_3

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_1.un3_go_0_N_2
T_4_13_wire_logic_cluster/lc_1/cout
T_4_13_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_18_cascade_
T_2_13_wire_logic_cluster/lc_1/ltout
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : I_DUT.U_1.O_9
T_0_14_wire_mult/mult/O_9
T_1_11_sp4_v_t_43
T_1_12_lc_trk_g3_3
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_10
T_1_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g0_5
T_1_12_input_2_5
T_1_12_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.U_1.memoryTrigTest_10_cascade_
T_1_12_wire_logic_cluster/lc_5/ltout
T_1_12_wire_logic_cluster/lc_6/in_2

End 

Net : I_DUT.U_1.un3_go_0_I_33_c_RNO
T_1_12_wire_logic_cluster/lc_6/out
T_0_12_sp12_h_l_0
T_4_12_lc_trk_g0_3
T_4_12_input_2_5
T_4_12_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.preTriggerValue_7
T_1_14_wire_logic_cluster/lc_7/out
T_0_15_lc_trk_g1_7
T_0_15_wire_mult/mult/A_7

End 

Net : I_DUT.U_1.O_14
T_0_14_wire_mult/lc_6/out
T_1_11_sp4_v_t_37
T_1_12_lc_trk_g2_5
T_1_12_wire_logic_cluster/lc_7/in_0

End 

Net : I_DUT.U_1.memoryTrigTest_15
T_1_12_wire_logic_cluster/lc_7/out
T_1_12_sp4_h_l_3
T_3_12_lc_trk_g3_6
T_3_12_wire_logic_cluster/lc_0/in_1

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g1_7
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_1.un3_go_0_I_45_c_RNO
T_3_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.preTriggerValue_6
T_1_14_wire_logic_cluster/lc_6/out
T_0_15_lc_trk_g1_6
T_0_15_wire_mult/lc_6/in_3

T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_7/in_3

End 

Net : cal_o_1
T_1_14_wire_logic_cluster/lc_4/out
T_0_15_lc_trk_g1_4
T_0_15_wire_mult/lc_4/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g0_4
T_1_14_wire_logic_cluster/lc_5/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_17_sp4_v_t_36
T_1_21_span4_horz_r_0
T_4_21_lc_trk_g0_4
T_4_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : I_DUT.preTriggerValue_3
T_1_14_wire_logic_cluster/lc_3/out
T_0_15_lc_trk_g1_3
T_0_15_wire_mult/lc_3/in_3

T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_1.O_8
T_0_14_wire_mult/lc_0/out
T_0_14_sp4_h_l_5
T_3_10_sp4_v_t_40
T_3_13_lc_trk_g1_0
T_3_13_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_9
T_3_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g2_0
T_3_13_input_2_0
T_3_13_wire_logic_cluster/lc_0/in_2

End 

Net : I_DUT.U_1.memoryTrigTest_9_cascade_
T_3_13_wire_logic_cluster/lc_0/ltout
T_3_13_wire_logic_cluster/lc_1/in_2

End 

Net : I_DUT.U_1.un3_go_0_I_27_c_RNO
T_3_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g3_1
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

End 

Net : I_DUT.preTriggerValue_2
T_1_14_wire_logic_cluster/lc_2/out
T_0_15_lc_trk_g1_2
T_0_15_wire_mult/mult/A_2

T_1_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g0_2
T_1_14_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.preTriggerValue_1
T_1_14_wire_logic_cluster/lc_1/out
T_0_15_lc_trk_g1_1
T_0_15_wire_mult/mult/A_1

T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_1.O_15
T_0_14_wire_mult/mult/O_15
T_0_13_sp4_v_t_46
T_1_13_sp4_h_l_4
T_3_13_lc_trk_g2_1
T_3_13_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_16
T_3_13_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g0_4
T_3_13_input_2_4
T_3_13_wire_logic_cluster/lc_4/in_2

End 

Net : I_DUT.U_1.memoryTrigTest_16_cascade_
T_3_13_wire_logic_cluster/lc_4/ltout
T_3_13_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.U_1.un3_go_0_I_51_c_RNO
T_3_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

End 

Net : I_DUT.preTriggerValue_0
T_1_14_wire_logic_cluster/lc_0/out
T_0_15_lc_trk_g1_0
T_0_15_wire_mult/lc_0/in_3

T_1_14_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.U_1.un3_go_0_I_39_c_RNO
T_3_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_6/in_1

End 

Net : I_DUT.U_1.memoryTrigTest_13
T_2_13_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g1_6
T_3_13_wire_logic_cluster/lc_2/in_3

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_6/in_0

End 

Net : I_DUT.U_1.O_12
T_0_14_wire_mult/lc_4/out
T_0_13_sp4_v_t_40
T_1_13_sp4_h_l_5
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_1.O_13
T_0_14_wire_mult/lc_5/out
T_0_13_sp4_v_t_42
T_1_13_sp4_h_l_7
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_14
T_2_13_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g2_5
T_3_12_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g3_5
T_2_13_wire_logic_cluster/lc_5/in_1

End 

Net : I_DUT.U_1.O_11
T_0_14_wire_mult/mult/O_11
T_0_13_sp4_v_t_38
T_1_13_sp4_h_l_3
T_3_13_lc_trk_g2_6
T_3_13_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_12
T_3_13_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g2_7
T_3_13_wire_logic_cluster/lc_2/in_1

T_3_13_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g2_7
T_3_13_wire_logic_cluster/lc_7/in_0

End 

Net : I_DUT.U_1.O_16
T_0_15_wire_mult/lc_0/out
T_0_13_sp4_v_t_45
T_1_13_sp4_h_l_8
T_2_13_lc_trk_g2_0
T_2_13_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_17
T_2_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g1_3
T_3_13_wire_logic_cluster/lc_5/in_3

T_2_13_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.U_1.O_10
T_0_14_wire_mult/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_11
T_1_13_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g1_0
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g3_0
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_1.N_24_g
T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_16_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_15_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

T_13_21_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_14_wire_logic_cluster/lc_1/cen

End 

Net : I_DUT.U_1.N_24
T_12_20_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g0_3
T_13_21_wire_gbuf/in

End 

Net : I_DUT.U_1.O_5
T_0_13_wire_mult/lc_5/out
T_1_12_lc_trk_g3_5
T_1_12_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_6_cascade_
T_1_12_wire_logic_cluster/lc_3/ltout
T_1_12_wire_logic_cluster/lc_4/in_2

End 

Net : I_DUT.U_1.memoryTrigTest_6
T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.U_1.un3_go_0_I_21_c_RNO
T_1_12_wire_logic_cluster/lc_4/out
T_2_12_sp4_h_l_8
T_4_12_lc_trk_g2_5
T_4_12_input_2_3
T_4_12_wire_logic_cluster/lc_3/in_2

End 

Net : I_DUT.U_1.memoryTrigTest_1_cascade_
T_1_13_wire_logic_cluster/lc_4/ltout
T_1_13_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.U_1.O_0
T_0_13_wire_mult/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_1
T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g1_4
T_1_13_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.U_1.un3_go_0_I_1_c_RNO
T_1_13_wire_logic_cluster/lc_5/out
T_1_12_sp4_v_t_42
T_2_12_sp4_h_l_7
T_4_12_lc_trk_g2_2
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

End 

Net : I_DUT.U_1.O_1
T_0_13_wire_mult/mult/O_1
T_0_13_sp4_h_l_7
T_3_9_sp4_v_t_42
T_3_12_lc_trk_g0_2
T_3_12_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_2_cascade_
T_3_12_wire_logic_cluster/lc_5/ltout
T_3_12_wire_logic_cluster/lc_6/in_2

End 

Net : I_DUT.U_1.memoryTrigTest_2
T_3_12_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g0_5
T_3_12_wire_logic_cluster/lc_5/in_0

End 

Net : I_DUT.U_1.un3_go_0_I_9_c_RNO
T_3_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_input_2_1
T_4_12_wire_logic_cluster/lc_1/in_2

End 

Net : I_DUT.U_1.O_7
T_0_13_wire_mult/mult/O_7
T_0_13_sp4_h_l_3
T_2_13_lc_trk_g3_6
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_8
T_2_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g0_0
T_3_13_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_0/in_0

End 

Net : I_DUT.U_1.memoryTrigTest_7
T_1_13_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_4/in_1

T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g2_1
T_1_13_wire_logic_cluster/lc_1/in_0

End 

Net : I_DUT.U_1.O_6
T_0_13_wire_mult/lc_6/out
T_1_13_lc_trk_g0_6
T_1_13_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.U_1.un3_go_0_I_15_c_RNO
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_sp4_h_l_5
T_4_12_lc_trk_g3_0
T_4_12_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.U_1.O_4
T_0_13_wire_mult/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_5
T_1_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_0/in_1

T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g0_0
T_1_12_wire_logic_cluster/lc_0/in_0

End 

Net : I_DUT.U_1.O_3
T_0_13_wire_mult/lc_3/out
T_1_13_lc_trk_g0_3
T_1_13_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_1.memoryTrigTest_4
T_1_13_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_0/in_3

T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_6/in_0

End 

Net : I_DUT.U_1.memoryTrigTest_3
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_sp4_h_l_7
T_3_12_lc_trk_g3_2
T_3_12_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_1/out
T_1_12_sp4_h_l_7
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_1.O_2
T_0_13_wire_mult/lc_2/out
T_1_12_lc_trk_g2_2
T_1_12_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.U_1.un2_done_0_i
T_4_13_wire_logic_cluster/lc_6/out
T_3_13_sp4_h_l_4
T_6_9_sp4_v_t_47
T_5_13_lc_trk_g2_2
T_5_13_wire_logic_cluster/lc_0/cen

End 

Net : I_DUT.m_i_0
T_2_12_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_3_12_lc_trk_g1_3
T_3_12_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_input_2_6
T_1_13_wire_logic_cluster/lc_6/in_2

T_2_12_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g2_3
T_3_13_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g1_3
T_1_13_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g2_3
T_1_12_input_2_7
T_1_12_wire_logic_cluster/lc_7/in_2

T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_1/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g2_3
T_3_13_input_2_7
T_3_13_wire_logic_cluster/lc_7/in_2

T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_6/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g2_3
T_3_13_wire_logic_cluster/lc_4/in_1

T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_3/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_38
T_3_15_sp4_h_l_3
T_7_15_sp4_h_l_11
T_10_15_sp4_v_t_46
T_9_18_lc_trk_g3_6
T_9_18_wire_logic_cluster/lc_4/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_12_sp4_h_l_11
T_6_12_sp4_h_l_2
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_12_sp4_h_l_11
T_6_12_sp4_h_l_2
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_0/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_38
T_3_11_sp4_h_l_3
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_0/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_12_sp4_h_l_11
T_6_12_sp4_h_l_2
T_10_12_sp4_h_l_5
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_12_sp4_h_l_11
T_6_12_sp4_h_l_2
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_7/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_38
T_3_11_sp4_h_l_3
T_7_11_sp4_h_l_6
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_3/out
T_0_12_sp12_h_l_9
T_7_0_span12_vert_22
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_4/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_38
T_3_11_sp4_h_l_3
T_7_11_sp4_h_l_6
T_10_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_4/in_3

T_2_12_wire_logic_cluster/lc_3/out
T_2_11_sp4_v_t_38
T_3_11_sp4_h_l_3
T_7_11_sp4_h_l_6
T_10_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_1.count_preTrigZ0Z_0
T_2_14_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_1
T_2_14_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_5/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g3_1
T_2_14_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_4
T_2_14_wire_logic_cluster/lc_4/out
T_2_10_sp4_v_t_45
T_2_12_lc_trk_g2_0
T_2_12_wire_logic_cluster/lc_0/in_0

T_2_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_5
T_2_14_wire_logic_cluster/lc_5/out
T_2_10_sp4_v_t_47
T_2_12_lc_trk_g2_2
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_5/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_11
T_2_15_wire_logic_cluster/lc_3/out
T_2_12_sp4_v_t_46
T_0_12_sp4_h_l_16
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_7
T_2_14_wire_logic_cluster/lc_7/out
T_3_12_sp4_v_t_42
T_0_12_sp4_h_l_7
T_1_12_lc_trk_g2_7
T_1_12_wire_logic_cluster/lc_4/in_3

T_2_14_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_6
T_2_14_wire_logic_cluster/lc_6/out
T_2_11_sp4_v_t_36
T_1_12_lc_trk_g2_4
T_1_12_wire_logic_cluster/lc_4/in_0

T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g1_6
T_2_14_wire_logic_cluster/lc_6/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_2
T_2_14_wire_logic_cluster/lc_2/out
T_3_11_sp4_v_t_45
T_3_12_lc_trk_g3_5
T_3_12_wire_logic_cluster/lc_6/in_0

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_10
T_2_15_wire_logic_cluster/lc_2/out
T_2_11_sp4_v_t_41
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_6/in_0

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_3
T_2_14_wire_logic_cluster/lc_3/out
T_3_11_sp4_v_t_47
T_3_12_lc_trk_g2_7
T_3_12_wire_logic_cluster/lc_6/in_1

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_9
T_2_15_wire_logic_cluster/lc_1/out
T_2_13_sp4_v_t_47
T_3_13_sp4_h_l_10
T_3_13_lc_trk_g0_7
T_3_13_wire_logic_cluster/lc_1/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g3_1
T_2_15_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_12
T_2_15_wire_logic_cluster/lc_4/out
T_2_13_sp4_v_t_37
T_3_13_sp4_h_l_0
T_3_13_lc_trk_g1_5
T_3_13_wire_logic_cluster/lc_2/in_0

T_2_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_14
T_2_15_wire_logic_cluster/lc_6/out
T_2_12_sp4_v_t_36
T_3_12_sp4_h_l_1
T_3_12_lc_trk_g0_4
T_3_12_wire_logic_cluster/lc_0/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_15
T_2_15_wire_logic_cluster/lc_7/out
T_2_12_sp4_v_t_38
T_3_12_sp4_h_l_3
T_3_12_lc_trk_g0_6
T_3_12_input_2_0
T_3_12_wire_logic_cluster/lc_0/in_2

T_2_15_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_8
T_2_15_wire_logic_cluster/lc_0/out
T_3_12_sp4_v_t_41
T_3_13_lc_trk_g3_1
T_3_13_wire_logic_cluster/lc_1/in_3

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g3_0
T_2_15_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_13
T_2_15_wire_logic_cluster/lc_5/out
T_3_11_sp4_v_t_46
T_3_13_lc_trk_g3_3
T_3_13_input_2_2
T_3_13_wire_logic_cluster/lc_2/in_2

T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_18
T_2_16_wire_logic_cluster/lc_2/out
T_2_12_sp4_v_t_41
T_2_13_lc_trk_g2_1
T_2_13_wire_logic_cluster/lc_2/in_3

T_2_16_wire_logic_cluster/lc_2/out
T_2_16_lc_trk_g2_2
T_2_16_wire_logic_cluster/lc_2/in_0

End 

Net : I_DUT.U_1.count_preTrigZ0Z_17
T_2_16_wire_logic_cluster/lc_1/out
T_3_12_sp4_v_t_38
T_3_13_lc_trk_g3_6
T_3_13_wire_logic_cluster/lc_5/in_0

T_2_16_wire_logic_cluster/lc_1/out
T_2_16_lc_trk_g3_1
T_2_16_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_1.count_preTrigZ0Z_16
T_2_16_wire_logic_cluster/lc_0/out
T_3_12_sp4_v_t_36
T_3_13_lc_trk_g2_4
T_3_13_wire_logic_cluster/lc_5/in_1

T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g3_0
T_2_16_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.count_go
T_10_14_wire_logic_cluster/lc_1/out
T_9_14_sp4_h_l_10
T_5_14_sp4_h_l_6
T_4_10_sp4_v_t_46
T_3_12_lc_trk_g0_0
T_3_12_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_3/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_13_14_sp4_v_t_37
T_13_18_sp4_v_t_45
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_9_14_sp4_h_l_10
T_8_14_sp4_v_t_47
T_8_18_sp4_v_t_36
T_7_20_lc_trk_g1_1
T_7_20_wire_logic_cluster/lc_3/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_9_14_sp4_h_l_10
T_8_10_sp4_v_t_38
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_6/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_10_12_sp4_v_t_47
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_3/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_6_14_sp4_h_l_7
T_5_10_sp4_v_t_42
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_1.Trigg_in
T_9_18_wire_logic_cluster/lc_4/out
T_10_18_sp4_h_l_8
T_13_18_sp4_v_t_36
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_4/out
T_9_18_lc_trk_g0_4
T_9_18_input_2_4
T_9_18_wire_logic_cluster/lc_4/in_2

End 

Net : acq_done_o
T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_4_9_sp4_v_t_40
T_3_12_lc_trk_g3_0
T_3_12_wire_logic_cluster/lc_7/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_9_17_sp4_h_l_11
T_12_17_sp4_v_t_41
T_12_20_lc_trk_g0_1
T_12_20_input_2_3
T_12_20_wire_logic_cluster/lc_3/in_2

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_45
T_7_20_lc_trk_g3_5
T_7_20_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_8_9_sp4_v_t_40
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_6/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_6_13_sp4_h_l_0
T_9_9_sp4_v_t_43
T_9_12_lc_trk_g1_3
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

T_5_13_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_6/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_4_13_sp4_h_l_8
T_8_13_sp4_h_l_11
T_11_9_sp4_v_t_40
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_7/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_4_13_sp4_h_l_8
T_8_13_sp4_h_l_11
T_11_9_sp4_v_t_40
T_10_12_lc_trk_g3_0
T_10_12_wire_logic_cluster/lc_2/in_3

T_5_13_wire_logic_cluster/lc_0/out
T_6_13_sp4_h_l_0
T_9_9_sp4_v_t_43
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_sp4_h_l_5
T_8_13_sp4_v_t_40
T_8_17_sp4_v_t_36
T_4_21_span4_horz_r_0
T_6_21_lc_trk_g0_0
T_6_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : acq_trigZ0
T_9_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_39
T_9_18_lc_trk_g2_7
T_9_18_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.U_6.N_42_i
T_9_12_wire_logic_cluster/lc_3/out
T_3_12_sp12_h_l_1
T_11_12_lc_trk_g0_2
T_11_12_wire_logic_cluster/lc_0/cen

End 

Net : I_DUT.U_6.N_59
T_8_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_45
T_9_14_sp4_h_l_8
T_10_14_lc_trk_g2_0
T_10_14_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_8_8_sp12_v_t_23
T_8_15_lc_trk_g2_3
T_8_15_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_6.un4_m
T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_5/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_6.down_ncsZ0
T_9_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_5/out
T_8_11_sp4_h_l_2
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_8_11_sp4_h_l_2
T_7_11_sp4_v_t_45
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_7/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_6.down_ncs_oldZ0
T_7_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_7/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_7/in_0

End 

Net : I_DUT.U_6.N_91
T_8_12_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_1/in_0

End 

Net : I_DUT.U_6.N_40
T_9_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_43
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_43
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_43
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_43
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_0/cen

T_9_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_43
T_7_13_sp4_h_l_6
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_0/cen

End 

Net : I_DUT.U_6.un3_is_up_i_0
T_8_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_7
T_9_12_lc_trk_g3_7
T_9_12_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_8_12_sp4_h_l_7
T_9_12_lc_trk_g3_7
T_9_12_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_1/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g2_1
T_9_13_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.U_6.N_95
T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_6.N_45
T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_2/cen

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_2/cen

End 

Net : I_DUT.U_6.countlde_i_o3_0_0
T_9_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_45
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_0/in_1

End 

Net : o_sclk_meas_c
T_8_15_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_4/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_8_9_sp12_v_t_23
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_5/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_0/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_8_12_sp4_v_t_36
T_9_12_sp4_h_l_6
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_3/in_0

T_8_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g3_6
T_8_15_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_9_sp12_v_t_23
T_9_9_sp12_h_l_0
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_3/in_3

T_8_15_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_45
T_10_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_13_21_lc_trk_g0_7
T_13_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : I_DUT.U_6.countZ0Z_0
T_9_13_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_5/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_0/out
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_0/out
T_8_13_sp4_h_l_8
T_11_9_sp4_v_t_45
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.U_6.N_92_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : I_DUT.U_6.countZ0Z_4
T_9_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_4/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g1_4
T_9_12_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g1_4
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

T_9_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g1_4
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

T_9_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_40
T_10_12_sp4_h_l_10
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_13.MISO_OUT_1_sqmuxa_i_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_1_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_1_wire_logic_cluster/lc_5/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_1_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_1_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_1_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_1_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_4_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_3_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_3_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_16_3_wire_logic_cluster/lc_4/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_5_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_5_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_5_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_5_wire_logic_cluster/lc_3/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_3_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_4_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_4_wire_logic_cluster/lc_0/cen

End 

Net : I_DUT.U_13.MISO_OUT_1_sqmuxa_i
T_12_6_wire_logic_cluster/lc_0/out
T_12_0_span12_vert_11
T_12_0_lc_trk_g0_3
T_12_0_wire_gbuf/in

End 

Net : cal_o_2
T_5_7_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_36
T_6_6_sp4_h_l_6
T_10_6_sp4_h_l_2
T_12_6_lc_trk_g3_7
T_12_6_input_2_0
T_12_6_wire_logic_cluster/lc_0/in_2

T_5_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_37
T_7_10_sp4_h_l_0
T_10_10_sp4_v_t_37
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_37
T_7_10_sp4_h_l_0
T_10_10_sp4_v_t_37
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_36
T_6_6_sp4_h_l_6
T_10_6_sp4_h_l_2
T_13_6_sp4_v_t_42
T_13_10_sp4_v_t_42
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_36
T_6_6_sp4_h_l_6
T_10_6_sp4_h_l_2
T_11_6_lc_trk_g3_2
T_11_6_input_2_5
T_11_6_wire_logic_cluster/lc_5/in_2

T_5_7_wire_logic_cluster/lc_2/out
T_0_7_sp12_h_l_0
T_11_7_sp12_v_t_23
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_0/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_0_7_sp12_h_l_0
T_11_7_sp12_v_t_23
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_5_5_sp12_v_t_23
T_5_17_sp12_v_t_23
T_5_21_lc_trk_g0_0
T_5_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : I_DUT.U_6.N_53
T_10_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.U_6.countZ0Z_3
T_9_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_2/in_0

T_9_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g1_3
T_10_13_wire_logic_cluster/lc_1/in_3

T_9_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.U_6.countZ0Z_1
T_9_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g0_1
T_10_13_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_1/out
T_10_13_lc_trk_g0_1
T_10_13_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_6.countZ0Z_2
T_9_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g1_2
T_10_13_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g1_2
T_10_13_input_2_1
T_10_13_wire_logic_cluster/lc_1/in_2

T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_6.is_upZ0
T_7_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_1/in_0

T_7_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

T_7_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g3_4
T_7_12_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.U_1.count_memoryZ0Z_0
T_14_2_wire_logic_cluster/lc_0/out
T_14_2_lc_trk_g3_0
T_14_2_wire_logic_cluster/lc_0/in_1

T_14_2_wire_logic_cluster/lc_0/out
T_13_2_lc_trk_g3_0
T_13_2_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_1.count_memory_cry_17
T_14_4_wire_logic_cluster/lc_1/cout
T_14_4_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_17
T_2_16_wire_logic_cluster/lc_1/cout
T_2_16_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_6.N_99
T_9_12_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g0_2
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : I_DUT.U_6.finish_dZ0
T_9_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_10
T_7_11_lc_trk_g0_2
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_47
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_10
T_7_11_sp4_v_t_41
T_7_12_lc_trk_g2_1
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.stmClk_old
T_11_13_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_36
T_12_5_sp4_v_t_44
T_12_6_lc_trk_g2_4
T_12_6_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_5/in_1

T_11_13_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_36
T_12_5_sp4_v_t_44
T_11_6_lc_trk_g3_4
T_11_6_wire_logic_cluster/lc_5/in_0

End 

Net : I_DUT.U_1.count_memoryZ0Z_1
T_14_2_wire_logic_cluster/lc_1/out
T_14_2_lc_trk_g3_1
T_14_2_wire_logic_cluster/lc_1/in_1

T_14_2_wire_logic_cluster/lc_1/out
T_13_2_lc_trk_g3_1
T_13_2_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_16
T_2_16_wire_logic_cluster/lc_0/cout
T_2_16_wire_logic_cluster/lc_1/in_3

Net : I_DUT.U_1.count_memory_cry_16
T_14_4_wire_logic_cluster/lc_0/cout
T_14_4_wire_logic_cluster/lc_1/in_3

Net : I_DUT.count_go_i
T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_1
T_14_2_lc_trk_g2_1
T_14_2_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_1
T_14_2_lc_trk_g2_1
T_14_2_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_1
T_14_2_lc_trk_g2_1
T_14_2_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_1
T_14_2_lc_trk_g2_1
T_14_2_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_6
T_14_2_lc_trk_g2_6
T_14_2_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_6
T_14_2_lc_trk_g2_6
T_14_2_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_6
T_14_2_lc_trk_g2_6
T_14_2_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_0_span12_vert_9
T_12_2_sp4_v_t_36
T_13_2_sp4_h_l_6
T_14_2_lc_trk_g2_6
T_14_2_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g2_2
T_14_3_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g2_2
T_14_3_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g2_2
T_14_3_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g2_2
T_14_3_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g3_2
T_14_3_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g3_2
T_14_3_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g3_2
T_14_3_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_11_sp4_v_t_46
T_12_7_sp4_v_t_39
T_12_3_sp4_v_t_47
T_13_3_sp4_h_l_10
T_14_3_lc_trk_g3_2
T_14_3_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_2_15_lc_trk_g2_7
T_2_15_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_45
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_45
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_45
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_45
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_10_sp4_v_t_42
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_10_sp4_v_t_42
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_10_sp4_v_t_42
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_4/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_10_sp4_v_t_42
T_2_14_lc_trk_g1_7
T_2_14_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_4_sp4_v_t_46
T_13_4_sp4_h_l_4
T_14_4_lc_trk_g2_4
T_14_4_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_4_sp4_v_t_46
T_13_4_sp4_h_l_4
T_14_4_lc_trk_g3_4
T_14_4_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_3_14_sp4_v_t_39
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_1/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_sp4_h_l_11
T_8_14_sp4_h_l_11
T_4_14_sp4_h_l_2
T_0_14_sp4_h_l_2
T_2_14_lc_trk_g2_7
T_2_14_wire_logic_cluster/lc_7/in_0

T_12_14_wire_logic_cluster/lc_3/out
T_12_5_sp12_v_t_22
T_12_4_sp4_v_t_46
T_13_4_sp4_h_l_4
T_14_4_lc_trk_g3_4
T_14_4_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.U_1.count_memoryZ0Z_2
T_14_2_wire_logic_cluster/lc_2/out
T_14_2_lc_trk_g1_2
T_14_2_wire_logic_cluster/lc_2/in_1

T_14_2_wire_logic_cluster/lc_2/out
T_14_1_lc_trk_g0_2
T_14_1_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_2_16_0_
T_2_16_wire_logic_cluster/carry_in_mux/cout
T_2_16_wire_logic_cluster/lc_0/in_3

Net : bfn_14_4_0_
T_14_4_wire_logic_cluster/carry_in_mux/cout
T_14_4_wire_logic_cluster/lc_0/in_3

Net : I_DUT.stmClk_old_rst
T_12_12_wire_logic_cluster/lc_4/out
T_12_4_sp12_v_t_23
T_12_6_lc_trk_g3_4
T_12_6_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g3_5
T_10_13_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_4/out
T_12_4_sp12_v_t_23
T_12_4_sp4_v_t_45
T_11_6_lc_trk_g2_0
T_11_6_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_1.N_22_g
T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_4_wire_logic_cluster/lc_1/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_4_wire_logic_cluster/lc_1/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_4_wire_logic_cluster/lc_1/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_3_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

T_6_21_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_2_wire_logic_cluster/lc_0/cen

End 

Net : I_DUT.U_1.N_22
T_7_20_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g0_3
T_6_21_wire_gbuf/in

End 

Net : I_DUT.U_6.N_37
T_9_14_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g0_0
T_8_15_wire_logic_cluster/lc_6/in_0

End 

Net : I_DUT.U_1.count_memoryZ0Z_3
T_14_2_wire_logic_cluster/lc_3/out
T_14_2_lc_trk_g1_3
T_14_2_wire_logic_cluster/lc_3/in_1

T_14_2_wire_logic_cluster/lc_3/out
T_15_2_lc_trk_g1_3
T_15_2_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_12.valuePreTrig_int_0_sqmuxa
T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_1_13_sp12_v_t_22
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_0/cen

End 

Net : I_DUT.U_1.count_memoryZ0Z_4
T_14_2_wire_logic_cluster/lc_4/out
T_14_2_lc_trk_g3_4
T_14_2_wire_logic_cluster/lc_4/in_1

T_14_2_wire_logic_cluster/lc_4/out
T_14_1_lc_trk_g1_4
T_14_1_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_12.stmClk_old_RNOZ0
T_10_13_wire_logic_cluster/lc_7/out
T_8_13_sp12_h_l_1
T_12_13_sp4_h_l_4
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_5/s_r

End 

Net : lsig_resetSynch_n
T_12_18_wire_logic_cluster/lc_4/out
T_12_17_sp4_v_t_40
T_12_13_sp4_v_t_40
T_9_13_sp4_h_l_11
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_7/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_10_sp12_v_t_23
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.un1_m
T_12_5_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_0/in_1

T_12_5_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g0_4
T_11_6_wire_logic_cluster/lc_5/in_1

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_13_1_sp4_h_l_8
T_15_1_lc_trk_g3_5
T_15_1_wire_logic_cluster/lc_0/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_13_1_sp4_h_l_8
T_15_1_lc_trk_g3_5
T_15_1_wire_logic_cluster/lc_6/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_13_1_sp4_h_l_8
T_15_1_lc_trk_g3_5
T_15_1_wire_logic_cluster/lc_2/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_13_1_sp4_h_l_8
T_13_1_lc_trk_g1_5
T_13_1_wire_logic_cluster/lc_7/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_13_1_sp4_h_l_8
T_15_1_lc_trk_g3_5
T_15_1_wire_logic_cluster/lc_3/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_15_4_lc_trk_g2_7
T_15_4_wire_logic_cluster/lc_7/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_16_3_lc_trk_g3_2
T_16_3_wire_logic_cluster/lc_1/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_4_sp4_v_t_40
T_13_4_sp4_h_l_10
T_17_4_sp4_h_l_1
T_17_4_lc_trk_g0_4
T_17_4_wire_logic_cluster/lc_3/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_12_4_sp4_v_t_40
T_13_4_sp4_h_l_10
T_17_4_sp4_h_l_1
T_17_4_lc_trk_g0_4
T_17_4_wire_logic_cluster/lc_5/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_3_sp4_v_t_36
T_14_3_sp4_h_l_6
T_17_0_span4_vert_24
T_17_3_lc_trk_g1_0
T_17_3_wire_logic_cluster/lc_0/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_15_4_lc_trk_g2_7
T_15_4_wire_logic_cluster/lc_0/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_15_4_lc_trk_g2_7
T_15_4_wire_logic_cluster/lc_2/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_16_3_lc_trk_g3_2
T_16_3_wire_logic_cluster/lc_2/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_16_1_sp4_v_t_39
T_16_3_lc_trk_g3_2
T_16_3_wire_logic_cluster/lc_0/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_15_5_lc_trk_g3_5
T_15_5_wire_logic_cluster/lc_0/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_15_5_lc_trk_g3_5
T_15_5_wire_logic_cluster/lc_6/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_15_5_lc_trk_g3_5
T_15_5_wire_logic_cluster/lc_5/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_13_5_sp4_h_l_8
T_15_5_lc_trk_g3_5
T_15_5_wire_logic_cluster/lc_1/in_3

T_12_5_wire_logic_cluster/lc_4/out
T_12_1_sp4_v_t_45
T_11_2_lc_trk_g3_5
T_11_2_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_1.count_memoryZ0Z_5
T_14_2_wire_logic_cluster/lc_5/out
T_14_2_lc_trk_g1_5
T_14_2_wire_logic_cluster/lc_5/in_1

T_14_2_wire_logic_cluster/lc_5/out
T_15_2_lc_trk_g1_5
T_15_2_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_14
T_2_15_wire_logic_cluster/lc_6/cout
T_2_15_wire_logic_cluster/lc_7/in_3

Net : I_DUT.U_1.count_memory_cry_14
T_14_3_wire_logic_cluster/lc_6/cout
T_14_3_wire_logic_cluster/lc_7/in_3

Net : acq_pretrigZ0
T_9_17_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_41
T_10_13_sp4_h_l_9
T_10_13_lc_trk_g1_4
T_10_13_input_2_5
T_10_13_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.U_1.count_memory_cry_13
T_14_3_wire_logic_cluster/lc_5/cout
T_14_3_wire_logic_cluster/lc_6/in_3

Net : I_DUT.U_1.count_memoryZ0Z_6
T_14_2_wire_logic_cluster/lc_6/out
T_14_2_lc_trk_g1_6
T_14_2_wire_logic_cluster/lc_6/in_1

T_14_2_wire_logic_cluster/lc_6/out
T_15_3_lc_trk_g3_6
T_15_3_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_13
T_2_15_wire_logic_cluster/lc_5/cout
T_2_15_wire_logic_cluster/lc_6/in_3

Net : I_DUT.U_1.done_waitZ0Z_0
T_7_10_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_38
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_7_sp4_v_t_38
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.U_1.un8_done
T_7_8_wire_logic_cluster/lc_5/out
T_7_1_sp12_v_t_22
T_0_13_sp12_h_l_9
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_7_7_sp4_v_t_42
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_7/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_6/in_1

End 

Net : I6.lsig_resetSynch_n_i
T_12_19_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_47
T_12_21_lc_trk_g1_2
T_12_21_wire_gbuf/in

End 

Net : lsig_resetSynch_n_i_g
T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_20_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_17_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_12_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_10_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_10_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_8_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_7_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_5_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_2_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_4_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_3_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_5/s_r

T_12_21_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_1_wire_logic_cluster/lc_5/s_r

End 

Net : I_DUT.U_1.un3_done
T_7_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_36
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_7/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_36
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_8_sp4_v_t_36
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_6/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g0_6
T_7_10_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_12
T_2_15_wire_logic_cluster/lc_4/cout
T_2_15_wire_logic_cluster/lc_5/in_3

Net : I_DUT.U_1.count_memoryZ0Z_7
T_14_2_wire_logic_cluster/lc_7/out
T_14_2_lc_trk_g3_7
T_14_2_wire_logic_cluster/lc_7/in_1

T_14_2_wire_logic_cluster/lc_7/out
T_15_2_lc_trk_g0_7
T_15_2_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_1.count_memory_cry_12
T_14_3_wire_logic_cluster/lc_4/cout
T_14_3_wire_logic_cluster/lc_5/in_3

Net : I_DUT.U_1.done_waitZ0Z_2
T_7_9_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

End 

Net : I_DUT.U_1.done_waitZ0Z_3
T_7_9_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_input_2_7
T_7_9_wire_logic_cluster/lc_7/in_2

End 

Net : I_DUT.U_1.done_waitZ1Z_1
T_7_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.U_12.stmClk_old_rst_RNOZ0
T_12_13_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g0_4
T_12_12_wire_logic_cluster/lc_5/s_r

End 

Net : I_DUT.U_1.count_memory_cry_11
T_14_3_wire_logic_cluster/lc_3/cout
T_14_3_wire_logic_cluster/lc_4/in_3

Net : I_DUT.U_1.count_preTrig_cry_11
T_2_15_wire_logic_cluster/lc_3/cout
T_2_15_wire_logic_cluster/lc_4/in_3

Net : I_DUT.U_6.un5_m
T_7_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.U_1.count_preTrig_cry_10
T_2_15_wire_logic_cluster/lc_2/cout
T_2_15_wire_logic_cluster/lc_3/in_3

Net : I_DUT.U_1.count_memory_cry_10
T_14_3_wire_logic_cluster/lc_2/cout
T_14_3_wire_logic_cluster/lc_3/in_3

Net : I_DUT.U_13.MISO_OUT_0_sqmuxa
T_11_6_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_47
T_11_4_lc_trk_g2_2
T_11_4_wire_logic_cluster/lc_1/cen

End 

Net : I_DUT.U_6.un1_done_sig_1_i_a3_1_cascade_
T_9_12_wire_logic_cluster/lc_5/ltout
T_9_12_wire_logic_cluster/lc_6/in_2

End 

Net : I_DUT.U_1.count_preTrig_cry_9
T_2_15_wire_logic_cluster/lc_1/cout
T_2_15_wire_logic_cluster/lc_2/in_3

Net : I_DUT.U_1.count_memoryZ0Z_8
T_14_3_wire_logic_cluster/lc_0/out
T_14_3_lc_trk_g3_0
T_14_3_wire_logic_cluster/lc_0/in_1

T_14_3_wire_logic_cluster/lc_0/out
T_15_3_lc_trk_g0_0
T_15_3_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_1.count_memory_cry_9
T_14_3_wire_logic_cluster/lc_1/cout
T_14_3_wire_logic_cluster/lc_2/in_3

Net : I_DUT.U_6.N_53_cascade_
T_10_13_wire_logic_cluster/lc_2/ltout
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : I_DUT.U_6.count_go_3_i_0_1
T_10_13_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_1/in_0

End 

Net : I_DUT.q_int_RNI5U9M
T_10_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_5/in_1

End 

Net : I_DUT.U_2.countZ0Z_2
T_11_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g0_2
T_11_11_input_2_2
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : I_DUT.count11_0_2_cascade_
T_10_11_wire_logic_cluster/lc_2/ltout
T_10_11_wire_logic_cluster/lc_3/in_2

End 

Net : I_DUT.U_2.countZ0Z_4
T_11_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.U_2.countZ0Z_3
T_11_11_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g2_3
T_10_11_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.U_1.count_memoryZ0Z_9
T_14_3_wire_logic_cluster/lc_1/out
T_14_3_lc_trk_g3_1
T_14_3_wire_logic_cluster/lc_1/in_1

T_14_3_wire_logic_cluster/lc_1/out
T_14_1_sp4_v_t_47
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.U_1.count_memory_cry_8
T_14_3_wire_logic_cluster/lc_0/cout
T_14_3_wire_logic_cluster/lc_1/in_3

Net : I_DUT.U_1.count_preTrig_cry_8
T_2_15_wire_logic_cluster/lc_0/cout
T_2_15_wire_logic_cluster/lc_1/in_3

Net : I_DUT.U_1.CO1
T_7_8_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_1.count_memoryZ0Z_10
T_14_3_wire_logic_cluster/lc_2/out
T_14_3_lc_trk_g1_2
T_14_3_wire_logic_cluster/lc_2/in_1

T_14_3_wire_logic_cluster/lc_2/out
T_14_2_sp4_v_t_36
T_14_5_lc_trk_g1_4
T_14_5_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_2_15_0_
T_2_15_wire_logic_cluster/carry_in_mux/cout
T_2_15_wire_logic_cluster/lc_0/in_3

Net : bfn_14_3_0_
T_14_3_wire_logic_cluster/carry_in_mux/cout
T_14_3_wire_logic_cluster/lc_0/in_3

Net : I_DUT.U_1.count_memoryZ0Z_11
T_14_3_wire_logic_cluster/lc_3/out
T_14_3_lc_trk_g1_3
T_14_3_wire_logic_cluster/lc_3/in_1

T_14_3_wire_logic_cluster/lc_3/out
T_14_2_sp4_v_t_38
T_14_5_lc_trk_g0_6
T_14_5_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.q_int_i
T_9_11_wire_logic_cluster/lc_0/out
T_10_11_lc_trk_g1_0
T_10_11_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g2_0
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

End 

Net : I_DUT.U_1.count_memoryZ0Z_12
T_14_3_wire_logic_cluster/lc_4/out
T_14_3_lc_trk_g3_4
T_14_3_wire_logic_cluster/lc_4/in_1

T_14_3_wire_logic_cluster/lc_4/out
T_15_2_sp4_v_t_41
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.count_0
T_10_10_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g0_2
T_10_11_wire_logic_cluster/lc_3/in_1

T_10_10_wire_logic_cluster/lc_2/out
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_0/in_1

T_10_10_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_0/in_0

T_10_10_wire_logic_cluster/lc_2/out
T_10_10_lc_trk_g3_2
T_10_10_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_6.count_go_3_i_0_a3_0_4_1
T_10_13_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

End 

Net : I_DUT.U_6.un1_done_sig_1_i_a3_1
T_9_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g0_5
T_10_12_input_2_7
T_10_12_wire_logic_cluster/lc_7/in_2

End 

Net : I_DUT.U_1.count_memoryZ0Z_13
T_14_3_wire_logic_cluster/lc_5/out
T_14_3_lc_trk_g1_5
T_14_3_wire_logic_cluster/lc_5/in_1

T_14_3_wire_logic_cluster/lc_5/out
T_15_3_lc_trk_g1_5
T_15_3_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_1.count_memory_cry_6
T_14_2_wire_logic_cluster/lc_6/cout
T_14_2_wire_logic_cluster/lc_7/in_3

Net : I_DUT.count11_0_2
T_10_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_6
T_2_14_wire_logic_cluster/lc_6/cout
T_2_14_wire_logic_cluster/lc_7/in_3

Net : I_DUT.count_1
T_11_11_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g3_1
T_10_11_wire_logic_cluster/lc_3/in_3

T_11_11_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_1/out
T_10_11_sp4_h_l_10
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_1.count_preTrig_cry_5
T_2_14_wire_logic_cluster/lc_5/cout
T_2_14_wire_logic_cluster/lc_6/in_3

Net : I_DUT.U_1.count_memory_cry_5
T_14_2_wire_logic_cluster/lc_5/cout
T_14_2_wire_logic_cluster/lc_6/in_3

Net : I_DUT.U_1.count_memoryZ0Z_14
T_14_3_wire_logic_cluster/lc_6/out
T_14_3_lc_trk_g1_6
T_14_3_wire_logic_cluster/lc_6/in_1

T_14_3_wire_logic_cluster/lc_6/out
T_15_3_lc_trk_g1_6
T_15_3_wire_logic_cluster/lc_2/in_3

End 

Net : fpga_mosiZ0
T_5_1_wire_logic_cluster/lc_0/out
T_2_1_sp12_h_l_0
T_1_1_sp12_v_t_23
T_1_13_sp12_v_t_23
T_1_14_lc_trk_g2_7
T_1_14_wire_logic_cluster/lc_0/in_3

T_5_1_wire_logic_cluster/lc_0/out
T_2_1_sp12_h_l_0
T_11_1_lc_trk_g0_4
T_11_1_input_2_6
T_11_1_wire_logic_cluster/lc_6/in_2

T_5_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_5
T_9_1_sp4_h_l_1
T_12_1_sp4_v_t_36
T_11_2_lc_trk_g2_4
T_11_2_input_2_4
T_11_2_wire_logic_cluster/lc_4/in_2

T_5_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_5
T_9_1_sp4_h_l_1
T_12_1_sp4_v_t_36
T_12_5_sp4_v_t_41
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_3/in_3

T_5_1_wire_logic_cluster/lc_0/out
T_2_1_sp12_h_l_0
T_14_1_sp12_h_l_0
T_18_1_lc_trk_g1_3
T_18_1_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_4
T_2_14_wire_logic_cluster/lc_4/cout
T_2_14_wire_logic_cluster/lc_5/in_3

Net : I_DUT.U_1.count_memoryZ0Z_15
T_14_3_wire_logic_cluster/lc_7/out
T_14_3_lc_trk_g3_7
T_14_3_wire_logic_cluster/lc_7/in_1

T_14_3_wire_logic_cluster/lc_7/out
T_15_3_lc_trk_g0_7
T_15_3_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_1.count_memory_cry_4
T_14_2_wire_logic_cluster/lc_4/cout
T_14_2_wire_logic_cluster/lc_5/in_3

Net : I_DUT.U_6.count_cry_3
T_9_13_wire_logic_cluster/lc_3/cout
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_1.count_preTrig_cry_3
T_2_14_wire_logic_cluster/lc_3/cout
T_2_14_wire_logic_cluster/lc_4/in_3

Net : I_DUT.U_1.count_memory_cry_3
T_14_2_wire_logic_cluster/lc_3/cout
T_14_2_wire_logic_cluster/lc_4/in_3

Net : I_DUT.U_2.count_cry_3
T_11_11_wire_logic_cluster/lc_3/cout
T_11_11_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_2.count_cry_2
T_11_11_wire_logic_cluster/lc_2/cout
T_11_11_wire_logic_cluster/lc_3/in_3

Net : I_DUT.U_6.count_cry_2
T_9_13_wire_logic_cluster/lc_2/cout
T_9_13_wire_logic_cluster/lc_3/in_3

Net : I_DUT.U_1.count_preTrig_cry_2
T_2_14_wire_logic_cluster/lc_2/cout
T_2_14_wire_logic_cluster/lc_3/in_3

Net : I_DUT.U_1.count_memory_cry_2
T_14_2_wire_logic_cluster/lc_2/cout
T_14_2_wire_logic_cluster/lc_3/in_3

Net : I_DUT.U_1.count_preTrig_cry_1
T_2_14_wire_logic_cluster/lc_1/cout
T_2_14_wire_logic_cluster/lc_2/in_3

Net : I_DUT.U_1.count_memoryZ0Z_16
T_14_4_wire_logic_cluster/lc_0/out
T_14_4_lc_trk_g3_0
T_14_4_wire_logic_cluster/lc_0/in_1

T_14_4_wire_logic_cluster/lc_0/out
T_15_3_lc_trk_g2_0
T_15_3_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_6.count_cry_1
T_9_13_wire_logic_cluster/lc_1/cout
T_9_13_wire_logic_cluster/lc_2/in_3

Net : I_DUT.U_1.count_memory_cry_1
T_14_2_wire_logic_cluster/lc_1/cout
T_14_2_wire_logic_cluster/lc_2/in_3

Net : I_DUT.U_2.count_cry_1
T_11_11_wire_logic_cluster/lc_1/cout
T_11_11_wire_logic_cluster/lc_2/in_3

Net : I_DUT.U_13.count_memoryZ0Z_1
T_13_1_wire_logic_cluster/lc_7/out
T_13_1_sp4_h_l_3
T_16_0_span4_vert_9
T_15_1_lc_trk_g2_1
T_15_1_wire_logic_cluster/lc_3/in_0

End 

Net : I_DUT.U_1.count_memory_cry_0
T_14_2_wire_logic_cluster/lc_0/cout
T_14_2_wire_logic_cluster/lc_1/in_3

Net : I_DUT.U_2.count_cry_0
T_11_11_wire_logic_cluster/lc_0/cout
T_11_11_wire_logic_cluster/lc_1/in_3

Net : I_DUT.U_1.count_memoryZ0Z_17
T_14_4_wire_logic_cluster/lc_1/out
T_14_4_lc_trk_g3_1
T_14_4_wire_logic_cluster/lc_1/in_1

T_14_4_wire_logic_cluster/lc_1/out
T_14_4_sp4_h_l_7
T_16_4_lc_trk_g3_2
T_16_4_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_6.count_cry_0
T_9_13_wire_logic_cluster/lc_0/cout
T_9_13_wire_logic_cluster/lc_1/in_3

Net : I_DUT.U_1.count_preTrig_cry_0
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

Net : I_DUT.U_13.count_memoryZ0Z_5
T_15_1_wire_logic_cluster/lc_2/out
T_15_0_span4_vert_36
T_15_4_lc_trk_g1_1
T_15_4_wire_logic_cluster/lc_0/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_12
T_15_5_wire_logic_cluster/lc_6/out
T_16_2_sp4_v_t_37
T_16_3_lc_trk_g3_5
T_16_3_wire_logic_cluster/lc_2/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_18
T_17_4_wire_logic_cluster/lc_5/out
T_9_4_sp12_h_l_1
T_11_4_lc_trk_g0_6
T_11_4_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.Memory_16
T_15_3_wire_logic_cluster/lc_5/out
T_16_3_sp4_h_l_10
T_17_3_lc_trk_g3_2
T_17_3_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_13.un1_m_i_4
T_13_3_wire_logic_cluster/lc_5/out
T_13_0_span4_vert_34
T_13_1_lc_trk_g2_2
T_13_1_wire_logic_cluster/lc_5/in_1

End 

Net : I_DUT.U_1.count_memoryZ0Z_18
T_14_4_wire_logic_cluster/lc_2/out
T_14_4_sp4_h_l_9
T_16_4_lc_trk_g2_4
T_16_4_wire_logic_cluster/lc_5/in_3

T_14_4_wire_logic_cluster/lc_2/out
T_14_4_lc_trk_g2_2
T_14_4_wire_logic_cluster/lc_2/in_0

End 

Net : I_DUT.Memory_7
T_15_2_wire_logic_cluster/lc_2/out
T_15_1_sp4_v_t_36
T_15_4_lc_trk_g0_4
T_15_4_wire_logic_cluster/lc_7/in_3

End 

Net : I_DUT.U_13.count_memoryZ0Z_15
T_16_3_wire_logic_cluster/lc_0/out
T_17_3_lc_trk_g0_0
T_17_3_wire_logic_cluster/lc_0/in_0

End 

Net : I_DUT.m_i_0_i_1
T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_input_2_5
T_9_11_wire_logic_cluster/lc_5/in_2

T_9_11_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_38
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_3/in_1

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_4/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_39
T_11_12_sp4_h_l_8
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_38
T_12_3_sp4_v_t_46
T_12_4_lc_trk_g2_6
T_12_4_input_2_4
T_12_4_wire_logic_cluster/lc_4/in_2

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_38
T_12_3_sp4_v_t_46
T_9_3_sp4_h_l_11
T_11_3_lc_trk_g2_6
T_11_3_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_38
T_12_3_sp4_v_t_46
T_9_3_sp4_h_l_11
T_12_0_span4_vert_29
T_11_2_lc_trk_g3_0
T_11_2_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_sp4_h_l_3
T_12_7_sp4_v_t_38
T_12_3_sp4_v_t_46
T_9_3_sp4_h_l_11
T_12_0_span4_vert_35
T_12_2_lc_trk_g0_6
T_12_2_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.U_13.count_memoryZ0Z_8
T_15_4_wire_logic_cluster/lc_2/out
T_15_5_lc_trk_g1_2
T_15_5_wire_logic_cluster/lc_1/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_7
T_15_4_wire_logic_cluster/lc_7/out
T_15_4_lc_trk_g1_7
T_15_4_wire_logic_cluster/lc_2/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_9
T_15_5_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g2_1
T_15_5_wire_logic_cluster/lc_5/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_0
T_13_1_wire_logic_cluster/lc_5/out
T_13_1_lc_trk_g2_5
T_13_1_wire_logic_cluster/lc_7/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_14
T_16_3_wire_logic_cluster/lc_1/out
T_16_3_lc_trk_g3_1
T_16_3_wire_logic_cluster/lc_0/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_16
T_17_3_wire_logic_cluster/lc_0/out
T_17_4_lc_trk_g1_0
T_17_4_wire_logic_cluster/lc_3/in_0

End 

Net : I_DUT.U_13.count_memoryZ0Z_17
T_17_4_wire_logic_cluster/lc_3/out
T_17_4_lc_trk_g0_3
T_17_4_wire_logic_cluster/lc_5/in_0

End 

Net : I_DUT.Memory_17
T_16_4_wire_logic_cluster/lc_2/out
T_17_4_lc_trk_g0_2
T_17_4_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.Memory_10
T_14_5_wire_logic_cluster/lc_6/out
T_15_5_lc_trk_g0_6
T_15_5_wire_logic_cluster/lc_5/in_1

End 

Net : I_DUT.Memory_15
T_15_3_wire_logic_cluster/lc_0/out
T_16_3_lc_trk_g1_0
T_16_3_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_13.count_memoryZ0Z_3
T_15_1_wire_logic_cluster/lc_0/out
T_15_1_lc_trk_g1_0
T_15_1_wire_logic_cluster/lc_6/in_1

End 

Net : I_DUT.U_13.count_memoryZ0Z_6
T_15_4_wire_logic_cluster/lc_0/out
T_15_4_lc_trk_g0_0
T_15_4_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.U_13.count_memoryZ0Z_4
T_15_1_wire_logic_cluster/lc_6/out
T_15_1_lc_trk_g3_6
T_15_1_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.Memory_9
T_14_5_wire_logic_cluster/lc_3/out
T_15_5_lc_trk_g1_3
T_15_5_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.U_13.count_memoryZ0Z_2
T_15_1_wire_logic_cluster/lc_3/out
T_15_1_lc_trk_g0_3
T_15_1_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.Memory_8
T_15_3_wire_logic_cluster/lc_1/out
T_15_4_lc_trk_g0_1
T_15_4_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.Memory_6
T_15_3_wire_logic_cluster/lc_4/out
T_15_4_lc_trk_g1_4
T_15_4_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_13.count_memoryZ0Z_13
T_16_3_wire_logic_cluster/lc_2/out
T_16_3_lc_trk_g2_2
T_16_3_wire_logic_cluster/lc_1/in_1

End 

Net : I_DUT.Memory_2
T_14_1_wire_logic_cluster/lc_3/out
T_15_1_lc_trk_g1_3
T_15_1_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.Memory_18
T_16_4_wire_logic_cluster/lc_5/out
T_17_4_lc_trk_g1_5
T_17_4_wire_logic_cluster/lc_5/in_1

End 

Net : I_DUT.Memory_13
T_15_3_wire_logic_cluster/lc_7/out
T_16_3_lc_trk_g0_7
T_16_3_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.Memory_12
T_14_5_wire_logic_cluster/lc_1/out
T_15_5_lc_trk_g0_1
T_15_5_wire_logic_cluster/lc_6/in_1

End 

Net : I_DUT.Memory_1
T_13_2_wire_logic_cluster/lc_7/out
T_13_1_lc_trk_g1_7
T_13_1_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.U_13.count_memoryZ0Z_10
T_15_5_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g2_5
T_15_5_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.Memory_11
T_14_5_wire_logic_cluster/lc_5/out
T_15_5_lc_trk_g0_5
T_15_5_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.Memory_14
T_15_3_wire_logic_cluster/lc_2/out
T_16_3_lc_trk_g0_2
T_16_3_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.Memory_3
T_15_2_wire_logic_cluster/lc_7/out
T_15_1_lc_trk_g0_7
T_15_1_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.Memory_4
T_14_1_wire_logic_cluster/lc_2/out
T_15_1_lc_trk_g1_2
T_15_1_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_13.count_memoryZ0Z_11
T_15_5_wire_logic_cluster/lc_0/out
T_15_5_lc_trk_g1_0
T_15_5_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.Memory_0
T_13_2_wire_logic_cluster/lc_4/out
T_13_1_lc_trk_g0_4
T_13_1_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.Memory_5
T_15_2_wire_logic_cluster/lc_5/out
T_15_1_lc_trk_g0_5
T_15_1_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_4.N_4
T_8_9_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_5/in_0

End 

Net : I_DUT.U_4.fpga_m_1_retZ0
T_12_1_wire_logic_cluster/lc_6/out
T_11_1_lc_trk_g2_6
T_11_1_wire_logic_cluster/lc_6/in_0

End 

Net : I_DUT.U_4.un3_m
T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.U_4.fpga_m_2_retZ0
T_10_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g0_2
T_11_2_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.U_4.fpga_m_retZ0
T_20_1_wire_logic_cluster/lc_4/out
T_19_1_sp4_h_l_0
T_18_1_lc_trk_g1_0
T_18_1_input_2_3
T_18_1_wire_logic_cluster/lc_3/in_2

End 

Net : I_DUT.U_4.fpga_m_retZ0Z_3
T_9_4_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_36
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_6/in_1

T_9_4_wire_logic_cluster/lc_2/out
T_9_4_sp4_h_l_9
T_12_0_span4_vert_44
T_11_2_lc_trk_g2_1
T_11_2_wire_logic_cluster/lc_4/in_3

T_9_4_wire_logic_cluster/lc_2/out
T_9_4_sp4_h_l_9
T_12_0_span4_vert_44
T_11_1_lc_trk_g3_4
T_11_1_wire_logic_cluster/lc_6/in_3

T_9_4_wire_logic_cluster/lc_2/out
T_9_4_sp4_h_l_9
T_12_4_sp4_v_t_44
T_11_7_lc_trk_g3_4
T_11_7_wire_logic_cluster/lc_3/in_0

T_9_4_wire_logic_cluster/lc_2/out
T_7_4_sp4_h_l_1
T_11_4_sp4_h_l_1
T_15_4_sp4_h_l_9
T_18_0_span4_vert_44
T_18_1_lc_trk_g2_4
T_18_1_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.U_4.fpga_m_retZ0Z_5
T_7_12_wire_logic_cluster/lc_2/out
T_7_10_sp12_v_t_23
T_7_11_lc_trk_g2_7
T_7_11_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_4.fpga_m_retZ0Z_7
T_8_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g0_6
T_8_13_input_2_2
T_8_13_wire_logic_cluster/lc_2/in_2

End 

Net : I_DUT.U_4.fpga_m_retZ0Z_9
T_8_11_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.U_4.fpga_m_ret_4_RNIVNTCZ0Z1
T_8_10_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.U_4.fpga_m_ret_6_RNIVMVAZ0Z1
T_8_10_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_36
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.U_4.un18_m_2
T_10_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g1_6
T_11_7_input_2_3
T_11_7_wire_logic_cluster/lc_3/in_2

T_10_7_wire_logic_cluster/lc_6/out
T_10_7_sp4_h_l_1
T_9_7_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_0/in_0

T_10_7_wire_logic_cluster/lc_6/out
T_10_7_sp4_h_l_1
T_9_7_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_4/in_0

T_10_7_wire_logic_cluster/lc_6/out
T_9_7_sp4_h_l_4
T_8_7_sp4_v_t_47
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_2/in_1

End 

Net : I_DUT.U_4.un1_m_inv_2_cascade_
T_8_10_wire_logic_cluster/lc_4/ltout
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.U_4.un2_m_19_0_i_cascade_
T_8_10_wire_logic_cluster/lc_0/ltout
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : I_DUT.U_4.un2_m_8_0
T_8_9_wire_logic_cluster/lc_2/out
T_8_9_sp4_h_l_9
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : CONSTANT_ONE_NET
T_7_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_8_9_lc_trk_g2_7
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_39
T_8_13_lc_trk_g0_7
T_8_13_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_11_11_lc_trk_g1_6
T_11_11_input_2_1
T_11_11_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_11_11_lc_trk_g1_6
T_11_11_input_2_3
T_11_11_wire_logic_cluster/lc_3/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_12_lc_trk_g1_3
T_4_12_input_2_2
T_4_12_wire_logic_cluster/lc_2/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_8_sp4_v_t_45
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_12_lc_trk_g1_3
T_4_12_input_2_6
T_4_12_wire_logic_cluster/lc_6/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_8_sp4_v_t_45
T_4_12_lc_trk_g1_0
T_4_12_input_2_7
T_4_12_wire_logic_cluster/lc_7/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_39
T_9_10_sp4_h_l_7
T_10_10_lc_trk_g3_7
T_10_10_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_12_sp4_v_t_38
T_4_13_lc_trk_g3_6
T_4_13_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_47
T_5_12_sp4_h_l_3
T_4_12_sp4_v_t_38
T_4_13_lc_trk_g2_6
T_4_13_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_39
T_9_10_sp4_h_l_7
T_12_10_sp4_v_t_37
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_39
T_8_14_sp4_v_t_39
T_9_18_sp4_h_l_8
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g2_2
T_0_14_wire_mult/lc_0/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g3_2
T_0_14_wire_mult/lc_0/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g2_2
T_0_14_wire_mult/lc_1/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g3_2
T_0_14_wire_mult/lc_2/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g2_2
T_0_14_wire_mult/lc_3/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g2_2
T_0_14_wire_mult/lc_3/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g3_2
T_0_14_wire_mult/lc_4/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_14_lc_trk_g2_2
T_0_14_wire_mult/lc_5/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_0_11_sp12_v_t_22
T_0_15_lc_trk_g3_1
T_0_15_wire_mult/lc_0/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_1_11_sp12_h_l_1
T_12_11_sp12_v_t_22
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_4/in_3

End 

Net : I_DUT.U_4.un9_m_0_i
T_9_9_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_40
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_5.ADC_CLOCK_1_iv_i_a3_0_1
T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_3/in_0

End 

Net : I_DUT.U_5.FRAM_SDI_1_0_cascade_
T_12_4_wire_logic_cluster/lc_5/ltout
T_12_4_wire_logic_cluster/lc_6/in_2

End 

Net : I_DUT.U_5.FRAM_SDI_1_1
T_12_2_wire_logic_cluster/lc_6/out
T_13_1_sp4_v_t_45
T_12_4_lc_trk_g3_5
T_12_4_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.U_5.FRAM_SDI_1_2
T_12_2_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g0_2
T_12_3_wire_logic_cluster/lc_2/in_0

End 

Net : I_DUT.U_5.FRAM_SDI_1_3_cascade_
T_12_3_wire_logic_cluster/lc_6/ltout
T_12_3_wire_logic_cluster/lc_7/in_2

End 

Net : I_DUT.fpga_m_1_ret_RNIHEAG_0
T_11_1_wire_logic_cluster/lc_6/out
T_11_1_lc_trk_g3_6
T_11_1_wire_logic_cluster/lc_6/in_1

T_11_1_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_28
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_3/in_0

T_11_1_wire_logic_cluster/lc_6/out
T_12_0_span4_vert_45
T_12_3_lc_trk_g1_5
T_12_3_input_2_6
T_12_3_wire_logic_cluster/lc_6/in_2

End 

Net : I_DUT.fpga_m_2_ret_RNIIIGK_0
T_11_2_wire_logic_cluster/lc_4/out
T_11_2_lc_trk_g1_4
T_11_2_wire_logic_cluster/lc_4/in_1

T_11_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_6/in_3

T_11_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g1_4
T_12_2_input_2_5
T_12_2_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.fpga_m_i_2_1
T_10_9_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.fpga_m_i_3_0
T_10_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g2_3
T_9_9_wire_logic_cluster/lc_0/in_3

End 

Net : I_DUT.fpga_m_i_3_2
T_8_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.fpga_m_i_3_3
T_9_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_9_9_lc_trk_g2_0
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : I_DUT.fpga_m_ret_3_RNIK5EN1_0
T_9_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_6/in_0

End 

Net : I_DUT.fpga_m_ret_5_RNI0PRE1_0
T_7_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.fpga_m_ret_5_RNI0PRE1_0_cascade_
T_7_11_wire_logic_cluster/lc_4/ltout
T_7_11_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.fpga_m_ret_6_RNIM2D7_0
T_11_7_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_3/in_1

T_11_7_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_42
T_12_4_lc_trk_g2_2
T_12_4_wire_logic_cluster/lc_5/in_3

T_11_7_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_42
T_12_4_lc_trk_g2_2
T_12_4_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.fpga_m_ret_7_RNI2OTC1_0
T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_44
T_8_6_sp4_v_t_44
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.fpga_m_ret_9_RNI797L1_0
T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.fpga_m_ret_RNI15M5_0
T_18_1_wire_logic_cluster/lc_3/out
T_18_1_lc_trk_g0_3
T_18_1_wire_logic_cluster/lc_3/in_0

T_18_1_wire_logic_cluster/lc_3/out
T_18_1_sp4_h_l_11
T_14_1_sp4_h_l_7
T_13_1_sp4_v_t_42
T_12_2_lc_trk_g3_2
T_12_2_wire_logic_cluster/lc_2/in_3

T_18_1_wire_logic_cluster/lc_3/out
T_12_1_sp12_h_l_1
T_11_1_sp12_v_t_22
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.fram_ncsAF_0
T_10_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_36
T_7_11_sp4_h_l_1
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_36
T_10_7_sp4_v_t_44
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_36
T_10_7_sp4_v_t_44
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_41
T_7_8_sp4_h_l_4
T_7_8_lc_trk_g0_1
T_7_8_wire_logic_cluster/lc_4/in_1

End 

Net : I_DUT.fram_sclkAF_0
T_11_12_wire_logic_cluster/lc_3/out
T_11_9_sp4_v_t_46
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_5/in_0

End 

Net : I_DUT.U_5.FR_NCS_1Z0Z_0
T_7_8_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_44
T_8_6_lc_trk_g2_1
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.U_5.FR_NCS_1Z0Z_1
T_9_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_45
T_9_5_lc_trk_g3_5
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

End 

Net : I_DUT.m_i_0_reti
T_10_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : I_DUT.U_5.FR_NCS_1Z0Z_2
T_7_11_wire_logic_cluster/lc_5/out
T_8_9_sp4_v_t_38
T_8_5_sp4_v_t_46
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.U_5.FR_NCS_1Z0Z_3
T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_9_3_sp4_v_t_44
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_3

End 

Net : I_DUT.U_5.N_32_i_cascade_
T_9_9_wire_logic_cluster/lc_3/ltout
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : I_DUT.U_5.N_54i
T_10_4_wire_logic_cluster/lc_0/out
T_9_4_lc_trk_g3_0
T_9_4_wire_logic_cluster/lc_4/in_3

T_10_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_5/in_0

T_10_4_wire_logic_cluster/lc_0/out
T_10_2_sp4_v_t_45
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_3/in_3

End 

Net : I_DUT.U_5.N_62_0
T_9_5_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : I_DUT.U_5.N_62_i_0
T_9_4_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_0/in_0

T_9_4_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_8
T_12_4_lc_trk_g2_5
T_12_4_wire_logic_cluster/lc_6/in_3

T_9_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_8
T_12_4_lc_trk_g2_5
T_12_4_input_2_1
T_12_4_wire_logic_cluster/lc_1/in_2

T_9_4_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_40
T_8_6_lc_trk_g3_0
T_8_6_input_2_1
T_8_6_wire_logic_cluster/lc_1/in_2

T_9_4_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_40
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_5/in_0

T_9_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_8
T_13_0_span4_vert_45
T_12_3_lc_trk_g3_5
T_12_3_input_2_2
T_12_3_wire_logic_cluster/lc_2/in_2

T_9_4_wire_logic_cluster/lc_4/out
T_10_4_sp4_h_l_8
T_13_0_span4_vert_45
T_12_3_lc_trk_g3_5
T_12_3_wire_logic_cluster/lc_7/in_1

End 

Net : I_DUT.U_5.N_98_cascade_
T_11_10_wire_logic_cluster/lc_4/ltout
T_11_10_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.U_5.adc_clock11_i_0
T_13_10_wire_logic_cluster/lc_4/out
T_13_9_sp4_v_t_40
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_3/in_0

T_13_10_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_45
T_13_2_sp4_v_t_46
T_12_4_lc_trk_g0_0
T_12_4_wire_logic_cluster/lc_6/in_0

T_13_10_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_45
T_13_2_sp4_v_t_46
T_12_4_lc_trk_g0_0
T_12_4_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_45
T_13_2_sp4_v_t_46
T_12_3_lc_trk_g3_6
T_12_3_wire_logic_cluster/lc_2/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_45
T_13_2_sp4_v_t_46
T_12_3_lc_trk_g3_6
T_12_3_wire_logic_cluster/lc_7/in_0

End 

Net : I_DUT.U_5.adc_clock11_i_0_i_1
T_10_8_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_5.adc_clock11_i_0_reti
T_9_5_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_4/in_0

End 

Net : I_DUT.U_5.adc_clock11_i_0_reti_cascade_
T_9_5_wire_logic_cluster/lc_4/ltout
T_9_5_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.un18_m_1
T_8_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_5.fpga_m_ret_5_RNIKVDZ0Z3_cascade_
T_12_4_wire_logic_cluster/lc_4/ltout
T_12_4_wire_logic_cluster/lc_5/in_2

End 

Net : I_DUT.un1_m_reti
T_9_2_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_36
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_4/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_36
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_5/in_3

End 

Net : I_DUT.un3_ac0_5_cascade_
T_9_9_wire_logic_cluster/lc_2/ltout
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : I_DUT_U_5_FR_CLOCK_0_i_0
T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_15_10_sp4_h_l_4
T_18_10_sp4_v_t_44
T_18_14_sp4_v_t_44
T_18_18_sp4_v_t_44
T_18_21_lc_trk_g0_4
T_18_21_wire_io_cluster/io_0/D_OUT_0

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_15_10_sp4_h_l_4
T_18_10_sp4_v_t_44
T_18_14_sp4_v_t_44
T_18_18_sp4_v_t_44
T_18_21_lc_trk_g1_4
T_18_21_wire_io_cluster/io_1/D_OUT_0

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_15_10_sp4_h_l_4
T_18_10_sp4_v_t_44
T_18_14_sp4_v_t_44
T_18_18_sp4_v_t_37
T_18_21_span4_horz_r_2
T_19_21_lc_trk_g0_6
T_19_21_wire_io_cluster/io_0/D_OUT_0

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_sp12_h_l_1
T_15_10_sp4_h_l_4
T_18_10_sp4_v_t_44
T_18_14_sp4_v_t_44
T_18_18_sp4_v_t_37
T_18_21_span4_horz_r_2
T_19_21_lc_trk_g1_6
T_19_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : I_DUT_U_5_MISO_0_i
T_11_2_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_46
T_8_1_sp4_h_l_11
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/in_0

End 

Net : I_DUT.U_5.fpga_m_ret_5_RNIL0EZ0Z3_cascade_
T_12_2_wire_logic_cluster/lc_5/ltout
T_12_2_wire_logic_cluster/lc_6/in_2

End 

Net : I_DUT.U_5.fpga_m_ret_5_RNIM1EZ0Z3
T_11_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g1_1
T_12_2_input_2_2
T_12_2_wire_logic_cluster/lc_2/in_2

End 

Net : I_DUT.U_5.fpga_m_ret_5_RNIN2EZ0Z3
T_11_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g0_3
T_12_3_wire_logic_cluster/lc_6/in_3

End 

Net : I_DUT.U_5.fr_clock7_i_0
T_9_6_wire_logic_cluster/lc_0/out
T_9_2_sp12_v_t_23
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_sp4_h_l_5
T_12_2_sp4_v_t_46
T_12_4_lc_trk_g2_3
T_12_4_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_sp4_h_l_5
T_12_2_sp4_v_t_46
T_12_3_lc_trk_g2_6
T_12_3_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_9_6_sp4_h_l_5
T_12_2_sp4_v_t_46
T_12_6_sp4_v_t_39
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_0/out
T_9_2_sp12_v_t_23
T_10_2_sp12_h_l_0
T_12_2_lc_trk_g1_7
T_12_2_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_9_2_sp12_v_t_23
T_10_2_sp12_h_l_0
T_12_2_lc_trk_g1_7
T_12_2_wire_logic_cluster/lc_2/in_0

End 

Net : I_DUT.U_5.fr_clock7_i_0_i_1
T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_11_7_sp4_v_t_38
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_39
T_10_4_sp4_h_l_2
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_39
T_10_4_sp4_h_l_2
T_12_4_lc_trk_g2_7
T_12_4_wire_logic_cluster/lc_4/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_11_3_lc_trk_g1_0
T_11_3_input_2_3
T_11_3_wire_logic_cluster/lc_3/in_2

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_11_3_sp4_v_t_38
T_12_3_sp4_h_l_8
T_12_3_lc_trk_g0_5
T_12_3_wire_logic_cluster/lc_6/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_11_3_sp4_v_t_38
T_11_0_span4_vert_30
T_11_2_lc_trk_g0_3
T_11_2_input_2_1
T_11_2_wire_logic_cluster/lc_1/in_2

T_8_7_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_39
T_10_4_sp4_h_l_2
T_13_0_span4_vert_39
T_12_2_lc_trk_g1_2
T_12_2_wire_logic_cluster/lc_6/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_39
T_10_4_sp4_h_l_2
T_13_0_span4_vert_39
T_12_2_lc_trk_g1_2
T_12_2_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_39
T_10_4_sp4_h_l_2
T_13_0_span4_vert_39
T_12_2_lc_trk_g1_2
T_12_2_wire_logic_cluster/lc_5/in_0

End 

Net : I_DUT.U_5.fr_clock7_i_0_reti
T_9_7_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_3/in_0

End 

Net : adc_sdoZ0Z_0
T_17_1_wire_logic_cluster/lc_7/out
T_17_1_sp4_h_l_3
T_13_1_sp4_h_l_6
T_12_1_sp4_v_t_43
T_12_4_lc_trk_g0_3
T_12_4_wire_logic_cluster/lc_4/in_1

End 

Net : adc_sdoZ0Z_1
T_16_1_wire_logic_cluster/lc_0/out
T_13_1_sp12_h_l_0
T_12_1_sp12_v_t_23
T_12_2_lc_trk_g3_7
T_12_2_wire_logic_cluster/lc_5/in_1

End 

Net : adc_sdoZ0Z_2
T_12_1_wire_logic_cluster/lc_7/out
T_11_2_lc_trk_g1_7
T_11_2_wire_logic_cluster/lc_1/in_1

End 

Net : adc_sdoZ0Z_3
T_12_1_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_34
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_14_2_0_
Net : I_DUT.U_5.i_fpga_m_c_i_2
T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_8_9_sp4_v_t_47
T_8_11_lc_trk_g3_2
T_8_11_wire_logic_cluster/lc_6/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_8_6_sp12_v_t_22
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : I_DUT.U_5.un1_adc_clock11_1_0
T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g0_3
T_9_5_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g0_3
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_2_14_0_
Net : I_DUT.U_5.un1_m_0
T_8_8_wire_logic_cluster/lc_1/cout
T_8_8_wire_logic_cluster/lc_2/in_3

End 

Net : I_DUT.U_5.un1_m_0_THRU_CO
T_8_8_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_9_13_0_
Net : I_DUT.U_5.un1_m_0_axb_3
T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_1/in_1

End 

Net : clk_0_c_g
T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_12_18_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_20_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_17_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_12_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_13_10_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_11_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_13_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_10_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_7_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_11_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_8_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_16_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_16_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_16_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_5_13_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_7_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_12_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_15_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_7_10_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_13_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_5_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_7_9_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_13_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_13_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_11_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_1_14_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_8_7_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_6_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_6_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_13_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_13_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_2_12_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_12_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_12_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_12_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_14_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_17_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_17_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_5_8_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_9_4_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_10_2_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_15_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_17_3_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_5_7_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_16_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_17_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_20_1_wire_logic_cluster/lc_3/clk

T_13_21_wire_io_cluster/io_0/gbout
T_12_21_wire_pll/outglobalb
T_0_0_glb_netwk_2
T_5_1_wire_logic_cluster/lc_3/clk

End 

Net : fpga_mZ0Z_0
T_8_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_2/in_1

End 

Net : fpga_mZ0Z_1
T_10_9_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_2/in_0

End 

Net : fpga_mZ0Z_2
T_8_11_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_41
T_9_9_lc_trk_g3_1
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

T_8_11_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_41
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_0/in_0

End 

Net : fpga_mZ0Z_3
T_8_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_8_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_47
T_9_9_lc_trk_g2_7
T_9_9_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_42
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_2/in_0

End 

Net : fpga_m_0_ret_4_RNIBT2F_0
T_12_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g1_6
T_12_4_wire_logic_cluster/lc_6/in_1

T_12_4_wire_logic_cluster/lc_6/out
T_11_4_sp4_h_l_4
T_15_4_sp4_h_l_0
T_18_0_span4_vert_43
T_18_0_lc_trk_g1_3
T_18_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : fpga_m_0_ret_4_RNICU2F_0
T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g2_1
T_12_4_wire_logic_cluster/lc_1/in_0

T_12_4_wire_logic_cluster/lc_1/out
T_11_4_sp4_h_l_10
T_15_4_sp4_h_l_1
T_18_0_span4_vert_42
T_18_0_lc_trk_g1_2
T_18_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : fpga_m_0_ret_4_RNIDV2F_0
T_12_3_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g3_2
T_12_3_wire_logic_cluster/lc_2/in_1

T_12_3_wire_logic_cluster/lc_2/out
T_12_3_sp4_h_l_9
T_16_3_sp4_h_l_9
T_19_0_span4_vert_27
T_19_0_lc_trk_g1_3
T_19_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : fpga_m_0_ret_4_RNIE03F_0
T_12_3_wire_logic_cluster/lc_7/out
T_12_3_lc_trk_g1_7
T_12_3_wire_logic_cluster/lc_7/in_3

T_12_3_wire_logic_cluster/lc_7/out
T_11_3_sp4_h_l_6
T_15_3_sp4_h_l_2
T_19_3_sp4_h_l_5
T_22_0_span4_vert_35
T_22_0_lc_trk_g0_3
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : fpga_m_ret_4_RNIQT5I2_0
T_9_9_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_4/in_3

T_9_9_wire_logic_cluster/lc_4/out
T_10_9_sp4_h_l_8
T_13_9_sp4_v_t_45
T_13_13_sp4_v_t_46
T_14_17_sp4_h_l_5
T_17_17_sp4_v_t_47
T_17_21_lc_trk_g0_2
T_17_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : fpga_m_ret_8_RNI1CV5_3
T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_6_sp12_h_l_1
T_7_0_span12_vert_10
T_7_0_lc_trk_g0_2
T_7_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : fpga_m_ret_8_RNI1CV5_4
T_9_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_8
T_7_1_sp4_v_t_36
T_7_0_span4_vert_1
T_7_0_lc_trk_g0_1
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : fpga_m_ret_8_RNI1CV5_5
T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_1/in_0

T_8_6_wire_logic_cluster/lc_1/out
T_8_0_span12_vert_13
T_8_0_lc_trk_g1_5
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : fpga_m_ret_8_RNI1CV5_6
T_9_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_1/in_0

T_9_5_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_10
T_9_0_lc_trk_g0_2
T_9_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : I_DUT.U_5.un3_0
T_8_9_wire_logic_cluster/lc_3/cout
T_8_9_wire_logic_cluster/lc_4/in_3

End 

Net : fpga_sck_fastZ0
T_5_8_wire_logic_cluster/lc_2/out
T_0_8_sp12_h_l_0
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_2/in_1

End 

Net : iRST_rst_n_c
T_12_21_wire_io_cluster/io_1/D_IN_0
T_12_18_sp4_v_t_44
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_0/in_3

End 

Net : i_acq_pretrig_c
T_9_21_wire_io_cluster/io_1/D_IN_0
T_9_15_sp12_v_t_23
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_2/in_3

End 

Net : i_acq_trig_c
T_9_21_wire_io_cluster/io_0/D_IN_0
T_9_20_lc_trk_g0_4
T_9_20_wire_logic_cluster/lc_7/in_3

End 

Net : i_adc_sdo_c_0
T_17_0_wire_io_cluster/io_0/D_IN_0
T_17_1_lc_trk_g0_4
T_17_1_wire_logic_cluster/lc_7/in_3

End 

Net : i_adc_sdo_c_1
T_16_0_wire_io_cluster/io_0/D_IN_0
T_16_1_lc_trk_g1_4
T_16_1_wire_logic_cluster/lc_0/in_3

End 

Net : i_adc_sdo_c_2
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_8
T_12_1_sp4_h_l_1
T_12_1_lc_trk_g0_4
T_12_1_wire_logic_cluster/lc_7/in_3

End 

Net : i_adc_sdo_c_3
T_13_0_wire_io_cluster/io_1/D_IN_0
T_12_1_lc_trk_g0_2
T_12_1_wire_logic_cluster/lc_1/in_3

End 

Net : i_fpga_m_c_0
T_21_0_wire_io_cluster/io_1/D_IN_0
T_20_1_lc_trk_g0_2
T_20_1_wire_logic_cluster/lc_4/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_0_span4_vert_0
T_12_1_lc_trk_g1_0
T_12_1_wire_logic_cluster/lc_6/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_13_3_lc_trk_g2_6
T_13_3_wire_logic_cluster/lc_5/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_20
T_18_2_sp4_h_l_2
T_14_2_sp4_h_l_5
T_10_2_sp4_h_l_1
T_10_2_lc_trk_g1_4
T_10_2_wire_logic_cluster/lc_2/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_0_span4_vert_0
T_13_1_sp4_v_t_38
T_12_5_lc_trk_g1_3
T_12_5_wire_logic_cluster/lc_4/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_20
T_18_2_sp4_h_l_2
T_14_2_sp4_h_l_5
T_10_2_sp4_h_l_1
T_9_2_lc_trk_g1_1
T_9_2_input_2_2
T_9_2_wire_logic_cluster/lc_2/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_1
T_14_4_sp4_h_l_4
T_10_4_sp4_h_l_0
T_10_4_lc_trk_g0_5
T_10_4_wire_logic_cluster/lc_0/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_1
T_14_4_sp4_h_l_4
T_10_4_sp4_h_l_0
T_9_4_lc_trk_g1_0
T_9_4_wire_logic_cluster/lc_2/in_1

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_20
T_18_2_sp4_h_l_2
T_14_2_sp4_h_l_5
T_13_2_sp4_v_t_40
T_10_6_sp4_h_l_10
T_10_6_lc_trk_g0_7
T_10_6_wire_logic_cluster/lc_4/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_10_5_sp4_h_l_6
T_9_5_lc_trk_g0_6
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span12_vert_12
T_10_7_sp12_h_l_0
T_10_7_lc_trk_g1_3
T_10_7_wire_logic_cluster/lc_6/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_20
T_18_2_sp4_h_l_2
T_14_2_sp4_h_l_5
T_13_2_sp4_v_t_40
T_13_6_sp4_v_t_40
T_13_10_lc_trk_g1_5
T_13_10_wire_logic_cluster/lc_4/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_1
T_14_4_sp4_h_l_4
T_13_4_sp4_v_t_47
T_10_8_sp4_h_l_3
T_10_8_lc_trk_g1_6
T_10_8_wire_logic_cluster/lc_0/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_13_5_sp4_v_t_39
T_10_9_sp4_h_l_7
T_10_9_lc_trk_g0_2
T_10_9_wire_logic_cluster/lc_3/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_10_5_sp4_h_l_6
T_9_5_sp4_v_t_37
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_1/in_0

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_10_5_sp4_h_l_6
T_9_5_sp4_v_t_37
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_0/in_1

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_10_5_sp4_h_l_6
T_9_5_sp4_v_t_37
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_0/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_10_5_sp4_h_l_6
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_9_11_lc_trk_g2_3
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_10_5_sp4_h_l_6
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_1/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_1
T_14_4_sp4_h_l_4
T_13_4_sp4_v_t_47
T_13_8_sp4_v_t_47
T_10_12_sp4_h_l_3
T_6_12_sp4_h_l_6
T_7_12_lc_trk_g3_6
T_7_12_wire_logic_cluster/lc_2/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_4
T_18_1_sp4_h_l_4
T_14_1_sp4_h_l_0
T_13_1_sp4_v_t_43
T_10_5_sp4_h_l_6
T_9_5_sp4_v_t_37
T_9_9_sp4_v_t_38
T_9_13_sp4_v_t_46
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_6/in_3

T_21_0_wire_io_cluster/io_1/D_IN_0
T_21_0_span4_vert_36
T_18_4_sp4_h_l_1
T_14_4_sp4_h_l_4
T_13_4_sp4_v_t_47
T_13_8_sp4_v_t_47
T_10_12_sp4_h_l_3
T_6_12_sp4_h_l_6
T_2_12_sp4_h_l_9
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_3/in_3

End 

Net : i_fpga_m_c_1
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_2/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_10_2_sp4_h_l_7
T_10_2_lc_trk_g0_2
T_10_2_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_2/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_10_2_sp4_h_l_7
T_13_0_span4_vert_12
T_12_1_lc_trk_g2_4
T_12_1_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_2_sp4_v_t_44
T_10_6_sp4_h_l_9
T_10_6_lc_trk_g0_4
T_10_6_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_10_2_sp4_h_l_7
T_13_2_sp4_v_t_42
T_13_3_lc_trk_g3_2
T_13_3_input_2_5
T_13_3_wire_logic_cluster/lc_5/in_2

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_10_2_sp4_h_l_7
T_13_2_sp4_v_t_42
T_12_5_lc_trk_g3_2
T_12_5_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_3_sp4_v_t_41
T_10_7_sp4_h_l_4
T_10_7_lc_trk_g0_1
T_10_7_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_10_8_sp4_h_l_5
T_10_8_lc_trk_g0_0
T_10_8_input_2_0
T_10_8_wire_logic_cluster/lc_0/in_2

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_5_sp4_v_t_39
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_2/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_7_sp4_v_t_37
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_1/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_5_sp4_v_t_39
T_10_9_sp4_h_l_2
T_10_9_lc_trk_g1_7
T_10_9_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_5_sp4_v_t_39
T_10_9_sp4_h_l_2
T_10_9_lc_trk_g1_7
T_10_9_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_7_sp4_v_t_37
T_8_11_lc_trk_g1_0
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_10_11_sp12_h_l_0
T_21_0_span12_vert_20
T_21_0_span4_vert_32
T_20_1_lc_trk_g0_3
T_20_1_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_6_12_sp4_h_l_10
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_10_2_sp4_h_l_7
T_13_2_sp4_v_t_42
T_13_6_sp4_v_t_47
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_7_sp4_v_t_37
T_9_11_sp4_v_t_45
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_6_12_sp4_h_l_10
T_2_12_sp4_h_l_10
T_2_12_lc_trk_g0_7
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

End 

Net : i_fpga_m_c_2
T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_8_14_lc_trk_g3_3
T_8_14_input_2_6
T_8_14_wire_logic_cluster/lc_6/in_2

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_5/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_19_sp12_v_t_23
T_8_7_sp12_v_t_23
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_1/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_19_sp12_v_t_23
T_8_7_sp12_v_t_23
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_6/in_0

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_19_sp12_v_t_23
T_8_7_sp12_v_t_23
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_0/in_0

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_19_sp12_v_t_23
T_8_7_sp12_v_t_23
T_8_11_sp4_v_t_41
T_7_12_lc_trk_g3_1
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_19_sp12_v_t_23
T_8_7_sp12_v_t_23
T_8_11_sp4_v_t_41
T_9_11_sp4_h_l_9
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_7/in_3

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_19_sp12_v_t_23
T_8_7_sp12_v_t_23
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_3/in_3

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_19_sp12_v_t_23
T_8_7_sp12_v_t_23
T_8_9_lc_trk_g2_4
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_0_11_sp12_h_l_7
T_4_11_sp4_h_l_9
T_3_11_sp4_v_t_38
T_2_12_lc_trk_g2_6
T_2_12_wire_logic_cluster/lc_3/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_0_11_sp12_h_l_7
T_4_11_sp4_h_l_9
T_8_11_sp4_h_l_0
T_11_7_sp4_v_t_43
T_10_8_lc_trk_g3_3
T_10_8_wire_logic_cluster/lc_0/in_0

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_10_11_sp4_h_l_3
T_13_7_sp4_v_t_38
T_13_10_lc_trk_g0_6
T_13_10_input_2_4
T_13_10_wire_logic_cluster/lc_4/in_2

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_0_11_sp12_h_l_7
T_4_11_sp4_h_l_9
T_8_11_sp4_h_l_0
T_11_7_sp4_v_t_43
T_11_3_sp4_v_t_43
T_10_6_lc_trk_g3_3
T_10_6_input_2_4
T_10_6_wire_logic_cluster/lc_4/in_2

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_10_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_4/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_10_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g2_6
T_9_4_input_2_2
T_9_4_wire_logic_cluster/lc_2/in_2

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_0_11_sp12_h_l_7
T_4_11_sp4_h_l_9
T_8_11_sp4_h_l_0
T_11_7_sp4_v_t_43
T_11_3_sp4_v_t_44
T_10_4_lc_trk_g3_4
T_10_4_wire_logic_cluster/lc_0/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_10_11_sp4_h_l_3
T_13_7_sp4_v_t_38
T_13_3_sp4_v_t_46
T_12_5_lc_trk_g0_0
T_12_5_input_2_4
T_12_5_wire_logic_cluster/lc_4/in_2

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_10_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_0_span4_vert_31
T_9_2_lc_trk_g1_2
T_9_2_wire_logic_cluster/lc_2/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_0_11_sp12_h_l_7
T_4_11_sp4_h_l_9
T_8_11_sp4_h_l_0
T_11_7_sp4_v_t_43
T_11_3_sp4_v_t_44
T_11_0_span4_vert_29
T_10_2_lc_trk_g3_0
T_10_2_wire_logic_cluster/lc_2/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_15_sp12_v_t_23
T_8_3_sp12_v_t_23
T_9_3_sp12_h_l_0
T_13_3_lc_trk_g1_3
T_13_3_wire_logic_cluster/lc_5/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_10_11_sp4_h_l_3
T_13_7_sp4_v_t_38
T_13_3_sp4_v_t_46
T_13_0_span4_vert_26
T_12_1_lc_trk_g1_2
T_12_1_wire_logic_cluster/lc_6/in_1

T_8_21_wire_io_cluster/io_1/D_IN_0
T_8_11_sp12_v_t_23
T_9_11_sp12_h_l_0
T_20_0_span12_vert_20
T_20_1_lc_trk_g3_4
T_20_1_wire_logic_cluster/lc_4/in_1

End 

Net : i_fpga_m_c_3
T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_8_14_lc_trk_g2_7
T_8_14_wire_logic_cluster/lc_6/in_1

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_1/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_3/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_8_11_sp4_v_t_47
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_2/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_8_11_sp4_v_t_47
T_9_11_sp4_h_l_10
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_7/in_1

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_8_11_sp4_v_t_47
T_9_11_sp4_h_l_10
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_4/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_3/in_1

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_1/in_3

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_0_13_sp12_h_l_7
T_4_13_sp4_h_l_9
T_3_9_sp4_v_t_44
T_2_12_lc_trk_g3_4
T_2_12_wire_logic_cluster/lc_3/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_0_13_sp12_h_l_7
T_4_13_sp4_h_l_9
T_8_13_sp4_h_l_9
T_11_9_sp4_v_t_44
T_11_5_sp4_v_t_37
T_10_8_lc_trk_g2_5
T_10_8_wire_logic_cluster/lc_0/in_1

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_10_13_sp4_h_l_3
T_13_9_sp4_v_t_44
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_4/in_1

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_0_13_sp12_h_l_7
T_4_13_sp4_h_l_9
T_8_13_sp4_h_l_9
T_11_9_sp4_v_t_44
T_11_5_sp4_v_t_37
T_10_6_lc_trk_g2_5
T_10_6_wire_logic_cluster/lc_4/in_1

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_9_5_sp12_h_l_0
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_4/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_9_5_sp12_h_l_0
T_10_5_sp4_h_l_3
T_9_1_sp4_v_t_45
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_2/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_13_sp12_v_t_23
T_0_13_sp12_h_l_7
T_4_13_sp4_h_l_9
T_8_13_sp4_h_l_9
T_11_9_sp4_v_t_44
T_11_5_sp4_v_t_37
T_11_1_sp4_v_t_38
T_10_4_lc_trk_g2_6
T_10_4_wire_logic_cluster/lc_0/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_9_5_sp12_h_l_0
T_12_5_lc_trk_g1_0
T_12_5_wire_logic_cluster/lc_4/in_1

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_9_5_sp12_h_l_0
T_10_5_sp4_h_l_3
T_9_1_sp4_v_t_45
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_2/in_0

T_8_21_wire_io_cluster/io_0/D_IN_0
T_8_17_sp12_v_t_23
T_8_5_sp12_v_t_23
T_9_5_sp12_h_l_0
T_10_5_sp4_h_l_3
T_13_1_sp4_v_t_44
T_13_3_lc_trk_g2_1
T_13_3_wire_logic_cluster/lc_5/in_0

End 

Net : i_fpga_mosi_c
T_6_0_wire_io_cluster/io_1/D_IN_0
T_5_1_lc_trk_g0_2
T_5_1_wire_logic_cluster/lc_0/in_0

End 

Net : i_fpga_sck_c
T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span12_vert_16
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_2/in_3

T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span12_vert_16
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_2/in_0

End 

Net : internalOscilatorOutputNet
T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_8
T_21_1_lc_trk_g0_0
T_21_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_18_1_lc_trk_g0_0
T_18_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_18_1_lc_trk_g0_0
T_18_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_18_1_lc_trk_g0_0
T_18_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_14_1_sp4_h_l_1
T_10_1_sp4_h_l_4
T_6_1_sp4_h_l_4
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_14_1_sp4_h_l_1
T_10_1_sp4_h_l_4
T_6_1_sp4_h_l_4
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_14_1_sp4_h_l_1
T_10_1_sp4_h_l_4
T_6_1_sp4_h_l_0
T_7_1_lc_trk_g2_0
T_7_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_14_1_sp4_h_l_1
T_10_1_sp4_h_l_4
T_6_1_sp4_h_l_0
T_7_1_lc_trk_g2_0
T_7_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp4_v_t_39
T_22_1_sp4_h_l_2
T_18_1_sp4_h_l_5
T_14_1_sp4_h_l_1
T_10_1_sp4_h_l_4
T_6_1_sp4_h_l_0
T_7_1_lc_trk_g2_0
T_7_1_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_25_8_sp12_v_t_22
T_14_20_sp12_h_l_1
T_18_20_sp4_h_l_4
T_14_20_sp4_h_l_4
T_10_20_sp4_h_l_4
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_3/clk

T_25_0_wire_smc_clk/CLK
T_25_1_sp12_v_t_13
T_14_8_sp12_h_l_1
T_13_8_sp12_v_t_22
T_2_20_sp12_h_l_1
T_2_20_sp4_h_l_0
T_3_20_lc_trk_g2_0
T_3_20_wire_logic_cluster/lc_3/clk

End 

Net : I_DUT.U_5.un3_0_THRU_CO
T_8_9_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_45
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_44
T_9_7_lc_trk_g2_1
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : io_fpga_miso_obuftLegalizeSB_DFFNet
T_7_1_wire_logic_cluster/lc_1/out
T_7_1_lc_trk_g0_1
T_7_1_wire_logic_cluster/lc_0/in_1

End 

Net : o_adc_nsc_c
T_13_12_wire_logic_cluster/lc_3/out
T_13_12_sp4_h_l_11
T_16_12_sp4_v_t_46
T_16_16_sp4_v_t_46
T_16_20_sp4_v_t_46
T_16_21_lc_trk_g1_6
T_16_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET_cascade_
T_7_11_wire_logic_cluster/lc_3/ltout
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : I6.iRST_rst_n_c_i
T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_5/s_r

End 

Net : I_DUT.MISO_AF
T_11_4_wire_logic_cluster/lc_1/out
T_11_1_sp4_v_t_42
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_7/in_0

End 

Net : o_meas_1mhz_c
T_10_12_wire_logic_cluster/lc_7/out
T_8_12_sp12_h_l_1
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_7_sp12_v_t_22
T_11_19_sp12_h_l_1
T_13_19_sp4_h_l_2
T_16_19_sp4_v_t_39
T_16_21_lc_trk_g0_2
T_16_21_wire_io_cluster/io_0/D_OUT_0

End 

