{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509729603413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509729603418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 19:20:03 2017 " "Processing started: Fri Nov 03 19:20:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509729603418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729603418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_timer -c digital_timer_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_timer -c digital_timer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729603418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509729603800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_timer_top.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_timer_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_timer_top " "Found entity 1: digital_timer_top" {  } { { "digital_timer_top.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729618880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729618881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_99.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_99.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_99 " "Found entity 1: counter_99" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729618882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "binary_to_BCD.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/binary_to_BCD.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729618883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509729618884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_timer_top " "Elaborating entity \"digital_timer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509729618909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:clk_2_50 " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:clk_2_50\"" {  } { { "digital_timer_top.v" "clk_2_50" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509729618957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_generator.v(20) " "Verilog HDL assignment warning at clk_generator.v(20): truncated value with size 32 to match size of target (25)" {  } { { "clk_generator.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/clk_generator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509729618958 "|digital_timer_top|clk_generator:clk_2_50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_99 counter_99:digital_counter " "Elaborating entity \"counter_99\" for hierarchy \"counter_99:digital_counter\"" {  } { { "digital_timer_top.v" "digital_counter" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509729618958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_99.v(23) " "Verilog HDL assignment warning at counter_99.v(23): truncated value with size 32 to match size of target (8)" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509729618959 "|digital_timer_top|counter_99:digital_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD binary_to_BCD:bcd_encoder " "Elaborating entity \"binary_to_BCD\" for hierarchy \"binary_to_BCD:bcd_encoder\"" {  } { { "digital_timer_top.v" "bcd_encoder" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509729618959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_BCD.v(31) " "Verilog HDL assignment warning at binary_to_BCD.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_BCD.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/binary_to_BCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509729618960 "|digital_timer_top|binary_to_BCD:bcd_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_BCD.v(29) " "Verilog HDL assignment warning at binary_to_BCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binary_to_BCD.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/binary_to_BCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509729618960 "|digital_timer_top|binary_to_BCD:bcd_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_display segment_display:HEX_0 " "Elaborating entity \"segment_display\" for hierarchy \"segment_display:HEX_0\"" {  } { { "digital_timer_top.v" "HEX_0" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "segment_display.v(12) " "Verilog HDL Case Statement warning at segment_display.v(12): incomplete case statement has no default case item" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment_code segment_display.v(10) " "Verilog HDL Always Construct warning at segment_display.v(10): inferring latch(es) for variable \"segment_code\", which holds its previous value in one or more paths through the always construct" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[0\] segment_display.v(10) " "Inferred latch for \"segment_code\[0\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[1\] segment_display.v(10) " "Inferred latch for \"segment_code\[1\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[2\] segment_display.v(10) " "Inferred latch for \"segment_code\[2\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[3\] segment_display.v(10) " "Inferred latch for \"segment_code\[3\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[4\] segment_display.v(10) " "Inferred latch for \"segment_code\[4\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[5\] segment_display.v(10) " "Inferred latch for \"segment_code\[5\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618961 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[6\] segment_display.v(10) " "Inferred latch for \"segment_code\[6\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618962 "|digital_timer_top|segment_display:HEX_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_code\[7\] segment_display.v(10) " "Inferred latch for \"segment_code\[7\]\" at segment_display.v(10)" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729618962 "|digital_timer_top|segment_display:HEX_0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_0\|segment_code\[0\] " "Latch segment_display:HEX_0\|segment_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[1\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619554 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_0\|segment_code\[1\] " "Latch segment_display:HEX_0\|segment_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[1\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619554 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_0\|segment_code\[2\] " "Latch segment_display:HEX_0\|segment_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[1\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619554 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_0\|segment_code\[3\] " "Latch segment_display:HEX_0\|segment_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[1\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619554 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_0\|segment_code\[4\] " "Latch segment_display:HEX_0\|segment_code\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[1\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619554 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_0\|segment_code\[5\] " "Latch segment_display:HEX_0\|segment_code\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[1\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619554 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_0\|segment_code\[6\] " "Latch segment_display:HEX_0\|segment_code\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[1\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_1\|segment_code\[0\] " "Latch segment_display:HEX_1\|segment_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[7\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[7\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_1\|segment_code\[1\] " "Latch segment_display:HEX_1\|segment_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[7\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[7\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_1\|segment_code\[2\] " "Latch segment_display:HEX_1\|segment_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[7\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[7\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_1\|segment_code\[3\] " "Latch segment_display:HEX_1\|segment_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[7\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[7\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_1\|segment_code\[4\] " "Latch segment_display:HEX_1\|segment_code\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[7\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[7\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_1\|segment_code\[5\] " "Latch segment_display:HEX_1\|segment_code\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[7\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[7\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "segment_display:HEX_1\|segment_code\[6\] " "Latch segment_display:HEX_1\|segment_code\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter_99:digital_counter\|count\[7\] " "Ports D and ENA on the latch are fed by the same signal counter_99:digital_counter\|count\[7\]" {  } { { "counter_99.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/counter_99.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509729619555 ""}  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509729619555 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segment_display:HEX_1\|segment_code\[0\] " "LATCH primitive \"segment_display:HEX_1\|segment_code\[0\]\" is permanently enabled" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509729620215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segment_display:HEX_1\|segment_code\[1\] " "LATCH primitive \"segment_display:HEX_1\|segment_code\[1\]\" is permanently enabled" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509729620215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segment_display:HEX_1\|segment_code\[2\] " "LATCH primitive \"segment_display:HEX_1\|segment_code\[2\]\" is permanently enabled" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509729620216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segment_display:HEX_1\|segment_code\[3\] " "LATCH primitive \"segment_display:HEX_1\|segment_code\[3\]\" is permanently enabled" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509729620216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segment_display:HEX_1\|segment_code\[4\] " "LATCH primitive \"segment_display:HEX_1\|segment_code\[4\]\" is permanently enabled" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509729620216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segment_display:HEX_1\|segment_code\[5\] " "LATCH primitive \"segment_display:HEX_1\|segment_code\[5\]\" is permanently enabled" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509729620216 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segment_display:HEX_1\|segment_code\[6\] " "LATCH primitive \"segment_display:HEX_1\|segment_code\[6\]\" is permanently enabled" {  } { { "segment_display.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/segment_display.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509729620216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_0\[7\] VCC " "Pin \"seg_0\[7\]\" is stuck at VCC" {  } { { "digital_timer_top.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509729620234 "|digital_timer_top|seg_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[7\] VCC " "Pin \"seg_1\[7\]\" is stuck at VCC" {  } { { "digital_timer_top.v" "" { Text "D:/Work/College/Semester 5/Current Year/CSEN605/Workspace/digital_timer/digital_timer_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509729620234 "|digital_timer_top|seg_1[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509729620234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509729620386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509729621105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509729621105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509729621171 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509729621171 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509729621171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509729621171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509729621217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 19:20:21 2017 " "Processing ended: Fri Nov 03 19:20:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509729621217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509729621217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509729621217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509729621217 ""}
