

================================================================
== Vitis HLS Report for 'sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s'
================================================================
* Date:           Mon Apr 29 02:51:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.141 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      157|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        1|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|       53|     -|
|Register             |        -|      -|       15|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      0|       15|      210|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table_U  |sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s_sigmoid_table_RpcA  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln90_fu_136_p2     |         +|   0|  0|  20|          13|           1|
    |index_fu_162_p2        |         +|   0|  0|  20|          13|          10|
    |icmp_ln90_1_fu_130_p2  |      icmp|   0|  0|  17|          10|           1|
    |icmp_ln90_fu_112_p2    |      icmp|   0|  0|  33|          26|           5|
    |icmp_ln94_fu_192_p2    |      icmp|   0|  0|  10|           3|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |ap_block_state4        |        or|   0|  0|   2|           1|           1|
    |or_ln92_fu_220_p2      |        or|   0|  0|   2|           1|           1|
    |data_round_fu_150_p3   |    select|   0|  0|  13|           1|          13|
    |index_1_fu_226_p3      |    select|   0|  0|  10|           1|          10|
    |select_ln90_fu_142_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln92_fu_212_p3  |    select|   0|  0|   2|           1|           2|
    |xor_ln91_fu_168_p2     |       xor|   0|  0|  11|          10|          11|
    |xor_ln92_fu_206_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 157|          83|          72|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |layer16_out_blk_n        |   9|          2|    1|          2|
    |layer18_out_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  53|         11|    4|         11|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   4|   0|    4|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |index_1_reg_243  |  10|   0|   10|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  15|   0|   15|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18>|  return value|
|layer16_out_dout            |   in|   16|     ap_fifo|                                                     layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                     layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                     layer16_out|       pointer|
|layer16_out_empty_n         |   in|    1|     ap_fifo|                                                     layer16_out|       pointer|
|layer16_out_read            |  out|    1|     ap_fifo|                                                     layer16_out|       pointer|
|layer18_out_TDATA           |  out|   16|        axis|                                                     layer18_out|       pointer|
|layer18_out_TVALID          |  out|    1|        axis|                                                     layer18_out|       pointer|
|layer18_out_TREADY          |   in|    1|        axis|                                                     layer18_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 5 [1/1] (1.34ns)   --->   "%in_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer16_out" [firmware/nnet_utils/nnet_activation_stream.h:83]   --->   Operation 5 'read' 'in_data' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %in_data, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 6 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %in_data, i32 4, i32 15" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 7 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i12 %tmp_1" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 8 'sext' 'sext_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.84ns)   --->   "%icmp_ln90 = icmp_slt  i26 %shl_ln, i26 67108849" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 9 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i16 %in_data" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 10 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln90, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 11 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%icmp_ln90_1 = icmp_eq  i10 %tmp_3, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 12 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.74ns)   --->   "%add_ln90 = add i13 %sext_ln90, i13 1" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 13 'add' 'add_ln90' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node data_round)   --->   "%select_ln90 = select i1 %icmp_ln90_1, i13 %sext_ln90, i13 %add_ln90" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 14 'select' 'select_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.32ns) (out node of the LUT)   --->   "%data_round = select i1 %icmp_ln90, i13 %select_ln90, i13 %sext_ln90" [firmware/nnet_utils/nnet_activation_stream.h:90]   --->   Operation 15 'select' 'data_round' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%trunc_ln91 = trunc i13 %data_round" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 16 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.75ns)   --->   "%index = add i13 %data_round, i13 512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 17 'add' 'index' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%xor_ln91 = xor i10 %trunc_ln91, i10 512" [firmware/nnet_utils/nnet_activation_stream.h:91]   --->   Operation 18 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %index, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index, i32 10, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.57ns)   --->   "%icmp_ln94 = icmp_ne  i3 %tmp_2, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:94]   --->   Operation 21 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %index, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 22 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%xor_ln92 = xor i1 %tmp_4, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 23 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%select_ln92 = select i1 %xor_ln92, i10 1023, i10 0" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 24 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node index_1)   --->   "%or_ln92 = or i1 %tmp, i1 %icmp_ln94" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 25 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.30ns) (out node of the LUT)   --->   "%index_1 = select i1 %or_ln92, i10 %select_ln92, i10 %xor_ln91" [firmware/nnet_utils/nnet_activation_stream.h:92]   --->   Operation 26 'select' 'index_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i10 %index_1" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 27 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln96" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 28 'getelementptr' 'sigmoid_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.17ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 29 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 1.17>
ST_3 : Operation 30 [1/2] (1.17ns)   --->   "%sigmoid_table_load = load i10 %sigmoid_table_addr" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 30 'load' 'sigmoid_table_load' <Predicate = true> <Delay = 1.17> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i10 %sigmoid_table_load" [firmware/nnet_utils/nnet_activation_stream.h:96]   --->   Operation 31 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %layer18_out, i16 %zext_ln96_1" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 32 'write' 'write_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer16_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer18_out, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "%write_ln99 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %layer18_out, i16 %zext_ln96_1" [firmware/nnet_utils/nnet_activation_stream.h:99]   --->   Operation 35 'write' 'write_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [firmware/nnet_utils/nnet_activation_stream.h:101]   --->   Operation 36 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer16_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer18_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sigmoid_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_data            (read          ) [ 00000]
shl_ln             (bitconcatenate) [ 00000]
tmp_1              (partselect    ) [ 00000]
sext_ln90          (sext          ) [ 00000]
icmp_ln90          (icmp          ) [ 00000]
trunc_ln90         (trunc         ) [ 00000]
tmp_3              (bitconcatenate) [ 00000]
icmp_ln90_1        (icmp          ) [ 00000]
add_ln90           (add           ) [ 00000]
select_ln90        (select        ) [ 00000]
data_round         (select        ) [ 00000]
trunc_ln91         (trunc         ) [ 00000]
index              (add           ) [ 00000]
xor_ln91           (xor           ) [ 00000]
tmp                (bitselect     ) [ 00000]
tmp_2              (partselect    ) [ 00000]
icmp_ln94          (icmp          ) [ 00000]
tmp_4              (bitselect     ) [ 00000]
xor_ln92           (xor           ) [ 00000]
select_ln92        (select        ) [ 00000]
or_ln92            (or            ) [ 00000]
index_1            (select        ) [ 00100]
zext_ln96          (zext          ) [ 00000]
sigmoid_table_addr (getelementptr ) [ 00010]
sigmoid_table_load (load          ) [ 00000]
zext_ln96_1        (zext          ) [ 00001]
specinterface_ln0  (specinterface ) [ 00000]
specinterface_ln0  (specinterface ) [ 00000]
write_ln99         (write         ) [ 00000]
ret_ln101          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer16_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer16_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer18_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer18_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sigmoid_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="in_data_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_data/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln99/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="sigmoid_table_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="10" slack="0"/>
<pin id="86" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table_load/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shl_ln_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="26" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="5" slack="0"/>
<pin id="103" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln90_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln90_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="26" slack="0"/>
<pin id="114" dir="0" index="1" bw="26" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln90_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln90_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln90_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln90_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_round_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="0" index="2" bw="13" slack="0"/>
<pin id="154" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="data_round/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln91_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="13" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="index_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln91_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln91/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="13" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="13" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="5" slack="0"/>
<pin id="187" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln94_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="13" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="xor_ln92_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln92_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln92_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="index_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln96_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln96_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="index_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sigmoid_table_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="zext_ln96_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln96_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="44" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="64" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="64" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="111"><net_src comp="98" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="90" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="64" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="108" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="130" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="108" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="112" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="142" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="108" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="161"><net_src comp="150" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="150" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="158" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="162" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="162" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="162" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="174" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="192" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="212" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="168" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="241"><net_src comp="84" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="246"><net_src comp="226" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="251"><net_src comp="77" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="256"><net_src comp="238" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="70" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer18_out | {4 }
	Port: sigmoid_table | {}
 - Input state : 
	Port: sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18> : layer16_out | {1 }
	Port: sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18> : layer18_out | {}
	Port: sigmoid<array,array<ap_fixed<16,6,5,3,0>,1u>,sigmoid_config18> : sigmoid_table | {2 3 }
  - Chain level:
	State 1
		sext_ln90 : 1
		icmp_ln90 : 1
		tmp_3 : 1
		icmp_ln90_1 : 2
		add_ln90 : 2
		select_ln90 : 3
		data_round : 4
		trunc_ln91 : 5
		index : 5
		xor_ln91 : 6
		tmp : 6
		tmp_2 : 6
		icmp_ln94 : 7
		tmp_4 : 6
		xor_ln92 : 7
		select_ln92 : 7
		or_ln92 : 8
		index_1 : 8
	State 2
		sigmoid_table_addr : 1
		sigmoid_table_load : 2
	State 3
		zext_ln96_1 : 1
		write_ln99 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln90_fu_112  |    0    |    33   |
|   icmp   | icmp_ln90_1_fu_130 |    0    |    17   |
|          |  icmp_ln94_fu_192  |    0    |    10   |
|----------|--------------------|---------|---------|
|          | select_ln90_fu_142 |    0    |    13   |
|  select  |  data_round_fu_150 |    0    |    13   |
|          | select_ln92_fu_212 |    0    |    10   |
|          |   index_1_fu_226   |    0    |    10   |
|----------|--------------------|---------|---------|
|    add   |   add_ln90_fu_136  |    0    |    19   |
|          |    index_fu_162    |    0    |    20   |
|----------|--------------------|---------|---------|
|    xor   |   xor_ln91_fu_168  |    0    |    10   |
|          |   xor_ln92_fu_206  |    0    |    2    |
|----------|--------------------|---------|---------|
|    or    |   or_ln92_fu_220   |    0    |    2    |
|----------|--------------------|---------|---------|
|   read   | in_data_read_fu_64 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_70  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_90    |    0    |    0    |
|          |    tmp_3_fu_122    |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|     tmp_1_fu_98    |    0    |    0    |
|          |    tmp_2_fu_182    |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   |  sext_ln90_fu_108  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln90_fu_118 |    0    |    0    |
|          |  trunc_ln91_fu_158 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|     tmp_fu_174     |    0    |    0    |
|          |    tmp_4_fu_198    |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln96_fu_234  |    0    |    0    |
|          | zext_ln96_1_fu_238 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   159   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      index_1_reg_243     |   10   |
|sigmoid_table_addr_reg_248|   10   |
|    zext_ln96_1_reg_253   |   16   |
+--------------------------+--------+
|           Total          |   36   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_70 |  p2  |   2  |  10  |   20   ||    9    |
| grp_access_fu_84 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   159  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   36   |   177  |
+-----------+--------+--------+--------+
