# RISC V Processor

This project is an implementation of the RISCV instruction set architecture. 
It contains the following instructions : 

----------------------------------------------------------------------------------------
## Arithmetic and logical instructions


#### addi  (add immediate)


#### add   (addition)


#### sub   (substraction)


#### or   


#### ori   (or immediate)


#### and   


#### andi  (and immediate) 


#### xor   


#### xori  (xor immediate)


#### sll   (shift left logical)


#### slli  (sll immediate)


#### srl   (shift right logical)


#### sra   (shift right arithmetic)


#### srai  (sra immediate)


---------------------------------------------------------------------------------------
## type U instructions 


#### lui   (load upper immediate)


#### auipc (add upper immediate program counter)


-----------------------------------------------------------------------------------
## Load and Store 


#### lw    (load word)


#### sw    (store word)
















