<stg><name>ClefiaF1Xor.2</name>


<trans_list>

<trans id="223" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:0 %rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:1 %src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset

]]></Node>
<StgValue><ssdm name="src_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:3 %rk_offset_cast1 = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:4 %src_offset_cast = zext i5 %src_offset_read

]]></Node>
<StgValue><ssdm name="src_offset_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:7 %rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:8 %src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:10 %add_ln124 = add i5 %src_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:11 %zext_ln124 = zext i5 %add_ln124

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:12 %src_addr_1 = getelementptr i8 %src, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="src_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:13 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:17 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:22 %src_load_1 = load i5 %src_addr_1

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:2 %dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset

]]></Node>
<StgValue><ssdm name="dst_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:5 %dst_offset_cast = zext i5 %dst_offset_read

]]></Node>
<StgValue><ssdm name="dst_offset_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
while.body.i132:6 %rk_offset_cast = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:9 %dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:13 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i132:14 %add_ln124_29 = add i9 %rk_offset_cast, i9 1

]]></Node>
<StgValue><ssdm name="add_ln124_29"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
while.body.i132:15 %zext_ln124_32 = zext i9 %add_ln124_29

]]></Node>
<StgValue><ssdm name="zext_ln124_32"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:16 %rk_addr_29 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_32

]]></Node>
<StgValue><ssdm name="rk_addr_29"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:17 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:18 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:19 %add_ln124_30 = add i5 %src_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln124_30"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:20 %zext_ln124_33 = zext i5 %add_ln124_30

]]></Node>
<StgValue><ssdm name="zext_ln124_33"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:21 %src_addr_2 = getelementptr i8 %src, i64 0, i64 %zext_ln124_33

]]></Node>
<StgValue><ssdm name="src_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:22 %src_load_1 = load i5 %src_addr_1

]]></Node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:26 %rk_load_4 = load i9 %rk_addr_29

]]></Node>
<StgValue><ssdm name="rk_load_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:28 %add_ln124_32 = add i5 %src_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln124_32"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:29 %zext_ln124_35 = zext i5 %add_ln124_32

]]></Node>
<StgValue><ssdm name="zext_ln124_35"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:30 %src_addr_3 = getelementptr i8 %src, i64 0, i64 %zext_ln124_35

]]></Node>
<StgValue><ssdm name="src_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:31 %src_load_2 = load i5 %src_addr_2

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:37 %src_load_3 = load i5 %src_addr_3

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:124 %add_ln117 = add i5 %dst_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:125 %zext_ln117 = zext i5 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:126 %dst_addr_1 = getelementptr i8 %dst, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="dst_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:127 %store_ln117 = store i8 %src_load, i5 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:131 %store_ln117 = store i8 %src_load_1, i5 %dst_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i132:23 %add_ln124_31 = add i9 %rk_offset_cast, i9 2

]]></Node>
<StgValue><ssdm name="add_ln124_31"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
while.body.i132:24 %zext_ln124_34 = zext i9 %add_ln124_31

]]></Node>
<StgValue><ssdm name="zext_ln124_34"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:25 %rk_addr_30 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_34

]]></Node>
<StgValue><ssdm name="rk_addr_30"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:26 %rk_load_4 = load i9 %rk_addr_29

]]></Node>
<StgValue><ssdm name="rk_load_4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:27 %xor_ln124_31 = xor i8 %rk_load_4, i8 %src_load_1

]]></Node>
<StgValue><ssdm name="xor_ln124_31"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:31 %src_load_2 = load i5 %src_addr_2

]]></Node>
<StgValue><ssdm name="src_load_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:35 %rk_load_5 = load i9 %rk_addr_30

]]></Node>
<StgValue><ssdm name="rk_load_5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:37 %src_load_3 = load i5 %src_addr_3

]]></Node>
<StgValue><ssdm name="src_load_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:40 %zext_ln173 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:41 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:42 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:128 %add_ln117_1 = add i5 %dst_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:129 %zext_ln117_1 = zext i5 %add_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:130 %dst_addr_2 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="dst_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:132 %add_ln117_2 = add i5 %dst_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:133 %zext_ln117_2 = zext i5 %add_ln117_2

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:134 %dst_addr_3 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_2

]]></Node>
<StgValue><ssdm name="dst_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:135 %store_ln117 = store i8 %src_load_2, i5 %dst_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:136 %store_ln117 = store i8 %src_load_3, i5 %dst_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.i132:32 %add_ln124_33 = add i9 %rk_offset_cast, i9 3

]]></Node>
<StgValue><ssdm name="add_ln124_33"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
while.body.i132:33 %zext_ln124_36 = zext i9 %add_ln124_33

]]></Node>
<StgValue><ssdm name="zext_ln124_36"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:34 %rk_addr_31 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_36

]]></Node>
<StgValue><ssdm name="rk_addr_31"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:35 %rk_load_5 = load i9 %rk_addr_30

]]></Node>
<StgValue><ssdm name="rk_load_5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:36 %xor_ln124_32 = xor i8 %rk_load_5, i8 %src_load_2

]]></Node>
<StgValue><ssdm name="xor_ln124_32"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:38 %rk_load_6 = load i9 %rk_addr_31

]]></Node>
<StgValue><ssdm name="rk_load_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:42 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:43 %zext_ln174 = zext i8 %xor_ln124_31

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:44 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:45 %z_4 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:94 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:95 %xor_ln132_18 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_18"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:96 %select_ln131_18 = select i1 %tmp_44, i8 %xor_ln132_18, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_18"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:97 %trunc_ln134_18 = trunc i8 %select_ln131_18

]]></Node>
<StgValue><ssdm name="trunc_ln134_18"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:98 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 7

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:99 %x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_18, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:100 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:101 %xor_ln132_19 = xor i8 %x_assign_3, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_19"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:102 %select_ln131_19 = select i1 %tmp_46, i8 %xor_ln132_19, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="select_ln131_19"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:103 %trunc_ln134_19 = trunc i8 %select_ln131_19

]]></Node>
<StgValue><ssdm name="trunc_ln134_19"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:104 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 7

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:105 %x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_19, i1 %tmp_47

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:106 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 6

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:107 %xor_ln132_20 = xor i8 %x_assign_4, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_20"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:108 %select_ln131_20 = select i1 %tmp_48, i8 %xor_ln132_20, i8 %x_assign_4

]]></Node>
<StgValue><ssdm name="select_ln131_20"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:109 %trunc_ln134_20 = trunc i8 %select_ln131_20

]]></Node>
<StgValue><ssdm name="trunc_ln134_20"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:110 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 7

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="9">
<![CDATA[
while.body.i132:38 %rk_load_6 = load i9 %rk_addr_31

]]></Node>
<StgValue><ssdm name="rk_load_6"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:39 %xor_ln124_33 = xor i8 %rk_load_6, i8 %src_load_3

]]></Node>
<StgValue><ssdm name="xor_ln124_33"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:45 %z_4 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:46 %zext_ln175 = zext i8 %xor_ln124_32

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:47 %clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:48 %z_5 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_5"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:52 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:53 %xor_ln132 = xor i8 %z_4, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:54 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_4

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:55 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:56 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:57 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:58 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:59 %xor_ln132_12 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_12"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:60 %select_ln131_12 = select i1 %tmp_32, i8 %xor_ln132_12, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_12"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:61 %trunc_ln134_12 = trunc i8 %select_ln131_12

]]></Node>
<StgValue><ssdm name="trunc_ln134_12"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:62 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:63 %x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_12, i1 %tmp_33

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:64 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 6

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:65 %xor_ln132_13 = xor i8 %x_assign_8, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_13"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:66 %select_ln131_13 = select i1 %tmp_34, i8 %xor_ln132_13, i8 %x_assign_8

]]></Node>
<StgValue><ssdm name="select_ln131_13"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:67 %trunc_ln134_13 = trunc i8 %select_ln131_13

]]></Node>
<StgValue><ssdm name="trunc_ln134_13"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:68 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 7

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:48 %z_5 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_5"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
while.body.i132:49 %zext_ln176 = zext i8 %xor_ln124_33

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:50 %clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:51 %z_6 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:70 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:71 %xor_ln132_14 = xor i8 %z_5, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_14"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:72 %select_ln131_14 = select i1 %tmp_36, i8 %xor_ln132_14, i8 %z_5

]]></Node>
<StgValue><ssdm name="select_ln131_14"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:73 %trunc_ln134_14 = trunc i8 %select_ln131_14

]]></Node>
<StgValue><ssdm name="trunc_ln134_14"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:74 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:75 %x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_14, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:112 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 6

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:113 %xor_ln132_21 = xor i8 %x_assign_9, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_21"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:114 %select_ln131_21 = select i1 %tmp_50, i8 %xor_ln132_21, i8 %x_assign_9

]]></Node>
<StgValue><ssdm name="select_ln131_21"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:115 %trunc_ln134_21 = trunc i8 %select_ln131_21

]]></Node>
<StgValue><ssdm name="trunc_ln134_21"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:116 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:117 %x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_21, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:118 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 6

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:119 %xor_ln132_22 = xor i8 %x_assign_5, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_22"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:120 %select_ln131_22 = select i1 %tmp_52, i8 %xor_ln132_22, i8 %x_assign_5

]]></Node>
<StgValue><ssdm name="select_ln131_22"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:121 %trunc_ln134_22 = trunc i8 %select_ln131_22

]]></Node>
<StgValue><ssdm name="trunc_ln134_22"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:122 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_22, i32 7

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
while.body.i132:51 %z_6 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_6"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:76 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:77 %xor_ln132_15 = xor i8 %z_6, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_15"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:78 %select_ln131_15 = select i1 %tmp_38, i8 %xor_ln132_15, i8 %z_6

]]></Node>
<StgValue><ssdm name="select_ln131_15"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:79 %trunc_ln134_15 = trunc i8 %select_ln131_15

]]></Node>
<StgValue><ssdm name="trunc_ln134_15"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:80 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 7

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:81 %x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_15, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:82 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 6

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:83 %xor_ln132_16 = xor i8 %x_assign_1, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_16"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:84 %select_ln131_16 = select i1 %tmp_40, i8 %xor_ln132_16, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="select_ln131_16"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:85 %trunc_ln134_16 = trunc i8 %select_ln131_16

]]></Node>
<StgValue><ssdm name="trunc_ln134_16"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:86 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 7

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:87 %x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_16, i1 %tmp_41

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:88 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 6

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:89 %xor_ln132_17 = xor i8 %x_assign_2, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_17"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
while.body.i132:90 %select_ln131_17 = select i1 %tmp_42, i8 %xor_ln132_17, i8 %x_assign_2

]]></Node>
<StgValue><ssdm name="select_ln131_17"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="8">
<![CDATA[
while.body.i132:91 %trunc_ln134_17 = trunc i8 %select_ln131_17

]]></Node>
<StgValue><ssdm name="trunc_ln134_17"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
while.body.i132:92 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_17, i32 7

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:111 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_20, i1 %tmp_49

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:123 %or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_22, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="or_ln134_9"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:140 %add_ln185_1 = add i5 %src_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln185_1"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:141 %zext_ln185_1 = zext i5 %add_ln185_1

]]></Node>
<StgValue><ssdm name="zext_ln185_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:142 %src_addr_4 = getelementptr i8 %src, i64 0, i64 %zext_ln185_1

]]></Node>
<StgValue><ssdm name="src_addr_4"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:143 %add_ln124_34 = add i5 %src_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln124_34"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:144 %zext_ln124_37 = zext i5 %add_ln124_34

]]></Node>
<StgValue><ssdm name="zext_ln124_37"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:145 %src_addr_5 = getelementptr i8 %src, i64 0, i64 %zext_ln124_37

]]></Node>
<StgValue><ssdm name="src_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:146 %src_load_4 = load i5 %src_addr_4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:159 %src_load_5 = load i5 %src_addr_5

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:162 %xor_ln124_58 = xor i8 %or_ln134_7, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:69 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_13, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
while.body.i132:93 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_17, i1 %tmp_43

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:137 %add_ln185 = add i5 %dst_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:138 %zext_ln185 = zext i5 %add_ln185

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:139 %dst_addr_4 = getelementptr i8 %dst, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="dst_addr_4"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:146 %src_load_4 = load i5 %src_addr_4

]]></Node>
<StgValue><ssdm name="src_load_4"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:147 %xor_ln124_52 = xor i8 %src_load_4, i8 %x_assign_9

]]></Node>
<StgValue><ssdm name="xor_ln124_52"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:148 %xor_ln124_53 = xor i8 %xor_ln124_52, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_53"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:149 %xor_ln124_54 = xor i8 %or_ln, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_54"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:150 %xor_ln124_55 = xor i8 %xor_ln124_54, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln124_55"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:151 %xor_ln124_34 = xor i8 %xor_ln124_55, i8 %xor_ln124_53

]]></Node>
<StgValue><ssdm name="xor_ln124_34"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:152 %add_ln124_35 = add i5 %dst_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln124_35"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:153 %zext_ln124_38 = zext i5 %add_ln124_35

]]></Node>
<StgValue><ssdm name="zext_ln124_38"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:154 %dst_addr_5 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_38

]]></Node>
<StgValue><ssdm name="dst_addr_5"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:155 %store_ln124 = store i8 %xor_ln124_34, i5 %dst_addr_4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:156 %add_ln124_36 = add i5 %src_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln124_36"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:157 %zext_ln124_39 = zext i5 %add_ln124_36

]]></Node>
<StgValue><ssdm name="zext_ln124_39"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:158 %src_addr_6 = getelementptr i8 %src, i64 0, i64 %zext_ln124_39

]]></Node>
<StgValue><ssdm name="src_addr_6"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:159 %src_load_5 = load i5 %src_addr_5

]]></Node>
<StgValue><ssdm name="src_load_5"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:160 %xor_ln124_56 = xor i8 %src_load_5, i8 %x_assign_9

]]></Node>
<StgValue><ssdm name="xor_ln124_56"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:161 %xor_ln124_57 = xor i8 %xor_ln124_56, i8 %z_4

]]></Node>
<StgValue><ssdm name="xor_ln124_57"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:163 %xor_ln124_59 = xor i8 %xor_ln124_58, i8 %x_assign_1

]]></Node>
<StgValue><ssdm name="xor_ln124_59"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:164 %xor_ln124_35 = xor i8 %xor_ln124_59, i8 %xor_ln124_57

]]></Node>
<StgValue><ssdm name="xor_ln124_35"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:168 %store_ln124 = store i8 %xor_ln124_35, i5 %dst_addr_5

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:169 %add_ln124_38 = add i5 %src_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln124_38"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:170 %zext_ln124_41 = zext i5 %add_ln124_38

]]></Node>
<StgValue><ssdm name="zext_ln124_41"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:171 %src_addr_7 = getelementptr i8 %src, i64 0, i64 %zext_ln124_41

]]></Node>
<StgValue><ssdm name="src_addr_7"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:172 %src_load_6 = load i5 %src_addr_6

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:181 %src_load_7 = load i5 %src_addr_7

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:165 %add_ln124_37 = add i5 %dst_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln124_37"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:166 %zext_ln124_40 = zext i5 %add_ln124_37

]]></Node>
<StgValue><ssdm name="zext_ln124_40"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:167 %dst_addr_6 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_40

]]></Node>
<StgValue><ssdm name="dst_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:172 %src_load_6 = load i5 %src_addr_6

]]></Node>
<StgValue><ssdm name="src_load_6"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:173 %xor_ln124_60 = xor i8 %src_load_6, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln124_60"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:174 %xor_ln124_61 = xor i8 %xor_ln124_60, i8 %z_5

]]></Node>
<StgValue><ssdm name="xor_ln124_61"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:175 %xor_ln124_62 = xor i8 %xor_ln124_54, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_62"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:176 %xor_ln124_36 = xor i8 %xor_ln124_62, i8 %xor_ln124_61

]]></Node>
<StgValue><ssdm name="xor_ln124_36"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i132:177 %add_ln124_39 = add i5 %dst_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln124_39"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="5">
<![CDATA[
while.body.i132:178 %zext_ln124_42 = zext i5 %add_ln124_39

]]></Node>
<StgValue><ssdm name="zext_ln124_42"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i132:179 %dst_addr_7 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_42

]]></Node>
<StgValue><ssdm name="dst_addr_7"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:180 %store_ln124 = store i8 %xor_ln124_36, i5 %dst_addr_6

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
while.body.i132:181 %src_load_7 = load i5 %src_addr_7

]]></Node>
<StgValue><ssdm name="src_load_7"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:182 %xor_ln124_63 = xor i8 %src_load_7, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="xor_ln124_63"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:183 %xor_ln124_64 = xor i8 %xor_ln124_63, i8 %z_6

]]></Node>
<StgValue><ssdm name="xor_ln124_64"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:184 %xor_ln124_65 = xor i8 %xor_ln124_58, i8 %x_assign_3

]]></Node>
<StgValue><ssdm name="xor_ln124_65"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.i132:185 %xor_ln124_37 = xor i8 %xor_ln124_65, i8 %xor_ln124_64

]]></Node>
<StgValue><ssdm name="xor_ln124_37"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
while.body.i132:186 %store_ln124 = store i8 %xor_ln124_37, i5 %dst_addr_7

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0">
<![CDATA[
while.body.i132:187 %ret_ln186 = ret

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="231" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="232" name="dst_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dst_offset"/></StgValue>
</port>
<port id="233" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="234" name="src_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="src_offset"/></StgValue>
</port>
<port id="235" name="rk" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="236" name="rk_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rk_offset"/></StgValue>
</port>
<port id="237" name="clefia_s1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="238" name="clefia_s0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="240" from="_ssdm_op_Read.ap_auto.i8" to="rk_offset_read" fromId="239" toId="10">
</dataflow>
<dataflow id="241" from="rk_offset" to="rk_offset_read" fromId="236" toId="10">
</dataflow>
<dataflow id="243" from="_ssdm_op_Read.ap_auto.i5" to="src_offset_read" fromId="242" toId="11">
</dataflow>
<dataflow id="244" from="src_offset" to="src_offset_read" fromId="234" toId="11">
</dataflow>
<dataflow id="245" from="rk_offset_read" to="rk_offset_cast1" fromId="10" toId="12">
</dataflow>
<dataflow id="246" from="src_offset_read" to="src_offset_cast" fromId="11" toId="13">
</dataflow>
<dataflow id="247" from="rk" to="rk_addr" fromId="235" toId="14">
</dataflow>
<dataflow id="249" from="StgValue_248" to="rk_addr" fromId="248" toId="14">
</dataflow>
<dataflow id="250" from="rk_offset_cast1" to="rk_addr" fromId="12" toId="14">
</dataflow>
<dataflow id="251" from="src" to="src_addr" fromId="233" toId="15">
</dataflow>
<dataflow id="252" from="StgValue_248" to="src_addr" fromId="248" toId="15">
</dataflow>
<dataflow id="253" from="src_offset_cast" to="src_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="254" from="src_offset_read" to="add_ln124" fromId="11" toId="16">
</dataflow>
<dataflow id="256" from="StgValue_255" to="add_ln124" fromId="255" toId="16">
</dataflow>
<dataflow id="257" from="add_ln124" to="zext_ln124" fromId="16" toId="17">
</dataflow>
<dataflow id="258" from="src" to="src_addr_1" fromId="233" toId="18">
</dataflow>
<dataflow id="259" from="StgValue_248" to="src_addr_1" fromId="248" toId="18">
</dataflow>
<dataflow id="260" from="zext_ln124" to="src_addr_1" fromId="17" toId="18">
</dataflow>
<dataflow id="261" from="src_addr" to="src_load" fromId="15" toId="19">
</dataflow>
<dataflow id="262" from="rk_addr" to="rk_load" fromId="14" toId="20">
</dataflow>
<dataflow id="263" from="src_addr_1" to="src_load_1" fromId="18" toId="21">
</dataflow>
<dataflow id="264" from="_ssdm_op_Read.ap_auto.i5" to="dst_offset_read" fromId="242" toId="22">
</dataflow>
<dataflow id="265" from="dst_offset" to="dst_offset_read" fromId="232" toId="22">
</dataflow>
<dataflow id="266" from="dst_offset_read" to="dst_offset_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="267" from="rk_offset_read" to="rk_offset_cast" fromId="10" toId="24">
</dataflow>
<dataflow id="268" from="dst" to="dst_addr" fromId="231" toId="25">
</dataflow>
<dataflow id="269" from="StgValue_248" to="dst_addr" fromId="248" toId="25">
</dataflow>
<dataflow id="270" from="dst_offset_cast" to="dst_addr" fromId="23" toId="25">
</dataflow>
<dataflow id="271" from="src_addr" to="src_load" fromId="15" toId="26">
</dataflow>
<dataflow id="272" from="rk_offset_cast" to="add_ln124_29" fromId="24" toId="27">
</dataflow>
<dataflow id="274" from="StgValue_273" to="add_ln124_29" fromId="273" toId="27">
</dataflow>
<dataflow id="275" from="add_ln124_29" to="zext_ln124_32" fromId="27" toId="28">
</dataflow>
<dataflow id="276" from="rk" to="rk_addr_29" fromId="235" toId="29">
</dataflow>
<dataflow id="277" from="StgValue_248" to="rk_addr_29" fromId="248" toId="29">
</dataflow>
<dataflow id="278" from="zext_ln124_32" to="rk_addr_29" fromId="28" toId="29">
</dataflow>
<dataflow id="279" from="rk_addr" to="rk_load" fromId="14" toId="30">
</dataflow>
<dataflow id="280" from="rk_load" to="xor_ln124" fromId="30" toId="31">
</dataflow>
<dataflow id="281" from="src_load" to="xor_ln124" fromId="26" toId="31">
</dataflow>
<dataflow id="282" from="src_offset_read" to="add_ln124_30" fromId="11" toId="32">
</dataflow>
<dataflow id="284" from="StgValue_283" to="add_ln124_30" fromId="283" toId="32">
</dataflow>
<dataflow id="285" from="add_ln124_30" to="zext_ln124_33" fromId="32" toId="33">
</dataflow>
<dataflow id="286" from="src" to="src_addr_2" fromId="233" toId="34">
</dataflow>
<dataflow id="287" from="StgValue_248" to="src_addr_2" fromId="248" toId="34">
</dataflow>
<dataflow id="288" from="zext_ln124_33" to="src_addr_2" fromId="33" toId="34">
</dataflow>
<dataflow id="289" from="src_addr_1" to="src_load_1" fromId="18" toId="35">
</dataflow>
<dataflow id="290" from="rk_addr_29" to="rk_load_4" fromId="29" toId="36">
</dataflow>
<dataflow id="291" from="src_offset_read" to="add_ln124_32" fromId="11" toId="37">
</dataflow>
<dataflow id="293" from="StgValue_292" to="add_ln124_32" fromId="292" toId="37">
</dataflow>
<dataflow id="294" from="add_ln124_32" to="zext_ln124_35" fromId="37" toId="38">
</dataflow>
<dataflow id="295" from="src" to="src_addr_3" fromId="233" toId="39">
</dataflow>
<dataflow id="296" from="StgValue_248" to="src_addr_3" fromId="248" toId="39">
</dataflow>
<dataflow id="297" from="zext_ln124_35" to="src_addr_3" fromId="38" toId="39">
</dataflow>
<dataflow id="298" from="src_addr_2" to="src_load_2" fromId="34" toId="40">
</dataflow>
<dataflow id="299" from="src_addr_3" to="src_load_3" fromId="39" toId="41">
</dataflow>
<dataflow id="300" from="dst_offset_read" to="add_ln117" fromId="22" toId="42">
</dataflow>
<dataflow id="301" from="StgValue_255" to="add_ln117" fromId="255" toId="42">
</dataflow>
<dataflow id="302" from="add_ln117" to="zext_ln117" fromId="42" toId="43">
</dataflow>
<dataflow id="303" from="dst" to="dst_addr_1" fromId="231" toId="44">
</dataflow>
<dataflow id="304" from="StgValue_248" to="dst_addr_1" fromId="248" toId="44">
</dataflow>
<dataflow id="305" from="zext_ln117" to="dst_addr_1" fromId="43" toId="44">
</dataflow>
<dataflow id="306" from="src_load" to="store_ln117" fromId="26" toId="45">
</dataflow>
<dataflow id="307" from="dst_addr" to="store_ln117" fromId="25" toId="45">
</dataflow>
<dataflow id="308" from="src_load_1" to="store_ln117" fromId="35" toId="46">
</dataflow>
<dataflow id="309" from="dst_addr_1" to="store_ln117" fromId="44" toId="46">
</dataflow>
<dataflow id="310" from="rk_offset_cast" to="add_ln124_31" fromId="24" toId="47">
</dataflow>
<dataflow id="312" from="StgValue_311" to="add_ln124_31" fromId="311" toId="47">
</dataflow>
<dataflow id="313" from="add_ln124_31" to="zext_ln124_34" fromId="47" toId="48">
</dataflow>
<dataflow id="314" from="rk" to="rk_addr_30" fromId="235" toId="49">
</dataflow>
<dataflow id="315" from="StgValue_248" to="rk_addr_30" fromId="248" toId="49">
</dataflow>
<dataflow id="316" from="zext_ln124_34" to="rk_addr_30" fromId="48" toId="49">
</dataflow>
<dataflow id="317" from="rk_addr_29" to="rk_load_4" fromId="29" toId="50">
</dataflow>
<dataflow id="318" from="rk_load_4" to="xor_ln124_31" fromId="50" toId="51">
</dataflow>
<dataflow id="319" from="src_load_1" to="xor_ln124_31" fromId="35" toId="51">
</dataflow>
<dataflow id="320" from="src_addr_2" to="src_load_2" fromId="34" toId="52">
</dataflow>
<dataflow id="321" from="rk_addr_30" to="rk_load_5" fromId="49" toId="53">
</dataflow>
<dataflow id="322" from="src_addr_3" to="src_load_3" fromId="39" toId="54">
</dataflow>
<dataflow id="323" from="xor_ln124" to="zext_ln173" fromId="31" toId="55">
</dataflow>
<dataflow id="324" from="clefia_s1" to="clefia_s1_addr" fromId="237" toId="56">
</dataflow>
<dataflow id="325" from="StgValue_248" to="clefia_s1_addr" fromId="248" toId="56">
</dataflow>
<dataflow id="326" from="zext_ln173" to="clefia_s1_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="327" from="clefia_s1_addr" to="z" fromId="56" toId="57">
</dataflow>
<dataflow id="328" from="dst_offset_read" to="add_ln117_1" fromId="22" toId="58">
</dataflow>
<dataflow id="329" from="StgValue_283" to="add_ln117_1" fromId="283" toId="58">
</dataflow>
<dataflow id="330" from="add_ln117_1" to="zext_ln117_1" fromId="58" toId="59">
</dataflow>
<dataflow id="331" from="dst" to="dst_addr_2" fromId="231" toId="60">
</dataflow>
<dataflow id="332" from="StgValue_248" to="dst_addr_2" fromId="248" toId="60">
</dataflow>
<dataflow id="333" from="zext_ln117_1" to="dst_addr_2" fromId="59" toId="60">
</dataflow>
<dataflow id="334" from="dst_offset_read" to="add_ln117_2" fromId="22" toId="61">
</dataflow>
<dataflow id="335" from="StgValue_292" to="add_ln117_2" fromId="292" toId="61">
</dataflow>
<dataflow id="336" from="add_ln117_2" to="zext_ln117_2" fromId="61" toId="62">
</dataflow>
<dataflow id="337" from="dst" to="dst_addr_3" fromId="231" toId="63">
</dataflow>
<dataflow id="338" from="StgValue_248" to="dst_addr_3" fromId="248" toId="63">
</dataflow>
<dataflow id="339" from="zext_ln117_2" to="dst_addr_3" fromId="62" toId="63">
</dataflow>
<dataflow id="340" from="src_load_2" to="store_ln117" fromId="52" toId="64">
</dataflow>
<dataflow id="341" from="dst_addr_2" to="store_ln117" fromId="60" toId="64">
</dataflow>
<dataflow id="342" from="src_load_3" to="store_ln117" fromId="54" toId="65">
</dataflow>
<dataflow id="343" from="dst_addr_3" to="store_ln117" fromId="63" toId="65">
</dataflow>
<dataflow id="344" from="rk_offset_cast" to="add_ln124_33" fromId="24" toId="66">
</dataflow>
<dataflow id="346" from="StgValue_345" to="add_ln124_33" fromId="345" toId="66">
</dataflow>
<dataflow id="347" from="add_ln124_33" to="zext_ln124_36" fromId="66" toId="67">
</dataflow>
<dataflow id="348" from="rk" to="rk_addr_31" fromId="235" toId="68">
</dataflow>
<dataflow id="349" from="StgValue_248" to="rk_addr_31" fromId="248" toId="68">
</dataflow>
<dataflow id="350" from="zext_ln124_36" to="rk_addr_31" fromId="67" toId="68">
</dataflow>
<dataflow id="351" from="rk_addr_30" to="rk_load_5" fromId="49" toId="69">
</dataflow>
<dataflow id="352" from="rk_load_5" to="xor_ln124_32" fromId="69" toId="70">
</dataflow>
<dataflow id="353" from="src_load_2" to="xor_ln124_32" fromId="52" toId="70">
</dataflow>
<dataflow id="354" from="rk_addr_31" to="rk_load_6" fromId="68" toId="71">
</dataflow>
<dataflow id="355" from="clefia_s1_addr" to="z" fromId="56" toId="72">
</dataflow>
<dataflow id="356" from="xor_ln124_31" to="zext_ln174" fromId="51" toId="73">
</dataflow>
<dataflow id="357" from="clefia_s0" to="clefia_s0_addr" fromId="238" toId="74">
</dataflow>
<dataflow id="358" from="StgValue_248" to="clefia_s0_addr" fromId="248" toId="74">
</dataflow>
<dataflow id="359" from="zext_ln174" to="clefia_s0_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="360" from="clefia_s0_addr" to="z_4" fromId="74" toId="75">
</dataflow>
<dataflow id="362" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_44" fromId="361" toId="76">
</dataflow>
<dataflow id="363" from="z" to="tmp_44" fromId="72" toId="76">
</dataflow>
<dataflow id="365" from="StgValue_364" to="tmp_44" fromId="364" toId="76">
</dataflow>
<dataflow id="366" from="z" to="xor_ln132_18" fromId="72" toId="77">
</dataflow>
<dataflow id="368" from="StgValue_367" to="xor_ln132_18" fromId="367" toId="77">
</dataflow>
<dataflow id="369" from="tmp_44" to="select_ln131_18" fromId="76" toId="78">
</dataflow>
<dataflow id="370" from="xor_ln132_18" to="select_ln131_18" fromId="77" toId="78">
</dataflow>
<dataflow id="371" from="z" to="select_ln131_18" fromId="72" toId="78">
</dataflow>
<dataflow id="372" from="select_ln131_18" to="trunc_ln134_18" fromId="78" toId="79">
</dataflow>
<dataflow id="373" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_45" fromId="361" toId="80">
</dataflow>
<dataflow id="374" from="select_ln131_18" to="tmp_45" fromId="78" toId="80">
</dataflow>
<dataflow id="375" from="StgValue_364" to="tmp_45" fromId="364" toId="80">
</dataflow>
<dataflow id="377" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_3" fromId="376" toId="81">
</dataflow>
<dataflow id="378" from="trunc_ln134_18" to="x_assign_3" fromId="79" toId="81">
</dataflow>
<dataflow id="379" from="tmp_45" to="x_assign_3" fromId="80" toId="81">
</dataflow>
<dataflow id="380" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_46" fromId="361" toId="82">
</dataflow>
<dataflow id="381" from="select_ln131_18" to="tmp_46" fromId="78" toId="82">
</dataflow>
<dataflow id="383" from="StgValue_382" to="tmp_46" fromId="382" toId="82">
</dataflow>
<dataflow id="384" from="x_assign_3" to="xor_ln132_19" fromId="81" toId="83">
</dataflow>
<dataflow id="385" from="StgValue_367" to="xor_ln132_19" fromId="367" toId="83">
</dataflow>
<dataflow id="386" from="tmp_46" to="select_ln131_19" fromId="82" toId="84">
</dataflow>
<dataflow id="387" from="xor_ln132_19" to="select_ln131_19" fromId="83" toId="84">
</dataflow>
<dataflow id="388" from="x_assign_3" to="select_ln131_19" fromId="81" toId="84">
</dataflow>
<dataflow id="389" from="select_ln131_19" to="trunc_ln134_19" fromId="84" toId="85">
</dataflow>
<dataflow id="390" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_47" fromId="361" toId="86">
</dataflow>
<dataflow id="391" from="select_ln131_19" to="tmp_47" fromId="84" toId="86">
</dataflow>
<dataflow id="392" from="StgValue_364" to="tmp_47" fromId="364" toId="86">
</dataflow>
<dataflow id="393" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_4" fromId="376" toId="87">
</dataflow>
<dataflow id="394" from="trunc_ln134_19" to="x_assign_4" fromId="85" toId="87">
</dataflow>
<dataflow id="395" from="tmp_47" to="x_assign_4" fromId="86" toId="87">
</dataflow>
<dataflow id="396" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_48" fromId="361" toId="88">
</dataflow>
<dataflow id="397" from="select_ln131_19" to="tmp_48" fromId="84" toId="88">
</dataflow>
<dataflow id="398" from="StgValue_382" to="tmp_48" fromId="382" toId="88">
</dataflow>
<dataflow id="399" from="x_assign_4" to="xor_ln132_20" fromId="87" toId="89">
</dataflow>
<dataflow id="400" from="StgValue_367" to="xor_ln132_20" fromId="367" toId="89">
</dataflow>
<dataflow id="401" from="tmp_48" to="select_ln131_20" fromId="88" toId="90">
</dataflow>
<dataflow id="402" from="xor_ln132_20" to="select_ln131_20" fromId="89" toId="90">
</dataflow>
<dataflow id="403" from="x_assign_4" to="select_ln131_20" fromId="87" toId="90">
</dataflow>
<dataflow id="404" from="select_ln131_20" to="trunc_ln134_20" fromId="90" toId="91">
</dataflow>
<dataflow id="405" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_49" fromId="361" toId="92">
</dataflow>
<dataflow id="406" from="select_ln131_20" to="tmp_49" fromId="90" toId="92">
</dataflow>
<dataflow id="407" from="StgValue_364" to="tmp_49" fromId="364" toId="92">
</dataflow>
<dataflow id="408" from="rk_addr_31" to="rk_load_6" fromId="68" toId="93">
</dataflow>
<dataflow id="409" from="rk_load_6" to="xor_ln124_33" fromId="93" toId="94">
</dataflow>
<dataflow id="410" from="src_load_3" to="xor_ln124_33" fromId="54" toId="94">
</dataflow>
<dataflow id="411" from="clefia_s0_addr" to="z_4" fromId="74" toId="95">
</dataflow>
<dataflow id="412" from="xor_ln124_32" to="zext_ln175" fromId="70" toId="96">
</dataflow>
<dataflow id="413" from="clefia_s1" to="clefia_s1_addr_1" fromId="237" toId="97">
</dataflow>
<dataflow id="414" from="StgValue_248" to="clefia_s1_addr_1" fromId="248" toId="97">
</dataflow>
<dataflow id="415" from="zext_ln175" to="clefia_s1_addr_1" fromId="96" toId="97">
</dataflow>
<dataflow id="416" from="clefia_s1_addr_1" to="z_5" fromId="97" toId="98">
</dataflow>
<dataflow id="417" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="361" toId="99">
</dataflow>
<dataflow id="418" from="z_4" to="tmp" fromId="95" toId="99">
</dataflow>
<dataflow id="419" from="StgValue_364" to="tmp" fromId="364" toId="99">
</dataflow>
<dataflow id="420" from="z_4" to="xor_ln132" fromId="95" toId="100">
</dataflow>
<dataflow id="421" from="StgValue_367" to="xor_ln132" fromId="367" toId="100">
</dataflow>
<dataflow id="422" from="tmp" to="select_ln131" fromId="99" toId="101">
</dataflow>
<dataflow id="423" from="xor_ln132" to="select_ln131" fromId="100" toId="101">
</dataflow>
<dataflow id="424" from="z_4" to="select_ln131" fromId="95" toId="101">
</dataflow>
<dataflow id="425" from="select_ln131" to="trunc_ln134" fromId="101" toId="102">
</dataflow>
<dataflow id="426" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_31" fromId="361" toId="103">
</dataflow>
<dataflow id="427" from="select_ln131" to="tmp_31" fromId="101" toId="103">
</dataflow>
<dataflow id="428" from="StgValue_364" to="tmp_31" fromId="364" toId="103">
</dataflow>
<dataflow id="429" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_s" fromId="376" toId="104">
</dataflow>
<dataflow id="430" from="trunc_ln134" to="x_assign_s" fromId="102" toId="104">
</dataflow>
<dataflow id="431" from="tmp_31" to="x_assign_s" fromId="103" toId="104">
</dataflow>
<dataflow id="432" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_32" fromId="361" toId="105">
</dataflow>
<dataflow id="433" from="select_ln131" to="tmp_32" fromId="101" toId="105">
</dataflow>
<dataflow id="434" from="StgValue_382" to="tmp_32" fromId="382" toId="105">
</dataflow>
<dataflow id="435" from="x_assign_s" to="xor_ln132_12" fromId="104" toId="106">
</dataflow>
<dataflow id="436" from="StgValue_367" to="xor_ln132_12" fromId="367" toId="106">
</dataflow>
<dataflow id="437" from="tmp_32" to="select_ln131_12" fromId="105" toId="107">
</dataflow>
<dataflow id="438" from="xor_ln132_12" to="select_ln131_12" fromId="106" toId="107">
</dataflow>
<dataflow id="439" from="x_assign_s" to="select_ln131_12" fromId="104" toId="107">
</dataflow>
<dataflow id="440" from="select_ln131_12" to="trunc_ln134_12" fromId="107" toId="108">
</dataflow>
<dataflow id="441" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_33" fromId="361" toId="109">
</dataflow>
<dataflow id="442" from="select_ln131_12" to="tmp_33" fromId="107" toId="109">
</dataflow>
<dataflow id="443" from="StgValue_364" to="tmp_33" fromId="364" toId="109">
</dataflow>
<dataflow id="444" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_8" fromId="376" toId="110">
</dataflow>
<dataflow id="445" from="trunc_ln134_12" to="x_assign_8" fromId="108" toId="110">
</dataflow>
<dataflow id="446" from="tmp_33" to="x_assign_8" fromId="109" toId="110">
</dataflow>
<dataflow id="447" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_34" fromId="361" toId="111">
</dataflow>
<dataflow id="448" from="select_ln131_12" to="tmp_34" fromId="107" toId="111">
</dataflow>
<dataflow id="449" from="StgValue_382" to="tmp_34" fromId="382" toId="111">
</dataflow>
<dataflow id="450" from="x_assign_8" to="xor_ln132_13" fromId="110" toId="112">
</dataflow>
<dataflow id="451" from="StgValue_367" to="xor_ln132_13" fromId="367" toId="112">
</dataflow>
<dataflow id="452" from="tmp_34" to="select_ln131_13" fromId="111" toId="113">
</dataflow>
<dataflow id="453" from="xor_ln132_13" to="select_ln131_13" fromId="112" toId="113">
</dataflow>
<dataflow id="454" from="x_assign_8" to="select_ln131_13" fromId="110" toId="113">
</dataflow>
<dataflow id="455" from="select_ln131_13" to="trunc_ln134_13" fromId="113" toId="114">
</dataflow>
<dataflow id="456" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_35" fromId="361" toId="115">
</dataflow>
<dataflow id="457" from="select_ln131_13" to="tmp_35" fromId="113" toId="115">
</dataflow>
<dataflow id="458" from="StgValue_364" to="tmp_35" fromId="364" toId="115">
</dataflow>
<dataflow id="459" from="clefia_s1_addr_1" to="z_5" fromId="97" toId="116">
</dataflow>
<dataflow id="460" from="xor_ln124_33" to="zext_ln176" fromId="94" toId="117">
</dataflow>
<dataflow id="461" from="clefia_s0" to="clefia_s0_addr_1" fromId="238" toId="118">
</dataflow>
<dataflow id="462" from="StgValue_248" to="clefia_s0_addr_1" fromId="248" toId="118">
</dataflow>
<dataflow id="463" from="zext_ln176" to="clefia_s0_addr_1" fromId="117" toId="118">
</dataflow>
<dataflow id="464" from="clefia_s0_addr_1" to="z_6" fromId="118" toId="119">
</dataflow>
<dataflow id="465" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_36" fromId="361" toId="120">
</dataflow>
<dataflow id="466" from="z_5" to="tmp_36" fromId="116" toId="120">
</dataflow>
<dataflow id="467" from="StgValue_364" to="tmp_36" fromId="364" toId="120">
</dataflow>
<dataflow id="468" from="z_5" to="xor_ln132_14" fromId="116" toId="121">
</dataflow>
<dataflow id="469" from="StgValue_367" to="xor_ln132_14" fromId="367" toId="121">
</dataflow>
<dataflow id="470" from="tmp_36" to="select_ln131_14" fromId="120" toId="122">
</dataflow>
<dataflow id="471" from="xor_ln132_14" to="select_ln131_14" fromId="121" toId="122">
</dataflow>
<dataflow id="472" from="z_5" to="select_ln131_14" fromId="116" toId="122">
</dataflow>
<dataflow id="473" from="select_ln131_14" to="trunc_ln134_14" fromId="122" toId="123">
</dataflow>
<dataflow id="474" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_37" fromId="361" toId="124">
</dataflow>
<dataflow id="475" from="select_ln131_14" to="tmp_37" fromId="122" toId="124">
</dataflow>
<dataflow id="476" from="StgValue_364" to="tmp_37" fromId="364" toId="124">
</dataflow>
<dataflow id="477" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_9" fromId="376" toId="125">
</dataflow>
<dataflow id="478" from="trunc_ln134_14" to="x_assign_9" fromId="123" toId="125">
</dataflow>
<dataflow id="479" from="tmp_37" to="x_assign_9" fromId="124" toId="125">
</dataflow>
<dataflow id="480" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_50" fromId="361" toId="126">
</dataflow>
<dataflow id="481" from="select_ln131_14" to="tmp_50" fromId="122" toId="126">
</dataflow>
<dataflow id="482" from="StgValue_382" to="tmp_50" fromId="382" toId="126">
</dataflow>
<dataflow id="483" from="x_assign_9" to="xor_ln132_21" fromId="125" toId="127">
</dataflow>
<dataflow id="484" from="StgValue_367" to="xor_ln132_21" fromId="367" toId="127">
</dataflow>
<dataflow id="485" from="tmp_50" to="select_ln131_21" fromId="126" toId="128">
</dataflow>
<dataflow id="486" from="xor_ln132_21" to="select_ln131_21" fromId="127" toId="128">
</dataflow>
<dataflow id="487" from="x_assign_9" to="select_ln131_21" fromId="125" toId="128">
</dataflow>
<dataflow id="488" from="select_ln131_21" to="trunc_ln134_21" fromId="128" toId="129">
</dataflow>
<dataflow id="489" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_51" fromId="361" toId="130">
</dataflow>
<dataflow id="490" from="select_ln131_21" to="tmp_51" fromId="128" toId="130">
</dataflow>
<dataflow id="491" from="StgValue_364" to="tmp_51" fromId="364" toId="130">
</dataflow>
<dataflow id="492" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_5" fromId="376" toId="131">
</dataflow>
<dataflow id="493" from="trunc_ln134_21" to="x_assign_5" fromId="129" toId="131">
</dataflow>
<dataflow id="494" from="tmp_51" to="x_assign_5" fromId="130" toId="131">
</dataflow>
<dataflow id="495" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_52" fromId="361" toId="132">
</dataflow>
<dataflow id="496" from="select_ln131_21" to="tmp_52" fromId="128" toId="132">
</dataflow>
<dataflow id="497" from="StgValue_382" to="tmp_52" fromId="382" toId="132">
</dataflow>
<dataflow id="498" from="x_assign_5" to="xor_ln132_22" fromId="131" toId="133">
</dataflow>
<dataflow id="499" from="StgValue_367" to="xor_ln132_22" fromId="367" toId="133">
</dataflow>
<dataflow id="500" from="tmp_52" to="select_ln131_22" fromId="132" toId="134">
</dataflow>
<dataflow id="501" from="xor_ln132_22" to="select_ln131_22" fromId="133" toId="134">
</dataflow>
<dataflow id="502" from="x_assign_5" to="select_ln131_22" fromId="131" toId="134">
</dataflow>
<dataflow id="503" from="select_ln131_22" to="trunc_ln134_22" fromId="134" toId="135">
</dataflow>
<dataflow id="504" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_53" fromId="361" toId="136">
</dataflow>
<dataflow id="505" from="select_ln131_22" to="tmp_53" fromId="134" toId="136">
</dataflow>
<dataflow id="506" from="StgValue_364" to="tmp_53" fromId="364" toId="136">
</dataflow>
<dataflow id="507" from="clefia_s0_addr_1" to="z_6" fromId="118" toId="137">
</dataflow>
<dataflow id="508" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_38" fromId="361" toId="138">
</dataflow>
<dataflow id="509" from="z_6" to="tmp_38" fromId="137" toId="138">
</dataflow>
<dataflow id="510" from="StgValue_364" to="tmp_38" fromId="364" toId="138">
</dataflow>
<dataflow id="511" from="z_6" to="xor_ln132_15" fromId="137" toId="139">
</dataflow>
<dataflow id="512" from="StgValue_367" to="xor_ln132_15" fromId="367" toId="139">
</dataflow>
<dataflow id="513" from="tmp_38" to="select_ln131_15" fromId="138" toId="140">
</dataflow>
<dataflow id="514" from="xor_ln132_15" to="select_ln131_15" fromId="139" toId="140">
</dataflow>
<dataflow id="515" from="z_6" to="select_ln131_15" fromId="137" toId="140">
</dataflow>
<dataflow id="516" from="select_ln131_15" to="trunc_ln134_15" fromId="140" toId="141">
</dataflow>
<dataflow id="517" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_39" fromId="361" toId="142">
</dataflow>
<dataflow id="518" from="select_ln131_15" to="tmp_39" fromId="140" toId="142">
</dataflow>
<dataflow id="519" from="StgValue_364" to="tmp_39" fromId="364" toId="142">
</dataflow>
<dataflow id="520" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_1" fromId="376" toId="143">
</dataflow>
<dataflow id="521" from="trunc_ln134_15" to="x_assign_1" fromId="141" toId="143">
</dataflow>
<dataflow id="522" from="tmp_39" to="x_assign_1" fromId="142" toId="143">
</dataflow>
<dataflow id="523" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_40" fromId="361" toId="144">
</dataflow>
<dataflow id="524" from="select_ln131_15" to="tmp_40" fromId="140" toId="144">
</dataflow>
<dataflow id="525" from="StgValue_382" to="tmp_40" fromId="382" toId="144">
</dataflow>
<dataflow id="526" from="x_assign_1" to="xor_ln132_16" fromId="143" toId="145">
</dataflow>
<dataflow id="527" from="StgValue_367" to="xor_ln132_16" fromId="367" toId="145">
</dataflow>
<dataflow id="528" from="tmp_40" to="select_ln131_16" fromId="144" toId="146">
</dataflow>
<dataflow id="529" from="xor_ln132_16" to="select_ln131_16" fromId="145" toId="146">
</dataflow>
<dataflow id="530" from="x_assign_1" to="select_ln131_16" fromId="143" toId="146">
</dataflow>
<dataflow id="531" from="select_ln131_16" to="trunc_ln134_16" fromId="146" toId="147">
</dataflow>
<dataflow id="532" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_41" fromId="361" toId="148">
</dataflow>
<dataflow id="533" from="select_ln131_16" to="tmp_41" fromId="146" toId="148">
</dataflow>
<dataflow id="534" from="StgValue_364" to="tmp_41" fromId="364" toId="148">
</dataflow>
<dataflow id="535" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_2" fromId="376" toId="149">
</dataflow>
<dataflow id="536" from="trunc_ln134_16" to="x_assign_2" fromId="147" toId="149">
</dataflow>
<dataflow id="537" from="tmp_41" to="x_assign_2" fromId="148" toId="149">
</dataflow>
<dataflow id="538" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_42" fromId="361" toId="150">
</dataflow>
<dataflow id="539" from="select_ln131_16" to="tmp_42" fromId="146" toId="150">
</dataflow>
<dataflow id="540" from="StgValue_382" to="tmp_42" fromId="382" toId="150">
</dataflow>
<dataflow id="541" from="x_assign_2" to="xor_ln132_17" fromId="149" toId="151">
</dataflow>
<dataflow id="542" from="StgValue_367" to="xor_ln132_17" fromId="367" toId="151">
</dataflow>
<dataflow id="543" from="tmp_42" to="select_ln131_17" fromId="150" toId="152">
</dataflow>
<dataflow id="544" from="xor_ln132_17" to="select_ln131_17" fromId="151" toId="152">
</dataflow>
<dataflow id="545" from="x_assign_2" to="select_ln131_17" fromId="149" toId="152">
</dataflow>
<dataflow id="546" from="select_ln131_17" to="trunc_ln134_17" fromId="152" toId="153">
</dataflow>
<dataflow id="547" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_43" fromId="361" toId="154">
</dataflow>
<dataflow id="548" from="select_ln131_17" to="tmp_43" fromId="152" toId="154">
</dataflow>
<dataflow id="549" from="StgValue_364" to="tmp_43" fromId="364" toId="154">
</dataflow>
<dataflow id="550" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_7" fromId="376" toId="155">
</dataflow>
<dataflow id="551" from="trunc_ln134_20" to="or_ln134_7" fromId="91" toId="155">
</dataflow>
<dataflow id="552" from="tmp_49" to="or_ln134_7" fromId="92" toId="155">
</dataflow>
<dataflow id="553" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_9" fromId="376" toId="156">
</dataflow>
<dataflow id="554" from="trunc_ln134_22" to="or_ln134_9" fromId="135" toId="156">
</dataflow>
<dataflow id="555" from="tmp_53" to="or_ln134_9" fromId="136" toId="156">
</dataflow>
<dataflow id="556" from="src_offset_read" to="add_ln185_1" fromId="11" toId="157">
</dataflow>
<dataflow id="558" from="StgValue_557" to="add_ln185_1" fromId="557" toId="157">
</dataflow>
<dataflow id="559" from="add_ln185_1" to="zext_ln185_1" fromId="157" toId="158">
</dataflow>
<dataflow id="560" from="src" to="src_addr_4" fromId="233" toId="159">
</dataflow>
<dataflow id="561" from="StgValue_248" to="src_addr_4" fromId="248" toId="159">
</dataflow>
<dataflow id="562" from="zext_ln185_1" to="src_addr_4" fromId="158" toId="159">
</dataflow>
<dataflow id="563" from="src_offset_read" to="add_ln124_34" fromId="11" toId="160">
</dataflow>
<dataflow id="565" from="StgValue_564" to="add_ln124_34" fromId="564" toId="160">
</dataflow>
<dataflow id="566" from="add_ln124_34" to="zext_ln124_37" fromId="160" toId="161">
</dataflow>
<dataflow id="567" from="src" to="src_addr_5" fromId="233" toId="162">
</dataflow>
<dataflow id="568" from="StgValue_248" to="src_addr_5" fromId="248" toId="162">
</dataflow>
<dataflow id="569" from="zext_ln124_37" to="src_addr_5" fromId="161" toId="162">
</dataflow>
<dataflow id="570" from="src_addr_4" to="src_load_4" fromId="159" toId="163">
</dataflow>
<dataflow id="571" from="src_addr_5" to="src_load_5" fromId="162" toId="164">
</dataflow>
<dataflow id="572" from="or_ln134_7" to="xor_ln124_58" fromId="155" toId="165">
</dataflow>
<dataflow id="573" from="or_ln134_9" to="xor_ln124_58" fromId="156" toId="165">
</dataflow>
<dataflow id="574" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln" fromId="376" toId="166">
</dataflow>
<dataflow id="575" from="trunc_ln134_13" to="or_ln" fromId="114" toId="166">
</dataflow>
<dataflow id="576" from="tmp_35" to="or_ln" fromId="115" toId="166">
</dataflow>
<dataflow id="577" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_4" fromId="376" toId="167">
</dataflow>
<dataflow id="578" from="trunc_ln134_17" to="or_ln134_4" fromId="153" toId="167">
</dataflow>
<dataflow id="579" from="tmp_43" to="or_ln134_4" fromId="154" toId="167">
</dataflow>
<dataflow id="580" from="dst_offset_read" to="add_ln185" fromId="22" toId="168">
</dataflow>
<dataflow id="581" from="StgValue_557" to="add_ln185" fromId="557" toId="168">
</dataflow>
<dataflow id="582" from="add_ln185" to="zext_ln185" fromId="168" toId="169">
</dataflow>
<dataflow id="583" from="dst" to="dst_addr_4" fromId="231" toId="170">
</dataflow>
<dataflow id="584" from="StgValue_248" to="dst_addr_4" fromId="248" toId="170">
</dataflow>
<dataflow id="585" from="zext_ln185" to="dst_addr_4" fromId="169" toId="170">
</dataflow>
<dataflow id="586" from="src_addr_4" to="src_load_4" fromId="159" toId="171">
</dataflow>
<dataflow id="587" from="src_load_4" to="xor_ln124_52" fromId="171" toId="172">
</dataflow>
<dataflow id="588" from="x_assign_9" to="xor_ln124_52" fromId="125" toId="172">
</dataflow>
<dataflow id="589" from="xor_ln124_52" to="xor_ln124_53" fromId="172" toId="173">
</dataflow>
<dataflow id="590" from="z" to="xor_ln124_53" fromId="72" toId="173">
</dataflow>
<dataflow id="591" from="or_ln" to="xor_ln124_54" fromId="166" toId="174">
</dataflow>
<dataflow id="592" from="or_ln134_4" to="xor_ln124_54" fromId="167" toId="174">
</dataflow>
<dataflow id="593" from="xor_ln124_54" to="xor_ln124_55" fromId="174" toId="175">
</dataflow>
<dataflow id="594" from="x_assign_1" to="xor_ln124_55" fromId="143" toId="175">
</dataflow>
<dataflow id="595" from="xor_ln124_55" to="xor_ln124_34" fromId="175" toId="176">
</dataflow>
<dataflow id="596" from="xor_ln124_53" to="xor_ln124_34" fromId="173" toId="176">
</dataflow>
<dataflow id="597" from="dst_offset_read" to="add_ln124_35" fromId="22" toId="177">
</dataflow>
<dataflow id="598" from="StgValue_564" to="add_ln124_35" fromId="564" toId="177">
</dataflow>
<dataflow id="599" from="add_ln124_35" to="zext_ln124_38" fromId="177" toId="178">
</dataflow>
<dataflow id="600" from="dst" to="dst_addr_5" fromId="231" toId="179">
</dataflow>
<dataflow id="601" from="StgValue_248" to="dst_addr_5" fromId="248" toId="179">
</dataflow>
<dataflow id="602" from="zext_ln124_38" to="dst_addr_5" fromId="178" toId="179">
</dataflow>
<dataflow id="603" from="xor_ln124_34" to="store_ln124" fromId="176" toId="180">
</dataflow>
<dataflow id="604" from="dst_addr_4" to="store_ln124" fromId="170" toId="180">
</dataflow>
<dataflow id="605" from="src_offset_read" to="add_ln124_36" fromId="11" toId="181">
</dataflow>
<dataflow id="607" from="StgValue_606" to="add_ln124_36" fromId="606" toId="181">
</dataflow>
<dataflow id="608" from="add_ln124_36" to="zext_ln124_39" fromId="181" toId="182">
</dataflow>
<dataflow id="609" from="src" to="src_addr_6" fromId="233" toId="183">
</dataflow>
<dataflow id="610" from="StgValue_248" to="src_addr_6" fromId="248" toId="183">
</dataflow>
<dataflow id="611" from="zext_ln124_39" to="src_addr_6" fromId="182" toId="183">
</dataflow>
<dataflow id="612" from="src_addr_5" to="src_load_5" fromId="162" toId="184">
</dataflow>
<dataflow id="613" from="src_load_5" to="xor_ln124_56" fromId="184" toId="185">
</dataflow>
<dataflow id="614" from="x_assign_9" to="xor_ln124_56" fromId="125" toId="185">
</dataflow>
<dataflow id="615" from="xor_ln124_56" to="xor_ln124_57" fromId="185" toId="186">
</dataflow>
<dataflow id="616" from="z_4" to="xor_ln124_57" fromId="95" toId="186">
</dataflow>
<dataflow id="617" from="xor_ln124_58" to="xor_ln124_59" fromId="165" toId="187">
</dataflow>
<dataflow id="618" from="x_assign_1" to="xor_ln124_59" fromId="143" toId="187">
</dataflow>
<dataflow id="619" from="xor_ln124_59" to="xor_ln124_35" fromId="187" toId="188">
</dataflow>
<dataflow id="620" from="xor_ln124_57" to="xor_ln124_35" fromId="186" toId="188">
</dataflow>
<dataflow id="621" from="xor_ln124_35" to="store_ln124" fromId="188" toId="189">
</dataflow>
<dataflow id="622" from="dst_addr_5" to="store_ln124" fromId="179" toId="189">
</dataflow>
<dataflow id="623" from="src_offset_read" to="add_ln124_38" fromId="11" toId="190">
</dataflow>
<dataflow id="625" from="StgValue_624" to="add_ln124_38" fromId="624" toId="190">
</dataflow>
<dataflow id="626" from="add_ln124_38" to="zext_ln124_41" fromId="190" toId="191">
</dataflow>
<dataflow id="627" from="src" to="src_addr_7" fromId="233" toId="192">
</dataflow>
<dataflow id="628" from="StgValue_248" to="src_addr_7" fromId="248" toId="192">
</dataflow>
<dataflow id="629" from="zext_ln124_41" to="src_addr_7" fromId="191" toId="192">
</dataflow>
<dataflow id="630" from="src_addr_6" to="src_load_6" fromId="183" toId="193">
</dataflow>
<dataflow id="631" from="src_addr_7" to="src_load_7" fromId="192" toId="194">
</dataflow>
<dataflow id="632" from="dst_offset_read" to="add_ln124_37" fromId="22" toId="195">
</dataflow>
<dataflow id="633" from="StgValue_606" to="add_ln124_37" fromId="606" toId="195">
</dataflow>
<dataflow id="634" from="add_ln124_37" to="zext_ln124_40" fromId="195" toId="196">
</dataflow>
<dataflow id="635" from="dst" to="dst_addr_6" fromId="231" toId="197">
</dataflow>
<dataflow id="636" from="StgValue_248" to="dst_addr_6" fromId="248" toId="197">
</dataflow>
<dataflow id="637" from="zext_ln124_40" to="dst_addr_6" fromId="196" toId="197">
</dataflow>
<dataflow id="638" from="src_addr_6" to="src_load_6" fromId="183" toId="198">
</dataflow>
<dataflow id="639" from="src_load_6" to="xor_ln124_60" fromId="198" toId="199">
</dataflow>
<dataflow id="640" from="x_assign_3" to="xor_ln124_60" fromId="81" toId="199">
</dataflow>
<dataflow id="641" from="xor_ln124_60" to="xor_ln124_61" fromId="199" toId="200">
</dataflow>
<dataflow id="642" from="z_5" to="xor_ln124_61" fromId="116" toId="200">
</dataflow>
<dataflow id="643" from="xor_ln124_54" to="xor_ln124_62" fromId="174" toId="201">
</dataflow>
<dataflow id="644" from="x_assign_s" to="xor_ln124_62" fromId="104" toId="201">
</dataflow>
<dataflow id="645" from="xor_ln124_62" to="xor_ln124_36" fromId="201" toId="202">
</dataflow>
<dataflow id="646" from="xor_ln124_61" to="xor_ln124_36" fromId="200" toId="202">
</dataflow>
<dataflow id="647" from="dst_offset_read" to="add_ln124_39" fromId="22" toId="203">
</dataflow>
<dataflow id="648" from="StgValue_624" to="add_ln124_39" fromId="624" toId="203">
</dataflow>
<dataflow id="649" from="add_ln124_39" to="zext_ln124_42" fromId="203" toId="204">
</dataflow>
<dataflow id="650" from="dst" to="dst_addr_7" fromId="231" toId="205">
</dataflow>
<dataflow id="651" from="StgValue_248" to="dst_addr_7" fromId="248" toId="205">
</dataflow>
<dataflow id="652" from="zext_ln124_42" to="dst_addr_7" fromId="204" toId="205">
</dataflow>
<dataflow id="653" from="xor_ln124_36" to="store_ln124" fromId="202" toId="206">
</dataflow>
<dataflow id="654" from="dst_addr_6" to="store_ln124" fromId="197" toId="206">
</dataflow>
<dataflow id="655" from="src_addr_7" to="src_load_7" fromId="192" toId="207">
</dataflow>
<dataflow id="656" from="src_load_7" to="xor_ln124_63" fromId="207" toId="208">
</dataflow>
<dataflow id="657" from="x_assign_s" to="xor_ln124_63" fromId="104" toId="208">
</dataflow>
<dataflow id="658" from="xor_ln124_63" to="xor_ln124_64" fromId="208" toId="209">
</dataflow>
<dataflow id="659" from="z_6" to="xor_ln124_64" fromId="137" toId="209">
</dataflow>
<dataflow id="660" from="xor_ln124_58" to="xor_ln124_65" fromId="165" toId="210">
</dataflow>
<dataflow id="661" from="x_assign_3" to="xor_ln124_65" fromId="81" toId="210">
</dataflow>
<dataflow id="662" from="xor_ln124_65" to="xor_ln124_37" fromId="210" toId="211">
</dataflow>
<dataflow id="663" from="xor_ln124_64" to="xor_ln124_37" fromId="209" toId="211">
</dataflow>
<dataflow id="664" from="xor_ln124_37" to="store_ln124" fromId="211" toId="212">
</dataflow>
<dataflow id="665" from="dst_addr_7" to="store_ln124" fromId="205" toId="212">
</dataflow>
</dataflows>


</stg>
