<profile>

<section name = "Vitis HLS Report for 'write_r'" level="0">
<item name = "Date">Fri Nov  8 21:38:42 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pass</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_write_Pipeline_VITIS_LOOP_35_1_fu_73">write_Pipeline_VITIS_LOOP_35_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 550, 121, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 531, -</column>
<column name="Register">-, -, 165, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_write_Pipeline_VITIS_LOOP_35_1_fu_73">write_Pipeline_VITIS_LOOP_35_1, 0, 0, 550, 121, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state72">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln35_fu_83_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">331, 73, 1, 73</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="m_axi_p1_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_p1_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_p1_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_p1_AWID">9, 2, 1, 2</column>
<column name="m_axi_p1_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_p1_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_p1_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_p1_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_p1_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_p1_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_p1_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_p1_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_p1_BREADY">14, 3, 1, 3</column>
<column name="m_axi_p1_WVALID">9, 2, 1, 2</column>
<column name="numInputs_blk_n">9, 2, 1, 2</column>
<column name="outStream3_read">9, 2, 1, 2</column>
<column name="output_r_blk_n">9, 2, 1, 2</column>
<column name="p1_blk_n_AW">9, 2, 1, 2</column>
<column name="p1_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">72, 0, 72, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_write_Pipeline_VITIS_LOOP_35_1_fu_73_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln35_reg_115">1, 0, 1, 0</column>
<column name="numInputs_read_reg_109">32, 0, 32, 0</column>
<column name="trunc_ln_reg_119">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write, return value</column>
<column name="outStream3_dout">in, 512, ap_fifo, outStream3, pointer</column>
<column name="outStream3_num_data_valid">in, 2, ap_fifo, outStream3, pointer</column>
<column name="outStream3_fifo_cap">in, 2, ap_fifo, outStream3, pointer</column>
<column name="outStream3_empty_n">in, 1, ap_fifo, outStream3, pointer</column>
<column name="outStream3_read">out, 1, ap_fifo, outStream3, pointer</column>
<column name="m_axi_p1_AWVALID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWREADY">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWADDR">out, 64, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWLEN">out, 32, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWSIZE">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWBURST">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWLOCK">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWCACHE">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWPROT">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWQOS">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWREGION">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_AWUSER">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WVALID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WREADY">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WDATA">out, 512, m_axi, p1, pointer</column>
<column name="m_axi_p1_WSTRB">out, 64, m_axi, p1, pointer</column>
<column name="m_axi_p1_WLAST">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_WUSER">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARVALID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARREADY">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARADDR">out, 64, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARID">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARLEN">out, 32, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARSIZE">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARBURST">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARLOCK">out, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARCACHE">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARPROT">out, 3, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARQOS">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARREGION">out, 4, m_axi, p1, pointer</column>
<column name="m_axi_p1_ARUSER">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RVALID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RREADY">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RDATA">in, 512, m_axi, p1, pointer</column>
<column name="m_axi_p1_RLAST">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RFIFONUM">in, 9, m_axi, p1, pointer</column>
<column name="m_axi_p1_RUSER">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_RRESP">in, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_BVALID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_BREADY">out, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_BRESP">in, 2, m_axi, p1, pointer</column>
<column name="m_axi_p1_BID">in, 1, m_axi, p1, pointer</column>
<column name="m_axi_p1_BUSER">in, 1, m_axi, p1, pointer</column>
<column name="output_r_dout">in, 64, ap_fifo, output_r, pointer</column>
<column name="output_r_num_data_valid">in, 3, ap_fifo, output_r, pointer</column>
<column name="output_r_fifo_cap">in, 3, ap_fifo, output_r, pointer</column>
<column name="output_r_empty_n">in, 1, ap_fifo, output_r, pointer</column>
<column name="output_r_read">out, 1, ap_fifo, output_r, pointer</column>
<column name="numInputs_dout">in, 32, ap_fifo, numInputs, pointer</column>
<column name="numInputs_num_data_valid">in, 2, ap_fifo, numInputs, pointer</column>
<column name="numInputs_fifo_cap">in, 2, ap_fifo, numInputs, pointer</column>
<column name="numInputs_empty_n">in, 1, ap_fifo, numInputs, pointer</column>
<column name="numInputs_read">out, 1, ap_fifo, numInputs, pointer</column>
</table>
</item>
</section>
</profile>
