DATA_MEM.v,verilog,xil_defaultlib,../../../../lab4_vivado.gen/sources_1/ip/DATA_MEM/sim/DATA_MEM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
