
ExUppgift2014.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000d88  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000560  20070000  00080d88  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000118  20070560  000812e8  00010560  2**2
                  ALLOC
  3 .stack        00002000  20070678  00081400  00010560  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010560  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010589  2**0
                  CONTENTS, READONLY
  6 .debug_info   00008886  00000000  00000000  000105e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001963  00000000  00000000  00018e6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003efd  00000000  00000000  0001a7cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000820  00000000  00000000  0001e6ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000788  00000000  00000000  0001eeea  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00016905  00000000  00000000  0001f672  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000aca4  00000000  00000000  00035f77  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00064e23  00000000  00000000  00040c1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001254  00000000  00000000  000a5a40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072678 	.word	0x20072678
   80004:	00080761 	.word	0x00080761
   80008:	0008075d 	.word	0x0008075d
   8000c:	0008075d 	.word	0x0008075d
   80010:	0008075d 	.word	0x0008075d
   80014:	0008075d 	.word	0x0008075d
   80018:	0008075d 	.word	0x0008075d
	...
   8002c:	00080971 	.word	0x00080971
   80030:	0008075d 	.word	0x0008075d
   80034:	00000000 	.word	0x00000000
   80038:	000809a9 	.word	0x000809a9
   8003c:	000809e5 	.word	0x000809e5
   80040:	0008075d 	.word	0x0008075d
   80044:	0008075d 	.word	0x0008075d
   80048:	0008075d 	.word	0x0008075d
   8004c:	0008075d 	.word	0x0008075d
   80050:	0008075d 	.word	0x0008075d
   80054:	0008075d 	.word	0x0008075d
   80058:	0008075d 	.word	0x0008075d
   8005c:	0008075d 	.word	0x0008075d
   80060:	0008075d 	.word	0x0008075d
   80064:	0008075d 	.word	0x0008075d
   80068:	00000000 	.word	0x00000000
   8006c:	000805cd 	.word	0x000805cd
   80070:	000805e1 	.word	0x000805e1
   80074:	000805f5 	.word	0x000805f5
   80078:	00080609 	.word	0x00080609
	...
   80084:	0008075d 	.word	0x0008075d
   80088:	0008075d 	.word	0x0008075d
   8008c:	0008075d 	.word	0x0008075d
   80090:	0008075d 	.word	0x0008075d
   80094:	0008075d 	.word	0x0008075d
   80098:	0008075d 	.word	0x0008075d
   8009c:	0008075d 	.word	0x0008075d
   800a0:	0008075d 	.word	0x0008075d
   800a4:	00000000 	.word	0x00000000
   800a8:	0008075d 	.word	0x0008075d
   800ac:	0008075d 	.word	0x0008075d
   800b0:	0008075d 	.word	0x0008075d
   800b4:	0008075d 	.word	0x0008075d
   800b8:	0008075d 	.word	0x0008075d
   800bc:	0008075d 	.word	0x0008075d
   800c0:	0008075d 	.word	0x0008075d
   800c4:	0008075d 	.word	0x0008075d
   800c8:	0008075d 	.word	0x0008075d
   800cc:	0008075d 	.word	0x0008075d
   800d0:	0008075d 	.word	0x0008075d
   800d4:	0008075d 	.word	0x0008075d
   800d8:	0008075d 	.word	0x0008075d
   800dc:	0008075d 	.word	0x0008075d
   800e0:	0008075d 	.word	0x0008075d
   800e4:	0008075d 	.word	0x0008075d
   800e8:	0008075d 	.word	0x0008075d
   800ec:	0008075d 	.word	0x0008075d
   800f0:	0008075d 	.word	0x0008075d

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070560 	.word	0x20070560
   80110:	00000000 	.word	0x00000000
   80114:	00080d88 	.word	0x00080d88

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00080d88 	.word	0x00080d88
   8013c:	20070564 	.word	0x20070564
   80140:	00080d88 	.word	0x00080d88
   80144:	00000000 	.word	0x00000000

00080148 <ADCSetup>:
 */ 
#include <asf.h>
#include "ADCCustom.h"

void ADCSetup()
{
   80148:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   8014a:	2025      	movs	r0, #37	; 0x25
   8014c:	4b0e      	ldr	r3, [pc, #56]	; (80188 <ADCSetup+0x40>)
   8014e:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 84000000, 0);		// Configure for maximum frequency @ 84 MHz
   80150:	4c0e      	ldr	r4, [pc, #56]	; (8018c <ADCSetup+0x44>)
   80152:	4620      	mov	r0, r4
   80154:	490e      	ldr	r1, [pc, #56]	; (80190 <ADCSetup+0x48>)
   80156:	4a0f      	ldr	r2, [pc, #60]	; (80194 <ADCSetup+0x4c>)
   80158:	2300      	movs	r3, #0
   8015a:	4d0f      	ldr	r5, [pc, #60]	; (80198 <ADCSetup+0x50>)
   8015c:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   8015e:	4620      	mov	r0, r4
   80160:	2100      	movs	r1, #0
   80162:	460a      	mov	r2, r1
   80164:	460b      	mov	r3, r1
   80166:	4d0d      	ldr	r5, [pc, #52]	; (8019c <ADCSetup+0x54>)
   80168:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// 0-4095
   8016a:	4620      	mov	r0, r4
   8016c:	2100      	movs	r1, #0
   8016e:	4b0c      	ldr	r3, [pc, #48]	; (801a0 <ADCSetup+0x58>)
   80170:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				// trig just by software
   80172:	4620      	mov	r0, r4
   80174:	2100      	movs	r1, #0
   80176:	460a      	mov	r2, r1
   80178:	4b0a      	ldr	r3, [pc, #40]	; (801a4 <ADCSetup+0x5c>)
   8017a:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// PB17 - AD8 for Arduino Due
   8017c:	4620      	mov	r0, r4
   8017e:	210a      	movs	r1, #10
   80180:	4b09      	ldr	r3, [pc, #36]	; (801a8 <ADCSetup+0x60>)
   80182:	4798      	blx	r3
   80184:	bd38      	pop	{r3, r4, r5, pc}
   80186:	bf00      	nop
   80188:	00080705 	.word	0x00080705
   8018c:	400c0000 	.word	0x400c0000
   80190:	0a037a00 	.word	0x0a037a00
   80194:	0501bd00 	.word	0x0501bd00
   80198:	000802c1 	.word	0x000802c1
   8019c:	00080315 	.word	0x00080315
   801a0:	000802f5 	.word	0x000802f5
   801a4:	00080305 	.word	0x00080305
   801a8:	0008033d 	.word	0x0008033d

000801ac <ADCReadSensor>:
}

// Read value from sensor
uint32_t ADCReadSensor(){
   801ac:	b538      	push	{r3, r4, r5, lr}
	adc_start(ADC);
   801ae:	4807      	ldr	r0, [pc, #28]	; (801cc <ADCReadSensor+0x20>)
   801b0:	4b07      	ldr	r3, [pc, #28]	; (801d0 <ADCReadSensor+0x24>)
   801b2:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // Wait until DRDY(Data Ready) is HIGH
   801b4:	4d05      	ldr	r5, [pc, #20]	; (801cc <ADCReadSensor+0x20>)
   801b6:	4c07      	ldr	r4, [pc, #28]	; (801d4 <ADCReadSensor+0x28>)
   801b8:	4628      	mov	r0, r5
   801ba:	47a0      	blx	r4
   801bc:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   801c0:	d0fa      	beq.n	801b8 <ADCReadSensor+0xc>
	return (adc_get_channel_value(ADC, ADC_CHANNEL_10));
   801c2:	4802      	ldr	r0, [pc, #8]	; (801cc <ADCReadSensor+0x20>)
   801c4:	210a      	movs	r1, #10
   801c6:	4b04      	ldr	r3, [pc, #16]	; (801d8 <ADCReadSensor+0x2c>)
   801c8:	4798      	blx	r3
   801ca:	bd38      	pop	{r3, r4, r5, pc}
   801cc:	400c0000 	.word	0x400c0000
   801d0:	00080335 	.word	0x00080335
   801d4:	00080359 	.word	0x00080359
   801d8:	00080349 	.word	0x00080349

000801dc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   801dc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   801de:	480e      	ldr	r0, [pc, #56]	; (80218 <sysclk_init+0x3c>)
   801e0:	4b0e      	ldr	r3, [pc, #56]	; (8021c <sysclk_init+0x40>)
   801e2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   801e4:	2000      	movs	r0, #0
   801e6:	213e      	movs	r1, #62	; 0x3e
   801e8:	4b0d      	ldr	r3, [pc, #52]	; (80220 <sysclk_init+0x44>)
   801ea:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   801ec:	4c0d      	ldr	r4, [pc, #52]	; (80224 <sysclk_init+0x48>)
   801ee:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   801f0:	2800      	cmp	r0, #0
   801f2:	d0fc      	beq.n	801ee <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   801f4:	4b0c      	ldr	r3, [pc, #48]	; (80228 <sysclk_init+0x4c>)
   801f6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   801f8:	4a0c      	ldr	r2, [pc, #48]	; (8022c <sysclk_init+0x50>)
   801fa:	4b0d      	ldr	r3, [pc, #52]	; (80230 <sysclk_init+0x54>)
   801fc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   801fe:	4c0d      	ldr	r4, [pc, #52]	; (80234 <sysclk_init+0x58>)
   80200:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80202:	2800      	cmp	r0, #0
   80204:	d0fc      	beq.n	80200 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80206:	2010      	movs	r0, #16
   80208:	4b0b      	ldr	r3, [pc, #44]	; (80238 <sysclk_init+0x5c>)
   8020a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8020c:	4b0b      	ldr	r3, [pc, #44]	; (8023c <sysclk_init+0x60>)
   8020e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80210:	4801      	ldr	r0, [pc, #4]	; (80218 <sysclk_init+0x3c>)
   80212:	4b02      	ldr	r3, [pc, #8]	; (8021c <sysclk_init+0x40>)
   80214:	4798      	blx	r3
   80216:	bd10      	pop	{r4, pc}
   80218:	0501bd00 	.word	0x0501bd00
   8021c:	200700a5 	.word	0x200700a5
   80220:	00080681 	.word	0x00080681
   80224:	000806d5 	.word	0x000806d5
   80228:	000806e5 	.word	0x000806e5
   8022c:	200d3f01 	.word	0x200d3f01
   80230:	400e0600 	.word	0x400e0600
   80234:	000806f5 	.word	0x000806f5
   80238:	0008061d 	.word	0x0008061d
   8023c:	00080811 	.word	0x00080811

00080240 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80240:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80242:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80246:	4b17      	ldr	r3, [pc, #92]	; (802a4 <board_init+0x64>)
   80248:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8024a:	200b      	movs	r0, #11
   8024c:	4c16      	ldr	r4, [pc, #88]	; (802a8 <board_init+0x68>)
   8024e:	47a0      	blx	r4
   80250:	200c      	movs	r0, #12
   80252:	47a0      	blx	r4
   80254:	200d      	movs	r0, #13
   80256:	47a0      	blx	r4
   80258:	200e      	movs	r0, #14
   8025a:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   8025c:	203b      	movs	r0, #59	; 0x3b
   8025e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80262:	4c12      	ldr	r4, [pc, #72]	; (802ac <board_init+0x6c>)
   80264:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80266:	2055      	movs	r0, #85	; 0x55
   80268:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8026c:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8026e:	2056      	movs	r0, #86	; 0x56
   80270:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80274:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80276:	2068      	movs	r0, #104	; 0x68
   80278:	490d      	ldr	r1, [pc, #52]	; (802b0 <board_init+0x70>)
   8027a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   8027c:	205c      	movs	r0, #92	; 0x5c
   8027e:	490d      	ldr	r1, [pc, #52]	; (802b4 <board_init+0x74>)
   80280:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80282:	480d      	ldr	r0, [pc, #52]	; (802b8 <board_init+0x78>)
   80284:	f44f 7140 	mov.w	r1, #768	; 0x300
   80288:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8028c:	4b0b      	ldr	r3, [pc, #44]	; (802bc <board_init+0x7c>)
   8028e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   80290:	202b      	movs	r0, #43	; 0x2b
   80292:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80296:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   80298:	202a      	movs	r0, #42	; 0x2a
   8029a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8029e:	47a0      	blx	r4
   802a0:	bd10      	pop	{r4, pc}
   802a2:	bf00      	nop
   802a4:	400e1a50 	.word	0x400e1a50
   802a8:	00080705 	.word	0x00080705
   802ac:	00080401 	.word	0x00080401
   802b0:	28000079 	.word	0x28000079
   802b4:	28000001 	.word	0x28000001
   802b8:	400e0e00 	.word	0x400e0e00
   802bc:	000804d5 	.word	0x000804d5

000802c0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   802c0:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   802c2:	2401      	movs	r4, #1
   802c4:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   802c6:	2400      	movs	r4, #0
   802c8:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   802ca:	f240 2502 	movw	r5, #514	; 0x202
   802ce:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   802d2:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   802d6:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   802da:	6845      	ldr	r5, [r0, #4]
   802dc:	432b      	orrs	r3, r5
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   802de:	0052      	lsls	r2, r2, #1
   802e0:	fbb1 f1f2 	udiv	r1, r1, r2
   802e4:	1e4d      	subs	r5, r1, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   802e6:	022d      	lsls	r5, r5, #8
   802e8:	b2ad      	uxth	r5, r5
   802ea:	432b      	orrs	r3, r5
   802ec:	6043      	str	r3, [r0, #4]
	return 0;
}
   802ee:	4620      	mov	r0, r4
   802f0:	bc30      	pop	{r4, r5}
   802f2:	4770      	bx	lr

000802f4 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
   802f4:	6843      	ldr	r3, [r0, #4]
   802f6:	f023 0310 	bic.w	r3, r3, #16
   802fa:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
   802fc:	6843      	ldr	r3, [r0, #4]
   802fe:	4319      	orrs	r1, r3
   80300:	6041      	str	r1, [r0, #4]
   80302:	4770      	bx	lr

00080304 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80304:	6843      	ldr	r3, [r0, #4]
   80306:	4319      	orrs	r1, r3
   80308:	01d2      	lsls	r2, r2, #7
   8030a:	b2d3      	uxtb	r3, r2
   8030c:	4319      	orrs	r1, r3
   8030e:	6041      	str	r1, [r0, #4]
   80310:	4770      	bx	lr
   80312:	bf00      	nop

00080314 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80314:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80316:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   80318:	4322      	orrs	r2, r4
   8031a:	0609      	lsls	r1, r1, #24
   8031c:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   80320:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80322:	071b      	lsls	r3, r3, #28
   80324:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80328:	431a      	orrs	r2, r3
   8032a:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   8032c:	f85d 4b04 	ldr.w	r4, [sp], #4
   80330:	4770      	bx	lr
   80332:	bf00      	nop

00080334 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80334:	2302      	movs	r3, #2
   80336:	6003      	str	r3, [r0, #0]
   80338:	4770      	bx	lr
   8033a:	bf00      	nop

0008033c <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   8033c:	2301      	movs	r3, #1
   8033e:	fa03 f101 	lsl.w	r1, r3, r1
   80342:	6101      	str	r1, [r0, #16]
   80344:	4770      	bx	lr
   80346:	bf00      	nop

00080348 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80348:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   8034a:	bf9a      	itte	ls
   8034c:	3114      	addls	r1, #20
   8034e:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   80352:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   80354:	4770      	bx	lr
   80356:	bf00      	nop

00080358 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   80358:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   8035a:	4770      	bx	lr

0008035c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   8035c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   8035e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80362:	d016      	beq.n	80392 <pio_set_peripheral+0x36>
   80364:	d804      	bhi.n	80370 <pio_set_peripheral+0x14>
   80366:	b1c1      	cbz	r1, 8039a <pio_set_peripheral+0x3e>
   80368:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   8036c:	d00a      	beq.n	80384 <pio_set_peripheral+0x28>
   8036e:	e013      	b.n	80398 <pio_set_peripheral+0x3c>
   80370:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80374:	d011      	beq.n	8039a <pio_set_peripheral+0x3e>
   80376:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8037a:	d00e      	beq.n	8039a <pio_set_peripheral+0x3e>
   8037c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80380:	d10a      	bne.n	80398 <pio_set_peripheral+0x3c>
   80382:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80384:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80386:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80388:	400b      	ands	r3, r1
   8038a:	ea23 0302 	bic.w	r3, r3, r2
   8038e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80390:	e002      	b.n	80398 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80392:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80394:	4313      	orrs	r3, r2
   80396:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80398:	6042      	str	r2, [r0, #4]
   8039a:	4770      	bx	lr

0008039c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8039c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8039e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   803a2:	bf14      	ite	ne
   803a4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803a6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   803a8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   803ac:	bf14      	ite	ne
   803ae:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   803b0:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   803b2:	f012 0f02 	tst.w	r2, #2
   803b6:	d002      	beq.n	803be <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   803b8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   803bc:	e004      	b.n	803c8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   803be:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   803c2:	bf18      	it	ne
   803c4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   803c8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   803ca:	6001      	str	r1, [r0, #0]
   803cc:	4770      	bx	lr
   803ce:	bf00      	nop

000803d0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   803d0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   803d2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   803d4:	9c01      	ldr	r4, [sp, #4]
   803d6:	b10c      	cbz	r4, 803dc <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   803d8:	6641      	str	r1, [r0, #100]	; 0x64
   803da:	e000      	b.n	803de <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   803dc:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   803de:	b10b      	cbz	r3, 803e4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   803e0:	6501      	str	r1, [r0, #80]	; 0x50
   803e2:	e000      	b.n	803e6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   803e4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   803e6:	b10a      	cbz	r2, 803ec <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   803e8:	6301      	str	r1, [r0, #48]	; 0x30
   803ea:	e000      	b.n	803ee <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   803ec:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   803ee:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   803f0:	6001      	str	r1, [r0, #0]
}
   803f2:	f85d 4b04 	ldr.w	r4, [sp], #4
   803f6:	4770      	bx	lr

000803f8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   803f8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   803fa:	4770      	bx	lr

000803fc <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   803fc:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   803fe:	4770      	bx	lr

00080400 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80400:	b570      	push	{r4, r5, r6, lr}
   80402:	b082      	sub	sp, #8
   80404:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80406:	0944      	lsrs	r4, r0, #5
   80408:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   8040c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80410:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80412:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80416:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8041a:	d030      	beq.n	8047e <pio_configure_pin+0x7e>
   8041c:	d806      	bhi.n	8042c <pio_configure_pin+0x2c>
   8041e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80422:	d00a      	beq.n	8043a <pio_configure_pin+0x3a>
   80424:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80428:	d018      	beq.n	8045c <pio_configure_pin+0x5c>
   8042a:	e049      	b.n	804c0 <pio_configure_pin+0xc0>
   8042c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80430:	d030      	beq.n	80494 <pio_configure_pin+0x94>
   80432:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80436:	d02d      	beq.n	80494 <pio_configure_pin+0x94>
   80438:	e042      	b.n	804c0 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8043a:	f000 001f 	and.w	r0, r0, #31
   8043e:	2401      	movs	r4, #1
   80440:	4084      	lsls	r4, r0
   80442:	4630      	mov	r0, r6
   80444:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80448:	4622      	mov	r2, r4
   8044a:	4b1f      	ldr	r3, [pc, #124]	; (804c8 <pio_configure_pin+0xc8>)
   8044c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8044e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80452:	bf14      	ite	ne
   80454:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80456:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80458:	2001      	movs	r0, #1
   8045a:	e032      	b.n	804c2 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8045c:	f000 001f 	and.w	r0, r0, #31
   80460:	2401      	movs	r4, #1
   80462:	4084      	lsls	r4, r0
   80464:	4630      	mov	r0, r6
   80466:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8046a:	4622      	mov	r2, r4
   8046c:	4b16      	ldr	r3, [pc, #88]	; (804c8 <pio_configure_pin+0xc8>)
   8046e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80470:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80474:	bf14      	ite	ne
   80476:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80478:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8047a:	2001      	movs	r0, #1
   8047c:	e021      	b.n	804c2 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8047e:	f000 011f 	and.w	r1, r0, #31
   80482:	2401      	movs	r4, #1
   80484:	4630      	mov	r0, r6
   80486:	fa04 f101 	lsl.w	r1, r4, r1
   8048a:	462a      	mov	r2, r5
   8048c:	4b0f      	ldr	r3, [pc, #60]	; (804cc <pio_configure_pin+0xcc>)
   8048e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80490:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80492:	e016      	b.n	804c2 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80494:	f000 011f 	and.w	r1, r0, #31
   80498:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8049a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8049e:	ea05 0304 	and.w	r3, r5, r4
   804a2:	9300      	str	r3, [sp, #0]
   804a4:	4630      	mov	r0, r6
   804a6:	fa04 f101 	lsl.w	r1, r4, r1
   804aa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   804ae:	bf14      	ite	ne
   804b0:	2200      	movne	r2, #0
   804b2:	2201      	moveq	r2, #1
   804b4:	f3c5 0380 	ubfx	r3, r5, #2, #1
   804b8:	4d05      	ldr	r5, [pc, #20]	; (804d0 <pio_configure_pin+0xd0>)
   804ba:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   804bc:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   804be:	e000      	b.n	804c2 <pio_configure_pin+0xc2>

	default:
		return 0;
   804c0:	2000      	movs	r0, #0
	}

	return 1;
}
   804c2:	b002      	add	sp, #8
   804c4:	bd70      	pop	{r4, r5, r6, pc}
   804c6:	bf00      	nop
   804c8:	0008035d 	.word	0x0008035d
   804cc:	0008039d 	.word	0x0008039d
   804d0:	000803d1 	.word	0x000803d1

000804d4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   804d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   804d6:	b083      	sub	sp, #12
   804d8:	4607      	mov	r7, r0
   804da:	460e      	mov	r6, r1
   804dc:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   804de:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   804e2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   804e6:	d026      	beq.n	80536 <pio_configure_pin_group+0x62>
   804e8:	d806      	bhi.n	804f8 <pio_configure_pin_group+0x24>
   804ea:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   804ee:	d00a      	beq.n	80506 <pio_configure_pin_group+0x32>
   804f0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   804f4:	d013      	beq.n	8051e <pio_configure_pin_group+0x4a>
   804f6:	e034      	b.n	80562 <pio_configure_pin_group+0x8e>
   804f8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   804fc:	d01f      	beq.n	8053e <pio_configure_pin_group+0x6a>
   804fe:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80502:	d01c      	beq.n	8053e <pio_configure_pin_group+0x6a>
   80504:	e02d      	b.n	80562 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80506:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8050a:	4632      	mov	r2, r6
   8050c:	4b16      	ldr	r3, [pc, #88]	; (80568 <pio_configure_pin_group+0x94>)
   8050e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80510:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80514:	bf14      	ite	ne
   80516:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80518:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8051a:	2001      	movs	r0, #1
   8051c:	e022      	b.n	80564 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8051e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80522:	4632      	mov	r2, r6
   80524:	4b10      	ldr	r3, [pc, #64]	; (80568 <pio_configure_pin_group+0x94>)
   80526:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80528:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8052c:	bf14      	ite	ne
   8052e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80530:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80532:	2001      	movs	r0, #1
   80534:	e016      	b.n	80564 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80536:	4b0d      	ldr	r3, [pc, #52]	; (8056c <pio_configure_pin_group+0x98>)
   80538:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8053a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8053c:	e012      	b.n	80564 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8053e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80542:	f005 0301 	and.w	r3, r5, #1
   80546:	9300      	str	r3, [sp, #0]
   80548:	4638      	mov	r0, r7
   8054a:	4631      	mov	r1, r6
   8054c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80550:	bf14      	ite	ne
   80552:	2200      	movne	r2, #0
   80554:	2201      	moveq	r2, #1
   80556:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8055a:	4c05      	ldr	r4, [pc, #20]	; (80570 <pio_configure_pin_group+0x9c>)
   8055c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8055e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80560:	e000      	b.n	80564 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80562:	2000      	movs	r0, #0
	}

	return 1;
}
   80564:	b003      	add	sp, #12
   80566:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80568:	0008035d 	.word	0x0008035d
   8056c:	0008039d 	.word	0x0008039d
   80570:	000803d1 	.word	0x000803d1

00080574 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80578:	4604      	mov	r4, r0
   8057a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8057c:	4b10      	ldr	r3, [pc, #64]	; (805c0 <pio_handler_process+0x4c>)
   8057e:	4798      	blx	r3
   80580:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80582:	4620      	mov	r0, r4
   80584:	4b0f      	ldr	r3, [pc, #60]	; (805c4 <pio_handler_process+0x50>)
   80586:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80588:	4005      	ands	r5, r0
   8058a:	d017      	beq.n	805bc <pio_handler_process+0x48>
   8058c:	4f0e      	ldr	r7, [pc, #56]	; (805c8 <pio_handler_process+0x54>)
   8058e:	f107 040c 	add.w	r4, r7, #12
   80592:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80594:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80598:	42b3      	cmp	r3, r6
   8059a:	d10a      	bne.n	805b2 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8059c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   805a0:	4229      	tst	r1, r5
   805a2:	d006      	beq.n	805b2 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   805a4:	6823      	ldr	r3, [r4, #0]
   805a6:	4630      	mov	r0, r6
   805a8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   805aa:	f854 3c08 	ldr.w	r3, [r4, #-8]
   805ae:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   805b2:	42bc      	cmp	r4, r7
   805b4:	d002      	beq.n	805bc <pio_handler_process+0x48>
   805b6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   805b8:	2d00      	cmp	r5, #0
   805ba:	d1eb      	bne.n	80594 <pio_handler_process+0x20>
   805bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   805c0:	000803f9 	.word	0x000803f9
   805c4:	000803fd 	.word	0x000803fd
   805c8:	2007057c 	.word	0x2007057c

000805cc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   805cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   805ce:	4802      	ldr	r0, [pc, #8]	; (805d8 <PIOA_Handler+0xc>)
   805d0:	210b      	movs	r1, #11
   805d2:	4b02      	ldr	r3, [pc, #8]	; (805dc <PIOA_Handler+0x10>)
   805d4:	4798      	blx	r3
   805d6:	bd08      	pop	{r3, pc}
   805d8:	400e0e00 	.word	0x400e0e00
   805dc:	00080575 	.word	0x00080575

000805e0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   805e0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   805e2:	4802      	ldr	r0, [pc, #8]	; (805ec <PIOB_Handler+0xc>)
   805e4:	210c      	movs	r1, #12
   805e6:	4b02      	ldr	r3, [pc, #8]	; (805f0 <PIOB_Handler+0x10>)
   805e8:	4798      	blx	r3
   805ea:	bd08      	pop	{r3, pc}
   805ec:	400e1000 	.word	0x400e1000
   805f0:	00080575 	.word	0x00080575

000805f4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   805f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   805f6:	4802      	ldr	r0, [pc, #8]	; (80600 <PIOC_Handler+0xc>)
   805f8:	210d      	movs	r1, #13
   805fa:	4b02      	ldr	r3, [pc, #8]	; (80604 <PIOC_Handler+0x10>)
   805fc:	4798      	blx	r3
   805fe:	bd08      	pop	{r3, pc}
   80600:	400e1200 	.word	0x400e1200
   80604:	00080575 	.word	0x00080575

00080608 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80608:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8060a:	4802      	ldr	r0, [pc, #8]	; (80614 <PIOD_Handler+0xc>)
   8060c:	210e      	movs	r1, #14
   8060e:	4b02      	ldr	r3, [pc, #8]	; (80618 <PIOD_Handler+0x10>)
   80610:	4798      	blx	r3
   80612:	bd08      	pop	{r3, pc}
   80614:	400e1400 	.word	0x400e1400
   80618:	00080575 	.word	0x00080575

0008061c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   8061c:	4b17      	ldr	r3, [pc, #92]	; (8067c <pmc_switch_mck_to_pllack+0x60>)
   8061e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80620:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80624:	4310      	orrs	r0, r2
   80626:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80628:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8062a:	f013 0f08 	tst.w	r3, #8
   8062e:	d109      	bne.n	80644 <pmc_switch_mck_to_pllack+0x28>
   80630:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80634:	4911      	ldr	r1, [pc, #68]	; (8067c <pmc_switch_mck_to_pllack+0x60>)
   80636:	e001      	b.n	8063c <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80638:	3b01      	subs	r3, #1
   8063a:	d019      	beq.n	80670 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8063c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8063e:	f012 0f08 	tst.w	r2, #8
   80642:	d0f9      	beq.n	80638 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80644:	4b0d      	ldr	r3, [pc, #52]	; (8067c <pmc_switch_mck_to_pllack+0x60>)
   80646:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80648:	f022 0203 	bic.w	r2, r2, #3
   8064c:	f042 0202 	orr.w	r2, r2, #2
   80650:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80652:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80654:	f010 0008 	ands.w	r0, r0, #8
   80658:	d10c      	bne.n	80674 <pmc_switch_mck_to_pllack+0x58>
   8065a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8065e:	4907      	ldr	r1, [pc, #28]	; (8067c <pmc_switch_mck_to_pllack+0x60>)
   80660:	e001      	b.n	80666 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80662:	3b01      	subs	r3, #1
   80664:	d008      	beq.n	80678 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80666:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80668:	f012 0f08 	tst.w	r2, #8
   8066c:	d0f9      	beq.n	80662 <pmc_switch_mck_to_pllack+0x46>
   8066e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80670:	2001      	movs	r0, #1
   80672:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80674:	2000      	movs	r0, #0
   80676:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80678:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8067a:	4770      	bx	lr
   8067c:	400e0600 	.word	0x400e0600

00080680 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80680:	b138      	cbz	r0, 80692 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80682:	4911      	ldr	r1, [pc, #68]	; (806c8 <pmc_switch_mainck_to_xtal+0x48>)
   80684:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80686:	4a11      	ldr	r2, [pc, #68]	; (806cc <pmc_switch_mainck_to_xtal+0x4c>)
   80688:	401a      	ands	r2, r3
   8068a:	4b11      	ldr	r3, [pc, #68]	; (806d0 <pmc_switch_mainck_to_xtal+0x50>)
   8068c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8068e:	620b      	str	r3, [r1, #32]
   80690:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80692:	4a0d      	ldr	r2, [pc, #52]	; (806c8 <pmc_switch_mainck_to_xtal+0x48>)
   80694:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   80696:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8069a:	f023 0303 	bic.w	r3, r3, #3
   8069e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   806a2:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   806a6:	0209      	lsls	r1, r1, #8
   806a8:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   806aa:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   806ac:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   806ae:	6e93      	ldr	r3, [r2, #104]	; 0x68
   806b0:	f013 0f01 	tst.w	r3, #1
   806b4:	d0fb      	beq.n	806ae <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   806b6:	4a04      	ldr	r2, [pc, #16]	; (806c8 <pmc_switch_mainck_to_xtal+0x48>)
   806b8:	6a13      	ldr	r3, [r2, #32]
   806ba:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   806be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   806c2:	6213      	str	r3, [r2, #32]
   806c4:	4770      	bx	lr
   806c6:	bf00      	nop
   806c8:	400e0600 	.word	0x400e0600
   806cc:	fec8fffc 	.word	0xfec8fffc
   806d0:	01370002 	.word	0x01370002

000806d4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   806d4:	4b02      	ldr	r3, [pc, #8]	; (806e0 <pmc_osc_is_ready_mainck+0xc>)
   806d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806d8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   806dc:	4770      	bx	lr
   806de:	bf00      	nop
   806e0:	400e0600 	.word	0x400e0600

000806e4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   806e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   806e8:	4b01      	ldr	r3, [pc, #4]	; (806f0 <pmc_disable_pllack+0xc>)
   806ea:	629a      	str	r2, [r3, #40]	; 0x28
   806ec:	4770      	bx	lr
   806ee:	bf00      	nop
   806f0:	400e0600 	.word	0x400e0600

000806f4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   806f4:	4b02      	ldr	r3, [pc, #8]	; (80700 <pmc_is_locked_pllack+0xc>)
   806f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   806f8:	f000 0002 	and.w	r0, r0, #2
   806fc:	4770      	bx	lr
   806fe:	bf00      	nop
   80700:	400e0600 	.word	0x400e0600

00080704 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80704:	282c      	cmp	r0, #44	; 0x2c
   80706:	d820      	bhi.n	8074a <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80708:	281f      	cmp	r0, #31
   8070a:	d80d      	bhi.n	80728 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   8070c:	4b12      	ldr	r3, [pc, #72]	; (80758 <pmc_enable_periph_clk+0x54>)
   8070e:	699a      	ldr	r2, [r3, #24]
   80710:	2301      	movs	r3, #1
   80712:	4083      	lsls	r3, r0
   80714:	401a      	ands	r2, r3
   80716:	4293      	cmp	r3, r2
   80718:	d019      	beq.n	8074e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   8071a:	2301      	movs	r3, #1
   8071c:	fa03 f000 	lsl.w	r0, r3, r0
   80720:	4b0d      	ldr	r3, [pc, #52]	; (80758 <pmc_enable_periph_clk+0x54>)
   80722:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80724:	2000      	movs	r0, #0
   80726:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80728:	4b0b      	ldr	r3, [pc, #44]	; (80758 <pmc_enable_periph_clk+0x54>)
   8072a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   8072e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80730:	2301      	movs	r3, #1
   80732:	4083      	lsls	r3, r0
   80734:	401a      	ands	r2, r3
   80736:	4293      	cmp	r3, r2
   80738:	d00b      	beq.n	80752 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   8073a:	2301      	movs	r3, #1
   8073c:	fa03 f000 	lsl.w	r0, r3, r0
   80740:	4b05      	ldr	r3, [pc, #20]	; (80758 <pmc_enable_periph_clk+0x54>)
   80742:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80746:	2000      	movs	r0, #0
   80748:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8074a:	2001      	movs	r0, #1
   8074c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8074e:	2000      	movs	r0, #0
   80750:	4770      	bx	lr
   80752:	2000      	movs	r0, #0
}
   80754:	4770      	bx	lr
   80756:	bf00      	nop
   80758:	400e0600 	.word	0x400e0600

0008075c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   8075c:	e7fe      	b.n	8075c <Dummy_Handler>
   8075e:	bf00      	nop

00080760 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80760:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80762:	4b1e      	ldr	r3, [pc, #120]	; (807dc <Reset_Handler+0x7c>)
   80764:	4a1e      	ldr	r2, [pc, #120]	; (807e0 <Reset_Handler+0x80>)
   80766:	429a      	cmp	r2, r3
   80768:	d003      	beq.n	80772 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8076a:	4b1e      	ldr	r3, [pc, #120]	; (807e4 <Reset_Handler+0x84>)
   8076c:	4a1b      	ldr	r2, [pc, #108]	; (807dc <Reset_Handler+0x7c>)
   8076e:	429a      	cmp	r2, r3
   80770:	d304      	bcc.n	8077c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80772:	4b1d      	ldr	r3, [pc, #116]	; (807e8 <Reset_Handler+0x88>)
   80774:	4a1d      	ldr	r2, [pc, #116]	; (807ec <Reset_Handler+0x8c>)
   80776:	429a      	cmp	r2, r3
   80778:	d30f      	bcc.n	8079a <Reset_Handler+0x3a>
   8077a:	e01a      	b.n	807b2 <Reset_Handler+0x52>
   8077c:	4b1c      	ldr	r3, [pc, #112]	; (807f0 <Reset_Handler+0x90>)
   8077e:	4c1d      	ldr	r4, [pc, #116]	; (807f4 <Reset_Handler+0x94>)
   80780:	1ae4      	subs	r4, r4, r3
   80782:	f024 0403 	bic.w	r4, r4, #3
   80786:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80788:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   8078a:	4814      	ldr	r0, [pc, #80]	; (807dc <Reset_Handler+0x7c>)
   8078c:	4914      	ldr	r1, [pc, #80]	; (807e0 <Reset_Handler+0x80>)
   8078e:	585a      	ldr	r2, [r3, r1]
   80790:	501a      	str	r2, [r3, r0]
   80792:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80794:	42a3      	cmp	r3, r4
   80796:	d1fa      	bne.n	8078e <Reset_Handler+0x2e>
   80798:	e7eb      	b.n	80772 <Reset_Handler+0x12>
   8079a:	4b17      	ldr	r3, [pc, #92]	; (807f8 <Reset_Handler+0x98>)
   8079c:	4917      	ldr	r1, [pc, #92]	; (807fc <Reset_Handler+0x9c>)
   8079e:	1ac9      	subs	r1, r1, r3
   807a0:	f021 0103 	bic.w	r1, r1, #3
   807a4:	1d1a      	adds	r2, r3, #4
   807a6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   807a8:	2200      	movs	r2, #0
   807aa:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   807ae:	428b      	cmp	r3, r1
   807b0:	d1fb      	bne.n	807aa <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   807b2:	4a13      	ldr	r2, [pc, #76]	; (80800 <Reset_Handler+0xa0>)
   807b4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   807b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   807bc:	4911      	ldr	r1, [pc, #68]	; (80804 <Reset_Handler+0xa4>)
   807be:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   807c0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   807c4:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   807c8:	d203      	bcs.n	807d2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   807ca:	688a      	ldr	r2, [r1, #8]
   807cc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   807d0:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   807d2:	4b0d      	ldr	r3, [pc, #52]	; (80808 <Reset_Handler+0xa8>)
   807d4:	4798      	blx	r3

	/* Branch to main function */
	main();
   807d6:	4b0d      	ldr	r3, [pc, #52]	; (8080c <Reset_Handler+0xac>)
   807d8:	4798      	blx	r3
   807da:	e7fe      	b.n	807da <Reset_Handler+0x7a>
   807dc:	20070000 	.word	0x20070000
   807e0:	00080d88 	.word	0x00080d88
   807e4:	20070560 	.word	0x20070560
   807e8:	20070678 	.word	0x20070678
   807ec:	20070560 	.word	0x20070560
   807f0:	20070004 	.word	0x20070004
   807f4:	20070563 	.word	0x20070563
   807f8:	2007055c 	.word	0x2007055c
   807fc:	20070673 	.word	0x20070673
   80800:	00080000 	.word	0x00080000
   80804:	e000ed00 	.word	0xe000ed00
   80808:	00080c15 	.word	0x00080c15
   8080c:	00080bc1 	.word	0x00080bc1

00080810 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80810:	4b3e      	ldr	r3, [pc, #248]	; (8090c <SystemCoreClockUpdate+0xfc>)
   80812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80814:	f003 0303 	and.w	r3, r3, #3
   80818:	2b03      	cmp	r3, #3
   8081a:	d85f      	bhi.n	808dc <SystemCoreClockUpdate+0xcc>
   8081c:	e8df f003 	tbb	[pc, r3]
   80820:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80824:	4b3a      	ldr	r3, [pc, #232]	; (80910 <SystemCoreClockUpdate+0x100>)
   80826:	695b      	ldr	r3, [r3, #20]
   80828:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8082c:	bf14      	ite	ne
   8082e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80832:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80836:	4b37      	ldr	r3, [pc, #220]	; (80914 <SystemCoreClockUpdate+0x104>)
   80838:	601a      	str	r2, [r3, #0]
   8083a:	e04f      	b.n	808dc <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8083c:	4b33      	ldr	r3, [pc, #204]	; (8090c <SystemCoreClockUpdate+0xfc>)
   8083e:	6a1b      	ldr	r3, [r3, #32]
   80840:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80844:	d003      	beq.n	8084e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80846:	4a34      	ldr	r2, [pc, #208]	; (80918 <SystemCoreClockUpdate+0x108>)
   80848:	4b32      	ldr	r3, [pc, #200]	; (80914 <SystemCoreClockUpdate+0x104>)
   8084a:	601a      	str	r2, [r3, #0]
   8084c:	e046      	b.n	808dc <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8084e:	4a33      	ldr	r2, [pc, #204]	; (8091c <SystemCoreClockUpdate+0x10c>)
   80850:	4b30      	ldr	r3, [pc, #192]	; (80914 <SystemCoreClockUpdate+0x104>)
   80852:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80854:	4b2d      	ldr	r3, [pc, #180]	; (8090c <SystemCoreClockUpdate+0xfc>)
   80856:	6a1b      	ldr	r3, [r3, #32]
   80858:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8085c:	2b10      	cmp	r3, #16
   8085e:	d002      	beq.n	80866 <SystemCoreClockUpdate+0x56>
   80860:	2b20      	cmp	r3, #32
   80862:	d004      	beq.n	8086e <SystemCoreClockUpdate+0x5e>
   80864:	e03a      	b.n	808dc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80866:	4a2e      	ldr	r2, [pc, #184]	; (80920 <SystemCoreClockUpdate+0x110>)
   80868:	4b2a      	ldr	r3, [pc, #168]	; (80914 <SystemCoreClockUpdate+0x104>)
   8086a:	601a      	str	r2, [r3, #0]
				break;
   8086c:	e036      	b.n	808dc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8086e:	4a2a      	ldr	r2, [pc, #168]	; (80918 <SystemCoreClockUpdate+0x108>)
   80870:	4b28      	ldr	r3, [pc, #160]	; (80914 <SystemCoreClockUpdate+0x104>)
   80872:	601a      	str	r2, [r3, #0]
				break;
   80874:	e032      	b.n	808dc <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80876:	4b25      	ldr	r3, [pc, #148]	; (8090c <SystemCoreClockUpdate+0xfc>)
   80878:	6a1b      	ldr	r3, [r3, #32]
   8087a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8087e:	d003      	beq.n	80888 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80880:	4a25      	ldr	r2, [pc, #148]	; (80918 <SystemCoreClockUpdate+0x108>)
   80882:	4b24      	ldr	r3, [pc, #144]	; (80914 <SystemCoreClockUpdate+0x104>)
   80884:	601a      	str	r2, [r3, #0]
   80886:	e012      	b.n	808ae <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80888:	4a24      	ldr	r2, [pc, #144]	; (8091c <SystemCoreClockUpdate+0x10c>)
   8088a:	4b22      	ldr	r3, [pc, #136]	; (80914 <SystemCoreClockUpdate+0x104>)
   8088c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8088e:	4b1f      	ldr	r3, [pc, #124]	; (8090c <SystemCoreClockUpdate+0xfc>)
   80890:	6a1b      	ldr	r3, [r3, #32]
   80892:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80896:	2b10      	cmp	r3, #16
   80898:	d002      	beq.n	808a0 <SystemCoreClockUpdate+0x90>
   8089a:	2b20      	cmp	r3, #32
   8089c:	d004      	beq.n	808a8 <SystemCoreClockUpdate+0x98>
   8089e:	e006      	b.n	808ae <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   808a0:	4a1f      	ldr	r2, [pc, #124]	; (80920 <SystemCoreClockUpdate+0x110>)
   808a2:	4b1c      	ldr	r3, [pc, #112]	; (80914 <SystemCoreClockUpdate+0x104>)
   808a4:	601a      	str	r2, [r3, #0]
				break;
   808a6:	e002      	b.n	808ae <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   808a8:	4a1b      	ldr	r2, [pc, #108]	; (80918 <SystemCoreClockUpdate+0x108>)
   808aa:	4b1a      	ldr	r3, [pc, #104]	; (80914 <SystemCoreClockUpdate+0x104>)
   808ac:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   808ae:	4b17      	ldr	r3, [pc, #92]	; (8090c <SystemCoreClockUpdate+0xfc>)
   808b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   808b2:	f003 0303 	and.w	r3, r3, #3
   808b6:	2b02      	cmp	r3, #2
   808b8:	d10d      	bne.n	808d6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   808ba:	4b14      	ldr	r3, [pc, #80]	; (8090c <SystemCoreClockUpdate+0xfc>)
   808bc:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   808be:	6a99      	ldr	r1, [r3, #40]	; 0x28
   808c0:	4b14      	ldr	r3, [pc, #80]	; (80914 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   808c2:	f3c0 400a 	ubfx	r0, r0, #16, #11
   808c6:	681a      	ldr	r2, [r3, #0]
   808c8:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   808cc:	b2c9      	uxtb	r1, r1
   808ce:	fbb2 f2f1 	udiv	r2, r2, r1
   808d2:	601a      	str	r2, [r3, #0]
   808d4:	e002      	b.n	808dc <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   808d6:	4a13      	ldr	r2, [pc, #76]	; (80924 <SystemCoreClockUpdate+0x114>)
   808d8:	4b0e      	ldr	r3, [pc, #56]	; (80914 <SystemCoreClockUpdate+0x104>)
   808da:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   808dc:	4b0b      	ldr	r3, [pc, #44]	; (8090c <SystemCoreClockUpdate+0xfc>)
   808de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   808e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   808e4:	2b70      	cmp	r3, #112	; 0x70
   808e6:	d107      	bne.n	808f8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   808e8:	4b0a      	ldr	r3, [pc, #40]	; (80914 <SystemCoreClockUpdate+0x104>)
   808ea:	681a      	ldr	r2, [r3, #0]
   808ec:	490e      	ldr	r1, [pc, #56]	; (80928 <SystemCoreClockUpdate+0x118>)
   808ee:	fba1 0202 	umull	r0, r2, r1, r2
   808f2:	0852      	lsrs	r2, r2, #1
   808f4:	601a      	str	r2, [r3, #0]
   808f6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   808f8:	4b04      	ldr	r3, [pc, #16]	; (8090c <SystemCoreClockUpdate+0xfc>)
   808fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
   808fc:	4b05      	ldr	r3, [pc, #20]	; (80914 <SystemCoreClockUpdate+0x104>)
   808fe:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80902:	681a      	ldr	r2, [r3, #0]
   80904:	40ca      	lsrs	r2, r1
   80906:	601a      	str	r2, [r3, #0]
   80908:	4770      	bx	lr
   8090a:	bf00      	nop
   8090c:	400e0600 	.word	0x400e0600
   80910:	400e1a10 	.word	0x400e1a10
   80914:	2007012c 	.word	0x2007012c
   80918:	00b71b00 	.word	0x00b71b00
   8091c:	003d0900 	.word	0x003d0900
   80920:	007a1200 	.word	0x007a1200
   80924:	0e4e1c00 	.word	0x0e4e1c00
   80928:	aaaaaaab 	.word	0xaaaaaaab

0008092c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   8092c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8092e:	685a      	ldr	r2, [r3, #4]
   80930:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80932:	6842      	ldr	r2, [r0, #4]
   80934:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80936:	685a      	ldr	r2, [r3, #4]
   80938:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8093a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   8093c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8093e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80940:	6803      	ldr	r3, [r0, #0]
   80942:	3301      	adds	r3, #1
   80944:	6003      	str	r3, [r0, #0]
   80946:	4770      	bx	lr

00080948 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80948:	6843      	ldr	r3, [r0, #4]
   8094a:	6882      	ldr	r2, [r0, #8]
   8094c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   8094e:	6883      	ldr	r3, [r0, #8]
   80950:	6842      	ldr	r2, [r0, #4]
   80952:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80954:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80956:	685a      	ldr	r2, [r3, #4]
   80958:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   8095a:	bf04      	itt	eq
   8095c:	6882      	ldreq	r2, [r0, #8]
   8095e:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80960:	2200      	movs	r2, #0
   80962:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80964:	681a      	ldr	r2, [r3, #0]
   80966:	3a01      	subs	r2, #1
   80968:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   8096a:	6818      	ldr	r0, [r3, #0]
}
   8096c:	4770      	bx	lr
   8096e:	bf00      	nop

00080970 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80970:	4b06      	ldr	r3, [pc, #24]	; (8098c <pxCurrentTCBConst2>)
   80972:	6819      	ldr	r1, [r3, #0]
   80974:	6808      	ldr	r0, [r1, #0]
   80976:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8097a:	f380 8809 	msr	PSP, r0
   8097e:	f04f 0000 	mov.w	r0, #0
   80982:	f380 8811 	msr	BASEPRI, r0
   80986:	f04e 0e0d 	orr.w	lr, lr, #13
   8098a:	4770      	bx	lr

0008098c <pxCurrentTCBConst2>:
   8098c:	20070660 	.word	0x20070660

00080990 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80990:	f3ef 8011 	mrs	r0, BASEPRI
   80994:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80998:	f381 8811 	msr	BASEPRI, r1
   8099c:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   8099e:	2000      	movs	r0, #0

000809a0 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   809a0:	f380 8811 	msr	BASEPRI, r0
   809a4:	4770      	bx	lr
   809a6:	bf00      	nop

000809a8 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   809a8:	f3ef 8009 	mrs	r0, PSP
   809ac:	4b0c      	ldr	r3, [pc, #48]	; (809e0 <pxCurrentTCBConst>)
   809ae:	681a      	ldr	r2, [r3, #0]
   809b0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   809b4:	6010      	str	r0, [r2, #0]
   809b6:	e92d 4008 	stmdb	sp!, {r3, lr}
   809ba:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   809be:	f380 8811 	msr	BASEPRI, r0
   809c2:	f000 f8b5 	bl	80b30 <vTaskSwitchContext>
   809c6:	f04f 0000 	mov.w	r0, #0
   809ca:	f380 8811 	msr	BASEPRI, r0
   809ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   809d2:	6819      	ldr	r1, [r3, #0]
   809d4:	6808      	ldr	r0, [r1, #0]
   809d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   809da:	f380 8809 	msr	PSP, r0
   809de:	4770      	bx	lr

000809e0 <pxCurrentTCBConst>:
   809e0:	20070660 	.word	0x20070660

000809e4 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   809e4:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   809e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   809ea:	4b05      	ldr	r3, [pc, #20]	; (80a00 <SysTick_Handler+0x1c>)
   809ec:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   809ee:	4b05      	ldr	r3, [pc, #20]	; (80a04 <SysTick_Handler+0x20>)
   809f0:	4798      	blx	r3
	{
		vTaskIncrementTick();
   809f2:	4b05      	ldr	r3, [pc, #20]	; (80a08 <SysTick_Handler+0x24>)
   809f4:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   809f6:	2000      	movs	r0, #0
   809f8:	4b04      	ldr	r3, [pc, #16]	; (80a0c <SysTick_Handler+0x28>)
   809fa:	4798      	blx	r3
   809fc:	bd08      	pop	{r3, pc}
   809fe:	bf00      	nop
   80a00:	e000ed04 	.word	0xe000ed04
   80a04:	00080991 	.word	0x00080991
   80a08:	00080a11 	.word	0x00080a11
   80a0c:	000809a1 	.word	0x000809a1

00080a10 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80a14:	4b3a      	ldr	r3, [pc, #232]	; (80b00 <vTaskIncrementTick+0xf0>)
   80a16:	681b      	ldr	r3, [r3, #0]
   80a18:	2b00      	cmp	r3, #0
   80a1a:	d16b      	bne.n	80af4 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   80a1c:	4b39      	ldr	r3, [pc, #228]	; (80b04 <vTaskIncrementTick+0xf4>)
   80a1e:	681a      	ldr	r2, [r3, #0]
   80a20:	3201      	adds	r2, #1
   80a22:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80a24:	681b      	ldr	r3, [r3, #0]
   80a26:	bb03      	cbnz	r3, 80a6a <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80a28:	4b37      	ldr	r3, [pc, #220]	; (80b08 <vTaskIncrementTick+0xf8>)
   80a2a:	681b      	ldr	r3, [r3, #0]
   80a2c:	681b      	ldr	r3, [r3, #0]
   80a2e:	b11b      	cbz	r3, 80a38 <vTaskIncrementTick+0x28>
   80a30:	4b36      	ldr	r3, [pc, #216]	; (80b0c <vTaskIncrementTick+0xfc>)
   80a32:	4798      	blx	r3
   80a34:	bf00      	nop
   80a36:	e7fd      	b.n	80a34 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   80a38:	4b33      	ldr	r3, [pc, #204]	; (80b08 <vTaskIncrementTick+0xf8>)
   80a3a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80a3c:	4a34      	ldr	r2, [pc, #208]	; (80b10 <vTaskIncrementTick+0x100>)
   80a3e:	6810      	ldr	r0, [r2, #0]
   80a40:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80a42:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80a44:	4a33      	ldr	r2, [pc, #204]	; (80b14 <vTaskIncrementTick+0x104>)
   80a46:	6811      	ldr	r1, [r2, #0]
   80a48:	3101      	adds	r1, #1
   80a4a:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80a4c:	681b      	ldr	r3, [r3, #0]
   80a4e:	681b      	ldr	r3, [r3, #0]
   80a50:	b923      	cbnz	r3, 80a5c <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80a52:	f04f 32ff 	mov.w	r2, #4294967295
   80a56:	4b30      	ldr	r3, [pc, #192]	; (80b18 <vTaskIncrementTick+0x108>)
   80a58:	601a      	str	r2, [r3, #0]
   80a5a:	e006      	b.n	80a6a <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80a5c:	4b2a      	ldr	r3, [pc, #168]	; (80b08 <vTaskIncrementTick+0xf8>)
   80a5e:	681b      	ldr	r3, [r3, #0]
   80a60:	68db      	ldr	r3, [r3, #12]
   80a62:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80a64:	685a      	ldr	r2, [r3, #4]
   80a66:	4b2c      	ldr	r3, [pc, #176]	; (80b18 <vTaskIncrementTick+0x108>)
   80a68:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80a6a:	4b26      	ldr	r3, [pc, #152]	; (80b04 <vTaskIncrementTick+0xf4>)
   80a6c:	681a      	ldr	r2, [r3, #0]
   80a6e:	4b2a      	ldr	r3, [pc, #168]	; (80b18 <vTaskIncrementTick+0x108>)
   80a70:	681b      	ldr	r3, [r3, #0]
   80a72:	429a      	cmp	r2, r3
   80a74:	d342      	bcc.n	80afc <vTaskIncrementTick+0xec>
   80a76:	4b24      	ldr	r3, [pc, #144]	; (80b08 <vTaskIncrementTick+0xf8>)
   80a78:	681b      	ldr	r3, [r3, #0]
   80a7a:	681b      	ldr	r3, [r3, #0]
   80a7c:	b14b      	cbz	r3, 80a92 <vTaskIncrementTick+0x82>
   80a7e:	4b22      	ldr	r3, [pc, #136]	; (80b08 <vTaskIncrementTick+0xf8>)
   80a80:	681b      	ldr	r3, [r3, #0]
   80a82:	68db      	ldr	r3, [r3, #12]
   80a84:	68dc      	ldr	r4, [r3, #12]
   80a86:	6863      	ldr	r3, [r4, #4]
   80a88:	4a1e      	ldr	r2, [pc, #120]	; (80b04 <vTaskIncrementTick+0xf4>)
   80a8a:	6812      	ldr	r2, [r2, #0]
   80a8c:	4293      	cmp	r3, r2
   80a8e:	d913      	bls.n	80ab8 <vTaskIncrementTick+0xa8>
   80a90:	e00e      	b.n	80ab0 <vTaskIncrementTick+0xa0>
   80a92:	f04f 32ff 	mov.w	r2, #4294967295
   80a96:	4b20      	ldr	r3, [pc, #128]	; (80b18 <vTaskIncrementTick+0x108>)
   80a98:	601a      	str	r2, [r3, #0]
   80a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a9e:	4b1a      	ldr	r3, [pc, #104]	; (80b08 <vTaskIncrementTick+0xf8>)
   80aa0:	681b      	ldr	r3, [r3, #0]
   80aa2:	68db      	ldr	r3, [r3, #12]
   80aa4:	68dc      	ldr	r4, [r3, #12]
   80aa6:	6863      	ldr	r3, [r4, #4]
   80aa8:	4a16      	ldr	r2, [pc, #88]	; (80b04 <vTaskIncrementTick+0xf4>)
   80aaa:	6812      	ldr	r2, [r2, #0]
   80aac:	4293      	cmp	r3, r2
   80aae:	d907      	bls.n	80ac0 <vTaskIncrementTick+0xb0>
   80ab0:	4a19      	ldr	r2, [pc, #100]	; (80b18 <vTaskIncrementTick+0x108>)
   80ab2:	6013      	str	r3, [r2, #0]
   80ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ab8:	4e18      	ldr	r6, [pc, #96]	; (80b1c <vTaskIncrementTick+0x10c>)
   80aba:	4f19      	ldr	r7, [pc, #100]	; (80b20 <vTaskIncrementTick+0x110>)
   80abc:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80b2c <vTaskIncrementTick+0x11c>
   80ac0:	1d25      	adds	r5, r4, #4
   80ac2:	4628      	mov	r0, r5
   80ac4:	47b0      	blx	r6
   80ac6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80ac8:	b113      	cbz	r3, 80ad0 <vTaskIncrementTick+0xc0>
   80aca:	f104 0018 	add.w	r0, r4, #24
   80ace:	47b0      	blx	r6
   80ad0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80ad2:	683a      	ldr	r2, [r7, #0]
   80ad4:	4293      	cmp	r3, r2
   80ad6:	bf88      	it	hi
   80ad8:	603b      	strhi	r3, [r7, #0]
   80ada:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   80ade:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80ae2:	4629      	mov	r1, r5
   80ae4:	4b0f      	ldr	r3, [pc, #60]	; (80b24 <vTaskIncrementTick+0x114>)
   80ae6:	4798      	blx	r3
   80ae8:	4b07      	ldr	r3, [pc, #28]	; (80b08 <vTaskIncrementTick+0xf8>)
   80aea:	681b      	ldr	r3, [r3, #0]
   80aec:	681b      	ldr	r3, [r3, #0]
   80aee:	2b00      	cmp	r3, #0
   80af0:	d1d5      	bne.n	80a9e <vTaskIncrementTick+0x8e>
   80af2:	e7ce      	b.n	80a92 <vTaskIncrementTick+0x82>
	}
	else
	{
		++uxMissedTicks;
   80af4:	4b0c      	ldr	r3, [pc, #48]	; (80b28 <vTaskIncrementTick+0x118>)
   80af6:	681a      	ldr	r2, [r3, #0]
   80af8:	3201      	adds	r2, #1
   80afa:	601a      	str	r2, [r3, #0]
   80afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b00:	2007065c 	.word	0x2007065c
   80b04:	20070668 	.word	0x20070668
   80b08:	200705f0 	.word	0x200705f0
   80b0c:	00080991 	.word	0x00080991
   80b10:	2007066c 	.word	0x2007066c
   80b14:	20070664 	.word	0x20070664
   80b18:	20070130 	.word	0x20070130
   80b1c:	00080949 	.word	0x00080949
   80b20:	200705f4 	.word	0x200705f4
   80b24:	0008092d 	.word	0x0008092d
   80b28:	200705ec 	.word	0x200705ec
   80b2c:	200705f8 	.word	0x200705f8

00080b30 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   80b30:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80b32:	4b1d      	ldr	r3, [pc, #116]	; (80ba8 <vTaskSwitchContext+0x78>)
   80b34:	681b      	ldr	r3, [r3, #0]
   80b36:	b95b      	cbnz	r3, 80b50 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80b38:	4b1c      	ldr	r3, [pc, #112]	; (80bac <vTaskSwitchContext+0x7c>)
   80b3a:	681b      	ldr	r3, [r3, #0]
   80b3c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80b40:	009b      	lsls	r3, r3, #2
   80b42:	4a1b      	ldr	r2, [pc, #108]	; (80bb0 <vTaskSwitchContext+0x80>)
   80b44:	58d3      	ldr	r3, [r2, r3]
   80b46:	b9cb      	cbnz	r3, 80b7c <vTaskSwitchContext+0x4c>
   80b48:	4b18      	ldr	r3, [pc, #96]	; (80bac <vTaskSwitchContext+0x7c>)
   80b4a:	681b      	ldr	r3, [r3, #0]
   80b4c:	b953      	cbnz	r3, 80b64 <vTaskSwitchContext+0x34>
   80b4e:	e005      	b.n	80b5c <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   80b50:	2201      	movs	r2, #1
   80b52:	4b18      	ldr	r3, [pc, #96]	; (80bb4 <vTaskSwitchContext+0x84>)
   80b54:	601a      	str	r2, [r3, #0]
   80b56:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80b58:	681a      	ldr	r2, [r3, #0]
   80b5a:	b92a      	cbnz	r2, 80b68 <vTaskSwitchContext+0x38>
   80b5c:	4b16      	ldr	r3, [pc, #88]	; (80bb8 <vTaskSwitchContext+0x88>)
   80b5e:	4798      	blx	r3
   80b60:	bf00      	nop
   80b62:	e7fd      	b.n	80b60 <vTaskSwitchContext+0x30>
   80b64:	4b11      	ldr	r3, [pc, #68]	; (80bac <vTaskSwitchContext+0x7c>)
   80b66:	4912      	ldr	r1, [pc, #72]	; (80bb0 <vTaskSwitchContext+0x80>)
   80b68:	681a      	ldr	r2, [r3, #0]
   80b6a:	3a01      	subs	r2, #1
   80b6c:	601a      	str	r2, [r3, #0]
   80b6e:	681a      	ldr	r2, [r3, #0]
   80b70:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80b74:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   80b78:	2a00      	cmp	r2, #0
   80b7a:	d0ed      	beq.n	80b58 <vTaskSwitchContext+0x28>
   80b7c:	4b0b      	ldr	r3, [pc, #44]	; (80bac <vTaskSwitchContext+0x7c>)
   80b7e:	681b      	ldr	r3, [r3, #0]
   80b80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80b84:	4a0a      	ldr	r2, [pc, #40]	; (80bb0 <vTaskSwitchContext+0x80>)
   80b86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80b8a:	685a      	ldr	r2, [r3, #4]
   80b8c:	6852      	ldr	r2, [r2, #4]
   80b8e:	605a      	str	r2, [r3, #4]
   80b90:	f103 0108 	add.w	r1, r3, #8
   80b94:	428a      	cmp	r2, r1
   80b96:	bf04      	itt	eq
   80b98:	6852      	ldreq	r2, [r2, #4]
   80b9a:	605a      	streq	r2, [r3, #4]
   80b9c:	685b      	ldr	r3, [r3, #4]
   80b9e:	68da      	ldr	r2, [r3, #12]
   80ba0:	4b06      	ldr	r3, [pc, #24]	; (80bbc <vTaskSwitchContext+0x8c>)
   80ba2:	601a      	str	r2, [r3, #0]
   80ba4:	bd08      	pop	{r3, pc}
   80ba6:	bf00      	nop
   80ba8:	2007065c 	.word	0x2007065c
   80bac:	200705f4 	.word	0x200705f4
   80bb0:	200705f8 	.word	0x200705f8
   80bb4:	20070670 	.word	0x20070670
   80bb8:	00080991 	.word	0x00080991
   80bbc:	20070660 	.word	0x20070660

00080bc0 <main>:
#include "testFunctions.h"
#include "UARTFunctions.h"

	int32_t value;

int main (void){
   80bc0:	b538      	push	{r3, r4, r5, lr}
	/* Initialize the Arduino Due system */
	sysclk_init();
   80bc2:	4b0d      	ldr	r3, [pc, #52]	; (80bf8 <main+0x38>)
   80bc4:	4798      	blx	r3
	board_init();
   80bc6:	4b0d      	ldr	r3, [pc, #52]	; (80bfc <main+0x3c>)
   80bc8:	4798      	blx	r3
   80bca:	200b      	movs	r0, #11
   80bcc:	4c0c      	ldr	r4, [pc, #48]	; (80c00 <main+0x40>)
   80bce:	47a0      	blx	r4
   80bd0:	200c      	movs	r0, #12
   80bd2:	47a0      	blx	r4
   80bd4:	200d      	movs	r0, #13
   80bd6:	47a0      	blx	r4
   80bd8:	200e      	movs	r0, #14
   80bda:	47a0      	blx	r4
	ioport_init();
	
	ADCSetup();
   80bdc:	4b09      	ldr	r3, [pc, #36]	; (80c04 <main+0x44>)
   80bde:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80be0:	4b09      	ldr	r3, [pc, #36]	; (80c08 <main+0x48>)
   80be2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80be6:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80be8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80bec:	635a      	str	r2, [r3, #52]	; 0x34
	

	
	while(1){
// 		
 		value = ADCReadSensor();
   80bee:	4d07      	ldr	r5, [pc, #28]	; (80c0c <main+0x4c>)
   80bf0:	4c07      	ldr	r4, [pc, #28]	; (80c10 <main+0x50>)
   80bf2:	47a8      	blx	r5
   80bf4:	6020      	str	r0, [r4, #0]
   80bf6:	e7fc      	b.n	80bf2 <main+0x32>
   80bf8:	000801dd 	.word	0x000801dd
   80bfc:	00080241 	.word	0x00080241
   80c00:	00080705 	.word	0x00080705
   80c04:	00080149 	.word	0x00080149
   80c08:	400e1000 	.word	0x400e1000
   80c0c:	000801ad 	.word	0x000801ad
   80c10:	20070674 	.word	0x20070674

00080c14 <__libc_init_array>:
   80c14:	b570      	push	{r4, r5, r6, lr}
   80c16:	4e0f      	ldr	r6, [pc, #60]	; (80c54 <__libc_init_array+0x40>)
   80c18:	4d0f      	ldr	r5, [pc, #60]	; (80c58 <__libc_init_array+0x44>)
   80c1a:	1b76      	subs	r6, r6, r5
   80c1c:	10b6      	asrs	r6, r6, #2
   80c1e:	d007      	beq.n	80c30 <__libc_init_array+0x1c>
   80c20:	3d04      	subs	r5, #4
   80c22:	2400      	movs	r4, #0
   80c24:	3401      	adds	r4, #1
   80c26:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80c2a:	4798      	blx	r3
   80c2c:	42a6      	cmp	r6, r4
   80c2e:	d1f9      	bne.n	80c24 <__libc_init_array+0x10>
   80c30:	4e0a      	ldr	r6, [pc, #40]	; (80c5c <__libc_init_array+0x48>)
   80c32:	4d0b      	ldr	r5, [pc, #44]	; (80c60 <__libc_init_array+0x4c>)
   80c34:	f000 f896 	bl	80d64 <_init>
   80c38:	1b76      	subs	r6, r6, r5
   80c3a:	10b6      	asrs	r6, r6, #2
   80c3c:	d008      	beq.n	80c50 <__libc_init_array+0x3c>
   80c3e:	3d04      	subs	r5, #4
   80c40:	2400      	movs	r4, #0
   80c42:	3401      	adds	r4, #1
   80c44:	f855 3f04 	ldr.w	r3, [r5, #4]!
   80c48:	4798      	blx	r3
   80c4a:	42a6      	cmp	r6, r4
   80c4c:	d1f9      	bne.n	80c42 <__libc_init_array+0x2e>
   80c4e:	bd70      	pop	{r4, r5, r6, pc}
   80c50:	bd70      	pop	{r4, r5, r6, pc}
   80c52:	bf00      	nop
   80c54:	00080d70 	.word	0x00080d70
   80c58:	00080d70 	.word	0x00080d70
   80c5c:	00080d78 	.word	0x00080d78
   80c60:	00080d70 	.word	0x00080d70

00080c64 <register_fini>:
   80c64:	4b02      	ldr	r3, [pc, #8]	; (80c70 <register_fini+0xc>)
   80c66:	b113      	cbz	r3, 80c6e <register_fini+0xa>
   80c68:	4802      	ldr	r0, [pc, #8]	; (80c74 <register_fini+0x10>)
   80c6a:	f000 b805 	b.w	80c78 <atexit>
   80c6e:	4770      	bx	lr
   80c70:	00000000 	.word	0x00000000
   80c74:	00080c85 	.word	0x00080c85

00080c78 <atexit>:
   80c78:	4601      	mov	r1, r0
   80c7a:	2000      	movs	r0, #0
   80c7c:	4602      	mov	r2, r0
   80c7e:	4603      	mov	r3, r0
   80c80:	f000 b818 	b.w	80cb4 <__register_exitproc>

00080c84 <__libc_fini_array>:
   80c84:	b538      	push	{r3, r4, r5, lr}
   80c86:	4d09      	ldr	r5, [pc, #36]	; (80cac <__libc_fini_array+0x28>)
   80c88:	4c09      	ldr	r4, [pc, #36]	; (80cb0 <__libc_fini_array+0x2c>)
   80c8a:	1b64      	subs	r4, r4, r5
   80c8c:	10a4      	asrs	r4, r4, #2
   80c8e:	bf18      	it	ne
   80c90:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   80c94:	d005      	beq.n	80ca2 <__libc_fini_array+0x1e>
   80c96:	3c01      	subs	r4, #1
   80c98:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   80c9c:	4798      	blx	r3
   80c9e:	2c00      	cmp	r4, #0
   80ca0:	d1f9      	bne.n	80c96 <__libc_fini_array+0x12>
   80ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80ca6:	f000 b867 	b.w	80d78 <_fini>
   80caa:	bf00      	nop
   80cac:	00080d84 	.word	0x00080d84
   80cb0:	00080d88 	.word	0x00080d88

00080cb4 <__register_exitproc>:
   80cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
   80cb6:	4c27      	ldr	r4, [pc, #156]	; (80d54 <__register_exitproc+0xa0>)
   80cb8:	b085      	sub	sp, #20
   80cba:	6826      	ldr	r6, [r4, #0]
   80cbc:	4607      	mov	r7, r0
   80cbe:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   80cc2:	2c00      	cmp	r4, #0
   80cc4:	d040      	beq.n	80d48 <__register_exitproc+0x94>
   80cc6:	6865      	ldr	r5, [r4, #4]
   80cc8:	2d1f      	cmp	r5, #31
   80cca:	dd1e      	ble.n	80d0a <__register_exitproc+0x56>
   80ccc:	4822      	ldr	r0, [pc, #136]	; (80d58 <__register_exitproc+0xa4>)
   80cce:	b918      	cbnz	r0, 80cd8 <__register_exitproc+0x24>
   80cd0:	f04f 30ff 	mov.w	r0, #4294967295
   80cd4:	b005      	add	sp, #20
   80cd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80cd8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80cdc:	9103      	str	r1, [sp, #12]
   80cde:	9202      	str	r2, [sp, #8]
   80ce0:	9301      	str	r3, [sp, #4]
   80ce2:	f3af 8000 	nop.w
   80ce6:	9903      	ldr	r1, [sp, #12]
   80ce8:	4604      	mov	r4, r0
   80cea:	9a02      	ldr	r2, [sp, #8]
   80cec:	9b01      	ldr	r3, [sp, #4]
   80cee:	2800      	cmp	r0, #0
   80cf0:	d0ee      	beq.n	80cd0 <__register_exitproc+0x1c>
   80cf2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   80cf6:	2000      	movs	r0, #0
   80cf8:	6025      	str	r5, [r4, #0]
   80cfa:	6060      	str	r0, [r4, #4]
   80cfc:	4605      	mov	r5, r0
   80cfe:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   80d02:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   80d06:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   80d0a:	b93f      	cbnz	r7, 80d1c <__register_exitproc+0x68>
   80d0c:	1c6b      	adds	r3, r5, #1
   80d0e:	2000      	movs	r0, #0
   80d10:	3502      	adds	r5, #2
   80d12:	6063      	str	r3, [r4, #4]
   80d14:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   80d18:	b005      	add	sp, #20
   80d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d1c:	2601      	movs	r6, #1
   80d1e:	40ae      	lsls	r6, r5
   80d20:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   80d24:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   80d28:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   80d2c:	2f02      	cmp	r7, #2
   80d2e:	ea42 0206 	orr.w	r2, r2, r6
   80d32:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   80d36:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   80d3a:	d1e7      	bne.n	80d0c <__register_exitproc+0x58>
   80d3c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   80d40:	431e      	orrs	r6, r3
   80d42:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   80d46:	e7e1      	b.n	80d0c <__register_exitproc+0x58>
   80d48:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   80d4c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   80d50:	e7b9      	b.n	80cc6 <__register_exitproc+0x12>
   80d52:	bf00      	nop
   80d54:	00080d60 	.word	0x00080d60
   80d58:	00000000 	.word	0x00000000
   80d5c:	00000043 	.word	0x00000043

00080d60 <_global_impure_ptr>:
   80d60:	20070138                                8.. 

00080d64 <_init>:
   80d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d66:	bf00      	nop
   80d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80d6a:	bc08      	pop	{r3}
   80d6c:	469e      	mov	lr, r3
   80d6e:	4770      	bx	lr

00080d70 <__init_array_start>:
   80d70:	00080c65 	.word	0x00080c65

00080d74 <__frame_dummy_init_array_entry>:
   80d74:	00080119                                ....

00080d78 <_fini>:
   80d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80d7a:	bf00      	nop
   80d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80d7e:	bc08      	pop	{r3}
   80d80:	469e      	mov	lr, r3
   80d82:	4770      	bx	lr

00080d84 <__fini_array_start>:
   80d84:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007012c 	.word	0x2007012c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <SystemCoreClock>:
2007012c:	003d0900                                ..=.

20070130 <xNextTaskUnblockTime>:
20070130:	ffffffff 00000000                       ........

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
2007016c:	00080d5c 00000000 00000000 00000000     \...............
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...
