|pingpong_top
sys_clk => sys_clk.IN1
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
ram1_rd_data[0] << ram1_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_data[1] << ram1_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_data[2] << ram1_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_data[3] << ram1_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_data[4] << ram1_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_data[5] << ram1_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_data[6] << ram1_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_data[7] << ram1_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[0] << ram2_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[1] << ram2_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[2] << ram2_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[3] << ram2_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[4] << ram2_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[5] << ram2_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[6] << ram2_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_data[7] << ram2_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE


|pingpong_top|ram_ctrl:ram_ctrl_inst
clk_50m => ram2_wr_addr[0]~reg0.CLK
clk_50m => ram2_wr_addr[1]~reg0.CLK
clk_50m => ram2_wr_addr[2]~reg0.CLK
clk_50m => ram2_wr_addr[3]~reg0.CLK
clk_50m => ram2_wr_addr[4]~reg0.CLK
clk_50m => ram2_wr_addr[5]~reg0.CLK
clk_50m => ram2_wr_addr[6]~reg0.CLK
clk_50m => ram2_wr_addr[7]~reg0.CLK
clk_50m => ram1_wr_addr[0]~reg0.CLK
clk_50m => ram1_wr_addr[1]~reg0.CLK
clk_50m => ram1_wr_addr[2]~reg0.CLK
clk_50m => ram1_wr_addr[3]~reg0.CLK
clk_50m => ram1_wr_addr[4]~reg0.CLK
clk_50m => ram1_wr_addr[5]~reg0.CLK
clk_50m => ram1_wr_addr[6]~reg0.CLK
clk_50m => ram1_wr_addr[7]~reg0.CLK
clk_50m => data_reg[0].CLK
clk_50m => data_reg[1].CLK
clk_50m => data_reg[2].CLK
clk_50m => data_reg[3].CLK
clk_50m => data_reg[4].CLK
clk_50m => data_reg[5].CLK
clk_50m => data_reg[6].CLK
clk_50m => data_reg[7].CLK
clk_50m => state~4.DATAIN
clk_25m => data_out[0]~reg0.CLK
clk_25m => data_out[1]~reg0.CLK
clk_25m => data_out[2]~reg0.CLK
clk_25m => data_out[3]~reg0.CLK
clk_25m => data_out[4]~reg0.CLK
clk_25m => data_out[5]~reg0.CLK
clk_25m => data_out[6]~reg0.CLK
clk_25m => data_out[7]~reg0.CLK
clk_25m => ram2_rd_addr[0]~reg0.CLK
clk_25m => ram2_rd_addr[1]~reg0.CLK
clk_25m => ram2_rd_addr[2]~reg0.CLK
clk_25m => ram2_rd_addr[3]~reg0.CLK
clk_25m => ram2_rd_addr[4]~reg0.CLK
clk_25m => ram2_rd_addr[5]~reg0.CLK
clk_25m => ram2_rd_addr[6]~reg0.CLK
clk_25m => ram2_rd_addr[7]~reg0.CLK
clk_25m => ram1_rd_addr[0]~reg0.CLK
clk_25m => ram1_rd_addr[1]~reg0.CLK
clk_25m => ram1_rd_addr[2]~reg0.CLK
clk_25m => ram1_rd_addr[3]~reg0.CLK
clk_25m => ram1_rd_addr[4]~reg0.CLK
clk_25m => ram1_rd_addr[5]~reg0.CLK
clk_25m => ram1_rd_addr[6]~reg0.CLK
clk_25m => ram1_rd_addr[7]~reg0.CLK
clk_25m => ram2_rd_en~reg0.CLK
clk_25m => ram1_rd_en~reg0.CLK
sys_rst_n => ram1_wr_addr[0]~reg0.ACLR
sys_rst_n => ram1_wr_addr[1]~reg0.ACLR
sys_rst_n => ram1_wr_addr[2]~reg0.ACLR
sys_rst_n => ram1_wr_addr[3]~reg0.ACLR
sys_rst_n => ram1_wr_addr[4]~reg0.ACLR
sys_rst_n => ram1_wr_addr[5]~reg0.ACLR
sys_rst_n => ram1_wr_addr[6]~reg0.ACLR
sys_rst_n => ram1_wr_addr[7]~reg0.ACLR
sys_rst_n => ram2_rd_en~reg0.ACLR
sys_rst_n => ram1_rd_en~reg0.ACLR
sys_rst_n => ram1_rd_addr[0]~reg0.ACLR
sys_rst_n => ram1_rd_addr[1]~reg0.ACLR
sys_rst_n => ram1_rd_addr[2]~reg0.ACLR
sys_rst_n => ram1_rd_addr[3]~reg0.ACLR
sys_rst_n => ram1_rd_addr[4]~reg0.ACLR
sys_rst_n => ram1_rd_addr[5]~reg0.ACLR
sys_rst_n => ram1_rd_addr[6]~reg0.ACLR
sys_rst_n => ram1_rd_addr[7]~reg0.ACLR
sys_rst_n => ram2_wr_addr[0]~reg0.ACLR
sys_rst_n => ram2_wr_addr[1]~reg0.ACLR
sys_rst_n => ram2_wr_addr[2]~reg0.ACLR
sys_rst_n => ram2_wr_addr[3]~reg0.ACLR
sys_rst_n => ram2_wr_addr[4]~reg0.ACLR
sys_rst_n => ram2_wr_addr[5]~reg0.ACLR
sys_rst_n => ram2_wr_addr[6]~reg0.ACLR
sys_rst_n => ram2_wr_addr[7]~reg0.ACLR
sys_rst_n => ram2_rd_addr[0]~reg0.ACLR
sys_rst_n => ram2_rd_addr[1]~reg0.ACLR
sys_rst_n => ram2_rd_addr[2]~reg0.ACLR
sys_rst_n => ram2_rd_addr[3]~reg0.ACLR
sys_rst_n => ram2_rd_addr[4]~reg0.ACLR
sys_rst_n => ram2_rd_addr[5]~reg0.ACLR
sys_rst_n => ram2_rd_addr[6]~reg0.ACLR
sys_rst_n => ram2_rd_addr[7]~reg0.ACLR
sys_rst_n => data_out[0]~reg0.ACLR
sys_rst_n => data_out[1]~reg0.ACLR
sys_rst_n => data_out[2]~reg0.ACLR
sys_rst_n => data_out[3]~reg0.ACLR
sys_rst_n => data_out[4]~reg0.ACLR
sys_rst_n => data_out[5]~reg0.ACLR
sys_rst_n => data_out[6]~reg0.ACLR
sys_rst_n => data_out[7]~reg0.ACLR
sys_rst_n => data_reg[0].ACLR
sys_rst_n => data_reg[1].ACLR
sys_rst_n => data_reg[2].ACLR
sys_rst_n => data_reg[3].ACLR
sys_rst_n => data_reg[4].ACLR
sys_rst_n => data_reg[5].ACLR
sys_rst_n => data_reg[6].ACLR
sys_rst_n => data_reg[7].ACLR
sys_rst_n => state~6.DATAIN
ram1_rd_data[0] => data_out.DATAB
ram1_rd_data[1] => data_out.DATAB
ram1_rd_data[2] => data_out.DATAB
ram1_rd_data[3] => data_out.DATAB
ram1_rd_data[4] => data_out.DATAB
ram1_rd_data[5] => data_out.DATAB
ram1_rd_data[6] => data_out.DATAB
ram1_rd_data[7] => data_out.DATAB
ram2_rd_data[0] => data_out.DATAB
ram2_rd_data[1] => data_out.DATAB
ram2_rd_data[2] => data_out.DATAB
ram2_rd_data[3] => data_out.DATAB
ram2_rd_data[4] => data_out.DATAB
ram2_rd_data[5] => data_out.DATAB
ram2_rd_data[6] => data_out.DATAB
ram2_rd_data[7] => data_out.DATAB
data_en => state.OUTPUTSELECT
data_en => state.OUTPUTSELECT
data_en => state.OUTPUTSELECT
data_en => state.OUTPUTSELECT
data_in[0] => data_reg[0].DATAIN
data_in[1] => data_reg[1].DATAIN
data_in[2] => data_reg[2].DATAIN
data_in[3] => data_reg[3].DATAIN
data_in[4] => data_reg[4].DATAIN
data_in[5] => data_reg[5].DATAIN
data_in[6] => data_reg[6].DATAIN
data_in[7] => data_reg[7].DATAIN
ram1_wr_en <= ram1_wr_en.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_en <= ram1_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[0] <= ram1_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[1] <= ram1_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[2] <= ram1_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[3] <= ram1_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[4] <= ram1_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[5] <= ram1_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[6] <= ram1_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_addr[7] <= ram1_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[0] <= ram1_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[1] <= ram1_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[2] <= ram1_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[3] <= ram1_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[4] <= ram1_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[5] <= ram1_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[6] <= ram1_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_rd_addr[7] <= ram1_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[0] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[1] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[2] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[3] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[4] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[5] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[6] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram1_wr_data[7] <= ram1_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_en <= ram2_wr_en.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_en <= ram2_rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[0] <= ram2_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[1] <= ram2_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[2] <= ram2_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[3] <= ram2_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[4] <= ram2_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[5] <= ram2_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[6] <= ram2_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_addr[7] <= ram2_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[0] <= ram2_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[1] <= ram2_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[2] <= ram2_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[3] <= ram2_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[4] <= ram2_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[5] <= ram2_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[6] <= ram2_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_rd_addr[7] <= ram2_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[0] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[1] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[2] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[3] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[4] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[5] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[6] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
ram2_wr_data[7] <= ram2_wr_data.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pingpong_top|data_gen:data_gen_inst
clk_50m => data_in[0]~reg0.CLK
clk_50m => data_in[1]~reg0.CLK
clk_50m => data_in[2]~reg0.CLK
clk_50m => data_in[3]~reg0.CLK
clk_50m => data_in[4]~reg0.CLK
clk_50m => data_in[5]~reg0.CLK
clk_50m => data_in[6]~reg0.CLK
clk_50m => data_in[7]~reg0.CLK
clk_50m => data_en~reg0.CLK
sys_rst_n => data_in[0]~reg0.ACLR
sys_rst_n => data_in[1]~reg0.ACLR
sys_rst_n => data_in[2]~reg0.ACLR
sys_rst_n => data_in[3]~reg0.ACLR
sys_rst_n => data_in[4]~reg0.ACLR
sys_rst_n => data_in[5]~reg0.ACLR
sys_rst_n => data_in[6]~reg0.ACLR
sys_rst_n => data_in[7]~reg0.ACLR
sys_rst_n => data_en~reg0.ACLR
data_en <= data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] <= data_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[1] <= data_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[2] <= data_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[3] <= data_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[4] <= data_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[5] <= data_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[6] <= data_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in[7] <= data_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pingpong_top|clk_gen:clk_gen_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|pingpong_top|clk_gen:clk_gen_inst|altpll:altpll_component
inclk[0] => clk_gen_altpll:auto_generated.inclk[0]
inclk[1] => clk_gen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clk_gen_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clk_gen_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pingpong_top|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|pingpong_top|dp_ram_1:dp_ram_1_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pingpong_top|dp_ram_1:dp_ram_1_inst|altsyncram:altsyncram_component
wren_a => altsyncram_suo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_suo1:auto_generated.rden_b
data_a[0] => altsyncram_suo1:auto_generated.data_a[0]
data_a[1] => altsyncram_suo1:auto_generated.data_a[1]
data_a[2] => altsyncram_suo1:auto_generated.data_a[2]
data_a[3] => altsyncram_suo1:auto_generated.data_a[3]
data_a[4] => altsyncram_suo1:auto_generated.data_a[4]
data_a[5] => altsyncram_suo1:auto_generated.data_a[5]
data_a[6] => altsyncram_suo1:auto_generated.data_a[6]
data_a[7] => altsyncram_suo1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_suo1:auto_generated.address_a[0]
address_a[1] => altsyncram_suo1:auto_generated.address_a[1]
address_a[2] => altsyncram_suo1:auto_generated.address_a[2]
address_a[3] => altsyncram_suo1:auto_generated.address_a[3]
address_a[4] => altsyncram_suo1:auto_generated.address_a[4]
address_a[5] => altsyncram_suo1:auto_generated.address_a[5]
address_a[6] => altsyncram_suo1:auto_generated.address_a[6]
address_a[7] => altsyncram_suo1:auto_generated.address_a[7]
address_b[0] => altsyncram_suo1:auto_generated.address_b[0]
address_b[1] => altsyncram_suo1:auto_generated.address_b[1]
address_b[2] => altsyncram_suo1:auto_generated.address_b[2]
address_b[3] => altsyncram_suo1:auto_generated.address_b[3]
address_b[4] => altsyncram_suo1:auto_generated.address_b[4]
address_b[5] => altsyncram_suo1:auto_generated.address_b[5]
address_b[6] => altsyncram_suo1:auto_generated.address_b[6]
address_b[7] => altsyncram_suo1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_suo1:auto_generated.clock0
clock1 => altsyncram_suo1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_suo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_suo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_suo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_suo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_suo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_suo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_suo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_suo1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pingpong_top|dp_ram_1:dp_ram_1_inst|altsyncram:altsyncram_component|altsyncram_suo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|pingpong_top|dp_ram_2:dp_ram_2_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|pingpong_top|dp_ram_2:dp_ram_2_inst|altsyncram:altsyncram_component
wren_a => altsyncram_suo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_suo1:auto_generated.rden_b
data_a[0] => altsyncram_suo1:auto_generated.data_a[0]
data_a[1] => altsyncram_suo1:auto_generated.data_a[1]
data_a[2] => altsyncram_suo1:auto_generated.data_a[2]
data_a[3] => altsyncram_suo1:auto_generated.data_a[3]
data_a[4] => altsyncram_suo1:auto_generated.data_a[4]
data_a[5] => altsyncram_suo1:auto_generated.data_a[5]
data_a[6] => altsyncram_suo1:auto_generated.data_a[6]
data_a[7] => altsyncram_suo1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_suo1:auto_generated.address_a[0]
address_a[1] => altsyncram_suo1:auto_generated.address_a[1]
address_a[2] => altsyncram_suo1:auto_generated.address_a[2]
address_a[3] => altsyncram_suo1:auto_generated.address_a[3]
address_a[4] => altsyncram_suo1:auto_generated.address_a[4]
address_a[5] => altsyncram_suo1:auto_generated.address_a[5]
address_a[6] => altsyncram_suo1:auto_generated.address_a[6]
address_a[7] => altsyncram_suo1:auto_generated.address_a[7]
address_b[0] => altsyncram_suo1:auto_generated.address_b[0]
address_b[1] => altsyncram_suo1:auto_generated.address_b[1]
address_b[2] => altsyncram_suo1:auto_generated.address_b[2]
address_b[3] => altsyncram_suo1:auto_generated.address_b[3]
address_b[4] => altsyncram_suo1:auto_generated.address_b[4]
address_b[5] => altsyncram_suo1:auto_generated.address_b[5]
address_b[6] => altsyncram_suo1:auto_generated.address_b[6]
address_b[7] => altsyncram_suo1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_suo1:auto_generated.clock0
clock1 => altsyncram_suo1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_suo1:auto_generated.q_b[0]
q_b[1] <= altsyncram_suo1:auto_generated.q_b[1]
q_b[2] <= altsyncram_suo1:auto_generated.q_b[2]
q_b[3] <= altsyncram_suo1:auto_generated.q_b[3]
q_b[4] <= altsyncram_suo1:auto_generated.q_b[4]
q_b[5] <= altsyncram_suo1:auto_generated.q_b[5]
q_b[6] <= altsyncram_suo1:auto_generated.q_b[6]
q_b[7] <= altsyncram_suo1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|pingpong_top|dp_ram_2:dp_ram_2_inst|altsyncram:altsyncram_component|altsyncram_suo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


