/bin/sh: 0: Illegal option -h
*** Using c compiler gcc instead of cc ...
*** Using loader gcc instead of cc ...
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
                         Chronologic VCS (TM)
         Version M-2017.03_Full64 -- Wed Mar  7 21:46:43 2018
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'genesis_synth/dff_unq1.v'
Parsing design file 'genesis_synth/dff2_unq1.v'
Parsing design file 'genesis_synth/dff3_unq1.v'
Parsing design file 'genesis_synth/dff2_unq2.v'
Parsing design file 'genesis_synth/dff3_unq2.v'
Parsing design file 'genesis_synth/dff_unq2.v'
Parsing design file 'genesis_synth/dff_unq3.v'
Parsing design file 'genesis_synth/dff2_unq3.v'
Parsing design file 'genesis_synth/dff3_unq3.v'
Parsing design file 'genesis_synth/dff2_unq4.v'
Parsing design file 'genesis_synth/dff3_unq4.v'
Parsing design file 'genesis_synth/dff_unq4.v'
Parsing design file 'genesis_synth/bbox_unq1.v'
Parsing design file 'genesis_synth/dff_unq5.v'
Parsing design file 'genesis_synth/dff_unq6.v'
Parsing design file 'genesis_synth/test_iterator_unq1.v'
Parsing design file 'genesis_synth/tree_hash_unq1.v'
Parsing design file 'genesis_synth/dff_unq7.v'
Parsing design file 'genesis_synth/dff2_unq5.v'
Parsing design file 'genesis_synth/dff3_unq5.v'
Parsing design file 'genesis_synth/dff2_unq6.v'
Parsing design file 'genesis_synth/dff_unq8.v'
Parsing design file 'genesis_synth/hash_jtree_unq1.v'
Parsing design file 'genesis_synth/dff_unq9.v'
Parsing design file 'genesis_synth/sampletest_unq1.v'
Parsing design file 'genesis_synth/rast.v'
Parsing design file 'genesis_verif/clocker_unq1.v'
Parsing design file 'genesis_verif/rast_driver_unq1.v'
Parsing design file 'genesis_verif/zbuff_unq1.v'
Parsing design file 'genesis_verif/dff_unq10.v'
Parsing design file 'genesis_verif/dff2_unq7.v'
Parsing design file 'genesis_verif/dff3_unq6.v'
Parsing design file 'genesis_verif/dff_unq11.v'
Parsing design file 'genesis_verif/bbx_sb_unq1.v'
Parsing design file 'genesis_verif/dff_unq12.v'
Parsing design file 'genesis_verif/dff2_unq8.v'
Parsing design file 'genesis_verif/dff3_unq7.v'
Parsing design file 'genesis_verif/dff2_unq9.v'
Parsing design file 'genesis_verif/dff_unq13.v'
Parsing design file 'genesis_verif/smpl_sb_unq1.v'
Parsing design file 'genesis_verif/dff_unq14.v'
Parsing design file 'genesis_verif/dff2_unq10.v'
Parsing design file 'genesis_verif/dff_unq15.v'
Parsing design file 'genesis_verif/smpl_cnt_sb_unq1.v'
Parsing design file 'genesis_verif/perf_monitor_unq1.v'
Parsing design file 'genesis_verif/testbench_unq1.v'
Parsing design file 'genesis_verif/top_rast.v'
Parsing library directory file '/afs/ir.stanford.edu/class/ee/synopsys/syn/M-2016.12-SP2/dw/sim_ver/DW_pl_reg.v'
Top Level Modules:
       top_rast
TimeScale is 1 ns / 1 ns

Warning-[CWUC] Concatenations with unsized constants
genesis_synth/bbox_unq1.v, 324
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
genesis_synth/bbox_unq1.v, 336
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
genesis_synth/bbox_unq1.v, 348
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[CWUC] Concatenations with unsized constants
genesis_synth/bbox_unq1.v, 360
"0"
  An unsized constant '0' is used in the concatenation. The unsized constant 
  will be used as a 32-bit constant.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
genesis_synth/test_iterator_unq1.v, 235
"dff_unq6 d306( .in (next_state_R14H),  .clk (clk),  .reset (rst),  .en (1'b1),  .out (state_R14H));"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [0:0] is incompatible with the enum 'state_t'
  Expression: out
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...
39 unique modules to generate
Generating code for _VCSgd_wWfqf
Generating code for _VCSgd_reYIK
Generating code for _VCSgd_DYjGb
Generating code for _VCSgd_kmuh6
Generating code for _VCSgd_qgpFP
Generating code for _VCSgd_i3FBU
Generating code for _VCSgd_QUgAW
Generating code for _VCSgd_CqDIR
Generating code for _VCSgd_F4Gw4
Generating code for _VCSgd_z4F0m
Generating code for _VCSgd_QhLPw
Generating code for _VCSgd_stYQD
Generating code for _VCSgd_MnNcE
Generating code for _VCSgd_YFwzY
recompiling module bbox_unq1
Generating code for _VCSgd_GrncD
Generating code for _VCSgd_B1UDI
Generating code for _VCSgd_iLxfB
Generating code for _VCSgd_gzCHQ
Generating code for _VCSgd_U2cKZ
Generating code for _VCSgd_hKD8U
Generating code for _VCSgd_cKCEx
Generating code for _VCSgd_E1fP0
Generating code for _VCSgd_NNwFS
Generating code for _VCSgd_NknWp
Generating code for _VCSgd_DkDfU
Generating code for _VCSgd_zWyMh
Generating code for _VCSgd_Z7Ad5
Generating code for _VCSgd_LAfg9
Generating code for _VCSgd_v3tLa
Generating code for _VCSgd_dEvRY
Generating code for _VCSgd_LaKLK
Generating code for _VCSgd_b9KYu
Generating code for _VCSgd_AjEJS
Generating code for _VCSgd_Jy86Y
Generating code for _VCSgd_v9GAj
Generating code for _VCSgd_sycSF
Generating code for _VCSgd_KiS7N
Generating code for _VCSgd_r4y7r
Generating code for _VCSgd_NJcAf
Generating code for _VCSgd_xKUch
Generating code for _VCSgd_xFwH6
	However, due to incremental compilation, only 1 module needs to be compiled. 
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
make[1]: Entering directory '/home/aroushan/ee271/ee271ProjP3/csrc'
make[1]: Leaving directory '/home/aroushan/ee271/ee271ProjP3/csrc'
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
(standard_in) 1: syntax error
make[1]: Entering directory '/home/aroushan/ee271/ee271ProjP3/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
gcc  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -L/usr/lib/x86_64-linux-gnu -L/lib/x86_64-linux-gnu -Wl,--no-as-needed  /home/aroushan/ee271/ee271ProjP3/gold/rastBBox_fix_sv.o     _31050_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so    rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libzerosoft_rt_stubs.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libvirsim.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/liberrorinf.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libsnpsmalloc.so    /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libvcsnew.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libsimprofile.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libuclinative.so /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/vcs_tls.o   -Wl,-whole-archive /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/libvcsucli.so -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o    /afs/ir.stanford.edu/class/ee/synopsys/vcs/M-2017.03/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/aroushan/ee271/ee271ProjP3/csrc'
