# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 1
attribute \src "dut.sv:2.1-24.10"
attribute \cells_not_processed 1
module \mux8
  wire $0\Y
  attribute \src "dut.sv:2.18-2.19"
  wire width 8 input 2 \D
  attribute \src "dut.sv:2.15-2.16"
  wire width 3 input 1 \S
  attribute \src "dut.sv:2.21-2.22"
  wire output 3 \Y
  attribute \src "dut.sv:11.5-23.8"
  process $proc$dut.sv:11$1
    assign $0\Y \Y
    attribute \src "dut.sv:13.9-22.16"
    switch \S
      attribute \src "dut.sv:14.13-14.26"
      case 3'000
        assign $0\Y \D [0]
      attribute \src "dut.sv:15.13-15.26"
      case 3'001
        assign $0\Y \D [1]
      attribute \src "dut.sv:16.13-16.26"
      case 3'010
        assign $0\Y \D [2]
      attribute \src "dut.sv:17.13-17.26"
      case 3'011
        assign $0\Y \D [3]
      attribute \src "dut.sv:18.13-18.26"
      case 3'100
        assign $0\Y \D [4]
      attribute \src "dut.sv:19.13-19.26"
      case 3'101
        assign $0\Y \D [5]
      attribute \src "dut.sv:20.13-20.26"
      case 3'110
        assign $0\Y \D [6]
      attribute \src "dut.sv:21.13-21.26"
      case 3'111
        assign $0\Y \D [7]
    end
    sync always
      update \Y $0\Y
  end
end
