{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "eb6b3367",
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0xabcdabcd\n",
      "STATE=DCLKCHK   mmcm=(1,1)  rst_n=1 rst_ctrl=0  pwm_en=0  fault=0 sync_req=0  drdy=0 dclk=1 drdy_idx=3  ADC[4:0]=00000  halls=001  enc=(1,1)  nfault=1 pgd=1 bus_code= 283   phase=   0 pos12=1479  \n"
     ]
    }
   ],
   "source": [
    "from pynq import Overlay, MMIO\n",
    "import time, csv\n",
    "# import spidev\n",
    "\n",
    "ol = Overlay(\"/home/xilinx/jupyter_notebooks/esc/overlays/mvp/esc_mvp.bit\")\n",
    "ol.download()\n",
    "\n",
    "ol.ip_dict.keys()\n",
    "\n",
    "base = ol.ip_dict['axi_probe_0']['phys_addr']\n",
    "length = ol.ip_dict['axi_probe_0']['addr_range']\n",
    "mmio = MMIO(base, length)\n",
    "\n",
    "print(hex(mmio.read(0x00)))\n",
    "\n",
    "STATE = {0:\"RESET\",1:\"DCLKCHK\",2:\"DRDYWAIT\",3:\"RUN\",4:\"REALIGN\",5:\"FAULT\"}\n",
    "\n",
    "def read_regs():\n",
    "    r0 = mmio.read(0x00)\n",
    "    r1 = mmio.read(0x04) & 0xFFFF # live0\n",
    "    r2 = mmio.read(0x08) & 0xFFFF # live1\n",
    "    r3 = mmio.read(0x0C) & 0x0FFF # bus_voltage\n",
    "    r4 = mmio.read(0x10) # 8'b0, pos12[11:0], pwm_phase[11:0]\n",
    "    return r0,r1,r2,r3,r4\n",
    "\n",
    "def decode(r1,r2,r3,r4):\n",
    "    b = lambda x,n: (x>>n)&1\n",
    "    pos12 = (r4 >> 12) & 0x0FFF\n",
    "    pwm_phase = r4 & 0x0FFF\n",
    "    return {\n",
    "        # live0 (bits)\n",
    "        \"rst_n\": b(r1,0), \"dclk\": b(r1,1), \"drdy\": b(r1,2),\n",
    "        \"adc0\": b(r1,3), \"adc1\": b(r1,4), \"adc2\": b(r1,5), \"adc3\": b(r1,6), \"adc4\": b(r1,7),\n",
    "        \"hall1\": b(r1,8), \"hall2\": b(r1,9), \"hall3\": b(r1,10),\n",
    "        \"encA\": b(r1,11), \"encB\": b(r1,12), \"nfault\": b(r1,13), \"pgd\": b(r1,14),\n",
    "\n",
    "        # live1 (status/control)\n",
    "        \"mmcm1\": b(r2,0), \"mmcm2\": b(r2,1), \"rst_ctrl\": b(r2,2),\n",
    "        \"timing_fault\": b(r2,3), \"pwm_ctr_en\": b(r2,4),\n",
    "        \"compute_trig\": b(r2,5), \"adc_sync_req\": b(r2,6),\n",
    "        \"timing_state\": (r2>>7)&0x7, \"drdy_idx\": (r2>>10)&0x7,\n",
    "\n",
    "        # other\n",
    "        \"bus_code\": r3,\n",
    "        \"pwm_phase\": pwm_phase,\n",
    "        \"pos12\": pos12\n",
    "    }\n",
    "\n",
    "def print_status(d):\n",
    "    print(\n",
    "        f\"STATE={STATE[d['timing_state']]:8s}  mmcm=({d['mmcm1']},{d['mmcm2']})  \"\n",
    "        f\"rst_n={d['rst_n']} rst_ctrl={d['rst_ctrl']}  pwm_en={d['pwm_ctr_en']}  \"\n",
    "        f\"fault={d['timing_fault']} sync_req={d['adc_sync_req']}  \"\n",
    "        f\"drdy={d['drdy']} dclk={d['dclk']} drdy_idx={d['drdy_idx']}  \"\n",
    "        f\"ADC[4:0]={d['adc4']}{d['adc3']}{d['adc2']}{d['adc1']}{d['adc0']}  \"\n",
    "        f\"halls={d['hall3']}{d['hall2']}{d['hall1']}  enc=({d['encA']},{d['encB']})  \"\n",
    "        f\"nfault={d['nfault']} pgd={d['pgd']} bus_code={d['bus_code']:4d}  \",\n",
    "        f\"phase={d['pwm_phase']:4d} pos12={d['pos12']:4d}  \",\n",
    "        end=\"\\r\", flush=True\n",
    "    )\n",
    "\n",
    "duration_s = 100\n",
    "t0 = time.time()\n",
    "while time.time() - t0 < duration_s:\n",
    "    _,r1,r2,r3,r4 = read_regs()\n",
    "    print_status(decode(r1,r2,r3,r4))\n",
    "    time.sleep(0.05)\n",
    "print()\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "c5865a48",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Bitstream + DTBO loaded\n",
      "SPI masters: ['spi0', 'spi1']\n",
      "SPI devices: ['spi1.1', 'spi1.0']\n",
      "spidev nodes: ['/dev/spidev1.0', '/dev/spidev1.1']\n",
      "Revision ID: 6\n",
      "\n",
      "Status: ['UNKNOWN']\n",
      "\n",
      "Defaults after reset:\n",
      "POWER_MODE (0x04): 0x00 (expect 0x00)\n",
      "GENERAL_CFG (0x05): 0x08 (expect 0x08)\n",
      "DATA_CTRL  (0x06): 0x02 (expect 0x80)\n",
      "IF_CFG     (0x07): 0x00 (expect 0x00)\n",
      "\n",
      "Illegal write (should flag 0x0E00 next frame):\n",
      "AD7761 SPI error: illegal/invalid write at 0x0A\n",
      "resp after illegal write = 0x0E00\n",
      "Illegal read (should directly return 0x0E00):\n",
      "AD7761 SPI error: illegal/invalid read at 0x7F\n",
      "illegal read response   = 0x0E00\n",
      "\n",
      "Running RAM BIST…\n",
      "Status flags: ['RAM_BIST_PASS']\n",
      "BIST done. PASS bit should be present if OK.\n",
      "\n",
      "Power/MCLK_DIV write->read test:\n",
      "POWER_MODE now 0x22 (expect 0x22)\n",
      "\n",
      "SPI_SYNC + one-shot toggles:\n",
      "DATA_CTRL (0x06): 0x90 (expect 0x90)\n",
      "\n",
      "SCLK sweep (reading REV_ID at each step):\n",
      "0.05 MHz -> 0x0006 OK\n",
      "0.10 MHz -> 0x0006 OK\n",
      "0.50 MHz -> 0x0006 OK\n",
      "1.00 MHz -> 0x0006 OK\n",
      "5.00 MHz -> 0x0006 OK\n",
      "8.00 MHz -> 0x0006 OK\n",
      "10.00 MHz -> 0x0006 OK\n",
      "\n",
      "DRV8353: reading status registers …\n"
     ]
    },
    {
     "ename": "TimeoutError",
     "evalue": "[Errno 110] Connection timed out",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTimeoutError\u001b[0m                              Traceback (most recent call last)",
      "Input \u001b[0;32mIn [6]\u001b[0m, in \u001b[0;36m<cell line: 173>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    170\u001b[0m     \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFS2 (0x01) = 0x\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mfs2\u001b[38;5;132;01m:\u001b[39;00m\u001b[38;5;124m03X\u001b[39m\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m flags:\u001b[39m\u001b[38;5;124m\"\u001b[39m, bits_list(fs2, FS2_BITS))\n\u001b[1;32m    172\u001b[0m \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;130;01m\\n\u001b[39;00m\u001b[38;5;124mDRV8353: reading status registers …\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m--> 173\u001b[0m \u001b[43mdump_status\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Input \u001b[0;32mIn [6]\u001b[0m, in \u001b[0;36mdump_status\u001b[0;34m()\u001b[0m\n\u001b[1;32m    166\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mdump_status\u001b[39m():\n\u001b[0;32m--> 167\u001b[0m     fs1 \u001b[38;5;241m=\u001b[39m \u001b[43mdrv8353_read\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;241;43m0x00\u001b[39;49m\u001b[43m)\u001b[49m  \u001b[38;5;66;03m# Fault Status 1\u001b[39;00m\n\u001b[1;32m    168\u001b[0m     fs2 \u001b[38;5;241m=\u001b[39m drv8353_read(\u001b[38;5;241m0x01\u001b[39m)  \u001b[38;5;66;03m# Fault Status 2\u001b[39;00m\n\u001b[1;32m    169\u001b[0m     \u001b[38;5;28mprint\u001b[39m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mFS1 (0x00) = 0x\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mfs1\u001b[38;5;132;01m:\u001b[39;00m\u001b[38;5;124m03X\u001b[39m\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m flags:\u001b[39m\u001b[38;5;124m\"\u001b[39m, bits_list(fs1, FS1_BITS))\n",
      "Input \u001b[0;32mIn [6]\u001b[0m, in \u001b[0;36mdrv8353_read\u001b[0;34m(addr)\u001b[0m\n\u001b[1;32m    150\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mdrv8353_read\u001b[39m(addr):\n\u001b[1;32m    151\u001b[0m     cmd \u001b[38;5;241m=\u001b[39m (\u001b[38;5;241m1\u001b[39m \u001b[38;5;241m<<\u001b[39m \u001b[38;5;241m15\u001b[39m) \u001b[38;5;241m|\u001b[39m ((addr \u001b[38;5;241m&\u001b[39m \u001b[38;5;241m0xF\u001b[39m) \u001b[38;5;241m<<\u001b[39m \u001b[38;5;241m11\u001b[39m)\n\u001b[0;32m--> 152\u001b[0m     resp \u001b[38;5;241m=\u001b[39m \u001b[43mdrv8353_xfer16\u001b[49m\u001b[43m(\u001b[49m\u001b[43mcmd\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    153\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m resp \u001b[38;5;241m&\u001b[39m \u001b[38;5;241m0x07FF\u001b[39m\n",
      "Input \u001b[0;32mIn [6]\u001b[0m, in \u001b[0;36mdrv8353_xfer16\u001b[0;34m(word)\u001b[0m\n\u001b[1;32m    146\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mdrv8353_xfer16\u001b[39m(word):\n\u001b[0;32m--> 147\u001b[0m     rx \u001b[38;5;241m=\u001b[39m \u001b[43mspi_drv\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mxfer2\u001b[49m\u001b[43m(\u001b[49m\u001b[43m[\u001b[49m\u001b[43m(\u001b[49m\u001b[43mword\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m>>\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;241;43m8\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m&\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;241;43m0xFF\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mword\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m&\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;241;43m0xFF\u001b[39;49m\u001b[43m]\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    148\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m ((rx[\u001b[38;5;241m0\u001b[39m] \u001b[38;5;241m<<\u001b[39m \u001b[38;5;241m8\u001b[39m) \u001b[38;5;241m|\u001b[39m rx[\u001b[38;5;241m1\u001b[39m]) \u001b[38;5;241m&\u001b[39m \u001b[38;5;241m0xFFFF\u001b[39m\n",
      "\u001b[0;31mTimeoutError\u001b[0m: [Errno 110] Connection timed out"
     ]
    }
   ],
   "source": [
    "# SPI verification\n",
    "\n",
    "# compilation of the device tree source file\n",
    "# dtc -@ -I dts -O dtb -o esc_mvp.dtbo esc_dt.dts\n",
    "\n",
    "# in __symbols__, spi0 resolves to /axi/spi@e0006000\n",
    "# but in aliases, spi0 resolves to /axi/spi@e000d000 which is QSPI\n",
    "# be careful of that\n",
    "\n",
    "# use compatible = \"linux,spidev\" so the spidev driver binds\n",
    "\n",
    "import os, glob\n",
    "from pynq import Overlay\n",
    "\n",
    "base = \"/home/xilinx/jupyter_notebooks/esc/overlays/mvp/esc_mvp\"\n",
    "\n",
    "ol = Overlay(base + \".bit\", dtbo=base + \".dtbo\")\n",
    "ol.download()\n",
    "print(\"Bitstream + DTBO loaded\")\n",
    "\n",
    "print(\"SPI masters:\", os.listdir(\"/sys/class/spi_master\"))\n",
    "print(\"SPI devices:\", os.listdir(\"/sys/bus/spi/devices\") if os.path.isdir(\"/sys/bus/spi/devices\") else \"(none)\")\n",
    "spidevs = sorted(glob.glob(\"/dev/spidev*\"))\n",
    "print(\"spidev nodes:\", spidevs or \"(none)\")\n",
    "\n",
    "import spidev, time\n",
    "\n",
    "spi = spidev.SpiDev()\n",
    "spi.open(1, 0)\n",
    "spi.mode = 0b00\n",
    "spi.max_speed_hz = 50_000\n",
    "spi.bits_per_word = 8\n",
    "\n",
    "def ad7761_read_reg(addr, check = 1):\n",
    "    cmd = (1 << 15) | ((addr & 0x7F) << 8)\n",
    "    tx = [(cmd >> 8) & 0xFF, cmd & 0xFF]\n",
    "    spi.xfer2(tx) # frame 1: send read cmd\n",
    "    rx = spi.xfer2([0x00, 0x00]) # frame 2: clock out response\n",
    "    word = (rx[0] << 8) | rx[1]\n",
    "    if word == 0x0E00 and check:\n",
    "        print(f\"AD7761 SPI error: illegal/invalid read at 0x{addr:02X}\")\n",
    "    return word\n",
    "\n",
    "def ad7761_write_reg(addr, data):\n",
    "        cmd = ((addr & 0x7F) << 8) | (data & 0xFF)\n",
    "        spi.xfer2([(cmd >> 8) & 0xFF, cmd &0xFF])\n",
    "        read_rev = (1 << 15) | ((0x0A & 0x7F) << 8)\n",
    "        rx = spi.xfer2([(read_rev >> 8) & 0xFF, read_rev & 0xFF])\n",
    "        resp = (rx[0] << 8) | rx[1]\n",
    "        if resp == 0x0E00:\n",
    "            print(f\"AD7761 SPI error: illegal/invalid write at 0x{addr:02X}\")\n",
    "        return resp\n",
    "    \n",
    "def ad7761_soft_reset():\n",
    "    ad7761_write_reg(0x06, 0x03)\n",
    "    ad7761_write_reg(0x06, 0x02)\n",
    "    time.sleep(3)\n",
    "\n",
    "def ad7761_get_revision(check = 1):\n",
    "    return ad7761_read_reg(0x0A, check)\n",
    "    \n",
    "def ad7761_get_status():\n",
    "    status = ad7761_read_reg(0x09)\n",
    "    flags = []\n",
    "    if status & 0b1:\n",
    "        flags.append(\"RAM_BIST_RUNNING\")\n",
    "    if status & (0b1 << 1):\n",
    "        flags.append(\"RAM_BIST_PASS\")\n",
    "    if status & (0b1 << 2):\n",
    "        flags.append(\"NO_MCLK_DETECTED\")\n",
    "    if status & (0b1 << 3):\n",
    "        flags.append(\"CHIP_ERROR\")\n",
    "    if not flags:\n",
    "        flags.append(\"UNKNOWN\")\n",
    "    return flags\n",
    "\n",
    "ad7761_soft_reset()\n",
    "_ = ad7761_get_revision(0)\n",
    "\n",
    "\n",
    "print(\"Revision ID: \" + str(ad7761_get_revision()) + \"\\n\")\n",
    "print(\"Status: \" + str(ad7761_get_status()) + \"\\n\")\n",
    "\n",
    "def rd8(addr): return ad7761_read_reg(addr) & 0xFF\n",
    "\n",
    "print(\"Defaults after reset:\")\n",
    "print(f\"POWER_MODE (0x04): 0x{rd8(0x04):02X} (expect 0x00)\")\n",
    "print(f\"GENERAL_CFG (0x05): 0x{rd8(0x05):02X} (expect 0x08)\")\n",
    "print(f\"DATA_CTRL  (0x06): 0x{rd8(0x06):02X} (expect 0x80)\")\n",
    "print(f\"IF_CFG     (0x07): 0x{rd8(0x07):02X} (expect 0x00)\")\n",
    "\n",
    "print(\"\\nIllegal write (should flag 0x0E00 next frame):\")\n",
    "resp = ad7761_write_reg(0x0A, 0x12) # 0x0A is read-only\n",
    "print(f\"resp after illegal write = 0x{resp:04X}\")\n",
    "\n",
    "print(\"Illegal read (should directly return 0x0E00):\")\n",
    "bad = ad7761_read_reg(0x7F) # non-existent\n",
    "print(f\"illegal read response   = 0x{bad:04X}\")\n",
    "\n",
    "print(\"\\nRunning RAM BIST…\")\n",
    "ad7761_write_reg(0x08, 0x01) # RAM_BIST_START=1\n",
    "t0 = time.time()\n",
    "\n",
    "while True:\n",
    "    s = ad7761_get_status()\n",
    "    print(\"Status flags:\", s)\n",
    "    if \"RAM_BIST_RUNNING\" not in s:\n",
    "        print(\"BIST done. PASS bit should be present if OK.\")\n",
    "        break\n",
    "    if time.time() - t0 > 5:\n",
    "        print(\"Timeout waiting for BIST to finish.\")\n",
    "        break\n",
    "    time.sleep(0.5)\n",
    "\n",
    "print(\"\\nPower/MCLK_DIV write->read test:\")\n",
    "old = rd8(0x04)\n",
    "new = (old & ~0b00110011) | 0b00100010 # POWER_MODE=10, MCLK_DIV=10\n",
    "ad7761_write_reg(0x04, new)\n",
    "print(f\"POWER_MODE now 0x{rd8(0x04):02X} (expect 0x{new:02X})\")\n",
    "ad7761_write_reg(0x04, old) # restore\n",
    "\n",
    "print(\"\\nSPI_SYNC + one-shot toggles:\")\n",
    "ad7761_write_reg(0x06, 0x10)\n",
    "time.sleep(0.01)\n",
    "# Bring SYNC high (bit7=1) while keeping one-shot enabled\n",
    "ad7761_write_reg(0x06, 0x90)  # 0b10010000\n",
    "print(f\"DATA_CTRL (0x06): 0x{rd8(0x06):02X} (expect 0x90)\")\n",
    "\n",
    "print(\"\\nSCLK sweep (reading REV_ID at each step):\")\n",
    "for hz in [50_000, 100_000, 500_000, 1_000_000, 5_000_000, 8_000_000, 10_000_000]:\n",
    "    spi.max_speed_hz = hz\n",
    "    v = ad7761_get_revision()\n",
    "    ok = (v & 0xFF) != 0 and v != 0x0E00\n",
    "    print(f\"{hz/1e6:.2f} MHz -> 0x{v:04X} {'OK' if ok else 'BAD'}\")\n",
    "spi.max_speed_hz = 50_000\n",
    "\n",
    "\n",
    "time.sleep(3)\n",
    "\n",
    "spi_drv = spidev.SpiDev()\n",
    "spi_drv.open(1, 1)\n",
    "spi_drv.mode = 0b01\n",
    "spi_drv.max_speed_hz = 100_000\n",
    "spi_drv.bits_per_word = 8\n",
    "\n",
    "def drv8353_xfer16(word):\n",
    "    rx = spi_drv.xfer2([(word >> 8) & 0xFF, word & 0xFF])\n",
    "    return ((rx[0] << 8) | rx[1]) & 0xFFFF\n",
    "\n",
    "def drv8353_read(addr):\n",
    "    cmd = (1 << 15) | ((addr & 0xF) << 11)\n",
    "    resp = drv8353_xfer16(cmd)\n",
    "    return resp & 0x07FF # 11 bit data\n",
    "\n",
    "def drv8353_write(addr, data11):\n",
    "    cmd = ((addr & 0xF) << 11) | (data11 & 0x07FF)\n",
    "    prev = drv8353_xfer16(cmd)\n",
    "    return prev & 0x07FF\n",
    "\n",
    "FS1_BITS = [\"VDS_LC\",\"VDS_HC\",\"VDS_LB\",\"VDS_HB\",\"VDS_LA\",\"VDS_HA\",\"OTSD\",\"UVLO\",\"GDF\",\"VDS_OCP\",\"FAULT\"]\n",
    "FS2_BITS = [\"VGS_LC\",\"VGS_HC\",\"VGS_LB\",\"VGS_HB\",\"VGS_LA\",\"VGS_HA\",\"GDUV\",\"OTW\",\"SC_OC\",\"SB_OC\",\"SA_OC\"]\n",
    "\n",
    "def bits_list(val, names):\n",
    "    return [names[i] for i in range(len(names)) if (val >> i) & 1]\n",
    "\n",
    "def dump_status():\n",
    "    fs1 = drv8353_read(0x00)  # Fault Status 1\n",
    "    fs2 = drv8353_read(0x01)  # Fault Status 2\n",
    "    print(f\"FS1 (0x00) = 0x{fs1:03X} flags:\", bits_list(fs1, FS1_BITS))\n",
    "    print(f\"FS2 (0x01) = 0x{fs2:03X} flags:\", bits_list(fs2, FS2_BITS))\n",
    "    \n",
    "print(\"\\nDRV8353: reading status registers …\")\n",
    "dump_status()"
   ]
  },
  {
   "cell_type": "raw",
   "id": "03f9c104",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f31ac182",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
