var group__tisci__clocks =
[
    [ "TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M", "group__tisci__clocks.html#ga1ccf0133ca2b0c9618efbbcd8f1cb66e", null ],
    [ "TISCI_DEV_DPHY_RX0_IO_RX_CL_L_M", "group__tisci__clocks.html#ga1ccf0133ca2b0c9618efbbcd8f1cb66e", null ],
    [ "TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P", "group__tisci__clocks.html#ga0b483a995a2a4197fc6f055d8f60de6d", null ],
    [ "TISCI_DEV_DPHY_RX0_IO_RX_CL_L_P", "group__tisci__clocks.html#ga0b483a995a2a4197fc6f055d8f60de6d", null ],
    [ "TISCI_DEV_DPHY_RX0_JTAG_TCK", "group__tisci__clocks.html#gaffa124c2cb9770d69b367c6c328a9abc", null ],
    [ "TISCI_DEV_DPHY_RX0_MAIN_CLK_CLK", "group__tisci__clocks.html#ga29aee4f0e0743251d3e0d591fc33d479", null ],
    [ "TISCI_DEV_DPHY_RX0_PPI_RX_BYTE_CLK", "group__tisci__clocks.html#gad39db072a87708361e741d2c46ba2220", null ],
    [ "TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK", "group__tisci__clocks.html#gad47c73af5756b54cb454a979fa0383c9", null ],
    [ "TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK", "group__tisci__clocks.html#gacb4d19010eca9df67e443ad7c997bad6", null ],
    [ "TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK", "group__tisci__clocks.html#ga7f78038b6d7033bb5778ae070659ea9d", null ],
    [ "TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_CLK", "group__tisci__clocks.html#ga4cf299887d1012347ec11f52854566f9", null ],
    [ "TISCI_DEV_TIMESYNC_EVENT_ROUTER0_INTR_CLK", "group__tisci__clocks.html#gaa9d232e1fa0d6358db87ce280f85e47f", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CBASS_0_CLK", "group__tisci__clocks.html#gafe1829314e98db5c8f6bf0d2d11a4562", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK", "group__tisci__clocks.html#ga4ac53ca4b8a7dc6daff61520589175a8", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK", "group__tisci__clocks.html#gabe4d5239655e3cd6aa122c64b1c77324", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#gafa6d40b17fb47edc346f88c60a81fec9", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2", "group__tisci__clocks.html#gac7be34b604031ab051bba0e66a393465", null ],
    [ "TISCI_DEV_CPSW0_CPPI_CLK_CLK", "group__tisci__clocks.html#ga718c67ce71ec223580e979c1ed02a9de", null ],
    [ "TISCI_DEV_CPSW0_CPTS_GENF0", "group__tisci__clocks.html#gac5e5f502b1c3833c5c20ae0d240d6893", null ],
    [ "TISCI_DEV_CPSW0_CPTS_GENF1", "group__tisci__clocks.html#ga8584d68d07955df0440023d0eccf85c1", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK", "group__tisci__clocks.html#ga8b17add2435c194805fbae71543fc935", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga3112312df5f933cc19c6ca0187fff5ce", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#gabeefaf9ecbee6263889033b73336d32d", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga452019d6751dfea08267c0a201fe527a", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaddddd9634e9f022a29e1334637930dee", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaf1563dbb9c5d658d2833dbccb3fb733e", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga9ea74f634d83da9618f81751a604f83d", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#gab2de65d12947c0ca85c9b66fb6253e1b", null ],
    [ "TISCI_DEV_CPSW0_GMII1_MR_CLK", "group__tisci__clocks.html#gaeb8cb56dd94ef07df274987e1735559c", null ],
    [ "TISCI_DEV_CPSW0_GMII1_MT_CLK", "group__tisci__clocks.html#gadcfc256287dc8c95956979fe64232bfc", null ],
    [ "TISCI_DEV_CPSW0_GMII2_MR_CLK", "group__tisci__clocks.html#ga80b92c4801d11c38bf9010d905c58a56", null ],
    [ "TISCI_DEV_CPSW0_GMII2_MT_CLK", "group__tisci__clocks.html#gab0d8a281b65fcdfc9f27bacbb2bd4877", null ],
    [ "TISCI_DEV_CPSW0_GMII_RFT_CLK", "group__tisci__clocks.html#gab7c4813a84163230809c2144001a6e52", null ],
    [ "TISCI_DEV_CPSW0_MDIO_MDCLK_O", "group__tisci__clocks.html#ga3fed38682675b3425f9a7677b7b9bc1a", null ],
    [ "TISCI_DEV_CPSW0_RGMII1_RXC_I", "group__tisci__clocks.html#ga816b156bf6621d95d4e17b0e16e6f6d7", null ],
    [ "TISCI_DEV_CPSW0_RGMII1_TXC_I", "group__tisci__clocks.html#gafaf2ea92f182d9b672f880c4f2ba1986", null ],
    [ "TISCI_DEV_CPSW0_RGMII1_TXC_O", "group__tisci__clocks.html#gae9b7e35dac2877e4160e833687de5d88", null ],
    [ "TISCI_DEV_CPSW0_RGMII2_RXC_I", "group__tisci__clocks.html#gaaca495dffc75f091a810522203760410", null ],
    [ "TISCI_DEV_CPSW0_RGMII2_TXC_I", "group__tisci__clocks.html#gaa2440da74d128f0870763c86d01ca94f", null ],
    [ "TISCI_DEV_CPSW0_RGMII2_TXC_O", "group__tisci__clocks.html#ga0a0e49273c2f1f10470f94ab439f65a2", null ],
    [ "TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK", "group__tisci__clocks.html#gae5de6f7877a240025296e171f80ccad7", null ],
    [ "TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK", "group__tisci__clocks.html#ga3f3509813d9ffbccf969e39ca9475952", null ],
    [ "TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK", "group__tisci__clocks.html#ga392af1bba3d9145b032a6d45a02017a3", null ],
    [ "TISCI_DEV_CPSW0_RMII1_MHZ_50_CLK", "group__tisci__clocks.html#gafde056f6c2faa1e232d013b60e1033ce", null ],
    [ "TISCI_DEV_CPSW0_RMII2_MHZ_50_CLK", "group__tisci__clocks.html#ga509166047aced55e232c246a6912d954", null ],
    [ "TISCI_DEV_CPT2_AGGR0_VCLK_CLK", "group__tisci__clocks.html#ga7101f62879245cad81f91d1564085f6f", null ],
    [ "TISCI_DEV_CPT2_AGGR1_VCLK_CLK", "group__tisci__clocks.html#ga76321f76ccb1dda4876add00781709fa", null ],
    [ "TISCI_DEV_CSI_RX_IF0_MAIN_CLK_CLK", "group__tisci__clocks.html#ga1c3fd84606797a8c03ea80e9570b517c", null ],
    [ "TISCI_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK", "group__tisci__clocks.html#gaeaba150828e6c761604efa061978ad8a", null ],
    [ "TISCI_DEV_CSI_RX_IF0_VBUS_CLK_CLK", "group__tisci__clocks.html#gab43b176cc637fd331a5c5269a165db53", null ],
    [ "TISCI_DEV_CSI_RX_IF0_VP_CLK_CLK", "group__tisci__clocks.html#ga7f27f78562063791b581a93c57d5d00d", null ],
    [ "TISCI_DEV_STM0_ATB_CLK", "group__tisci__clocks.html#gadd98d33fd65a38f40fb8ea8406b5fe9e", null ],
    [ "TISCI_DEV_STM0_CORE_CLK", "group__tisci__clocks.html#gab68839bfed26170c5b62194730cfc228", null ],
    [ "TISCI_DEV_STM0_VBUSP_CLK", "group__tisci__clocks.html#ga6fb125347b73563a4e4622f506af8fcd", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#gac3ddbca1fcd5dd81e1e220ebce00c52c", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga53e2a51e72dd86e37777f137cabff3e4", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga5c56e2f32b607fc96f36d2a26c424e4d", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga8240b9267a31490ea61b5826383eee54", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga5de4505602fa66747bce520c4a6957dc", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gac97fc0dd801532bdc43594f58573eb39", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#gae2fcfe332b5df13e522d22dae994b269", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga7fdfc5533baf5515ae3579afc2c516e3", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga6e9c6fab2a3da54def85d8be16f6f609", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT01_CLK", "group__tisci__clocks.html#gafc6f2b30d7acb9b68a7e02f986bc2284", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT02_CLK", "group__tisci__clocks.html#gab639920b7917dd4a76e709f2b8987286", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7", null ],
    [ "TISCI_DEV_DCC0_VBUS_CLK", "group__tisci__clocks.html#ga44052039033ff8953a1b16eb5f588aac", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga0db045b4161ce6c558a708827bc0adbe", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga8c29b9d27488d9d4fa530bf6979251dc", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga4c997f131810698cb6a4c7b6707857a8", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#gab7744d1d69b2431a8d11c7feb9cc3143", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga096c1e4d8da0fc2cec2c3ac32d24c070", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gaa883551d38ae24dabaae4f83ed14b6a1", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga2077c462949ce91c5acbd04ac3e3c8a5", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#gae465713c0eacee49bcc2b1fb8d129446", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga2509f86cc5d57d1b2097561b3c68b134", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT01_CLK", "group__tisci__clocks.html#gae044e74f4d171752351a15ae83140521", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga75e20996c4e0017b3792b331cf9f24db", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga69caa47940f7ad189971751b83802e96", null ],
    [ "TISCI_DEV_DCC1_VBUS_CLK", "group__tisci__clocks.html#ga394bbf87cca44b9a4d267e62fe9cca0a", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#gabd232a972772ba0546646ca089aab9ed", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga0f0e36f60ec89ed35576d7dbd26424c3", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga3b7b1ed9de16cee22f91a2b31f59041b", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga15652361c342ef043bf04ad8d0ef7370", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#gad2fd766411a18ade728e6a2ece4995de", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gaecb4bfb2988c0b055680b0a319a01c1c", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#gad17f0c0fb7ff858a2f98babead02a909", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga1ee9b6f1cfc1898cf37635861e32a70f", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT00_CLK", "group__tisci__clocks.html#gaa8d6590209d7c8780947faed14b1b4c9", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT01_CLK", "group__tisci__clocks.html#gad4eca951fc5ec168dbce5fad927a89dd", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT02_CLK", "group__tisci__clocks.html#gacf676fc05b851de8bdf1e8810876de7a", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga602ad99bf9db20a9b2c68cf2942b53db", null ],
    [ "TISCI_DEV_DCC2_VBUS_CLK", "group__tisci__clocks.html#gacedc274729acd8c80b5d14cc80b5e755", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#gafbf45e8e8d6741ab8e6d43579196e809", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga1d710b79dd287dc1cb9ed0246f3ada85", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga9bdcd53690b40adc3c915cd76a1c975a", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga9991c75bee60c1d13f860e8c8b56e22a", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#ga248887fcc23ef9c887813ea8e0f48f3f", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#gad2158aa30322ae4f5cabcfe2da2db504", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#gaac433b6f9a6860853cab826f4ca327a6", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT00_CLK", "group__tisci__clocks.html#gaaebba72f96f3ee1d3cc357a8ce9dac9e", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT01_CLK", "group__tisci__clocks.html#ga17b4c1d120bc540dc1315313f87c933b", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT02_CLK", "group__tisci__clocks.html#gaa9cf86ed1243cf59464a74d8257d84fd", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT10_CLK", "group__tisci__clocks.html#gad97f6cddcffb79ba346ac25c703e0c9f", null ],
    [ "TISCI_DEV_DCC3_VBUS_CLK", "group__tisci__clocks.html#ga457f1a8fb544d8221ccae973e7f45e31", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga3779f1353fcb961d0c6094709ed60c29", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#gab4ae6473fe8662a28a81ff47d0655d5f", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga724da00cada77dc28282bb38c8e0f992", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#gaf29433a3e81d9ad99533392fad2328ac", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga1f28209bf19203877383483327f5da89", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#ga8507fde51255f5633764b4da12f7078a", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga3ddc75e2a1a693910fedb106d2ae4c1b", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga707a8aa7d33f5dbbb379971f2f9f2981", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT00_CLK", "group__tisci__clocks.html#gaea81b6bfa1bbcded50c6828e1073cf36", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT01_CLK", "group__tisci__clocks.html#ga7da71c9103899405afddaeed57cd9bb5", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga7ac1397f8d612d013ad8b7615fc35c55", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT10_CLK", "group__tisci__clocks.html#gad3799b8c540a9a1e306319baed2661b8", null ],
    [ "TISCI_DEV_DCC4_VBUS_CLK", "group__tisci__clocks.html#ga3b76dec04641505142d0343ee11af999", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga4a9d0799ee640844a2a57ab9173a6aec", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga5b3374fab95073e902021b34dc86a2e5", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga014cd1a57e970e24fe045328c5a44da5", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga77c7271f436f958504eeaac11cae9f4a", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga8bf89cbd17c15ed1eb7a2029f402d62b", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gaa200791cc764a4d3564fc19163cee96e", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga2113bea3febd359b5e5c82369180a603", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#gaed2fa9983813f676beba5b4fcf28f2e9", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga44ed7d30db5ff4c565ddf862ddf994eb", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT01_CLK", "group__tisci__clocks.html#ga5a5702c8c6e67c4e7fd85bbf7711da00", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga0f4b947573e509d4f6d7185614c820db", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga30726b5f8c5ff97caf84977371b91c09", null ],
    [ "TISCI_DEV_DCC5_VBUS_CLK", "group__tisci__clocks.html#ga61ff5ec79bfe8eed6cce84064a233334", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga2aba276b20673582a00fb75fb075edba", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga85d40db6933cf793bec4ad4f1f10a800", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga7c882c272be37c079e8203e84df11d4a", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#gacf1148aa1f1381677da79b3812fba3cb", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga2081fceb2b03e1395ebbab9ec79b35d2", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#ga3bce25f95b2d166910140926d354eeb1", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga7a466150d51f26902909795b7622486d", null ],
    [ "TISCI_DEV_DCC6_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga9387cf0b43973ea42f3a789e8412b0ed", null ],
    [ "TISCI_DEV_DCC6_DCC_INPUT00_CLK", "group__tisci__clocks.html#gab64f1ab007140f35a3e2d8243762fa0d", null ],
    [ "TISCI_DEV_DCC6_DCC_INPUT01_CLK", "group__tisci__clocks.html#gaac7595ddc43fcddf208575a1a2642429", null ],
    [ "TISCI_DEV_DCC6_DCC_INPUT02_CLK", "group__tisci__clocks.html#gab099287d86b764b21bd18ed0cd0817a9", null ],
    [ "TISCI_DEV_DCC6_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga330d521e86252e1fc8de0282cb83d3c3", null ],
    [ "TISCI_DEV_DCC6_VBUS_CLK", "group__tisci__clocks.html#gabc2e75480563d21a9b682b3a3fbdac08", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga1a50a85a71b896de4e5ed32e9de332e2", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga74238fec42bdb0ff2002376b82f1b084", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#gaa11fff763a1e07eb3d528945e6a14153", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#gab9f3f09331bc37a726457c554c63a39c", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#gade0a9978cb64d62318cb53100fac1661", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#ga05a5c4d1169fd11bc802742740e79eec", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga40143f3cf993664a32b02161c649fd32", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga49b834bb2f1ca68af93d9de13cf427fe", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga4f5a93b2ac1a289e5f512842652c2a4b", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK", "group__tisci__clocks.html#gacff868d93ca8eb2ccf6247822987c8f9", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga9f5f08b00950460f5d66561ec800646c", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga225fcc87c90ebb00d127006211076e78", null ],
    [ "TISCI_DEV_MCU_DCC0_VBUS_CLK", "group__tisci__clocks.html#gac13c64d959d58fc20c35ff85a01611c9", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK", "group__tisci__clocks.html#ga32a34ebc355f4706f36885a85026b049", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK", "group__tisci__clocks.html#ga47fb085ff85161977d3c222240158736", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK", "group__tisci__clocks.html#gae05e83e3a772a58fa9d136213c444f24", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK", "group__tisci__clocks.html#ga70bcc27b97a2b1f7ed3467b02c67dd59", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK", "group__tisci__clocks.html#gaac3945bb1a90356e542773e2191851e5", null ],
    [ "TISCI_DEV_DMASS0_BCDMA_0_CLK", "group__tisci__clocks.html#gad6ace3f51814fc5ca92f7f82fbe034de", null ],
    [ "TISCI_DEV_DMASS0_CBASS_0_CLK", "group__tisci__clocks.html#ga8ebb5bdf9549b1ba12ab11a7c3672f78", null ],
    [ "TISCI_DEV_DMASS0_INTAGGR_0_CLK", "group__tisci__clocks.html#ga4de8e9880d8e2e05102a21d0e6b7f816", null ],
    [ "TISCI_DEV_DMASS0_IPCSS_0_CLK", "group__tisci__clocks.html#ga2f210b34f1bdb83721f98b4a73b32d71", null ],
    [ "TISCI_DEV_DMASS0_PKTDMA_0_CLK", "group__tisci__clocks.html#ga776b4afb87dd38deff24c8e410abab40", null ],
    [ "TISCI_DEV_DMASS0_RINGACC_0_CLK", "group__tisci__clocks.html#ga0be1ebda8a85f466ce0ec9cd7a732e56", null ],
    [ "TISCI_DEV_TIMER0_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga2182e09edd0b95a3aade4e3b048a03cf", null ],
    [ "TISCI_DEV_TIMER0_TIMER_PWM", "group__tisci__clocks.html#ga01b44bb1064a0131e54e2ea9a8aac056", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK", "group__tisci__clocks.html#gad4ffb40bf0a2c705dd9fec4219c91f48", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga878295d8d709ff7950b57c9ab3f88c73", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gadba6648731f55bde1bec2f0f3d4376c7", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga7e97598728e82de68a047ead6a417aae", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gaab5b243e048198c4b8a9403027683c79", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaf409a2dcb3510d6e25cb4d9b46b96e43", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga9de2d1b03e7246989497dc1bf8b5d2e2", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga9e277b9fd757c85fc796af4196dc0891", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gac0c84ecd86ea6c0c46e9b153a81a80b6", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gabbdbf66eea60564658db6c9268aef604", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga951b487a54acd9b8848ac3b65c834ba3", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga75f47060b250818703512ca3d0a3a41f", null ],
    [ "TISCI_DEV_TIMER1_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga8e737ab725dc9d5206446a691e425e9f", null ],
    [ "TISCI_DEV_TIMER1_TIMER_PWM", "group__tisci__clocks.html#gabfade20dc10e448fce4cdf354b13c4cd", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga6b2269acd21eb6b85e844aa24737c6db", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga96d5d5078563914758764ef73cf9d0d5", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gaa3a25eaec1baea5146647a51fecaef43", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga79abdce282faf12715de3c7ec3901f9b", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gab605fd0cbf71406dd8425c3008f2edeb", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga56b4dab326b112823d05e438d488ec97", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga9cb438fe6ff815f0758ee10814b9d27c", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga82f58206d9d400343c58bac4b9e132aa", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga448e56cf2bfc2628236f30e14aa11f92", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga9c79c42e00cd8f621c2d64553bab7291", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gadb09a6c9ca814a4d1f8261459ba0ea5d", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga9c318bf2a3aa5b64dec34ec91b84ed7a", null ],
    [ "TISCI_DEV_TIMER2_TIMER_HCLK_CLK", "group__tisci__clocks.html#gac4e620a3a422b9308eb10dcb74a38256", null ],
    [ "TISCI_DEV_TIMER2_TIMER_PWM", "group__tisci__clocks.html#gafb4a565a99bdbe20a303847ef4325845", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK", "group__tisci__clocks.html#gabd6aea8ab2c109bfd763175b0d505413", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga597c5b8d6090f1b8ea280dc51ba85f71", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga21a32b71fc04d23e96850498ad05dcf9", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga338f586ce2fc855e1bb5556187ab93e6", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga1995891d4f33f130b768eab0872c4710", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga3f3a19aa4c35de9bd02824350032bb3a", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga31d0855411192b0a5f3495de958d0609", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga5601cd82cfe77d1094a4651f54788ce7", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga06a3bb424ba4b8eb55097054fdd7d7db", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gab50a617a8bc4dfed0a67db76f2ca2097", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga601d7c81bd7ce6933b802a648d62c7c2", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga2301efcbd42f8df702a089ce175510d7", null ],
    [ "TISCI_DEV_TIMER3_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga77c6d236af01073283d494ef18f08331", null ],
    [ "TISCI_DEV_TIMER3_TIMER_PWM", "group__tisci__clocks.html#gaaefd289b2a45fccbc36fa484bdb7661f", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga23a2b4c95ad53825ae39b5b3fc68b1bb", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga065bb525689f945de5d6772a7686ab5d", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga8d2a9354f7dac86b39ad1cd7d1663209", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga8ecd13b6eebe26f8ceaaf10226317a9b", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gac3229e94f5434e042d279474d0d500b3", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga9acd053f9f7b7ebeb51061082596c86e", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga37fcf8848d4667a088648cc3edc26efb", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gac4133348ae1745f0f586cf4ef8da903e", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gae52f6ce94c8143538184d8af027e3421", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga3cfa9248608a7b0f5acf833303b81c6a", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga8b46ba0a262b862d3d68cabc44aa894e", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gadc852cd8dc00026daa94f6fce4a0774c", null ],
    [ "TISCI_DEV_TIMER4_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga7ec8dfedd4a222b4d77ebada7764be11", null ],
    [ "TISCI_DEV_TIMER4_TIMER_PWM", "group__tisci__clocks.html#gab9353fb7bba842dca231100115b585fd", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga425ee54249f3a3d129559906c2a8ba43", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga73a48b0df1cd186859bc25577fc30d1c", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga5be94b54e93f86da0ddf9f4816213dd7", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga40719846d6c615fe1bc52b4286ac4b51", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga4f05f4ab1a6b8691a8373c5084755bfc", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga84660ab0b358590fba80ca309a6ef81a", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaefa1780b71d12f6c2676775c89c6f979", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gab74063c3e8ff38fc7f77cafba9b88009", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gab90e4195e1f84029f7f74c0bd95822bb", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaf9ac42263ce89440305d039fdac567ba", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gaa8d326eefca8197c1c5e5dee8c069b9d", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga0dfd58c8641b027b467d5e5b4a52017e", null ],
    [ "TISCI_DEV_TIMER5_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga73e008dac4a6bfe2a97850befde729ff", null ],
    [ "TISCI_DEV_TIMER5_TIMER_PWM", "group__tisci__clocks.html#ga65b4d6b1e338594a7a366e7a3aababc6", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK", "group__tisci__clocks.html#gabd040e15f5c8d44e7f903c53b8cde152", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga7a7359d1dbc6352117c014e53e02f065", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga840bbe5006bbe73f0daa5a903f3e7faf", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gab0366ac7a97c8974698d075791b34154", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga67fb76caa3ddcb23fcf0d6986e94cad5", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga5313ed25f8d2bca49e60918c08a87f1c", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga492427e00afbd295004fb2e44b816e71", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga1d5de18248fedef090a8f61a4359d8b6", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga0777d2dc7498568179de3e3d78c88ea9", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga496fbe304e946da1c4379ddd1e1513e1", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga17bc898db845acf3a8123b02d44cc0fc", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga237e30c3a4a27891f0223b3483dcc047", null ],
    [ "TISCI_DEV_TIMER6_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga51fab3c531aa15347c8212372d0ebe94", null ],
    [ "TISCI_DEV_TIMER6_TIMER_PWM", "group__tisci__clocks.html#ga1e771cdc43f6fb115ff148fd67cf6143", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK", "group__tisci__clocks.html#gae418f60737eb09600f8070236a09e518", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga5dffac690c523e2924064933d0df9861", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gac4f9aae3ae431404f0f7bb114db839e2", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gaf419ca3b4ade90f72bb896e9dc99a1cb", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga89003d5b3e7f56e0030cbe7e0d4b2d11", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaebe7ddb04cc96e20b98a3dd8400367e8", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga660f37882046899036f7ee521593f70e", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga003edaef77561d9e029beac74e61b422", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga2373eeb5e8541ca973b4d5a065b3857b", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga5a2f330b14937f70b8f86d9d2a20fd8d", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gac0819eff37b1131a4119f644e38245dc", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gaa2b8b13923474f7be78c952de893ebac", null ],
    [ "TISCI_DEV_TIMER7_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga3ad930bf3d192178e6a57549dcc46fda", null ],
    [ "TISCI_DEV_TIMER7_TIMER_PWM", "group__tisci__clocks.html#ga5165cb832ecaccefedb98bc520b3feed", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga56e9329588a021d6e35c1b97346feb73", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga7171cc4a22ddc548b60318e196a84046", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga953ba8d7e9aca7b1e5726467839e81e6", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga59adca775ba5c1b463f802baad55c00f", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga878bf924a23d74fee76d078ed8310792", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gab1c533f0a9abfcff55884738476cbae5", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga33f2507f6bfcea0de563cdca8fdca31e", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gabdf189896410d422c632268048793e7a", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga41ba1b31bb80085c68b14b67a1f6af0c", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaa09e336ccc06fe28b77476c4f9ab3127", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga682d172e4decc4c4a5da31673cc2d173", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gad4b7a2c34665d1e125460eb0df25e2c5", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga48c371ec1dfec572dad9f2cf4b53f12b", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_PWM", "group__tisci__clocks.html#ga6499989fcc8b70b341b97c8cfecbf021", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga3f5b379ecba1780ad8428dfbd447dd6c", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga05bca1f368994b059d6858d7d44a56dd", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#gad362a54203fccdb2c554ae83a402044b", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga48acf012fc52e8bed349d691bccfb60e", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga4e6752ac423d6c10d75e545c8810f669", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga079c9e2bde83c07fa325db648bd08c25", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gac1d57d2b7bf1ec1f34baaf2564deea07", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga1006fafe28aac3c7fee8903c54e84c8e", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT0_DIV_CLKOUT", "group__tisci__clocks.html#gae31f4026e7b275e4d4d3a7fdf41bea7b", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga2c95ad88a909a02b3fa869033a794214", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_PWM", "group__tisci__clocks.html#gade969527b16b8459a2cbe829a24b95e8", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga972800a71cc85fa2dd978986fb5797a4", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga8e6855e0b7eb91a61195ab8c95948f79", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#ga3c8ffe80eb5c4a81389782318403c6a4", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga4b3ba9464cd3ee335628f3edd4f2fa45", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga96e9e4d0a8a221dd4250bfc87d370c17", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga3d88e0e7ae056782a10d81ce768a60a0", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gac08fffaebbe146ac9c63891812ee4424", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga30c4a6e8aa847f3bf9142daaccb7f0e9", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT1_DIV_CLKOUT", "group__tisci__clocks.html#ga73bc2ea2884a23329e2c5cd84a2af77c", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga094ded942fad1ea7e612f76d25bd3852", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_PWM", "group__tisci__clocks.html#gabd092d580af839a967c2a632f44b11fa", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga20a76fc8ddec6031ad5b755037ff8442", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga13d4e2952c21be2862a96663275a3482", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#ga773e313311d5b1e87eee92030c0c441d", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga5a3fb145590e8f3df9493116754a687d", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga367a9982bc364f9ac9fdcbab687b4c4b", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gae3ce7a9558e1d1dabfe2e40ac58022ca", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga4ec9be85a551bdfda7cf9d525d1f4a78", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gaea7384132b1915165501b976e8433f2e", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT2_DIV_CLKOUT", "group__tisci__clocks.html#ga11a7c93f4e48390665c2ed9621f7a017", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga76dd53571ad710eb06a93edb2d84d40b", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_PWM", "group__tisci__clocks.html#gaba844b1fb571aae9c0232040d65e7cdd", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga36120c94c30a41b1981201c827f54367", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga15bfc2b27c222d71ce6de6ac1ba05d15", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#ga8700d3036aaf999640cbc1f8422d7257", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga7852aad304386eacaffbc6abdb7d50d6", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga7d8cf81f1e55ae146be06908130cae03", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga1437e893ce41c6af47901519bd4110c9", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga554392d32038f8d08f57520a0c5ffcb7", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gaa2f426b8de0cd844d3e414238f89e2d0", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT3_DIV_CLKOUT", "group__tisci__clocks.html#gaa02d941701459df65b82cf580c6cc888", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga6b6a924d146511c38ae3892707e76215", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga4899226e2e6c88b58057da6d3f6de9ad", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#gacb972e0c494db26e2d9d064ae453ddd7", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga8a521a2c91a0cd6b608053a0687a566f", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gae274716e4b907dd227bcef1590b1bef9", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04", "group__tisci__clocks.html#ga648081b44680858561ae2dd6abd48337", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gadadec8b51cf390e146388c8fa9a44ae3", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga90aa1cdc0bb3519ad854019fbf0d1a0f", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gad3dbae54a73ea0d6ff7fea8f910334de", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gae2782b67ea1ed9808be7aa2f3e28bb4c", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga7c6f3de2a69e758184b89211368ec247", null ],
    [ "TISCI_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT0_DIV_CLKOUT", "group__tisci__clocks.html#ga2d77f0ae4fa64f4807c1b98ca3379e75", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK", "group__tisci__clocks.html#gad7b65a0e0ba9d9d37f1a31572ed76d16", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga3c1b64f0b1e99d60b3ce41fc44edd2d3", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#gacb97c0c901cc6e623aafbd095c929a2c", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK", "group__tisci__clocks.html#gad0f61b094965c88f74ff4b15d47d5789", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gab5ec27e220d05b1f60526ee141b0f75c", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04", "group__tisci__clocks.html#ga5532321b8cf1348c02467c77c38a9a65", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga8458fa168cc6cd5c63d1a607c046e528", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga60b3ec8e9353a29dbe587ed2ab6ac0c5", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga478cace3ab3d2fe35ad9c544b63304f7", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga9bfe26f3c9086fe2e722cfb077e93262", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga9a513c75fcd005b5cbe9e5d3795b5940", null ],
    [ "TISCI_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1_DIV_CLKOUT", "group__tisci__clocks.html#gafd126207bbe8ce03fc5d700eda9c57fb", null ],
    [ "TISCI_DEV_ECAP0_VBUS_CLK", "group__tisci__clocks.html#ga1e963d48a7b44041627fdafce83028e3", null ],
    [ "TISCI_DEV_ECAP1_VBUS_CLK", "group__tisci__clocks.html#gad777f104156ff2c9e34267ac8d62363a", null ],
    [ "TISCI_DEV_ECAP2_VBUS_CLK", "group__tisci__clocks.html#ga5f155ff971fa60a2ee7b6ce85171897f", null ],
    [ "TISCI_DEV_ELM0_VBUSP_CLK", "group__tisci__clocks.html#ga3021d13a781eb373fd13e695706ce553", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I", "group__tisci__clocks.html#ga947159946ced917145ec53f2f2384448", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT", "group__tisci__clocks.html#gab368347875cd9c820b23861d220b1e71", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT", "group__tisci__clocks.html#gacd031d07edb7c651c0877ae5bdbbd64d", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O", "group__tisci__clocks.html#gacbaaa317d381f8bac631667edae9b4af", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK", "group__tisci__clocks.html#ga389a08cb2bea7d76c181342833398106", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK", "group__tisci__clocks.html#ga33340032465078f69af54a08d7570b91", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga7b98017ac1cfe7da0b3a3181860b94c7", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "group__tisci__clocks.html#ga769d873dc5ba6996ace68973f5b8ffeb", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I", "group__tisci__clocks.html#gaf6eb8711ee2f9afa78c8ead02185aee1", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT", "group__tisci__clocks.html#ga26bf02011367eb25242324aea4ff8f47", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT", "group__tisci__clocks.html#ga7c9476f6b0e61af3a26031eed41ef311", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_IO_CLK_O", "group__tisci__clocks.html#ga8a006d385c5b61f887861100b597fb0a", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_VBUS_CLK", "group__tisci__clocks.html#gaae749b5a250cd1ed71caa0afae3db1b6", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK", "group__tisci__clocks.html#ga5767f96bd18bc2ae90dc9921fd351aa1", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga1cb61f679b5c036055d39708cabf4369", null ],
    [ "TISCI_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "group__tisci__clocks.html#gae0b3ea561ce57ba61bc0ea92373d8b8f", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I", "group__tisci__clocks.html#ga48277a09168faa01bfcd902b561e00fd", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLKLB_OUT", "group__tisci__clocks.html#ga1f583ba666edea9794c86f27a8c1eaa0", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC0_CLK_OUT", "group__tisci__clocks.html#ga86d292bbac42182e06ae75df613bef1f", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_IO_CLK_O", "group__tisci__clocks.html#ga0daf41e3a1169eb1358d7fe47eb1b4b2", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_VBUS_CLK", "group__tisci__clocks.html#ga622ec59b5520fd5a8ec4bacdd59ab73d", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK", "group__tisci__clocks.html#ga07cc21c0e0f9ec8bae44bc790634ed13", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga83fe34ebf626f0ac60ff77d93901c9b1", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "group__tisci__clocks.html#ga13dbcc38d42f87765b4ff8a25675f57a", null ],
    [ "TISCI_DEV_EQEP0_VBUS_CLK", "group__tisci__clocks.html#gacddb647dfcdc751021f1f9f1c0e29169", null ],
    [ "TISCI_DEV_EQEP1_VBUS_CLK", "group__tisci__clocks.html#ga7a194515e0adff9009e90db367f8697c", null ],
    [ "TISCI_DEV_EQEP2_VBUS_CLK", "group__tisci__clocks.html#ga404420247ca93f9fe223b4e1ed3eb22f", null ],
    [ "TISCI_DEV_ESM0_CLK", "group__tisci__clocks.html#ga6c1a534d2f359b8133f0955db872c096", null ],
    [ "TISCI_DEV_WKUP_ESM0_CLK", "group__tisci__clocks.html#ga382ea8886423994b6b57e30bf7a3788d", null ],
    [ "TISCI_DEV_FSS0_FSAS_0_GCLK", "group__tisci__clocks.html#gae13f5a7f53ba68f57e95477f0bfbbe95", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK", "group__tisci__clocks.html#gab9a153dffe04e0809800bd7372304374", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK", "group__tisci__clocks.html#gaccc6919fc163dcc0b4fda83500850943", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK", "group__tisci__clocks.html#ga0be40b5e292d7be49e3869789d5f3e34", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT", "group__tisci__clocks.html#ga5013826e7da6a6e2f89f2752e699daad", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT", "group__tisci__clocks.html#ga3425f7d2f413f4646f00b9c7441d0271", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK", "group__tisci__clocks.html#ga3946d38768b915aa4d310dbe99d428a4", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK", "group__tisci__clocks.html#ga2964f2cdac17e01745667731b43da83c", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK", "group__tisci__clocks.html#gab5540e03ab173a9e978889572222b23f", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga44a756d11ff55e19018fca758edc35a0", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK", "group__tisci__clocks.html#gacdb8a9ec78fcdde7616677585d4209f4", null ],
    [ "TISCI_DEV_GICSS0_VCLK_CLK", "group__tisci__clocks.html#gac74fc4c0692aab2a1a9a5ba78072681b", null ],
    [ "TISCI_DEV_GPIO0_MMR_CLK", "group__tisci__clocks.html#gad91a72d443c5e2d25e5085f11e1be315", null ],
    [ "TISCI_DEV_GPIO1_MMR_CLK", "group__tisci__clocks.html#ga8ccd45a440b19d9b3a9d50d6a0412cf2", null ],
    [ "TISCI_DEV_MCU_GPIO0_MMR_CLK", "group__tisci__clocks.html#gaeaf1be9657e468118c1e06c1b999c08c", null ],
    [ "TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#ga9c9c7d7eaaafb27cfcb63b51609ff628", null ],
    [ "TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT", "group__tisci__clocks.html#ga694bd0f9e410d9ae643c1b0be7606dfc", null ],
    [ "TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#gad6884461ad4e49a920d8fb2524246965", null ],
    [ "TISCI_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga7c46023fcb3a745064ebf7d06530673e", null ],
    [ "TISCI_DEV_GPMC0_FUNC_CLK", "group__tisci__clocks.html#ga1e314172177878f2167ba450d0feba84", null ],
    [ "TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#gaba6a30f0f1f197c29f2d31419766e95b", null ],
    [ "TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga25a8bdeaaa220497b93afad1007de50e", null ],
    [ "TISCI_DEV_GPMC0_PI_GPMC_RET_CLK", "group__tisci__clocks.html#ga89a01bb5da703fec502b134506d04bf9", null ],
    [ "TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK", "group__tisci__clocks.html#gad482b6e5722fbe1f35c65b4de825a01f", null ],
    [ "TISCI_DEV_GPMC0_VBUSM_CLK", "group__tisci__clocks.html#ga37825c8cb4c5160fc7dad09752aca0fc", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK", "group__tisci__clocks.html#gab47d2701c1cc350ae0d0f129f2bbcdd6", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#gac9aa5d8af9cab3c0198cdaa2e11e4aee", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga4d15c4f9ee32dcd2a662d2b4eb135c62", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga11c2a8129f02665d493c88cbe691f359", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gae8c7cb92593b7e8f9be73459a5864e8e", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga44e4aafca7d5d18769eccef5f1f02e1a", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga08ed5b3414d13b9cd7c606d28cd8adcc", null ],
    [ "TISCI_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga5fc9a43375e6a6de18807f94c7f9f2ed", null ],
    [ "TISCI_DEV_WKUP_GTC0_VBUSP_CLK", "group__tisci__clocks.html#ga2593383c9e0337aca30f8cd1f94ce7d8", null ],
    [ "TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#gad24c468fb8d4fcd7116d0b6a9454892f", null ],
    [ "TISCI_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#gabfd1bc8b035667a1c7c83783b81dcdc3", null ],
    [ "TISCI_DEV_ICSSM0_CORE_CLK", "group__tisci__clocks.html#ga60c873fce2b6339059d86a1bf459c7aa", null ],
    [ "TISCI_DEV_ICSSM0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK", "group__tisci__clocks.html#gab35e02e334d27a719ca50b99534c1d7e", null ],
    [ "TISCI_DEV_ICSSM0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK", "group__tisci__clocks.html#ga21e184e2cefd3e668bc770c1f57be945", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK", "group__tisci__clocks.html#ga9e406b81a9297335366a7267f2fa4561", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga75117a206a0f88d92b7848cf32e53aa7", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaba011c6a452f88a50d22059b0592f3ec", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gade0edba21c788a11454cc1e06f9807e0", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga634b42b61023266ad026647cf0735976", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga3bc6a77ffeba415a8872a3813bb88ec7", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga6cb3e4e2ebe2cf632287b8f64db73da9", null ],
    [ "TISCI_DEV_ICSSM0_IEP_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#gadf34fa6697d0d489cdc6f01e45baa704", null ],
    [ "TISCI_DEV_ICSSM0_UCLK_CLK", "group__tisci__clocks.html#gafcc28f534005ede68b55bb6dddd3702d", null ],
    [ "TISCI_DEV_ICSSM0_VCLK_CLK", "group__tisci__clocks.html#gaecaf559092ac0204b66e189923a6dc95", null ],
    [ "TISCI_DEV_DDPA0_DDPA_CLK", "group__tisci__clocks.html#ga758f6b92ed0e8536978577ad558bf3ed", null ],
    [ "TISCI_DEV_DSS0_DPI_0_IN_CLK", "group__tisci__clocks.html#gab0c420643d76cc5f11cebc7bdbb22023", null ],
    [ "TISCI_DEV_DSS0_DPI_1_IN_CLK", "group__tisci__clocks.html#gaa04c79cd8716c2e85553b639f127068d", null ],
    [ "TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga57a5aaff6d160f60b8e8125696679edc", null ],
    [ "TISCI_DEV_DSS0_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT", "group__tisci__clocks.html#ga2055237c2192a9f279c653590d157448", null ],
    [ "TISCI_DEV_DSS0_DPI_1_OUT_CLK", "group__tisci__clocks.html#gac6da4a706de130d20668f95fcfd92422", null ],
    [ "TISCI_DEV_DSS0_DSS_FUNC_CLK", "group__tisci__clocks.html#ga9b415159d9bbb6baff68b0aa91f756ee", null ],
    [ "TISCI_DEV_EPWM0_VBUSP_CLK", "group__tisci__clocks.html#gad123e689f2d1586805b4b00c70fd4805", null ],
    [ "TISCI_DEV_EPWM1_VBUSP_CLK", "group__tisci__clocks.html#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6", null ],
    [ "TISCI_DEV_EPWM2_VBUSP_CLK", "group__tisci__clocks.html#ga7ea36e9c4937531eebde48c0c086d7ed", null ],
    [ "TISCI_DEV_GPU0_GPU_CLK", "group__tisci__clocks.html#gabf1316ecce85f664fa487ab29e5646bd", null ],
    [ "TISCI_DEV_LED0_VBUS_CLK", "group__tisci__clocks.html#ga022f2dd355d26dde32cf98e5ec576e19", null ],
    [ "TISCI_DEV_PBIST0_CLK8_CLK", "group__tisci__clocks.html#ga679c87709014a3aec94d39bb4cb33a4f", null ],
    [ "TISCI_DEV_PBIST0_TCLK_CLK", "group__tisci__clocks.html#ga326dea7d95848295455ac4f0e99cac8f", null ],
    [ "TISCI_DEV_PBIST1_CLK8_CLK", "group__tisci__clocks.html#ga5e51f3c3a8782ad234cb9ed824e15019", null ],
    [ "TISCI_DEV_PBIST1_TCLK_CLK", "group__tisci__clocks.html#ga0ea2b9b614dd518cb787b05dc19aab69", null ],
    [ "TISCI_DEV_WKUP_PBIST0_CLK8_CLK", "group__tisci__clocks.html#ga55a563e14114c947f9656912fee72164", null ],
    [ "TISCI_DEV_WKUP_VTM0_FIX_REF2_CLK", "group__tisci__clocks.html#ga3e32d9a817357c3e65646b451795c7ef", null ],
    [ "TISCI_DEV_WKUP_VTM0_FIX_REF_CLK", "group__tisci__clocks.html#ga29cab9d97cd2b7a70650190be1f5286d", null ],
    [ "TISCI_DEV_WKUP_VTM0_VBUSP_CLK", "group__tisci__clocks.html#ga4b5aa957cdfb73734894206a5fa74205", null ],
    [ "TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga3d4209c72ab7347605ddeaf3728123f1", null ],
    [ "TISCI_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga6f77b439dd4c930f7caf0dd2435a4cee", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK", "group__tisci__clocks.html#ga763e24239247fcd57efd698169df62bd", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK", "group__tisci__clocks.html#ga74b8d4b1bed50e971da3bad7e28c69fa", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga36d715e23893eb9df0e30ad507e322bc", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga042cf0102194466959977c6a7ef00aad", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga7ec66a402d45892054585423866e771c", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_HCLK_CLK", "group__tisci__clocks.html#gaaf43d36c5b9d12e1ce2b5a38ac901bf2", null ],
    [ "TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK", "group__tisci__clocks.html#gacf71fbd6fa21136dbb8ec6e964a51790", null ],
    [ "TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK", "group__tisci__clocks.html#gaf09010553b81aeff51b507951b737749", null ],
    [ "TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gae882822c0d4c9be7881fdaec529cc3eb", null ],
    [ "TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga5fdd97d57d1170b3adb4b40a01b02aec", null ],
    [ "TISCI_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0", "group__tisci__clocks.html#gaaaa12d0902cdc4792df05bff1bf9c168", null ],
    [ "TISCI_DEV_MCU_MCAN0_MCANSS_HCLK_CLK", "group__tisci__clocks.html#ga07368e4673cf70190489d24b9d6e9508", null ],
    [ "TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK", "group__tisci__clocks.html#gaa77ee213e2b5ede3fd9c0356792b4b0a", null ],
    [ "TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK", "group__tisci__clocks.html#gaab3b75861aec8c7593d66fc818f34099", null ],
    [ "TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga03e0a0bef3e81c0bc396adb034ea8acd", null ],
    [ "TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga6b4ee88cf8f423a90ff40449ce58eaca", null ],
    [ "TISCI_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0", "group__tisci__clocks.html#gae41337afff439afb3ff8ec0a53897d57", null ],
    [ "TISCI_DEV_MCU_MCAN1_MCANSS_HCLK_CLK", "group__tisci__clocks.html#gaed17c052dda8f254971daff434d6a93c", null ],
    [ "TISCI_DEV_MCASP0_AUX_CLK", "group__tisci__clocks.html#ga21cf44c4f5e39bb224f593ef6fc12bf9", null ],
    [ "TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK", "group__tisci__clocks.html#gafc7a8b247604d8bb9c3f60bce00f7e67", null ],
    [ "TISCI_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaa04f0ae50d30749d32c484ebd1b7446d", null ],
    [ "TISCI_DEV_MCASP0_MCASP_ACLKR_PIN", "group__tisci__clocks.html#gab77a850ec995cfd0454f29f985effe96", null ],
    [ "TISCI_DEV_MCASP0_MCASP_ACLKR_POUT", "group__tisci__clocks.html#gac24baef6f7fd4d84e4f3bca4589b5e21", null ],
    [ "TISCI_DEV_MCASP0_MCASP_ACLKX_PIN", "group__tisci__clocks.html#gab0e2c931d1f6cea4f04da3892aedd23f", null ],
    [ "TISCI_DEV_MCASP0_MCASP_ACLKX_POUT", "group__tisci__clocks.html#ga05c53b2fb7fce3c0a5a75296507eb6fe", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AFSR_POUT", "group__tisci__clocks.html#ga829a5780cb5fd70c5d4ec94583ac8a15", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AFSX_POUT", "group__tisci__clocks.html#gab3c4d8f7314a6445bbed282661b1acab", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN", "group__tisci__clocks.html#ga7030f8047cab57a1fc75ac748bc56974", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gafa6bf571d32e5bec94bd2031e0a6bbd6", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga4a2936889f53e06abde4c55fdfefcf84", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gadbcc6c716a28c7f842c08e55abf60a3a", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga967451c2ae81d5c351537048cff92202", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#ga3973bf6aa23bab21b667b76417e438aa", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN", "group__tisci__clocks.html#gaa9025483315f3ce880522e0fd148f3c9", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaf0451a3ef6a2f8800137f1bfe15738a7", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gacb8f74416054736fd0e40dc17c1b2f2f", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gab289c13e2cecebb9e0970505f0bc5816", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaf84afdaab8c7b9501e0bcd6d20496542", null ],
    [ "TISCI_DEV_MCASP0_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga9311fa885be224f7c07a99063c610fb0", null ],
    [ "TISCI_DEV_MCASP0_VBUSP_CLK", "group__tisci__clocks.html#ga561bc5cb1d9e68768b2ebf0834dc55c3", null ],
    [ "TISCI_DEV_MCASP1_AUX_CLK", "group__tisci__clocks.html#gaf864c08dd15bf0a7fd77cd1b95da3b70", null ],
    [ "TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga22fa8b44d1f2e0378598086c246c4551", null ],
    [ "TISCI_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga239eace36553cdd1c92edd73659a1724", null ],
    [ "TISCI_DEV_MCASP1_MCASP_ACLKR_PIN", "group__tisci__clocks.html#ga030f3af68845d069386a4dfb881c184a", null ],
    [ "TISCI_DEV_MCASP1_MCASP_ACLKR_POUT", "group__tisci__clocks.html#ga897f2e201c014688d62f135cf425d91c", null ],
    [ "TISCI_DEV_MCASP1_MCASP_ACLKX_PIN", "group__tisci__clocks.html#ga25ae549a30d5f06effb66c84c290c792", null ],
    [ "TISCI_DEV_MCASP1_MCASP_ACLKX_POUT", "group__tisci__clocks.html#ga1fa307ebfb21e60a1d65cb300855c918", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AFSR_POUT", "group__tisci__clocks.html#gaa36390469832b9ea0047871c91025cb3", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AFSX_POUT", "group__tisci__clocks.html#ga8fc9ba94c01a167c38158225edf8bdd9", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN", "group__tisci__clocks.html#gab1e1ba81f3af66e0f437db3f61f4ffc7", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga89a9d082be94d0c286f9c3fcebf4f8cc", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga519ff3bcdfc5464a4f69fa2891e1ca1f", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga6637aae8800f05a323f45c26940e7bf0", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga346acc32e9182aeeb0d69e05650d5d14", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#ga13ca1621882e77b81d84c35244282add", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN", "group__tisci__clocks.html#gab5859d18eaa6229d9109995a29052efa", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga76d26f8027669893e923fb007ab65e0c", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga27b67d3ef16b7b686185492576b6ba82", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga692c63ce40c68f8b7bcc44cc3f7861df", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaa1ff8584d8ed05aa5335e5467d2b0902", null ],
    [ "TISCI_DEV_MCASP1_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga7b153ff9ba46f16da6dd84abe652176b", null ],
    [ "TISCI_DEV_MCASP1_VBUSP_CLK", "group__tisci__clocks.html#ga694a87c144a6a07bd362b52b759baa2e", null ],
    [ "TISCI_DEV_MCASP2_AUX_CLK", "group__tisci__clocks.html#gaf1d9d483fa9d077df2c3fb11425b1f38", null ],
    [ "TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga4e002eec29ad8ef993a7639f7a948942", null ],
    [ "TISCI_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga67acffda990c59cf635ff1b793095c28", null ],
    [ "TISCI_DEV_MCASP2_MCASP_ACLKR_PIN", "group__tisci__clocks.html#ga7d6e8768e296e9d0f84407c60db3aea4", null ],
    [ "TISCI_DEV_MCASP2_MCASP_ACLKR_POUT", "group__tisci__clocks.html#ga05d7024e206be25c3755762852fc10e1", null ],
    [ "TISCI_DEV_MCASP2_MCASP_ACLKX_PIN", "group__tisci__clocks.html#gabc7034e7d12cc809cece72d741b42cdf", null ],
    [ "TISCI_DEV_MCASP2_MCASP_ACLKX_POUT", "group__tisci__clocks.html#ga645943dd1f422c6ffe4bfe4616255e64", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AFSR_POUT", "group__tisci__clocks.html#ga23579807e93812a0cfe44e14a21ee4f9", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AFSX_POUT", "group__tisci__clocks.html#ga17e10b51a81159bff149dc828815067c", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN", "group__tisci__clocks.html#ga2da61a27495762b9eb35fe9c27f4208d", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga1b98ccb8914ef9b116899a55d1bebca8", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga34a1ce017074b478e8a84b2aac631d26", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaae435954ef571d0532d9b72b0ad62abf", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga6c7e0cf4e60451e0b601a4fc33d863a0", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#ga8b5f4de2ef6ea45e4e811c29f72f5777", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN", "group__tisci__clocks.html#gaa0ae844b1e5727cde8f13ee601392841", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga08a32e9b8bace2cf5b93a5aae8c9ee19", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gacc214a5c2a8f5d3e6e90eadf46bebef4", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga27d9d3c6c1522a0d933bf0ac16204948", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga5648dcd4750b2875d87f6f376b747746", null ],
    [ "TISCI_DEV_MCASP2_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga02aba8702a70c7ec2354b4018bf3539b", null ],
    [ "TISCI_DEV_MCASP2_VBUSP_CLK", "group__tisci__clocks.html#gadb3d70834c354a13661edc7b00bcba0f", null ],
    [ "TISCI_DEV_MCRC64_0_CLK", "group__tisci__clocks.html#gaa5dac014df855ca6056765cebe9fe604", null ],
    [ "TISCI_DEV_MCU_MCRC64_0_CLK", "group__tisci__clocks.html#gaebafd72394824f5e41cfde6d96dfe92d", null ],
    [ "TISCI_DEV_I2C0_CLK", "group__tisci__clocks.html#gabbcc7e642faa1a4157dde4d807ca7b7e", null ],
    [ "TISCI_DEV_I2C0_PISCL", "group__tisci__clocks.html#ga7cf832112029fdb4ade66a7c22d034ec", null ],
    [ "TISCI_DEV_I2C0_PISYS_CLK", "group__tisci__clocks.html#ga5b8be93bfab3e54487b849e348caffe5", null ],
    [ "TISCI_DEV_I2C0_PORSCL", "group__tisci__clocks.html#ga6bbf9a68a6d4f59c08ede53cbe3eeb26", null ],
    [ "TISCI_DEV_I2C1_CLK", "group__tisci__clocks.html#ga975dd7f221ff09fb0a415b0d90eac4ca", null ],
    [ "TISCI_DEV_I2C1_PISCL", "group__tisci__clocks.html#gaef77416ddd7bbb1333cfcc7d09be3e5c", null ],
    [ "TISCI_DEV_I2C1_PISYS_CLK", "group__tisci__clocks.html#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6", null ],
    [ "TISCI_DEV_I2C1_PORSCL", "group__tisci__clocks.html#gaeac746b95cd665e66ca0976539deddeb", null ],
    [ "TISCI_DEV_I2C2_CLK", "group__tisci__clocks.html#gad97d661bbe18ca70c52381cf06041065", null ],
    [ "TISCI_DEV_I2C2_PISCL", "group__tisci__clocks.html#ga2382e8c9b01777e86df25d6580bc67d2", null ],
    [ "TISCI_DEV_I2C2_PISYS_CLK", "group__tisci__clocks.html#ga0ddca892b3a796d58790955cde39ea7b", null ],
    [ "TISCI_DEV_I2C2_PORSCL", "group__tisci__clocks.html#gaa9a6d1be738e5edcfc827d969a391750", null ],
    [ "TISCI_DEV_I2C3_CLK", "group__tisci__clocks.html#ga5bab10898b4dcafc6014e67f8108ffd1", null ],
    [ "TISCI_DEV_I2C3_PISCL", "group__tisci__clocks.html#ga291ec905c296ac530b97320d1f226a63", null ],
    [ "TISCI_DEV_I2C3_PISYS_CLK", "group__tisci__clocks.html#gacc5308e4d5edbcdb2553238b2376ad17", null ],
    [ "TISCI_DEV_I2C3_PORSCL", "group__tisci__clocks.html#ga9fbf8f0691a2a9fa09a17a43a592ddca", null ],
    [ "TISCI_DEV_MCU_I2C0_CLK", "group__tisci__clocks.html#gaff73f6c28ec14145193470966306adf0", null ],
    [ "TISCI_DEV_MCU_I2C0_PISCL", "group__tisci__clocks.html#gae99b0b3609d35d41d74cb34dbc312354", null ],
    [ "TISCI_DEV_MCU_I2C0_PISYS_CLK", "group__tisci__clocks.html#ga7fcb28756e136e7a27612986c64b06e8", null ],
    [ "TISCI_DEV_MCU_I2C0_PORSCL", "group__tisci__clocks.html#ga725cd6b3cc6f95411e3fcc4b2e28b85e", null ],
    [ "TISCI_DEV_WKUP_I2C0_CLK", "group__tisci__clocks.html#ga55dee04ac532e983e3e9c8183d3082cb", null ],
    [ "TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga2072772986f9dcf06d13e0b457fdeb0e", null ],
    [ "TISCI_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga35e8f634811c3ebb762330a5c14826c7", null ],
    [ "TISCI_DEV_WKUP_I2C0_PISCL", "group__tisci__clocks.html#gaa39f76183ce762ef705d3a4ac259eb1d", null ],
    [ "TISCI_DEV_WKUP_I2C0_PISYS_CLK", "group__tisci__clocks.html#ga74386d47327908a25e331187b5927ad3", null ],
    [ "TISCI_DEV_WKUP_I2C0_PORSCL", "group__tisci__clocks.html#ga0c0f339e11f9fac0df66accd94a42112", null ],
    [ "TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK", "group__tisci__clocks.html#gad0ab06f4864b912f4aac417dbb3d5bfb", null ],
    [ "TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga35f49105da3d43a1c7fa8cce4e5353c3", null ],
    [ "TISCI_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga4f6cf6257ba3bcc10c48dc080a0f5d07", null ],
    [ "TISCI_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK", "group__tisci__clocks.html#ga151fc50400cb997a7887387830c49c80", null ],
    [ "TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK", "group__tisci__clocks.html#ga9d7d100b3eb5d67ef937c6f991f75cda", null ],
    [ "TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga7d64855106506de530afb96cccf17a08", null ],
    [ "TISCI_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_RTC_CLK_SEL_DIV_CLKOUT", "group__tisci__clocks.html#gab939d0299a3a803b19970ead2cb69b1e", null ],
    [ "TISCI_DEV_WKUP_RTCSS0_VCLK_CLK", "group__tisci__clocks.html#ga6213d2c097469a023248f4bc79d27456", null ],
    [ "TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#gabece07e2ff1a3ca25f92fc20141ef717", null ],
    [ "TISCI_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga4daf9a25cbd837e22a4646bc7d78873a", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK", "group__tisci__clocks.html#gaf73b7d793e8283584f639b9ebe683802", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga21060aa8b1b205ce48d8b483e13cbaab", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gaadb947915414705e98c0f861f5480c48", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga34e925a52ba20338b34135d8e1b1653e", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT0_DIV_CLKOUT", "group__tisci__clocks.html#ga6ac28dc1697d4b83e151406c826374d1", null ],
    [ "TISCI_DEV_RTI0_VBUSP_CLK", "group__tisci__clocks.html#ga3e8b1e68f04953f99a092da97e113800", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK", "group__tisci__clocks.html#ga98b5889e37c31126dc3ada9108520744", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gaa6cf5f2781d3fbf9e7dd8aee51998c45", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga40fd4eb0afad5136ef93e8f0ff591897", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gaf6e1a8bc74658bce1c3d1184fdc7550d", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT1_DIV_CLKOUT", "group__tisci__clocks.html#gadd1ec67edff2490876421292f45b5f6f", null ],
    [ "TISCI_DEV_RTI1_VBUSP_CLK", "group__tisci__clocks.html#gae872557c78e8eec88e59794a039eead5", null ],
    [ "TISCI_DEV_RTI2_RTI_CLK", "group__tisci__clocks.html#gaf3611e92559b33f0283377608aadda67", null ],
    [ "TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga42dad60628fc0423fbc06da636807b28", null ],
    [ "TISCI_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gabe0f3a4639b3fd26de80bf75b36f16bc", null ],
    [ "TISCI_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga39366413194b96943a4c05ed7007258d", null ],
    [ "TISCI_DEV_RTI2_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT2_DIV_CLKOUT", "group__tisci__clocks.html#ga6e33e2cfea127f03d084eda32401e9d0", null ],
    [ "TISCI_DEV_RTI2_VBUSP_CLK", "group__tisci__clocks.html#gaaf1f52a112506ab46962c1b1d20314ee", null ],
    [ "TISCI_DEV_RTI3_RTI_CLK", "group__tisci__clocks.html#gad14f2427dbcb84812c3c3e9aea55d7f6", null ],
    [ "TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga0fbdde524983b89fb8cdd90cdafa8048", null ],
    [ "TISCI_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga2f589eba0d3808df1bad2b5369e6025b", null ],
    [ "TISCI_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga607b5ec554f540340469a916f7134e8f", null ],
    [ "TISCI_DEV_RTI3_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT3_DIV_CLKOUT", "group__tisci__clocks.html#ga1b1497dd8bfb041992ad299550b1814c", null ],
    [ "TISCI_DEV_RTI3_VBUSP_CLK", "group__tisci__clocks.html#ga45617ba56584488fd1f794149e0b5493", null ],
    [ "TISCI_DEV_RTI15_RTI_CLK", "group__tisci__clocks.html#ga4a6f72ea1faab0ac74f34a69e452b663", null ],
    [ "TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga5ea490497c9616bb64b76debbb5c092f", null ],
    [ "TISCI_DEV_RTI15_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga8c38db6d2c94da53ba7a5a6716d1c794", null ],
    [ "TISCI_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga5d0499652f3308954b113e7897aaa901", null ],
    [ "TISCI_DEV_RTI15_RTI_CLK_PARENT_MAIN_WWDTCLKN_SEL_OUT4_DIV_CLKOUT", "group__tisci__clocks.html#ga5b4944409a5658a639f6386da582a467", null ],
    [ "TISCI_DEV_RTI15_VBUSP_CLK", "group__tisci__clocks.html#gaa95ee863b8cd212ddc675316cff1e592", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK", "group__tisci__clocks.html#ga59ff9a3d1babf9b017bf82cdf739ea73", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga9f0cd111f4f3c573fb623d40a978340e", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga543881aebac4adec10c620323d565480", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga65c45d47c6b83bac4febc9c2cdf6871e", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_MCU_WWDTCLK_SEL_DIV_CLKOUT", "group__tisci__clocks.html#gacf4b509adf2ac36883ec2e37ab5ed2fb", null ],
    [ "TISCI_DEV_MCU_RTI0_VBUSP_CLK", "group__tisci__clocks.html#ga8f5376b8dc611c11bd9ab248a685bb9d", null ],
    [ "TISCI_DEV_WKUP_RTI0_RTI_CLK", "group__tisci__clocks.html#ga4407a8ce734d248f49c60822d698b41c", null ],
    [ "TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gae39019a3b6578a50e496f68ebd65ab70", null ],
    [ "TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga112a6f98ff0b2e540f55bb3eef3cd963", null ],
    [ "TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gad214e6754c58f5fa6e50864a3a8604fb", null ],
    [ "TISCI_DEV_WKUP_RTI0_RTI_CLK_PARENT_WKUP_WWDTCLK_SEL_DIV_CLKOUT", "group__tisci__clocks.html#gac301dfb52a0d42d52f3e46e2474a2fb3", null ],
    [ "TISCI_DEV_WKUP_RTI0_VBUSP_CLK", "group__tisci__clocks.html#ga166b6b2a4a111b9361180232f0312d6d", null ],
    [ "TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#gae959c1c941f26f36e2c4ffd293f40770", null ],
    [ "TISCI_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#gadd59b4acc0c8194a1bde97ba98c415aa", null ],
    [ "TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK", "group__tisci__clocks.html#gad092089abc8f263de98b629934eb91a3", null ],
    [ "TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK", "group__tisci__clocks.html#ga999987aec04294e1b6b8f2af89730602", null ],
    [ "TISCI_DEV_A53SS0_CORE_2_A53_CORE2_ARM_CLK_CLK", "group__tisci__clocks.html#ga7c6dd74bd841fbf1e1b6e5f5d58095f7", null ],
    [ "TISCI_DEV_A53SS0_CORE_3_A53_CORE3_ARM_CLK_CLK", "group__tisci__clocks.html#gac264f0ed319fdebe365aec483089926f", null ],
    [ "TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK", "group__tisci__clocks.html#gaf493d3abe68e9fe240d4a8d5d6d9095f", null ],
    [ "TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK", "group__tisci__clocks.html#gabada43ab91f6a55b79e5ea3c1e5a4033", null ],
    [ "TISCI_DEV_A53SS0_PLL_CTRL_CLK", "group__tisci__clocks.html#gabe9290b3c163da25c21a57e4351146f5", null ],
    [ "TISCI_DEV_A53_RS_BW_LIMITER0_CLK_CLK", "group__tisci__clocks.html#ga6db6c5333fb1a0a653c48ce0e9adc1c9", null ],
    [ "TISCI_DEV_A53_WS_BW_LIMITER1_CLK_CLK", "group__tisci__clocks.html#gae6a2f92f7a6adf3f330c69159383af62", null ],
    [ "TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK", "group__tisci__clocks.html#gaa3e52d33698e5d14831dc4faafb49610", null ],
    [ "TISCI_DEV_DDR16SS0_DDRSS_TCK", "group__tisci__clocks.html#ga98f8aea498247691bfc648eb71801829", null ],
    [ "TISCI_DEV_DDR16SS0_PLL_CTRL_CLK", "group__tisci__clocks.html#ga5637438709cc9ea5641e2caee971b0c8", null ],
    [ "TISCI_DEV_DEBUGSS0_CFG_CLK", "group__tisci__clocks.html#gafb6aee3002e76d682286d1bab15803aa", null ],
    [ "TISCI_DEV_DEBUGSS0_DBG_CLK", "group__tisci__clocks.html#gafa853db15433cfd83a5b1be1746e9824", null ],
    [ "TISCI_DEV_DEBUGSS0_SYS_CLK", "group__tisci__clocks.html#ga8ae8f8a35fd81e9c4acb03a285c54381", null ],
    [ "TISCI_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK", "group__tisci__clocks.html#ga5817584a6ef648c0f959cad5404496cb", null ],
    [ "TISCI_DEV_GPU_RS_BW_LIMITER2_CLK_CLK", "group__tisci__clocks.html#ga5360725f87f8ece657ad94ad5d101a01", null ],
    [ "TISCI_DEV_GPU_WS_BW_LIMITER3_CLK_CLK", "group__tisci__clocks.html#ga245d4b74a5b9c227da02edc94434e88b", null ],
    [ "TISCI_DEV_PSC0_FW_0_CLK", "group__tisci__clocks.html#gad655b40bab11f9a9243b9cb9ede0c25e", null ],
    [ "TISCI_DEV_PSC0_CLK", "group__tisci__clocks.html#ga1b6295d45f982f5364a68364b6e5f553", null ],
    [ "TISCI_DEV_PSC0_SLOW_CLK", "group__tisci__clocks.html#ga868207986f6ada78671570f21352145c", null ],
    [ "TISCI_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK", "group__tisci__clocks.html#ga6778c10b09294cf2b7645298004f2bbd", null ],
    [ "TISCI_DEV_WKUP_PSC0_CLK", "group__tisci__clocks.html#ga9329409f663f530335fc3728c8538a13", null ],
    [ "TISCI_DEV_WKUP_PSC0_SLOW_CLK", "group__tisci__clocks.html#gae07694a72c35e9b599923f6e036d8f60", null ],
    [ "TISCI_DEV_HSM0_DAP_CLK", "group__tisci__clocks.html#ga56a041eb1751222aeeef4e3252392e15", null ],
    [ "TISCI_DEV_MCSPI0_CLKSPIREF_CLK", "group__tisci__clocks.html#ga13bc478eee1d2e4c708e4420908b1413", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gad4284c4921bd458313d8bc3c3968e7be", null ],
    [ "TISCI_DEV_MCSPI0_VBUSP_CLK", "group__tisci__clocks.html#ga58fb48a66f05d849e7b99300fb60e659", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPII_CLK", "group__tisci__clocks.html#gadac2540fe4c1a3ef52ca8ab8d04532d4", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT", "group__tisci__clocks.html#gabf524edc2f1425d63047be0865f845d5", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gacfa2949c8367bed6abdc3d36b1e1325d", null ],
    [ "TISCI_DEV_MCSPI1_CLKSPIREF_CLK", "group__tisci__clocks.html#gad6e0b64b14d0dda83042ed13dcd3706a", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gaa407ec170c7e82b37bb9e46b25da0db9", null ],
    [ "TISCI_DEV_MCSPI1_VBUSP_CLK", "group__tisci__clocks.html#gafac986a92c4f421c337de3a5581ad339", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPII_CLK", "group__tisci__clocks.html#ga3069526f442f576553aed1d6afe56453", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT", "group__tisci__clocks.html#gae3f350e6454a126b252e76f6080122ff", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga177c770d211dd9a5b562142ea74b2e74", null ],
    [ "TISCI_DEV_MCSPI2_CLKSPIREF_CLK", "group__tisci__clocks.html#ga0f6b1b47efd612873029358d5df0d483", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga559e57729c80538fa687b7c0775da0b8", null ],
    [ "TISCI_DEV_MCSPI2_VBUSP_CLK", "group__tisci__clocks.html#ga27eb14bf5e6f7a5d022048eb3cf1cafc", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPII_CLK", "group__tisci__clocks.html#gaedb34b83b13788ec07360b55a3cb5e0c", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT", "group__tisci__clocks.html#gac6650a11579b3b2d36cfec4cbe498865", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga6ae7242deffe9a365cba1052d98ca117", null ],
    [ "TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK", "group__tisci__clocks.html#ga95da21f9d8ab9b27d012e5438fe55b7b", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga9f8fb1a41ec762b17175bc0800287659", null ],
    [ "TISCI_DEV_MCU_MCSPI0_VBUSP_CLK", "group__tisci__clocks.html#ga0578f8bdbda43ec4d857a5cde819829a", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK", "group__tisci__clocks.html#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT", "group__tisci__clocks.html#ga8959e0b55d7a510db0688050154fe739", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gac2c32d7b2d7881b9764e853dbfa0a41b", null ],
    [ "TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK", "group__tisci__clocks.html#ga3268503359aa53a943cd40139e412b38", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga0c50663ab6f719b29120f3e614e60461", null ],
    [ "TISCI_DEV_MCU_MCSPI1_VBUSP_CLK", "group__tisci__clocks.html#ga8bd3a6e71fd7f004643ff26a41cdacc4", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK", "group__tisci__clocks.html#gaa5293fa16e60c3fe36597338fc4bb39a", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT", "group__tisci__clocks.html#gae85a11cd7599c803fa3fd59a5a695746", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga630cae520fdddec10841d7a914e9203d", null ],
    [ "TISCI_DEV_SPINLOCK0_VCLK_CLK", "group__tisci__clocks.html#ga66a659caf63111b8fb06ba70907f7626", null ],
    [ "TISCI_DEV_UART0_FCLK_CLK", "group__tisci__clocks.html#ga4c1eb273b5d67729c130c674742ac37f", null ],
    [ "TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0", "group__tisci__clocks.html#ga139b159e05e8a3a0bcf8f8b8c718975f", null ],
    [ "TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga6cb66f830e87323c754361f6a424b2be", null ],
    [ "TISCI_DEV_UART0_VBUSP_CLK", "group__tisci__clocks.html#gab46f0c27d8e854b0608211dc76ab41d3", null ],
    [ "TISCI_DEV_UART1_FCLK_CLK", "group__tisci__clocks.html#ga1e33f70b8b53267e0eefbed199a3ef72", null ],
    [ "TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1", "group__tisci__clocks.html#gad9a2955468a37d6e1336eddb925d5b28", null ],
    [ "TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gac7450669633f97d3162ede9b5dfc4a88", null ],
    [ "TISCI_DEV_UART1_VBUSP_CLK", "group__tisci__clocks.html#gacd3681c5f6bf2e3d1616016d893c0fc1", null ],
    [ "TISCI_DEV_UART2_FCLK_CLK", "group__tisci__clocks.html#ga135f846f1d1e1fa1fe4bd98592faec7a", null ],
    [ "TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2", "group__tisci__clocks.html#gab32ff700fc520bc02a7bfd0ea696ab41", null ],
    [ "TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gabcc103ac06d9652c875eee902951ca1a", null ],
    [ "TISCI_DEV_UART2_VBUSP_CLK", "group__tisci__clocks.html#gae5cd3543b1dd76c6d9ea640cad3be498", null ],
    [ "TISCI_DEV_UART3_FCLK_CLK", "group__tisci__clocks.html#gaf550c20a2ac28fa571ac5c3d92632170", null ],
    [ "TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3", "group__tisci__clocks.html#ga5f28c1638bbc90757c7d3c1fbf023bbf", null ],
    [ "TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gaa0319271900b3771b7a60d56007a2103", null ],
    [ "TISCI_DEV_UART3_VBUSP_CLK", "group__tisci__clocks.html#ga0016fe9c4dd9dad3bd06c76021449d3c", null ],
    [ "TISCI_DEV_UART4_FCLK_CLK", "group__tisci__clocks.html#ga6096c8182ded5681eae7bb509193d291", null ],
    [ "TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4", "group__tisci__clocks.html#gaa301a338a148e5d678ed231a17f0be0a", null ],
    [ "TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga2ea875bd2e6e014694bc54ef8685d545", null ],
    [ "TISCI_DEV_UART4_VBUSP_CLK", "group__tisci__clocks.html#ga65c4fc436b6b29ea90cc209ff41a7fbd", null ],
    [ "TISCI_DEV_UART5_FCLK_CLK", "group__tisci__clocks.html#ga315bec82ddae0af1c76928933935e974", null ],
    [ "TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5", "group__tisci__clocks.html#ga7e8f2597f3f6ff982cf2212568c8c44c", null ],
    [ "TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gaecbb9ddcfdde5478d39eac052b8be5c3", null ],
    [ "TISCI_DEV_UART5_VBUSP_CLK", "group__tisci__clocks.html#gae628d7c3c3fcc7497bd7e47b1531c105", null ],
    [ "TISCI_DEV_UART6_FCLK_CLK", "group__tisci__clocks.html#gaee54a2fb61af06fcde242d6d2b42e393", null ],
    [ "TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6", "group__tisci__clocks.html#ga3c0706e6b483e2aaac41cda1ab0a1d08", null ],
    [ "TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga305bcbbe0a95b5c5dcb501eaa7012645", null ],
    [ "TISCI_DEV_UART6_VBUSP_CLK", "group__tisci__clocks.html#ga5ba455bdfd99c551427d2f6467ebfbc8", null ],
    [ "TISCI_DEV_MCU_UART0_FCLK_CLK", "group__tisci__clocks.html#gacb53e451ebc51497f5e7479a5aa95e0a", null ],
    [ "TISCI_DEV_MCU_UART0_VBUSP_CLK", "group__tisci__clocks.html#ga3f2d0074772a2e2309f22c33b3ea6a83", null ],
    [ "TISCI_DEV_WKUP_UART0_FCLK_CLK", "group__tisci__clocks.html#gae74368e8a71c49e8c72ebf6fd43cca03", null ],
    [ "TISCI_DEV_WKUP_UART0_VBUSP_CLK", "group__tisci__clocks.html#ga6ef24b3c1d740a11b8db5efce2ab1a92", null ],
    [ "TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga750963885ac56e40653e76745db4bf2d", null ],
    [ "TISCI_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga278110883a2f923b99d1a5acbc478015", null ],
    [ "TISCI_DEV_USB0_BUS_CLK", "group__tisci__clocks.html#ga0ba02563f6c5db75f76289414863d456", null ],
    [ "TISCI_DEV_USB0_CFG_CLK", "group__tisci__clocks.html#gaae1ef8ff9b64d4126df0101caebb0549", null ],
    [ "TISCI_DEV_USB0_USB2_APB_PCLK_CLK", "group__tisci__clocks.html#gafc618869858dd83e4a4074f7d5ad30d2", null ],
    [ "TISCI_DEV_USB0_USB2_REFCLOCK_CLK", "group__tisci__clocks.html#ga831904d774de0055e6af177a9a5f6315", null ],
    [ "TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gaffa08378f74efe691c06e8098ff6db73", null ],
    [ "TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga84d6e950d4f3b490e253f4a67a2c1f47", null ],
    [ "TISCI_DEV_USB0_USB2_TAP_TCK", "group__tisci__clocks.html#ga12d506e53e482105e1446ccbaee501a0", null ],
    [ "TISCI_DEV_USB1_BUS_CLK", "group__tisci__clocks.html#ga23ae25374acfe0f2b0b1f819676ff258", null ],
    [ "TISCI_DEV_USB1_CFG_CLK", "group__tisci__clocks.html#ga21d4d2137527a684054a4320f8f176ea", null ],
    [ "TISCI_DEV_USB1_USB2_APB_PCLK_CLK", "group__tisci__clocks.html#ga55c8c5a3e16a5e4117169cb5896de3b9", null ],
    [ "TISCI_DEV_USB1_USB2_REFCLOCK_CLK", "group__tisci__clocks.html#ga8087b16d5425df1af9cebd0fd306a883", null ],
    [ "TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga9ecda47c3ecd67d8be1c6aaca179f87b", null ],
    [ "TISCI_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga16af312d86509c1328328a25df531522", null ],
    [ "TISCI_DEV_USB1_USB2_TAP_TCK", "group__tisci__clocks.html#gae1d9bfc190702315e631fc566399c19e", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN", "group__tisci__clocks.html#gad1370a18d8058ccce826f0f22f474dc2", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#ga98c1f652ae055803df8c45a9dc129c52", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#gaae9a60311e89ba6e3d9e3ba625922db0", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#ga52d6d66df05e4470d77dbfbb3b584f84", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#gaced0a7e05b861c8539ab5dc0de67c698", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga4d113ed75fc584a024932adabbd80bcc", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga8e563427aecff98dfe34f7b0c60e2579", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga83bd22bfcd63f47ef41f4b9f03a49c96", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK", "group__tisci__clocks.html#gaae0b87a06dd25e8a374f7aaed89b5906", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga58daf258d2dfda8b4da12f207fc4919c", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN", "group__tisci__clocks.html#ga20c5f3421c46eac41a086ff983c213ae", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#gabe9b92a4962cddb46626be5b2bed9ca4", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#ga759f90dbb52bf266cad876c243ea016b", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT", "group__tisci__clocks.html#ga4a7a7fa674bbfe5e381d1ccbad244a38", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga1949ad28528d0f432e307eb669413b35", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga67e5cd5ee2e3011b91c81daf9b54fb49", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT", "group__tisci__clocks.html#ga7b2dbd1884a8102b3d840bfe2b79e4a0", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga3ac8a02afec36eae274bdf0499fc1b62", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga5527682df1ee74430a37785cd7ffc23d", null ],
    [ "TISCI_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga0d797d142434228879616a3190ed56b2", null ],
    [ "TISCI_DEV_BOARD0_CLKOUT0_IN", "group__tisci__clocks.html#ga36410a603ac3ff508e64848a251577a8", null ],
    [ "TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5", "group__tisci__clocks.html#ga4af651a91fb7248ea986b2a4dfe4beb9", null ],
    [ "TISCI_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10", "group__tisci__clocks.html#ga8e56263822c790f3237edb1d7e59ee93", null ],
    [ "TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gac040afeb9a6452bbebca78314017bab8", null ],
    [ "TISCI_DEV_BOARD0_DDR0_CK0_IN", "group__tisci__clocks.html#ga778a254a35353d9674ed0c6ee65e73c7", null ],
    [ "TISCI_DEV_BOARD0_DDR0_CK0_N_IN", "group__tisci__clocks.html#gae8bc48a1748f2f4a25b613766554d12e", null ],
    [ "TISCI_DEV_BOARD0_DDR0_CK0_OUT", "group__tisci__clocks.html#ga5c32d8f2a451f42dce0a33c272e1d15b", null ],
    [ "TISCI_DEV_BOARD0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gabffbc2c392bb56168704a3de5ad73057", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_CLKLB_IN", "group__tisci__clocks.html#gaca18f3f6431c73acb958dfe017097026", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT", "group__tisci__clocks.html#ga69ad3d090f142dafba910fece2963f61", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_CLK_IN", "group__tisci__clocks.html#ga4b8c54c0a845536634923cf9c01c3425", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN", "group__tisci__clocks.html#ga7b849e4b5246e49c44bd219676c606ab", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga8abd0c8bb3e7c611d7be0ff797e28fed", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK", "group__tisci__clocks.html#gab4528977d5555a6a4db600f4c3032970", null ],
    [ "TISCI_DEV_BOARD0_I2C0_SCL_IN", "group__tisci__clocks.html#ga3a4cfddd4eea111bd71484dbd5676212", null ],
    [ "TISCI_DEV_BOARD0_I2C0_SCL_OUT", "group__tisci__clocks.html#ga8cbdcb7871956bc3a7e0b3e64c036216", null ],
    [ "TISCI_DEV_BOARD0_I2C1_SCL_IN", "group__tisci__clocks.html#ga331ec46b67ec3dee4b315f0e92c88695", null ],
    [ "TISCI_DEV_BOARD0_I2C1_SCL_OUT", "group__tisci__clocks.html#ga9534687b016ddef68053275c955b2001", null ],
    [ "TISCI_DEV_BOARD0_I2C2_SCL_IN", "group__tisci__clocks.html#ga6cab3e17295588769fda1e2514acfbdd", null ],
    [ "TISCI_DEV_BOARD0_I2C2_SCL_OUT", "group__tisci__clocks.html#ga7dcd1077a252700a00a826eb511c7e3e", null ],
    [ "TISCI_DEV_BOARD0_I2C3_SCL_IN", "group__tisci__clocks.html#gac792028cb8f51636ba91c7fb356998fe", null ],
    [ "TISCI_DEV_BOARD0_I2C3_SCL_OUT", "group__tisci__clocks.html#ga3724cd81561e4bd697f6bbc8b5b48671", null ],
    [ "TISCI_DEV_BOARD0_MCASP0_ACLKR_IN", "group__tisci__clocks.html#ga57cb04ce073fd09f835ede4eaefd2e8b", null ],
    [ "TISCI_DEV_BOARD0_MCASP0_ACLKR_OUT", "group__tisci__clocks.html#ga38ac895658457ba772ffd3bbe135cd8e", null ],
    [ "TISCI_DEV_BOARD0_MCASP0_ACLKX_IN", "group__tisci__clocks.html#ga30cda1e51abecefb8d2134d82ea27fd9", null ],
    [ "TISCI_DEV_BOARD0_MCASP0_ACLKX_OUT", "group__tisci__clocks.html#ga7f2688bf002a6c4ebb2d585c0fa3b56a", null ],
    [ "TISCI_DEV_BOARD0_MCASP0_AFSR_IN", "group__tisci__clocks.html#ga55683515b8218c6051e4de41883f02ac", null ],
    [ "TISCI_DEV_BOARD0_MCASP0_AFSX_IN", "group__tisci__clocks.html#gaffd5feec7f552c66433d99dc5a69ada9", null ],
    [ "TISCI_DEV_BOARD0_MCASP1_ACLKR_IN", "group__tisci__clocks.html#ga91506260d8b6401a1dea9146ec378066", null ],
    [ "TISCI_DEV_BOARD0_MCASP1_ACLKR_OUT", "group__tisci__clocks.html#gad98132ea24c9072f13acfbf0c9670850", null ],
    [ "TISCI_DEV_BOARD0_MCASP1_ACLKX_IN", "group__tisci__clocks.html#ga6c40d1abe52538e20a1aecaff7850399", null ],
    [ "TISCI_DEV_BOARD0_MCASP1_ACLKX_OUT", "group__tisci__clocks.html#gae3bf19bb7af3f45a96f0e5297634aedb", null ],
    [ "TISCI_DEV_BOARD0_MCASP1_AFSR_IN", "group__tisci__clocks.html#ga5e5802e4d0e6fe7398c815b21c21ff76", null ],
    [ "TISCI_DEV_BOARD0_MCASP1_AFSX_IN", "group__tisci__clocks.html#ga275d85ae8c748441043ce4333a6921de", null ],
    [ "TISCI_DEV_BOARD0_MCASP2_ACLKR_IN", "group__tisci__clocks.html#gac6212f444bad40a194cc336bb04cb67f", null ],
    [ "TISCI_DEV_BOARD0_MCASP2_ACLKR_OUT", "group__tisci__clocks.html#gafa64364edf3d9af84d5fe6375cfcdc78", null ],
    [ "TISCI_DEV_BOARD0_MCASP2_ACLKX_IN", "group__tisci__clocks.html#ga3a361cca8b0dc0cfa2afb27bf9030555", null ],
    [ "TISCI_DEV_BOARD0_MCASP2_ACLKX_OUT", "group__tisci__clocks.html#ga740f4130d31611f5eaea55d5796bf189", null ],
    [ "TISCI_DEV_BOARD0_MCASP2_AFSR_IN", "group__tisci__clocks.html#ga44f1ccce4efe20cf96496e0158ff9bc2", null ],
    [ "TISCI_DEV_BOARD0_MCASP2_AFSX_IN", "group__tisci__clocks.html#ga9970c3cc5633ae99b23386bb40583410", null ],
    [ "TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga6ae5958cf39368dbe9629ab6bcbf1757", null ],
    [ "TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN", "group__tisci__clocks.html#gaa5600889de5bcc875b2f43122babf46c", null ],
    [ "TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT", "group__tisci__clocks.html#gab4fa2ea4345ea0ffd36be1eef364ac2b", null ],
    [ "TISCI_DEV_BOARD0_MCU_OBSCLK0_IN", "group__tisci__clocks.html#gadd1af5ddb6d999e977bb6a41b8f25b0f", null ],
    [ "TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0", "group__tisci__clocks.html#gac3413bf5297841c51279f803ec64d4dd", null ],
    [ "TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga40f06c6974c2fab5928f337ba054d6f6", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN", "group__tisci__clocks.html#gaa2c7d663ed531988eae944b6972922e9", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT", "group__tisci__clocks.html#ga5e8313d7c6cd350ad1ad82e8eb82cd88", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN", "group__tisci__clocks.html#ga733d8c8269ba30558fa3e1c65ab5686b", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT", "group__tisci__clocks.html#gaa35fb7ed1e3a2180532a2ffbbab1114c", null ],
    [ "TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN", "group__tisci__clocks.html#ga2ead3abbf3f5be2d37b632c2f2d14887", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN", "group__tisci__clocks.html#ga9d97f4e5bd7e3f5950003d91c4f0535e", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN", "group__tisci__clocks.html#ga882f07264663db5b344aae290d3d8dab", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN", "group__tisci__clocks.html#ga5dadc50807f45f336e149470d0573697", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN", "group__tisci__clocks.html#gaba696cace2de5331b722c8c0b17cfe47", null ],
    [ "TISCI_DEV_BOARD0_MDIO0_MDC_IN", "group__tisci__clocks.html#gad99397019ba2a828ee0b68dd9277c9ac", null ],
    [ "TISCI_DEV_BOARD0_MMC0_CLKLB_IN", "group__tisci__clocks.html#ga153fa9e6ea1454f47c6c087ddf5f3d9d", null ],
    [ "TISCI_DEV_BOARD0_MMC0_CLKLB_OUT", "group__tisci__clocks.html#ga711d8c4fa4c61444ea6573e553d0c2f5", null ],
    [ "TISCI_DEV_BOARD0_MMC0_CLK_OUT", "group__tisci__clocks.html#ga6927cabe4e6a6eb01af178f0bf509864", null ],
    [ "TISCI_DEV_BOARD0_MMC1_CLKLB_IN", "group__tisci__clocks.html#gab3ee31c07b0d26eba8fbef7d0a95cba4", null ],
    [ "TISCI_DEV_BOARD0_MMC1_CLKLB_OUT", "group__tisci__clocks.html#gafa3ab375c803a6ab14a909be4232ecf9", null ],
    [ "TISCI_DEV_BOARD0_MMC1_CLK_IN", "group__tisci__clocks.html#ga8de64f9b3cc828c7f1bcd4c0ad185831", null ],
    [ "TISCI_DEV_BOARD0_MMC1_CLK_OUT", "group__tisci__clocks.html#ga81b1a83cf0ee43804a572ce71b8a81f6", null ],
    [ "TISCI_DEV_BOARD0_MMC2_CLKLB_IN", "group__tisci__clocks.html#ga5f4a95f1323eaf5bd7d2f341d7a16d1b", null ],
    [ "TISCI_DEV_BOARD0_MMC2_CLKLB_OUT", "group__tisci__clocks.html#ga350b3aebb50fb3544df1dbbc48487146", null ],
    [ "TISCI_DEV_BOARD0_MMC2_CLK_IN", "group__tisci__clocks.html#ga0dc10b2d9e402e809d0d3fc5551570df", null ],
    [ "TISCI_DEV_BOARD0_MMC2_CLK_OUT", "group__tisci__clocks.html#ga0ecc8b2e75861b53170003277b9108e4", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN", "group__tisci__clocks.html#ga24bef5dffb879c1b95a3216866cd2a3d", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga7522875e5d5156b864d37c685c05caf6", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga2cdf68d4e28fa3d29e5afe4193dfe726", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga9a30f611509a0c387cb1ecd183d658a0", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK", "group__tisci__clocks.html#ga3f0e08d8e9dd808d3c3d0fba03d65d8f", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga8259f596c95fad901d91ba73e4bc73b5", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga26ca9deb4a0ab0769e93690e1a896f6d", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gab49a8b0f79ff1f2cf28a805657cc55e9", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0", "group__tisci__clocks.html#ga800ab4842340a7dab30bb824f1f32b5c", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga352fab942983f0c3fa92683f99687ddc", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK0_MUX_SEL_DIV_CLKOUT", "group__tisci__clocks.html#ga9aa4ecbbb21903ec845db994e0d12e6b", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gac67c9cab3b223399bb7fcdc6f97bd2f8", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gad9d7c5ddd5f24a889195fe386487c543", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga1f5083203db891841038f1abf3968743", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_15_HSDIVOUT0_CLK", "group__tisci__clocks.html#gac654138fdde3435e064734a9c6f633af", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK", "group__tisci__clocks.html#gaf29d39ce49226d257b5113bf987b358c", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga1d2d24d9c046a29910cc31089e59ac54", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#gabf2e5134ef31a11ce963b2dd7f5d64d3", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga87579c262e2698cbc7de73792fcd9745", null ],
    [ "TISCI_DEV_BOARD0_OSPI0_DQS_OUT", "group__tisci__clocks.html#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec", null ],
    [ "TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN", "group__tisci__clocks.html#gab796edd2a5f2f30e42be1ce7cecf9681", null ],
    [ "TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT", "group__tisci__clocks.html#gab2980fffcf3c63ea655f3e0e592b6d01", null ],
    [ "TISCI_DEV_BOARD0_RGMII1_RXC_OUT", "group__tisci__clocks.html#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3", null ],
    [ "TISCI_DEV_BOARD0_RGMII1_TXC_IN", "group__tisci__clocks.html#gaf820bf002cb1d66a5b903e7945509f3e", null ],
    [ "TISCI_DEV_BOARD0_RGMII1_TXC_OUT", "group__tisci__clocks.html#ga84ca9934a96c675db75e350a0b690216", null ],
    [ "TISCI_DEV_BOARD0_RGMII2_RXC_OUT", "group__tisci__clocks.html#ga06830588c9adb446188ad2dd2bae5227", null ],
    [ "TISCI_DEV_BOARD0_RGMII2_TXC_IN", "group__tisci__clocks.html#ga476162217cdc09cee0bab8dba22adda5", null ],
    [ "TISCI_DEV_BOARD0_RGMII2_TXC_OUT", "group__tisci__clocks.html#ga8775cde31e588ff73a7734bcf19e72a6", null ],
    [ "TISCI_DEV_BOARD0_RMII1_REF_CLK_OUT", "group__tisci__clocks.html#ga2a98d45d858731eb892a6dcd5542ec09", null ],
    [ "TISCI_DEV_BOARD0_RMII2_REF_CLK_OUT", "group__tisci__clocks.html#gaf74f8f38dced358697a49fe5c0633d0f", null ],
    [ "TISCI_DEV_BOARD0_SPI0_CLK_IN", "group__tisci__clocks.html#gaca1ef5d27a9b94289b9ea531f876244d", null ],
    [ "TISCI_DEV_BOARD0_SPI0_CLK_OUT", "group__tisci__clocks.html#ga06fe58a8f52377d7e4b4a157d4830efe", null ],
    [ "TISCI_DEV_BOARD0_SPI1_CLK_IN", "group__tisci__clocks.html#ga5653a0b25e4913af1bc8f3e41d4f4e9e", null ],
    [ "TISCI_DEV_BOARD0_SPI1_CLK_OUT", "group__tisci__clocks.html#gac67ddd39afe1806f67b49cc968b4d8ff", null ],
    [ "TISCI_DEV_BOARD0_SPI2_CLK_IN", "group__tisci__clocks.html#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49", null ],
    [ "TISCI_DEV_BOARD0_SPI2_CLK_OUT", "group__tisci__clocks.html#ga470f06622bd9a81fcc83b65ebdb76c1e", null ],
    [ "TISCI_DEV_BOARD0_SYSCLKOUT0_IN", "group__tisci__clocks.html#ga399780a268a683e8b58859bfd9823b93", null ],
    [ "TISCI_DEV_BOARD0_TCK_OUT", "group__tisci__clocks.html#gade263a150bcf452795b7e121af7abdb3", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO0_IN", "group__tisci__clocks.html#gaf6b19ebe7036d8055a9db630c51a0705", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO1_IN", "group__tisci__clocks.html#gab3cf353a0229d54a4cd438b0471e5c0f", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO2_IN", "group__tisci__clocks.html#ga932304e65ce916f61fdfc4f7462be4b2", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO3_IN", "group__tisci__clocks.html#ga1882ccf589b2f8ddac93ba8bc50139f8", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO4_IN", "group__tisci__clocks.html#gae6ff79169781edf6c2e285bfadfcb32e", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO5_IN", "group__tisci__clocks.html#gadf1132e3a9a31c30f12ea4eff409f8d2", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO6_IN", "group__tisci__clocks.html#gac48a45268629788bc7c12fa848d70f6d", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO7_IN", "group__tisci__clocks.html#gaed2b695a904f26eec7fcb60589b0583c", null ],
    [ "TISCI_DEV_BOARD0_TRC_CLK_IN", "group__tisci__clocks.html#gab2767d10e2d3b90b7706601b92304678", null ],
    [ "TISCI_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT", "group__tisci__clocks.html#ga9ede68526cba79eb641ed2d87faebb56", null ],
    [ "TISCI_DEV_BOARD0_VOUT0_PCLK_IN", "group__tisci__clocks.html#ga9b5e18a23e7915ef56a4f02bfe0d0dd9", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN", "group__tisci__clocks.html#ga5ec12616e338426f35c774de60a0ca75", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga8aa77ca33b4a828ddad4277ac66dee17", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_LFOSC0_CLKOUT", "group__tisci__clocks.html#ga55d0a2f264bf05d5dcb619fbf3d994a0", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK", "group__tisci__clocks.html#ga91c245d4f9a0e5e4941742cdba0640b9", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK", "group__tisci__clocks.html#gaf4eb33017a09c3f3e42651275733c678", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK", "group__tisci__clocks.html#ga440bbeb374dc004b7fbd5680ef018800", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#gaff176b4f004e93eb962cdce62997491d", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga9e32aa3f61984fc39d16e5e54034baad", null ],
    [ "TISCI_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0", "group__tisci__clocks.html#ga4ef681ede89e65ab45dd14cfd2ce97a5", null ],
    [ "TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK", "group__tisci__clocks.html#ga37bf09ea7e79ab04ad4b2fdc901b1637", null ],
    [ "TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#gaac39e2e3dc24e124b177617da2b2d801", null ],
    [ "TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gafb40fce047a6c3604a835d511b230d69", null ],
    [ "TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_DIV_CLKOUT", "group__tisci__clocks.html#ga3d016843388ee6aa3208036784680544", null ],
    [ "TISCI_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT", "group__tisci__clocks.html#ga8dbc08a1144b42112a6247942b297218", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK", "group__tisci__clocks.html#ga3a5fff4a327a891d32d497a166afbc82", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gaf6991346e658f291cb35ca659a1e3d28", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#gaba000819d15bd4f219dbf460091cfe28", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK", "group__tisci__clocks.html#ga5cc790d7deee9b19030fecce9adbae22", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0", "group__tisci__clocks.html#ga9f6389cef5f36ecf7e2410bc6f8a65a4", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_MCU_OBSCLK_MUX_SEL_DIV_CLKOUT", "group__tisci__clocks.html#ga979b99b103a1533f175f25442b01b2c5", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga22b33dbfb1193cda3e12bac15b9e3cf1", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gaec768c05befaa04a5d068c337b487459", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#gabeb7324466217022d1dfe7742514994a", null ],
    [ "TISCI_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0", "group__tisci__clocks.html#ga7f859c8f578d8a06490742942042fd2f", null ]
];