
"smart_sources:2. notes/SRAM.md": {"path":"2. notes/SRAM.md","last_embed":{"hash":null},"embeddings":{},"last_read":{"hash":"uudoca","at":1760976448842},"class_name":"SmartSource","last_import":{"mtime":1697659840000,"size":904,"at":1760976448843,"hash":"uudoca"},"blocks":{"#---frontmatter---":[1,9],"#SRAM":[10,23],"#SRAM#{1}":[11,11],"#SRAM#Introduzione":[12,14],"#SRAM#Introduzione#{1}":[13,14],"#SRAM#Utilizzi":[15,19],"#SRAM#Utilizzi#{1}":[16,16],"#SRAM#Utilizzi#{2}":[17,17],"#SRAM#Utilizzi#{3}":[18,19],"#SRAM#Vantaggi e svantaggi":[20,22],"#SRAM#Vantaggi e svantaggi#{1}":[21,22],"#SRAM#Referenze":[23,23]},"outlinks":[{"title":"Lecture 18102023151217","target":"Lecture 18102023151217","line":8},{"title":"registri a 1 bit","target":"1-bit register","line":13},{"title":"DFF Latch","target":"DFF Latch","line":13},{"title":"Flip-Flop","target":"Flip-Flop","line":13},{"title":"memorie","target":"Memorie","line":13},{"title":"registri","target":"Registro","line":17},{"title":"cache","target":"Cache","line":18},{"title":"DRAM","target":"DRAM","line":21},{"title":"porte logiche","target":"Porte logiche","line":21},{"title":"transistors","target":"Transistor","line":21}],"metadata":{"tags":["#category/note","#status/finished","#topic/architettura-degli-elaboratori"],"date":"18-10-2023 22:06:41","links":["[[Lecture 18102023151217]]"]},"task_lines":[]},