{"vcs1":{"timestamp_begin":1765252531.121049024, "rt":0.88, "ut":0.21, "st":0.06}}
{"vcselab":{"timestamp_begin":1765252532.031522620, "rt":0.77, "ut":0.14, "st":0.03}}
{"link":{"timestamp_begin":1765252532.824937437, "rt":0.10, "ut":0.07, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765252530.919407042}
{"VCS_COMP_START_TIME": 1765252530.919407042}
{"VCS_COMP_END_TIME": 1765252535.765401113}
{"VCS_USER_OPTIONS": "-R -sverilog /home/patata0717/DICD/HW3_groupx/./sim/top_tb3.sv -debug_access+all -full64 +incdir+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+prog5 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog5 +define+CYCLE=0.4 +define+MAX=100000 +notimingcheck"}
{"vcs1": {"peak_mem": 304352}}
{"vcselab": {"peak_mem": 173852}}
