<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="systolic_fpga_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="axi_vip_pkg" />
            <top_module name="glbl" />
            <top_module name="std" />
            <top_module name="systolic_fpga_tb" />
            <top_module name="xil_common_vip_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3960067fs"></ZoomStartTime>
      <ZoomEndTime time="4115668fs"></ZoomEndTime>
      <Cursor1Time time="3990000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="270"></NameColumnWidth>
      <ValueColumnWidth column_width="131"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="17" />
   <wave_markers>
      <marker label="" time="3858000" />
      <marker label="" time="3694000" />
   </wave_markers>
   <wvobject type="logic" fp_name="/systolic_fpga_tb/ap_clk">
      <obj_property name="ElementShortName">ap_clk</obj_property>
      <obj_property name="ObjectShortName">ap_clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/systolic_fpga_tb/ap_rst_n">
      <obj_property name="ElementShortName">ap_rst_n</obj_property>
      <obj_property name="ObjectShortName">ap_rst_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/systolic_fpga_tb/initial_reset">
      <obj_property name="ElementShortName">initial_reset</obj_property>
      <obj_property name="ObjectShortName">initial_reset</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group135">
      <obj_property name="label">AXI M0 Instruction</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="group" fp_name="group188">
         <obj_property name="label">Write Intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_awvalid">
            <obj_property name="ElementShortName">m00_imem_axi_awvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_awvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_awready">
            <obj_property name="ElementShortName">m00_imem_axi_awready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_awready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_awaddr">
            <obj_property name="ElementShortName">m00_imem_axi_awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_awlen">
            <obj_property name="ElementShortName">m00_imem_axi_awlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_awlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_wvalid">
            <obj_property name="ElementShortName">m00_imem_axi_wvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_wvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_wready">
            <obj_property name="ElementShortName">m00_imem_axi_wready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_wready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_wdata">
            <obj_property name="ElementShortName">m00_imem_axi_wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_wstrb">
            <obj_property name="ElementShortName">m00_imem_axi_wstrb[63:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_wstrb[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_wlast">
            <obj_property name="ElementShortName">m00_imem_axi_wlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_wlast[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_bvalid">
            <obj_property name="ElementShortName">m00_imem_axi_bvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_bvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_bready">
            <obj_property name="ElementShortName">m00_imem_axi_bready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_bready[0:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group189">
         <obj_property name="label">Read Intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_araddr">
            <obj_property name="ElementShortName">m00_imem_axi_araddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_araddr[63:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_arvalid">
            <obj_property name="ElementShortName">m00_imem_axi_arvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_arvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_arready">
            <obj_property name="ElementShortName">m00_imem_axi_arready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_arready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_arlen">
            <obj_property name="ElementShortName">m00_imem_axi_arlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_arlen[7:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_rdata">
            <obj_property name="ElementShortName">m00_imem_axi_rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_rvalid">
            <obj_property name="ElementShortName">m00_imem_axi_rvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_rvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_rready">
            <obj_property name="ElementShortName">m00_imem_axi_rready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_rready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m00_imem_axi_rlast">
            <obj_property name="ElementShortName">m00_imem_axi_rlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m00_imem_axi_rlast[0:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group136">
      <obj_property name="label">AXI M1 Parameters</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="group" fp_name="group421">
         <obj_property name="label">write intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_awvalid">
            <obj_property name="ElementShortName">m01_parambuf_axi_awvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_awvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_awready">
            <obj_property name="ElementShortName">m01_parambuf_axi_awready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_awready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_awaddr">
            <obj_property name="ElementShortName">m01_parambuf_axi_awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_awlen">
            <obj_property name="ElementShortName">m01_parambuf_axi_awlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_awlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_wvalid">
            <obj_property name="ElementShortName">m01_parambuf_axi_wvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_wvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_wready">
            <obj_property name="ElementShortName">m01_parambuf_axi_wready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_wready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_wdata">
            <obj_property name="ElementShortName">m01_parambuf_axi_wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_wstrb">
            <obj_property name="ElementShortName">m01_parambuf_axi_wstrb[63:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_wstrb[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_wlast">
            <obj_property name="ElementShortName">m01_parambuf_axi_wlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_wlast[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_bvalid">
            <obj_property name="ElementShortName">m01_parambuf_axi_bvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_bvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_bready">
            <obj_property name="ElementShortName">m01_parambuf_axi_bready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_bready[0:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group422">
         <obj_property name="label">read intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_araddr">
            <obj_property name="ElementShortName">m01_parambuf_axi_araddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_araddr[63:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_arvalid">
            <obj_property name="ElementShortName">m01_parambuf_axi_arvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_arvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_arready">
            <obj_property name="ElementShortName">m01_parambuf_axi_arready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_arready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_arlen">
            <obj_property name="ElementShortName">m01_parambuf_axi_arlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_arlen[7:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_rvalid">
            <obj_property name="ElementShortName">m01_parambuf_axi_rvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_rvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_rready">
            <obj_property name="ElementShortName">m01_parambuf_axi_rready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_rready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_rdata">
            <obj_property name="ElementShortName">m01_parambuf_axi_rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m01_parambuf_axi_rlast">
            <obj_property name="ElementShortName">m01_parambuf_axi_rlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m01_parambuf_axi_rlast[0:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group137">
      <obj_property name="label">AXI M2 Inputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="group" fp_name="group423">
         <obj_property name="label">write intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_awvalid">
            <obj_property name="ElementShortName">m02_ibuf_axi_awvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_awvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_awready">
            <obj_property name="ElementShortName">m02_ibuf_axi_awready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_awready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_awaddr">
            <obj_property name="ElementShortName">m02_ibuf_axi_awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_awlen">
            <obj_property name="ElementShortName">m02_ibuf_axi_awlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_awlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_wvalid">
            <obj_property name="ElementShortName">m02_ibuf_axi_wvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_wvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_wready">
            <obj_property name="ElementShortName">m02_ibuf_axi_wready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_wready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_wdata">
            <obj_property name="ElementShortName">m02_ibuf_axi_wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_wstrb">
            <obj_property name="ElementShortName">m02_ibuf_axi_wstrb[63:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_wstrb[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_wlast">
            <obj_property name="ElementShortName">m02_ibuf_axi_wlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_wlast[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_bvalid">
            <obj_property name="ElementShortName">m02_ibuf_axi_bvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_bvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_bready">
            <obj_property name="ElementShortName">m02_ibuf_axi_bready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_bready[0:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group424">
         <obj_property name="label">read intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_arvalid">
            <obj_property name="ElementShortName">m02_ibuf_axi_arvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_arvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_arready">
            <obj_property name="ElementShortName">m02_ibuf_axi_arready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_arready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_araddr">
            <obj_property name="ElementShortName">m02_ibuf_axi_araddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_araddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_rvalid">
            <obj_property name="ElementShortName">m02_ibuf_axi_rvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_rvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_arlen">
            <obj_property name="ElementShortName">m02_ibuf_axi_arlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_arlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_rready">
            <obj_property name="ElementShortName">m02_ibuf_axi_rready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_rready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_rdata">
            <obj_property name="ElementShortName">m02_ibuf_axi_rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m02_ibuf_axi_rlast">
            <obj_property name="ElementShortName">m02_ibuf_axi_rlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m02_ibuf_axi_rlast[0:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group138">
      <obj_property name="label">AXI M4 Outputs</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="group" fp_name="group425">
         <obj_property name="label">write intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_awvalid">
            <obj_property name="ElementShortName">m03_obuf_axi_awvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_awvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_awready">
            <obj_property name="ElementShortName">m03_obuf_axi_awready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_awready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_awaddr">
            <obj_property name="ElementShortName">m03_obuf_axi_awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_awlen">
            <obj_property name="ElementShortName">m03_obuf_axi_awlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_awlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_wvalid">
            <obj_property name="ElementShortName">m03_obuf_axi_wvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_wvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_wready">
            <obj_property name="ElementShortName">m03_obuf_axi_wready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_wready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_wdata">
            <obj_property name="ElementShortName">m03_obuf_axi_wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_wstrb">
            <obj_property name="ElementShortName">m03_obuf_axi_wstrb[63:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_wstrb[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_wlast">
            <obj_property name="ElementShortName">m03_obuf_axi_wlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_wlast[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_bvalid">
            <obj_property name="ElementShortName">m03_obuf_axi_bvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_bvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_bready">
            <obj_property name="ElementShortName">m03_obuf_axi_bready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_bready[0:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group426">
         <obj_property name="label">read intf</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_arvalid">
            <obj_property name="ElementShortName">m03_obuf_axi_arvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_arvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_arready">
            <obj_property name="ElementShortName">m03_obuf_axi_arready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_arready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_araddr">
            <obj_property name="ElementShortName">m03_obuf_axi_araddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_araddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_arlen">
            <obj_property name="ElementShortName">m03_obuf_axi_arlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_arlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_rvalid">
            <obj_property name="ElementShortName">m03_obuf_axi_rvalid[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_rvalid[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_rready">
            <obj_property name="ElementShortName">m03_obuf_axi_rready[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_rready[0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_rdata">
            <obj_property name="ElementShortName">m03_obuf_axi_rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/m03_obuf_axi_rlast">
            <obj_property name="ElementShortName">m03_obuf_axi_rlast[0:0]</obj_property>
            <obj_property name="ObjectShortName">m03_obuf_axi_rlast[0:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group139">
      <obj_property name="label">AXI Slave</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_awvalid">
         <obj_property name="ElementShortName">s_axi_control_awvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_awvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_awready">
         <obj_property name="ElementShortName">s_axi_control_awready[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_awready[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_awaddr">
         <obj_property name="ElementShortName">s_axi_control_awaddr[11:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_awaddr[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_wvalid">
         <obj_property name="ElementShortName">s_axi_control_wvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_wvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_wready">
         <obj_property name="ElementShortName">s_axi_control_wready[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_wready[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_wdata">
         <obj_property name="ElementShortName">s_axi_control_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_wstrb">
         <obj_property name="ElementShortName">s_axi_control_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_araddr">
         <obj_property name="ElementShortName">s_axi_control_araddr[11:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_araddr[11:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_arvalid">
         <obj_property name="ElementShortName">s_axi_control_arvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_arvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_arready">
         <obj_property name="ElementShortName">s_axi_control_arready[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_arready[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_rvalid">
         <obj_property name="ElementShortName">s_axi_control_rvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_rvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_rready">
         <obj_property name="ElementShortName">s_axi_control_rready[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_rready[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_rdata">
         <obj_property name="ElementShortName">s_axi_control_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_rresp">
         <obj_property name="ElementShortName">s_axi_control_rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_bvalid">
         <obj_property name="ElementShortName">s_axi_control_bvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_bvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_bready">
         <obj_property name="ElementShortName">s_axi_control_bready[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_bready[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/s_axi_control_bresp">
         <obj_property name="ElementShortName">s_axi_control_bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">s_axi_control_bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/axis_tlast_received">
         <obj_property name="ElementShortName">axis_tlast_received[-1:0]</obj_property>
         <obj_property name="ObjectShortName">axis_tlast_received[-1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/slv_reg0_out">
         <obj_property name="ElementShortName">slv_reg0_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">slv_reg0_out[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/slv_reg1_out">
         <obj_property name="ElementShortName">slv_reg1_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">slv_reg1_out[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/slv_reg2_out">
         <obj_property name="ElementShortName">slv_reg2_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">slv_reg2_out[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/slv_reg3_out">
         <obj_property name="ElementShortName">slv_reg3_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">slv_reg3_out[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/axi00_imem_ptr0">
         <obj_property name="ElementShortName">axi00_imem_ptr0[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi00_imem_ptr0[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/axi01_parambuf_ptr0">
         <obj_property name="ElementShortName">axi01_parambuf_ptr0[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi01_parambuf_ptr0[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/axi02_ibuf_ptr0">
         <obj_property name="ElementShortName">axi02_ibuf_ptr0[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi02_ibuf_ptr0[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/axi03_obuf_ptr0">
         <obj_property name="ElementShortName">axi03_obuf_ptr0[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi03_obuf_ptr0[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/ap_start">
         <obj_property name="ElementShortName">ap_start</obj_property>
         <obj_property name="ObjectShortName">ap_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/ap_done">
         <obj_property name="ElementShortName">ap_done</obj_property>
         <obj_property name="ObjectShortName">ap_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/ap_ready">
         <obj_property name="ElementShortName">ap_ready</obj_property>
         <obj_property name="ObjectShortName">ap_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_control_s_axi/ap_idle">
         <obj_property name="ElementShortName">ap_idle</obj_property>
         <obj_property name="ObjectShortName">ap_idle</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/systolic_fpga_tb/interrupt">
      <obj_property name="ElementShortName">interrupt</obj_property>
      <obj_property name="ObjectShortName">interrupt</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group148">
      <obj_property name="label">State Machine</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state_d">
         <obj_property name="ElementShortName">genesys_state_d[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state_d[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state_q">
         <obj_property name="ElementShortName">genesys_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state_qq">
         <obj_property name="ElementShortName">genesys_state_qq[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state_qq[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state">
         <obj_property name="ElementShortName">genesys_state[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state">
         <obj_property name="ElementShortName">tm_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_d">
         <obj_property name="ElementShortName">tm_state_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_q">
         <obj_property name="ElementShortName">tm_state_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_qq">
         <obj_property name="ElementShortName">tm_state_qq[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_qq[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group190">
      <obj_property name="label">Instruction Mem_wrapper</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/clk">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/reset">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/start">
         <obj_property name="ElementShortName">start</obj_property>
         <obj_property name="ObjectShortName">start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_rd_req">
         <obj_property name="ElementShortName">imem_rd_req</obj_property>
         <obj_property name="ObjectShortName">imem_rd_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_rd_addr">
         <obj_property name="ElementShortName">imem_rd_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">imem_rd_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_rd_block_done">
         <obj_property name="ElementShortName">imem_rd_block_done</obj_property>
         <obj_property name="ObjectShortName">imem_rd_block_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_rd_data">
         <obj_property name="ElementShortName">imem_rd_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">imem_rd_data[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_rd_valid">
         <obj_property name="ElementShortName">imem_rd_valid</obj_property>
         <obj_property name="ObjectShortName">imem_rd_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_wr_start">
         <obj_property name="ElementShortName">imem_wr_start</obj_property>
         <obj_property name="ObjectShortName">imem_wr_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_wr_done">
         <obj_property name="ElementShortName">imem_wr_done</obj_property>
         <obj_property name="ObjectShortName">imem_wr_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_wr_data_valid">
         <obj_property name="ElementShortName">imem_wr_data_valid</obj_property>
         <obj_property name="ObjectShortName">imem_wr_data_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/slave_ld_addr">
         <obj_property name="ElementShortName">slave_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">slave_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/slave_ld_req_size">
         <obj_property name="ElementShortName">slave_ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">slave_ld_req_size[15:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/slave_ld_req_in">
         <obj_property name="ElementShortName">slave_ld_req_in</obj_property>
         <obj_property name="ObjectShortName">slave_ld_req_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/slave_ld_req_in_d">
         <obj_property name="ElementShortName">slave_ld_req_in_d</obj_property>
         <obj_property name="ObjectShortName">slave_ld_req_in_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/slave_ld_req">
         <obj_property name="ElementShortName">slave_ld_req</obj_property>
         <obj_property name="ObjectShortName">slave_ld_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/decoder_ld_addr">
         <obj_property name="ElementShortName">decoder_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">decoder_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/decoder_ld_req_size">
         <obj_property name="ElementShortName">decoder_ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">decoder_ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/decoder_ld_req_in">
         <obj_property name="ElementShortName">decoder_ld_req_in</obj_property>
         <obj_property name="ObjectShortName">decoder_ld_req_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/axi_rd_done">
         <obj_property name="ElementShortName">axi_rd_done</obj_property>
         <obj_property name="ObjectShortName">axi_rd_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/axi_rd_req">
         <obj_property name="ElementShortName">axi_rd_req</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/imem_wr_start">
         <obj_property name="ElementShortName">imem_wr_start</obj_property>
         <obj_property name="ObjectShortName">imem_wr_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/axi_rd_req_final">
         <obj_property name="ElementShortName">axi_rd_req_final</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req_final</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/imem_wr_data">
         <obj_property name="ElementShortName">imem_wr_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">imem_wr_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[0].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[1].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[2].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[3].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[4].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[5].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[6].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[7].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[8].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[9].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[10].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[11].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[12].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[13].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[14].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_memory/inst_memory/\genblk1.genblk1[15].instruction_memory /mem">
         <obj_property name="ElementShortName">mem[0:128][31:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0:128][31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group285">
      <obj_property name="label">Instr Decoder</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/clk">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/reset">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/bias_base_addr_4kAlign">
         <obj_property name="ElementShortName">bias_base_addr_4kAlign[63:0]</obj_property>
         <obj_property name="ObjectShortName">bias_base_addr_4kAlign[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/obuf_base_addr_4kAlign">
         <obj_property name="ElementShortName">obuf_base_addr_4kAlign[63:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_base_addr_4kAlign[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/wbuf_base_addr_4kAlign">
         <obj_property name="ElementShortName">wbuf_base_addr_4kAlign[63:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_base_addr_4kAlign[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/ibuf_base_addr_4kAlign">
         <obj_property name="ElementShortName">ibuf_base_addr_4kAlign[63:0]</obj_property>
         <obj_property name="ObjectShortName">ibuf_base_addr_4kAlign[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_base_addr_4kAlign">
         <obj_property name="ElementShortName">imem_base_addr_4kAlign[63:0]</obj_property>
         <obj_property name="ObjectShortName">imem_base_addr_4kAlign[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_base_addr">
         <obj_property name="ElementShortName">imem_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">imem_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/state_q">
         <obj_property name="ElementShortName">state_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">state_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/state_d">
         <obj_property name="ElementShortName">state_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">state_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/state">
         <obj_property name="ElementShortName">state[2:0]</obj_property>
         <obj_property name="ObjectShortName">state[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/op_code">
         <obj_property name="ElementShortName">op_code[3:0]</obj_property>
         <obj_property name="ObjectShortName">op_code[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/op_spec">
         <obj_property name="ElementShortName">op_spec[5:0]</obj_property>
         <obj_property name="ObjectShortName">op_spec[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/loop_id">
         <obj_property name="ElementShortName">loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/buf_id">
         <obj_property name="ElementShortName">buf_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">buf_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/inst_group_type">
         <obj_property name="ElementShortName">inst_group_type</obj_property>
         <obj_property name="ObjectShortName">inst_group_type</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/inst_group_s_e">
         <obj_property name="ElementShortName">inst_group_s_e</obj_property>
         <obj_property name="ObjectShortName">inst_group_s_e</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/inst_group_v">
         <obj_property name="ElementShortName">inst_group_v</obj_property>
         <obj_property name="ObjectShortName">inst_group_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/inst_valid">
         <obj_property name="ElementShortName">inst_valid</obj_property>
         <obj_property name="ObjectShortName">inst_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/simd_inst_group_start">
         <obj_property name="ElementShortName">simd_inst_group_start</obj_property>
         <obj_property name="ObjectShortName">simd_inst_group_start</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/immediate">
         <obj_property name="ElementShortName">immediate[15:0]</obj_property>
         <obj_property name="ObjectShortName">immediate[15:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_read_data">
         <obj_property name="ElementShortName">imem_read_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">imem_read_data[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_read_valid">
         <obj_property name="ElementShortName">imem_read_valid</obj_property>
         <obj_property name="ObjectShortName">imem_read_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_read_addr">
         <obj_property name="ElementShortName">imem_read_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">imem_read_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_read_req">
         <obj_property name="ElementShortName">imem_read_req</obj_property>
         <obj_property name="ObjectShortName">imem_read_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_base_addr_valid">
         <obj_property name="ElementShortName">imem_base_addr_valid</obj_property>
         <obj_property name="ObjectShortName">imem_base_addr_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/start">
         <obj_property name="ElementShortName">start</obj_property>
         <obj_property name="ObjectShortName">start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/done">
         <obj_property name="ElementShortName">done</obj_property>
         <obj_property name="ObjectShortName">done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/block_done">
         <obj_property name="ElementShortName">block_done</obj_property>
         <obj_property name="ObjectShortName">block_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/last_block">
         <obj_property name="ElementShortName">last_block</obj_property>
         <obj_property name="ObjectShortName">last_block</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/next_block_ready">
         <obj_property name="ElementShortName">next_block_ready</obj_property>
         <obj_property name="ObjectShortName">next_block_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_rd_block_done">
         <obj_property name="ElementShortName">imem_rd_block_done</obj_property>
         <obj_property name="ObjectShortName">imem_rd_block_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_iter_v">
         <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_iter">
         <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_iter_loop_id">
         <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_set_specific_loop_v">
         <obj_property name="ElementShortName">cfg_set_specific_loop_v</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_set_specific_loop_loop_id">
         <obj_property name="ElementShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_set_specific_loop_loop_param">
         <obj_property name="ElementShortName">cfg_set_specific_loop_loop_param</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_param</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_stride_v">
         <obj_property name="ElementShortName">cfg_loop_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_stride_type">
         <obj_property name="ElementShortName">cfg_loop_stride_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_stride">
         <obj_property name="ElementShortName">cfg_loop_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_stride_loop_id">
         <obj_property name="ElementShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_stride_id">
         <obj_property name="ElementShortName">cfg_loop_stride_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_mem_req_v">
         <obj_property name="ElementShortName">cfg_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_mem_req_size">
         <obj_property name="ElementShortName">cfg_mem_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_mem_req_type">
         <obj_property name="ElementShortName">cfg_mem_req_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_mem_req_loop_id">
         <obj_property name="ElementShortName">cfg_mem_req_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_mem_req_id">
         <obj_property name="ElementShortName">cfg_mem_req_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_ld_req_valid">
         <obj_property name="ElementShortName">imem_ld_req_valid</obj_property>
         <obj_property name="ObjectShortName">imem_ld_req_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/imem_ld_req_size">
         <obj_property name="ElementShortName">imem_ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">imem_ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/inst_group_id">
         <obj_property name="ElementShortName">inst_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/inst_group_last">
         <obj_property name="ElementShortName">inst_group_last</obj_property>
         <obj_property name="ObjectShortName">inst_group_last</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_simd_inst">
         <obj_property name="ElementShortName">cfg_simd_inst[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_simd_inst[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_simd_inst_v">
         <obj_property name="ElementShortName">cfg_simd_inst_v</obj_property>
         <obj_property name="ObjectShortName">cfg_simd_inst_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/done_wait_d">
         <obj_property name="ElementShortName">done_wait_d[6:0]</obj_property>
         <obj_property name="ObjectShortName">done_wait_d[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/done_wait_q">
         <obj_property name="ElementShortName">done_wait_q[6:0]</obj_property>
         <obj_property name="ObjectShortName">done_wait_q[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/loop_stride_hi">
         <obj_property name="ElementShortName">loop_stride_hi[15:0]</obj_property>
         <obj_property name="ObjectShortName">loop_stride_hi[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/loop_stride_low">
         <obj_property name="ElementShortName">loop_stride_low[15:0]</obj_property>
         <obj_property name="ObjectShortName">loop_stride_low[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/simd_inst_group_end">
         <obj_property name="ElementShortName">simd_inst_group_end</obj_property>
         <obj_property name="ObjectShortName">simd_inst_group_end</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/simd_num_instructions">
         <obj_property name="ElementShortName">simd_num_instructions[15:0]</obj_property>
         <obj_property name="ObjectShortName">simd_num_instructions[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/gen_addr_mem_access_type">
         <obj_property name="ElementShortName">gen_addr_mem_access_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">gen_addr_mem_access_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/loop_stride_segment">
         <obj_property name="ElementShortName">loop_stride_segment</obj_property>
         <obj_property name="ObjectShortName">loop_stride_segment</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/loop_stride_v">
         <obj_property name="ElementShortName">loop_stride_v</obj_property>
         <obj_property name="ObjectShortName">loop_stride_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_stride_v_d">
         <obj_property name="ElementShortName">cfg_loop_stride_v_d</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/cfg_loop_stride_v_q">
         <obj_property name="ElementShortName">cfg_loop_stride_v_q</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/_inst_valid">
         <obj_property name="ElementShortName">_inst_valid</obj_property>
         <obj_property name="ObjectShortName">_inst_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/block_end">
         <obj_property name="ElementShortName">block_end</obj_property>
         <obj_property name="ObjectShortName">block_end</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/simd_inst_counter_d">
         <obj_property name="ElementShortName">simd_inst_counter_d[15:0]</obj_property>
         <obj_property name="ObjectShortName">simd_inst_counter_d[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/simd_inst_counter_q">
         <obj_property name="ElementShortName">simd_inst_counter_q[15:0]</obj_property>
         <obj_property name="ObjectShortName">simd_inst_counter_q[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/addr_d">
         <obj_property name="ElementShortName">addr_d[9:0]</obj_property>
         <obj_property name="ObjectShortName">addr_d[9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/addr_q">
         <obj_property name="ElementShortName">addr_q[9:0]</obj_property>
         <obj_property name="ObjectShortName">addr_q[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/sa_group_end">
         <obj_property name="ElementShortName">sa_group_end</obj_property>
         <obj_property name="ObjectShortName">sa_group_end</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/base_addr_v">
         <obj_property name="ElementShortName">base_addr_v</obj_property>
         <obj_property name="ObjectShortName">base_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/base_addr_id">
         <obj_property name="ElementShortName">base_addr_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">base_addr_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/base_addr_part">
         <obj_property name="ElementShortName">base_addr_part</obj_property>
         <obj_property name="ObjectShortName">base_addr_part</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/base_addr">
         <obj_property name="ElementShortName">base_addr[15:0]</obj_property>
         <obj_property name="ObjectShortName">base_addr[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/base_addr_imem_v">
         <obj_property name="ElementShortName">base_addr_imem_v</obj_property>
         <obj_property name="ObjectShortName">base_addr_imem_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/base_addr_imem_part">
         <obj_property name="ElementShortName">base_addr_imem_part</obj_property>
         <obj_property name="ObjectShortName">base_addr_imem_part</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/base_addr_imem">
         <obj_property name="ElementShortName">base_addr_imem[15:0]</obj_property>
         <obj_property name="ObjectShortName">base_addr_imem[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/loop_ctrl_start">
         <obj_property name="ElementShortName">loop_ctrl_start</obj_property>
         <obj_property name="ObjectShortName">loop_ctrl_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/_last_block">
         <obj_property name="ElementShortName">_last_block</obj_property>
         <obj_property name="ObjectShortName">_last_block</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/last_block_d">
         <obj_property name="ElementShortName">last_block_d</obj_property>
         <obj_property name="ObjectShortName">last_block_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/last_block_q">
         <obj_property name="ElementShortName">last_block_q</obj_property>
         <obj_property name="ObjectShortName">last_block_q</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group455">
      <obj_property name="label">controller</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="group" fp_name="group645">
         <obj_property name="label">base_ctrl</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="group" fp_name="group698">
            <obj_property name="label">mws_bbuf_ld</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/iter_done">
               <obj_property name="ElementShortName">iter_done[64:0]</obj_property>
               <obj_property name="ObjectShortName">iter_done[64:0]</obj_property>
            </wvobject>
            <wvobject type="vbus" fp_name="vbus878">
               <obj_property name="label">iter_done[0]</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/iter_done[0]">
                  <obj_property name="ElementShortName">[0]</obj_property>
                  <obj_property name="ObjectShortName">[0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/start">
               <obj_property name="ElementShortName">start</obj_property>
               <obj_property name="ObjectShortName">start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/block_done">
               <obj_property name="ElementShortName">block_done</obj_property>
               <obj_property name="ObjectShortName">block_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/addr_gen_valid">
               <obj_property name="ElementShortName">addr_gen_valid</obj_property>
               <obj_property name="ObjectShortName">addr_gen_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/stall_d">
               <obj_property name="ElementShortName">stall_d</obj_property>
               <obj_property name="ObjectShortName">stall_d</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/addr_out_valid">
               <obj_property name="ElementShortName">addr_out_valid</obj_property>
               <obj_property name="ObjectShortName">addr_out_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/addr_out">
               <obj_property name="ElementShortName">addr_out[63:0]</obj_property>
               <obj_property name="ObjectShortName">addr_out[63:0]</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group811">
               <obj_property name="label">unused</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_loop_id">
                  <obj_property name="ElementShortName">cfg_loop_id[5:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_id[5:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_addr_stride_v">
                  <obj_property name="ElementShortName">cfg_addr_stride_v</obj_property>
                  <obj_property name="ObjectShortName">cfg_addr_stride_v</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_addr_stride">
                  <obj_property name="ElementShortName">cfg_addr_stride[31:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_addr_stride[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_loop_group_id">
                  <obj_property name="ElementShortName">cfg_loop_group_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_group_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_group_id">
                  <obj_property name="ElementShortName">loop_group_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">loop_group_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_address_d">
                  <obj_property name="ElementShortName">loop_address_d[0:63][63:0]</obj_property>
                  <obj_property name="ObjectShortName">loop_address_d[0:63][63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_address">
                  <obj_property name="ElementShortName">loop_address[0:63][63:0]</obj_property>
                  <obj_property name="ObjectShortName">loop_address[0:63][63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/base_addr">
                  <obj_property name="ElementShortName">base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/load_new_group">
                  <obj_property name="ElementShortName">load_new_group</obj_property>
                  <obj_property name="ObjectShortName">load_new_group</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/base_addr_v">
                  <obj_property name="ElementShortName">base_addr_v</obj_property>
                  <obj_property name="ObjectShortName">base_addr_v</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_done">
                  <obj_property name="ElementShortName">loop_done</obj_property>
                  <obj_property name="ObjectShortName">loop_done</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/stall">
                  <obj_property name="ElementShortName">stall</obj_property>
                  <obj_property name="ObjectShortName">stall</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_group_id_in">
                  <obj_property name="ElementShortName">loop_group_id_in[3:0]</obj_property>
                  <obj_property name="ObjectShortName">loop_group_id_in[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/group_loop_stride">
                  <obj_property name="ElementShortName">group_loop_stride[0:0][0:63][31:0]</obj_property>
                  <obj_property name="ObjectShortName">group_loop_stride[0:0][0:63][31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/group_curr_address">
                  <obj_property name="ElementShortName">group_curr_address[0:0][0:63][63:0]</obj_property>
                  <obj_property name="ObjectShortName">group_curr_address[0:0][0:63][63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/counter">
                  <obj_property name="ElementShortName">counter[0:0][5:0]</obj_property>
                  <obj_property name="ObjectShortName">counter[0:0][5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/prev_group_id">
                  <obj_property name="ElementShortName">prev_group_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">prev_group_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/done">
                  <obj_property name="ElementShortName">done</obj_property>
                  <obj_property name="ObjectShortName">done</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_loop_group_id_in">
                  <obj_property name="ElementShortName">cfg_loop_group_id_in[3:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_group_id_in[3:0]</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group746">
            <obj_property name="label">base_loop_ctrl</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/start">
               <obj_property name="ElementShortName">start</obj_property>
               <obj_property name="ObjectShortName">start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/done">
               <obj_property name="ElementShortName">done</obj_property>
               <obj_property name="ObjectShortName">done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/block_done">
               <obj_property name="ElementShortName">block_done</obj_property>
               <obj_property name="ObjectShortName">block_done</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/stall">
               <obj_property name="ElementShortName">stall</obj_property>
               <obj_property name="ObjectShortName">stall</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/counter">
               <obj_property name="ElementShortName">counter[0:0][5:0]</obj_property>
               <obj_property name="ObjectShortName">counter[0:0][5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/iters">
               <obj_property name="ElementShortName">iters[0:63][15:0]</obj_property>
               <obj_property name="ObjectShortName">iters[0:63][15:0]</obj_property>
            </wvobject>
            <wvobject type="vbus" fp_name="vbus945">
               <obj_property name="label">iter_done[0]</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/iter_done[0]">
                  <obj_property name="ElementShortName">[0]</obj_property>
                  <obj_property name="ObjectShortName">[0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/iter_done_d">
               <obj_property name="ElementShortName">iter_done_d</obj_property>
               <obj_property name="ObjectShortName">iter_done_d</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group812">
               <obj_property name="label">unused</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/cfg_loop_iter_v">
                  <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/cfg_loop_iter">
                  <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/cfg_loop_iter_loop_id">
                  <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/cfg_loop_group_id">
                  <obj_property name="ElementShortName">cfg_loop_group_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_group_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/loop_group_id">
                  <obj_property name="ElementShortName">loop_group_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">loop_group_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/current_iters">
                  <obj_property name="ElementShortName">current_iters[1023:0]</obj_property>
                  <obj_property name="ObjectShortName">current_iters[1023:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/loop_done">
                  <obj_property name="ElementShortName">loop_done</obj_property>
                  <obj_property name="ObjectShortName">loop_done</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/max_iter">
                  <obj_property name="ElementShortName">max_iter[0:63][15:0]</obj_property>
                  <obj_property name="ObjectShortName">max_iter[0:63][15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/group_loop_max_iter_valid">
                  <obj_property name="ElementShortName">group_loop_max_iter_valid[0:0][63:0]</obj_property>
                  <obj_property name="ObjectShortName">group_loop_max_iter_valid[0:0][63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/group_loop_max_iter">
                  <obj_property name="ElementShortName">group_loop_max_iter[0:0][0:63][15:0]</obj_property>
                  <obj_property name="ObjectShortName">group_loop_max_iter[0:0][0:63][15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/group_iters">
                  <obj_property name="ElementShortName">group_iters[0:0][0:63][15:0]</obj_property>
                  <obj_property name="ObjectShortName">group_iters[0:0][0:63][15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/iter_done">
                  <obj_property name="ElementShortName">iter_done[64:0]</obj_property>
                  <obj_property name="ObjectShortName">iter_done[64:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/prev_group_id">
                  <obj_property name="ElementShortName">prev_group_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">prev_group_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/load_new_group">
                  <obj_property name="ElementShortName">load_new_group</obj_property>
                  <obj_property name="ObjectShortName">load_new_group</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/cfg_loop_group_id_in">
                  <obj_property name="ElementShortName">cfg_loop_group_id_in[3:0]</obj_property>
                  <obj_property name="ObjectShortName">cfg_loop_group_id_in[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/loop_group_id_in">
                  <obj_property name="ElementShortName">loop_group_id_in[3:0]</obj_property>
                  <obj_property name="ObjectShortName">loop_group_id_in[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_base_addr">
                  <obj_property name="ElementShortName">obuf_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">obuf_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/stall">
                  <obj_property name="ElementShortName">stall</obj_property>
                  <obj_property name="ObjectShortName">stall</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/bias_base_addr">
                  <obj_property name="ElementShortName">bias_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">bias_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/obuf_base_addr">
                  <obj_property name="ElementShortName">obuf_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">obuf_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/wbuf_base_addr">
                  <obj_property name="ElementShortName">wbuf_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">wbuf_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/instruction_decoder/ibuf_base_addr">
                  <obj_property name="ElementShortName">ibuf_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">ibuf_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_ld_addr">
                  <obj_property name="ElementShortName">obuf_ld_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">obuf_ld_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_ld_addr_v">
                  <obj_property name="ElementShortName">obuf_ld_addr_v</obj_property>
                  <obj_property name="ObjectShortName">obuf_ld_addr_v</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_st_addr">
                  <obj_property name="ElementShortName">obuf_st_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">obuf_st_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_st_addr_v">
                  <obj_property name="ElementShortName">obuf_st_addr_v</obj_property>
                  <obj_property name="ObjectShortName">obuf_st_addr_v</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ibuf_base_addr">
                  <obj_property name="ElementShortName">ibuf_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">ibuf_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ibuf_ld_addr">
                  <obj_property name="ElementShortName">ibuf_ld_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">ibuf_ld_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ibuf_ld_addr_v">
                  <obj_property name="ElementShortName">ibuf_ld_addr_v</obj_property>
                  <obj_property name="ObjectShortName">ibuf_ld_addr_v</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/wbuf_base_addr">
                  <obj_property name="ElementShortName">wbuf_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">wbuf_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/wbuf_ld_addr">
                  <obj_property name="ElementShortName">wbuf_ld_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">wbuf_ld_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/wbuf_ld_addr_v">
                  <obj_property name="ElementShortName">wbuf_ld_addr_v</obj_property>
                  <obj_property name="ObjectShortName">wbuf_ld_addr_v</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr">
                  <obj_property name="ElementShortName">bbuf_base_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">bbuf_base_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_ld_addr">
                  <obj_property name="ElementShortName">bbuf_ld_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">bbuf_ld_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_ld_addr_v">
                  <obj_property name="ElementShortName">bbuf_ld_addr_v</obj_property>
                  <obj_property name="ObjectShortName">bbuf_ld_addr_v</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_addr">
                  <obj_property name="ElementShortName">bbuf_addr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">bbuf_addr[63:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_addr_v">
                  <obj_property name="ElementShortName">bbuf_addr_v</obj_property>
                  <obj_property name="ObjectShortName">bbuf_addr_v</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/start">
            <obj_property name="ElementShortName">start</obj_property>
            <obj_property name="ObjectShortName">start</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/done">
            <obj_property name="ElementShortName">done</obj_property>
            <obj_property name="ObjectShortName">done</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/block_done">
            <obj_property name="ElementShortName">block_done</obj_property>
            <obj_property name="ObjectShortName">block_done</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_curr_group_id">
            <obj_property name="ElementShortName">cfg_curr_group_id[3:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_curr_group_id[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/next_group_id">
            <obj_property name="ElementShortName">next_group_id[3:0]</obj_property>
            <obj_property name="ObjectShortName">next_group_id[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/group_first_iter">
            <obj_property name="ElementShortName">group_first_iter[15:0]</obj_property>
            <obj_property name="ObjectShortName">group_first_iter[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_iter_v">
            <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_iter">
            <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_iter_loop_id">
            <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_set_specific_loop_v">
            <obj_property name="ElementShortName">cfg_set_specific_loop_v</obj_property>
            <obj_property name="ObjectShortName">cfg_set_specific_loop_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_set_specific_loop_loop_id">
            <obj_property name="ElementShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_set_specific_loop_loop_param">
            <obj_property name="ElementShortName">cfg_set_specific_loop_loop_param</obj_property>
            <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_param</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_stride_v">
            <obj_property name="ElementShortName">cfg_loop_stride_v</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_stride_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_stride">
            <obj_property name="ElementShortName">cfg_loop_stride[31:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_stride[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_stride_loop_id">
            <obj_property name="ElementShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_stride_id">
            <obj_property name="ElementShortName">cfg_loop_stride_id[1:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_stride_id[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_loop_stride_type">
            <obj_property name="ElementShortName">cfg_loop_stride_type[1:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_loop_stride_type[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/inst_group_id">
            <obj_property name="ElementShortName">inst_group_id[3:0]</obj_property>
            <obj_property name="ObjectShortName">inst_group_id[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/inst_group_type">
            <obj_property name="ElementShortName">inst_group_type</obj_property>
            <obj_property name="ObjectShortName">inst_group_type</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/inst_group_s_e">
            <obj_property name="ElementShortName">inst_group_s_e</obj_property>
            <obj_property name="ObjectShortName">inst_group_s_e</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/inst_group_v">
            <obj_property name="ElementShortName">inst_group_v</obj_property>
            <obj_property name="ObjectShortName">inst_group_v</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/inst_group_last">
            <obj_property name="ElementShortName">inst_group_last</obj_property>
            <obj_property name="ObjectShortName">inst_group_last</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/first_ic_outer_loop_ld">
            <obj_property name="ElementShortName">first_ic_outer_loop_ld</obj_property>
            <obj_property name="ObjectShortName">first_ic_outer_loop_ld</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ddr_pe_sw">
            <obj_property name="ElementShortName">ddr_pe_sw</obj_property>
            <obj_property name="ObjectShortName">ddr_pe_sw</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_base_loop_iter_v">
            <obj_property name="ElementShortName">cfg_base_loop_iter_v</obj_property>
            <obj_property name="ObjectShortName">cfg_base_loop_iter_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_base_loop_iter">
            <obj_property name="ElementShortName">cfg_base_loop_iter[15:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_base_loop_iter[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_base_loop_id">
            <obj_property name="ElementShortName">cfg_base_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_base_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/iter_done">
            <obj_property name="ElementShortName">iter_done[64:0]</obj_property>
            <obj_property name="ObjectShortName">iter_done[64:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/_obuf_base_addr">
            <obj_property name="ElementShortName">_obuf_base_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">_obuf_base_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/_wbuf_base_addr">
            <obj_property name="ElementShortName">_wbuf_base_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">_wbuf_base_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/_ibuf_base_addr">
            <obj_property name="ElementShortName">_ibuf_base_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">_ibuf_base_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/_bbuf_base_addr">
            <obj_property name="ElementShortName">_bbuf_base_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">_bbuf_base_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group771">
            <obj_property name="label">bbuf_base_addr_memory module</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/read_req">
               <obj_property name="ElementShortName">read_req</obj_property>
               <obj_property name="ObjectShortName">read_req</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/read_addr">
               <obj_property name="ElementShortName">read_addr[3:0]</obj_property>
               <obj_property name="ObjectShortName">read_addr[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/read_data">
               <obj_property name="ElementShortName">read_data[63:0]</obj_property>
               <obj_property name="ObjectShortName">read_data[63:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/write_req">
               <obj_property name="ElementShortName">write_req</obj_property>
               <obj_property name="ObjectShortName">write_req</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/write_addr">
               <obj_property name="ElementShortName">write_addr[3:0]</obj_property>
               <obj_property name="ObjectShortName">write_addr[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/write_data">
               <obj_property name="ElementShortName">write_data[63:0]</obj_property>
               <obj_property name="ObjectShortName">write_data[63:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/mem">
               <obj_property name="ElementShortName">mem[0:16][63:0]</obj_property>
               <obj_property name="ObjectShortName">mem[0:16][63:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_memory/read_data_q">
               <obj_property name="ElementShortName">read_data_q[63:0]</obj_property>
               <obj_property name="ObjectShortName">read_data_q[63:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_base_addr_v">
            <obj_property name="ElementShortName">obuf_base_addr_v</obj_property>
            <obj_property name="ObjectShortName">obuf_base_addr_v</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/wbuf_base_addr_v">
            <obj_property name="ElementShortName">wbuf_base_addr_v</obj_property>
            <obj_property name="ObjectShortName">wbuf_base_addr_v</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ibuf_base_addr_v">
            <obj_property name="ElementShortName">ibuf_base_addr_v</obj_property>
            <obj_property name="ObjectShortName">ibuf_base_addr_v</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_base_addr_v">
            <obj_property name="ElementShortName">bbuf_base_addr_v</obj_property>
            <obj_property name="ObjectShortName">bbuf_base_addr_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/curr_base_loop_iters">
            <obj_property name="ElementShortName">curr_base_loop_iters[1023:0]</obj_property>
            <obj_property name="ObjectShortName">curr_base_loop_iters[1023:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_base_stride_v">
            <obj_property name="ElementShortName">cfg_base_stride_v</obj_property>
            <obj_property name="ObjectShortName">cfg_base_stride_v</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_obuf_stride_v">
            <obj_property name="ElementShortName">cfg_obuf_stride_v</obj_property>
            <obj_property name="ObjectShortName">cfg_obuf_stride_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_stride">
            <obj_property name="ElementShortName">obuf_stride[31:0]</obj_property>
            <obj_property name="ObjectShortName">obuf_stride[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_obuf_stride_loop_id">
            <obj_property name="ElementShortName">cfg_obuf_stride_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_obuf_stride_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_bbuf_stride_v">
            <obj_property name="ElementShortName">cfg_bbuf_stride_v</obj_property>
            <obj_property name="ObjectShortName">cfg_bbuf_stride_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/bbuf_stride">
            <obj_property name="ElementShortName">bbuf_stride[31:0]</obj_property>
            <obj_property name="ObjectShortName">bbuf_stride[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_bbuf_stride_loop_id">
            <obj_property name="ElementShortName">cfg_bbuf_stride_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_bbuf_stride_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_ibuf_stride_v">
            <obj_property name="ElementShortName">cfg_ibuf_stride_v</obj_property>
            <obj_property name="ObjectShortName">cfg_ibuf_stride_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ibuf_stride">
            <obj_property name="ElementShortName">ibuf_stride[31:0]</obj_property>
            <obj_property name="ObjectShortName">ibuf_stride[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_ibuf_stride_loop_id">
            <obj_property name="ElementShortName">cfg_ibuf_stride_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_ibuf_stride_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_wbuf_stride_v">
            <obj_property name="ElementShortName">cfg_wbuf_stride_v</obj_property>
            <obj_property name="ObjectShortName">cfg_wbuf_stride_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/wbuf_stride">
            <obj_property name="ElementShortName">wbuf_stride[31:0]</obj_property>
            <obj_property name="ObjectShortName">wbuf_stride[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_wbuf_stride_loop_id">
            <obj_property name="ElementShortName">cfg_wbuf_stride_loop_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">cfg_wbuf_stride_loop_id[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_ctrl/start_d">
            <obj_property name="ElementShortName">start_d</obj_property>
            <obj_property name="ObjectShortName">start_d</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_loop_stall">
            <obj_property name="ElementShortName">base_loop_stall</obj_property>
            <obj_property name="ObjectShortName">base_loop_stall</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_addr">
            <obj_property name="ElementShortName">obuf_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">obuf_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/obuf_addr_v">
            <obj_property name="ElementShortName">obuf_addr_v</obj_property>
            <obj_property name="ObjectShortName">obuf_addr_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/wbuf_addr">
            <obj_property name="ElementShortName">wbuf_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">wbuf_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/wbuf_addr_v">
            <obj_property name="ElementShortName">wbuf_addr_v</obj_property>
            <obj_property name="ObjectShortName">wbuf_addr_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ibuf_addr">
            <obj_property name="ElementShortName">ibuf_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">ibuf_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ibuf_addr_v">
            <obj_property name="ElementShortName">ibuf_addr_v</obj_property>
            <obj_property name="ObjectShortName">ibuf_addr_v</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_ic_outer_loop_wr_req">
            <obj_property name="ElementShortName">cfg_ic_outer_loop_wr_req</obj_property>
            <obj_property name="ObjectShortName">cfg_ic_outer_loop_wr_req</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/cfg_ic_outer_loop_rd_req">
            <obj_property name="ElementShortName">cfg_ic_outer_loop_rd_req</obj_property>
            <obj_property name="ObjectShortName">cfg_ic_outer_loop_rd_req</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/ic_outer_loop_level">
            <obj_property name="ElementShortName">ic_outer_loop_level[5:0]</obj_property>
            <obj_property name="ObjectShortName">ic_outer_loop_level[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/_first_ic_outer_loop_ld">
            <obj_property name="ElementShortName">_first_ic_outer_loop_ld[63:0]</obj_property>
            <obj_property name="ObjectShortName">_first_ic_outer_loop_ld[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/_ddr_pe_sw">
            <obj_property name="ElementShortName">_ddr_pe_sw[63:0]</obj_property>
            <obj_property name="ObjectShortName">_ddr_pe_sw[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_addr_mem_wr_req">
            <obj_property name="ElementShortName">base_addr_mem_wr_req</obj_property>
            <obj_property name="ObjectShortName">base_addr_mem_wr_req</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_addr_mem_rd_req">
            <obj_property name="ElementShortName">base_addr_mem_rd_req</obj_property>
            <obj_property name="ObjectShortName">base_addr_mem_rd_req</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/base_addr_v">
            <obj_property name="ElementShortName">base_addr_v</obj_property>
            <obj_property name="ObjectShortName">base_addr_v</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/_group_first_iter_v">
            <obj_property name="ElementShortName">_group_first_iter_v[63:0]</obj_property>
            <obj_property name="ObjectShortName">_group_first_iter_v[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/group_first_iter_v">
            <obj_property name="ElementShortName">group_first_iter_v</obj_property>
            <obj_property name="ObjectShortName">group_first_iter_v</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/start_q">
            <obj_property name="ElementShortName">start_q</obj_property>
            <obj_property name="ObjectShortName">start_q</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/base_addr">
         <obj_property name="ElementShortName">base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/iter_done">
         <obj_property name="ElementShortName">iter_done[64:0]</obj_property>
         <obj_property name="ObjectShortName">iter_done[64:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/start">
         <obj_property name="ElementShortName">start</obj_property>
         <obj_property name="ObjectShortName">start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/block_done">
         <obj_property name="ElementShortName">block_done</obj_property>
         <obj_property name="ObjectShortName">block_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/base_addr_v">
         <obj_property name="ElementShortName">base_addr_v</obj_property>
         <obj_property name="ObjectShortName">base_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/stall">
         <obj_property name="ElementShortName">stall</obj_property>
         <obj_property name="ObjectShortName">stall</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_loop_id">
         <obj_property name="ElementShortName">cfg_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_addr_stride_v">
         <obj_property name="ElementShortName">cfg_addr_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_addr_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_addr_stride">
         <obj_property name="ElementShortName">cfg_addr_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_addr_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_loop_group_id">
         <obj_property name="ElementShortName">cfg_loop_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_group_id">
         <obj_property name="ElementShortName">loop_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">loop_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/addr_out">
         <obj_property name="ElementShortName">addr_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">addr_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/addr_out_valid">
         <obj_property name="ElementShortName">addr_out_valid</obj_property>
         <obj_property name="ObjectShortName">addr_out_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_done">
         <obj_property name="ElementShortName">loop_done</obj_property>
         <obj_property name="ObjectShortName">loop_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/stall_d">
         <obj_property name="ElementShortName">stall_d</obj_property>
         <obj_property name="ObjectShortName">stall_d</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/group_loop_stride">
         <obj_property name="ElementShortName">group_loop_stride[0:0][0:63][31:0]</obj_property>
         <obj_property name="ObjectShortName">group_loop_stride[0:0][0:63][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/group_curr_address">
         <obj_property name="ElementShortName">group_curr_address[0:0][0:63][63:0]</obj_property>
         <obj_property name="ObjectShortName">group_curr_address[0:0][0:63][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_address">
         <obj_property name="ElementShortName">loop_address[0:63][63:0]</obj_property>
         <obj_property name="ObjectShortName">loop_address[0:63][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_address_d">
         <obj_property name="ElementShortName">loop_address_d[0:63][63:0]</obj_property>
         <obj_property name="ObjectShortName">loop_address_d[0:63][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/counter">
         <obj_property name="ElementShortName">counter[0:0][5:0]</obj_property>
         <obj_property name="ObjectShortName">counter[0:0][5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/addr_gen_valid">
         <obj_property name="ElementShortName">addr_gen_valid</obj_property>
         <obj_property name="ObjectShortName">addr_gen_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/prev_group_id">
         <obj_property name="ElementShortName">prev_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">prev_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/load_new_group">
         <obj_property name="ElementShortName">load_new_group</obj_property>
         <obj_property name="ObjectShortName">load_new_group</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/done">
         <obj_property name="ElementShortName">done</obj_property>
         <obj_property name="ObjectShortName">done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/cfg_loop_group_id_in">
         <obj_property name="ElementShortName">cfg_loop_group_id_in[3:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_group_id_in[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl/mws_bbuf_ld/loop_group_id_in">
         <obj_property name="ElementShortName">loop_group_id_in[3:0]</obj_property>
         <obj_property name="ObjectShortName">loop_group_id_in[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_ibuf_tag_addr_d">
         <obj_property name="ElementShortName">tm_ibuf_tag_addr_d[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_ibuf_tag_addr_d[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_ibuf_tag_addr_q">
         <obj_property name="ElementShortName">tm_ibuf_tag_addr_q[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_ibuf_tag_addr_q[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_obuf_tag_addr_d">
         <obj_property name="ElementShortName">tm_obuf_tag_addr_d[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_obuf_tag_addr_d[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_obuf_tag_addr_q">
         <obj_property name="ElementShortName">tm_obuf_tag_addr_q[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_obuf_tag_addr_q[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_wbuf_tag_addr_d">
         <obj_property name="ElementShortName">tm_wbuf_tag_addr_d[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_wbuf_tag_addr_d[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_wbuf_tag_addr_q">
         <obj_property name="ElementShortName">tm_wbuf_tag_addr_q[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_wbuf_tag_addr_q[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state">
         <obj_property name="ElementShortName">tm_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_d">
         <obj_property name="ElementShortName">tm_state_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_q">
         <obj_property name="ElementShortName">tm_state_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_qq">
         <obj_property name="ElementShortName">tm_state_qq[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_qq[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_ibuf_tag_reuse">
         <obj_property name="ElementShortName">tm_ibuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">tm_ibuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_obuf_tag_reuse">
         <obj_property name="ElementShortName">tm_obuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">tm_obuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_wbuf_tag_reuse">
         <obj_property name="ElementShortName">tm_wbuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">tm_wbuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_bbuf_tag_reuse">
         <obj_property name="ElementShortName">tm_bbuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">tm_bbuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_bias_tag_addr_d">
         <obj_property name="ElementShortName">tm_bias_tag_addr_d[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_bias_tag_addr_d[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_bias_tag_addr_q">
         <obj_property name="ElementShortName">tm_bias_tag_addr_q[63:0]</obj_property>
         <obj_property name="ObjectShortName">tm_bias_tag_addr_q[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_start">
         <obj_property name="ElementShortName">tm_start</obj_property>
         <obj_property name="ObjectShortName">tm_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_ctrl_tag_ready">
         <obj_property name="ElementShortName">base_ctrl_tag_ready</obj_property>
         <obj_property name="ObjectShortName">base_ctrl_tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_simd_group_v">
         <obj_property name="ElementShortName">_simd_group_v</obj_property>
         <obj_property name="ObjectShortName">_simd_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_sa_group_counter">
         <obj_property name="ElementShortName">_sa_group_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">_sa_group_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_group_first_iter_v">
         <obj_property name="ElementShortName">_group_first_iter_v</obj_property>
         <obj_property name="ObjectShortName">_group_first_iter_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_start_r">
         <obj_property name="ElementShortName">ap_start_r</obj_property>
         <obj_property name="ObjectShortName">ap_start_r</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_idle_r">
         <obj_property name="ElementShortName">ap_idle_r</obj_property>
         <obj_property name="ObjectShortName">ap_idle_r</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_start_pulse">
         <obj_property name="ElementShortName">ap_start_pulse</obj_property>
         <obj_property name="ObjectShortName">ap_start_pulse</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_done_i">
         <obj_property name="ElementShortName">ap_done_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">ap_done_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_done_r">
         <obj_property name="ElementShortName">ap_done_r[2:0]</obj_property>
         <obj_property name="ObjectShortName">ap_done_r[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_idle">
         <obj_property name="ElementShortName">ap_idle</obj_property>
         <obj_property name="ObjectShortName">ap_idle</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_ready">
         <obj_property name="ElementShortName">ap_ready</obj_property>
         <obj_property name="ObjectShortName">ap_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_start">
         <obj_property name="ElementShortName">ap_start</obj_property>
         <obj_property name="ObjectShortName">ap_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/done_block">
         <obj_property name="ElementShortName">done_block</obj_property>
         <obj_property name="ObjectShortName">done_block</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tag_flush">
         <obj_property name="ElementShortName">tag_flush</obj_property>
         <obj_property name="ObjectShortName">tag_flush</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tag_req">
         <obj_property name="ElementShortName">tag_req</obj_property>
         <obj_property name="ObjectShortName">tag_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ibuf_tag_reuse">
         <obj_property name="ElementShortName">ibuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">ibuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_tag_reuse">
         <obj_property name="ElementShortName">obuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">obuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/wbuf_tag_reuse">
         <obj_property name="ElementShortName">wbuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/bias_tag_reuse">
         <obj_property name="ElementShortName">bias_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">bias_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tag_ready">
         <obj_property name="ElementShortName">tag_ready</obj_property>
         <obj_property name="ObjectShortName">tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ibuf_tag_done">
         <obj_property name="ElementShortName">ibuf_tag_done</obj_property>
         <obj_property name="ObjectShortName">ibuf_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/wbuf_tag_done">
         <obj_property name="ElementShortName">wbuf_tag_done</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_tag_done">
         <obj_property name="ElementShortName">obuf_tag_done</obj_property>
         <obj_property name="ObjectShortName">obuf_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/bias_tag_done">
         <obj_property name="ElementShortName">bias_tag_done</obj_property>
         <obj_property name="ObjectShortName">bias_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/compute_done">
         <obj_property name="ElementShortName">compute_done</obj_property>
         <obj_property name="ObjectShortName">compute_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/wbuf_ld_addr_v">
         <obj_property name="ElementShortName">wbuf_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_ld_addr_v">
         <obj_property name="ElementShortName">obuf_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">obuf_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_st_addr_v">
         <obj_property name="ElementShortName">obuf_st_addr_v</obj_property>
         <obj_property name="ObjectShortName">obuf_st_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ibuf_ld_addr_v">
         <obj_property name="ElementShortName">ibuf_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">ibuf_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_curr_group_id">
         <obj_property name="ElementShortName">cfg_curr_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_curr_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/next_group_id">
         <obj_property name="ElementShortName">next_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">next_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ibuf_ld_addr">
         <obj_property name="ElementShortName">ibuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ibuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/wbuf_ld_addr">
         <obj_property name="ElementShortName">wbuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_ld_addr">
         <obj_property name="ElementShortName">obuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_st_addr">
         <obj_property name="ElementShortName">obuf_st_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_st_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tag_first_ic_outer_loop_ld">
         <obj_property name="ElementShortName">tag_first_ic_outer_loop_ld</obj_property>
         <obj_property name="ObjectShortName">tag_first_ic_outer_loop_ld</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tag_ddr_pe_sw">
         <obj_property name="ElementShortName">tag_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">tag_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/sa_compute_req">
         <obj_property name="ElementShortName">sa_compute_req</obj_property>
         <obj_property name="ObjectShortName">sa_compute_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ibuf_compute_ready">
         <obj_property name="ElementShortName">ibuf_compute_ready</obj_property>
         <obj_property name="ObjectShortName">ibuf_compute_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/wbuf_compute_ready">
         <obj_property name="ElementShortName">wbuf_compute_ready</obj_property>
         <obj_property name="ObjectShortName">wbuf_compute_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_compute_ready">
         <obj_property name="ElementShortName">obuf_compute_ready</obj_property>
         <obj_property name="ObjectShortName">obuf_compute_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/bbuf_compute_ready">
         <obj_property name="ElementShortName">bbuf_compute_ready</obj_property>
         <obj_property name="ObjectShortName">bbuf_compute_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_awvalid">
         <obj_property name="ElementShortName">pci_cl_ctrl_awvalid</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_awvalid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_awaddr">
         <obj_property name="ElementShortName">pci_cl_ctrl_awaddr[11:0]</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_awaddr[11:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_awready">
         <obj_property name="ElementShortName">pci_cl_ctrl_awready</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_awready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_wvalid">
         <obj_property name="ElementShortName">pci_cl_ctrl_wvalid</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_wvalid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_wdata">
         <obj_property name="ElementShortName">pci_cl_ctrl_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_wstrb">
         <obj_property name="ElementShortName">pci_cl_ctrl_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_wready">
         <obj_property name="ElementShortName">pci_cl_ctrl_wready</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_wready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_bvalid">
         <obj_property name="ElementShortName">pci_cl_ctrl_bvalid</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_bvalid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_bresp">
         <obj_property name="ElementShortName">pci_cl_ctrl_bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_bready">
         <obj_property name="ElementShortName">pci_cl_ctrl_bready</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_bready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_arvalid">
         <obj_property name="ElementShortName">pci_cl_ctrl_arvalid</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_arvalid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_araddr">
         <obj_property name="ElementShortName">pci_cl_ctrl_araddr[11:0]</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_araddr[11:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_arready">
         <obj_property name="ElementShortName">pci_cl_ctrl_arready</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_arready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_rvalid">
         <obj_property name="ElementShortName">pci_cl_ctrl_rvalid</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_rvalid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_rdata">
         <obj_property name="ElementShortName">pci_cl_ctrl_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_rresp">
         <obj_property name="ElementShortName">pci_cl_ctrl_rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/pci_cl_ctrl_rready">
         <obj_property name="ElementShortName">pci_cl_ctrl_rready</obj_property>
         <obj_property name="ObjectShortName">pci_cl_ctrl_rready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_awaddr">
         <obj_property name="ElementShortName">imem_awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">imem_awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_awlen">
         <obj_property name="ElementShortName">imem_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">imem_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_awsize">
         <obj_property name="ElementShortName">imem_awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">imem_awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_awburst">
         <obj_property name="ElementShortName">imem_awburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">imem_awburst[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_awvalid">
         <obj_property name="ElementShortName">imem_awvalid</obj_property>
         <obj_property name="ObjectShortName">imem_awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_awready">
         <obj_property name="ElementShortName">imem_awready</obj_property>
         <obj_property name="ObjectShortName">imem_awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_wdata">
         <obj_property name="ElementShortName">imem_wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">imem_wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_wstrb">
         <obj_property name="ElementShortName">imem_wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">imem_wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_wlast">
         <obj_property name="ElementShortName">imem_wlast</obj_property>
         <obj_property name="ObjectShortName">imem_wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_wvalid">
         <obj_property name="ElementShortName">imem_wvalid</obj_property>
         <obj_property name="ObjectShortName">imem_wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_wready">
         <obj_property name="ElementShortName">imem_wready</obj_property>
         <obj_property name="ObjectShortName">imem_wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_bresp">
         <obj_property name="ElementShortName">imem_bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">imem_bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_bvalid">
         <obj_property name="ElementShortName">imem_bvalid</obj_property>
         <obj_property name="ObjectShortName">imem_bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_bready">
         <obj_property name="ElementShortName">imem_bready</obj_property>
         <obj_property name="ObjectShortName">imem_bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_araddr">
         <obj_property name="ElementShortName">imem_araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">imem_araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_arlen">
         <obj_property name="ElementShortName">imem_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">imem_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_arsize">
         <obj_property name="ElementShortName">imem_arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">imem_arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_arburst">
         <obj_property name="ElementShortName">imem_arburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">imem_arburst[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_arvalid">
         <obj_property name="ElementShortName">imem_arvalid</obj_property>
         <obj_property name="ObjectShortName">imem_arvalid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_arid">
         <obj_property name="ElementShortName">imem_arid[0:0]</obj_property>
         <obj_property name="ObjectShortName">imem_arid[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_arready">
         <obj_property name="ElementShortName">imem_arready</obj_property>
         <obj_property name="ObjectShortName">imem_arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_rdata">
         <obj_property name="ElementShortName">imem_rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">imem_rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_rresp">
         <obj_property name="ElementShortName">imem_rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">imem_rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_rlast">
         <obj_property name="ElementShortName">imem_rlast</obj_property>
         <obj_property name="ObjectShortName">imem_rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_rvalid">
         <obj_property name="ElementShortName">imem_rvalid</obj_property>
         <obj_property name="ObjectShortName">imem_rvalid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_rid">
         <obj_property name="ElementShortName">imem_rid[0:0]</obj_property>
         <obj_property name="ObjectShortName">imem_rid[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_rready">
         <obj_property name="ElementShortName">imem_rready</obj_property>
         <obj_property name="ObjectShortName">imem_rready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_iter">
         <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_iter_loop_id">
         <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_iter_v">
         <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_set_specific_loop_v">
         <obj_property name="ElementShortName">cfg_set_specific_loop_v</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_set_specific_loop_loop_id">
         <obj_property name="ElementShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_set_specific_loop_loop_param">
         <obj_property name="ElementShortName">cfg_set_specific_loop_loop_param</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_param</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_stride">
         <obj_property name="ElementShortName">cfg_loop_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_stride_v">
         <obj_property name="ElementShortName">cfg_loop_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_stride_id">
         <obj_property name="ElementShortName">cfg_loop_stride_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_stride_type">
         <obj_property name="ElementShortName">cfg_loop_stride_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_loop_stride_loop_id">
         <obj_property name="ElementShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_mem_req_size">
         <obj_property name="ElementShortName">cfg_mem_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_mem_req_v">
         <obj_property name="ElementShortName">cfg_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_mem_req_type">
         <obj_property name="ElementShortName">cfg_mem_req_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_mem_req_id">
         <obj_property name="ElementShortName">cfg_mem_req_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_mem_req_loop_id">
         <obj_property name="ElementShortName">cfg_mem_req_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_group_id">
         <obj_property name="ElementShortName">inst_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_group_last">
         <obj_property name="ElementShortName">inst_group_last</obj_property>
         <obj_property name="ObjectShortName">inst_group_last</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_simd_inst">
         <obj_property name="ElementShortName">cfg_simd_inst[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_simd_inst[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/cfg_simd_inst_v">
         <obj_property name="ElementShortName">cfg_simd_inst_v</obj_property>
         <obj_property name="ObjectShortName">cfg_simd_inst_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/simd_group_done">
         <obj_property name="ElementShortName">simd_group_done</obj_property>
         <obj_property name="ObjectShortName">simd_group_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/simd_group_done_id">
         <obj_property name="ElementShortName">simd_group_done_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">simd_group_done_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/simd_tiles_done">
         <obj_property name="ElementShortName">simd_tiles_done</obj_property>
         <obj_property name="ObjectShortName">simd_tiles_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ctrl_simd_start">
         <obj_property name="ElementShortName">ctrl_simd_start</obj_property>
         <obj_property name="ObjectShortName">ctrl_simd_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/fused_sa_simd">
         <obj_property name="ElementShortName">fused_sa_simd</obj_property>
         <obj_property name="ObjectShortName">fused_sa_simd</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/simd_ready">
         <obj_property name="ElementShortName">simd_ready</obj_property>
         <obj_property name="ObjectShortName">simd_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/interrupt">
         <obj_property name="ElementShortName">interrupt</obj_property>
         <obj_property name="ObjectShortName">interrupt</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state_d">
         <obj_property name="ElementShortName">genesys_state_d[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state_d[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state_q">
         <obj_property name="ElementShortName">genesys_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state_qq">
         <obj_property name="ElementShortName">genesys_state_qq[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state_qq[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_state">
         <obj_property name="ElementShortName">genesys_state[3:0]</obj_property>
         <obj_property name="ObjectShortName">genesys_state[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state">
         <obj_property name="ElementShortName">tm_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_d">
         <obj_property name="ElementShortName">tm_state_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_q">
         <obj_property name="ElementShortName">tm_state_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/tm_state_qq">
         <obj_property name="ElementShortName">tm_state_qq[2:0]</obj_property>
         <obj_property name="ObjectShortName">tm_state_qq[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_base_loop_ctrl_start">
         <obj_property name="ElementShortName">_base_loop_ctrl_start</obj_property>
         <obj_property name="ObjectShortName">_base_loop_ctrl_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_sa_group_v">
         <obj_property name="ElementShortName">_sa_group_v</obj_property>
         <obj_property name="ObjectShortName">_sa_group_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/sa_group_v">
         <obj_property name="ElementShortName">sa_group_v</obj_property>
         <obj_property name="ObjectShortName">sa_group_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_group_type">
         <obj_property name="ElementShortName">inst_group_type</obj_property>
         <obj_property name="ObjectShortName">inst_group_type</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_group_s_e">
         <obj_property name="ElementShortName">inst_group_s_e</obj_property>
         <obj_property name="ObjectShortName">inst_group_s_e</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/inst_group_v">
         <obj_property name="ElementShortName">inst_group_v</obj_property>
         <obj_property name="ObjectShortName">inst_group_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/simd_group_v">
         <obj_property name="ElementShortName">simd_group_v</obj_property>
         <obj_property name="ObjectShortName">simd_group_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/sa_simd_group_v">
         <obj_property name="ElementShortName">sa_simd_group_v</obj_property>
         <obj_property name="ObjectShortName">sa_simd_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/sa_group_id">
         <obj_property name="ElementShortName">sa_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">sa_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/simd_group_id">
         <obj_property name="ElementShortName">simd_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">simd_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/chip_start">
         <obj_property name="ElementShortName">chip_start</obj_property>
         <obj_property name="ObjectShortName">chip_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/genesys_done">
         <obj_property name="ElementShortName">genesys_done</obj_property>
         <obj_property name="ObjectShortName">genesys_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_read_data">
         <obj_property name="ElementShortName">imem_read_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">imem_read_data[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_read_valid">
         <obj_property name="ElementShortName">imem_read_valid</obj_property>
         <obj_property name="ObjectShortName">imem_read_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_read_addr">
         <obj_property name="ElementShortName">imem_read_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">imem_read_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_read_req">
         <obj_property name="ElementShortName">imem_read_req</obj_property>
         <obj_property name="ObjectShortName">imem_read_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_base_addr_valid">
         <obj_property name="ElementShortName">imem_base_addr_valid</obj_property>
         <obj_property name="ObjectShortName">imem_base_addr_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/decoder_start">
         <obj_property name="ElementShortName">decoder_start</obj_property>
         <obj_property name="ObjectShortName">decoder_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/decoder_done">
         <obj_property name="ElementShortName">decoder_done</obj_property>
         <obj_property name="ObjectShortName">decoder_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_loop_ctrl_start">
         <obj_property name="ElementShortName">base_loop_ctrl_start</obj_property>
         <obj_property name="ObjectShortName">base_loop_ctrl_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_loop_ctrl_done">
         <obj_property name="ElementShortName">base_loop_ctrl_done</obj_property>
         <obj_property name="ObjectShortName">base_loop_ctrl_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/base_loop_ctrl_stall">
         <obj_property name="ElementShortName">base_loop_ctrl_stall</obj_property>
         <obj_property name="ObjectShortName">base_loop_ctrl_stall</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/block_done">
         <obj_property name="ElementShortName">block_done</obj_property>
         <obj_property name="ObjectShortName">block_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/last_block">
         <obj_property name="ElementShortName">last_block</obj_property>
         <obj_property name="ObjectShortName">last_block</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_block_ready">
         <obj_property name="ElementShortName">imem_block_ready</obj_property>
         <obj_property name="ObjectShortName">imem_block_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_rd_block_done">
         <obj_property name="ElementShortName">imem_rd_block_done</obj_property>
         <obj_property name="ObjectShortName">imem_rd_block_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_cfg_set_specific_loop_v">
         <obj_property name="ElementShortName">_cfg_set_specific_loop_v</obj_property>
         <obj_property name="ObjectShortName">_cfg_set_specific_loop_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_cfg_set_specific_loop_loop_id">
         <obj_property name="ElementShortName">_cfg_set_specific_loop_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">_cfg_set_specific_loop_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_cfg_set_specific_loop_loop_param">
         <obj_property name="ElementShortName">_cfg_set_specific_loop_loop_param</obj_property>
         <obj_property name="ObjectShortName">_cfg_set_specific_loop_loop_param</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_ld_req_valid">
         <obj_property name="ElementShortName">imem_ld_req_valid</obj_property>
         <obj_property name="ObjectShortName">imem_ld_req_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_ld_req_size">
         <obj_property name="ElementShortName">imem_ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">imem_ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ibuf_base_addr">
         <obj_property name="ElementShortName">ibuf_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ibuf_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/wbuf_base_addr">
         <obj_property name="ElementShortName">wbuf_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/obuf_base_addr">
         <obj_property name="ElementShortName">obuf_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/bbuf_base_addr">
         <obj_property name="ElementShortName">bbuf_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_base_addr">
         <obj_property name="ElementShortName">imem_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">imem_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_slave_ld_addr">
         <obj_property name="ElementShortName">imem_slave_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">imem_slave_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_slave_ld_req_size">
         <obj_property name="ElementShortName">imem_slave_ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">imem_slave_ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_slave_ld_req_in">
         <obj_property name="ElementShortName">imem_slave_ld_req_in</obj_property>
         <obj_property name="ObjectShortName">imem_slave_ld_req_in</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/imem_start">
         <obj_property name="ElementShortName">imem_start</obj_property>
         <obj_property name="ObjectShortName">imem_start</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_cfg_curr_group_id">
         <obj_property name="ElementShortName">_cfg_curr_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">_cfg_curr_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/_next_group_id">
         <obj_property name="ElementShortName">_next_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">_next_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/group_first_iter">
         <obj_property name="ElementShortName">group_first_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">group_first_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/resetn">
         <obj_property name="ElementShortName">resetn</obj_property>
         <obj_property name="ObjectShortName">resetn</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/ap_done">
         <obj_property name="ElementShortName">ap_done</obj_property>
         <obj_property name="ObjectShortName">ap_done</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group429">
      <obj_property name="label">parameter_buffer</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/tag_req">
         <obj_property name="ElementShortName">tag_req</obj_property>
         <obj_property name="ObjectShortName">tag_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag_reuse">
         <obj_property name="ElementShortName">wbuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag_reuse">
         <obj_property name="ElementShortName">bbuf_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/tag_bias_prev_sw">
         <obj_property name="ElementShortName">tag_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">tag_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/tag_ddr_pe_sw">
         <obj_property name="ElementShortName">tag_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">tag_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/parambuf_tag_ready">
         <obj_property name="ElementShortName">parambuf_tag_ready</obj_property>
         <obj_property name="ObjectShortName">parambuf_tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/parambuf_tag_done">
         <obj_property name="ElementShortName">parambuf_tag_done</obj_property>
         <obj_property name="ObjectShortName">parambuf_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/compute_done">
         <obj_property name="ElementShortName">compute_done</obj_property>
         <obj_property name="ObjectShortName">compute_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/block_done">
         <obj_property name="ElementShortName">block_done</obj_property>
         <obj_property name="ObjectShortName">block_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/tag_base_wbuf_ld_addr">
         <obj_property name="ElementShortName">tag_base_wbuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_base_wbuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/tag_base_bbuf_ld_addr">
         <obj_property name="ElementShortName">tag_base_bbuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_base_bbuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_base_addr_v">
         <obj_property name="ElementShortName">wbuf_base_addr_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_base_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_base_addr_v">
         <obj_property name="ElementShortName">bbuf_base_addr_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_base_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/parambuf_compute_ready">
         <obj_property name="ElementShortName">parambuf_compute_ready</obj_property>
         <obj_property name="ObjectShortName">parambuf_compute_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/parambuf_next_group_ld_id">
         <obj_property name="ElementShortName">parambuf_next_group_ld_id</obj_property>
         <obj_property name="ObjectShortName">parambuf_next_group_ld_id</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_compute_bias_prev_sw">
         <obj_property name="ElementShortName">wbuf_compute_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">wbuf_compute_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_compute_bias_prev_sw">
         <obj_property name="ElementShortName">bbuf_compute_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">bbuf_compute_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_stride_v">
         <obj_property name="ElementShortName">cfg_loop_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_stride_type">
         <obj_property name="ElementShortName">cfg_loop_stride_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_stride">
         <obj_property name="ElementShortName">cfg_loop_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_stride_loop_id">
         <obj_property name="ElementShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_stride_id">
         <obj_property name="ElementShortName">cfg_loop_stride_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_stride_segment">
         <obj_property name="ElementShortName">cfg_loop_stride_segment</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_segment</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_iter_v">
         <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_iter">
         <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_iter_loop_id">
         <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_loop_iter_level">
         <obj_property name="ElementShortName">cfg_loop_iter_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_mem_req_v">
         <obj_property name="ElementShortName">cfg_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_mem_req_id">
         <obj_property name="ElementShortName">cfg_mem_req_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_mem_req_size">
         <obj_property name="ElementShortName">cfg_mem_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_mem_req_loop_id">
         <obj_property name="ElementShortName">cfg_mem_req_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/cfg_mem_req_type">
         <obj_property name="ElementShortName">cfg_mem_req_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/inst_group_id">
         <obj_property name="ElementShortName">inst_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/inst_group_type">
         <obj_property name="ElementShortName">inst_group_type</obj_property>
         <obj_property name="ObjectShortName">inst_group_type</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/inst_group_s_e">
         <obj_property name="ElementShortName">inst_group_s_e</obj_property>
         <obj_property name="ObjectShortName">inst_group_s_e</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/inst_group_v">
         <obj_property name="ElementShortName">inst_group_v</obj_property>
         <obj_property name="ObjectShortName">inst_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/inst_group_sa_loop_id">
         <obj_property name="ElementShortName">inst_group_sa_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_sa_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/inst_group_last">
         <obj_property name="ElementShortName">inst_group_last</obj_property>
         <obj_property name="ObjectShortName">inst_group_last</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_read_req">
         <obj_property name="ElementShortName">wbuf_read_req</obj_property>
         <obj_property name="ObjectShortName">wbuf_read_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_read_addr">
         <obj_property name="ElementShortName">wbuf_read_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_read_addr[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_read_req_out">
         <obj_property name="ElementShortName">wbuf_read_req_out</obj_property>
         <obj_property name="ObjectShortName">wbuf_read_req_out</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_read_addr_out">
         <obj_property name="ElementShortName">wbuf_read_addr_out[8:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_read_addr_out[8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_write_req_out">
         <obj_property name="ElementShortName">wbuf_write_req_out[447:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_write_req_out[447:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_write_addr_out">
         <obj_property name="ElementShortName">wbuf_write_addr_out[575:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_write_addr_out[575:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_write_data_out">
         <obj_property name="ElementShortName">wbuf_write_data_out[511:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_write_data_out[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_read_req">
         <obj_property name="ElementShortName">bbuf_read_req</obj_property>
         <obj_property name="ObjectShortName">bbuf_read_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_read_addr">
         <obj_property name="ElementShortName">bbuf_read_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_read_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_read_req_out">
         <obj_property name="ElementShortName">bbuf_read_req_out</obj_property>
         <obj_property name="ObjectShortName">bbuf_read_req_out</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_read_addr_out">
         <obj_property name="ElementShortName">bbuf_read_addr_out[10:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_read_addr_out[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_write_req_out">
         <obj_property name="ElementShortName">bbuf_write_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_write_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_write_addr_out">
         <obj_property name="ElementShortName">bbuf_write_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_write_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_write_data_out">
         <obj_property name="ElementShortName">bbuf_write_data_out[2047:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_write_data_out[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_awaddr">
         <obj_property name="ElementShortName">mws_awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_awlen">
         <obj_property name="ElementShortName">mws_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">mws_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_awvalid">
         <obj_property name="ElementShortName">mws_awvalid</obj_property>
         <obj_property name="ObjectShortName">mws_awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_awready">
         <obj_property name="ElementShortName">mws_awready</obj_property>
         <obj_property name="ObjectShortName">mws_awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_wdata">
         <obj_property name="ElementShortName">mws_wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">mws_wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_wstrb">
         <obj_property name="ElementShortName">mws_wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_wlast">
         <obj_property name="ElementShortName">mws_wlast</obj_property>
         <obj_property name="ObjectShortName">mws_wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_wvalid">
         <obj_property name="ElementShortName">mws_wvalid</obj_property>
         <obj_property name="ObjectShortName">mws_wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_wready">
         <obj_property name="ElementShortName">mws_wready</obj_property>
         <obj_property name="ObjectShortName">mws_wready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_bvalid">
         <obj_property name="ElementShortName">mws_bvalid</obj_property>
         <obj_property name="ObjectShortName">mws_bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_bready">
         <obj_property name="ElementShortName">mws_bready</obj_property>
         <obj_property name="ObjectShortName">mws_bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_araddr">
         <obj_property name="ElementShortName">mws_araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_arlen">
         <obj_property name="ElementShortName">mws_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">mws_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_arvalid">
         <obj_property name="ElementShortName">mws_arvalid</obj_property>
         <obj_property name="ObjectShortName">mws_arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_arready">
         <obj_property name="ElementShortName">mws_arready</obj_property>
         <obj_property name="ObjectShortName">mws_arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_rdata">
         <obj_property name="ElementShortName">mws_rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">mws_rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_rlast">
         <obj_property name="ElementShortName">mws_rlast</obj_property>
         <obj_property name="ObjectShortName">mws_rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_rvalid">
         <obj_property name="ElementShortName">mws_rvalid</obj_property>
         <obj_property name="ObjectShortName">mws_rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mws_rready">
         <obj_property name="ElementShortName">mws_rready</obj_property>
         <obj_property name="ObjectShortName">mws_rready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_compute_tag_done">
         <obj_property name="ElementShortName">wbuf_compute_tag_done</obj_property>
         <obj_property name="ObjectShortName">wbuf_compute_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_compute_tag_reuse">
         <obj_property name="ElementShortName">wbuf_compute_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">wbuf_compute_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_compute_tag_ready">
         <obj_property name="ElementShortName">wbuf_compute_tag_ready</obj_property>
         <obj_property name="ObjectShortName">wbuf_compute_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_compute_tag">
         <obj_property name="ElementShortName">wbuf_compute_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_compute_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_compute_tag_delayed">
         <obj_property name="ElementShortName">wbuf_compute_tag_delayed[0:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_compute_tag_delayed[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_tag_ready">
         <obj_property name="ElementShortName">wbuf_ldmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_tag">
         <obj_property name="ElementShortName">wbuf_ldmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_stmem_tag_done">
         <obj_property name="ElementShortName">wbuf_stmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">wbuf_stmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_stmem_tag_ready">
         <obj_property name="ElementShortName">wbuf_stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">wbuf_stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_wbuf_stmem_tag">
         <obj_property name="ElementShortName">wbuf_wbuf_stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_wbuf_stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_stmem_ddr_pe_sw">
         <obj_property name="ElementShortName">wbuf_stmem_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">wbuf_stmem_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_compute_tag_done">
         <obj_property name="ElementShortName">bbuf_compute_tag_done</obj_property>
         <obj_property name="ObjectShortName">bbuf_compute_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_compute_tag_reuse">
         <obj_property name="ElementShortName">bbuf_compute_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">bbuf_compute_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_compute_tag_ready">
         <obj_property name="ElementShortName">bbuf_compute_tag_ready</obj_property>
         <obj_property name="ObjectShortName">bbuf_compute_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_compute_tag">
         <obj_property name="ElementShortName">bbuf_compute_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_compute_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_compute_tag_delayed">
         <obj_property name="ElementShortName">bbuf_compute_tag_delayed[0:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_compute_tag_delayed[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_tag_done">
         <obj_property name="ElementShortName">bbuf_ldmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_tag_ready">
         <obj_property name="ElementShortName">bbuf_ldmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_tag">
         <obj_property name="ElementShortName">bbuf_ldmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_stmem_tag_done">
         <obj_property name="ElementShortName">bbuf_stmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">bbuf_stmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_stmem_tag_ready">
         <obj_property name="ElementShortName">bbuf_stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">bbuf_stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_stmem_tag">
         <obj_property name="ElementShortName">bbuf_stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_stmem_ddr_pe_sw">
         <obj_property name="ElementShortName">bbuf_stmem_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">bbuf_stmem_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag_ready">
         <obj_property name="ElementShortName">wbuf_tag_ready</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag_ready">
         <obj_property name="ElementShortName">bbuf_tag_ready</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_state_d">
         <obj_property name="ElementShortName">wbuf_ldmem_state_d[3:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_state_d[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_state_q">
         <obj_property name="ElementShortName">wbuf_ldmem_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_state_qq">
         <obj_property name="ElementShortName">wbuf_ldmem_state_qq[3:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_state_qq[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_stmem_state_d">
         <obj_property name="ElementShortName">wbuf_stmem_state_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_stmem_state_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_stmem_state_q">
         <obj_property name="ElementShortName">wbuf_stmem_state_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_stmem_state_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_state_d">
         <obj_property name="ElementShortName">bbuf_ldmem_state_d[3:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_state_d[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_state_q">
         <obj_property name="ElementShortName">bbuf_ldmem_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_state_qq">
         <obj_property name="ElementShortName">bbuf_ldmem_state_qq[3:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_state_qq[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_stmem_state_d">
         <obj_property name="ElementShortName">bbuf_stmem_state_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_stmem_state_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_stmem_state_q">
         <obj_property name="ElementShortName">bbuf_stmem_state_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_stmem_state_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_mem_req_v">
         <obj_property name="ElementShortName">wbuf_ld_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_st_mem_req_v">
         <obj_property name="ElementShortName">wbuf_st_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_st_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_mem_req_v">
         <obj_property name="ElementShortName">bbuf_ld_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_st_mem_req_v">
         <obj_property name="ElementShortName">bbuf_st_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_st_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag">
         <obj_property name="ElementShortName">wbuf_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag">
         <obj_property name="ElementShortName">bbuf_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_iter_v_q">
         <obj_property name="ElementShortName">ld_iter_v_q</obj_property>
         <obj_property name="ObjectShortName">ld_iter_v_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/iter_q">
         <obj_property name="ElementShortName">iter_q[15:0]</obj_property>
         <obj_property name="ObjectShortName">iter_q[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/loop_id_q">
         <obj_property name="ElementShortName">loop_id_q[5:0]</obj_property>
         <obj_property name="ObjectShortName">loop_id_q[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/loop_level_q">
         <obj_property name="ElementShortName">loop_level_q[5:0]</obj_property>
         <obj_property name="ObjectShortName">loop_level_q[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_cfg_mws_ld_loop_id">
         <obj_property name="ElementShortName">wbuf_cfg_mws_ld_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_cfg_mws_ld_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_cfg_mws_ld_loop_id">
         <obj_property name="ElementShortName">bbuf_cfg_mws_ld_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_cfg_mws_ld_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_loop_iter_loop_id">
         <obj_property name="ElementShortName">wbuf_mws_ld_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_loop_iter">
         <obj_property name="ElementShortName">wbuf_mws_ld_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_loop_iter_v">
         <obj_property name="ElementShortName">wbuf_mws_ld_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_loop_iter_loop_level">
         <obj_property name="ElementShortName">wbuf_mws_ld_loop_iter_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_loop_iter_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_start">
         <obj_property name="ElementShortName">wbuf_mws_ld_start</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_done">
         <obj_property name="ElementShortName">wbuf_mws_ld_done</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_stall">
         <obj_property name="ElementShortName">wbuf_mws_ld_stall</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_stall</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_init">
         <obj_property name="ElementShortName">wbuf_mws_ld_init</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_init</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_enter">
         <obj_property name="ElementShortName">wbuf_mws_ld_enter</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_enter</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_exit">
         <obj_property name="ElementShortName">wbuf_mws_ld_exit</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_exit</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_index">
         <obj_property name="ElementShortName">wbuf_mws_ld_index[5:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_index[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_index_valid">
         <obj_property name="ElementShortName">wbuf_mws_ld_index_valid</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_index_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_step">
         <obj_property name="ElementShortName">wbuf_mws_ld_step</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_step</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_cfg_mws_ld_stride_group_id">
         <obj_property name="ElementShortName">wbuf_cfg_mws_ld_stride_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_cfg_mws_ld_stride_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_cfg_mws_ld_loop_group_id">
         <obj_property name="ElementShortName">wbuf_cfg_mws_ld_loop_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_cfg_mws_ld_loop_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_group_id">
         <obj_property name="ElementShortName">wbuf_mws_ld_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_loop_iter_loop_id">
         <obj_property name="ElementShortName">bbuf_mws_ld_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_loop_iter">
         <obj_property name="ElementShortName">bbuf_mws_ld_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_loop_iter_v">
         <obj_property name="ElementShortName">bbuf_mws_ld_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_loop_iter_loop_level">
         <obj_property name="ElementShortName">bbuf_mws_ld_loop_iter_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_loop_iter_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_done">
         <obj_property name="ElementShortName">bbuf_mws_ld_done</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_init">
         <obj_property name="ElementShortName">bbuf_mws_ld_init</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_init</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_enter">
         <obj_property name="ElementShortName">bbuf_mws_ld_enter</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_enter</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_exit">
         <obj_property name="ElementShortName">bbuf_mws_ld_exit</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_exit</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_index">
         <obj_property name="ElementShortName">bbuf_mws_ld_index[5:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_index[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_index_valid">
         <obj_property name="ElementShortName">bbuf_mws_ld_index_valid</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_index_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_step">
         <obj_property name="ElementShortName">bbuf_mws_ld_step</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_step</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_cfg_mws_ld_stride_group_id">
         <obj_property name="ElementShortName">bbuf_cfg_mws_ld_stride_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_cfg_mws_ld_stride_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_cfg_mws_ld_loop_group_id">
         <obj_property name="ElementShortName">bbuf_cfg_mws_ld_loop_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_cfg_mws_ld_loop_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_group_id">
         <obj_property name="ElementShortName">bbuf_mws_ld_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/curr_cfg_loop_stride_group_id">
         <obj_property name="ElementShortName">curr_cfg_loop_stride_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">curr_cfg_loop_stride_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_stride_v">
         <obj_property name="ElementShortName">wbuf_ld_stride_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_stride_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_stride_v">
         <obj_property name="ElementShortName">bbuf_ld_stride_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_stride">
         <obj_property name="ElementShortName">ld_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">ld_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_stride_segment">
         <obj_property name="ElementShortName">ld_stride_segment</obj_property>
         <obj_property name="ObjectShortName">ld_stride_segment</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_addr">
         <obj_property name="ElementShortName">ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_addr_v">
         <obj_property name="ElementShortName">ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_addr">
         <obj_property name="ElementShortName">wbuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_mws_ld_base_addr">
         <obj_property name="ElementShortName">wbuf_mws_ld_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_mws_ld_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_addr_v">
         <obj_property name="ElementShortName">wbuf_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_req_size">
         <obj_property name="ElementShortName">ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_req_size">
         <obj_property name="ElementShortName">wbuf_ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_req_size">
         <obj_property name="ElementShortName">bbuf_ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_req_valid_d">
         <obj_property name="ElementShortName">wbuf_ld_req_valid_d</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_req_valid_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_req_valid_q">
         <obj_property name="ElementShortName">wbuf_ld_req_valid_q</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_req_valid_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_req_valid_d">
         <obj_property name="ElementShortName">bbuf_ld_req_valid_d</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_req_valid_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_req_valid_q">
         <obj_property name="ElementShortName">bbuf_ld_req_valid_q</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_req_valid_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag_ld_addr">
         <obj_property name="ElementShortName">wbuf_tag_ld_addr[0:1][63:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_ld_addr[0:1][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_req_addr">
         <obj_property name="ElementShortName">ld_req_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ld_req_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ld_req_addr">
         <obj_property name="ElementShortName">wbuf_ld_req_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ld_req_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_req_addr">
         <obj_property name="ElementShortName">bbuf_ld_req_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_req_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_state_q">
         <obj_property name="ElementShortName">wbuf_ldmem_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_state_q">
         <obj_property name="ElementShortName">bbuf_ldmem_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_base_addr">
         <obj_property name="ElementShortName">bbuf_mws_ld_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_start">
         <obj_property name="ElementShortName">bbuf_mws_ld_start</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bbuf_base_addr_v">
         <obj_property name="ElementShortName">bbuf_base_addr_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_base_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_addr_v">
         <obj_property name="ElementShortName">bbuf_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ld_addr">
         <obj_property name="ElementShortName">bbuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/bbuf_ld_addr">
         <obj_property name="ElementShortName">bbuf_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/genesys_controller/bbuf_ld_addr_v">
         <obj_property name="ElementShortName">bbuf_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag_ld_addr">
         <obj_property name="ElementShortName">bbuf_tag_ld_addr[0:1][63:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag_ld_addr[0:1][63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_rd_req">
         <obj_property name="ElementShortName">axi_rd_req</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_mws_ld_stall">
         <obj_property name="ElementShortName">bbuf_mws_ld_stall</obj_property>
         <obj_property name="ObjectShortName">bbuf_mws_ld_stall</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_rd_done">
         <obj_property name="ElementShortName">axi_rd_done</obj_property>
         <obj_property name="ObjectShortName">axi_rd_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_rd_req_size">
         <obj_property name="ElementShortName">axi_rd_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_rd_addr">
         <obj_property name="ElementShortName">axi_rd_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi_rd_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_wr_req">
         <obj_property name="ElementShortName">axi_wr_req</obj_property>
         <obj_property name="ObjectShortName">axi_wr_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_wr_req_size">
         <obj_property name="ElementShortName">axi_wr_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">axi_wr_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_wr_ready">
         <obj_property name="ElementShortName">axi_wr_ready</obj_property>
         <obj_property name="ObjectShortName">axi_wr_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_wr_addr">
         <obj_property name="ElementShortName">axi_wr_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi_wr_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_wr_data_v">
         <obj_property name="ElementShortName">axi_wr_data_v</obj_property>
         <obj_property name="ObjectShortName">axi_wr_data_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mem_write_req">
         <obj_property name="ElementShortName">mem_write_req</obj_property>
         <obj_property name="ObjectShortName">mem_write_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mem_write_data">
         <obj_property name="ElementShortName">mem_write_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">mem_write_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mem_write_ready">
         <obj_property name="ElementShortName">mem_write_ready</obj_property>
         <obj_property name="ObjectShortName">mem_write_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/mem_read_data">
         <obj_property name="ElementShortName">mem_read_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">mem_read_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_fsm_iter_done">
         <obj_property name="ElementShortName">wbuf_fsm_iter_done[64:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_fsm_iter_done[64:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_fsm_iter_done">
         <obj_property name="ElementShortName">bbuf_fsm_iter_done[64:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_fsm_iter_done[64:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_current_iters">
         <obj_property name="ElementShortName">wbuf_current_iters[1023:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_current_iters[1023:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_current_iters">
         <obj_property name="ElementShortName">bbuf_current_iters[1023:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_current_iters[1023:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag_req">
         <obj_property name="ElementShortName">bbuf_tag_req</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag_done">
         <obj_property name="ElementShortName">bbuf_tag_done</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_raw_stmem_tag">
         <obj_property name="ElementShortName">bbuf_raw_stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_raw_stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_raw_stmem_tag_ready">
         <obj_property name="ElementShortName">bbuf_raw_stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">bbuf_raw_stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_tag_done_d">
         <obj_property name="ElementShortName">bbuf_ldmem_tag_done_d</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_tag_done_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_ldmem_tag_done_q">
         <obj_property name="ElementShortName">bbuf_ldmem_tag_done_q</obj_property>
         <obj_property name="ObjectShortName">bbuf_ldmem_tag_done_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag_req">
         <obj_property name="ElementShortName">wbuf_tag_req</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag_bias_prev_sw">
         <obj_property name="ElementShortName">wbuf_tag_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag_ddr_pe_sw">
         <obj_property name="ElementShortName">wbuf_tag_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_tag_done">
         <obj_property name="ElementShortName">wbuf_tag_done</obj_property>
         <obj_property name="ObjectShortName">wbuf_tag_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_raw_stmem_tag">
         <obj_property name="ElementShortName">wbuf_raw_stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_raw_stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_raw_stmem_tag_ready">
         <obj_property name="ElementShortName">wbuf_raw_stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">wbuf_raw_stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_tag_done">
         <obj_property name="ElementShortName">wbuf_ldmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/param_ldmem_tag_done">
         <obj_property name="ElementShortName">param_ldmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">param_ldmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_stmem_tag">
         <obj_property name="ElementShortName">wbuf_stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_tag_done_d">
         <obj_property name="ElementShortName">wbuf_ldmem_tag_done_d</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_tag_done_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_ldmem_tag_done_q">
         <obj_property name="ElementShortName">wbuf_ldmem_tag_done_q</obj_property>
         <obj_property name="ObjectShortName">wbuf_ldmem_tag_done_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/sa_group_v">
         <obj_property name="ElementShortName">sa_group_v</obj_property>
         <obj_property name="ObjectShortName">sa_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/max_groups_counter">
         <obj_property name="ElementShortName">max_groups_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">max_groups_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/next_tag_req_counter">
         <obj_property name="ElementShortName">next_tag_req_counter[0:0]</obj_property>
         <obj_property name="ObjectShortName">next_tag_req_counter[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/ld_param_buf_start">
         <obj_property name="ElementShortName">ld_param_buf_start</obj_property>
         <obj_property name="ObjectShortName">ld_param_buf_start</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/next_ld_group_id_counter">
         <obj_property name="ElementShortName">next_ld_group_id_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">next_ld_group_id_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/next_ld_group_id">
         <obj_property name="ElementShortName">next_ld_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">next_ld_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag_bias_prev_sw">
         <obj_property name="ElementShortName">bbuf_tag_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_tag_ddr_pe_sw">
         <obj_property name="ElementShortName">bbuf_tag_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">bbuf_tag_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_write_en_q">
         <obj_property name="ElementShortName">wbuf_write_en_q</obj_property>
         <obj_property name="ObjectShortName">wbuf_write_en_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_write_en_d">
         <obj_property name="ElementShortName">wbuf_write_en_d</obj_property>
         <obj_property name="ObjectShortName">wbuf_write_en_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_write_en_q">
         <obj_property name="ElementShortName">bbuf_write_en_q</obj_property>
         <obj_property name="ObjectShortName">bbuf_write_en_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_write_en_d">
         <obj_property name="ElementShortName">bbuf_write_en_d</obj_property>
         <obj_property name="ObjectShortName">bbuf_write_en_d</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_counter_group">
         <obj_property name="ElementShortName">wbuf_counter_group[-1:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_counter_group[-1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_counter_write_addr">
         <obj_property name="ElementShortName">wbuf_counter_write_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_counter_write_addr[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_counter_write_col">
         <obj_property name="ElementShortName">wbuf_counter_write_col[5:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_counter_write_col[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/_wbuf_write_addr">
         <obj_property name="ElementShortName">_wbuf_write_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">_wbuf_write_addr[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/tag_wbuf_write_addr">
         <obj_property name="ElementShortName">tag_wbuf_write_addr[8:0]</obj_property>
         <obj_property name="ObjectShortName">tag_wbuf_write_addr[8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/group_tag_wbuf_write_addr">
         <obj_property name="ElementShortName">group_tag_wbuf_write_addr[575:0]</obj_property>
         <obj_property name="ObjectShortName">group_tag_wbuf_write_addr[575:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/group_wbuf_write_req">
         <obj_property name="ElementShortName">group_wbuf_write_req[447:0]</obj_property>
         <obj_property name="ObjectShortName">group_wbuf_write_req[447:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/wbuf_req_id">
         <obj_property name="ElementShortName">wbuf_req_id[6:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_req_id[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_counter_group">
         <obj_property name="ElementShortName">bbuf_counter_group[1:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_counter_group[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/bbuf_counter_write_addr">
         <obj_property name="ElementShortName">bbuf_counter_write_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_counter_write_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/_bbuf_write_addr">
         <obj_property name="ElementShortName">_bbuf_write_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">_bbuf_write_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/tag_bbuf_write_addr">
         <obj_property name="ElementShortName">tag_bbuf_write_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">tag_bbuf_write_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/group_tag_bbuf_write_addr">
         <obj_property name="ElementShortName">group_tag_bbuf_write_addr[175:0]</obj_property>
         <obj_property name="ObjectShortName">group_tag_bbuf_write_addr[175:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/group_bbuf_write_req">
         <obj_property name="ElementShortName">group_bbuf_write_req[15:0]</obj_property>
         <obj_property name="ObjectShortName">group_bbuf_write_req[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/_bbuf_write_req">
         <obj_property name="ElementShortName">_bbuf_write_req</obj_property>
         <obj_property name="ObjectShortName">_bbuf_write_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/parambuf_interface_inst/axi_wr_req_id">
         <obj_property name="ElementShortName">axi_wr_req_id</obj_property>
         <obj_property name="ObjectShortName">axi_wr_req_id</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1209">
      <obj_property name="label">ibuf_interface</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_req">
         <obj_property name="ElementShortName">tag_req</obj_property>
         <obj_property name="ObjectShortName">tag_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_reuse">
         <obj_property name="ElementShortName">tag_reuse</obj_property>
         <obj_property name="ObjectShortName">tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_bias_prev_sw">
         <obj_property name="ElementShortName">tag_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">tag_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_ddr_pe_sw">
         <obj_property name="ElementShortName">tag_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">tag_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_ready">
         <obj_property name="ElementShortName">tag_ready</obj_property>
         <obj_property name="ObjectShortName">tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_done">
         <obj_property name="ElementShortName">tag_done</obj_property>
         <obj_property name="ObjectShortName">tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_done">
         <obj_property name="ElementShortName">compute_done</obj_property>
         <obj_property name="ObjectShortName">compute_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_base_ld_addr">
         <obj_property name="ElementShortName">tag_base_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_base_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/base_ld_addr_v">
         <obj_property name="ElementShortName">base_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">base_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/block_done">
         <obj_property name="ElementShortName">block_done</obj_property>
         <obj_property name="ObjectShortName">block_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_ready">
         <obj_property name="ElementShortName">compute_ready</obj_property>
         <obj_property name="ObjectShortName">compute_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_bias_prev_sw">
         <obj_property name="ElementShortName">compute_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">compute_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_stride_v">
         <obj_property name="ElementShortName">cfg_loop_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_stride_type">
         <obj_property name="ElementShortName">cfg_loop_stride_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_stride">
         <obj_property name="ElementShortName">cfg_loop_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_stride_loop_id">
         <obj_property name="ElementShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_stride_id">
         <obj_property name="ElementShortName">cfg_loop_stride_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_stride_segment">
         <obj_property name="ElementShortName">cfg_loop_stride_segment</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_segment</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_iter_v">
         <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_iter">
         <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_iter_loop_id">
         <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_loop_iter_level">
         <obj_property name="ElementShortName">cfg_loop_iter_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_mem_req_v">
         <obj_property name="ElementShortName">cfg_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_mem_req_id">
         <obj_property name="ElementShortName">cfg_mem_req_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_mem_req_size">
         <obj_property name="ElementShortName">cfg_mem_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_mem_req_loop_id">
         <obj_property name="ElementShortName">cfg_mem_req_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/cfg_mem_req_type">
         <obj_property name="ElementShortName">cfg_mem_req_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/inst_group_id">
         <obj_property name="ElementShortName">inst_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/inst_group_type">
         <obj_property name="ElementShortName">inst_group_type</obj_property>
         <obj_property name="ObjectShortName">inst_group_type</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/inst_group_s_e">
         <obj_property name="ElementShortName">inst_group_s_e</obj_property>
         <obj_property name="ObjectShortName">inst_group_s_e</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/inst_group_v">
         <obj_property name="ElementShortName">inst_group_v</obj_property>
         <obj_property name="ObjectShortName">inst_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/inst_group_sa_loop_id">
         <obj_property name="ElementShortName">inst_group_sa_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_sa_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/inst_group_last">
         <obj_property name="ElementShortName">inst_group_last</obj_property>
         <obj_property name="ObjectShortName">inst_group_last</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_ld_first_group">
         <obj_property name="ElementShortName">buf_ld_first_group</obj_property>
         <obj_property name="ObjectShortName">buf_ld_first_group</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_group_id">
         <obj_property name="ElementShortName">compute_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">compute_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/simd_ibuf_write_req">
         <obj_property name="ElementShortName">simd_ibuf_write_req[63:0]</obj_property>
         <obj_property name="ObjectShortName">simd_ibuf_write_req[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/simd_ibuf_write_addr">
         <obj_property name="ElementShortName">simd_ibuf_write_addr[639:0]</obj_property>
         <obj_property name="ObjectShortName">simd_ibuf_write_addr[639:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/simd_ibuf_write_data">
         <obj_property name="ElementShortName">simd_ibuf_write_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">simd_ibuf_write_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_read_req">
         <obj_property name="ElementShortName">buf_read_req</obj_property>
         <obj_property name="ObjectShortName">buf_read_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_read_addr">
         <obj_property name="ElementShortName">buf_read_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">buf_read_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_read_req_out">
         <obj_property name="ElementShortName">buf_read_req_out</obj_property>
         <obj_property name="ObjectShortName">buf_read_req_out</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_read_addr_out">
         <obj_property name="ElementShortName">buf_read_addr_out[10:0]</obj_property>
         <obj_property name="ObjectShortName">buf_read_addr_out[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_write_req_out">
         <obj_property name="ElementShortName">buf_write_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">buf_write_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_write_addr_out">
         <obj_property name="ElementShortName">buf_write_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">buf_write_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_write_data_out">
         <obj_property name="ElementShortName">buf_write_data_out[511:0]</obj_property>
         <obj_property name="ObjectShortName">buf_write_data_out[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_awaddr">
         <obj_property name="ElementShortName">mws_awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_awlen">
         <obj_property name="ElementShortName">mws_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">mws_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_awvalid">
         <obj_property name="ElementShortName">mws_awvalid</obj_property>
         <obj_property name="ObjectShortName">mws_awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_awready">
         <obj_property name="ElementShortName">mws_awready</obj_property>
         <obj_property name="ObjectShortName">mws_awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_wdata">
         <obj_property name="ElementShortName">mws_wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">mws_wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_wstrb">
         <obj_property name="ElementShortName">mws_wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_wlast">
         <obj_property name="ElementShortName">mws_wlast</obj_property>
         <obj_property name="ObjectShortName">mws_wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_wvalid">
         <obj_property name="ElementShortName">mws_wvalid</obj_property>
         <obj_property name="ObjectShortName">mws_wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_wready">
         <obj_property name="ElementShortName">mws_wready</obj_property>
         <obj_property name="ObjectShortName">mws_wready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_bvalid">
         <obj_property name="ElementShortName">mws_bvalid</obj_property>
         <obj_property name="ObjectShortName">mws_bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_bready">
         <obj_property name="ElementShortName">mws_bready</obj_property>
         <obj_property name="ObjectShortName">mws_bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_araddr">
         <obj_property name="ElementShortName">mws_araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_arlen">
         <obj_property name="ElementShortName">mws_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">mws_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_arvalid">
         <obj_property name="ElementShortName">mws_arvalid</obj_property>
         <obj_property name="ObjectShortName">mws_arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_arready">
         <obj_property name="ElementShortName">mws_arready</obj_property>
         <obj_property name="ObjectShortName">mws_arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_rdata">
         <obj_property name="ElementShortName">mws_rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">mws_rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_rlast">
         <obj_property name="ElementShortName">mws_rlast</obj_property>
         <obj_property name="ObjectShortName">mws_rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_rvalid">
         <obj_property name="ElementShortName">mws_rvalid</obj_property>
         <obj_property name="ObjectShortName">mws_rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_rready">
         <obj_property name="ElementShortName">mws_rready</obj_property>
         <obj_property name="ObjectShortName">mws_rready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_tag_done">
         <obj_property name="ElementShortName">compute_tag_done</obj_property>
         <obj_property name="ObjectShortName">compute_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_tag_reuse">
         <obj_property name="ElementShortName">compute_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">compute_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_tag_ready">
         <obj_property name="ElementShortName">compute_tag_ready</obj_property>
         <obj_property name="ObjectShortName">compute_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_tag">
         <obj_property name="ElementShortName">compute_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">compute_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ldmem_tag_done">
         <obj_property name="ElementShortName">ldmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">ldmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ldmem_tag_ready">
         <obj_property name="ElementShortName">ldmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">ldmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ldmem_tag">
         <obj_property name="ElementShortName">ldmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/stmem_tag_done">
         <obj_property name="ElementShortName">stmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">stmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/stmem_tag_ready">
         <obj_property name="ElementShortName">stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/stmem_tag">
         <obj_property name="ElementShortName">stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/stmem_ddr_pe_sw">
         <obj_property name="ElementShortName">stmem_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">stmem_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ldmem_state_d">
         <obj_property name="ElementShortName">ldmem_state_d[3:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_state_d[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ldmem_state_q">
         <obj_property name="ElementShortName">ldmem_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ldmem_state_qq">
         <obj_property name="ElementShortName">ldmem_state_qq[3:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_state_qq[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/stmem_state_d">
         <obj_property name="ElementShortName">stmem_state_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">stmem_state_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/stmem_state_q">
         <obj_property name="ElementShortName">stmem_state_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">stmem_state_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_first_group">
         <obj_property name="ElementShortName">ld_first_group</obj_property>
         <obj_property name="ObjectShortName">ld_first_group</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_mem_req_v">
         <obj_property name="ElementShortName">ld_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">ld_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/st_mem_req_v">
         <obj_property name="ElementShortName">st_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">st_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag">
         <obj_property name="ElementShortName">tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_iter_v_q">
         <obj_property name="ElementShortName">ld_iter_v_q</obj_property>
         <obj_property name="ObjectShortName">ld_iter_v_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/iter_q">
         <obj_property name="ElementShortName">iter_q[15:0]</obj_property>
         <obj_property name="ObjectShortName">iter_q[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/loop_id_q">
         <obj_property name="ElementShortName">loop_id_q[5:0]</obj_property>
         <obj_property name="ObjectShortName">loop_id_q[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/loop_level_q">
         <obj_property name="ElementShortName">loop_level_q[5:0]</obj_property>
         <obj_property name="ObjectShortName">loop_level_q[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_loop_id">
         <obj_property name="ElementShortName">mws_ld_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_loop_iter_loop_id">
         <obj_property name="ElementShortName">mws_ld_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_loop_iter">
         <obj_property name="ElementShortName">mws_ld_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_loop_iter_v">
         <obj_property name="ElementShortName">mws_ld_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_loop_iter_loop_level">
         <obj_property name="ElementShortName">mws_ld_loop_iter_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_start">
         <obj_property name="ElementShortName">mws_ld_start</obj_property>
         <obj_property name="ObjectShortName">mws_ld_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_done">
         <obj_property name="ElementShortName">mws_ld_done</obj_property>
         <obj_property name="ObjectShortName">mws_ld_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_stall">
         <obj_property name="ElementShortName">mws_ld_stall</obj_property>
         <obj_property name="ObjectShortName">mws_ld_stall</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_init">
         <obj_property name="ElementShortName">mws_ld_init</obj_property>
         <obj_property name="ObjectShortName">mws_ld_init</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_enter">
         <obj_property name="ElementShortName">mws_ld_enter</obj_property>
         <obj_property name="ObjectShortName">mws_ld_enter</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_exit">
         <obj_property name="ElementShortName">mws_ld_exit</obj_property>
         <obj_property name="ObjectShortName">mws_ld_exit</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_index">
         <obj_property name="ElementShortName">mws_ld_index[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_index[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_index_valid">
         <obj_property name="ElementShortName">mws_ld_index_valid</obj_property>
         <obj_property name="ObjectShortName">mws_ld_index_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_step">
         <obj_property name="ElementShortName">mws_ld_step</obj_property>
         <obj_property name="ObjectShortName">mws_ld_step</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_stride_v">
         <obj_property name="ElementShortName">ld_stride_v</obj_property>
         <obj_property name="ObjectShortName">ld_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_stride">
         <obj_property name="ElementShortName">ld_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">ld_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_stride_segment">
         <obj_property name="ElementShortName">ld_stride_segment</obj_property>
         <obj_property name="ObjectShortName">ld_stride_segment</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_addr">
         <obj_property name="ElementShortName">ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mws_ld_base_addr">
         <obj_property name="ElementShortName">mws_ld_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_addr_v">
         <obj_property name="ElementShortName">ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_req_size">
         <obj_property name="ElementShortName">ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_req_valid_d">
         <obj_property name="ElementShortName">ld_req_valid_d</obj_property>
         <obj_property name="ObjectShortName">ld_req_valid_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_req_valid_q">
         <obj_property name="ElementShortName">ld_req_valid_q</obj_property>
         <obj_property name="ObjectShortName">ld_req_valid_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_req_addr">
         <obj_property name="ElementShortName">ld_req_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ld_req_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_ld_addr">
         <obj_property name="ElementShortName">tag_ld_addr[0:1][63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_ld_addr[0:1][63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_ibuf_ext_simd_done">
         <obj_property name="ElementShortName">ld_ibuf_ext_simd_done</obj_property>
         <obj_property name="ObjectShortName">ld_ibuf_ext_simd_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_ibuf_simd_done">
         <obj_property name="ElementShortName">ld_ibuf_simd_done</obj_property>
         <obj_property name="ObjectShortName">ld_ibuf_simd_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_last_group">
         <obj_property name="ElementShortName">ld_last_group</obj_property>
         <obj_property name="ObjectShortName">ld_last_group</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_ibuf_simd_start">
         <obj_property name="ElementShortName">ld_ibuf_simd_start</obj_property>
         <obj_property name="ObjectShortName">ld_ibuf_simd_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_ibuf_simd_last_iter">
         <obj_property name="ElementShortName">ld_ibuf_simd_last_iter</obj_property>
         <obj_property name="ObjectShortName">ld_ibuf_simd_last_iter</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_ibuf_group_start">
         <obj_property name="ElementShortName">ld_ibuf_group_start</obj_property>
         <obj_property name="ObjectShortName">ld_ibuf_group_start</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/next_ld_group_id_counter">
         <obj_property name="ElementShortName">next_ld_group_id_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">next_ld_group_id_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/curr_group_ld_id_counter">
         <obj_property name="ElementShortName">curr_group_ld_id_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">curr_group_ld_id_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/next_tag_req_counter">
         <obj_property name="ElementShortName">next_tag_req_counter[0:0]</obj_property>
         <obj_property name="ObjectShortName">next_tag_req_counter[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/curr_tag_counter">
         <obj_property name="ElementShortName">curr_tag_counter[0:0]</obj_property>
         <obj_property name="ObjectShortName">curr_tag_counter[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/_tag_ldmem_done">
         <obj_property name="ElementShortName">_tag_ldmem_done</obj_property>
         <obj_property name="ObjectShortName">_tag_ldmem_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/_tag_compute_done">
         <obj_property name="ElementShortName">_tag_compute_done</obj_property>
         <obj_property name="ObjectShortName">_tag_compute_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_rd_req">
         <obj_property name="ElementShortName">axi_rd_req</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_rd_done">
         <obj_property name="ElementShortName">axi_rd_done</obj_property>
         <obj_property name="ObjectShortName">axi_rd_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_rd_req_size">
         <obj_property name="ElementShortName">axi_rd_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_rd_addr">
         <obj_property name="ElementShortName">axi_rd_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi_rd_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_wr_req">
         <obj_property name="ElementShortName">axi_wr_req</obj_property>
         <obj_property name="ObjectShortName">axi_wr_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_wr_req_size">
         <obj_property name="ElementShortName">axi_wr_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">axi_wr_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_wr_ready">
         <obj_property name="ElementShortName">axi_wr_ready</obj_property>
         <obj_property name="ObjectShortName">axi_wr_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_wr_addr">
         <obj_property name="ElementShortName">axi_wr_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi_wr_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/axi_wr_data_v">
         <obj_property name="ElementShortName">axi_wr_data_v</obj_property>
         <obj_property name="ObjectShortName">axi_wr_data_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mem_write_req">
         <obj_property name="ElementShortName">mem_write_req</obj_property>
         <obj_property name="ObjectShortName">mem_write_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mem_write_data">
         <obj_property name="ElementShortName">mem_write_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">mem_write_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mem_write_ready">
         <obj_property name="ElementShortName">mem_write_ready</obj_property>
         <obj_property name="ObjectShortName">mem_write_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/mem_read_data">
         <obj_property name="ElementShortName">mem_read_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">mem_read_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_write_ext_counter_group">
         <obj_property name="ElementShortName">buf_write_ext_counter_group[-1:0]</obj_property>
         <obj_property name="ObjectShortName">buf_write_ext_counter_group[-1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/_buf_ext_write_addr">
         <obj_property name="ElementShortName">_buf_ext_write_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_ext_write_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_ext_write_addr">
         <obj_property name="ElementShortName">buf_ext_write_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_buf_ext_write_addr">
         <obj_property name="ElementShortName">tag_buf_ext_write_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">tag_buf_ext_write_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/group_tag_buf_ext_write_addr">
         <obj_property name="ElementShortName">group_tag_buf_ext_write_addr[703:0]</obj_property>
         <obj_property name="ObjectShortName">group_tag_buf_ext_write_addr[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_ext_write_addr_out">
         <obj_property name="ElementShortName">buf_ext_write_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_ext_write_req_out">
         <obj_property name="ElementShortName">buf_ext_write_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_ext_write_data_out">
         <obj_property name="ElementShortName">buf_ext_write_data_out[511:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_data_out[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_simd_write_addr_out">
         <obj_property name="ElementShortName">buf_simd_write_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">buf_simd_write_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_simd_write_req_out">
         <obj_property name="ElementShortName">buf_simd_write_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">buf_simd_write_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_simd_write_data_out">
         <obj_property name="ElementShortName">buf_simd_write_data_out[511:0]</obj_property>
         <obj_property name="ObjectShortName">buf_simd_write_data_out[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/group_buf_ext_write_req">
         <obj_property name="ElementShortName">group_buf_ext_write_req[63:0]</obj_property>
         <obj_property name="ObjectShortName">group_buf_ext_write_req[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_ext_write_req">
         <obj_property name="ElementShortName">buf_ext_write_req</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_simd_write_v">
         <obj_property name="ElementShortName">buf_simd_write_v</obj_property>
         <obj_property name="ObjectShortName">buf_simd_write_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/buf_ext_write_v">
         <obj_property name="ElementShortName">buf_ext_write_v</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/compute_tag_delayed">
         <obj_property name="ElementShortName">compute_tag_delayed[0:0]</obj_property>
         <obj_property name="ObjectShortName">compute_tag_delayed[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/tag_buf_read_addr">
         <obj_property name="ElementShortName">tag_buf_read_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">tag_buf_read_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/raw">
         <obj_property name="ElementShortName">raw</obj_property>
         <obj_property name="ObjectShortName">raw</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/raw_stmem_tag">
         <obj_property name="ElementShortName">raw_stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/raw_stmem_tag_ready">
         <obj_property name="ElementShortName">raw_stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/raw_stmem_st_addr">
         <obj_property name="ElementShortName">raw_stmem_st_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_st_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ldmem_ready">
         <obj_property name="ElementShortName">ldmem_ready</obj_property>
         <obj_property name="ObjectShortName">ldmem_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/fsm_iter_done">
         <obj_property name="ElementShortName">fsm_iter_done[64:0]</obj_property>
         <obj_property name="ObjectShortName">fsm_iter_done[64:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/fsm_loop_ids">
         <obj_property name="ElementShortName">fsm_loop_ids[383:0]</obj_property>
         <obj_property name="ObjectShortName">fsm_loop_ids[383:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/sa_group_v">
         <obj_property name="ElementShortName">sa_group_v</obj_property>
         <obj_property name="ObjectShortName">sa_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/max_groups_counter">
         <obj_property name="ElementShortName">max_groups_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">max_groups_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/ld_group_loop_v">
         <obj_property name="ElementShortName">ld_group_loop_v</obj_property>
         <obj_property name="ObjectShortName">ld_group_loop_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/_buf_write_addr_out">
         <obj_property name="ElementShortName">_buf_write_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_write_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/_buf_write_req_out">
         <obj_property name="ElementShortName">_buf_write_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_write_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/ibuf_interface_inst/_buf_write_data_out">
         <obj_property name="ElementShortName">_buf_write_data_out[511:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_write_data_out[511:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1457">
      <obj_property name="label">obuf_interface</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_req">
         <obj_property name="ElementShortName">tag_req</obj_property>
         <obj_property name="ObjectShortName">tag_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_reuse">
         <obj_property name="ElementShortName">tag_reuse</obj_property>
         <obj_property name="ObjectShortName">tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_bias_prev_sw">
         <obj_property name="ElementShortName">tag_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">tag_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_ddr_pe_sw">
         <obj_property name="ElementShortName">tag_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">tag_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_ready">
         <obj_property name="ElementShortName">tag_ready</obj_property>
         <obj_property name="ObjectShortName">tag_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_done">
         <obj_property name="ElementShortName">tag_done</obj_property>
         <obj_property name="ObjectShortName">tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_done">
         <obj_property name="ElementShortName">compute_done</obj_property>
         <obj_property name="ObjectShortName">compute_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/block_done">
         <obj_property name="ElementShortName">block_done</obj_property>
         <obj_property name="ObjectShortName">block_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_base_ld_addr">
         <obj_property name="ElementShortName">tag_base_ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_base_ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_base_st_addr">
         <obj_property name="ElementShortName">tag_base_st_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_base_st_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/base_ld_addr_v">
         <obj_property name="ElementShortName">base_ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">base_ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/base_st_addr_v">
         <obj_property name="ElementShortName">base_st_addr_v</obj_property>
         <obj_property name="ObjectShortName">base_st_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_start">
         <obj_property name="ElementShortName">compute_start</obj_property>
         <obj_property name="ObjectShortName">compute_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_ready">
         <obj_property name="ElementShortName">compute_ready</obj_property>
         <obj_property name="ObjectShortName">compute_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_bias_prev_sw">
         <obj_property name="ElementShortName">compute_bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">compute_bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/first_ic_outer_loop_ld">
         <obj_property name="ElementShortName">first_ic_outer_loop_ld</obj_property>
         <obj_property name="ObjectShortName">first_ic_outer_loop_ld</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/next_group_simd">
         <obj_property name="ElementShortName">next_group_simd</obj_property>
         <obj_property name="ObjectShortName">next_group_simd</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_stride_v">
         <obj_property name="ElementShortName">cfg_loop_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_stride_type">
         <obj_property name="ElementShortName">cfg_loop_stride_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_stride">
         <obj_property name="ElementShortName">cfg_loop_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_stride_loop_id">
         <obj_property name="ElementShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_stride_id">
         <obj_property name="ElementShortName">cfg_loop_stride_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_stride_segment">
         <obj_property name="ElementShortName">cfg_loop_stride_segment</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_segment</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_iter_v">
         <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_iter">
         <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_iter_loop_id">
         <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_loop_iter_level">
         <obj_property name="ElementShortName">cfg_loop_iter_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_mem_req_v">
         <obj_property name="ElementShortName">cfg_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_mem_req_id">
         <obj_property name="ElementShortName">cfg_mem_req_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_mem_req_size">
         <obj_property name="ElementShortName">cfg_mem_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_mem_req_loop_id">
         <obj_property name="ElementShortName">cfg_mem_req_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/cfg_mem_req_type">
         <obj_property name="ElementShortName">cfg_mem_req_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_mem_req_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/inst_group_id">
         <obj_property name="ElementShortName">inst_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/inst_group_type">
         <obj_property name="ElementShortName">inst_group_type</obj_property>
         <obj_property name="ObjectShortName">inst_group_type</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/inst_group_s_e">
         <obj_property name="ElementShortName">inst_group_s_e</obj_property>
         <obj_property name="ObjectShortName">inst_group_s_e</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/inst_group_v">
         <obj_property name="ElementShortName">inst_group_v</obj_property>
         <obj_property name="ObjectShortName">inst_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/inst_group_sa_loop_id">
         <obj_property name="ElementShortName">inst_group_sa_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_sa_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/inst_group_last">
         <obj_property name="ElementShortName">inst_group_last</obj_property>
         <obj_property name="ObjectShortName">inst_group_last</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_write_req_in">
         <obj_property name="ElementShortName">sys_buf_write_req_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_write_req_in[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_write_addr_in">
         <obj_property name="ElementShortName">sys_buf_write_addr_in[703:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_write_addr_in[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_write_data_in">
         <obj_property name="ElementShortName">sys_buf_write_data_in[2047:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_write_data_in[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_read_req_in">
         <obj_property name="ElementShortName">sys_buf_read_req_in[63:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_read_req_in[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_read_addr_in">
         <obj_property name="ElementShortName">sys_buf_read_addr_in[703:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_read_addr_in[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_read_data_out">
         <obj_property name="ElementShortName">sys_buf_read_data_out[2047:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_read_data_out[2047:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_ready">
         <obj_property name="ElementShortName">simd_ready</obj_property>
         <obj_property name="ObjectShortName">simd_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_activate">
         <obj_property name="ElementShortName">simd_activate</obj_property>
         <obj_property name="ObjectShortName">simd_activate</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_buf_read_req">
         <obj_property name="ElementShortName">simd_buf_read_req[63:0]</obj_property>
         <obj_property name="ObjectShortName">simd_buf_read_req[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_buf_read_addr">
         <obj_property name="ElementShortName">simd_buf_read_addr[703:0]</obj_property>
         <obj_property name="ObjectShortName">simd_buf_read_addr[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_buf_read_data">
         <obj_property name="ElementShortName">simd_buf_read_data[2047:0]</obj_property>
         <obj_property name="ObjectShortName">simd_buf_read_data[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_data_valid">
         <obj_property name="ElementShortName">simd_data_valid[63:0]</obj_property>
         <obj_property name="ObjectShortName">simd_data_valid[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_st_sys_buf_write_req_out">
         <obj_property name="ElementShortName">ld_st_sys_buf_write_req_out[127:0]</obj_property>
         <obj_property name="ObjectShortName">ld_st_sys_buf_write_req_out[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_st_sys_buf_write_addr_out">
         <obj_property name="ElementShortName">ld_st_sys_buf_write_addr_out[1407:0]</obj_property>
         <obj_property name="ObjectShortName">ld_st_sys_buf_write_addr_out[1407:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_st_sys_buf_write_data_out">
         <obj_property name="ElementShortName">ld_st_sys_buf_write_data_out[4095:0]</obj_property>
         <obj_property name="ObjectShortName">ld_st_sys_buf_write_data_out[4095:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_st_sys_buf_read_req_out">
         <obj_property name="ElementShortName">ld_st_sys_buf_read_req_out[127:0]</obj_property>
         <obj_property name="ObjectShortName">ld_st_sys_buf_read_req_out[127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_st_sys_buf_read_addr_out">
         <obj_property name="ElementShortName">ld_st_sys_buf_read_addr_out[1407:0]</obj_property>
         <obj_property name="ObjectShortName">ld_st_sys_buf_read_addr_out[1407:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_st_sys_buf_read_data_in">
         <obj_property name="ElementShortName">ld_st_sys_buf_read_data_in[4095:0]</obj_property>
         <obj_property name="ObjectShortName">ld_st_sys_buf_read_data_in[4095:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_awaddr">
         <obj_property name="ElementShortName">mws_awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_awlen">
         <obj_property name="ElementShortName">mws_awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">mws_awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_awvalid">
         <obj_property name="ElementShortName">mws_awvalid</obj_property>
         <obj_property name="ObjectShortName">mws_awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_awready">
         <obj_property name="ElementShortName">mws_awready</obj_property>
         <obj_property name="ObjectShortName">mws_awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_wdata">
         <obj_property name="ElementShortName">mws_wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">mws_wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_wstrb">
         <obj_property name="ElementShortName">mws_wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_wlast">
         <obj_property name="ElementShortName">mws_wlast</obj_property>
         <obj_property name="ObjectShortName">mws_wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_wvalid">
         <obj_property name="ElementShortName">mws_wvalid</obj_property>
         <obj_property name="ObjectShortName">mws_wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_wready">
         <obj_property name="ElementShortName">mws_wready</obj_property>
         <obj_property name="ObjectShortName">mws_wready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_bvalid">
         <obj_property name="ElementShortName">mws_bvalid</obj_property>
         <obj_property name="ObjectShortName">mws_bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_bready">
         <obj_property name="ElementShortName">mws_bready</obj_property>
         <obj_property name="ObjectShortName">mws_bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_araddr">
         <obj_property name="ElementShortName">mws_araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_arlen">
         <obj_property name="ElementShortName">mws_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">mws_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_arvalid">
         <obj_property name="ElementShortName">mws_arvalid</obj_property>
         <obj_property name="ObjectShortName">mws_arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_arready">
         <obj_property name="ElementShortName">mws_arready</obj_property>
         <obj_property name="ObjectShortName">mws_arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_rdata">
         <obj_property name="ElementShortName">mws_rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">mws_rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_rlast">
         <obj_property name="ElementShortName">mws_rlast</obj_property>
         <obj_property name="ObjectShortName">mws_rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_rvalid">
         <obj_property name="ElementShortName">mws_rvalid</obj_property>
         <obj_property name="ObjectShortName">mws_rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_rready">
         <obj_property name="ElementShortName">mws_rready</obj_property>
         <obj_property name="ObjectShortName">mws_rready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_tag_done">
         <obj_property name="ElementShortName">compute_tag_done</obj_property>
         <obj_property name="ObjectShortName">compute_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_tag_reuse">
         <obj_property name="ElementShortName">compute_tag_reuse</obj_property>
         <obj_property name="ObjectShortName">compute_tag_reuse</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_tag_ready">
         <obj_property name="ElementShortName">compute_tag_ready</obj_property>
         <obj_property name="ObjectShortName">compute_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_tag">
         <obj_property name="ElementShortName">compute_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">compute_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_tag_delayed_buf_write">
         <obj_property name="ElementShortName">compute_tag_delayed_buf_write[0:0]</obj_property>
         <obj_property name="ObjectShortName">compute_tag_delayed_buf_write[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/compute_tag_delayed_buf_read">
         <obj_property name="ElementShortName">compute_tag_delayed_buf_read[0:0]</obj_property>
         <obj_property name="ObjectShortName">compute_tag_delayed_buf_read[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_tag_done">
         <obj_property name="ElementShortName">ldmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">ldmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_tag_ready">
         <obj_property name="ElementShortName">ldmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">ldmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_tag">
         <obj_property name="ElementShortName">ldmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/stmem_tag_done">
         <obj_property name="ElementShortName">stmem_tag_done</obj_property>
         <obj_property name="ObjectShortName">stmem_tag_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/stmem_tag_ready">
         <obj_property name="ElementShortName">stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_state_d">
         <obj_property name="ElementShortName">ldmem_state_d[3:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_state_d[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_state_q">
         <obj_property name="ElementShortName">ldmem_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_state_qq">
         <obj_property name="ElementShortName">ldmem_state_qq[3:0]</obj_property>
         <obj_property name="ObjectShortName">ldmem_state_qq[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/stmem_state_d">
         <obj_property name="ElementShortName">stmem_state_d[3:0]</obj_property>
         <obj_property name="ObjectShortName">stmem_state_d[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/stmem_state_q">
         <obj_property name="ElementShortName">stmem_state_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">stmem_state_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_mem_req_v">
         <obj_property name="ElementShortName">ld_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">ld_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_mem_req_v">
         <obj_property name="ElementShortName">st_mem_req_v</obj_property>
         <obj_property name="ObjectShortName">st_mem_req_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag">
         <obj_property name="ElementShortName">tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_iter_v_q">
         <obj_property name="ElementShortName">ld_iter_v_q</obj_property>
         <obj_property name="ObjectShortName">ld_iter_v_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_iter_v_q">
         <obj_property name="ElementShortName">st_iter_v_q</obj_property>
         <obj_property name="ObjectShortName">st_iter_v_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/iter_q">
         <obj_property name="ElementShortName">iter_q[15:0]</obj_property>
         <obj_property name="ObjectShortName">iter_q[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/loop_id_q">
         <obj_property name="ElementShortName">loop_id_q[5:0]</obj_property>
         <obj_property name="ObjectShortName">loop_id_q[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/loop_level_q">
         <obj_property name="ElementShortName">loop_level_q[5:0]</obj_property>
         <obj_property name="ObjectShortName">loop_level_q[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_loop_iter_loop_id">
         <obj_property name="ElementShortName">mws_ld_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_loop_iter">
         <obj_property name="ElementShortName">mws_ld_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_loop_iter_v">
         <obj_property name="ElementShortName">mws_ld_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_loop_iter_loop_level">
         <obj_property name="ElementShortName">mws_ld_loop_iter_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_iter_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_start">
         <obj_property name="ElementShortName">mws_ld_start</obj_property>
         <obj_property name="ObjectShortName">mws_ld_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_done">
         <obj_property name="ElementShortName">mws_ld_done</obj_property>
         <obj_property name="ObjectShortName">mws_ld_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_stall">
         <obj_property name="ElementShortName">mws_ld_stall</obj_property>
         <obj_property name="ObjectShortName">mws_ld_stall</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_init">
         <obj_property name="ElementShortName">mws_ld_init</obj_property>
         <obj_property name="ObjectShortName">mws_ld_init</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_enter">
         <obj_property name="ElementShortName">mws_ld_enter</obj_property>
         <obj_property name="ObjectShortName">mws_ld_enter</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_exit">
         <obj_property name="ElementShortName">mws_ld_exit</obj_property>
         <obj_property name="ObjectShortName">mws_ld_exit</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_index">
         <obj_property name="ElementShortName">mws_ld_index[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_index[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_index_valid">
         <obj_property name="ElementShortName">mws_ld_index_valid</obj_property>
         <obj_property name="ObjectShortName">mws_ld_index_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_step">
         <obj_property name="ElementShortName">mws_ld_step</obj_property>
         <obj_property name="ObjectShortName">mws_ld_step</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_loop_id">
         <obj_property name="ElementShortName">mws_ld_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_loop_iter_loop_id">
         <obj_property name="ElementShortName">mws_st_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_st_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_loop_iter">
         <obj_property name="ElementShortName">mws_st_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">mws_st_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_loop_iter_v">
         <obj_property name="ElementShortName">mws_st_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">mws_st_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_loop_iter_loop_level">
         <obj_property name="ElementShortName">mws_st_loop_iter_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_st_loop_iter_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_start">
         <obj_property name="ElementShortName">mws_st_start</obj_property>
         <obj_property name="ObjectShortName">mws_st_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_done">
         <obj_property name="ElementShortName">mws_st_done</obj_property>
         <obj_property name="ObjectShortName">mws_st_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_stall">
         <obj_property name="ElementShortName">mws_st_stall</obj_property>
         <obj_property name="ObjectShortName">mws_st_stall</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_init">
         <obj_property name="ElementShortName">mws_st_init</obj_property>
         <obj_property name="ObjectShortName">mws_st_init</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_enter">
         <obj_property name="ElementShortName">mws_st_enter</obj_property>
         <obj_property name="ObjectShortName">mws_st_enter</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_exit">
         <obj_property name="ElementShortName">mws_st_exit</obj_property>
         <obj_property name="ObjectShortName">mws_st_exit</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_index">
         <obj_property name="ElementShortName">mws_st_index[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_st_index[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_index_valid">
         <obj_property name="ElementShortName">mws_st_index_valid</obj_property>
         <obj_property name="ObjectShortName">mws_st_index_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_step">
         <obj_property name="ElementShortName">mws_st_step</obj_property>
         <obj_property name="ObjectShortName">mws_st_step</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_loop_id">
         <obj_property name="ElementShortName">mws_st_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">mws_st_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_stride_v">
         <obj_property name="ElementShortName">ld_stride_v</obj_property>
         <obj_property name="ObjectShortName">ld_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_stride">
         <obj_property name="ElementShortName">ld_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">ld_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_stride_segment">
         <obj_property name="ElementShortName">ld_stride_segment</obj_property>
         <obj_property name="ObjectShortName">ld_stride_segment</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_stride_v">
         <obj_property name="ElementShortName">st_stride_v</obj_property>
         <obj_property name="ObjectShortName">st_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_stride">
         <obj_property name="ElementShortName">st_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">st_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_stride_segment">
         <obj_property name="ElementShortName">st_stride_segment</obj_property>
         <obj_property name="ObjectShortName">st_stride_segment</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_addr">
         <obj_property name="ElementShortName">ld_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ld_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_ld_base_addr">
         <obj_property name="ElementShortName">mws_ld_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_ld_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_addr_v">
         <obj_property name="ElementShortName">ld_addr_v</obj_property>
         <obj_property name="ObjectShortName">ld_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_addr">
         <obj_property name="ElementShortName">st_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">st_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_base_addr">
         <obj_property name="ElementShortName">mws_st_base_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">mws_st_base_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_addr_v">
         <obj_property name="ElementShortName">st_addr_v</obj_property>
         <obj_property name="ObjectShortName">st_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_buf_start">
         <obj_property name="ElementShortName">st_buf_start</obj_property>
         <obj_property name="ObjectShortName">st_buf_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/next_compute_last_group">
         <obj_property name="ElementShortName">next_compute_last_group</obj_property>
         <obj_property name="ObjectShortName">next_compute_last_group</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/next_st_last_group">
         <obj_property name="ElementShortName">next_st_last_group</obj_property>
         <obj_property name="ObjectShortName">next_st_last_group</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/next_tag_compute_counter">
         <obj_property name="ElementShortName">next_tag_compute_counter[0:0]</obj_property>
         <obj_property name="ObjectShortName">next_tag_compute_counter[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/next_tag_st_counter">
         <obj_property name="ElementShortName">next_tag_st_counter[0:0]</obj_property>
         <obj_property name="ObjectShortName">next_tag_st_counter[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/next_group_compute_counter">
         <obj_property name="ElementShortName">next_group_compute_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">next_group_compute_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/next_group_st_counter">
         <obj_property name="ElementShortName">next_group_st_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">next_group_st_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_req_size">
         <obj_property name="ElementShortName">ld_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">ld_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_req_size">
         <obj_property name="ElementShortName">st_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">st_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_req_valid_d">
         <obj_property name="ElementShortName">ld_req_valid_d</obj_property>
         <obj_property name="ObjectShortName">ld_req_valid_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_req_valid_d">
         <obj_property name="ElementShortName">st_req_valid_d</obj_property>
         <obj_property name="ObjectShortName">st_req_valid_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_req_valid_q">
         <obj_property name="ElementShortName">ld_req_valid_q</obj_property>
         <obj_property name="ObjectShortName">ld_req_valid_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_req_valid_q">
         <obj_property name="ElementShortName">st_req_valid_q</obj_property>
         <obj_property name="ObjectShortName">st_req_valid_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_ld_addr">
         <obj_property name="ElementShortName">tag_ld_addr[0:1][63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_ld_addr[0:1][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/tag_st_addr">
         <obj_property name="ElementShortName">tag_st_addr[0:1][63:0]</obj_property>
         <obj_property name="ObjectShortName">tag_st_addr[0:1][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_req_addr">
         <obj_property name="ElementShortName">ld_req_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">ld_req_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_req_addr">
         <obj_property name="ElementShortName">st_req_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">st_req_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_req_loop_id">
         <obj_property name="ElementShortName">st_req_loop_id[15:0]</obj_property>
         <obj_property name="ObjectShortName">st_req_loop_id[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_rd_req">
         <obj_property name="ElementShortName">axi_rd_req</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_rd_done">
         <obj_property name="ElementShortName">axi_rd_done</obj_property>
         <obj_property name="ObjectShortName">axi_rd_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_rd_req_size">
         <obj_property name="ElementShortName">axi_rd_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">axi_rd_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_rd_addr">
         <obj_property name="ElementShortName">axi_rd_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi_rd_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_wr_req">
         <obj_property name="ElementShortName">axi_wr_req</obj_property>
         <obj_property name="ObjectShortName">axi_wr_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_wr_done">
         <obj_property name="ElementShortName">axi_wr_done</obj_property>
         <obj_property name="ObjectShortName">axi_wr_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_wr_req_size">
         <obj_property name="ElementShortName">axi_wr_req_size[15:0]</obj_property>
         <obj_property name="ObjectShortName">axi_wr_req_size[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_wr_ready">
         <obj_property name="ElementShortName">axi_wr_ready</obj_property>
         <obj_property name="ObjectShortName">axi_wr_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_wr_addr">
         <obj_property name="ElementShortName">axi_wr_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">axi_wr_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mem_write_req">
         <obj_property name="ElementShortName">mem_write_req</obj_property>
         <obj_property name="ObjectShortName">mem_write_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mem_write_data">
         <obj_property name="ElementShortName">mem_write_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">mem_write_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mem_write_ready">
         <obj_property name="ElementShortName">mem_write_ready</obj_property>
         <obj_property name="ObjectShortName">mem_write_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mem_read_data">
         <obj_property name="ElementShortName">mem_read_data[511:0]</obj_property>
         <obj_property name="ObjectShortName">mem_read_data[511:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_mem_read_req">
         <obj_property name="ElementShortName">axi_mem_read_req</obj_property>
         <obj_property name="ObjectShortName">axi_mem_read_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_mem_read_ready">
         <obj_property name="ElementShortName">axi_mem_read_ready</obj_property>
         <obj_property name="ObjectShortName">axi_mem_read_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_write_ext_counter_group">
         <obj_property name="ElementShortName">buf_write_ext_counter_group[1:0]</obj_property>
         <obj_property name="ObjectShortName">buf_write_ext_counter_group[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_buf_ext_write_addr">
         <obj_property name="ElementShortName">_buf_ext_write_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_ext_write_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_write_addr">
         <obj_property name="ElementShortName">buf_ext_write_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/group_buf_ext_write_addr">
         <obj_property name="ElementShortName">group_buf_ext_write_addr[175:0]</obj_property>
         <obj_property name="ObjectShortName">group_buf_ext_write_addr[175:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_write_addr_out">
         <obj_property name="ElementShortName">buf_ext_write_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_write_req_out">
         <obj_property name="ElementShortName">buf_ext_write_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_write_data_out">
         <obj_property name="ElementShortName">buf_ext_write_data_out[2047:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_data_out[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/group_buf_ext_write_req">
         <obj_property name="ElementShortName">group_buf_ext_write_req[15:0]</obj_property>
         <obj_property name="ObjectShortName">group_buf_ext_write_req[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_write_req">
         <obj_property name="ElementShortName">buf_ext_write_req</obj_property>
         <obj_property name="ObjectShortName">buf_ext_write_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_read_ext_counter_group">
         <obj_property name="ElementShortName">buf_read_ext_counter_group[1:0]</obj_property>
         <obj_property name="ObjectShortName">buf_read_ext_counter_group[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_buf_ext_read_addr">
         <obj_property name="ElementShortName">_buf_ext_read_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_ext_read_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_read_addr">
         <obj_property name="ElementShortName">buf_ext_read_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_read_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/group_buf_ext_read_addr">
         <obj_property name="ElementShortName">group_buf_ext_read_addr[175:0]</obj_property>
         <obj_property name="ObjectShortName">group_buf_ext_read_addr[175:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_read_addr_out">
         <obj_property name="ElementShortName">buf_ext_read_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_read_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_read_req_out">
         <obj_property name="ElementShortName">buf_ext_read_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">buf_ext_read_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_buf_ext_read_data">
         <obj_property name="ElementShortName">_buf_ext_read_data[2047:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_ext_read_data[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/group_buf_ext_read_req">
         <obj_property name="ElementShortName">group_buf_ext_read_req[15:0]</obj_property>
         <obj_property name="ObjectShortName">group_buf_ext_read_req[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_ext_read_req">
         <obj_property name="ElementShortName">buf_ext_read_req</obj_property>
         <obj_property name="ObjectShortName">buf_ext_read_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_simd_read_req_out">
         <obj_property name="ElementShortName">buf_simd_read_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">buf_simd_read_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_simd_read_addr_out">
         <obj_property name="ElementShortName">buf_simd_read_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">buf_simd_read_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_simd_buf_read_data">
         <obj_property name="ElementShortName">_simd_buf_read_data[2047:0]</obj_property>
         <obj_property name="ObjectShortName">_simd_buf_read_data[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_buf_simd_ext_read_req_out">
         <obj_property name="ElementShortName">_buf_simd_ext_read_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_simd_ext_read_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_buf_simd_ext_read_addr_out">
         <obj_property name="ElementShortName">_buf_simd_ext_read_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">_buf_simd_ext_read_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_write_req_out">
         <obj_property name="ElementShortName">sys_buf_write_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_write_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_write_addr_out">
         <obj_property name="ElementShortName">sys_buf_write_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_write_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_write_data_out">
         <obj_property name="ElementShortName">sys_buf_write_data_out[2047:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_write_data_out[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_read_req_out">
         <obj_property name="ElementShortName">sys_buf_read_req_out[63:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_read_req_out[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sys_buf_read_addr_out">
         <obj_property name="ElementShortName">sys_buf_read_addr_out[703:0]</obj_property>
         <obj_property name="ObjectShortName">sys_buf_read_addr_out[703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_sys_buf_read_data_in">
         <obj_property name="ElementShortName">_sys_buf_read_data_in[2047:0]</obj_property>
         <obj_property name="ObjectShortName">_sys_buf_read_data_in[2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_ld_st_sys_buf_write_req_out">
         <obj_property name="ElementShortName">_ld_st_sys_buf_write_req_out[1:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">_ld_st_sys_buf_write_req_out[1:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_ld_st_sys_buf_write_addr_out">
         <obj_property name="ElementShortName">_ld_st_sys_buf_write_addr_out[1:0][703:0]</obj_property>
         <obj_property name="ObjectShortName">_ld_st_sys_buf_write_addr_out[1:0][703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_ld_st_sys_buf_write_data_out">
         <obj_property name="ElementShortName">_ld_st_sys_buf_write_data_out[1:0][2047:0]</obj_property>
         <obj_property name="ObjectShortName">_ld_st_sys_buf_write_data_out[1:0][2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_ld_st_sys_buf_read_req_out">
         <obj_property name="ElementShortName">_ld_st_sys_buf_read_req_out[1:0][63:0]</obj_property>
         <obj_property name="ObjectShortName">_ld_st_sys_buf_read_req_out[1:0][63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_ld_st_sys_buf_read_addr_out">
         <obj_property name="ElementShortName">_ld_st_sys_buf_read_addr_out[1:0][703:0]</obj_property>
         <obj_property name="ObjectShortName">_ld_st_sys_buf_read_addr_out[1:0][703:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/_ld_st_sys_buf_read_data_in">
         <obj_property name="ElementShortName">_ld_st_sys_buf_read_data_in[1:0][2047:0]</obj_property>
         <obj_property name="ObjectShortName">_ld_st_sys_buf_read_data_in[1:0][2047:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/stmem_state">
         <obj_property name="ElementShortName">stmem_state[3:0]</obj_property>
         <obj_property name="ObjectShortName">stmem_state[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/stmem_tag">
         <obj_property name="ElementShortName">stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/stmem_ddr_pe_sw">
         <obj_property name="ElementShortName">stmem_ddr_pe_sw</obj_property>
         <obj_property name="ObjectShortName">stmem_ddr_pe_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_buf_simd_start">
         <obj_property name="ElementShortName">st_buf_simd_start</obj_property>
         <obj_property name="ObjectShortName">st_buf_simd_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_buf_simd_done">
         <obj_property name="ElementShortName">st_buf_simd_done</obj_property>
         <obj_property name="ObjectShortName">st_buf_simd_done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_buf_ddr_start">
         <obj_property name="ElementShortName">st_buf_ddr_start</obj_property>
         <obj_property name="ObjectShortName">st_buf_ddr_start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/raw">
         <obj_property name="ElementShortName">raw</obj_property>
         <obj_property name="ObjectShortName">raw</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/raw_stmem_tag_d">
         <obj_property name="ElementShortName">raw_stmem_tag_d[0:0]</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_tag_d[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/raw_stmem_tag_q">
         <obj_property name="ElementShortName">raw_stmem_tag_q[0:0]</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_tag_q[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/raw_stmem_tag">
         <obj_property name="ElementShortName">raw_stmem_tag[0:0]</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_tag[0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/raw_stmem_tag_ready">
         <obj_property name="ElementShortName">raw_stmem_tag_ready</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_tag_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/raw_stmem_st_addr">
         <obj_property name="ElementShortName">raw_stmem_st_addr[63:0]</obj_property>
         <obj_property name="ObjectShortName">raw_stmem_st_addr[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_dummy_q">
         <obj_property name="ElementShortName">ldmem_dummy_q</obj_property>
         <obj_property name="ObjectShortName">ldmem_dummy_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/wait_cycles_d">
         <obj_property name="ElementShortName">wait_cycles_d[5:0]</obj_property>
         <obj_property name="ObjectShortName">wait_cycles_d[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/wait_cycles_q">
         <obj_property name="ElementShortName">wait_cycles_q[5:0]</obj_property>
         <obj_property name="ObjectShortName">wait_cycles_q[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_start_d">
         <obj_property name="ElementShortName">simd_start_d</obj_property>
         <obj_property name="ObjectShortName">simd_start_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_start_q">
         <obj_property name="ElementShortName">simd_start_q</obj_property>
         <obj_property name="ObjectShortName">simd_start_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_st_done">
         <obj_property name="ElementShortName">simd_st_done</obj_property>
         <obj_property name="ObjectShortName">simd_st_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fsm_ld_iter_done">
         <obj_property name="ElementShortName">fsm_ld_iter_done[64:0]</obj_property>
         <obj_property name="ObjectShortName">fsm_ld_iter_done[64:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fsm_st_iter_done">
         <obj_property name="ElementShortName">fsm_st_iter_done[64:0]</obj_property>
         <obj_property name="ObjectShortName">fsm_st_iter_done[64:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/sa_group_v">
         <obj_property name="ElementShortName">sa_group_v</obj_property>
         <obj_property name="ObjectShortName">sa_group_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/max_groups_counter">
         <obj_property name="ElementShortName">max_groups_counter[3:0]</obj_property>
         <obj_property name="ObjectShortName">max_groups_counter[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ld_st_group_loop_v">
         <obj_property name="ElementShortName">ld_st_group_loop_v</obj_property>
         <obj_property name="ObjectShortName">ld_st_group_loop_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/ldmem_ready">
         <obj_property name="ElementShortName">ldmem_ready</obj_property>
         <obj_property name="ObjectShortName">ldmem_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/axi_wr_data_v">
         <obj_property name="ElementShortName">axi_wr_data_v</obj_property>
         <obj_property name="ObjectShortName">axi_wr_data_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_s_write_req">
         <obj_property name="ElementShortName">fifo_s_write_req</obj_property>
         <obj_property name="ObjectShortName">fifo_s_write_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_s_read_req">
         <obj_property name="ElementShortName">fifo_s_read_req</obj_property>
         <obj_property name="ObjectShortName">fifo_s_read_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_s_read_ready">
         <obj_property name="ElementShortName">fifo_s_read_ready</obj_property>
         <obj_property name="ObjectShortName">fifo_s_read_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_s_write_ready">
         <obj_property name="ElementShortName">fifo_s_write_ready</obj_property>
         <obj_property name="ObjectShortName">fifo_s_write_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_almost_full">
         <obj_property name="ElementShortName">fifo_almost_full</obj_property>
         <obj_property name="ObjectShortName">fifo_almost_full</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_almost_empty">
         <obj_property name="ElementShortName">fifo_almost_empty</obj_property>
         <obj_property name="ObjectShortName">fifo_almost_empty</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_s_read_data">
         <obj_property name="ElementShortName">fifo_s_read_data</obj_property>
         <obj_property name="ObjectShortName">fifo_s_read_data</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/fifo_buf_read_req_counter">
         <obj_property name="ElementShortName">fifo_buf_read_req_counter[1:0]</obj_property>
         <obj_property name="ObjectShortName">fifo_buf_read_req_counter[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_read_state_q">
         <obj_property name="ElementShortName">buf_read_state_q</obj_property>
         <obj_property name="ObjectShortName">buf_read_state_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_req_valid_qq">
         <obj_property name="ElementShortName">st_req_valid_qq</obj_property>
         <obj_property name="ObjectShortName">st_req_valid_qq</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/st_req_valid_qqq">
         <obj_property name="ElementShortName">st_req_valid_qqq</obj_property>
         <obj_property name="ObjectShortName">st_req_valid_qqq</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/mws_st_done_q">
         <obj_property name="ElementShortName">mws_st_done_q</obj_property>
         <obj_property name="ObjectShortName">mws_st_done_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_read_ext_counter_group_q">
         <obj_property name="ElementShortName">buf_read_ext_counter_group_q[1:0]</obj_property>
         <obj_property name="ObjectShortName">buf_read_ext_counter_group_q[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/buf_read_ext_counter_group_delayed">
         <obj_property name="ElementShortName">buf_read_ext_counter_group_delayed[1:0]</obj_property>
         <obj_property name="ObjectShortName">buf_read_ext_counter_group_delayed[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/obuf_interface_inst/simd_read_state">
         <obj_property name="ElementShortName">simd_read_state[63:0]</obj_property>
         <obj_property name="ObjectShortName">simd_read_state[63:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1540">
      <obj_property name="label">sa_compute_addr_gen</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/start">
         <obj_property name="ElementShortName">start</obj_property>
         <obj_property name="ObjectShortName">start</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/done">
         <obj_property name="ElementShortName">done</obj_property>
         <obj_property name="ObjectShortName">done</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/block_done">
         <obj_property name="ElementShortName">block_done</obj_property>
         <obj_property name="ObjectShortName">block_done</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_curr_group_id">
         <obj_property name="ElementShortName">cfg_curr_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_curr_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/next_group_id">
         <obj_property name="ElementShortName">next_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">next_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/stall">
         <obj_property name="ElementShortName">stall</obj_property>
         <obj_property name="ObjectShortName">stall</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_iter_v">
         <obj_property name="ElementShortName">cfg_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_iter">
         <obj_property name="ElementShortName">cfg_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_iter_loop_id">
         <obj_property name="ElementShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_iter_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_set_specific_loop_v">
         <obj_property name="ElementShortName">cfg_set_specific_loop_v</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_set_specific_loop_loop_id">
         <obj_property name="ElementShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_set_specific_loop_loop_param">
         <obj_property name="ElementShortName">cfg_set_specific_loop_loop_param</obj_property>
         <obj_property name="ObjectShortName">cfg_set_specific_loop_loop_param</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_stride_v">
         <obj_property name="ElementShortName">cfg_loop_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_stride">
         <obj_property name="ElementShortName">cfg_loop_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_stride_loop_id">
         <obj_property name="ElementShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_stride_id">
         <obj_property name="ElementShortName">cfg_loop_stride_id[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_id[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_loop_stride_type">
         <obj_property name="ElementShortName">cfg_loop_stride_type[1:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_loop_stride_type[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/inst_group_id">
         <obj_property name="ElementShortName">inst_group_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">inst_group_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/inst_group_type">
         <obj_property name="ElementShortName">inst_group_type</obj_property>
         <obj_property name="ObjectShortName">inst_group_type</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/inst_group_s_e">
         <obj_property name="ElementShortName">inst_group_s_e</obj_property>
         <obj_property name="ObjectShortName">inst_group_s_e</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/inst_group_v">
         <obj_property name="ElementShortName">inst_group_v</obj_property>
         <obj_property name="ObjectShortName">inst_group_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/inst_group_last">
         <obj_property name="ElementShortName">inst_group_last</obj_property>
         <obj_property name="ObjectShortName">inst_group_last</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_base_addr">
         <obj_property name="ElementShortName">obuf_base_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_base_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_rd_addr">
         <obj_property name="ElementShortName">obuf_rd_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_rd_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_rd_addr_v">
         <obj_property name="ElementShortName">obuf_rd_addr_v</obj_property>
         <obj_property name="ObjectShortName">obuf_rd_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_wr_addr">
         <obj_property name="ElementShortName">obuf_wr_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_wr_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_wr_addr_v">
         <obj_property name="ElementShortName">obuf_wr_addr_v</obj_property>
         <obj_property name="ObjectShortName">obuf_wr_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ibuf_base_addr">
         <obj_property name="ElementShortName">ibuf_base_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">ibuf_base_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ibuf_rd_addr">
         <obj_property name="ElementShortName">ibuf_rd_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">ibuf_rd_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ibuf_rd_addr_v">
         <obj_property name="ElementShortName">ibuf_rd_addr_v</obj_property>
         <obj_property name="ObjectShortName">ibuf_rd_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/wbuf_base_addr">
         <obj_property name="ElementShortName">wbuf_base_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_base_addr[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/wbuf_rd_addr">
         <obj_property name="ElementShortName">wbuf_rd_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_rd_addr[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/wbuf_rd_addr_v">
         <obj_property name="ElementShortName">wbuf_rd_addr_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_rd_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bbuf_base_addr">
         <obj_property name="ElementShortName">bbuf_base_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_base_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bbuf_rd_addr">
         <obj_property name="ElementShortName">bbuf_rd_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_rd_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bbuf_rd_addr_v">
         <obj_property name="ElementShortName">bbuf_rd_addr_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_rd_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_base_addr_v">
         <obj_property name="ElementShortName">obuf_base_addr_v</obj_property>
         <obj_property name="ObjectShortName">obuf_base_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/wbuf_base_addr_v">
         <obj_property name="ElementShortName">wbuf_base_addr_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_base_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ibuf_base_addr_v">
         <obj_property name="ElementShortName">ibuf_base_addr_v</obj_property>
         <obj_property name="ObjectShortName">ibuf_base_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bias_prev_sw">
         <obj_property name="ElementShortName">bias_prev_sw</obj_property>
         <obj_property name="ObjectShortName">bias_prev_sw</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_base_loop_iter_v">
         <obj_property name="ElementShortName">cfg_base_loop_iter_v</obj_property>
         <obj_property name="ObjectShortName">cfg_base_loop_iter_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_base_loop_iter">
         <obj_property name="ElementShortName">cfg_base_loop_iter[15:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_base_loop_iter[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_base_loop_id">
         <obj_property name="ElementShortName">cfg_base_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_base_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/iter_done">
         <obj_property name="ElementShortName">iter_done[64:0]</obj_property>
         <obj_property name="ObjectShortName">iter_done[64:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/base_loop_stall">
         <obj_property name="ElementShortName">base_loop_stall</obj_property>
         <obj_property name="ObjectShortName">base_loop_stall</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/curr_base_loop_iters">
         <obj_property name="ElementShortName">curr_base_loop_iters[1023:0]</obj_property>
         <obj_property name="ObjectShortName">curr_base_loop_iters[1023:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_base_stride_v">
         <obj_property name="ElementShortName">cfg_base_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_base_stride_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_obuf_stride_v">
         <obj_property name="ElementShortName">cfg_obuf_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_obuf_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_stride">
         <obj_property name="ElementShortName">obuf_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_obuf_stride_loop_id">
         <obj_property name="ElementShortName">cfg_obuf_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_obuf_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_bbuf_stride_v">
         <obj_property name="ElementShortName">cfg_bbuf_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_bbuf_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bbuf_stride">
         <obj_property name="ElementShortName">bbuf_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_bbuf_stride_loop_id">
         <obj_property name="ElementShortName">cfg_bbuf_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_bbuf_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_ibuf_stride_v">
         <obj_property name="ElementShortName">cfg_ibuf_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_ibuf_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ibuf_stride">
         <obj_property name="ElementShortName">ibuf_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">ibuf_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_ibuf_stride_loop_id">
         <obj_property name="ElementShortName">cfg_ibuf_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_ibuf_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_wbuf_stride_v">
         <obj_property name="ElementShortName">cfg_wbuf_stride_v</obj_property>
         <obj_property name="ObjectShortName">cfg_wbuf_stride_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/wbuf_stride">
         <obj_property name="ElementShortName">wbuf_stride[31:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_stride[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_wbuf_stride_loop_id">
         <obj_property name="ElementShortName">cfg_wbuf_stride_loop_id[5:0]</obj_property>
         <obj_property name="ObjectShortName">cfg_wbuf_stride_loop_id[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_addr">
         <obj_property name="ElementShortName">obuf_addr[10:0]</obj_property>
         <obj_property name="ObjectShortName">obuf_addr[10:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/obuf_addr_v">
         <obj_property name="ElementShortName">obuf_addr_v</obj_property>
         <obj_property name="ObjectShortName">obuf_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/wbuf_addr">
         <obj_property name="ElementShortName">wbuf_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">wbuf_addr[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/wbuf_addr_v">
         <obj_property name="ElementShortName">wbuf_addr_v</obj_property>
         <obj_property name="ObjectShortName">wbuf_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ibuf_addr">
         <obj_property name="ElementShortName">ibuf_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">ibuf_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ibuf_addr_v">
         <obj_property name="ElementShortName">ibuf_addr_v</obj_property>
         <obj_property name="ObjectShortName">ibuf_addr_v</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bbuf_addr">
         <obj_property name="ElementShortName">bbuf_addr[9:0]</obj_property>
         <obj_property name="ObjectShortName">bbuf_addr[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/bbuf_addr_v">
         <obj_property name="ElementShortName">bbuf_addr_v</obj_property>
         <obj_property name="ObjectShortName">bbuf_addr_v</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_ic_inner_loop_wr_req">
         <obj_property name="ElementShortName">cfg_ic_inner_loop_wr_req</obj_property>
         <obj_property name="ObjectShortName">cfg_ic_inner_loop_wr_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_ic_inner_loop_rd_req">
         <obj_property name="ElementShortName">cfg_ic_inner_loop_rd_req</obj_property>
         <obj_property name="ObjectShortName">cfg_ic_inner_loop_rd_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/ic_inner_loop_level">
         <obj_property name="ElementShortName">ic_inner_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">ic_inner_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_kw_inner_loop_wr_req">
         <obj_property name="ElementShortName">cfg_kw_inner_loop_wr_req</obj_property>
         <obj_property name="ObjectShortName">cfg_kw_inner_loop_wr_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_kw_inner_loop_rd_req">
         <obj_property name="ElementShortName">cfg_kw_inner_loop_rd_req</obj_property>
         <obj_property name="ObjectShortName">cfg_kw_inner_loop_rd_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/kw_inner_loop_level">
         <obj_property name="ElementShortName">kw_inner_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">kw_inner_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_kh_inner_loop_wr_req">
         <obj_property name="ElementShortName">cfg_kh_inner_loop_wr_req</obj_property>
         <obj_property name="ObjectShortName">cfg_kh_inner_loop_wr_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/cfg_kh_inner_loop_rd_req">
         <obj_property name="ElementShortName">cfg_kh_inner_loop_rd_req</obj_property>
         <obj_property name="ObjectShortName">cfg_kh_inner_loop_rd_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/kh_inner_loop_level">
         <obj_property name="ElementShortName">kh_inner_loop_level[5:0]</obj_property>
         <obj_property name="ObjectShortName">kh_inner_loop_level[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/compute_ic_loop_cfg">
         <obj_property name="ElementShortName">compute_ic_loop_cfg[15:0]</obj_property>
         <obj_property name="ObjectShortName">compute_ic_loop_cfg[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/compute_kw_loop_cfg">
         <obj_property name="ElementShortName">compute_kw_loop_cfg[15:0]</obj_property>
         <obj_property name="ObjectShortName">compute_kw_loop_cfg[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/compute_kh_loop_cfg">
         <obj_property name="ElementShortName">compute_kh_loop_cfg[15:0]</obj_property>
         <obj_property name="ObjectShortName">compute_kh_loop_cfg[15:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/start_q">
         <obj_property name="ElementShortName">start_q</obj_property>
         <obj_property name="ObjectShortName">start_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/systolic_fpga_tb/inst_dut/inst_genesys_systolic_wrapper/inst_genesys_top_module/sa_compute_addr_gen/_bias_prev_sw">
         <obj_property name="ElementShortName">_bias_prev_sw[63:0]</obj_property>
         <obj_property name="ObjectShortName">_bias_prev_sw[63:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
