$date
	Sat Aug 08 02:12:43 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vending_machineTB $end
$var wire 1 ! ticket $end
$var reg 1 " clk $end
$var reg 2 # coin [1:0] $end
$var reg 1 $ rst $end
$scope module M0 $end
$var wire 1 " clk $end
$var wire 2 % coin [1:0] $end
$var wire 1 $ rst $end
$var reg 2 & c_state [1:0] $end
$var reg 2 ' n_state [1:0] $end
$var reg 1 ! ticket $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
b0 %
0$
b0 #
0"
x!
$end
#4
0!
b0 '
b0 &
1$
#8
0$
#10
1"
#18
b1 '
b1 #
b1 %
#20
0"
#28
b10 '
b10 #
b10 %
#30
1!
b0 '
b10 &
1"
#32
