#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Mar  2 13:57:13 2016
# Process ID: 30104
# Log file: /home/INTRA/ahelkh/workspace/lab2/vivado.log
# Journal file: /home/INTRA/ahelkh/workspace/lab2/vivado.jou
#-----------------------------------------------------------
start_gui
create_project lab2 /home/INTRA/ahelkh/workspace/lab2/lab2 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "lab2_SoC"
Wrote  : </home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property location {1 338 171} [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]'
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
save_bd_design
Wrote  : </home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd> 
set_property location {1 249 88} [get_bd_cells processing_system7_0]
set_property location {1 185 180} [get_bd_cells processing_system7_0]
set_property location {1 198 33} [get_bd_cells processing_system7_0]
set_property location {459 79} [get_bd_intf_ports DDR]
set_property location {439 83} [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {0.5 -40 335} [get_bd_cells processing_system7_0]
set_property location {437 231} [get_bd_intf_ports DDR]
set_property location {489 307} [get_bd_intf_ports DDR]
set_property location {498 264} [get_bd_intf_ports DDR]
set_property location {443 370} [get_bd_intf_ports FIXED_IO]
set_property location {437 312} [get_bd_intf_ports DDR]
set_property location {724 318} [get_bd_intf_ports DDR]
set_property location {689 299} [get_bd_intf_ports FIXED_IO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "leds_8bits" }  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] set_property CONFIG.GPIO_BOARD_INTERFACE leds_8bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule:/axi_gpio_0-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 leds_8bits
INFO: [board_rule:/axi_gpio_0-100] connect_bd_intf_net /leds_8bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000[ 64K ]>
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6045.039 ; gain = 0.000 ; free physical = 12192 ; free virtual = 15581
make_wrapper -files [get_files /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd] -top
INFO: [BD 41-1662] The design 'lab2_SoC.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC.vhd
VHDL Output written to : /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC_wrapper.vhd
Wrote  : </home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd> 
add_files -norecurse /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'lab2_SoC.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC.vhd
VHDL Output written to : /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC_wrapper.vhd
Wrote  : </home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lab2_SoC_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lab2_SoC_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'lab2_SoC_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lab2_SoC_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'lab2_SoC_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'lab2_SoC_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'lab2_SoC_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hw_handoff/lab2_SoC.hwh
Generated Block Design Tcl file /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hw_handoff/lab2_SoC_bd.tcl
Generated Hardware Definition File /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC.hwdef
INFO: [BD 41-1662] The design 'lab2_SoC.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC.vhd
VHDL Output written to : /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC_wrapper.vhd
Wrote  : </home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/lab2_SoC.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'lab2_SoC_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'lab2_SoC_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'lab2_SoC_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'lab2_SoC_axi_gpio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'lab2_SoC_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'lab2_SoC_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hw_handoff/lab2_SoC.hwh
Generated Block Design Tcl file /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hw_handoff/lab2_SoC_bd.tcl
Generated Hardware Definition File /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/hdl/lab2_SoC.hwdef
[Wed Mar  2 14:59:19 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/synth_1/runme.log
[Wed Mar  2 14:59:19 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 6045.039 ; gain = 0.000 ; free physical = 12069 ; free virtual = 15505
file mkdir /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk
file copy -force /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/impl_1/lab2_SoC_wrapper.sysdef /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk/lab2_SoC_wrapper.hdf

launch_sdk -workspace /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk -hwspec /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk/lab2_SoC_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk -hwspec /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.sdk/lab2_SoC_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
