INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_RAM
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module Block_RAM_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/new/BRAM_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sim_1/new/BRAM_Test_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_Test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim/glbl.v:6]
