INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/wiring/Bit_Extender_8_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_8_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/Counter.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/FPGADigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGADigit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/base/LogisimClockComponent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimClockComponent
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/base/LogisimTickGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LogisimTickGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_14_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_14_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/RAM_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/memory/ROM_Order_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Order_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/arithmetic_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/display_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/hardwired_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardwired_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sources_1/new/regfile1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/io/sevenseg_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/signal_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signal_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/verilog/circuit/single_cycle_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetsbench
ERROR: [VRFC 10-3640] port 'FPGA_OUTPUT_PIN_0' is not defined [C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/testbench.v:28]
ERROR: [VRFC 10-3640] port 'FPGA_OUTPUT_PIN_1' is not defined [C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/testbench.v:29]
ERROR: [VRFC 10-2865] module 'tetsbench' ignored due to previous errors [C:/Users/honghongyu/verilog/remake/cpu21-riscv/single_cycle_riscv/mips_cpu/mips_cpu.srcs/sim_1/new/testbench.v:9]
