This file has sample SystemVerilog files that can help you learn how to simulate designs.  The following directories are included:

<ol>
  <li>silly: simple Silly example found in DDCA</li>
  <li>fulladder: simple fulladder example somewhat found in DDCA that documents how to read in testvectors.</li>
  <li>sample: sample design that showcases how to test vectors in the testbench and output the results to a file.</li>
</ol>
