

================================================================
== Vitis HLS Report for 'seq_align_multiple_Pipeline_pe1_pe216'
================================================================
* Date:           Mon Apr 10 17:48:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align_multiple_sa_vitis
* Solution:       local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pe1_pe2  |     4097|     4097|         2|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     177|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      65|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      112|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      112|     314|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_164_9_1_1_U3220  |mux_164_9_1_1  |        0|   0|  0|  65|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  65|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1649_fu_424_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln168_4_fu_366_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln168_fu_354_p2         |         +|   0|  0|  20|          13|           1|
    |add_ln171_fu_454_p2         |         +|   0|  0|  14|           7|           1|
    |icmp_ln1649_fu_531_p2       |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln168_fu_348_p2        |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln171_fu_372_p2        |      icmp|   0|  0|  11|           7|           8|
    |max_col_value_21_fu_548_p3  |    select|   0|  0|  32|           1|          32|
    |max_row_value_fu_537_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln168_6_fu_386_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln168_fu_378_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 177|          69|         108|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg         |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten154_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_max_col_value_load      |   9|          2|    7|         14|
    |ap_sig_allocacmp_x_load                  |   9|          2|    7|         14|
    |indvar_flatten154_fu_104                 |   9|          2|   13|         26|
    |max_col_value_fu_96                      |   9|          2|    7|         14|
    |x_fu_100                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   56|        112|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln168_reg_599                |   1|   0|    1|          0|
    |indvar_flatten154_fu_104          |  13|   0|   13|          0|
    |max_col_value_9_fu_92             |  32|   0|   32|          0|
    |max_col_value_fu_96               |   7|   0|    7|          0|
    |max_row_value_9_fu_88             |  32|   0|   32|          0|
    |trunc_ln168_17_reg_603            |   6|   0|    6|          0|
    |trunc_ln168_18_reg_608            |   4|   0|    4|          0|
    |trunc_ln173_reg_693               |   6|   0|    6|          0|
    |x_fu_100                          |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 112|   0|  112|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_pe1_pe216|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_pe1_pe216|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_pe1_pe216|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_pe1_pe216|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_pe1_pe216|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_pe1_pe216|  return value|
|dp_matrix_V_address0        |  out|    8|   ap_memory|                            dp_matrix_V|         array|
|dp_matrix_V_ce0             |  out|    1|   ap_memory|                            dp_matrix_V|         array|
|dp_matrix_V_q0              |   in|    9|   ap_memory|                            dp_matrix_V|         array|
|dp_matrix_V_1_address0      |  out|    8|   ap_memory|                          dp_matrix_V_1|         array|
|dp_matrix_V_1_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_1|         array|
|dp_matrix_V_1_q0            |   in|    9|   ap_memory|                          dp_matrix_V_1|         array|
|dp_matrix_V_2_address0      |  out|    8|   ap_memory|                          dp_matrix_V_2|         array|
|dp_matrix_V_2_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_2|         array|
|dp_matrix_V_2_q0            |   in|    9|   ap_memory|                          dp_matrix_V_2|         array|
|dp_matrix_V_3_address0      |  out|    8|   ap_memory|                          dp_matrix_V_3|         array|
|dp_matrix_V_3_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_3|         array|
|dp_matrix_V_3_q0            |   in|    9|   ap_memory|                          dp_matrix_V_3|         array|
|dp_matrix_V_4_address0      |  out|    8|   ap_memory|                          dp_matrix_V_4|         array|
|dp_matrix_V_4_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_4|         array|
|dp_matrix_V_4_q0            |   in|    9|   ap_memory|                          dp_matrix_V_4|         array|
|dp_matrix_V_5_address0      |  out|    8|   ap_memory|                          dp_matrix_V_5|         array|
|dp_matrix_V_5_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_5|         array|
|dp_matrix_V_5_q0            |   in|    9|   ap_memory|                          dp_matrix_V_5|         array|
|dp_matrix_V_6_address0      |  out|    8|   ap_memory|                          dp_matrix_V_6|         array|
|dp_matrix_V_6_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_6|         array|
|dp_matrix_V_6_q0            |   in|    9|   ap_memory|                          dp_matrix_V_6|         array|
|dp_matrix_V_7_address0      |  out|    8|   ap_memory|                          dp_matrix_V_7|         array|
|dp_matrix_V_7_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_7|         array|
|dp_matrix_V_7_q0            |   in|    9|   ap_memory|                          dp_matrix_V_7|         array|
|dp_matrix_V_8_address0      |  out|    8|   ap_memory|                          dp_matrix_V_8|         array|
|dp_matrix_V_8_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_8|         array|
|dp_matrix_V_8_q0            |   in|    9|   ap_memory|                          dp_matrix_V_8|         array|
|dp_matrix_V_9_address0      |  out|    8|   ap_memory|                          dp_matrix_V_9|         array|
|dp_matrix_V_9_ce0           |  out|    1|   ap_memory|                          dp_matrix_V_9|         array|
|dp_matrix_V_9_q0            |   in|    9|   ap_memory|                          dp_matrix_V_9|         array|
|dp_matrix_V_10_address0     |  out|    8|   ap_memory|                         dp_matrix_V_10|         array|
|dp_matrix_V_10_ce0          |  out|    1|   ap_memory|                         dp_matrix_V_10|         array|
|dp_matrix_V_10_q0           |   in|    9|   ap_memory|                         dp_matrix_V_10|         array|
|dp_matrix_V_11_address0     |  out|    8|   ap_memory|                         dp_matrix_V_11|         array|
|dp_matrix_V_11_ce0          |  out|    1|   ap_memory|                         dp_matrix_V_11|         array|
|dp_matrix_V_11_q0           |   in|    9|   ap_memory|                         dp_matrix_V_11|         array|
|dp_matrix_V_12_address0     |  out|    8|   ap_memory|                         dp_matrix_V_12|         array|
|dp_matrix_V_12_ce0          |  out|    1|   ap_memory|                         dp_matrix_V_12|         array|
|dp_matrix_V_12_q0           |   in|    9|   ap_memory|                         dp_matrix_V_12|         array|
|dp_matrix_V_13_address0     |  out|    8|   ap_memory|                         dp_matrix_V_13|         array|
|dp_matrix_V_13_ce0          |  out|    1|   ap_memory|                         dp_matrix_V_13|         array|
|dp_matrix_V_13_q0           |   in|    9|   ap_memory|                         dp_matrix_V_13|         array|
|dp_matrix_V_14_address0     |  out|    8|   ap_memory|                         dp_matrix_V_14|         array|
|dp_matrix_V_14_ce0          |  out|    1|   ap_memory|                         dp_matrix_V_14|         array|
|dp_matrix_V_14_q0           |   in|    9|   ap_memory|                         dp_matrix_V_14|         array|
|dp_matrix_V_15_address0     |  out|    8|   ap_memory|                         dp_matrix_V_15|         array|
|dp_matrix_V_15_ce0          |  out|    1|   ap_memory|                         dp_matrix_V_15|         array|
|dp_matrix_V_15_q0           |   in|    9|   ap_memory|                         dp_matrix_V_15|         array|
|max_col_value_9_out         |  out|    8|      ap_vld|                    max_col_value_9_out|       pointer|
|max_col_value_9_out_ap_vld  |  out|    1|      ap_vld|                    max_col_value_9_out|       pointer|
|max_row_value_9_out         |  out|    6|      ap_vld|                    max_row_value_9_out|       pointer|
|max_row_value_9_out_ap_vld  |  out|    1|      ap_vld|                    max_row_value_9_out|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------+--------------+

