library IEEE;

use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_unsigned.all;

ENTITY CPU IS

	PORT (
			Data			: 	IN STD_LOGIC_VECTOR (7 DOWNTO 0);
			Clock			: 	IN STD_LOGIC;
			w				: 	IN STD_LOGIC;
			RX, RY		: 	IN STD_LOGIC_VECTOR (1 DOWNTO 0);
			Functions	: 	IN STD_LOGIC_VECTOR (7 DOWNTO 0); -- OPCODE
			Barramento	: 	IN STD_LOGIC_VECTOR (7 DOWNTO 0);
			Done			:  OUT STD_LOGIC
			);
			
END CPU;

ARCHITECTURE Behavior OF CPU IS

	COMPONENT DATAPATH
		
		PORT (
				Data	 		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
				Clock	 		: IN STD_LOGIC;
				R0in,	R0out	: IN STD_LOGIC;
				R1in,	R1out : IN STD_LOGIC;
				R2in,R2out	: IN STD_LOGIC;
				R3in,R3out	: IN STD_LOGIC;
				Ain			: IN STD_LOGIC;
				Gin,Gout 	: IN STD_LOGIC;
				AddSub		: IN STD_LOGIC;
				Extern 		: IN STD_LOGIC;
				Barramento	: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
			);
			
	END COMPONENT;
	
	COMPONENT ControlUnit
	
		