export rtlRoot=../../rtl
export primRoot=../../prim
export dvutilsRoot=../../dv_utils
export verifRoot=..

vcs -full64 -sverilog -xlrm uniq_prior_final +systemverilogext+sv +lint=TFIPC-L -timescale=1ns/1ps -debug_acc+all -o simv32 -f kudu.vcs.f $*
