<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="949pt" height="638pt"
 viewBox="0.00 0.00 949.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 945,-634 945,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 921,-8 921,-8 927,-8 933,-14 933,-20 933,-20 933,-610 933,-610 933,-616 927,-622 921,-622 921,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="470.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="470.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 913,-16 913,-16 919,-16 925,-22 925,-28 925,-28 925,-564 925,-564 925,-570 919,-576 913,-576 913,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="470.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="470.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M109,-354C109,-354 233,-354 233,-354 239,-354 245,-360 245,-366 245,-366 245,-433 245,-433 245,-439 239,-445 233,-445 233,-445 109,-445 109,-445 103,-445 97,-439 97,-433 97,-433 97,-366 97,-366 97,-360 103,-354 109,-354"/>
<text text-anchor="middle" x="171" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="171" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust9"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;0&#10;\frontend_latency&#61;1&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;false&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;1&#10;\snoop_filter&#61;system.tol2bus.snoop_filter&#10;\snoop_response_latency&#61;1&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M714,-354C714,-354 838,-354 838,-354 844,-354 850,-360 850,-366 850,-366 850,-433 850,-433 850,-439 844,-445 838,-445 838,-445 714,-445 714,-445 708,-445 702,-439 702,-433 702,-433 702,-366 702,-366 702,-360 708,-354 714,-354"/>
<text text-anchor="middle" x="776" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="776" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust13" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust13"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;8&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;20&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;20&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.l2.replacement_policy&#10;\response_latency&#61;20&#10;\sequential_access&#61;false&#10;\size&#61;2097152&#10;\system&#61;system&#10;\tag_latency&#61;20&#10;\tags&#61;system.l2.tags&#10;\tgts_per_mshr&#61;12&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M181,-163C181,-163 349,-163 349,-163 355,-163 361,-169 361,-175 361,-175 361,-242 361,-242 361,-248 355,-254 349,-254 349,-254 181,-254 181,-254 175,-254 169,-248 169,-242 169,-242 169,-175 169,-175 169,-169 175,-163 181,-163"/>
<text text-anchor="middle" x="265" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="265" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust18" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust18"><a xlink:title="IDD0&#61;0.055&#10;\IDD02&#61;0.0&#10;\IDD2N&#61;0.032&#10;\IDD2N2&#61;0.0&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.032&#10;\IDD2P12&#61;0.0&#10;\IDD3N&#61;0.038&#10;\IDD3N2&#61;0.0&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.038&#10;\IDD3P12&#61;0.0&#10;\IDD4R&#61;0.157&#10;\IDD4R2&#61;0.0&#10;\IDD4W&#61;0.125&#10;\IDD4W2&#61;0.0&#10;\IDD5&#61;0.235&#10;\IDD52&#61;0.0&#10;\IDD6&#61;0.02&#10;\IDD62&#61;0.0&#10;\VDD&#61;1.5&#10;\VDD2&#61;0.0&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;8&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;8&#10;\dll&#61;true&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;2&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;5000&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1250&#10;\tCL&#61;13750&#10;\tCS&#61;2500&#10;\tRAS&#61;35000&#10;\tRCD&#61;13750&#10;\tREFI&#61;7800000&#10;\tRFC&#61;260000&#10;\tRP&#61;13750&#10;\tRRD&#61;6000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;2500&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;30000&#10;\tXP&#61;6000&#10;\tXPDLL&#61;0&#10;\tXS&#61;270000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 149,-163 149,-163 155,-163 161,-169 161,-175 161,-175 161,-242 161,-242 161,-248 155,-254 149,-254 149,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="92.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="92.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust21"><a xlink:title="branchPred&#61;system.cpu.branchPred&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\decodeCycleInput&#61;true&#10;\decodeInputBufferSize&#61;3&#10;\decodeInputWidth&#61;2&#10;\decodeToExecuteForwardDelay&#61;1&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\enableIdling&#61;true&#10;\eventq_index&#61;0&#10;\executeAllowEarlyMemoryIssue&#61;true&#10;\executeBranchDelay&#61;1&#10;\executeCommitLimit&#61;2&#10;\executeCycleInput&#61;true&#10;\executeFuncUnits&#61;system.cpu.executeFuncUnits&#10;\executeInputBufferSize&#61;7&#10;\executeInputWidth&#61;2&#10;\executeIssueLimit&#61;2&#10;\executeLSQMaxStoreBufferStoresPerCycle&#61;2&#10;\executeLSQRequestsQueueSize&#61;1&#10;\executeLSQStoreBufferSize&#61;5&#10;\executeLSQTransfersQueueSize&#61;2&#10;\executeMaxAccessesInMemory&#61;2&#10;\executeMemoryCommitLimit&#61;1&#10;\executeMemoryIssueLimit&#61;1&#10;\executeMemoryWidth&#61;0&#10;\executeSetTraceTimeOnCommit&#61;true&#10;\executeSetTraceTimeOnIssue&#61;false&#10;\fetch1FetchLimit&#61;1&#10;\fetch1LineSnapWidth&#61;0&#10;\fetch1LineWidth&#61;0&#10;\fetch1ToFetch2BackwardDelay&#61;1&#10;\fetch1ToFetch2ForwardDelay&#61;1&#10;\fetch2CycleInput&#61;true&#10;\fetch2InputBufferSize&#61;2&#10;\fetch2ToDecodeForwardDelay&#61;1&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;100000000&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\threadPolicy&#61;RoundRobin&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M381,-24C381,-24 883,-24 883,-24 889,-24 895,-30 895,-36 895,-36 895,-334 895,-334 895,-340 889,-346 883,-346 883,-346 381,-346 381,-346 375,-346 369,-340 369,-334 369,-334 369,-36 369,-36 369,-30 375,-24 381,-24"/>
<text text-anchor="middle" x="632" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="632" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: MinorCPU</text>
</a>
</g>
</g>
<g id="clust23" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust23"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M755,-155C755,-155 875,-155 875,-155 881,-155 887,-161 887,-167 887,-167 887,-288 887,-288 887,-294 881,-300 875,-300 875,-300 755,-300 755,-300 749,-300 743,-294 743,-288 743,-288 743,-167 743,-167 743,-161 749,-155 755,-155"/>
<text text-anchor="middle" x="815" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="815" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust24" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust24"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M763,-163C763,-163 867,-163 867,-163 873,-163 879,-169 879,-175 879,-175 879,-242 879,-242 879,-248 873,-254 867,-254 867,-254 763,-254 763,-254 757,-254 751,-248 751,-242 751,-242 751,-175 751,-175 751,-169 757,-163 763,-163"/>
<text text-anchor="middle" x="815" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="815" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust111" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust111"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M419,-32C419,-32 587,-32 587,-32 593,-32 599,-38 599,-44 599,-44 599,-111 599,-111 599,-117 593,-123 587,-123 587,-123 419,-123 419,-123 413,-123 407,-117 407,-111 407,-111 407,-44 407,-44 407,-38 413,-32 419,-32"/>
<text text-anchor="middle" x="503" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="503" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust115" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust115"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M677,-32C677,-32 845,-32 845,-32 851,-32 857,-38 857,-44 857,-44 857,-111 857,-111 857,-117 851,-123 845,-123 845,-123 677,-123 677,-123 671,-123 665,-117 665,-111 665,-111 665,-44 665,-44 665,-38 671,-32 677,-32"/>
<text text-anchor="middle" x="761" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="761" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust123" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust123"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M603,-155C603,-155 723,-155 723,-155 729,-155 735,-161 735,-167 735,-167 735,-288 735,-288 735,-294 729,-300 723,-300 723,-300 603,-300 603,-300 597,-300 591,-294 591,-288 591,-288 591,-167 591,-167 591,-161 597,-155 603,-155"/>
<text text-anchor="middle" x="663" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="663" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust124" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust124"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M611,-163C611,-163 715,-163 715,-163 721,-163 727,-169 727,-175 727,-175 727,-242 727,-242 727,-248 721,-254 715,-254 715,-254 611,-254 611,-254 605,-254 599,-248 599,-242 599,-242 599,-175 599,-175 599,-169 605,-163 611,-163"/>
<text text-anchor="middle" x="663" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="663" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M174.5,-493.5C174.5,-493.5 245.5,-493.5 245.5,-493.5 251.5,-493.5 257.5,-499.5 257.5,-505.5 257.5,-505.5 257.5,-517.5 257.5,-517.5 257.5,-523.5 251.5,-529.5 245.5,-529.5 245.5,-529.5 174.5,-529.5 174.5,-529.5 168.5,-529.5 162.5,-523.5 162.5,-517.5 162.5,-517.5 162.5,-505.5 162.5,-505.5 162.5,-499.5 168.5,-493.5 174.5,-493.5"/>
<text text-anchor="middle" x="210" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M195,-362.5C195,-362.5 225,-362.5 225,-362.5 231,-362.5 237,-368.5 237,-374.5 237,-374.5 237,-386.5 237,-386.5 237,-392.5 231,-398.5 225,-398.5 225,-398.5 195,-398.5 195,-398.5 189,-398.5 183,-392.5 183,-386.5 183,-386.5 183,-374.5 183,-374.5 183,-368.5 189,-362.5 195,-362.5"/>
<text text-anchor="middle" x="210" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M210,-493.37C210,-471.781 210,-434.412 210,-408.852"/>
<polygon fill="black" stroke="black" points="213.5,-408.701 210,-398.701 206.5,-408.701 213.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M117,-362.5C117,-362.5 153,-362.5 153,-362.5 159,-362.5 165,-368.5 165,-374.5 165,-374.5 165,-386.5 165,-386.5 165,-392.5 159,-398.5 153,-398.5 153,-398.5 117,-398.5 117,-398.5 111,-398.5 105,-392.5 105,-386.5 105,-386.5 105,-374.5 105,-374.5 105,-368.5 111,-362.5 117,-362.5"/>
<text text-anchor="middle" x="135" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M111,-171.5C111,-171.5 141,-171.5 141,-171.5 147,-171.5 153,-177.5 153,-183.5 153,-183.5 153,-195.5 153,-195.5 153,-201.5 147,-207.5 141,-207.5 141,-207.5 111,-207.5 111,-207.5 105,-207.5 99,-201.5 99,-195.5 99,-195.5 99,-183.5 99,-183.5 99,-177.5 105,-171.5 111,-171.5"/>
<text text-anchor="middle" x="126" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M134.185,-362.394C132.62,-329.516 129.179,-257.261 127.295,-217.704"/>
<polygon fill="black" stroke="black" points="130.791,-217.526 126.819,-207.703 123.799,-217.859 130.791,-217.526"/>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M189,-171.5C189,-171.5 249,-171.5 249,-171.5 255,-171.5 261,-177.5 261,-183.5 261,-183.5 261,-195.5 261,-195.5 261,-201.5 255,-207.5 249,-207.5 249,-207.5 189,-207.5 189,-207.5 183,-207.5 177,-201.5 177,-195.5 177,-195.5 177,-183.5 177,-183.5 177,-177.5 183,-171.5 189,-171.5"/>
<text text-anchor="middle" x="219" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_l2_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M211.302,-352.16C213.185,-312.613 216.615,-240.589 218.181,-207.703"/>
<polygon fill="black" stroke="black" points="207.794,-352.239 210.815,-362.394 214.786,-352.572 207.794,-352.239"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M722,-362.5C722,-362.5 758,-362.5 758,-362.5 764,-362.5 770,-368.5 770,-374.5 770,-374.5 770,-386.5 770,-386.5 770,-392.5 764,-398.5 758,-398.5 758,-398.5 722,-398.5 722,-398.5 716,-398.5 710,-392.5 710,-386.5 710,-386.5 710,-374.5 710,-374.5 710,-368.5 716,-362.5 722,-362.5"/>
<text text-anchor="middle" x="740" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M290.5,-171.5C290.5,-171.5 341.5,-171.5 341.5,-171.5 347.5,-171.5 353.5,-177.5 353.5,-183.5 353.5,-183.5 353.5,-195.5 353.5,-195.5 353.5,-201.5 347.5,-207.5 341.5,-207.5 341.5,-207.5 290.5,-207.5 290.5,-207.5 284.5,-207.5 278.5,-201.5 278.5,-195.5 278.5,-195.5 278.5,-183.5 278.5,-183.5 278.5,-177.5 284.5,-171.5 290.5,-171.5"/>
<text text-anchor="middle" x="316" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge4" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M709.716,-378.7C625.275,-376.208 391.645,-367.429 365,-346 326.321,-314.893 317.64,-253.439 316.009,-217.809"/>
<polygon fill="black" stroke="black" points="319.503,-217.533 315.704,-207.642 312.506,-217.743 319.503,-217.533"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M800,-362.5C800,-362.5 830,-362.5 830,-362.5 836,-362.5 842,-368.5 842,-374.5 842,-374.5 842,-386.5 842,-386.5 842,-392.5 836,-398.5 830,-398.5 830,-398.5 800,-398.5 800,-398.5 794,-398.5 788,-392.5 788,-386.5 788,-386.5 788,-374.5 788,-374.5 788,-368.5 794,-362.5 800,-362.5"/>
<text text-anchor="middle" x="815" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node11" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M800,-171.5C800,-171.5 830,-171.5 830,-171.5 836,-171.5 842,-177.5 842,-183.5 842,-183.5 842,-195.5 842,-195.5 842,-201.5 836,-207.5 830,-207.5 830,-207.5 800,-207.5 800,-207.5 794,-207.5 788,-201.5 788,-195.5 788,-195.5 788,-183.5 788,-183.5 788,-177.5 794,-171.5 800,-171.5"/>
<text text-anchor="middle" x="815" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge8" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M815,-352.16C815,-312.613 815,-240.589 815,-207.703"/>
<polygon fill="black" stroke="black" points="811.5,-352.394 815,-362.394 818.5,-352.394 811.5,-352.394"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node12" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M519,-40.5C519,-40.5 579,-40.5 579,-40.5 585,-40.5 591,-46.5 591,-52.5 591,-52.5 591,-64.5 591,-64.5 591,-70.5 585,-76.5 579,-76.5 579,-76.5 519,-76.5 519,-76.5 513,-76.5 507,-70.5 507,-64.5 507,-64.5 507,-52.5 507,-52.5 507,-46.5 513,-40.5 519,-40.5"/>
<text text-anchor="middle" x="549" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge5" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M851.876,-369.941C863.913,-364.881 875.979,-357.286 883,-346 894.21,-327.98 896.895,-171.041 883,-155 850.366,-117.325 708.162,-139.126 661,-123 628.64,-111.935 594.955,-91.4147 573.087,-76.6931"/>
<polygon fill="black" stroke="black" points="850.489,-366.723 842.326,-373.477 852.919,-373.287 850.489,-366.723"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node14" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M777,-40.5C777,-40.5 837,-40.5 837,-40.5 843,-40.5 849,-46.5 849,-52.5 849,-52.5 849,-64.5 849,-64.5 849,-70.5 843,-76.5 837,-76.5 837,-76.5 777,-76.5 777,-76.5 771,-76.5 765,-70.5 765,-64.5 765,-64.5 765,-52.5 765,-52.5 765,-46.5 771,-40.5 777,-40.5"/>
<text text-anchor="middle" x="807" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge6" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M852.051,-374.814C869.992,-370.472 889.988,-362.108 901,-346 948.909,-275.922 933.175,-233.555 901,-155 887.333,-121.631 855.756,-93.6604 832.967,-76.7836"/>
<polygon fill="black" stroke="black" points="851.167,-371.423 842.088,-376.885 852.591,-378.276 851.167,-371.423"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node16" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M677,-171.5C677,-171.5 707,-171.5 707,-171.5 713,-171.5 719,-177.5 719,-183.5 719,-183.5 719,-195.5 719,-195.5 719,-201.5 713,-207.5 707,-207.5 707,-207.5 677,-207.5 677,-207.5 671,-207.5 665,-201.5 665,-195.5 665,-195.5 665,-183.5 665,-183.5 665,-177.5 671,-171.5 677,-171.5"/>
<text text-anchor="middle" x="692" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_tol2bus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge7" class="edge"><title>system_tol2bus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M785.094,-357.124C783.076,-355.99 781.036,-354.935 779,-354 765.679,-347.88 757.847,-355.862 747,-346 706.321,-309.013 695.723,-240.038 692.967,-207.862"/>
<polygon fill="black" stroke="black" points="783.368,-360.172 793.707,-362.484 787.067,-354.229 783.368,-360.172"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M389.5,-171.5C389.5,-171.5 456.5,-171.5 456.5,-171.5 462.5,-171.5 468.5,-177.5 468.5,-183.5 468.5,-183.5 468.5,-195.5 468.5,-195.5 468.5,-201.5 462.5,-207.5 456.5,-207.5 456.5,-207.5 389.5,-207.5 389.5,-207.5 383.5,-207.5 377.5,-201.5 377.5,-195.5 377.5,-195.5 377.5,-183.5 377.5,-183.5 377.5,-177.5 383.5,-171.5 389.5,-171.5"/>
<text text-anchor="middle" x="423" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node13" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M426.5,-40.5C426.5,-40.5 477.5,-40.5 477.5,-40.5 483.5,-40.5 489.5,-46.5 489.5,-52.5 489.5,-52.5 489.5,-64.5 489.5,-64.5 489.5,-70.5 483.5,-76.5 477.5,-76.5 477.5,-76.5 426.5,-76.5 426.5,-76.5 420.5,-76.5 414.5,-70.5 414.5,-64.5 414.5,-64.5 414.5,-52.5 414.5,-52.5 414.5,-46.5 420.5,-40.5 426.5,-40.5"/>
<text text-anchor="middle" x="452" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge9" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M426.851,-171.37C431.726,-149.685 440.18,-112.078 445.928,-86.5104"/>
<polygon fill="black" stroke="black" points="449.354,-87.2252 448.133,-76.7011 442.525,-85.6899 449.354,-87.2252"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M499,-171.5C499,-171.5 571,-171.5 571,-171.5 577,-171.5 583,-177.5 583,-183.5 583,-183.5 583,-195.5 583,-195.5 583,-201.5 577,-207.5 571,-207.5 571,-207.5 499,-207.5 499,-207.5 493,-207.5 487,-201.5 487,-195.5 487,-195.5 487,-183.5 487,-183.5 487,-177.5 493,-171.5 499,-171.5"/>
<text text-anchor="middle" x="535" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node15" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M684.5,-40.5C684.5,-40.5 735.5,-40.5 735.5,-40.5 741.5,-40.5 747.5,-46.5 747.5,-52.5 747.5,-52.5 747.5,-64.5 747.5,-64.5 747.5,-70.5 741.5,-76.5 735.5,-76.5 735.5,-76.5 684.5,-76.5 684.5,-76.5 678.5,-76.5 672.5,-70.5 672.5,-64.5 672.5,-64.5 672.5,-52.5 672.5,-52.5 672.5,-46.5 678.5,-40.5 684.5,-40.5"/>
<text text-anchor="middle" x="710" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge10" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M558.239,-171.37C589.095,-148.624 643.713,-108.363 678.324,-82.8501"/>
<polygon fill="black" stroke="black" points="680.693,-85.4519 686.665,-76.7011 676.539,-79.8174 680.693,-85.4519"/>
</g>
</g>
</svg>
