[INF:CM0023] Creating log file ../../build/regression/1364_2005/slpp_all/surelog.log.

LIB:  work
FILE: dut.v
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<88> s<87> l<2:1> el<1:2>
n<> u<2> t<Top_directives> p<3> l<2:1> el<2:28>
n<> u<3> t<Description> p<87> c<2> s<84> l<2:1> el<2:28>
n<> u<4> t<Module_keyword> p<6> s<5> l<3:1> el<3:7>
n<main> u<5> t<StringConst> p<6> l<3:8> el<3:12>
n<> u<6> t<Module_ansi_header> p<83> c<4> s<30> l<3:1> el<3:13>
n<> u<7> t<IntVec_TypeReg> p<18> s<17> l<5:4> el<5:7>
n<3> u<8> t<IntConst> p<9> l<5:9> el<5:10>
n<> u<9> t<Primary_literal> p<10> c<8> l<5:9> el<5:10>
n<> u<10> t<Constant_primary> p<11> c<9> l<5:9> el<5:10>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<5:9> el<5:10>
n<0> u<12> t<IntConst> p<13> l<5:11> el<5:12>
n<> u<13> t<Primary_literal> p<14> c<12> l<5:11> el<5:12>
n<> u<14> t<Constant_primary> p<15> c<13> l<5:11> el<5:12>
n<> u<15> t<Constant_expression> p<16> c<14> l<5:11> el<5:12>
n<> u<16> t<Constant_range> p<17> c<11> l<5:9> el<5:12>
n<> u<17> t<Packed_dimension> p<18> c<16> l<5:8> el<5:13>
n<> u<18> t<Data_type> p<24> c<7> s<23> l<5:4> el<5:13>
n<foo> u<19> t<StringConst> p<20> l<5:14> el<5:17>
n<> u<20> t<Variable_decl_assignment> p<23> c<19> s<22> l<5:14> el<5:17>
n<bar> u<21> t<StringConst> p<22> l<5:19> el<5:22>
n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<5:19> el<5:22>
n<> u<23> t<List_of_variable_decl_assignments> p<24> c<20> l<5:14> el<5:22>
n<> u<24> t<Variable_declaration> p<25> c<18> l<5:4> el<5:23>
n<> u<25> t<Data_declaration> p<26> c<24> l<5:4> el<5:23>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<5:4> el<5:23>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<5:4> el<5:23>
n<> u<28> t<Module_common_item> p<29> c<27> l<5:4> el<5:23>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<5:4> el<5:23>
n<> u<30> t<Non_port_module_item> p<83> c<29> s<52> l<5:4> el<5:23>
n<> u<31> t<IntVec_TypeReg> p<42> s<41> l<6:4> el<6:7>
n<1> u<32> t<IntConst> p<33> l<6:9> el<6:10>
n<> u<33> t<Primary_literal> p<34> c<32> l<6:9> el<6:10>
n<> u<34> t<Constant_primary> p<35> c<33> l<6:9> el<6:10>
n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<6:9> el<6:10>
n<0> u<36> t<IntConst> p<37> l<6:11> el<6:12>
n<> u<37> t<Primary_literal> p<38> c<36> l<6:11> el<6:12>
n<> u<38> t<Constant_primary> p<39> c<37> l<6:11> el<6:12>
n<> u<39> t<Constant_expression> p<40> c<38> l<6:11> el<6:12>
n<> u<40> t<Constant_range> p<41> c<35> l<6:9> el<6:12>
n<> u<41> t<Packed_dimension> p<42> c<40> l<6:8> el<6:13>
n<> u<42> t<Data_type> p<46> c<31> s<45> l<6:4> el<6:13>
n<adr> u<43> t<StringConst> p<44> l<6:14> el<6:17>
n<> u<44> t<Variable_decl_assignment> p<45> c<43> l<6:14> el<6:17>
n<> u<45> t<List_of_variable_decl_assignments> p<46> c<44> l<6:14> el<6:17>
n<> u<46> t<Variable_declaration> p<47> c<42> l<6:4> el<6:18>
n<> u<47> t<Data_declaration> p<48> c<46> l<6:4> el<6:18>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<6:4> el<6:18>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<6:4> el<6:18>
n<> u<50> t<Module_common_item> p<51> c<49> l<6:4> el<6:18>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<6:4> el<6:18>
n<> u<52> t<Non_port_module_item> p<83> c<51> s<68> l<6:4> el<6:18>
n<> u<53> t<IntVec_TypeReg> p<54> l<8:4> el<8:7>
n<> u<54> t<Data_type> p<62> c<53> s<61> l<8:4> el<8:7>
n<bit> u<55> t<StringConst> p<56> l<8:13> el<8:16>
n<> u<56> t<Variable_decl_assignment> p<61> c<55> s<58> l<8:13> el<8:16>
n<rst> u<57> t<StringConst> p<58> l<8:18> el<8:21>
n<> u<58> t<Variable_decl_assignment> p<61> c<57> s<60> l<8:18> el<8:21>
n<clk> u<59> t<StringConst> p<60> l<8:23> el<8:26>
n<> u<60> t<Variable_decl_assignment> p<61> c<59> l<8:23> el<8:26>
n<> u<61> t<List_of_variable_decl_assignments> p<62> c<56> l<8:13> el<8:26>
n<> u<62> t<Variable_declaration> p<63> c<54> l<8:4> el<8:27>
n<> u<63> t<Data_declaration> p<64> c<62> l<8:4> el<8:27>
n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<8:4> el<8:27>
n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<8:4> el<8:27>
n<> u<66> t<Module_common_item> p<67> c<65> l<8:4> el<8:27>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<8:4> el<8:27>
n<> u<68> t<Non_port_module_item> p<83> c<67> s<82> l<8:4> el<8:27>
n<> u<69> t<IntVec_TypeReg> p<70> l<9:4> el<9:7>
n<> u<70> t<Data_type> p<76> c<69> s<75> l<9:4> el<9:7>
n<load_enable> u<71> t<StringConst> p<72> l<9:13> el<9:24>
n<> u<72> t<Variable_decl_assignment> p<75> c<71> s<74> l<9:13> el<9:24>
n<write_enable> u<73> t<StringConst> p<74> l<9:26> el<9:38>
n<> u<74> t<Variable_decl_assignment> p<75> c<73> l<9:26> el<9:38>
n<> u<75> t<List_of_variable_decl_assignments> p<76> c<72> l<9:13> el<9:38>
n<> u<76> t<Variable_declaration> p<77> c<70> l<9:4> el<9:39>
n<> u<77> t<Data_declaration> p<78> c<76> l<9:4> el<9:39>
n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<9:4> el<9:39>
n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<9:4> el<9:39>
n<> u<80> t<Module_common_item> p<81> c<79> l<9:4> el<9:39>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<9:4> el<9:39>
n<> u<82> t<Non_port_module_item> p<83> c<81> l<9:4> el<9:39>
n<> u<83> t<Module_declaration> p<84> c<6> l<3:1> el<11:10>
n<> u<84> t<Description> p<87> c<83> s<86> l<3:1> el<11:10>
n<> u<85> t<Top_directives> p<86> l<12:1> el<12:14>
n<> u<86> t<Description> p<87> c<85> l<12:1> el<12:14>
n<> u<87> t<Source_text> p<88> c<3> l<2:1> el<12:14>
n<> u<88> t<Top_level_rule> c<1> l<2:1> el<14:1>
[WRN:PA0205] dut.v:3:1: No timescale set for "main".

[INF:CP0300] Compilation...

[INF:CP0303] dut.v:3:1: Compile module "work@main".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.v:3:1: Top level module "work@main".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/1364_2005/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/1364_2005/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/1364_2005/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@main)
|vpiElaborated:1
|vpiName:work@main
|uhdmallModules:
\_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@main
  |vpiDefName:work@main
  |vpiNet:
  \_logic_net: (work@main.foo), line:5:14, endln:5:17
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:foo
    |vpiFullName:work@main.foo
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.bar), line:5:19, endln:5:22
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:bar
    |vpiFullName:work@main.bar
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.adr), line:6:14, endln:6:17
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:adr
    |vpiFullName:work@main.adr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.bit), line:8:13, endln:8:16
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:bit
    |vpiFullName:work@main.bit
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.rst), line:8:18, endln:8:21
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:rst
    |vpiFullName:work@main.rst
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.clk), line:8:23, endln:8:26
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:clk
    |vpiFullName:work@main.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.load_enable), line:9:13, endln:9:24
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:load_enable
    |vpiFullName:work@main.load_enable
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.write_enable), line:9:26, endln:9:38
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiName:write_enable
    |vpiFullName:work@main.write_enable
    |vpiNetType:48
|uhdmtopModules:
\_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
  |vpiName:work@main
  |vpiDefName:work@main
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@main.foo), line:5:14, endln:5:17
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:5:4, endln:5:13
      |vpiRange:
      \_range: , line:5:8, endln:5:13
        |vpiLeftRange:
        \_constant: , line:5:9, endln:5:10
          |vpiParent:
          \_range: , line:5:8, endln:5:13
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:5:11, endln:5:12
          |vpiParent:
          \_range: , line:5:8, endln:5:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:foo
    |vpiFullName:work@main.foo
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.bar), line:5:19, endln:5:22
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:5:4, endln:5:13
    |vpiName:bar
    |vpiFullName:work@main.bar
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.adr), line:6:14, endln:6:17
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:6:4, endln:6:13
      |vpiRange:
      \_range: , line:6:8, endln:6:13
        |vpiLeftRange:
        \_constant: , line:6:9, endln:6:10
          |vpiParent:
          \_range: , line:6:8, endln:6:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:11, endln:6:12
          |vpiParent:
          \_range: , line:6:8, endln:6:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:adr
    |vpiFullName:work@main.adr
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.bit), line:8:13, endln:8:16
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:8:4, endln:8:7
    |vpiName:bit
    |vpiFullName:work@main.bit
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.rst), line:8:18, endln:8:21
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:8:4, endln:8:7
    |vpiName:rst
    |vpiFullName:work@main.rst
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.clk), line:8:23, endln:8:26
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:8:4, endln:8:7
    |vpiName:clk
    |vpiFullName:work@main.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.load_enable), line:9:13, endln:9:24
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:9:4, endln:9:7
    |vpiName:load_enable
    |vpiFullName:work@main.load_enable
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@main.write_enable), line:9:26, endln:9:38
    |vpiParent:
    \_module: work@main (work@main), file:dut.v, line:3:1, endln:11:10
    |vpiTypespec:
    \_logic_typespec: , line:9:4, endln:9:7
    |vpiName:write_enable
    |vpiFullName:work@main.write_enable
    |vpiNetType:48
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/1364_2005/dut.v | ${SURELOG_DIR}/build/regression/1364_2005/roundtrip/dut_000.v | 5 | 11 | 

