Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 13 02:28:36 2018
| Host         : ASUS-K556URK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_geral_wrapper_timing_summary_routed.rpt -pb design_geral_wrapper_timing_summary_routed.pb -rpx design_geral_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_geral_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 45 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -23.013   -47530.406                   4662                20772        0.012        0.000                      0                20772        3.750        0.000                       0                  3868  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -23.013   -47530.406                   4662                20772        0.012        0.000                      0                20772        3.750        0.000                       0                  3868  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4662  Failing Endpoints,  Worst Slack      -23.013ns,  Total Violation   -47530.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.013ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.064ns  (logic 8.893ns (27.735%)  route 23.171ns (72.265%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.784    32.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/A2
    SLICE_X62Y74         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.366 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SP.LOW/O
                         net (fo=1, routed)           0.000    32.366    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SPO0
    SLICE_X62Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    32.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/F7.SP/O
                         net (fo=1, routed)           0.961    33.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36_n_1
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.298    33.866 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[36]_INST_0/O
                         net (fo=2, routed)           0.445    34.310    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][28]
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.434 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_26/O
                         net (fo=8, routed)           0.636    35.070    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/D
    SLICE_X62Y78         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.528    12.707    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/WCLK
    SLICE_X62Y78         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.HIGH/CLK
                         clock pessimism              0.229    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X62Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.057    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -35.070    
  -------------------------------------------------------------------
                         slack                                -23.013    

Slack (VIOLATED) :        -23.005ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_26_26/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.050ns  (logic 8.893ns (27.747%)  route 23.157ns (72.253%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.641    32.100    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/A2
    SLICE_X54Y73         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.224 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000    32.224    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/SPO0
    SLICE_X54Y73         MUXF7 (Prop_muxf7_I0_O)      0.241    32.465 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/F7.SP/O
                         net (fo=1, routed)           1.037    33.501    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26_n_1
    SLICE_X55Y78         LUT3 (Prop_lut3_I0_O)        0.298    33.799 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           0.446    34.245    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][18]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.369 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_36/O
                         net (fo=8, routed)           0.687    35.056    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_26_26/D
    SLICE_X54Y72         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_26_26/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.522    12.701    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_26_26/WCLK
    SLICE_X54Y72         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_26_26/DP.HIGH/CLK
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X54Y72         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.051    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                         -35.056    
  -------------------------------------------------------------------
                         slack                                -23.005    

Slack (VIOLATED) :        -22.926ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.972ns  (logic 8.893ns (27.815%)  route 23.079ns (72.185%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.784    32.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/A2
    SLICE_X62Y74         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.366 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SP.LOW/O
                         net (fo=1, routed)           0.000    32.366    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SPO0
    SLICE_X62Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    32.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/F7.SP/O
                         net (fo=1, routed)           0.961    33.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36_n_1
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.298    33.866 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[36]_INST_0/O
                         net (fo=2, routed)           0.445    34.310    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][28]
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.434 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_26/O
                         net (fo=8, routed)           0.544    34.978    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/D
    SLICE_X62Y74         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.523    12.702    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/WCLK
    SLICE_X62Y74         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH/CLK
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X62Y74         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.052    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                         -34.978    
  -------------------------------------------------------------------
                         slack                                -22.926    

Slack (VIOLATED) :        -22.895ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.939ns  (logic 8.893ns (27.843%)  route 23.046ns (72.157%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.641    32.100    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/A2
    SLICE_X54Y73         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.224 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000    32.224    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/SPO0
    SLICE_X54Y73         MUXF7 (Prop_muxf7_I0_O)      0.241    32.465 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/F7.SP/O
                         net (fo=1, routed)           1.037    33.501    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26_n_1
    SLICE_X55Y78         LUT3 (Prop_lut3_I0_O)        0.298    33.799 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           0.446    34.245    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][18]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.369 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_36/O
                         net (fo=8, routed)           0.576    34.945    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/D
    SLICE_X54Y73         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.521    12.700    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/WCLK
    SLICE_X54Y73         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X54Y73         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.050    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -34.945    
  -------------------------------------------------------------------
                         slack                                -22.895    

Slack (VIOLATED) :        -22.787ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.868ns  (logic 9.117ns (28.608%)  route 22.751ns (71.392%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.006    29.575 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/SP/O
                         net (fo=5, routed)           0.514    30.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[11]
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    30.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_73/O
                         net (fo=1, routed)           0.496    30.709    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124    30.833 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_5/O
                         net (fo=648, routed)         1.203    32.036    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23/A3
    SLICE_X54Y77         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    32.160 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23/SP.LOW/O
                         net (fo=1, routed)           0.000    32.160    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23/SPO0
    SLICE_X54Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    32.401 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23/F7.SP/O
                         net (fo=1, routed)           0.864    33.265    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_23_23_n_1
    SLICE_X56Y79         LUT3 (Prop_lut3_I2_O)        0.324    33.589 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[23]_INST_0/O
                         net (fo=2, routed)           0.311    33.900    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][15]
    SLICE_X59Y79         LUT6 (Prop_lut6_I0_O)        0.332    34.232 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_39/O
                         net (fo=8, routed)           0.642    34.874    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/D
    SLICE_X58Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.522    12.701    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/WCLK
    SLICE_X58Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/DP.HIGH/CLK
                         clock pessimism              0.265    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X58Y76         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.087    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_23_23/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -34.874    
  -------------------------------------------------------------------
                         slack                                -22.787    

Slack (VIOLATED) :        -22.773ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.815ns  (logic 8.893ns (27.952%)  route 22.922ns (72.048%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.703    32.161    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/A2
    SLICE_X50Y76         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.285 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/SP.LOW/O
                         net (fo=1, routed)           0.000    32.285    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/SPO0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    32.526 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/F7.SP/O
                         net (fo=1, routed)           0.771    33.298    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33_n_1
    SLICE_X55Y77         LUT3 (Prop_lut3_I2_O)        0.298    33.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[33]_INST_0/O
                         net (fo=2, routed)           0.533    34.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][25]
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    34.253 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_29/O
                         net (fo=8, routed)           0.568    34.821    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/D
    SLICE_X54Y75         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.519    12.698    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/WCLK
    SLICE_X54Y75         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH/CLK
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X54Y75         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.048    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.048    
                         arrival time                         -34.821    
  -------------------------------------------------------------------
                         slack                                -22.773    

Slack (VIOLATED) :        -22.726ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.064ns  (logic 8.893ns (27.735%)  route 23.171ns (72.265%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.784    32.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/A2
    SLICE_X62Y74         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.366 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SP.LOW/O
                         net (fo=1, routed)           0.000    32.366    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SPO0
    SLICE_X62Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    32.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/F7.SP/O
                         net (fo=1, routed)           0.961    33.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36_n_1
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.298    33.866 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[36]_INST_0/O
                         net (fo=2, routed)           0.445    34.310    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][28]
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.434 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_26/O
                         net (fo=8, routed)           0.636    35.070    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/D
    SLICE_X62Y78         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.528    12.707    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/WCLK
    SLICE_X62Y78         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/SP.HIGH/CLK
                         clock pessimism              0.229    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X62Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.438    12.344    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/SP.HIGH
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -35.070    
  -------------------------------------------------------------------
                         slack                                -22.726    

Slack (VIOLATED) :        -22.725ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.064ns  (logic 8.893ns (27.735%)  route 23.171ns (72.265%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.784    32.242    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/A2
    SLICE_X62Y74         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.366 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SP.LOW/O
                         net (fo=1, routed)           0.000    32.366    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SPO0
    SLICE_X62Y74         MUXF7 (Prop_muxf7_I0_O)      0.241    32.607 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/F7.SP/O
                         net (fo=1, routed)           0.961    33.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36_n_1
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.298    33.866 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[36]_INST_0/O
                         net (fo=2, routed)           0.445    34.310    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][28]
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124    34.434 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_26/O
                         net (fo=8, routed)           0.636    35.070    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/D
    SLICE_X62Y78         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.528    12.707    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/WCLK
    SLICE_X62Y78         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.LOW/CLK
                         clock pessimism              0.229    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X62Y78         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.437    12.345    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_36_36/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -35.070    
  -------------------------------------------------------------------
                         slack                                -22.725    

Slack (VIOLATED) :        -22.718ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.766ns  (logic 9.126ns (28.728%)  route 22.640ns (71.272%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT6=7 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.016    29.585 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.342    29.928    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124    30.052 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.282    30.334    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_7
    SLICE_X57Y90         LUT3 (Prop_lut3_I2_O)        0.124    30.458 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.592    32.050    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/A2
    SLICE_X62Y76         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    32.174 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/SP.LOW/O
                         net (fo=1, routed)           0.000    32.174    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/SPO0
    SLICE_X62Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    32.415 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/F7.SP/O
                         net (fo=1, routed)           0.953    33.369    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37_n_1
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.328    33.697 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[37]_INST_0/O
                         net (fo=2, routed)           0.358    34.054    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][29]
    SLICE_X63Y77         LUT6 (Prop_lut6_I0_O)        0.327    34.381 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_25/O
                         net (fo=8, routed)           0.391    34.772    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/D
    SLICE_X62Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.525    12.704    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/WCLK
    SLICE_X62Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/DP.HIGH/CLK
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X62Y76         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.054    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                         -34.772    
  -------------------------------------------------------------------
                         slack                                -22.718    

Slack (VIOLATED) :        -22.718ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.814ns  (logic 9.113ns (28.644%)  route 22.701ns (71.356%))
  Logic Levels:           46  (LUT3=12 LUT4=6 LUT5=1 LUT6=6 MUXF7=9 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.712     3.006    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y95         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.419     3.425 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=59, routed)          1.031     4.456    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X62Y92         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.321     4.777 r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA/O
                         net (fo=135, routed)         0.491     5.268    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[0]
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.328     5.596 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_3__0/O
                         net (fo=28, routed)          0.533     6.129    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_0
    SLICE_X61Y91         MUXF7 (Prop_muxf7_S_O)       0.276     6.405 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.500     6.905    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X60Y90         LUT3 (Prop_lut3_I1_O)        0.299     7.204 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.302     7.506    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X63Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.630 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=61, routed)          0.363     7.993    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.107 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.515     8.621    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X61Y95         LUT6 (Prop_lut6_I0_O)        0.124     8.745 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.151     8.897    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_8
    SLICE_X61Y95         LUT3 (Prop_lut3_I2_O)        0.124     9.021 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.824     9.845    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X62Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.969 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.969    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X62Y95         MUXF7 (Prop_muxf7_I0_O)      0.241    10.210 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.616    10.826    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X63Y90         LUT3 (Prop_lut3_I0_O)        0.298    11.124 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.304    11.428    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X60Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=61, routed)          0.649    12.201    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X62Y91         RAMS64E (Prop_rams64e_ADR4_O)
                                                     -0.071    12.130 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.310    12.440    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.564 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.412    12.976    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_9
    SLICE_X65Y90         LUT3 (Prop_lut3_I2_O)        0.124    13.100 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.873    13.973    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y91         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    14.097 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    14.097    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241    14.338 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.553    14.891    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X67Y87         LUT3 (Prop_lut3_I0_O)        0.298    15.189 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.276    15.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    15.588 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=61, routed)          0.957    16.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.110    16.655 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.631    17.286    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[14]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_67/O
                         net (fo=1, routed)           0.000    17.410    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_3
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    17.627 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.397    18.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y86         MUXF7 (Prop_muxf7_S_O)       0.489    18.513 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.424    18.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X65Y87         LUT3 (Prop_lut3_I0_O)        0.298    19.235 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=2, routed)           0.293    19.528    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I2_O)        0.124    19.652 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_4/O
                         net (fo=98, routed)          0.993    20.645    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X66Y92         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    20.769 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.459    21.228    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[13]
    SLICE_X61Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.352 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_69/O
                         net (fo=1, routed)           0.000    21.352    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X61Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    21.597 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.630    22.227    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X66Y89         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.298    22.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    22.525    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X66Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    22.766 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.446    23.212    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X64Y87         LUT3 (Prop_lut3_I0_O)        0.298    23.510 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=2, routed)           0.310    23.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[1]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    23.944 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_5/O
                         net (fo=98, routed)          1.080    25.024    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    25.134 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.443    25.577    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    25.701 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.295    25.996    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.124    26.120 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.659    26.779    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X66Y90         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    26.903 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    26.903    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X66Y90         MUXF7 (Prop_muxf7_I0_O)      0.241    27.144 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.582    27.726    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.298    28.024 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    28.190    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y87         LUT4 (Prop_lut4_I2_O)        0.124    28.314 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=98, routed)          1.255    29.569    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/A0
    SLICE_X62Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.006    29.575 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_11_11/SP/O
                         net (fo=5, routed)           0.514    30.090    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[11]
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    30.214 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_73/O
                         net (fo=1, routed)           0.496    30.709    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X59Y81         LUT3 (Prop_lut3_I2_O)        0.124    30.833 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_5/O
                         net (fo=648, routed)         1.227    32.061    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/A3
    SLICE_X58Y94         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    32.185 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    32.185    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/SPO0
    SLICE_X58Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    32.426 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/F7.SP/O
                         net (fo=1, routed)           0.953    33.378    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1_n_1
    SLICE_X56Y92         LUT3 (Prop_lut3_I0_O)        0.326    33.704 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.315    34.020    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/addrcurrentTask_reg[6][1]
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.326    34.346 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_61/O
                         net (fo=8, routed)           0.474    34.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/D
    SLICE_X58Y94         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        1.537    12.716    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/WCLK
    SLICE_X58Y94         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/DP.HIGH/CLK
                         clock pessimism              0.265    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X58Y94         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.102    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.102    
                         arrival time                         -34.820    
  -------------------------------------------------------------------
                         slack                                -22.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.805%)  route 0.211ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.548     0.884    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X49Y81         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[27]/Q
                         net (fo=1, routed)           0.211     1.222    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/DIB1
    SLICE_X50Y79         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.809     1.175    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/WCLK
    SLICE_X50Y79         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.210    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.969%)  route 0.240ns (63.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.547     0.883    design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y70         FDRE                                         r  design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.240     1.264    design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/p_3_out[3]
    SLICE_X52Y70         FDRE                                         r  design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.809     1.175    design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y70         FDRE                                         r  design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.075     1.215    design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.562%)  route 0.207ns (59.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.658     0.994    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y103        FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.207     1.342    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y97         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.844     1.210    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_57_57/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.080%)  route 0.130ns (47.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.554     0.890    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y89         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[25]/Q
                         net (fo=9, routed)           0.130     1.160    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_57_57/D
    SLICE_X38Y89         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_57_57/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.822     1.188    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_57_57/WCLK
    SLICE_X38Y89         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_57_57/SP.LOW/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X38Y89         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.068    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_57_57/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_30_35/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.675%)  route 0.303ns (70.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.549     0.885    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X48Y82         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[31]/Q
                         net (fo=1, routed)           0.303     1.316    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_30_35/DIA1
    SLICE_X50Y89         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_30_35/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.818     1.184    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_30_35/WCLK
    SLICE_X50Y89         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.216    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_51_51/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.521%)  route 0.122ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.552     0.888    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[19]/Q
                         net (fo=9, routed)           0.122     1.151    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_51_51/D
    SLICE_X42Y87         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_51_51/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.820     1.186    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_51_51/WCLK
    SLICE_X42Y87         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_51_51/SP.LOW/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X42Y87         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.048    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_51_51/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.568     0.904    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y66         FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.052     1.097    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X26Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.142 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[35]_i_1__0/O
                         net (fo=1, routed)           0.000     1.142    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[35]_i_1__0_n_0
    SLICE_X26Y66         FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.836     1.202    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y66         FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.285     0.917    
    SLICE_X26Y66         FDRE (Hold_fdre_C_D)         0.121     1.038    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_42_42/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.667%)  route 0.137ns (49.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.554     0.890    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y84         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[10]/Q
                         net (fo=9, routed)           0.137     1.168    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_42_42/D
    SLICE_X34Y83         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_42_42/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.818     1.184    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_42_42/WCLK
    SLICE_X34Y83         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_42_42/SP.LOW/CLK
                         clock pessimism             -0.264     0.920    
    SLICE_X34Y83         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.064    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_42_42/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.917%)  route 0.212ns (60.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.543     0.879    design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X52Y70         FDRE                                         r  design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_geral_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.212     1.232    design_geral_i/rst_ps7_0_100M/U0/SEQ/lpf_int
    SLICE_X49Y70         FDSE                                         r  design_geral_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.813     1.179    design_geral_i/rst_ps7_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X49Y70         FDSE                                         r  design_geral_i/rst_ps7_0_100M/U0/SEQ/bsr_reg/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y70         FDSE (Hold_fdse_C_S)        -0.018     1.126    design_geral_i/rst_ps7_0_100M/U0/SEQ/bsr_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.872%)  route 0.142ns (50.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.549     0.885    design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y81         FDRE                                         r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_geral_i/timers_ip_0/inst/timers_ip_v1_0_S00_AXI_inst/timerPeriod_in_reg[5]/Q
                         net (fo=9, routed)           0.142     1.167    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/D
    SLICE_X42Y80         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3868, routed)        0.814     1.180    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/WCLK
    SLICE_X42Y80         RAMD64E                                      r  design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/SP.LOW/CLK
                         clock pessimism             -0.264     0.916    
    SLICE_X42Y80         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.060    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y69    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y70    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y69    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y69    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y68    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y68    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y68    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y68    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y68    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_25_25/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_25_25/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_25_25/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y104   design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_25_25/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y78    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_20_20/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y81    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y81    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y81    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X62Y81    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_24_24/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y81    design_geral_i/timers_ip_0/inst/timers_module_inst/infolist/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_12_12/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_16_16/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_16_16/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_16_16/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y76    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_16_16/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y90    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y90    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y90    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y90    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y78    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_20_20/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y78    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_20_20/DP.LOW/CLK



