<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Embedded Co-Design (VHDL and C): /home/student/netlabhome/Altera_Systems_Labs/New_FreeRTOS/FreeRTOS/Demo/NiosII_CycloneIII_DBC3C40_GCC/RTOSDemo/Common_Demo_Tasks/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_75b82e7e4a5feb05200b9ad7adf06257.html">home</a>      </li>
      <li><a class="el" href="dir_838608702a48ab2d6d07b5477858f42f.html">student</a>      </li>
      <li><a class="el" href="dir_dba29d339fe0f0e9eee2d0d877a9f2a7.html">netlabhome</a>      </li>
      <li><a class="el" href="dir_a1039001424a9b65c15134c0a4418042.html">Altera_Systems_Labs</a>      </li>
      <li><a class="el" href="dir_cf3df47d55074d431f85fc2cd798e2fb.html">New_FreeRTOS</a>      </li>
      <li><a class="el" href="dir_1a0c7a950cc55f3c0c8cecb3833d96b2.html">FreeRTOS</a>      </li>
      <li><a class="el" href="dir_c5e400573fa88499f74521c358c36f55.html">Demo</a>      </li>
      <li><a class="el" href="dir_702e5a272eb1478983a0f996116659b7.html">NiosII_CycloneIII_DBC3C40_GCC</a>      </li>
      <li><a class="el" href="dir_c4f2b08ffc1861ab78e1f05032156428.html">RTOSDemo</a>      </li>
      <li><a class="el" href="dir_d2083d98d58c08fd685266749bdc3d3a.html">Common_Demo_Tasks</a>      </li>
      <li><a class="el" href="dir_4295937e68126f1fdc0adb2a91ae2fd4.html">altera_up_sd_card_avalon_interface</a>      </li>
      <li><a class="el" href="dir_700a4cab3c99d88ded2c85f75a4d0546.html">hdl</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>Altera_UP_SD_Card_Buffer.vhd</h1>  </div>
</div>
<div class="contents">
<a href="_altera___u_p___s_d___card___buffer_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">-------------------------------------------------------------------------------------</span><span class="comment"></span>
<a name="l00002"></a>00002 <span class="comment">-- This module <span class="vhdlkeyword">is</span> a dual <span class="vhdlkeyword">port</span> memory <span class="vhdlkeyword">block</span>. It has a 16-bit <span class="vhdlkeyword">port</span> <span class="vhdllogic">and</span> a 1-bit <span class="vhdlkeyword">port</span>.</span><span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">-- The 1-bit <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">is</span> used <span class="vhdlkeyword">to</span> either send <span class="vhdllogic">or</span> receive data, <span class="vhdlkeyword">while</span> the 16-bit <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">is</span> used</span><span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">-- by Avalon interconnet <span class="vhdlkeyword">to</span> store <span class="vhdllogic">and</span> retrieve data.</span><span class="comment"></span>
<a name="l00005"></a>00005 <span class="comment">--</span><span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">-- NOTES/REVISIONS:</span><span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">-------------------------------------------------------------------------------------</span>
<a name="l00008"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#acbe0bfecfa56fa4103ea80a491bfdbc8">00008</a> <span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;
<a name="l00009"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a75f07bd8bde6f849270ce9de65573a4f">00009</a> <span class="vhdlkeyword">use </span><span class="vhdlkeyword">ieee</span>.<span class="vhdlkeyword">std_logic_1164</span>.<span class="vhdlkeyword">all</span>;
<a name="l00010"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#afa3f6e309d54fde7de3148deddb32c77">00010</a> <span class="vhdlkeyword">use </span><span class="vhdlkeyword">ieee</span>.<span class="vhdlkeyword">std_logic_arith</span>.<span class="vhdlkeyword">all</span>;
<a name="l00011"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a5cb95d6cc481013a3f10b88926230077">00011</a> <span class="vhdlkeyword">use </span><span class="vhdlkeyword">ieee</span>.<span class="vhdlkeyword">std_logic_unsigned</span>.<span class="vhdlkeyword">all</span>;
<a name="l00012"></a>00012 
<a name="l00013"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html">00013</a> <span class="keywordflow">entity </span><a class="code" href="class_altera___u_p___s_d___card___buffer.html">Altera_UP_SD_Card_Buffer</a> <span class="vhdlkeyword">is</span>
<a name="l00014"></a>00014         <span class="vhdlkeyword">generic</span> <span class="vhdlchar">(</span>
<a name="l00015"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6b3dccd1902055ae8f4de33d18777f3f">00015</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6b3dccd1902055ae8f4de33d18777f3f">TIMEOUT</a></span>         <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;1111111111111111&quot;</span>;
<a name="l00016"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4bf15d0776585da5ba437264e0b7e296">00016</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4bf15d0776585da5ba437264e0b7e296">BUSY_WAIT</a></span>       <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">&quot;0000001111110000&quot;</span>
<a name="l00017"></a>00017         <span class="vhdlchar">)</span>;
<a name="l00018"></a>00018         <span class="vhdlkeyword">port</span>
<a name="l00019"></a>00019         <span class="vhdlchar">(</span>
<a name="l00020"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">00020</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a></span>                 <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00021"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">00021</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a></span>               <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment">                -- </span><span class="vhdllogic">1</span> <span class="comment">bit</span> <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">to</span> transmit <span class="vhdllogic">and</span> receive data <span class="vhdlkeyword">on</span> the data <span class="vhdlkeyword">line</span>.
<a name="l00024"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#af0d026b061fd1925fe85f3944c576095">00024</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#af0d026b061fd1925fe85f3944c576095">i_begin</a></span>                                         <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00025"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">00025</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span>        <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00026"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae98676302a76453021c3a9968ed41561">00026</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae98676302a76453021c3a9968ed41561">i_transmit</a></span>                                      <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00027"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab3925eb54544a64393d0efd3ea71c060">00027</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab3925eb54544a64393d0efd3ea71c060">i_1bit_data_in</a></span>                          <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00028"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a5ce3a8b3b9baf92e6e39074acfb09853">00028</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a5ce3a8b3b9baf92e6e39074acfb09853">o_1bit_data_out</a></span>                         <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00029"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6ed44ebb05394098100469e42a9cbf8d">00029</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6ed44ebb05394098100469e42a9cbf8d">o_operation_complete</a></span>            <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00030"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ad6c09a5cbb8f4f90c1951117285efc4a">00030</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ad6c09a5cbb8f4f90c1951117285efc4a">o_crc_passed</a></span>                            <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00031"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a849c261a082863b854d60ffc863452a8">00031</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a849c261a082863b854d60ffc863452a8">o_timed_out</a></span>                                     <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00032"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#aec8055208256295f20a10a817ffb88bd">00032</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#aec8055208256295f20a10a817ffb88bd">o_dat_direction</a></span>                         <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;<span class="comment"> -- set <span class="vhdlkeyword">to</span> </span><span class="vhdllogic">1</span> <span class="vhdlkeyword">to</span> send data, set <span class="vhdlkeyword">to</span> <span class="vhdllogic">0</span> <span class="vhdlkeyword">to</span> receive it.
<a name="l00033"></a>00033                 <span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">                -- </span><span class="vhdllogic">16</span> <span class="comment">bit</span> <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">to</span> be accessed by a user circuit.
<a name="l00035"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a71f51ef20ee58769b9e1ba1c4ec2dfea">00035</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a71f51ef20ee58769b9e1ba1c4ec2dfea">i_enable_16bit_port</a></span> <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00036"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#aa4b577301226046c083f4e6a7ddf3cf1">00036</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#aa4b577301226046c083f4e6a7ddf3cf1">i_address_16bit_port</a></span><span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00037"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab493b86804c8d86d935f91c430510e14">00037</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab493b86804c8d86d935f91c430510e14">i_write_16bit</a></span>           <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00038"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a2e517c08ff1059b7cfd847600bbb81cb">00038</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a2e517c08ff1059b7cfd847600bbb81cb">i_16bit_data_in</a></span>         <span class="vhdlchar">:</span> <span class="vhdlkeyword">in</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00039"></a><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4324e3fd97cd178d22e5888326228407">00039</a>                 <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4324e3fd97cd178d22e5888326228407">o_16bit_data_out</a></span>        <span class="vhdlchar">:</span> <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>
<a name="l00040"></a>00040         <span class="vhdlchar">)</span>;
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">entity</span>;
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="vhdlkeyword">architecture</span> rtl <span class="vhdlkeyword">of</span> <a class="code" href="class_altera___u_p___s_d___card___buffer.html">Altera_UP_SD_Card_Buffer</a> is
<a name="l00045"></a>00045                                  
<a name="l00046"></a>00046         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html">Altera_UP_SD_CRC16_Generator</a>
<a name="l00047"></a>00047                 <span class="vhdlkeyword">port</span>
<a name="l00048"></a>00048                 (
<a name="l00049"></a>00049                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00050"></a>00050                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a8827967120dea567d745697ffc0af9b6">i_enable</a>                : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00051"></a>00051                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>               : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00052"></a>00052                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ad93c5fddee267a343f7abab85d3eb2b5">i_sync_reset</a>    : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00053"></a>00053                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a3f1af2eedbccf6e99ab35af7606b03aa">i_shift</a>                 : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00054"></a>00054                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a497bb36241b0130164b1a6a85ca5c1d6">i_datain</a>                : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span>;
<a name="l00055"></a>00055                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a4ee1930fd430ecee99a9901b203ec63a">o_dataout</a>               : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;
<a name="l00056"></a>00056                         <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a76bee300b8dbe7ff95ad5f09bf8bcbf6">o_crcout</a>                : <span class="vhdlkeyword">out</span> <span class="comment">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)
<a name="l00057"></a>00057                 );
<a name="l00058"></a>00058         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span>;
<a name="l00059"></a>00059         
<a name="l00060"></a>00060         <span class="vhdlkeyword">component</span> <a class="code" href="class_altera___u_p___s_d___card___memory___block.html">Altera_UP_SD_Card_Memory_Block</a>
<a name="l00061"></a>00061         <span class="vhdlkeyword">PORT</span>
<a name="l00062"></a>00062         (
<a name="l00063"></a>00063                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#ad863b15acac9c62e029d40d7b5f66212">address_a</a>               : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="vhdlkeyword">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00064"></a>00064                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a8572f5c64197e1cc5856523f4a9ec778">address_b</a>               : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">11</span> <span class="vhdlkeyword">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00065"></a>00065                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#ae613de6aa0812a45c9c5e9c07b28091a">clock_a</a>                 : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC</span> ;
<a name="l00066"></a>00066                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#aef0ce0a28909d123156cda84edf0f1f0">clock_b</a>                 : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC</span> ;
<a name="l00067"></a>00067                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a2efc93cdf56079c1287c7176a7e97a02">data_a</a>                  : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00068"></a>00068                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#aaf7a376490aea2be8c7ed32f73baf3f1">data_b</a>                  : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="vhdlkeyword">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00069"></a>00069                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a7886d9ff58e262daab4715c78ab4b009">enable_a</a>                : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC</span>  := &#39;<span class="vhdllogic"></span><span class="vhdllogic">1</span>&#39;;
<a name="l00070"></a>00070                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a38a697988f858ba00cc5682f01465d0c">enable_b</a>                : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC</span>  := &#39;<span class="vhdllogic"></span><span class="vhdllogic">1</span>&#39;;
<a name="l00071"></a>00071                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#af82b51896bc0bbd858cd1b00f41f0c73">wren_a</a>                  : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC</span>  := &#39;<span class="vhdllogic"></span><span class="vhdllogic">1</span>&#39;;
<a name="l00072"></a>00072                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a20e982be1cfee569517e88f15cb93dbf">wren_b</a>                  : <span class="vhdlkeyword">IN</span> <span class="comment">STD_LOGIC</span>  := &#39;<span class="vhdllogic"></span><span class="vhdllogic">1</span>&#39;;
<a name="l00073"></a>00073                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#ab21f13769da012b493d6d3d1e403b396">q_a</a>                             : <span class="vhdlkeyword">OUT</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);
<a name="l00074"></a>00074                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a42f0f517060f8678ad10be8fb0455fae">q_b</a>                             : <span class="vhdlkeyword">OUT</span> <span class="comment">STD_LOGIC_VECTOR</span> (<span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="vhdlkeyword">DOWNTO</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)
<a name="l00075"></a>00075         );
<a name="l00076"></a>00076         <span class="vhdlkeyword">END</span> <span class="vhdlkeyword">component</span>;
<a name="l00077"></a>00077         <span class="comment"></span>
<a name="l00078"></a>00078 <span class="comment">        -- Build an enumerated <span class="vhdlkeyword">type</span> <span class="vhdlkeyword">for</span> the state machine. <span class="vhdlkeyword">On</span> reset always reset the DE2 <span class="vhdllogic">and</span> read the state</span><span class="comment"></span>
<a name="l00079"></a>00079 <span class="comment">        -- <span class="vhdlkeyword">of</span> the switches.</span>
<a name="l00080"></a>00080         <span class="vhdlkeyword">type</span> <span class="vhdlchar">state_type</span> <span class="vhdlkeyword">is</span> <span class="vhdlchar">(</span><span class="vhdlchar">s_RESET</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_WAIT_REQUEST</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_SEND_START_BIT</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_SEND_DATA</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_SEND_CRC</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_SEND_STOP</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_WAIT_BUSY</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_WAIT_BUSY_END</span><span class="vhdlchar">,</span>
<a name="l00081"></a>00081                                                 <span class="vhdlchar">s_WAIT_DATA_START</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_RECEIVING_LEADING_BITS</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_RECEIVING_DATA</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_RECEIVING_STOP_BIT</span><span class="vhdlchar">,</span> <span class="vhdlchar">s_WAIT_DEASSERT</span><span class="vhdlchar">)</span>;
<a name="l00082"></a>00082 <span class="comment"></span>
<a name="l00083"></a>00083 <span class="comment">        -- <span class="vhdlkeyword">Register</span> <span class="vhdlkeyword">to</span> hold the current state</span>
<a name="l00084"></a>00084         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">current_state</span> <span class="vhdlchar">:</span> <span class="vhdlchar">state_type</span>;
<a name="l00085"></a>00085         <span class="vhdlkeyword">signal</span> <span class="vhdlchar">next_state</span> <span class="vhdlchar">:</span> <span class="vhdlchar">state_type</span>;<span class="comment"></span>
<a name="l00086"></a>00086 <span class="comment">        -- Local wires</span><span class="comment"></span>
<a name="l00087"></a>00087 <span class="comment">        -- REGISTERED</span>
<a name="l00088"></a>00088         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">crc_counter</span>             <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">3</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00089"></a>00089         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">local_mode</span>      <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00090"></a>00090         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">dataout_1bit</span><span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00091"></a>00091         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">bit_counter</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">2</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00092"></a>00092         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">byte_counter</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">8</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00093"></a>00093         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">shift_register</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">16</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00094"></a>00094         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">timeout_register</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00095"></a>00095         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">data_in_reg</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;<span class="comment"></span>
<a name="l00096"></a>00096 <span class="comment">        -- UNREGISTERED</span>
<a name="l00097"></a>00097         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">crc_out</span>         <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00098"></a>00098         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">single_bit_conversion</span><span class="vhdlchar">,</span> <span class="vhdlchar">single_bit_out</span> <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00099"></a>00099         <span class="vhdlkeyword">signal</span>  <span class="vhdlchar">local_reset</span><span class="vhdlchar">,</span> <span class="vhdlchar">to_crc_generator</span><span class="vhdlchar">,</span> <span class="vhdlchar">from_crc_generator</span><span class="vhdlchar">,</span> <span class="vhdlchar">from_mem_1_bit</span><span class="vhdlchar">,</span> <span class="vhdlchar">shift_crc</span><span class="vhdlchar">,</span>
<a name="l00100"></a>00100                         <span class="vhdlchar">recv_data</span><span class="vhdlchar">,</span> <span class="vhdlchar">crc_generator_enable</span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span>;
<a name="l00101"></a>00101 <span class="vhdlkeyword">begin</span><span class="comment"></span>
<a name="l00102"></a>00102 <span class="comment">        -- State transitions</span>
<a name="l00103"></a>00103         state_transitions: <span class="vhdlkeyword">process</span>(     current_state, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#af0d026b061fd1925fe85f3944c576095">i_begin</a>, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a>, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae98676302a76453021c3a9968ed41561">i_transmit</a>, byte_counter, 
<a name="l00104"></a>00104                                                                 bit_counter, crc_counter, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab3925eb54544a64393d0efd3ea71c060">i_1bit_data_in</a>, timeout_register, data_in_reg)
<a name="l00105"></a>00105 <span class="vhdlkeyword">        begin</span>
<a name="l00106"></a>00106                 <span class="vhdlkeyword">case</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">is</span>
<a name="l00107"></a>00107                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_RESET</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00108"></a>00108 <span class="comment">                                -- Reset local registers <span class="vhdllogic">and</span> <span class="vhdlkeyword">begin</span> waiting <span class="vhdlkeyword">for</span> user input.</span>
<a name="l00109"></a>00109                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_REQUEST</span>;
<a name="l00110"></a>00110                                 
<a name="l00111"></a>00111                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_WAIT_REQUEST</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00112"></a>00112 <span class="comment">                                -- <span class="vhdlkeyword">Wait</span> <span class="vhdlkeyword">for</span> i_begin <span class="vhdlkeyword">to</span> be high</span>
<a name="l00113"></a>00113                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#af0d026b061fd1925fe85f3944c576095">i_begin</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00114"></a>00114                                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae98676302a76453021c3a9968ed41561">i_transmit</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00115"></a>00115                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_START_BIT</span>;
<a name="l00116"></a>00116                                         <span class="vhdlkeyword">else</span>
<a name="l00117"></a>00117                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_DATA_START</span>;
<a name="l00118"></a>00118                                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00119"></a>00119                                 <span class="vhdlkeyword">else</span>
<a name="l00120"></a>00120                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_REQUEST</span>;
<a name="l00121"></a>00121                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00122"></a>00122                                 
<a name="l00123"></a>00123                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_SEND_START_BIT</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="comment"></span>
<a name="l00124"></a>00124 <span class="comment">                                -- Send a </span><span class="vhdllogic">0</span> first, followed by <span class="vhdllogic">4096</span> bits <span class="vhdlkeyword">of</span> data, <span class="vhdllogic">16</span> CRC bits, <span class="vhdllogic">and</span> stop <span class="comment">bit</span>.
<a name="l00125"></a>00125                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00126"></a>00126                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_DATA</span>;
<a name="l00127"></a>00127                                 <span class="vhdlkeyword">else</span>
<a name="l00128"></a>00128                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_START_BIT</span>;
<a name="l00129"></a>00129                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00130"></a>00130                                 
<a name="l00131"></a>00131                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_SEND_DATA</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00132"></a>00132 <span class="comment">                                -- Send </span><span class="vhdllogic">4096</span> data bits
<a name="l00133"></a>00133                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">bit_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">byte_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;111111111&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00134"></a>00134                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_CRC</span>;
<a name="l00135"></a>00135                                 <span class="vhdlkeyword">else</span>
<a name="l00136"></a>00136                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_DATA</span>;
<a name="l00137"></a>00137                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;         
<a name="l00138"></a>00138         
<a name="l00139"></a>00139                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_SEND_CRC</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00140"></a>00140 <span class="comment">                                -- Send </span><span class="vhdllogic">16</span> CRC bits
<a name="l00141"></a>00141                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">crc_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;1111&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00142"></a>00142                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_STOP</span>;
<a name="l00143"></a>00143                                 <span class="vhdlkeyword">else</span>
<a name="l00144"></a>00144                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_CRC</span>;
<a name="l00145"></a>00145                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>; 
<a name="l00146"></a>00146                                                         
<a name="l00147"></a>00147                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_SEND_STOP</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00148"></a>00148 <span class="comment">                                -- Send stop <span class="comment">bit</span>.</span>
<a name="l00149"></a>00149                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00150"></a>00150                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_BUSY</span>;
<a name="l00151"></a>00151                                 <span class="vhdlkeyword">else</span>
<a name="l00152"></a>00152                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_SEND_STOP</span>;
<a name="l00153"></a>00153                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00154"></a>00154                                                         
<a name="l00155"></a>00155                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_WAIT_BUSY</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00156"></a>00156 <span class="comment">                                -- <span class="vhdlkeyword">After</span> a write, <span class="vhdlkeyword">wait</span> <span class="vhdlkeyword">for</span> the busy <span class="vhdlkeyword">signal</span>. Do <span class="vhdllogic">not</span> <span class="vhdlkeyword">return</span> a done <span class="vhdlkeyword">signal</span> <span class="vhdlkeyword">until</span> you receive a busy <span class="vhdlkeyword">signal</span>.</span><span class="comment"></span>
<a name="l00157"></a>00157 <span class="comment">                                -- <span class="vhdlkeyword">If</span> you do <span class="vhdllogic">not</span> <span class="vhdllogic">and</span> a long <span class="vhdlkeyword">time</span> expires, <span class="vhdlkeyword">then</span> the data must have been rejected (due <span class="vhdlkeyword">to</span> CRC error maybe).</span><span class="comment"></span>
<a name="l00158"></a>00158 <span class="comment">                                -- <span class="vhdlkeyword">In</span> such a <span class="vhdlkeyword">case</span> <span class="vhdlkeyword">return</span> failure.</span>
<a name="l00159"></a>00159                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_in_reg</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">timeout_register</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;0000000000010000&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00160"></a>00160                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_BUSY_END</span>;
<a name="l00161"></a>00161                                 <span class="vhdlkeyword">else</span>
<a name="l00162"></a>00162                                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">timeout_register</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4bf15d0776585da5ba437264e0b7e296">BUSY_WAIT</a></span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00163"></a>00163                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_DEASSERT</span>;
<a name="l00164"></a>00164                                         <span class="vhdlkeyword">else</span>
<a name="l00165"></a>00165                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_BUSY</span>;
<a name="l00166"></a>00166                                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;                         
<a name="l00167"></a>00167                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00168"></a>00168                                 
<a name="l00169"></a>00169                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_WAIT_BUSY_END</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span>
<a name="l00170"></a>00170                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00171"></a>00171                                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_in_reg</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00172"></a>00172                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_DEASSERT</span>;
<a name="l00173"></a>00173                                         <span class="vhdlkeyword">else</span>
<a name="l00174"></a>00174                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_BUSY_END</span>;
<a name="l00175"></a>00175                                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00176"></a>00176                                 <span class="vhdlkeyword">else</span>
<a name="l00177"></a>00177                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_BUSY_END</span>;
<a name="l00178"></a>00178                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00179"></a>00179                                 
<a name="l00180"></a>00180                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_WAIT_DATA_START</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00181"></a>00181 <span class="comment">                                -- <span class="vhdlkeyword">Wait</span> <span class="vhdlkeyword">for</span> the start <span class="comment">bit</span></span>
<a name="l00182"></a>00182                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">data_in_reg</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00183"></a>00183                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RECEIVING_LEADING_BITS</span>;
<a name="l00184"></a>00184                                 <span class="vhdlkeyword">else</span>
<a name="l00185"></a>00185                                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">timeout_register</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6b3dccd1902055ae8f4de33d18777f3f">TIMEOUT</a></span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00186"></a>00186                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_DEASSERT</span>;
<a name="l00187"></a>00187                                         <span class="vhdlkeyword">else</span>
<a name="l00188"></a>00188                                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_DATA_START</span>;
<a name="l00189"></a>00189                                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00190"></a>00190                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00191"></a>00191                                 
<a name="l00192"></a>00192                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_RECEIVING_LEADING_BITS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00193"></a>00193 <span class="comment">                                -- shift the start <span class="comment">bit</span> <span class="vhdlkeyword">in</span> as well as the <span class="vhdlkeyword">next</span> </span><span class="vhdllogic">16</span> bits. Once they are <span class="vhdlkeyword">all</span> <span class="vhdlkeyword">in</span> you can start putting data into memory.
<a name="l00194"></a>00194                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">crc_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;1111&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00195"></a>00195                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RECEIVING_DATA</span>;
<a name="l00196"></a>00196                                 <span class="vhdlkeyword">else</span>
<a name="l00197"></a>00197                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RECEIVING_LEADING_BITS</span>;
<a name="l00198"></a>00198                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00199"></a>00199                                 
<a name="l00200"></a>00200                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_RECEIVING_DATA</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span><span class="comment"></span>
<a name="l00201"></a>00201 <span class="comment">                                -- <span class="vhdlkeyword">Wait</span> <span class="vhdlkeyword">until</span> <span class="vhdlkeyword">all</span> bits arrive. </span>
<a name="l00202"></a>00202                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">bit_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">byte_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;111111111&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00203"></a>00203                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RECEIVING_STOP_BIT</span>;
<a name="l00204"></a>00204                                 <span class="vhdlkeyword">else</span>
<a name="l00205"></a>00205                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RECEIVING_DATA</span>;
<a name="l00206"></a>00206                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;         
<a name="l00207"></a>00207                                                 
<a name="l00208"></a>00208                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_RECEIVING_STOP_BIT</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="comment"></span>
<a name="l00209"></a>00209 <span class="comment">                                -- <span class="vhdlkeyword">Wait</span> <span class="vhdlkeyword">until</span> <span class="vhdlkeyword">all</span> bits arrive. </span>
<a name="l00210"></a>00210                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlkeyword">then</span>
<a name="l00211"></a>00211                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_DEASSERT</span>;
<a name="l00212"></a>00212                                 <span class="vhdlkeyword">else</span>
<a name="l00213"></a>00213                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RECEIVING_STOP_BIT</span>;
<a name="l00214"></a>00214                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00215"></a>00215                                                         
<a name="l00216"></a>00216                         <span class="vhdlkeyword">when</span> <span class="vhdlchar">s_WAIT_DEASSERT</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span>
<a name="l00217"></a>00217                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#af0d026b061fd1925fe85f3944c576095">i_begin</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00218"></a>00218                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_DEASSERT</span>;
<a name="l00219"></a>00219                                 <span class="vhdlkeyword">else</span>
<a name="l00220"></a>00220                                         <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_WAIT_REQUEST</span>;
<a name="l00221"></a>00221                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00222"></a>00222                                 
<a name="l00223"></a>00223                         <span class="vhdlkeyword">when</span> <span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span>
<a name="l00224"></a>00224                                 <span class="vhdlchar">next_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RESET</span>;
<a name="l00225"></a>00225                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">case</span>;
<a name="l00226"></a>00226         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
<a name="l00227"></a>00227         <span class="comment"></span>
<a name="l00228"></a>00228 <span class="comment">        -- State registers</span>
<a name="l00229"></a>00229         state_regs: <span class="vhdlkeyword">process</span>(<a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>, local_reset)
<a name="l00230"></a>00230 <span class="vhdlkeyword">        begin</span>
<a name="l00231"></a>00231                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00232"></a>00232                         <span class="vhdlchar">current_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">s_RESET</span>;
<a name="l00233"></a>00233                 <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00234"></a>00234                         <span class="vhdlchar">current_state</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">next_state</span>;
<a name="l00235"></a>00235                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00236"></a>00236         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
<a name="l00237"></a>00237         <span class="comment"></span>
<a name="l00238"></a>00238 <span class="comment">        -- FSM outputs</span>
<a name="l00239"></a>00239         <span class="vhdlchar">to_crc_generator</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">shift_register</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RECEIVING_DATA</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span>
<a name="l00240"></a>00240                                                 <span class="vhdlchar">from_mem_1_bit</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_DATA</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span>
<a name="l00241"></a>00241                                                 <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00242"></a>00242         <span class="vhdlchar">shift_crc</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_CRC</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00243"></a>00243         <span class="vhdlchar">local_reset</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RESET</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_WAIT_REQUEST</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00244"></a>00244         <span class="vhdlchar">recv_data</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RECEIVING_DATA</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00245"></a>00245         <span class="vhdlchar">single_bit_conversion</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">shift_register</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span><span class="vhdlchar">)</span>;
<a name="l00246"></a>00246         <span class="vhdlchar">crc_generator_enable</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_WAIT_DEASSERT</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span>;
<a name="l00247"></a>00247         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6ed44ebb05394098100469e42a9cbf8d">o_operation_complete</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_WAIT_DEASSERT</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00248"></a>00248         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#aec8055208256295f20a10a817ffb88bd">o_dat_direction</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span>   <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_START_BIT</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span> 
<a name="l00249"></a>00249                                                                         <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_DATA</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span> 
<a name="l00250"></a>00250                                                                         <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_CRC</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span> 
<a name="l00251"></a>00251                                                                         <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_STOP</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>
<a name="l00252"></a>00252                                                 <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00253"></a>00253         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a5ce3a8b3b9baf92e6e39074acfb09853">o_1bit_data_out</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">dataout_1bit</span>;
<a name="l00254"></a>00254         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ad6c09a5cbb8f4f90c1951117285efc4a">o_crc_passed</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">crc_out</span> <span class="vhdlchar">=</span> <span class="vhdlchar">shift_register</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">16</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">shift_register</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00255"></a>00255         <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a849c261a082863b854d60ffc863452a8">o_timed_out</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">when</span> <span class="vhdlchar">(</span><span class="vhdlchar">timeout_register</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6b3dccd1902055ae8f4de33d18777f3f">TIMEOUT</a></span><span class="vhdlchar">)</span> <span class="vhdlkeyword">else</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00256"></a>00256         <span class="comment"></span>
<a name="l00257"></a>00257 <span class="comment">        -- Local components</span>
<a name="l00258"></a>00258         local_regs: <span class="vhdlkeyword">process</span>(<a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>, local_reset)
<a name="l00259"></a>00259 <span class="vhdlkeyword">        begin</span>
<a name="l00260"></a>00260                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00261"></a>00261                         <span class="vhdlchar">bit_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00262"></a>00262                         <span class="vhdlchar">byte_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00263"></a>00263                         <span class="vhdlchar">dataout_1bit</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00264"></a>00264                         <span class="vhdlchar">crc_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00265"></a>00265                         <span class="vhdlchar">shift_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00266"></a>00266                 <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span><span class="comment"></span>
<a name="l00267"></a>00267 <span class="comment">                        -- counters <span class="vhdllogic">and</span> serial output</span>
<a name="l00268"></a>00268                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">local_reset</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00269"></a>00269                                 <span class="vhdlchar">bit_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00270"></a>00270                                 <span class="vhdlchar">byte_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00271"></a>00271                                 <span class="vhdlchar">dataout_1bit</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00272"></a>00272                                 <span class="vhdlchar">data_in_reg</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00273"></a>00273                                 <span class="vhdlchar">crc_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00274"></a>00274                                 <span class="vhdlchar">shift_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00275"></a>00275                         <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00276"></a>00276                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RECEIVING_LEADING_BITS</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_CRC</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00277"></a>00277                                         <span class="vhdlchar">crc_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00278"></a>00278                                 <span class="vhdlkeyword">else</span>
<a name="l00279"></a>00279                                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">(</span><span class="vhdlchar">crc_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;1111&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00280"></a>00280                                                 <span class="vhdlchar">crc_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">crc_counter</span> <span class="vhdlchar">+</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00281"></a>00281                                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00282"></a>00282                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00283"></a>00283                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RECEIVING_DATA</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_DATA</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>                   
<a name="l00284"></a>00284                                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">bit_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdlchar">byte_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;111111111&quot;</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00285"></a>00285                                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">bit_counter</span> <span class="vhdlchar">=</span> <span class="vhdllogic">&quot;000&quot;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00286"></a>00286                                                         <span class="vhdlchar">byte_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">byte_counter</span> <span class="vhdlchar">+</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00287"></a>00287                                                         <span class="vhdlchar">bit_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdllogic">&quot;111&quot;</span>;
<a name="l00288"></a>00288                                                 <span class="vhdlkeyword">else</span>
<a name="l00289"></a>00289                                                         <span class="vhdlchar">bit_counter</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">bit_counter</span> <span class="vhdlchar">-</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00290"></a>00290                                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00291"></a>00291                                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00292"></a>00292                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;<span class="comment"></span>
<a name="l00293"></a>00293 <span class="comment">                                -- Output data <span class="comment">bit</span>.</span>
<a name="l00294"></a>00294                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_START_BIT</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00295"></a>00295                                         <span class="vhdlchar">dataout_1bit</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;
<a name="l00296"></a>00296                                 <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_DATA</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00297"></a>00297                                         <span class="vhdlchar">dataout_1bit</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">from_mem_1_bit</span>;
<a name="l00298"></a>00298                                 <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_CRC</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00299"></a>00299                                         <span class="vhdlchar">dataout_1bit</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">from_crc_generator</span>;
<a name="l00300"></a>00300                                 <span class="vhdlkeyword">else</span>
<a name="l00301"></a>00301                                         <span class="vhdlchar">dataout_1bit</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;<span class="comment"> -- Stop <span class="comment">bit</span>.</span>
<a name="l00302"></a>00302                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00303"></a>00303 <span class="comment"></span>
<a name="l00304"></a>00304 <span class="comment">                                -- Shift <span class="vhdlkeyword">register</span> <span class="vhdlkeyword">to</span> store the CRC bits once the message <span class="vhdlkeyword">is</span> received. </span>
<a name="l00305"></a>00305                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RECEIVING_DATA</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span>
<a name="l00306"></a>00306                                         <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RECEIVING_LEADING_BITS</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span>
<a name="l00307"></a>00307                                         <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_RECEIVING_STOP_BIT</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00308"></a>00308                                         <span class="vhdlchar">shift_register</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">16</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">shift_register</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">15</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00309"></a>00309                                         <span class="vhdlchar">shift_register</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">data_in_reg</span>;
<a name="l00310"></a>00310                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00311"></a>00311                                 <span class="vhdlchar">data_in_reg</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab3925eb54544a64393d0efd3ea71c060">i_1bit_data_in</a></span>;
<a name="l00312"></a>00312                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00313"></a>00313                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00314"></a>00314         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
<a name="l00315"></a>00315         <span class="comment"></span>
<a name="l00316"></a>00316 <span class="comment">        -- <span class="vhdlkeyword">Register</span> holding the timeout value <span class="vhdlkeyword">for</span> data transmission.</span>
<a name="l00317"></a>00317         timeout_reg: <span class="vhdlkeyword">process</span>(<a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>, current_state, <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a>)
<a name="l00318"></a>00318 <span class="vhdlkeyword">        begin</span>
<a name="l00319"></a>00319                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00320"></a>00320                         <span class="vhdlchar">timeout_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00321"></a>00321                 <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">rising_edge</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00322"></a>00322                         <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_SEND_STOP</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span>
<a name="l00323"></a>00323                                 <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_WAIT_REQUEST</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00324"></a>00324                                 <span class="vhdlchar">timeout_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">OTHERS</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;
<a name="l00325"></a>00325                         <span class="vhdlkeyword">elsif</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a1348df0309d91107efe2fd7a3591f028">i_sd_clock_pulse_trigger</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span><span class="comment"></span>
<a name="l00326"></a>00326 <span class="comment">                                -- Increment the timeout counter</span>
<a name="l00327"></a>00327                                 <span class="vhdlkeyword">if</span> <span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_WAIT_DATA_START</span><span class="vhdlchar">)</span> <span class="vhdllogic">or</span>
<a name="l00328"></a>00328                                         <span class="vhdlchar">(</span><span class="vhdlchar">current_state</span> <span class="vhdlchar">=</span> <span class="vhdlchar">s_WAIT_BUSY</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdllogic">and</span> <span class="vhdlchar">(</span><span class="vhdllogic">not</span> <span class="vhdlchar">(</span><span class="vhdlchar">timeout_register</span> <span class="vhdlchar">=</span> <span class="vhdlchar"><a class="code" href="class_altera___u_p___s_d___card___buffer.html#a6b3dccd1902055ae8f4de33d18777f3f">TIMEOUT</a></span><span class="vhdlchar">)</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span>
<a name="l00329"></a>00329                                         <span class="vhdlchar">timeout_register</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">timeout_register</span>  <span class="vhdlchar">+</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;
<a name="l00330"></a>00330                                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00331"></a>00331                         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00332"></a>00332                 <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;
<a name="l00333"></a>00333         <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span>;
<a name="l00334"></a>00334 <span class="comment"></span>
<a name="l00335"></a>00335 <span class="comment">        -- Instantiated components. </span>
<a name="l00336"></a>00336         crc16_checker:  <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html">Altera_UP_SD_CRC16_Generator</a>
<a name="l00337"></a>00337         <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">map</span>
<a name="l00338"></a>00338         (
<a name="l00339"></a>00339                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a> ,
<a name="l00340"></a>00340                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ae22af325352b96156f6cc9ff908b1b59">i_reset_n</a> ,
<a name="l00341"></a>00341                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#ad93c5fddee267a343f7abab85d3eb2b5">i_sync_reset</a>  =&gt; local_reset,
<a name="l00342"></a>00342                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a8827967120dea567d745697ffc0af9b6">i_enable</a> =&gt; crc_generator_enable ,
<a name="l00343"></a>00343                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a3f1af2eedbccf6e99ab35af7606b03aa">i_shift</a>  =&gt; shift_crc ,
<a name="l00344"></a>00344                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a497bb36241b0130164b1a6a85ca5c1d6">i_datain</a> =&gt; to_crc_generator ,
<a name="l00345"></a>00345                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a4ee1930fd430ecee99a9901b203ec63a">o_dataout</a>  =&gt; from_crc_generator,
<a name="l00346"></a>00346                 <a class="code" href="class_altera___u_p___s_d___c_r_c16___generator.html#a76bee300b8dbe7ff95ad5f09bf8bcbf6">o_crcout</a> =&gt; crc_out
<a name="l00347"></a>00347         <span class="vhdlchar">)</span>;
<a name="l00348"></a>00348         
<a name="l00349"></a>00349         packet_memory:  <a class="code" href="class_altera___u_p___s_d___card___memory___block.html">Altera_UP_SD_Card_Memory_Block</a>
<a name="l00350"></a>00350         <span class="vhdlkeyword">PORT</span> <span class="vhdlkeyword">MAP</span>
<a name="l00351"></a>00351         (
<a name="l00352"></a>00352                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#ad863b15acac9c62e029d40d7b5f66212">address_a</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#aa4b577301226046c083f4e6a7ddf3cf1">i_address_16bit_port</a> ,
<a name="l00353"></a>00353                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a8572f5c64197e1cc5856523f4a9ec778">address_b</a>  =&gt; <span class="vhdlchar">(</span>byte_counter &amp; bit_counter<span class="vhdlchar">)</span>,
<a name="l00354"></a>00354                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#ae613de6aa0812a45c9c5e9c07b28091a">clock_a</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>,
<a name="l00355"></a>00355                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#aef0ce0a28909d123156cda84edf0f1f0">clock_b</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ac2805d096971833c0f937cfa77ebc17b">i_clock</a>,
<a name="l00356"></a>00356                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a2efc93cdf56079c1287c7176a7e97a02">data_a</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a2e517c08ff1059b7cfd847600bbb81cb">i_16bit_data_in</a> ,
<a name="l00357"></a>00357                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#aaf7a376490aea2be8c7ed32f73baf3f1">data_b</a>  =&gt; single_bit_conversion ,
<a name="l00358"></a>00358                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a7886d9ff58e262daab4715c78ab4b009">enable_a</a> =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a71f51ef20ee58769b9e1ba1c4ec2dfea">i_enable_16bit_port</a> ,
<a name="l00359"></a>00359                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a38a697988f858ba00cc5682f01465d0c">enable_b</a> =&gt; &#39;1&#39;,
<a name="l00360"></a>00360                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#af82b51896bc0bbd858cd1b00f41f0c73">wren_a</a>  =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#ab493b86804c8d86d935f91c430510e14">i_write_16bit</a> ,
<a name="l00361"></a>00361                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a20e982be1cfee569517e88f15cb93dbf">wren_b</a>  =&gt; recv_data ,
<a name="l00362"></a>00362                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#ab21f13769da012b493d6d3d1e403b396">q_a</a>             =&gt; <a class="code" href="class_altera___u_p___s_d___card___buffer.html#a4324e3fd97cd178d22e5888326228407">o_16bit_data_out</a> ,
<a name="l00363"></a>00363                 <a class="code" href="class_altera___u_p___s_d___card___memory___block.html#a42f0f517060f8678ad10be8fb0455fae">q_b</a>     =&gt; single_bit_out 
<a name="l00364"></a>00364         <span class="vhdlchar">)</span>;
<a name="l00365"></a>00365         <span class="vhdlchar">from_mem_1_bit</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">single_bit_out</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;
<a name="l00366"></a>00366         
<a name="l00367"></a>00367 <span class="vhdlkeyword">end</span> <span class="vhdlchar">rtl</span>;
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Tue Mar 27 2012 15:09:46 for Embedded Co-Design (VHDL and C) by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
