
EEE3096S_2022_Prac_2_Delays_and_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a30  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000124  08004af0  08004af0  00014af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c14  08004c14  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004c14  08004c14  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004c14  08004c14  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c14  08004c14  00014c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c18  08004c18  00014c18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004c1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  20000070  08004c8c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d0  08004c8c  000201d0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7e7  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e57  00000000  00000000  0002c87f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002e6d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002f0e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000120fb  00000000  00000000  0002fa20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d95f  00000000  00000000  00041b1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a33b  00000000  00000000  0004f47a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b97b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027bc  00000000  00000000  000b9808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004ad8 	.word	0x08004ad8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004ad8 	.word	0x08004ad8

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	; 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	; 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			; (mov r8, r8)

08000408 <__aeabi_cfrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	0008      	movs	r0, r1
 800040c:	4661      	mov	r1, ip
 800040e:	e7ff      	b.n	8000410 <__aeabi_cfcmpeq>

08000410 <__aeabi_cfcmpeq>:
 8000410:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000412:	f000 f89f 	bl	8000554 <__lesf2>
 8000416:	2800      	cmp	r0, #0
 8000418:	d401      	bmi.n	800041e <__aeabi_cfcmpeq+0xe>
 800041a:	2100      	movs	r1, #0
 800041c:	42c8      	cmn	r0, r1
 800041e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000420 <__aeabi_fcmpeq>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 f82b 	bl	800047c <__eqsf2>
 8000426:	4240      	negs	r0, r0
 8000428:	3001      	adds	r0, #1
 800042a:	bd10      	pop	{r4, pc}

0800042c <__aeabi_fcmplt>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f000 f891 	bl	8000554 <__lesf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	db01      	blt.n	800043a <__aeabi_fcmplt+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_fcmple>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 f887 	bl	8000554 <__lesf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dd01      	ble.n	800044e <__aeabi_fcmple+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_fcmpgt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 f837 	bl	80004c8 <__gesf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	dc01      	bgt.n	8000462 <__aeabi_fcmpgt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_fcmpge>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f000 f82d 	bl	80004c8 <__gesf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	da01      	bge.n	8000476 <__aeabi_fcmpge+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__eqsf2>:
 800047c:	b570      	push	{r4, r5, r6, lr}
 800047e:	0042      	lsls	r2, r0, #1
 8000480:	0245      	lsls	r5, r0, #9
 8000482:	024e      	lsls	r6, r1, #9
 8000484:	004c      	lsls	r4, r1, #1
 8000486:	0fc3      	lsrs	r3, r0, #31
 8000488:	0a6d      	lsrs	r5, r5, #9
 800048a:	2001      	movs	r0, #1
 800048c:	0e12      	lsrs	r2, r2, #24
 800048e:	0a76      	lsrs	r6, r6, #9
 8000490:	0e24      	lsrs	r4, r4, #24
 8000492:	0fc9      	lsrs	r1, r1, #31
 8000494:	2aff      	cmp	r2, #255	; 0xff
 8000496:	d006      	beq.n	80004a6 <__eqsf2+0x2a>
 8000498:	2cff      	cmp	r4, #255	; 0xff
 800049a:	d003      	beq.n	80004a4 <__eqsf2+0x28>
 800049c:	42a2      	cmp	r2, r4
 800049e:	d101      	bne.n	80004a4 <__eqsf2+0x28>
 80004a0:	42b5      	cmp	r5, r6
 80004a2:	d006      	beq.n	80004b2 <__eqsf2+0x36>
 80004a4:	bd70      	pop	{r4, r5, r6, pc}
 80004a6:	2d00      	cmp	r5, #0
 80004a8:	d1fc      	bne.n	80004a4 <__eqsf2+0x28>
 80004aa:	2cff      	cmp	r4, #255	; 0xff
 80004ac:	d1fa      	bne.n	80004a4 <__eqsf2+0x28>
 80004ae:	2e00      	cmp	r6, #0
 80004b0:	d1f8      	bne.n	80004a4 <__eqsf2+0x28>
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d006      	beq.n	80004c4 <__eqsf2+0x48>
 80004b6:	2001      	movs	r0, #1
 80004b8:	2a00      	cmp	r2, #0
 80004ba:	d1f3      	bne.n	80004a4 <__eqsf2+0x28>
 80004bc:	0028      	movs	r0, r5
 80004be:	1e43      	subs	r3, r0, #1
 80004c0:	4198      	sbcs	r0, r3
 80004c2:	e7ef      	b.n	80004a4 <__eqsf2+0x28>
 80004c4:	2000      	movs	r0, #0
 80004c6:	e7ed      	b.n	80004a4 <__eqsf2+0x28>

080004c8 <__gesf2>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	0042      	lsls	r2, r0, #1
 80004cc:	0245      	lsls	r5, r0, #9
 80004ce:	024e      	lsls	r6, r1, #9
 80004d0:	004c      	lsls	r4, r1, #1
 80004d2:	0fc3      	lsrs	r3, r0, #31
 80004d4:	0a6d      	lsrs	r5, r5, #9
 80004d6:	0e12      	lsrs	r2, r2, #24
 80004d8:	0a76      	lsrs	r6, r6, #9
 80004da:	0e24      	lsrs	r4, r4, #24
 80004dc:	0fc8      	lsrs	r0, r1, #31
 80004de:	2aff      	cmp	r2, #255	; 0xff
 80004e0:	d01b      	beq.n	800051a <__gesf2+0x52>
 80004e2:	2cff      	cmp	r4, #255	; 0xff
 80004e4:	d00e      	beq.n	8000504 <__gesf2+0x3c>
 80004e6:	2a00      	cmp	r2, #0
 80004e8:	d11b      	bne.n	8000522 <__gesf2+0x5a>
 80004ea:	2c00      	cmp	r4, #0
 80004ec:	d101      	bne.n	80004f2 <__gesf2+0x2a>
 80004ee:	2e00      	cmp	r6, #0
 80004f0:	d01c      	beq.n	800052c <__gesf2+0x64>
 80004f2:	2d00      	cmp	r5, #0
 80004f4:	d00c      	beq.n	8000510 <__gesf2+0x48>
 80004f6:	4283      	cmp	r3, r0
 80004f8:	d01c      	beq.n	8000534 <__gesf2+0x6c>
 80004fa:	2102      	movs	r1, #2
 80004fc:	1e58      	subs	r0, r3, #1
 80004fe:	4008      	ands	r0, r1
 8000500:	3801      	subs	r0, #1
 8000502:	bd70      	pop	{r4, r5, r6, pc}
 8000504:	2e00      	cmp	r6, #0
 8000506:	d122      	bne.n	800054e <__gesf2+0x86>
 8000508:	2a00      	cmp	r2, #0
 800050a:	d1f4      	bne.n	80004f6 <__gesf2+0x2e>
 800050c:	2d00      	cmp	r5, #0
 800050e:	d1f2      	bne.n	80004f6 <__gesf2+0x2e>
 8000510:	2800      	cmp	r0, #0
 8000512:	d1f6      	bne.n	8000502 <__gesf2+0x3a>
 8000514:	2001      	movs	r0, #1
 8000516:	4240      	negs	r0, r0
 8000518:	e7f3      	b.n	8000502 <__gesf2+0x3a>
 800051a:	2d00      	cmp	r5, #0
 800051c:	d117      	bne.n	800054e <__gesf2+0x86>
 800051e:	2cff      	cmp	r4, #255	; 0xff
 8000520:	d0f0      	beq.n	8000504 <__gesf2+0x3c>
 8000522:	2c00      	cmp	r4, #0
 8000524:	d1e7      	bne.n	80004f6 <__gesf2+0x2e>
 8000526:	2e00      	cmp	r6, #0
 8000528:	d1e5      	bne.n	80004f6 <__gesf2+0x2e>
 800052a:	e7e6      	b.n	80004fa <__gesf2+0x32>
 800052c:	2000      	movs	r0, #0
 800052e:	2d00      	cmp	r5, #0
 8000530:	d0e7      	beq.n	8000502 <__gesf2+0x3a>
 8000532:	e7e2      	b.n	80004fa <__gesf2+0x32>
 8000534:	42a2      	cmp	r2, r4
 8000536:	dc05      	bgt.n	8000544 <__gesf2+0x7c>
 8000538:	dbea      	blt.n	8000510 <__gesf2+0x48>
 800053a:	42b5      	cmp	r5, r6
 800053c:	d802      	bhi.n	8000544 <__gesf2+0x7c>
 800053e:	d3e7      	bcc.n	8000510 <__gesf2+0x48>
 8000540:	2000      	movs	r0, #0
 8000542:	e7de      	b.n	8000502 <__gesf2+0x3a>
 8000544:	4243      	negs	r3, r0
 8000546:	4158      	adcs	r0, r3
 8000548:	0040      	lsls	r0, r0, #1
 800054a:	3801      	subs	r0, #1
 800054c:	e7d9      	b.n	8000502 <__gesf2+0x3a>
 800054e:	2002      	movs	r0, #2
 8000550:	4240      	negs	r0, r0
 8000552:	e7d6      	b.n	8000502 <__gesf2+0x3a>

08000554 <__lesf2>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	0042      	lsls	r2, r0, #1
 8000558:	0245      	lsls	r5, r0, #9
 800055a:	024e      	lsls	r6, r1, #9
 800055c:	004c      	lsls	r4, r1, #1
 800055e:	0fc3      	lsrs	r3, r0, #31
 8000560:	0a6d      	lsrs	r5, r5, #9
 8000562:	0e12      	lsrs	r2, r2, #24
 8000564:	0a76      	lsrs	r6, r6, #9
 8000566:	0e24      	lsrs	r4, r4, #24
 8000568:	0fc8      	lsrs	r0, r1, #31
 800056a:	2aff      	cmp	r2, #255	; 0xff
 800056c:	d00b      	beq.n	8000586 <__lesf2+0x32>
 800056e:	2cff      	cmp	r4, #255	; 0xff
 8000570:	d00d      	beq.n	800058e <__lesf2+0x3a>
 8000572:	2a00      	cmp	r2, #0
 8000574:	d11f      	bne.n	80005b6 <__lesf2+0x62>
 8000576:	2c00      	cmp	r4, #0
 8000578:	d116      	bne.n	80005a8 <__lesf2+0x54>
 800057a:	2e00      	cmp	r6, #0
 800057c:	d114      	bne.n	80005a8 <__lesf2+0x54>
 800057e:	2000      	movs	r0, #0
 8000580:	2d00      	cmp	r5, #0
 8000582:	d010      	beq.n	80005a6 <__lesf2+0x52>
 8000584:	e009      	b.n	800059a <__lesf2+0x46>
 8000586:	2d00      	cmp	r5, #0
 8000588:	d10c      	bne.n	80005a4 <__lesf2+0x50>
 800058a:	2cff      	cmp	r4, #255	; 0xff
 800058c:	d113      	bne.n	80005b6 <__lesf2+0x62>
 800058e:	2e00      	cmp	r6, #0
 8000590:	d108      	bne.n	80005a4 <__lesf2+0x50>
 8000592:	2a00      	cmp	r2, #0
 8000594:	d008      	beq.n	80005a8 <__lesf2+0x54>
 8000596:	4283      	cmp	r3, r0
 8000598:	d012      	beq.n	80005c0 <__lesf2+0x6c>
 800059a:	2102      	movs	r1, #2
 800059c:	1e58      	subs	r0, r3, #1
 800059e:	4008      	ands	r0, r1
 80005a0:	3801      	subs	r0, #1
 80005a2:	e000      	b.n	80005a6 <__lesf2+0x52>
 80005a4:	2002      	movs	r0, #2
 80005a6:	bd70      	pop	{r4, r5, r6, pc}
 80005a8:	2d00      	cmp	r5, #0
 80005aa:	d1f4      	bne.n	8000596 <__lesf2+0x42>
 80005ac:	2800      	cmp	r0, #0
 80005ae:	d1fa      	bne.n	80005a6 <__lesf2+0x52>
 80005b0:	2001      	movs	r0, #1
 80005b2:	4240      	negs	r0, r0
 80005b4:	e7f7      	b.n	80005a6 <__lesf2+0x52>
 80005b6:	2c00      	cmp	r4, #0
 80005b8:	d1ed      	bne.n	8000596 <__lesf2+0x42>
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d1eb      	bne.n	8000596 <__lesf2+0x42>
 80005be:	e7ec      	b.n	800059a <__lesf2+0x46>
 80005c0:	42a2      	cmp	r2, r4
 80005c2:	dc05      	bgt.n	80005d0 <__lesf2+0x7c>
 80005c4:	dbf2      	blt.n	80005ac <__lesf2+0x58>
 80005c6:	42b5      	cmp	r5, r6
 80005c8:	d802      	bhi.n	80005d0 <__lesf2+0x7c>
 80005ca:	d3ef      	bcc.n	80005ac <__lesf2+0x58>
 80005cc:	2000      	movs	r0, #0
 80005ce:	e7ea      	b.n	80005a6 <__lesf2+0x52>
 80005d0:	4243      	negs	r3, r0
 80005d2:	4158      	adcs	r0, r3
 80005d4:	0040      	lsls	r0, r0, #1
 80005d6:	3801      	subs	r0, #1
 80005d8:	e7e5      	b.n	80005a6 <__lesf2+0x52>
 80005da:	46c0      	nop			; (mov r8, r8)

080005dc <__aeabi_fmul>:
 80005dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005de:	464f      	mov	r7, r9
 80005e0:	4646      	mov	r6, r8
 80005e2:	46d6      	mov	lr, sl
 80005e4:	0244      	lsls	r4, r0, #9
 80005e6:	0045      	lsls	r5, r0, #1
 80005e8:	b5c0      	push	{r6, r7, lr}
 80005ea:	0a64      	lsrs	r4, r4, #9
 80005ec:	1c0f      	adds	r7, r1, #0
 80005ee:	0e2d      	lsrs	r5, r5, #24
 80005f0:	0fc6      	lsrs	r6, r0, #31
 80005f2:	2d00      	cmp	r5, #0
 80005f4:	d100      	bne.n	80005f8 <__aeabi_fmul+0x1c>
 80005f6:	e08d      	b.n	8000714 <__aeabi_fmul+0x138>
 80005f8:	2dff      	cmp	r5, #255	; 0xff
 80005fa:	d100      	bne.n	80005fe <__aeabi_fmul+0x22>
 80005fc:	e092      	b.n	8000724 <__aeabi_fmul+0x148>
 80005fe:	2300      	movs	r3, #0
 8000600:	2080      	movs	r0, #128	; 0x80
 8000602:	4699      	mov	r9, r3
 8000604:	469a      	mov	sl, r3
 8000606:	00e4      	lsls	r4, r4, #3
 8000608:	04c0      	lsls	r0, r0, #19
 800060a:	4304      	orrs	r4, r0
 800060c:	3d7f      	subs	r5, #127	; 0x7f
 800060e:	0278      	lsls	r0, r7, #9
 8000610:	0a43      	lsrs	r3, r0, #9
 8000612:	4698      	mov	r8, r3
 8000614:	007b      	lsls	r3, r7, #1
 8000616:	0e1b      	lsrs	r3, r3, #24
 8000618:	0fff      	lsrs	r7, r7, #31
 800061a:	2b00      	cmp	r3, #0
 800061c:	d100      	bne.n	8000620 <__aeabi_fmul+0x44>
 800061e:	e070      	b.n	8000702 <__aeabi_fmul+0x126>
 8000620:	2bff      	cmp	r3, #255	; 0xff
 8000622:	d100      	bne.n	8000626 <__aeabi_fmul+0x4a>
 8000624:	e086      	b.n	8000734 <__aeabi_fmul+0x158>
 8000626:	4642      	mov	r2, r8
 8000628:	00d0      	lsls	r0, r2, #3
 800062a:	2280      	movs	r2, #128	; 0x80
 800062c:	3b7f      	subs	r3, #127	; 0x7f
 800062e:	18ed      	adds	r5, r5, r3
 8000630:	2300      	movs	r3, #0
 8000632:	04d2      	lsls	r2, r2, #19
 8000634:	4302      	orrs	r2, r0
 8000636:	4690      	mov	r8, r2
 8000638:	469c      	mov	ip, r3
 800063a:	0031      	movs	r1, r6
 800063c:	464b      	mov	r3, r9
 800063e:	4079      	eors	r1, r7
 8000640:	1c68      	adds	r0, r5, #1
 8000642:	2b0f      	cmp	r3, #15
 8000644:	d81c      	bhi.n	8000680 <__aeabi_fmul+0xa4>
 8000646:	4a76      	ldr	r2, [pc, #472]	; (8000820 <__aeabi_fmul+0x244>)
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	58d3      	ldr	r3, [r2, r3]
 800064c:	469f      	mov	pc, r3
 800064e:	0039      	movs	r1, r7
 8000650:	4644      	mov	r4, r8
 8000652:	46e2      	mov	sl, ip
 8000654:	4653      	mov	r3, sl
 8000656:	2b02      	cmp	r3, #2
 8000658:	d00f      	beq.n	800067a <__aeabi_fmul+0x9e>
 800065a:	2b03      	cmp	r3, #3
 800065c:	d100      	bne.n	8000660 <__aeabi_fmul+0x84>
 800065e:	e0d7      	b.n	8000810 <__aeabi_fmul+0x234>
 8000660:	2b01      	cmp	r3, #1
 8000662:	d137      	bne.n	80006d4 <__aeabi_fmul+0xf8>
 8000664:	2000      	movs	r0, #0
 8000666:	2400      	movs	r4, #0
 8000668:	05c0      	lsls	r0, r0, #23
 800066a:	4320      	orrs	r0, r4
 800066c:	07c9      	lsls	r1, r1, #31
 800066e:	4308      	orrs	r0, r1
 8000670:	bce0      	pop	{r5, r6, r7}
 8000672:	46ba      	mov	sl, r7
 8000674:	46b1      	mov	r9, r6
 8000676:	46a8      	mov	r8, r5
 8000678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800067a:	20ff      	movs	r0, #255	; 0xff
 800067c:	2400      	movs	r4, #0
 800067e:	e7f3      	b.n	8000668 <__aeabi_fmul+0x8c>
 8000680:	0c26      	lsrs	r6, r4, #16
 8000682:	0424      	lsls	r4, r4, #16
 8000684:	0c22      	lsrs	r2, r4, #16
 8000686:	4644      	mov	r4, r8
 8000688:	0424      	lsls	r4, r4, #16
 800068a:	0c24      	lsrs	r4, r4, #16
 800068c:	4643      	mov	r3, r8
 800068e:	0027      	movs	r7, r4
 8000690:	0c1b      	lsrs	r3, r3, #16
 8000692:	4357      	muls	r7, r2
 8000694:	4374      	muls	r4, r6
 8000696:	435a      	muls	r2, r3
 8000698:	435e      	muls	r6, r3
 800069a:	1912      	adds	r2, r2, r4
 800069c:	0c3b      	lsrs	r3, r7, #16
 800069e:	189b      	adds	r3, r3, r2
 80006a0:	429c      	cmp	r4, r3
 80006a2:	d903      	bls.n	80006ac <__aeabi_fmul+0xd0>
 80006a4:	2280      	movs	r2, #128	; 0x80
 80006a6:	0252      	lsls	r2, r2, #9
 80006a8:	4694      	mov	ip, r2
 80006aa:	4466      	add	r6, ip
 80006ac:	043f      	lsls	r7, r7, #16
 80006ae:	041a      	lsls	r2, r3, #16
 80006b0:	0c3f      	lsrs	r7, r7, #16
 80006b2:	19d2      	adds	r2, r2, r7
 80006b4:	0194      	lsls	r4, r2, #6
 80006b6:	1e67      	subs	r7, r4, #1
 80006b8:	41bc      	sbcs	r4, r7
 80006ba:	0c1b      	lsrs	r3, r3, #16
 80006bc:	0e92      	lsrs	r2, r2, #26
 80006be:	199b      	adds	r3, r3, r6
 80006c0:	4314      	orrs	r4, r2
 80006c2:	019b      	lsls	r3, r3, #6
 80006c4:	431c      	orrs	r4, r3
 80006c6:	011b      	lsls	r3, r3, #4
 80006c8:	d400      	bmi.n	80006cc <__aeabi_fmul+0xf0>
 80006ca:	e09b      	b.n	8000804 <__aeabi_fmul+0x228>
 80006cc:	2301      	movs	r3, #1
 80006ce:	0862      	lsrs	r2, r4, #1
 80006d0:	401c      	ands	r4, r3
 80006d2:	4314      	orrs	r4, r2
 80006d4:	0002      	movs	r2, r0
 80006d6:	327f      	adds	r2, #127	; 0x7f
 80006d8:	2a00      	cmp	r2, #0
 80006da:	dd64      	ble.n	80007a6 <__aeabi_fmul+0x1ca>
 80006dc:	0763      	lsls	r3, r4, #29
 80006de:	d004      	beq.n	80006ea <__aeabi_fmul+0x10e>
 80006e0:	230f      	movs	r3, #15
 80006e2:	4023      	ands	r3, r4
 80006e4:	2b04      	cmp	r3, #4
 80006e6:	d000      	beq.n	80006ea <__aeabi_fmul+0x10e>
 80006e8:	3404      	adds	r4, #4
 80006ea:	0123      	lsls	r3, r4, #4
 80006ec:	d503      	bpl.n	80006f6 <__aeabi_fmul+0x11a>
 80006ee:	0002      	movs	r2, r0
 80006f0:	4b4c      	ldr	r3, [pc, #304]	; (8000824 <__aeabi_fmul+0x248>)
 80006f2:	3280      	adds	r2, #128	; 0x80
 80006f4:	401c      	ands	r4, r3
 80006f6:	2afe      	cmp	r2, #254	; 0xfe
 80006f8:	dcbf      	bgt.n	800067a <__aeabi_fmul+0x9e>
 80006fa:	01a4      	lsls	r4, r4, #6
 80006fc:	0a64      	lsrs	r4, r4, #9
 80006fe:	b2d0      	uxtb	r0, r2
 8000700:	e7b2      	b.n	8000668 <__aeabi_fmul+0x8c>
 8000702:	4643      	mov	r3, r8
 8000704:	2b00      	cmp	r3, #0
 8000706:	d13d      	bne.n	8000784 <__aeabi_fmul+0x1a8>
 8000708:	464a      	mov	r2, r9
 800070a:	3301      	adds	r3, #1
 800070c:	431a      	orrs	r2, r3
 800070e:	4691      	mov	r9, r2
 8000710:	469c      	mov	ip, r3
 8000712:	e792      	b.n	800063a <__aeabi_fmul+0x5e>
 8000714:	2c00      	cmp	r4, #0
 8000716:	d129      	bne.n	800076c <__aeabi_fmul+0x190>
 8000718:	2304      	movs	r3, #4
 800071a:	4699      	mov	r9, r3
 800071c:	3b03      	subs	r3, #3
 800071e:	2500      	movs	r5, #0
 8000720:	469a      	mov	sl, r3
 8000722:	e774      	b.n	800060e <__aeabi_fmul+0x32>
 8000724:	2c00      	cmp	r4, #0
 8000726:	d11b      	bne.n	8000760 <__aeabi_fmul+0x184>
 8000728:	2308      	movs	r3, #8
 800072a:	4699      	mov	r9, r3
 800072c:	3b06      	subs	r3, #6
 800072e:	25ff      	movs	r5, #255	; 0xff
 8000730:	469a      	mov	sl, r3
 8000732:	e76c      	b.n	800060e <__aeabi_fmul+0x32>
 8000734:	4643      	mov	r3, r8
 8000736:	35ff      	adds	r5, #255	; 0xff
 8000738:	2b00      	cmp	r3, #0
 800073a:	d10b      	bne.n	8000754 <__aeabi_fmul+0x178>
 800073c:	2302      	movs	r3, #2
 800073e:	464a      	mov	r2, r9
 8000740:	431a      	orrs	r2, r3
 8000742:	4691      	mov	r9, r2
 8000744:	469c      	mov	ip, r3
 8000746:	e778      	b.n	800063a <__aeabi_fmul+0x5e>
 8000748:	4653      	mov	r3, sl
 800074a:	0031      	movs	r1, r6
 800074c:	2b02      	cmp	r3, #2
 800074e:	d000      	beq.n	8000752 <__aeabi_fmul+0x176>
 8000750:	e783      	b.n	800065a <__aeabi_fmul+0x7e>
 8000752:	e792      	b.n	800067a <__aeabi_fmul+0x9e>
 8000754:	2303      	movs	r3, #3
 8000756:	464a      	mov	r2, r9
 8000758:	431a      	orrs	r2, r3
 800075a:	4691      	mov	r9, r2
 800075c:	469c      	mov	ip, r3
 800075e:	e76c      	b.n	800063a <__aeabi_fmul+0x5e>
 8000760:	230c      	movs	r3, #12
 8000762:	4699      	mov	r9, r3
 8000764:	3b09      	subs	r3, #9
 8000766:	25ff      	movs	r5, #255	; 0xff
 8000768:	469a      	mov	sl, r3
 800076a:	e750      	b.n	800060e <__aeabi_fmul+0x32>
 800076c:	0020      	movs	r0, r4
 800076e:	f000 f8a9 	bl	80008c4 <__clzsi2>
 8000772:	2576      	movs	r5, #118	; 0x76
 8000774:	1f43      	subs	r3, r0, #5
 8000776:	409c      	lsls	r4, r3
 8000778:	2300      	movs	r3, #0
 800077a:	426d      	negs	r5, r5
 800077c:	4699      	mov	r9, r3
 800077e:	469a      	mov	sl, r3
 8000780:	1a2d      	subs	r5, r5, r0
 8000782:	e744      	b.n	800060e <__aeabi_fmul+0x32>
 8000784:	4640      	mov	r0, r8
 8000786:	f000 f89d 	bl	80008c4 <__clzsi2>
 800078a:	4642      	mov	r2, r8
 800078c:	1f43      	subs	r3, r0, #5
 800078e:	409a      	lsls	r2, r3
 8000790:	2300      	movs	r3, #0
 8000792:	1a2d      	subs	r5, r5, r0
 8000794:	4690      	mov	r8, r2
 8000796:	469c      	mov	ip, r3
 8000798:	3d76      	subs	r5, #118	; 0x76
 800079a:	e74e      	b.n	800063a <__aeabi_fmul+0x5e>
 800079c:	2480      	movs	r4, #128	; 0x80
 800079e:	2100      	movs	r1, #0
 80007a0:	20ff      	movs	r0, #255	; 0xff
 80007a2:	03e4      	lsls	r4, r4, #15
 80007a4:	e760      	b.n	8000668 <__aeabi_fmul+0x8c>
 80007a6:	2301      	movs	r3, #1
 80007a8:	1a9b      	subs	r3, r3, r2
 80007aa:	2b1b      	cmp	r3, #27
 80007ac:	dd00      	ble.n	80007b0 <__aeabi_fmul+0x1d4>
 80007ae:	e759      	b.n	8000664 <__aeabi_fmul+0x88>
 80007b0:	0022      	movs	r2, r4
 80007b2:	309e      	adds	r0, #158	; 0x9e
 80007b4:	40da      	lsrs	r2, r3
 80007b6:	4084      	lsls	r4, r0
 80007b8:	0013      	movs	r3, r2
 80007ba:	1e62      	subs	r2, r4, #1
 80007bc:	4194      	sbcs	r4, r2
 80007be:	431c      	orrs	r4, r3
 80007c0:	0763      	lsls	r3, r4, #29
 80007c2:	d004      	beq.n	80007ce <__aeabi_fmul+0x1f2>
 80007c4:	230f      	movs	r3, #15
 80007c6:	4023      	ands	r3, r4
 80007c8:	2b04      	cmp	r3, #4
 80007ca:	d000      	beq.n	80007ce <__aeabi_fmul+0x1f2>
 80007cc:	3404      	adds	r4, #4
 80007ce:	0163      	lsls	r3, r4, #5
 80007d0:	d51a      	bpl.n	8000808 <__aeabi_fmul+0x22c>
 80007d2:	2001      	movs	r0, #1
 80007d4:	2400      	movs	r4, #0
 80007d6:	e747      	b.n	8000668 <__aeabi_fmul+0x8c>
 80007d8:	2080      	movs	r0, #128	; 0x80
 80007da:	03c0      	lsls	r0, r0, #15
 80007dc:	4204      	tst	r4, r0
 80007de:	d009      	beq.n	80007f4 <__aeabi_fmul+0x218>
 80007e0:	4643      	mov	r3, r8
 80007e2:	4203      	tst	r3, r0
 80007e4:	d106      	bne.n	80007f4 <__aeabi_fmul+0x218>
 80007e6:	4644      	mov	r4, r8
 80007e8:	4304      	orrs	r4, r0
 80007ea:	0264      	lsls	r4, r4, #9
 80007ec:	0039      	movs	r1, r7
 80007ee:	20ff      	movs	r0, #255	; 0xff
 80007f0:	0a64      	lsrs	r4, r4, #9
 80007f2:	e739      	b.n	8000668 <__aeabi_fmul+0x8c>
 80007f4:	2080      	movs	r0, #128	; 0x80
 80007f6:	03c0      	lsls	r0, r0, #15
 80007f8:	4304      	orrs	r4, r0
 80007fa:	0264      	lsls	r4, r4, #9
 80007fc:	0031      	movs	r1, r6
 80007fe:	20ff      	movs	r0, #255	; 0xff
 8000800:	0a64      	lsrs	r4, r4, #9
 8000802:	e731      	b.n	8000668 <__aeabi_fmul+0x8c>
 8000804:	0028      	movs	r0, r5
 8000806:	e765      	b.n	80006d4 <__aeabi_fmul+0xf8>
 8000808:	01a4      	lsls	r4, r4, #6
 800080a:	2000      	movs	r0, #0
 800080c:	0a64      	lsrs	r4, r4, #9
 800080e:	e72b      	b.n	8000668 <__aeabi_fmul+0x8c>
 8000810:	2080      	movs	r0, #128	; 0x80
 8000812:	03c0      	lsls	r0, r0, #15
 8000814:	4304      	orrs	r4, r0
 8000816:	0264      	lsls	r4, r4, #9
 8000818:	20ff      	movs	r0, #255	; 0xff
 800081a:	0a64      	lsrs	r4, r4, #9
 800081c:	e724      	b.n	8000668 <__aeabi_fmul+0x8c>
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	08004b54 	.word	0x08004b54
 8000824:	f7ffffff 	.word	0xf7ffffff

08000828 <__aeabi_i2f>:
 8000828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800082a:	2800      	cmp	r0, #0
 800082c:	d013      	beq.n	8000856 <__aeabi_i2f+0x2e>
 800082e:	17c3      	asrs	r3, r0, #31
 8000830:	18c6      	adds	r6, r0, r3
 8000832:	405e      	eors	r6, r3
 8000834:	0fc4      	lsrs	r4, r0, #31
 8000836:	0030      	movs	r0, r6
 8000838:	f000 f844 	bl	80008c4 <__clzsi2>
 800083c:	239e      	movs	r3, #158	; 0x9e
 800083e:	0005      	movs	r5, r0
 8000840:	1a1b      	subs	r3, r3, r0
 8000842:	2b96      	cmp	r3, #150	; 0x96
 8000844:	dc0f      	bgt.n	8000866 <__aeabi_i2f+0x3e>
 8000846:	2808      	cmp	r0, #8
 8000848:	dd01      	ble.n	800084e <__aeabi_i2f+0x26>
 800084a:	3d08      	subs	r5, #8
 800084c:	40ae      	lsls	r6, r5
 800084e:	0276      	lsls	r6, r6, #9
 8000850:	0a76      	lsrs	r6, r6, #9
 8000852:	b2d8      	uxtb	r0, r3
 8000854:	e002      	b.n	800085c <__aeabi_i2f+0x34>
 8000856:	2400      	movs	r4, #0
 8000858:	2000      	movs	r0, #0
 800085a:	2600      	movs	r6, #0
 800085c:	05c0      	lsls	r0, r0, #23
 800085e:	4330      	orrs	r0, r6
 8000860:	07e4      	lsls	r4, r4, #31
 8000862:	4320      	orrs	r0, r4
 8000864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000866:	2b99      	cmp	r3, #153	; 0x99
 8000868:	dd0c      	ble.n	8000884 <__aeabi_i2f+0x5c>
 800086a:	2205      	movs	r2, #5
 800086c:	0031      	movs	r1, r6
 800086e:	1a12      	subs	r2, r2, r0
 8000870:	40d1      	lsrs	r1, r2
 8000872:	000a      	movs	r2, r1
 8000874:	0001      	movs	r1, r0
 8000876:	0030      	movs	r0, r6
 8000878:	311b      	adds	r1, #27
 800087a:	4088      	lsls	r0, r1
 800087c:	1e41      	subs	r1, r0, #1
 800087e:	4188      	sbcs	r0, r1
 8000880:	4302      	orrs	r2, r0
 8000882:	0016      	movs	r6, r2
 8000884:	2d05      	cmp	r5, #5
 8000886:	dc12      	bgt.n	80008ae <__aeabi_i2f+0x86>
 8000888:	0031      	movs	r1, r6
 800088a:	4f0d      	ldr	r7, [pc, #52]	; (80008c0 <__aeabi_i2f+0x98>)
 800088c:	4039      	ands	r1, r7
 800088e:	0772      	lsls	r2, r6, #29
 8000890:	d009      	beq.n	80008a6 <__aeabi_i2f+0x7e>
 8000892:	200f      	movs	r0, #15
 8000894:	4030      	ands	r0, r6
 8000896:	2804      	cmp	r0, #4
 8000898:	d005      	beq.n	80008a6 <__aeabi_i2f+0x7e>
 800089a:	3104      	adds	r1, #4
 800089c:	014a      	lsls	r2, r1, #5
 800089e:	d502      	bpl.n	80008a6 <__aeabi_i2f+0x7e>
 80008a0:	239f      	movs	r3, #159	; 0x9f
 80008a2:	4039      	ands	r1, r7
 80008a4:	1b5b      	subs	r3, r3, r5
 80008a6:	0189      	lsls	r1, r1, #6
 80008a8:	0a4e      	lsrs	r6, r1, #9
 80008aa:	b2d8      	uxtb	r0, r3
 80008ac:	e7d6      	b.n	800085c <__aeabi_i2f+0x34>
 80008ae:	1f6a      	subs	r2, r5, #5
 80008b0:	4096      	lsls	r6, r2
 80008b2:	0031      	movs	r1, r6
 80008b4:	4f02      	ldr	r7, [pc, #8]	; (80008c0 <__aeabi_i2f+0x98>)
 80008b6:	4039      	ands	r1, r7
 80008b8:	0772      	lsls	r2, r6, #29
 80008ba:	d0f4      	beq.n	80008a6 <__aeabi_i2f+0x7e>
 80008bc:	e7e9      	b.n	8000892 <__aeabi_i2f+0x6a>
 80008be:	46c0      	nop			; (mov r8, r8)
 80008c0:	fbffffff 	.word	0xfbffffff

080008c4 <__clzsi2>:
 80008c4:	211c      	movs	r1, #28
 80008c6:	2301      	movs	r3, #1
 80008c8:	041b      	lsls	r3, r3, #16
 80008ca:	4298      	cmp	r0, r3
 80008cc:	d301      	bcc.n	80008d2 <__clzsi2+0xe>
 80008ce:	0c00      	lsrs	r0, r0, #16
 80008d0:	3910      	subs	r1, #16
 80008d2:	0a1b      	lsrs	r3, r3, #8
 80008d4:	4298      	cmp	r0, r3
 80008d6:	d301      	bcc.n	80008dc <__clzsi2+0x18>
 80008d8:	0a00      	lsrs	r0, r0, #8
 80008da:	3908      	subs	r1, #8
 80008dc:	091b      	lsrs	r3, r3, #4
 80008de:	4298      	cmp	r0, r3
 80008e0:	d301      	bcc.n	80008e6 <__clzsi2+0x22>
 80008e2:	0900      	lsrs	r0, r0, #4
 80008e4:	3904      	subs	r1, #4
 80008e6:	a202      	add	r2, pc, #8	; (adr r2, 80008f0 <__clzsi2+0x2c>)
 80008e8:	5c10      	ldrb	r0, [r2, r0]
 80008ea:	1840      	adds	r0, r0, r1
 80008ec:	4770      	bx	lr
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	02020304 	.word	0x02020304
 80008f4:	01010101 	.word	0x01010101
	...

08000900 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 8000900:	b590      	push	{r4, r7, lr}
 8000902:	b087      	sub	sp, #28
 8000904:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000906:	f000 fd13 	bl	8001330 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800090a:	f000 f86f 	bl	80009ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800090e:	f000 f95d 	bl	8000bcc <MX_GPIO_Init>
  MX_I2C1_Init();
 8000912:	f000 f8cd 	bl	8000ab0 <MX_I2C1_Init>
  MX_DMA_Init();
 8000916:	f000 f93b 	bl	8000b90 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800091a:	f000 f909 	bl	8000b30 <MX_USART2_UART_Init>


  //TO DO
  //TASK 6
  //YOUR CODE HERE
  setTime(19,12,12,1,9,19,22);
 800091e:	2316      	movs	r3, #22
 8000920:	9302      	str	r3, [sp, #8]
 8000922:	2313      	movs	r3, #19
 8000924:	9301      	str	r3, [sp, #4]
 8000926:	2309      	movs	r3, #9
 8000928:	9300      	str	r3, [sp, #0]
 800092a:	2301      	movs	r3, #1
 800092c:	220c      	movs	r2, #12
 800092e:	210c      	movs	r1, #12
 8000930:	2013      	movs	r0, #19
 8000932:	f000 fa21 	bl	8000d78 <setTime>
  {
    /* USER CODE END WHILE */
	//TO DO:
	//TASK 1
	//First run this with nothing else in the loop and scope pin PC8 on an oscilloscope
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_8);
 8000936:	2380      	movs	r3, #128	; 0x80
 8000938:	005b      	lsls	r3, r3, #1
 800093a:	4a25      	ldr	r2, [pc, #148]	; (80009d0 <main+0xd0>)
 800093c:	0019      	movs	r1, r3
 800093e:	0010      	movs	r0, r2
 8000940:	f001 f949 	bl	8001bd6 <HAL_GPIO_TogglePin>
	pause_sec(1);
 8000944:	23fe      	movs	r3, #254	; 0xfe
 8000946:	059b      	lsls	r3, r3, #22
 8000948:	1c18      	adds	r0, r3, #0
 800094a:	f000 f9b7 	bl	8000cbc <pause_sec>
	//TO DO:
	//TASK 6
	getTime();
 800094e:	f000 fa7d 	bl	8000e4c <getTime>
	int Epoch = epochFromTime(time);
 8000952:	4b20      	ldr	r3, [pc, #128]	; (80009d4 <main+0xd4>)
 8000954:	6818      	ldr	r0, [r3, #0]
 8000956:	6859      	ldr	r1, [r3, #4]
 8000958:	f000 fad0 	bl	8000efc <epochFromTime>
 800095c:	0003      	movs	r3, r0
 800095e:	607b      	str	r3, [r7, #4]
	//Transmit data via UART
	//Blocking! fine for small buffers
	//HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);


	sprintf(buffer, "\r\n %02d:%02d:%02d \r\n\r\n", time.hour, time.minutes, time.seconds);
 8000960:	4b1c      	ldr	r3, [pc, #112]	; (80009d4 <main+0xd4>)
 8000962:	789b      	ldrb	r3, [r3, #2]
 8000964:	001a      	movs	r2, r3
 8000966:	4b1b      	ldr	r3, [pc, #108]	; (80009d4 <main+0xd4>)
 8000968:	785b      	ldrb	r3, [r3, #1]
 800096a:	001c      	movs	r4, r3
 800096c:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <main+0xd4>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	4919      	ldr	r1, [pc, #100]	; (80009d8 <main+0xd8>)
 8000972:	481a      	ldr	r0, [pc, #104]	; (80009dc <main+0xdc>)
 8000974:	9300      	str	r3, [sp, #0]
 8000976:	0023      	movs	r3, r4
 8000978:	f003 fc44 	bl	8004204 <siprintf>
	HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 800097c:	23fa      	movs	r3, #250	; 0xfa
 800097e:	009b      	lsls	r3, r3, #2
 8000980:	4916      	ldr	r1, [pc, #88]	; (80009dc <main+0xdc>)
 8000982:	4817      	ldr	r0, [pc, #92]	; (80009e0 <main+0xe0>)
 8000984:	2210      	movs	r2, #16
 8000986:	f002 fcc1 	bl	800330c <HAL_UART_Transmit>

	sprintf(buffer, "%02d-%02d-20%02d \r\n\r\n", time.dayofmonth, time.month, time.year);
 800098a:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <main+0xd4>)
 800098c:	791b      	ldrb	r3, [r3, #4]
 800098e:	001a      	movs	r2, r3
 8000990:	4b10      	ldr	r3, [pc, #64]	; (80009d4 <main+0xd4>)
 8000992:	795b      	ldrb	r3, [r3, #5]
 8000994:	001c      	movs	r4, r3
 8000996:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <main+0xd4>)
 8000998:	799b      	ldrb	r3, [r3, #6]
 800099a:	4912      	ldr	r1, [pc, #72]	; (80009e4 <main+0xe4>)
 800099c:	480f      	ldr	r0, [pc, #60]	; (80009dc <main+0xdc>)
 800099e:	9300      	str	r3, [sp, #0]
 80009a0:	0023      	movs	r3, r4
 80009a2:	f003 fc2f 	bl	8004204 <siprintf>
	HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 80009a6:	23fa      	movs	r3, #250	; 0xfa
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	490c      	ldr	r1, [pc, #48]	; (80009dc <main+0xdc>)
 80009ac:	480c      	ldr	r0, [pc, #48]	; (80009e0 <main+0xe0>)
 80009ae:	2210      	movs	r2, #16
 80009b0:	f002 fcac 	bl	800330c <HAL_UART_Transmit>

	sprintf(buffer, "Epoch Time: %d \r\n", Epoch);
 80009b4:	687a      	ldr	r2, [r7, #4]
 80009b6:	490c      	ldr	r1, [pc, #48]	; (80009e8 <main+0xe8>)
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <main+0xdc>)
 80009ba:	0018      	movs	r0, r3
 80009bc:	f003 fc22 	bl	8004204 <siprintf>
	HAL_UART_Transmit(&huart2, buffer, sizeof(buffer), 1000);
 80009c0:	23fa      	movs	r3, #250	; 0xfa
 80009c2:	009b      	lsls	r3, r3, #2
 80009c4:	4905      	ldr	r1, [pc, #20]	; (80009dc <main+0xdc>)
 80009c6:	4806      	ldr	r0, [pc, #24]	; (80009e0 <main+0xe0>)
 80009c8:	2210      	movs	r2, #16
 80009ca:	f002 fc9f 	bl	800330c <HAL_UART_Transmit>
  {
 80009ce:	e7b2      	b.n	8000936 <main+0x36>
 80009d0:	48000800 	.word	0x48000800
 80009d4:	200001b0 	.word	0x200001b0
 80009d8:	08004af0 	.word	0x08004af0
 80009dc:	200001a0 	.word	0x200001a0
 80009e0:	200000d8 	.word	0x200000d8
 80009e4:	08004b08 	.word	0x08004b08
 80009e8:	08004b20 	.word	0x08004b20

080009ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ec:	b590      	push	{r4, r7, lr}
 80009ee:	b097      	sub	sp, #92	; 0x5c
 80009f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009f2:	2428      	movs	r4, #40	; 0x28
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	0018      	movs	r0, r3
 80009f8:	2330      	movs	r3, #48	; 0x30
 80009fa:	001a      	movs	r2, r3
 80009fc:	2100      	movs	r1, #0
 80009fe:	f003 fbf9 	bl	80041f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a02:	2318      	movs	r3, #24
 8000a04:	18fb      	adds	r3, r7, r3
 8000a06:	0018      	movs	r0, r3
 8000a08:	2310      	movs	r3, #16
 8000a0a:	001a      	movs	r2, r3
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	f003 fbf1 	bl	80041f4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	0018      	movs	r0, r3
 8000a16:	2314      	movs	r3, #20
 8000a18:	001a      	movs	r2, r3
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	f003 fbea 	bl	80041f4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a20:	0021      	movs	r1, r4
 8000a22:	187b      	adds	r3, r7, r1
 8000a24:	2202      	movs	r2, #2
 8000a26:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a28:	187b      	adds	r3, r7, r1
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a2e:	187b      	adds	r3, r7, r1
 8000a30:	2210      	movs	r2, #16
 8000a32:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	2202      	movs	r2, #2
 8000a38:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000a40:	187b      	adds	r3, r7, r1
 8000a42:	22a0      	movs	r2, #160	; 0xa0
 8000a44:	0392      	lsls	r2, r2, #14
 8000a46:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000a48:	187b      	adds	r3, r7, r1
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a4e:	187b      	adds	r3, r7, r1
 8000a50:	0018      	movs	r0, r3
 8000a52:	f001 febd 	bl	80027d0 <HAL_RCC_OscConfig>
 8000a56:	1e03      	subs	r3, r0, #0
 8000a58:	d001      	beq.n	8000a5e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000a5a:	f000 fadd 	bl	8001018 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a5e:	2118      	movs	r1, #24
 8000a60:	187b      	adds	r3, r7, r1
 8000a62:	2207      	movs	r2, #7
 8000a64:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	2202      	movs	r2, #2
 8000a6a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	2200      	movs	r2, #0
 8000a70:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	2200      	movs	r2, #0
 8000a76:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f002 f9c1 	bl	8002e04 <HAL_RCC_ClockConfig>
 8000a82:	1e03      	subs	r3, r0, #0
 8000a84:	d001      	beq.n	8000a8a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a86:	f000 fac7 	bl	8001018 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	2220      	movs	r2, #32
 8000a8e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000a90:	1d3b      	adds	r3, r7, #4
 8000a92:	2200      	movs	r2, #0
 8000a94:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f002 fb05 	bl	80030a8 <HAL_RCCEx_PeriphCLKConfig>
 8000a9e:	1e03      	subs	r3, r0, #0
 8000aa0:	d001      	beq.n	8000aa6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000aa2:	f000 fab9 	bl	8001018 <Error_Handler>
  }
}
 8000aa6:	46c0      	nop			; (mov r8, r8)
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	b017      	add	sp, #92	; 0x5c
 8000aac:	bd90      	pop	{r4, r7, pc}
	...

08000ab0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ab4:	4b1b      	ldr	r3, [pc, #108]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ab6:	4a1c      	ldr	r2, [pc, #112]	; (8000b28 <MX_I2C1_Init+0x78>)
 8000ab8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000aba:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000abc:	4a1b      	ldr	r2, [pc, #108]	; (8000b2c <MX_I2C1_Init+0x7c>)
 8000abe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000ac0:	4b18      	ldr	r3, [pc, #96]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ac6:	4b17      	ldr	r3, [pc, #92]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ac8:	2201      	movs	r2, #1
 8000aca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000acc:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000ad2:	4b14      	ldr	r3, [pc, #80]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ad8:	4b12      	ldr	r3, [pc, #72]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ade:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000aec:	0018      	movs	r0, r3
 8000aee:	f001 f88d 	bl	8001c0c <HAL_I2C_Init>
 8000af2:	1e03      	subs	r3, r0, #0
 8000af4:	d001      	beq.n	8000afa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000af6:	f000 fa8f 	bl	8001018 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000afa:	4b0a      	ldr	r3, [pc, #40]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000afc:	2100      	movs	r1, #0
 8000afe:	0018      	movs	r0, r3
 8000b00:	f001 fdce 	bl	80026a0 <HAL_I2CEx_ConfigAnalogFilter>
 8000b04:	1e03      	subs	r3, r0, #0
 8000b06:	d001      	beq.n	8000b0c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b08:	f000 fa86 	bl	8001018 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <MX_I2C1_Init+0x74>)
 8000b0e:	2100      	movs	r1, #0
 8000b10:	0018      	movs	r0, r3
 8000b12:	f001 fe11 	bl	8002738 <HAL_I2CEx_ConfigDigitalFilter>
 8000b16:	1e03      	subs	r3, r0, #0
 8000b18:	d001      	beq.n	8000b1e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b1a:	f000 fa7d 	bl	8001018 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	2000008c 	.word	0x2000008c
 8000b28:	40005400 	.word	0x40005400
 8000b2c:	2000090e 	.word	0x2000090e

08000b30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b34:	4b14      	ldr	r3, [pc, #80]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b36:	4a15      	ldr	r2, [pc, #84]	; (8000b8c <MX_USART2_UART_Init+0x5c>)
 8000b38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000b3a:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b3c:	2296      	movs	r2, #150	; 0x96
 8000b3e:	0192      	lsls	r2, r2, #6
 8000b40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b42:	4b11      	ldr	r3, [pc, #68]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b56:	220c      	movs	r2, #12
 8000b58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b60:	4b09      	ldr	r3, [pc, #36]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b66:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b72:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <MX_USART2_UART_Init+0x58>)
 8000b74:	0018      	movs	r0, r3
 8000b76:	f002 fb75 	bl	8003264 <HAL_UART_Init>
 8000b7a:	1e03      	subs	r3, r0, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000b7e:	f000 fa4b 	bl	8001018 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	200000d8 	.word	0x200000d8
 8000b8c:	40004400 	.word	0x40004400

08000b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b96:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <MX_DMA_Init+0x38>)
 8000b98:	695a      	ldr	r2, [r3, #20]
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <MX_DMA_Init+0x38>)
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	615a      	str	r2, [r3, #20]
 8000ba2:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <MX_DMA_Init+0x38>)
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	4013      	ands	r3, r2
 8000baa:	607b      	str	r3, [r7, #4]
 8000bac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	200b      	movs	r0, #11
 8000bb4:	f000 fccc 	bl	8001550 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000bb8:	200b      	movs	r0, #11
 8000bba:	f000 fcde 	bl	800157a <HAL_NVIC_EnableIRQ>

}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b002      	add	sp, #8
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			; (mov r8, r8)
 8000bc8:	40021000 	.word	0x40021000

08000bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bcc:	b590      	push	{r4, r7, lr}
 8000bce:	b08b      	sub	sp, #44	; 0x2c
 8000bd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd2:	2414      	movs	r4, #20
 8000bd4:	193b      	adds	r3, r7, r4
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	2314      	movs	r3, #20
 8000bda:	001a      	movs	r2, r3
 8000bdc:	2100      	movs	r1, #0
 8000bde:	f003 fb09 	bl	80041f4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000be2:	4b34      	ldr	r3, [pc, #208]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000be4:	695a      	ldr	r2, [r3, #20]
 8000be6:	4b33      	ldr	r3, [pc, #204]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000be8:	2180      	movs	r1, #128	; 0x80
 8000bea:	03c9      	lsls	r1, r1, #15
 8000bec:	430a      	orrs	r2, r1
 8000bee:	615a      	str	r2, [r3, #20]
 8000bf0:	4b30      	ldr	r3, [pc, #192]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000bf2:	695a      	ldr	r2, [r3, #20]
 8000bf4:	2380      	movs	r3, #128	; 0x80
 8000bf6:	03db      	lsls	r3, r3, #15
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
 8000bfc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	4b2d      	ldr	r3, [pc, #180]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c00:	695a      	ldr	r2, [r3, #20]
 8000c02:	4b2c      	ldr	r3, [pc, #176]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c04:	2180      	movs	r1, #128	; 0x80
 8000c06:	0289      	lsls	r1, r1, #10
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	615a      	str	r2, [r3, #20]
 8000c0c:	4b29      	ldr	r3, [pc, #164]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c0e:	695a      	ldr	r2, [r3, #20]
 8000c10:	2380      	movs	r3, #128	; 0x80
 8000c12:	029b      	lsls	r3, r3, #10
 8000c14:	4013      	ands	r3, r2
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1a:	4b26      	ldr	r3, [pc, #152]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c1c:	695a      	ldr	r2, [r3, #20]
 8000c1e:	4b25      	ldr	r3, [pc, #148]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c20:	2180      	movs	r1, #128	; 0x80
 8000c22:	0309      	lsls	r1, r1, #12
 8000c24:	430a      	orrs	r2, r1
 8000c26:	615a      	str	r2, [r3, #20]
 8000c28:	4b22      	ldr	r3, [pc, #136]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c2a:	695a      	ldr	r2, [r3, #20]
 8000c2c:	2380      	movs	r3, #128	; 0x80
 8000c2e:	031b      	lsls	r3, r3, #12
 8000c30:	4013      	ands	r3, r2
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c36:	4b1f      	ldr	r3, [pc, #124]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c38:	695a      	ldr	r2, [r3, #20]
 8000c3a:	4b1e      	ldr	r3, [pc, #120]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c3c:	2180      	movs	r1, #128	; 0x80
 8000c3e:	02c9      	lsls	r1, r1, #11
 8000c40:	430a      	orrs	r2, r1
 8000c42:	615a      	str	r2, [r3, #20]
 8000c44:	4b1b      	ldr	r3, [pc, #108]	; (8000cb4 <MX_GPIO_Init+0xe8>)
 8000c46:	695a      	ldr	r2, [r3, #20]
 8000c48:	2380      	movs	r3, #128	; 0x80
 8000c4a:	02db      	lsls	r3, r3, #11
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	607b      	str	r3, [r7, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000c52:	23c0      	movs	r3, #192	; 0xc0
 8000c54:	009b      	lsls	r3, r3, #2
 8000c56:	4818      	ldr	r0, [pc, #96]	; (8000cb8 <MX_GPIO_Init+0xec>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	0019      	movs	r1, r3
 8000c5c:	f000 ff9e 	bl	8001b9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c60:	193b      	adds	r3, r7, r4
 8000c62:	2201      	movs	r2, #1
 8000c64:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	2290      	movs	r2, #144	; 0x90
 8000c6a:	0352      	lsls	r2, r2, #13
 8000c6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	193b      	adds	r3, r7, r4
 8000c70:	2200      	movs	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c74:	193a      	adds	r2, r7, r4
 8000c76:	2390      	movs	r3, #144	; 0x90
 8000c78:	05db      	lsls	r3, r3, #23
 8000c7a:	0011      	movs	r1, r2
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	f000 fe1d 	bl	80018bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000c82:	0021      	movs	r1, r4
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	22c0      	movs	r2, #192	; 0xc0
 8000c88:	0092      	lsls	r2, r2, #2
 8000c8a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	2201      	movs	r2, #1
 8000c90:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	187b      	adds	r3, r7, r1
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c98:	187b      	adds	r3, r7, r1
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c9e:	187b      	adds	r3, r7, r1
 8000ca0:	4a05      	ldr	r2, [pc, #20]	; (8000cb8 <MX_GPIO_Init+0xec>)
 8000ca2:	0019      	movs	r1, r3
 8000ca4:	0010      	movs	r0, r2
 8000ca6:	f000 fe09 	bl	80018bc <HAL_GPIO_Init>

}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b00b      	add	sp, #44	; 0x2c
 8000cb0:	bd90      	pop	{r4, r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	40021000 	.word	0x40021000
 8000cb8:	48000800 	.word	0x48000800

08000cbc <pause_sec>:

/* USER CODE BEGIN 4 */
void pause_sec(float x)
{
 8000cbc:	b590      	push	{r4, r7, lr}
 8000cbe:	b085      	sub	sp, #20
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	//TO DO:
	//TASK 2
	//Make sure you've defined DELAY1 and DELAY2 in the private define section
	int i;
	int j;
	for (i =0; i < DELAY1; i++) {
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	e017      	b.n	8000cfa <pause_sec+0x3e>
		for (j =0; j < DELAY2*x; j++) {
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60bb      	str	r3, [r7, #8]
 8000cce:	e002      	b.n	8000cd6 <pause_sec+0x1a>
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	68b8      	ldr	r0, [r7, #8]
 8000cd8:	f7ff fda6 	bl	8000828 <__aeabi_i2f>
 8000cdc:	1c04      	adds	r4, r0, #0
 8000cde:	490b      	ldr	r1, [pc, #44]	; (8000d0c <pause_sec+0x50>)
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff fc7b 	bl	80005dc <__aeabi_fmul>
 8000ce6:	1c03      	adds	r3, r0, #0
 8000ce8:	1c19      	adds	r1, r3, #0
 8000cea:	1c20      	adds	r0, r4, #0
 8000cec:	f7ff fb9e 	bl	800042c <__aeabi_fcmplt>
 8000cf0:	1e03      	subs	r3, r0, #0
 8000cf2:	d1ed      	bne.n	8000cd0 <pause_sec+0x14>
	for (i =0; i < DELAY1; i++) {
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	2b41      	cmp	r3, #65	; 0x41
 8000cfe:	dde4      	ble.n	8000cca <pause_sec+0xe>
		}
	}
}
 8000d00:	46c0      	nop			; (mov r8, r8)
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b005      	add	sp, #20
 8000d08:	bd90      	pop	{r4, r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	44fa6000 	.word	0x44fa6000

08000d10 <decToBcd>:

uint8_t decToBcd(int val)
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
    /* Convert normal decimal numbers to binary coded decimal*/
	//TASK 3

	return (uint8_t)((val/10*16) + (val%10)); // Code referenced from https://controllerstech.com/ds3231-rtc-module-with-stm32/
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	210a      	movs	r1, #10
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f7ff fa87 	bl	8000230 <__divsi3>
 8000d22:	0003      	movs	r3, r0
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	011b      	lsls	r3, r3, #4
 8000d28:	b2dc      	uxtb	r4, r3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	210a      	movs	r1, #10
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f7ff fb64 	bl	80003fc <__aeabi_idivmod>
 8000d34:	000b      	movs	r3, r1
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	18e3      	adds	r3, r4, r3
 8000d3a:	b2db      	uxtb	r3, r3
}
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	b003      	add	sp, #12
 8000d42:	bd90      	pop	{r4, r7, pc}

08000d44 <bcdToDec>:

int bcdToDec(uint8_t val)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	0002      	movs	r2, r0
 8000d4c:	1dfb      	adds	r3, r7, #7
 8000d4e:	701a      	strb	r2, [r3, #0]
    /* Convert binary coded decimal to normal decimal numbers */
	//TASK 3

	return (int)((val/16*10) + (val%16)); // Code referenced from https://controllerstech.com/ds3231-rtc-module-with-stm32/
 8000d50:	1dfb      	adds	r3, r7, #7
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	091b      	lsrs	r3, r3, #4
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	001a      	movs	r2, r3
 8000d5a:	0013      	movs	r3, r2
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	189b      	adds	r3, r3, r2
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	0019      	movs	r1, r3
 8000d64:	1dfb      	adds	r3, r7, #7
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	220f      	movs	r2, #15
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	18cb      	adds	r3, r1, r3
    // return ((val>>4)*10+(val&0x0F));
}
 8000d6e:	0018      	movs	r0, r3
 8000d70:	46bd      	mov	sp, r7
 8000d72:	b002      	add	sp, #8
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <setTime>:

void setTime (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 8000d78:	b5b0      	push	{r4, r5, r7, lr}
 8000d7a:	b088      	sub	sp, #32
 8000d7c:	af04      	add	r7, sp, #16
 8000d7e:	0005      	movs	r5, r0
 8000d80:	000c      	movs	r4, r1
 8000d82:	0010      	movs	r0, r2
 8000d84:	0019      	movs	r1, r3
 8000d86:	1dfb      	adds	r3, r7, #7
 8000d88:	1c2a      	adds	r2, r5, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
 8000d8c:	1dbb      	adds	r3, r7, #6
 8000d8e:	1c22      	adds	r2, r4, #0
 8000d90:	701a      	strb	r2, [r3, #0]
 8000d92:	1d7b      	adds	r3, r7, #5
 8000d94:	1c02      	adds	r2, r0, #0
 8000d96:	701a      	strb	r2, [r3, #0]
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	1c0a      	adds	r2, r1, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
	//YOUR CODE HERE

	//fill in the address of the RTC, the address of the first register to write anmd the size of each register
	//The function and RTC supports multiwrite. That means we can give the function a buffer and first address
	//and it will write 1 byte of data, increment the register address, write another byte and so on
    set_time[0] = decToBcd(sec);
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	0018      	movs	r0, r3
 8000da4:	f7ff ffb4 	bl	8000d10 <decToBcd>
 8000da8:	0003      	movs	r3, r0
 8000daa:	001a      	movs	r2, r3
 8000dac:	2408      	movs	r4, #8
 8000dae:	193b      	adds	r3, r7, r4
 8000db0:	701a      	strb	r2, [r3, #0]
    set_time[1] = decToBcd(min);
 8000db2:	1dbb      	adds	r3, r7, #6
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	0018      	movs	r0, r3
 8000db8:	f7ff ffaa 	bl	8000d10 <decToBcd>
 8000dbc:	0003      	movs	r3, r0
 8000dbe:	001a      	movs	r2, r3
 8000dc0:	193b      	adds	r3, r7, r4
 8000dc2:	705a      	strb	r2, [r3, #1]
    set_time[2] = decToBcd(hour);
 8000dc4:	1d7b      	adds	r3, r7, #5
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f7ff ffa1 	bl	8000d10 <decToBcd>
 8000dce:	0003      	movs	r3, r0
 8000dd0:	001a      	movs	r2, r3
 8000dd2:	193b      	adds	r3, r7, r4
 8000dd4:	709a      	strb	r2, [r3, #2]
    set_time[3] = decToBcd(dow);
 8000dd6:	1d3b      	adds	r3, r7, #4
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f7ff ff98 	bl	8000d10 <decToBcd>
 8000de0:	0003      	movs	r3, r0
 8000de2:	001a      	movs	r2, r3
 8000de4:	193b      	adds	r3, r7, r4
 8000de6:	70da      	strb	r2, [r3, #3]
    set_time[4] = decToBcd(dom);
 8000de8:	2320      	movs	r3, #32
 8000dea:	18fb      	adds	r3, r7, r3
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	0018      	movs	r0, r3
 8000df0:	f7ff ff8e 	bl	8000d10 <decToBcd>
 8000df4:	0003      	movs	r3, r0
 8000df6:	001a      	movs	r2, r3
 8000df8:	193b      	adds	r3, r7, r4
 8000dfa:	711a      	strb	r2, [r3, #4]
    set_time[5] = decToBcd(month);
 8000dfc:	2324      	movs	r3, #36	; 0x24
 8000dfe:	18fb      	adds	r3, r7, r3
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	0018      	movs	r0, r3
 8000e04:	f7ff ff84 	bl	8000d10 <decToBcd>
 8000e08:	0003      	movs	r3, r0
 8000e0a:	001a      	movs	r2, r3
 8000e0c:	193b      	adds	r3, r7, r4
 8000e0e:	715a      	strb	r2, [r3, #5]
    set_time[6] = decToBcd(year);
 8000e10:	2328      	movs	r3, #40	; 0x28
 8000e12:	18fb      	adds	r3, r7, r3
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	0018      	movs	r0, r3
 8000e18:	f7ff ff7a 	bl	8000d10 <decToBcd>
 8000e1c:	0003      	movs	r3, r0
 8000e1e:	001a      	movs	r2, r3
 8000e20:	193b      	adds	r3, r7, r4
 8000e22:	719a      	strb	r2, [r3, #6]
    
	//HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, FIRST_REG, REG_SIZE, set_time, 7, 1000);
    HAL_I2C_Mem_Write(&hi2c1,DS3231_ADDRESS,0x00,1,set_time,7,1000);
 8000e24:	4808      	ldr	r0, [pc, #32]	; (8000e48 <setTime+0xd0>)
 8000e26:	23fa      	movs	r3, #250	; 0xfa
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	9302      	str	r3, [sp, #8]
 8000e2c:	2307      	movs	r3, #7
 8000e2e:	9301      	str	r3, [sp, #4]
 8000e30:	193b      	adds	r3, r7, r4
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	2301      	movs	r3, #1
 8000e36:	2200      	movs	r2, #0
 8000e38:	21d0      	movs	r1, #208	; 0xd0
 8000e3a:	f000 ff7d 	bl	8001d38 <HAL_I2C_Mem_Write>
    
    // Code referenced from https://controllerstech.com/ds3231-rtc-module-with-stm32/
}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	46bd      	mov	sp, r7
 8000e42:	b004      	add	sp, #16
 8000e44:	bdb0      	pop	{r4, r5, r7, pc}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	2000008c 	.word	0x2000008c

08000e4c <getTime>:

void getTime (void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af04      	add	r7, sp, #16

	//fill in the address of the RTC, the address of the first register to write and the size of each register
	//The function and RTC supports multiread. That means we can give the function a buffer and first address
	//and it will read 1 byte of data, increment the register address, write another byte and so on
	//HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, FIRST_REG, REG_SIZE, get_time, 7, 1000);
    HAL_I2C_Mem_Read(&hi2c1,DS3231_ADDRESS,0x00,1,get_time,7,1000);
 8000e52:	4828      	ldr	r0, [pc, #160]	; (8000ef4 <getTime+0xa8>)
 8000e54:	23fa      	movs	r3, #250	; 0xfa
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	9302      	str	r3, [sp, #8]
 8000e5a:	2307      	movs	r3, #7
 8000e5c:	9301      	str	r3, [sp, #4]
 8000e5e:	003b      	movs	r3, r7
 8000e60:	9300      	str	r3, [sp, #0]
 8000e62:	2301      	movs	r3, #1
 8000e64:	2200      	movs	r2, #0
 8000e66:	21d0      	movs	r1, #208	; 0xd0
 8000e68:	f001 f894 	bl	8001f94 <HAL_I2C_Mem_Read>


	//YOUR CODE HERE
    time.seconds = bcdToDec(get_time[0]);
 8000e6c:	003b      	movs	r3, r7
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	0018      	movs	r0, r3
 8000e72:	f7ff ff67 	bl	8000d44 <bcdToDec>
 8000e76:	0003      	movs	r3, r0
 8000e78:	b2da      	uxtb	r2, r3
 8000e7a:	4b1f      	ldr	r3, [pc, #124]	; (8000ef8 <getTime+0xac>)
 8000e7c:	701a      	strb	r2, [r3, #0]
    time.minutes = bcdToDec(get_time[1]);
 8000e7e:	003b      	movs	r3, r7
 8000e80:	785b      	ldrb	r3, [r3, #1]
 8000e82:	0018      	movs	r0, r3
 8000e84:	f7ff ff5e 	bl	8000d44 <bcdToDec>
 8000e88:	0003      	movs	r3, r0
 8000e8a:	b2da      	uxtb	r2, r3
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	; (8000ef8 <getTime+0xac>)
 8000e8e:	705a      	strb	r2, [r3, #1]
    time.hour = bcdToDec(get_time[2]);
 8000e90:	003b      	movs	r3, r7
 8000e92:	789b      	ldrb	r3, [r3, #2]
 8000e94:	0018      	movs	r0, r3
 8000e96:	f7ff ff55 	bl	8000d44 <bcdToDec>
 8000e9a:	0003      	movs	r3, r0
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	4b16      	ldr	r3, [pc, #88]	; (8000ef8 <getTime+0xac>)
 8000ea0:	709a      	strb	r2, [r3, #2]
    time.dayofweek = bcdToDec(get_time[3]);
 8000ea2:	003b      	movs	r3, r7
 8000ea4:	78db      	ldrb	r3, [r3, #3]
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f7ff ff4c 	bl	8000d44 <bcdToDec>
 8000eac:	0003      	movs	r3, r0
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <getTime+0xac>)
 8000eb2:	70da      	strb	r2, [r3, #3]
    time.dayofmonth = bcdToDec(get_time[4]);
 8000eb4:	003b      	movs	r3, r7
 8000eb6:	791b      	ldrb	r3, [r3, #4]
 8000eb8:	0018      	movs	r0, r3
 8000eba:	f7ff ff43 	bl	8000d44 <bcdToDec>
 8000ebe:	0003      	movs	r3, r0
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <getTime+0xac>)
 8000ec4:	711a      	strb	r2, [r3, #4]
    time.month = bcdToDec(get_time[5]);
 8000ec6:	003b      	movs	r3, r7
 8000ec8:	795b      	ldrb	r3, [r3, #5]
 8000eca:	0018      	movs	r0, r3
 8000ecc:	f7ff ff3a 	bl	8000d44 <bcdToDec>
 8000ed0:	0003      	movs	r3, r0
 8000ed2:	b2da      	uxtb	r2, r3
 8000ed4:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <getTime+0xac>)
 8000ed6:	715a      	strb	r2, [r3, #5]
    time.year = bcdToDec(get_time[6]);
 8000ed8:	003b      	movs	r3, r7
 8000eda:	799b      	ldrb	r3, [r3, #6]
 8000edc:	0018      	movs	r0, r3
 8000ede:	f7ff ff31 	bl	8000d44 <bcdToDec>
 8000ee2:	0003      	movs	r3, r0
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	4b04      	ldr	r3, [pc, #16]	; (8000ef8 <getTime+0xac>)
 8000ee8:	719a      	strb	r2, [r3, #6]
    
    // Code referenced from https://controllerstech.com/ds3231-rtc-module-with-stm32/
}
 8000eea:	46c0      	nop			; (mov r8, r8)
 8000eec:	46bd      	mov	sp, r7
 8000eee:	b002      	add	sp, #8
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	46c0      	nop			; (mov r8, r8)
 8000ef4:	2000008c 	.word	0x2000008c
 8000ef8:	200001b0 	.word	0x200001b0

08000efc <epochFromTime>:

int epochFromTime(TIME time){
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	; 0x28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	003b      	movs	r3, r7
 8000f04:	6018      	str	r0, [r3, #0]
 8000f06:	6059      	str	r1, [r3, #4]
	//You have been given the epoch time for Saturday, January 1, 2022 12:00:00 AM GMT+02:00
	//It is define above as EPOCH_2022. You can work from that and ignore the effects of leap years/seconds

	//YOUR CODE HERE
    
    int day = time.dayofmonth;
 8000f08:	003b      	movs	r3, r7
 8000f0a:	791b      	ldrb	r3, [r3, #4]
 8000f0c:	623b      	str	r3, [r7, #32]
    int month = time.month;
 8000f0e:	003b      	movs	r3, r7
 8000f10:	795b      	ldrb	r3, [r3, #5]
 8000f12:	61fb      	str	r3, [r7, #28]
    int year = time.year;
 8000f14:	003b      	movs	r3, r7
 8000f16:	799b      	ldrb	r3, [r3, #6]
 8000f18:	61bb      	str	r3, [r7, #24]
    int totalDays = day;
 8000f1a:	6a3b      	ldr	r3, [r7, #32]
 8000f1c:	627b      	str	r3, [r7, #36]	; 0x24
    
    switch(month){
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	2b0c      	cmp	r3, #12
 8000f22:	d834      	bhi.n	8000f8e <epochFromTime+0x92>
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	009a      	lsls	r2, r3, #2
 8000f28:	4b39      	ldr	r3, [pc, #228]	; (8001010 <epochFromTime+0x114>)
 8000f2a:	18d3      	adds	r3, r2, r3
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	469f      	mov	pc, r3
        case 1:                                      break;
        case 2: totalDays += 31;                     break;
 8000f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f32:	331f      	adds	r3, #31
 8000f34:	627b      	str	r3, [r7, #36]	; 0x24
 8000f36:	e02e      	b.n	8000f96 <epochFromTime+0x9a>
        case 3: totalDays += (28 + 31);              break;
 8000f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f3a:	333b      	adds	r3, #59	; 0x3b
 8000f3c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f3e:	e02a      	b.n	8000f96 <epochFromTime+0x9a>
        case 4: totalDays += (28 + 31*2);            break;
 8000f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f42:	335a      	adds	r3, #90	; 0x5a
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24
 8000f46:	e026      	b.n	8000f96 <epochFromTime+0x9a>
        case 5: totalDays += (28 + 30 + 31*2);       break;
 8000f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f4a:	3378      	adds	r3, #120	; 0x78
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f4e:	e022      	b.n	8000f96 <epochFromTime+0x9a>
        case 6: totalDays += (28 + 30 + 31*3);       break;
 8000f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f52:	3397      	adds	r3, #151	; 0x97
 8000f54:	627b      	str	r3, [r7, #36]	; 0x24
 8000f56:	e01e      	b.n	8000f96 <epochFromTime+0x9a>
        case 7: totalDays += (28 + 30*2 + 31*3);     break;
 8000f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5a:	33b5      	adds	r3, #181	; 0xb5
 8000f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f5e:	e01a      	b.n	8000f96 <epochFromTime+0x9a>
        case 8: totalDays += (28 + 30*2 + 31*4);     break;
 8000f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f62:	33d4      	adds	r3, #212	; 0xd4
 8000f64:	627b      	str	r3, [r7, #36]	; 0x24
 8000f66:	e016      	b.n	8000f96 <epochFromTime+0x9a>
        case 9: totalDays += (28 + 30*2 + 31*5);     break;
 8000f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6a:	33f3      	adds	r3, #243	; 0xf3
 8000f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f6e:	e012      	b.n	8000f96 <epochFromTime+0x9a>
        case 10: totalDays += (28 + 30*3 + 31*5);    break;
 8000f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f72:	3312      	adds	r3, #18
 8000f74:	33ff      	adds	r3, #255	; 0xff
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24
 8000f78:	e00d      	b.n	8000f96 <epochFromTime+0x9a>
        case 11: totalDays += (28 + 30*3 + 31*6);    break;
 8000f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7c:	3331      	adds	r3, #49	; 0x31
 8000f7e:	33ff      	adds	r3, #255	; 0xff
 8000f80:	627b      	str	r3, [r7, #36]	; 0x24
 8000f82:	e008      	b.n	8000f96 <epochFromTime+0x9a>
        case 12: totalDays += (28 + 30*4 + 31*6);    break;
 8000f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f86:	334f      	adds	r3, #79	; 0x4f
 8000f88:	33ff      	adds	r3, #255	; 0xff
 8000f8a:	627b      	str	r3, [r7, #36]	; 0x24
 8000f8c:	e003      	b.n	8000f96 <epochFromTime+0x9a>
        default: totalDays = day;
 8000f8e:	6a3b      	ldr	r3, [r7, #32]
 8000f90:	627b      	str	r3, [r7, #36]	; 0x24
 8000f92:	e000      	b.n	8000f96 <epochFromTime+0x9a>
        case 1:                                      break;
 8000f94:	46c0      	nop			; (mov r8, r8)
    }
    
    int seconds = time.seconds;
 8000f96:	003b      	movs	r3, r7
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	617b      	str	r3, [r7, #20]
    int minutes = time.minutes;
 8000f9c:	003b      	movs	r3, r7
 8000f9e:	785b      	ldrb	r3, [r3, #1]
 8000fa0:	613b      	str	r3, [r7, #16]
    int hours = time.hour;
 8000fa2:	003b      	movs	r3, r7
 8000fa4:	789b      	ldrb	r3, [r3, #2]
 8000fa6:	60fb      	str	r3, [r7, #12]
    
    int totalSeconds = (year-22)*31536000 + totalDays*86400 + hours*3600 + minutes*60 + seconds;
 8000fa8:	69bb      	ldr	r3, [r7, #24]
 8000faa:	3b16      	subs	r3, #22
 8000fac:	001a      	movs	r2, r3
 8000fae:	0013      	movs	r3, r2
 8000fb0:	025b      	lsls	r3, r3, #9
 8000fb2:	189b      	adds	r3, r3, r2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	189b      	adds	r3, r3, r2
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	189b      	adds	r3, r3, r2
 8000fbc:	011a      	lsls	r2, r3, #4
 8000fbe:	1ad2      	subs	r2, r2, r3
 8000fc0:	01d3      	lsls	r3, r2, #7
 8000fc2:	001a      	movs	r2, r3
 8000fc4:	0011      	movs	r1, r2
 8000fc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fc8:	0013      	movs	r3, r2
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	189b      	adds	r3, r3, r2
 8000fce:	011a      	lsls	r2, r3, #4
 8000fd0:	1ad2      	subs	r2, r2, r3
 8000fd2:	0113      	lsls	r3, r2, #4
 8000fd4:	1a9b      	subs	r3, r3, r2
 8000fd6:	01db      	lsls	r3, r3, #7
 8000fd8:	18c9      	adds	r1, r1, r3
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	0013      	movs	r3, r2
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	1a9b      	subs	r3, r3, r2
 8000fe2:	011a      	lsls	r2, r3, #4
 8000fe4:	1ad2      	subs	r2, r2, r3
 8000fe6:	0113      	lsls	r3, r2, #4
 8000fe8:	001a      	movs	r2, r3
 8000fea:	0013      	movs	r3, r2
 8000fec:	18c9      	adds	r1, r1, r3
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	0013      	movs	r3, r2
 8000ff2:	011b      	lsls	r3, r3, #4
 8000ff4:	1a9b      	subs	r3, r3, r2
 8000ff6:	009b      	lsls	r3, r3, #2
 8000ff8:	18cb      	adds	r3, r1, r3
 8000ffa:	697a      	ldr	r2, [r7, #20]
 8000ffc:	18d3      	adds	r3, r2, r3
 8000ffe:	60bb      	str	r3, [r7, #8]

	return EPOCH_2022 + totalSeconds ;
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	4a04      	ldr	r2, [pc, #16]	; (8001014 <epochFromTime+0x118>)
 8001004:	4694      	mov	ip, r2
 8001006:	4463      	add	r3, ip
}
 8001008:	0018      	movs	r0, r3
 800100a:	46bd      	mov	sp, r7
 800100c:	b00a      	add	sp, #40	; 0x28
 800100e:	bd80      	pop	{r7, pc}
 8001010:	08004b94 	.word	0x08004b94
 8001014:	61cf7d60 	.word	0x61cf7d60

08001018 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800101c:	b672      	cpsid	i
}
 800101e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001020:	e7fe      	b.n	8001020 <Error_Handler+0x8>
	...

08001024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <HAL_MspInit+0x44>)
 800102c:	699a      	ldr	r2, [r3, #24]
 800102e:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <HAL_MspInit+0x44>)
 8001030:	2101      	movs	r1, #1
 8001032:	430a      	orrs	r2, r1
 8001034:	619a      	str	r2, [r3, #24]
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <HAL_MspInit+0x44>)
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	2201      	movs	r2, #1
 800103c:	4013      	ands	r3, r2
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	4b09      	ldr	r3, [pc, #36]	; (8001068 <HAL_MspInit+0x44>)
 8001044:	69da      	ldr	r2, [r3, #28]
 8001046:	4b08      	ldr	r3, [pc, #32]	; (8001068 <HAL_MspInit+0x44>)
 8001048:	2180      	movs	r1, #128	; 0x80
 800104a:	0549      	lsls	r1, r1, #21
 800104c:	430a      	orrs	r2, r1
 800104e:	61da      	str	r2, [r3, #28]
 8001050:	4b05      	ldr	r3, [pc, #20]	; (8001068 <HAL_MspInit+0x44>)
 8001052:	69da      	ldr	r2, [r3, #28]
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	055b      	lsls	r3, r3, #21
 8001058:	4013      	ands	r3, r2
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	46bd      	mov	sp, r7
 8001062:	b002      	add	sp, #8
 8001064:	bd80      	pop	{r7, pc}
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	40021000 	.word	0x40021000

0800106c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b08b      	sub	sp, #44	; 0x2c
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	2414      	movs	r4, #20
 8001076:	193b      	adds	r3, r7, r4
 8001078:	0018      	movs	r0, r3
 800107a:	2314      	movs	r3, #20
 800107c:	001a      	movs	r2, r3
 800107e:	2100      	movs	r1, #0
 8001080:	f003 f8b8 	bl	80041f4 <memset>
  if(hi2c->Instance==I2C1)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a1c      	ldr	r2, [pc, #112]	; (80010fc <HAL_I2C_MspInit+0x90>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d131      	bne.n	80010f2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800108e:	4b1c      	ldr	r3, [pc, #112]	; (8001100 <HAL_I2C_MspInit+0x94>)
 8001090:	695a      	ldr	r2, [r3, #20]
 8001092:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <HAL_I2C_MspInit+0x94>)
 8001094:	2180      	movs	r1, #128	; 0x80
 8001096:	02c9      	lsls	r1, r1, #11
 8001098:	430a      	orrs	r2, r1
 800109a:	615a      	str	r2, [r3, #20]
 800109c:	4b18      	ldr	r3, [pc, #96]	; (8001100 <HAL_I2C_MspInit+0x94>)
 800109e:	695a      	ldr	r2, [r3, #20]
 80010a0:	2380      	movs	r3, #128	; 0x80
 80010a2:	02db      	lsls	r3, r3, #11
 80010a4:	4013      	ands	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010aa:	0021      	movs	r1, r4
 80010ac:	187b      	adds	r3, r7, r1
 80010ae:	22c0      	movs	r2, #192	; 0xc0
 80010b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010b2:	187b      	adds	r3, r7, r1
 80010b4:	2212      	movs	r2, #18
 80010b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	187b      	adds	r3, r7, r1
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010be:	187b      	adds	r3, r7, r1
 80010c0:	2203      	movs	r2, #3
 80010c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2201      	movs	r2, #1
 80010c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ca:	187b      	adds	r3, r7, r1
 80010cc:	4a0d      	ldr	r2, [pc, #52]	; (8001104 <HAL_I2C_MspInit+0x98>)
 80010ce:	0019      	movs	r1, r3
 80010d0:	0010      	movs	r0, r2
 80010d2:	f000 fbf3 	bl	80018bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010d6:	4b0a      	ldr	r3, [pc, #40]	; (8001100 <HAL_I2C_MspInit+0x94>)
 80010d8:	69da      	ldr	r2, [r3, #28]
 80010da:	4b09      	ldr	r3, [pc, #36]	; (8001100 <HAL_I2C_MspInit+0x94>)
 80010dc:	2180      	movs	r1, #128	; 0x80
 80010de:	0389      	lsls	r1, r1, #14
 80010e0:	430a      	orrs	r2, r1
 80010e2:	61da      	str	r2, [r3, #28]
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_I2C_MspInit+0x94>)
 80010e6:	69da      	ldr	r2, [r3, #28]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	039b      	lsls	r3, r3, #14
 80010ec:	4013      	ands	r3, r2
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b00b      	add	sp, #44	; 0x2c
 80010f8:	bd90      	pop	{r4, r7, pc}
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	40005400 	.word	0x40005400
 8001100:	40021000 	.word	0x40021000
 8001104:	48000400 	.word	0x48000400

08001108 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b08b      	sub	sp, #44	; 0x2c
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	2414      	movs	r4, #20
 8001112:	193b      	adds	r3, r7, r4
 8001114:	0018      	movs	r0, r3
 8001116:	2314      	movs	r3, #20
 8001118:	001a      	movs	r2, r3
 800111a:	2100      	movs	r1, #0
 800111c:	f003 f86a 	bl	80041f4 <memset>
  if(huart->Instance==USART2)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a33      	ldr	r2, [pc, #204]	; (80011f4 <HAL_UART_MspInit+0xec>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d160      	bne.n	80011ec <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800112a:	4b33      	ldr	r3, [pc, #204]	; (80011f8 <HAL_UART_MspInit+0xf0>)
 800112c:	69da      	ldr	r2, [r3, #28]
 800112e:	4b32      	ldr	r3, [pc, #200]	; (80011f8 <HAL_UART_MspInit+0xf0>)
 8001130:	2180      	movs	r1, #128	; 0x80
 8001132:	0289      	lsls	r1, r1, #10
 8001134:	430a      	orrs	r2, r1
 8001136:	61da      	str	r2, [r3, #28]
 8001138:	4b2f      	ldr	r3, [pc, #188]	; (80011f8 <HAL_UART_MspInit+0xf0>)
 800113a:	69da      	ldr	r2, [r3, #28]
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	029b      	lsls	r3, r3, #10
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	4b2c      	ldr	r3, [pc, #176]	; (80011f8 <HAL_UART_MspInit+0xf0>)
 8001148:	695a      	ldr	r2, [r3, #20]
 800114a:	4b2b      	ldr	r3, [pc, #172]	; (80011f8 <HAL_UART_MspInit+0xf0>)
 800114c:	2180      	movs	r1, #128	; 0x80
 800114e:	0289      	lsls	r1, r1, #10
 8001150:	430a      	orrs	r2, r1
 8001152:	615a      	str	r2, [r3, #20]
 8001154:	4b28      	ldr	r3, [pc, #160]	; (80011f8 <HAL_UART_MspInit+0xf0>)
 8001156:	695a      	ldr	r2, [r3, #20]
 8001158:	2380      	movs	r3, #128	; 0x80
 800115a:	029b      	lsls	r3, r3, #10
 800115c:	4013      	ands	r3, r2
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001162:	0021      	movs	r1, r4
 8001164:	187b      	adds	r3, r7, r1
 8001166:	220c      	movs	r2, #12
 8001168:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116a:	187b      	adds	r3, r7, r1
 800116c:	2202      	movs	r2, #2
 800116e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	187b      	adds	r3, r7, r1
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001176:	187b      	adds	r3, r7, r1
 8001178:	2203      	movs	r2, #3
 800117a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800117c:	187b      	adds	r3, r7, r1
 800117e:	2201      	movs	r2, #1
 8001180:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	187a      	adds	r2, r7, r1
 8001184:	2390      	movs	r3, #144	; 0x90
 8001186:	05db      	lsls	r3, r3, #23
 8001188:	0011      	movs	r1, r2
 800118a:	0018      	movs	r0, r3
 800118c:	f000 fb96 	bl	80018bc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8001190:	4b1a      	ldr	r3, [pc, #104]	; (80011fc <HAL_UART_MspInit+0xf4>)
 8001192:	4a1b      	ldr	r2, [pc, #108]	; (8001200 <HAL_UART_MspInit+0xf8>)
 8001194:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001196:	4b19      	ldr	r3, [pc, #100]	; (80011fc <HAL_UART_MspInit+0xf4>)
 8001198:	2210      	movs	r2, #16
 800119a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800119c:	4b17      	ldr	r3, [pc, #92]	; (80011fc <HAL_UART_MspInit+0xf4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011a2:	4b16      	ldr	r3, [pc, #88]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011ae:	4b13      	ldr	r3, [pc, #76]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80011b4:	4b11      	ldr	r3, [pc, #68]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011ba:	4b10      	ldr	r3, [pc, #64]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011bc:	2200      	movs	r2, #0
 80011be:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80011c0:	4b0e      	ldr	r3, [pc, #56]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011c2:	0018      	movs	r0, r3
 80011c4:	f000 f9f6 	bl	80015b4 <HAL_DMA_Init>
 80011c8:	1e03      	subs	r3, r0, #0
 80011ca:	d001      	beq.n	80011d0 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 80011cc:	f7ff ff24 	bl	8001018 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a0a      	ldr	r2, [pc, #40]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011d4:	66da      	str	r2, [r3, #108]	; 0x6c
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HAL_UART_MspInit+0xf4>)
 80011d8:	687a      	ldr	r2, [r7, #4]
 80011da:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80011dc:	2200      	movs	r2, #0
 80011de:	2100      	movs	r1, #0
 80011e0:	201c      	movs	r0, #28
 80011e2:	f000 f9b5 	bl	8001550 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011e6:	201c      	movs	r0, #28
 80011e8:	f000 f9c7 	bl	800157a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b00b      	add	sp, #44	; 0x2c
 80011f2:	bd90      	pop	{r4, r7, pc}
 80011f4:	40004400 	.word	0x40004400
 80011f8:	40021000 	.word	0x40021000
 80011fc:	2000015c 	.word	0x2000015c
 8001200:	40020044 	.word	0x40020044

08001204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001208:	e7fe      	b.n	8001208 <NMI_Handler+0x4>

0800120a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800120e:	e7fe      	b.n	800120e <HardFault_Handler+0x4>

08001210 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001214:	46c0      	nop			; (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800121a:	b580      	push	{r7, lr}
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001228:	f000 f8ca 	bl	80013c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122c:	46c0      	nop			; (mov r8, r8)
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <DMA1_Channel4_5_IRQHandler+0x14>)
 800123a:	0018      	movs	r0, r3
 800123c:	f000 fa7f 	bl	800173e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8001240:	46c0      	nop			; (mov r8, r8)
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	46c0      	nop			; (mov r8, r8)
 8001248:	2000015c 	.word	0x2000015c

0800124c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001250:	4b03      	ldr	r3, [pc, #12]	; (8001260 <USART2_IRQHandler+0x14>)
 8001252:	0018      	movs	r0, r3
 8001254:	f002 f904 	bl	8003460 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001258:	46c0      	nop			; (mov r8, r8)
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	200000d8 	.word	0x200000d8

08001264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800126c:	4a14      	ldr	r2, [pc, #80]	; (80012c0 <_sbrk+0x5c>)
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <_sbrk+0x60>)
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001278:	4b13      	ldr	r3, [pc, #76]	; (80012c8 <_sbrk+0x64>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d102      	bne.n	8001286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001280:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <_sbrk+0x64>)
 8001282:	4a12      	ldr	r2, [pc, #72]	; (80012cc <_sbrk+0x68>)
 8001284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001286:	4b10      	ldr	r3, [pc, #64]	; (80012c8 <_sbrk+0x64>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	18d3      	adds	r3, r2, r3
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	429a      	cmp	r2, r3
 8001292:	d207      	bcs.n	80012a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001294:	f002 ff84 	bl	80041a0 <__errno>
 8001298:	0003      	movs	r3, r0
 800129a:	220c      	movs	r2, #12
 800129c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800129e:	2301      	movs	r3, #1
 80012a0:	425b      	negs	r3, r3
 80012a2:	e009      	b.n	80012b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a4:	4b08      	ldr	r3, [pc, #32]	; (80012c8 <_sbrk+0x64>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012aa:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <_sbrk+0x64>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	18d2      	adds	r2, r2, r3
 80012b2:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <_sbrk+0x64>)
 80012b4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80012b6:	68fb      	ldr	r3, [r7, #12]
}
 80012b8:	0018      	movs	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	b006      	add	sp, #24
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20002000 	.word	0x20002000
 80012c4:	00000400 	.word	0x00000400
 80012c8:	200001b8 	.word	0x200001b8
 80012cc:	200001d0 	.word	0x200001d0

080012d0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80012d4:	46c0      	nop			; (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012dc:	480d      	ldr	r0, [pc, #52]	; (8001314 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012de:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012e0:	480d      	ldr	r0, [pc, #52]	; (8001318 <LoopForever+0x6>)
  ldr r1, =_edata
 80012e2:	490e      	ldr	r1, [pc, #56]	; (800131c <LoopForever+0xa>)
  ldr r2, =_sidata
 80012e4:	4a0e      	ldr	r2, [pc, #56]	; (8001320 <LoopForever+0xe>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012e8:	e002      	b.n	80012f0 <LoopCopyDataInit>

080012ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ee:	3304      	adds	r3, #4

080012f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012f4:	d3f9      	bcc.n	80012ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012f6:	4a0b      	ldr	r2, [pc, #44]	; (8001324 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012f8:	4c0b      	ldr	r4, [pc, #44]	; (8001328 <LoopForever+0x16>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012fc:	e001      	b.n	8001302 <LoopFillZerobss>

080012fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001300:	3204      	adds	r2, #4

08001302 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001302:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001304:	d3fb      	bcc.n	80012fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001306:	f7ff ffe3 	bl	80012d0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800130a:	f002 ff4f 	bl	80041ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800130e:	f7ff faf7 	bl	8000900 <main>

08001312 <LoopForever>:

LoopForever:
    b LoopForever
 8001312:	e7fe      	b.n	8001312 <LoopForever>
  ldr   r0, =_estack
 8001314:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001318:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800131c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001320:	08004c1c 	.word	0x08004c1c
  ldr r2, =_sbss
 8001324:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001328:	200001d0 	.word	0x200001d0

0800132c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800132c:	e7fe      	b.n	800132c <ADC1_COMP_IRQHandler>
	...

08001330 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001334:	4b07      	ldr	r3, [pc, #28]	; (8001354 <HAL_Init+0x24>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_Init+0x24>)
 800133a:	2110      	movs	r1, #16
 800133c:	430a      	orrs	r2, r1
 800133e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001340:	2000      	movs	r0, #0
 8001342:	f000 f809 	bl	8001358 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001346:	f7ff fe6d 	bl	8001024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800134a:	2300      	movs	r3, #0
}
 800134c:	0018      	movs	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	40022000 	.word	0x40022000

08001358 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001358:	b590      	push	{r4, r7, lr}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001360:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <HAL_InitTick+0x5c>)
 8001362:	681c      	ldr	r4, [r3, #0]
 8001364:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <HAL_InitTick+0x60>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	0019      	movs	r1, r3
 800136a:	23fa      	movs	r3, #250	; 0xfa
 800136c:	0098      	lsls	r0, r3, #2
 800136e:	f7fe fed5 	bl	800011c <__udivsi3>
 8001372:	0003      	movs	r3, r0
 8001374:	0019      	movs	r1, r3
 8001376:	0020      	movs	r0, r4
 8001378:	f7fe fed0 	bl	800011c <__udivsi3>
 800137c:	0003      	movs	r3, r0
 800137e:	0018      	movs	r0, r3
 8001380:	f000 f90b 	bl	800159a <HAL_SYSTICK_Config>
 8001384:	1e03      	subs	r3, r0, #0
 8001386:	d001      	beq.n	800138c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e00f      	b.n	80013ac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2b03      	cmp	r3, #3
 8001390:	d80b      	bhi.n	80013aa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001392:	6879      	ldr	r1, [r7, #4]
 8001394:	2301      	movs	r3, #1
 8001396:	425b      	negs	r3, r3
 8001398:	2200      	movs	r2, #0
 800139a:	0018      	movs	r0, r3
 800139c:	f000 f8d8 	bl	8001550 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013a0:	4b06      	ldr	r3, [pc, #24]	; (80013bc <HAL_InitTick+0x64>)
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80013a6:	2300      	movs	r3, #0
 80013a8:	e000      	b.n	80013ac <HAL_InitTick+0x54>
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b003      	add	sp, #12
 80013b2:	bd90      	pop	{r4, r7, pc}
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000008 	.word	0x20000008
 80013bc:	20000004 	.word	0x20000004

080013c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013c4:	4b05      	ldr	r3, [pc, #20]	; (80013dc <HAL_IncTick+0x1c>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	001a      	movs	r2, r3
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <HAL_IncTick+0x20>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	18d2      	adds	r2, r2, r3
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <HAL_IncTick+0x20>)
 80013d2:	601a      	str	r2, [r3, #0]
}
 80013d4:	46c0      	nop			; (mov r8, r8)
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	20000008 	.word	0x20000008
 80013e0:	200001bc 	.word	0x200001bc

080013e4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  return uwTick;
 80013e8:	4b02      	ldr	r3, [pc, #8]	; (80013f4 <HAL_GetTick+0x10>)
 80013ea:	681b      	ldr	r3, [r3, #0]
}
 80013ec:	0018      	movs	r0, r3
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	46c0      	nop			; (mov r8, r8)
 80013f4:	200001bc 	.word	0x200001bc

080013f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	0002      	movs	r2, r0
 8001400:	1dfb      	adds	r3, r7, #7
 8001402:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001404:	1dfb      	adds	r3, r7, #7
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b7f      	cmp	r3, #127	; 0x7f
 800140a:	d809      	bhi.n	8001420 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140c:	1dfb      	adds	r3, r7, #7
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	001a      	movs	r2, r3
 8001412:	231f      	movs	r3, #31
 8001414:	401a      	ands	r2, r3
 8001416:	4b04      	ldr	r3, [pc, #16]	; (8001428 <__NVIC_EnableIRQ+0x30>)
 8001418:	2101      	movs	r1, #1
 800141a:	4091      	lsls	r1, r2
 800141c:	000a      	movs	r2, r1
 800141e:	601a      	str	r2, [r3, #0]
  }
}
 8001420:	46c0      	nop			; (mov r8, r8)
 8001422:	46bd      	mov	sp, r7
 8001424:	b002      	add	sp, #8
 8001426:	bd80      	pop	{r7, pc}
 8001428:	e000e100 	.word	0xe000e100

0800142c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800142c:	b590      	push	{r4, r7, lr}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	0002      	movs	r2, r0
 8001434:	6039      	str	r1, [r7, #0]
 8001436:	1dfb      	adds	r3, r7, #7
 8001438:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800143a:	1dfb      	adds	r3, r7, #7
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b7f      	cmp	r3, #127	; 0x7f
 8001440:	d828      	bhi.n	8001494 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001442:	4a2f      	ldr	r2, [pc, #188]	; (8001500 <__NVIC_SetPriority+0xd4>)
 8001444:	1dfb      	adds	r3, r7, #7
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	b25b      	sxtb	r3, r3
 800144a:	089b      	lsrs	r3, r3, #2
 800144c:	33c0      	adds	r3, #192	; 0xc0
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	589b      	ldr	r3, [r3, r2]
 8001452:	1dfa      	adds	r2, r7, #7
 8001454:	7812      	ldrb	r2, [r2, #0]
 8001456:	0011      	movs	r1, r2
 8001458:	2203      	movs	r2, #3
 800145a:	400a      	ands	r2, r1
 800145c:	00d2      	lsls	r2, r2, #3
 800145e:	21ff      	movs	r1, #255	; 0xff
 8001460:	4091      	lsls	r1, r2
 8001462:	000a      	movs	r2, r1
 8001464:	43d2      	mvns	r2, r2
 8001466:	401a      	ands	r2, r3
 8001468:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	019b      	lsls	r3, r3, #6
 800146e:	22ff      	movs	r2, #255	; 0xff
 8001470:	401a      	ands	r2, r3
 8001472:	1dfb      	adds	r3, r7, #7
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	0018      	movs	r0, r3
 8001478:	2303      	movs	r3, #3
 800147a:	4003      	ands	r3, r0
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001480:	481f      	ldr	r0, [pc, #124]	; (8001500 <__NVIC_SetPriority+0xd4>)
 8001482:	1dfb      	adds	r3, r7, #7
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b25b      	sxtb	r3, r3
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	430a      	orrs	r2, r1
 800148c:	33c0      	adds	r3, #192	; 0xc0
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001492:	e031      	b.n	80014f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001494:	4a1b      	ldr	r2, [pc, #108]	; (8001504 <__NVIC_SetPriority+0xd8>)
 8001496:	1dfb      	adds	r3, r7, #7
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	0019      	movs	r1, r3
 800149c:	230f      	movs	r3, #15
 800149e:	400b      	ands	r3, r1
 80014a0:	3b08      	subs	r3, #8
 80014a2:	089b      	lsrs	r3, r3, #2
 80014a4:	3306      	adds	r3, #6
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	18d3      	adds	r3, r2, r3
 80014aa:	3304      	adds	r3, #4
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	1dfa      	adds	r2, r7, #7
 80014b0:	7812      	ldrb	r2, [r2, #0]
 80014b2:	0011      	movs	r1, r2
 80014b4:	2203      	movs	r2, #3
 80014b6:	400a      	ands	r2, r1
 80014b8:	00d2      	lsls	r2, r2, #3
 80014ba:	21ff      	movs	r1, #255	; 0xff
 80014bc:	4091      	lsls	r1, r2
 80014be:	000a      	movs	r2, r1
 80014c0:	43d2      	mvns	r2, r2
 80014c2:	401a      	ands	r2, r3
 80014c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	019b      	lsls	r3, r3, #6
 80014ca:	22ff      	movs	r2, #255	; 0xff
 80014cc:	401a      	ands	r2, r3
 80014ce:	1dfb      	adds	r3, r7, #7
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	0018      	movs	r0, r3
 80014d4:	2303      	movs	r3, #3
 80014d6:	4003      	ands	r3, r0
 80014d8:	00db      	lsls	r3, r3, #3
 80014da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014dc:	4809      	ldr	r0, [pc, #36]	; (8001504 <__NVIC_SetPriority+0xd8>)
 80014de:	1dfb      	adds	r3, r7, #7
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	001c      	movs	r4, r3
 80014e4:	230f      	movs	r3, #15
 80014e6:	4023      	ands	r3, r4
 80014e8:	3b08      	subs	r3, #8
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	430a      	orrs	r2, r1
 80014ee:	3306      	adds	r3, #6
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	18c3      	adds	r3, r0, r3
 80014f4:	3304      	adds	r3, #4
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	46c0      	nop			; (mov r8, r8)
 80014fa:	46bd      	mov	sp, r7
 80014fc:	b003      	add	sp, #12
 80014fe:	bd90      	pop	{r4, r7, pc}
 8001500:	e000e100 	.word	0xe000e100
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	1e5a      	subs	r2, r3, #1
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	045b      	lsls	r3, r3, #17
 8001518:	429a      	cmp	r2, r3
 800151a:	d301      	bcc.n	8001520 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800151c:	2301      	movs	r3, #1
 800151e:	e010      	b.n	8001542 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001520:	4b0a      	ldr	r3, [pc, #40]	; (800154c <SysTick_Config+0x44>)
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	3a01      	subs	r2, #1
 8001526:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001528:	2301      	movs	r3, #1
 800152a:	425b      	negs	r3, r3
 800152c:	2103      	movs	r1, #3
 800152e:	0018      	movs	r0, r3
 8001530:	f7ff ff7c 	bl	800142c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001534:	4b05      	ldr	r3, [pc, #20]	; (800154c <SysTick_Config+0x44>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800153a:	4b04      	ldr	r3, [pc, #16]	; (800154c <SysTick_Config+0x44>)
 800153c:	2207      	movs	r2, #7
 800153e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001540:	2300      	movs	r3, #0
}
 8001542:	0018      	movs	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	b002      	add	sp, #8
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	e000e010 	.word	0xe000e010

08001550 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af00      	add	r7, sp, #0
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
 800155a:	210f      	movs	r1, #15
 800155c:	187b      	adds	r3, r7, r1
 800155e:	1c02      	adds	r2, r0, #0
 8001560:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	187b      	adds	r3, r7, r1
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	b25b      	sxtb	r3, r3
 800156a:	0011      	movs	r1, r2
 800156c:	0018      	movs	r0, r3
 800156e:	f7ff ff5d 	bl	800142c <__NVIC_SetPriority>
}
 8001572:	46c0      	nop			; (mov r8, r8)
 8001574:	46bd      	mov	sp, r7
 8001576:	b004      	add	sp, #16
 8001578:	bd80      	pop	{r7, pc}

0800157a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800157a:	b580      	push	{r7, lr}
 800157c:	b082      	sub	sp, #8
 800157e:	af00      	add	r7, sp, #0
 8001580:	0002      	movs	r2, r0
 8001582:	1dfb      	adds	r3, r7, #7
 8001584:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b25b      	sxtb	r3, r3
 800158c:	0018      	movs	r0, r3
 800158e:	f7ff ff33 	bl	80013f8 <__NVIC_EnableIRQ>
}
 8001592:	46c0      	nop			; (mov r8, r8)
 8001594:	46bd      	mov	sp, r7
 8001596:	b002      	add	sp, #8
 8001598:	bd80      	pop	{r7, pc}

0800159a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b082      	sub	sp, #8
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	0018      	movs	r0, r3
 80015a6:	f7ff ffaf 	bl	8001508 <SysTick_Config>
 80015aa:	0003      	movs	r3, r0
}
 80015ac:	0018      	movs	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	b002      	add	sp, #8
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80015bc:	2300      	movs	r3, #0
 80015be:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e036      	b.n	8001638 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2221      	movs	r2, #33	; 0x21
 80015ce:	2102      	movs	r1, #2
 80015d0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	4a18      	ldr	r2, [pc, #96]	; (8001640 <HAL_DMA_Init+0x8c>)
 80015de:	4013      	ands	r3, r2
 80015e0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80015ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
 80015f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	695b      	ldr	r3, [r3, #20]
 80015fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001602:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	4313      	orrs	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	0018      	movs	r0, r3
 800161c:	f000 f932 	bl	8001884 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2200      	movs	r2, #0
 8001624:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2221      	movs	r2, #33	; 0x21
 800162a:	2101      	movs	r1, #1
 800162c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2220      	movs	r2, #32
 8001632:	2100      	movs	r1, #0
 8001634:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}  
 8001638:	0018      	movs	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	b004      	add	sp, #16
 800163e:	bd80      	pop	{r7, pc}
 8001640:	ffffc00f 	.word	0xffffc00f

08001644 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2221      	movs	r2, #33	; 0x21
 8001650:	5c9b      	ldrb	r3, [r3, r2]
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d008      	beq.n	800166a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2204      	movs	r2, #4
 800165c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2220      	movs	r2, #32
 8001662:	2100      	movs	r1, #0
 8001664:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001666:	2301      	movs	r3, #1
 8001668:	e020      	b.n	80016ac <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	210e      	movs	r1, #14
 8001676:	438a      	bics	r2, r1
 8001678:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2101      	movs	r1, #1
 8001686:	438a      	bics	r2, r1
 8001688:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001692:	2101      	movs	r1, #1
 8001694:	4091      	lsls	r1, r2
 8001696:	000a      	movs	r2, r1
 8001698:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2221      	movs	r2, #33	; 0x21
 800169e:	2101      	movs	r1, #1
 80016a0:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2220      	movs	r2, #32
 80016a6:	2100      	movs	r1, #0
 80016a8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016bc:	210f      	movs	r1, #15
 80016be:	187b      	adds	r3, r7, r1
 80016c0:	2200      	movs	r2, #0
 80016c2:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2221      	movs	r2, #33	; 0x21
 80016c8:	5c9b      	ldrb	r3, [r3, r2]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d006      	beq.n	80016de <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2204      	movs	r2, #4
 80016d4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80016d6:	187b      	adds	r3, r7, r1
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]
 80016dc:	e028      	b.n	8001730 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	210e      	movs	r1, #14
 80016ea:	438a      	bics	r2, r1
 80016ec:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2101      	movs	r1, #1
 80016fa:	438a      	bics	r2, r1
 80016fc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001706:	2101      	movs	r1, #1
 8001708:	4091      	lsls	r1, r2
 800170a:	000a      	movs	r2, r1
 800170c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2221      	movs	r2, #33	; 0x21
 8001712:	2101      	movs	r1, #1
 8001714:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2220      	movs	r2, #32
 800171a:	2100      	movs	r1, #0
 800171c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001722:	2b00      	cmp	r3, #0
 8001724:	d004      	beq.n	8001730 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	0010      	movs	r0, r2
 800172e:	4798      	blx	r3
    } 
  }
  return status;
 8001730:	230f      	movs	r3, #15
 8001732:	18fb      	adds	r3, r7, r3
 8001734:	781b      	ldrb	r3, [r3, #0]
}
 8001736:	0018      	movs	r0, r3
 8001738:	46bd      	mov	sp, r7
 800173a:	b004      	add	sp, #16
 800173c:	bd80      	pop	{r7, pc}

0800173e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	b084      	sub	sp, #16
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175a:	2204      	movs	r2, #4
 800175c:	409a      	lsls	r2, r3
 800175e:	0013      	movs	r3, r2
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	4013      	ands	r3, r2
 8001764:	d024      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x72>
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2204      	movs	r2, #4
 800176a:	4013      	ands	r3, r2
 800176c:	d020      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2220      	movs	r2, #32
 8001776:	4013      	ands	r3, r2
 8001778:	d107      	bne.n	800178a <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2104      	movs	r1, #4
 8001786:	438a      	bics	r2, r1
 8001788:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001792:	2104      	movs	r1, #4
 8001794:	4091      	lsls	r1, r2
 8001796:	000a      	movs	r2, r1
 8001798:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d100      	bne.n	80017a4 <HAL_DMA_IRQHandler+0x66>
 80017a2:	e06a      	b.n	800187a <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	0010      	movs	r0, r2
 80017ac:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80017ae:	e064      	b.n	800187a <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b4:	2202      	movs	r2, #2
 80017b6:	409a      	lsls	r2, r3
 80017b8:	0013      	movs	r3, r2
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	4013      	ands	r3, r2
 80017be:	d02b      	beq.n	8001818 <HAL_DMA_IRQHandler+0xda>
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	2202      	movs	r2, #2
 80017c4:	4013      	ands	r3, r2
 80017c6:	d027      	beq.n	8001818 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2220      	movs	r2, #32
 80017d0:	4013      	ands	r3, r2
 80017d2:	d10b      	bne.n	80017ec <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	210a      	movs	r1, #10
 80017e0:	438a      	bics	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2221      	movs	r2, #33	; 0x21
 80017e8:	2101      	movs	r1, #1
 80017ea:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f4:	2102      	movs	r1, #2
 80017f6:	4091      	lsls	r1, r2
 80017f8:	000a      	movs	r2, r1
 80017fa:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2220      	movs	r2, #32
 8001800:	2100      	movs	r1, #0
 8001802:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001808:	2b00      	cmp	r3, #0
 800180a:	d036      	beq.n	800187a <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001810:	687a      	ldr	r2, [r7, #4]
 8001812:	0010      	movs	r0, r2
 8001814:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001816:	e030      	b.n	800187a <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181c:	2208      	movs	r2, #8
 800181e:	409a      	lsls	r2, r3
 8001820:	0013      	movs	r3, r2
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	4013      	ands	r3, r2
 8001826:	d028      	beq.n	800187a <HAL_DMA_IRQHandler+0x13c>
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	2208      	movs	r2, #8
 800182c:	4013      	ands	r3, r2
 800182e:	d024      	beq.n	800187a <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	210e      	movs	r1, #14
 800183c:	438a      	bics	r2, r1
 800183e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001848:	2101      	movs	r1, #1
 800184a:	4091      	lsls	r1, r2
 800184c:	000a      	movs	r2, r1
 800184e:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2201      	movs	r2, #1
 8001854:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2221      	movs	r2, #33	; 0x21
 800185a:	2101      	movs	r1, #1
 800185c:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2220      	movs	r2, #32
 8001862:	2100      	movs	r1, #0
 8001864:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	2b00      	cmp	r3, #0
 800186c:	d005      	beq.n	800187a <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	0010      	movs	r0, r2
 8001876:	4798      	blx	r3
    }
   }
}  
 8001878:	e7ff      	b.n	800187a <HAL_DMA_IRQHandler+0x13c>
 800187a:	46c0      	nop			; (mov r8, r8)
 800187c:	46bd      	mov	sp, r7
 800187e:	b004      	add	sp, #16
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a08      	ldr	r2, [pc, #32]	; (80018b4 <DMA_CalcBaseAndBitshift+0x30>)
 8001892:	4694      	mov	ip, r2
 8001894:	4463      	add	r3, ip
 8001896:	2114      	movs	r1, #20
 8001898:	0018      	movs	r0, r3
 800189a:	f7fe fc3f 	bl	800011c <__udivsi3>
 800189e:	0003      	movs	r3, r0
 80018a0:	009a      	lsls	r2, r3, #2
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a03      	ldr	r2, [pc, #12]	; (80018b8 <DMA_CalcBaseAndBitshift+0x34>)
 80018aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80018ac:	46c0      	nop			; (mov r8, r8)
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b002      	add	sp, #8
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	bffdfff8 	.word	0xbffdfff8
 80018b8:	40020000 	.word	0x40020000

080018bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018ca:	e14f      	b.n	8001b6c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2101      	movs	r1, #1
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	4091      	lsls	r1, r2
 80018d6:	000a      	movs	r2, r1
 80018d8:	4013      	ands	r3, r2
 80018da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d100      	bne.n	80018e4 <HAL_GPIO_Init+0x28>
 80018e2:	e140      	b.n	8001b66 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2203      	movs	r2, #3
 80018ea:	4013      	ands	r3, r2
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d005      	beq.n	80018fc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2203      	movs	r2, #3
 80018f6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	d130      	bne.n	800195e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	2203      	movs	r2, #3
 8001908:	409a      	lsls	r2, r3
 800190a:	0013      	movs	r3, r2
 800190c:	43da      	mvns	r2, r3
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	4013      	ands	r3, r2
 8001912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	409a      	lsls	r2, r3
 800191e:	0013      	movs	r3, r2
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001932:	2201      	movs	r2, #1
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	409a      	lsls	r2, r3
 8001938:	0013      	movs	r3, r2
 800193a:	43da      	mvns	r2, r3
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	4013      	ands	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	091b      	lsrs	r3, r3, #4
 8001948:	2201      	movs	r2, #1
 800194a:	401a      	ands	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	409a      	lsls	r2, r3
 8001950:	0013      	movs	r3, r2
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4313      	orrs	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	2203      	movs	r2, #3
 8001964:	4013      	ands	r3, r2
 8001966:	2b03      	cmp	r3, #3
 8001968:	d017      	beq.n	800199a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	005b      	lsls	r3, r3, #1
 8001974:	2203      	movs	r2, #3
 8001976:	409a      	lsls	r2, r3
 8001978:	0013      	movs	r3, r2
 800197a:	43da      	mvns	r2, r3
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	4013      	ands	r3, r2
 8001980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	689a      	ldr	r2, [r3, #8]
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	409a      	lsls	r2, r3
 800198c:	0013      	movs	r3, r2
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2203      	movs	r2, #3
 80019a0:	4013      	ands	r3, r2
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d123      	bne.n	80019ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	08da      	lsrs	r2, r3, #3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	3208      	adds	r2, #8
 80019ae:	0092      	lsls	r2, r2, #2
 80019b0:	58d3      	ldr	r3, [r2, r3]
 80019b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	2207      	movs	r2, #7
 80019b8:	4013      	ands	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	220f      	movs	r2, #15
 80019be:	409a      	lsls	r2, r3
 80019c0:	0013      	movs	r3, r2
 80019c2:	43da      	mvns	r2, r3
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	4013      	ands	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	691a      	ldr	r2, [r3, #16]
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2107      	movs	r1, #7
 80019d2:	400b      	ands	r3, r1
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	409a      	lsls	r2, r3
 80019d8:	0013      	movs	r3, r2
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4313      	orrs	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	08da      	lsrs	r2, r3, #3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3208      	adds	r2, #8
 80019e8:	0092      	lsls	r2, r2, #2
 80019ea:	6939      	ldr	r1, [r7, #16]
 80019ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	2203      	movs	r2, #3
 80019fa:	409a      	lsls	r2, r3
 80019fc:	0013      	movs	r3, r2
 80019fe:	43da      	mvns	r2, r3
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	401a      	ands	r2, r3
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	409a      	lsls	r2, r3
 8001a14:	0013      	movs	r3, r2
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685a      	ldr	r2, [r3, #4]
 8001a26:	23c0      	movs	r3, #192	; 0xc0
 8001a28:	029b      	lsls	r3, r3, #10
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d100      	bne.n	8001a30 <HAL_GPIO_Init+0x174>
 8001a2e:	e09a      	b.n	8001b66 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a30:	4b54      	ldr	r3, [pc, #336]	; (8001b84 <HAL_GPIO_Init+0x2c8>)
 8001a32:	699a      	ldr	r2, [r3, #24]
 8001a34:	4b53      	ldr	r3, [pc, #332]	; (8001b84 <HAL_GPIO_Init+0x2c8>)
 8001a36:	2101      	movs	r1, #1
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	619a      	str	r2, [r3, #24]
 8001a3c:	4b51      	ldr	r3, [pc, #324]	; (8001b84 <HAL_GPIO_Init+0x2c8>)
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	2201      	movs	r2, #1
 8001a42:	4013      	ands	r3, r2
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a48:	4a4f      	ldr	r2, [pc, #316]	; (8001b88 <HAL_GPIO_Init+0x2cc>)
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	089b      	lsrs	r3, r3, #2
 8001a4e:	3302      	adds	r3, #2
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	589b      	ldr	r3, [r3, r2]
 8001a54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	2203      	movs	r2, #3
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	220f      	movs	r2, #15
 8001a60:	409a      	lsls	r2, r3
 8001a62:	0013      	movs	r3, r2
 8001a64:	43da      	mvns	r2, r3
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	2390      	movs	r3, #144	; 0x90
 8001a70:	05db      	lsls	r3, r3, #23
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d013      	beq.n	8001a9e <HAL_GPIO_Init+0x1e2>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a44      	ldr	r2, [pc, #272]	; (8001b8c <HAL_GPIO_Init+0x2d0>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d00d      	beq.n	8001a9a <HAL_GPIO_Init+0x1de>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a43      	ldr	r2, [pc, #268]	; (8001b90 <HAL_GPIO_Init+0x2d4>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d007      	beq.n	8001a96 <HAL_GPIO_Init+0x1da>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a42      	ldr	r2, [pc, #264]	; (8001b94 <HAL_GPIO_Init+0x2d8>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d101      	bne.n	8001a92 <HAL_GPIO_Init+0x1d6>
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e006      	b.n	8001aa0 <HAL_GPIO_Init+0x1e4>
 8001a92:	2305      	movs	r3, #5
 8001a94:	e004      	b.n	8001aa0 <HAL_GPIO_Init+0x1e4>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e002      	b.n	8001aa0 <HAL_GPIO_Init+0x1e4>
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e000      	b.n	8001aa0 <HAL_GPIO_Init+0x1e4>
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	2103      	movs	r1, #3
 8001aa4:	400a      	ands	r2, r1
 8001aa6:	0092      	lsls	r2, r2, #2
 8001aa8:	4093      	lsls	r3, r2
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ab0:	4935      	ldr	r1, [pc, #212]	; (8001b88 <HAL_GPIO_Init+0x2cc>)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	089b      	lsrs	r3, r3, #2
 8001ab6:	3302      	adds	r3, #2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001abe:	4b36      	ldr	r3, [pc, #216]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	43da      	mvns	r2, r3
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4013      	ands	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	2380      	movs	r3, #128	; 0x80
 8001ad4:	025b      	lsls	r3, r3, #9
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d003      	beq.n	8001ae2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ae2:	4b2d      	ldr	r3, [pc, #180]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001ae8:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	43da      	mvns	r2, r3
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	4013      	ands	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	2380      	movs	r3, #128	; 0x80
 8001afe:	029b      	lsls	r3, r3, #10
 8001b00:	4013      	ands	r3, r2
 8001b02:	d003      	beq.n	8001b0c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b0c:	4b22      	ldr	r3, [pc, #136]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b12:	4b21      	ldr	r3, [pc, #132]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	2380      	movs	r3, #128	; 0x80
 8001b28:	035b      	lsls	r3, r3, #13
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b36:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b3c:	4b16      	ldr	r3, [pc, #88]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	43da      	mvns	r2, r3
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	039b      	lsls	r3, r3, #14
 8001b54:	4013      	ands	r3, r2
 8001b56:	d003      	beq.n	8001b60 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b60:	4b0d      	ldr	r3, [pc, #52]	; (8001b98 <HAL_GPIO_Init+0x2dc>)
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	40da      	lsrs	r2, r3
 8001b74:	1e13      	subs	r3, r2, #0
 8001b76:	d000      	beq.n	8001b7a <HAL_GPIO_Init+0x2be>
 8001b78:	e6a8      	b.n	80018cc <HAL_GPIO_Init+0x10>
  } 
}
 8001b7a:	46c0      	nop			; (mov r8, r8)
 8001b7c:	46c0      	nop			; (mov r8, r8)
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b006      	add	sp, #24
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40021000 	.word	0x40021000
 8001b88:	40010000 	.word	0x40010000
 8001b8c:	48000400 	.word	0x48000400
 8001b90:	48000800 	.word	0x48000800
 8001b94:	48000c00 	.word	0x48000c00
 8001b98:	40010400 	.word	0x40010400

08001b9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	0008      	movs	r0, r1
 8001ba6:	0011      	movs	r1, r2
 8001ba8:	1cbb      	adds	r3, r7, #2
 8001baa:	1c02      	adds	r2, r0, #0
 8001bac:	801a      	strh	r2, [r3, #0]
 8001bae:	1c7b      	adds	r3, r7, #1
 8001bb0:	1c0a      	adds	r2, r1, #0
 8001bb2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bb4:	1c7b      	adds	r3, r7, #1
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d004      	beq.n	8001bc6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001bbc:	1cbb      	adds	r3, r7, #2
 8001bbe:	881a      	ldrh	r2, [r3, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001bc4:	e003      	b.n	8001bce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001bc6:	1cbb      	adds	r3, r7, #2
 8001bc8:	881a      	ldrh	r2, [r3, #0]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001bce:	46c0      	nop			; (mov r8, r8)
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	b002      	add	sp, #8
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b084      	sub	sp, #16
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	000a      	movs	r2, r1
 8001be0:	1cbb      	adds	r3, r7, #2
 8001be2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001bea:	1cbb      	adds	r3, r7, #2
 8001bec:	881b      	ldrh	r3, [r3, #0]
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	041a      	lsls	r2, r3, #16
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	1cb9      	adds	r1, r7, #2
 8001bfa:	8809      	ldrh	r1, [r1, #0]
 8001bfc:	400b      	ands	r3, r1
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	619a      	str	r2, [r3, #24]
}
 8001c04:	46c0      	nop			; (mov r8, r8)
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b004      	add	sp, #16
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e082      	b.n	8001d24 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2241      	movs	r2, #65	; 0x41
 8001c22:	5c9b      	ldrb	r3, [r3, r2]
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d107      	bne.n	8001c3a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2240      	movs	r2, #64	; 0x40
 8001c2e:	2100      	movs	r1, #0
 8001c30:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	0018      	movs	r0, r3
 8001c36:	f7ff fa19 	bl	800106c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2241      	movs	r2, #65	; 0x41
 8001c3e:	2124      	movs	r1, #36	; 0x24
 8001c40:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	438a      	bics	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4934      	ldr	r1, [pc, #208]	; (8001d2c <HAL_I2C_Init+0x120>)
 8001c5c:	400a      	ands	r2, r1
 8001c5e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689a      	ldr	r2, [r3, #8]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4931      	ldr	r1, [pc, #196]	; (8001d30 <HAL_I2C_Init+0x124>)
 8001c6c:	400a      	ands	r2, r1
 8001c6e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d108      	bne.n	8001c8a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2180      	movs	r1, #128	; 0x80
 8001c82:	0209      	lsls	r1, r1, #8
 8001c84:	430a      	orrs	r2, r1
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	e007      	b.n	8001c9a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	689a      	ldr	r2, [r3, #8]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2184      	movs	r1, #132	; 0x84
 8001c94:	0209      	lsls	r1, r1, #8
 8001c96:	430a      	orrs	r2, r1
 8001c98:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	2b02      	cmp	r3, #2
 8001ca0:	d104      	bne.n	8001cac <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2280      	movs	r2, #128	; 0x80
 8001ca8:	0112      	lsls	r2, r2, #4
 8001caa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	491f      	ldr	r1, [pc, #124]	; (8001d34 <HAL_I2C_Init+0x128>)
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68da      	ldr	r2, [r3, #12]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	491a      	ldr	r1, [pc, #104]	; (8001d30 <HAL_I2C_Init+0x124>)
 8001cc8:	400a      	ands	r2, r1
 8001cca:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	691a      	ldr	r2, [r3, #16]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	69d9      	ldr	r1, [r3, #28]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1a      	ldr	r2, [r3, #32]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2101      	movs	r1, #1
 8001d02:	430a      	orrs	r2, r1
 8001d04:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2241      	movs	r2, #65	; 0x41
 8001d10:	2120      	movs	r1, #32
 8001d12:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2242      	movs	r2, #66	; 0x42
 8001d1e:	2100      	movs	r1, #0
 8001d20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d22:	2300      	movs	r3, #0
}
 8001d24:	0018      	movs	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b002      	add	sp, #8
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	f0ffffff 	.word	0xf0ffffff
 8001d30:	ffff7fff 	.word	0xffff7fff
 8001d34:	02008000 	.word	0x02008000

08001d38 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d38:	b590      	push	{r4, r7, lr}
 8001d3a:	b089      	sub	sp, #36	; 0x24
 8001d3c:	af02      	add	r7, sp, #8
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	000c      	movs	r4, r1
 8001d42:	0010      	movs	r0, r2
 8001d44:	0019      	movs	r1, r3
 8001d46:	230a      	movs	r3, #10
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	1c22      	adds	r2, r4, #0
 8001d4c:	801a      	strh	r2, [r3, #0]
 8001d4e:	2308      	movs	r3, #8
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	1c02      	adds	r2, r0, #0
 8001d54:	801a      	strh	r2, [r3, #0]
 8001d56:	1dbb      	adds	r3, r7, #6
 8001d58:	1c0a      	adds	r2, r1, #0
 8001d5a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2241      	movs	r2, #65	; 0x41
 8001d60:	5c9b      	ldrb	r3, [r3, r2]
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b20      	cmp	r3, #32
 8001d66:	d000      	beq.n	8001d6a <HAL_I2C_Mem_Write+0x32>
 8001d68:	e10c      	b.n	8001f84 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d004      	beq.n	8001d7a <HAL_I2C_Mem_Write+0x42>
 8001d70:	232c      	movs	r3, #44	; 0x2c
 8001d72:	18fb      	adds	r3, r7, r3
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d105      	bne.n	8001d86 <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	2280      	movs	r2, #128	; 0x80
 8001d7e:	0092      	lsls	r2, r2, #2
 8001d80:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e0ff      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2240      	movs	r2, #64	; 0x40
 8001d8a:	5c9b      	ldrb	r3, [r3, r2]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d101      	bne.n	8001d94 <HAL_I2C_Mem_Write+0x5c>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e0f8      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2240      	movs	r2, #64	; 0x40
 8001d98:	2101      	movs	r1, #1
 8001d9a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d9c:	f7ff fb22 	bl	80013e4 <HAL_GetTick>
 8001da0:	0003      	movs	r3, r0
 8001da2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001da4:	2380      	movs	r3, #128	; 0x80
 8001da6:	0219      	lsls	r1, r3, #8
 8001da8:	68f8      	ldr	r0, [r7, #12]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	2319      	movs	r3, #25
 8001db0:	2201      	movs	r2, #1
 8001db2:	f000 fb0b 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 8001db6:	1e03      	subs	r3, r0, #0
 8001db8:	d001      	beq.n	8001dbe <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e0e3      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2241      	movs	r2, #65	; 0x41
 8001dc2:	2121      	movs	r1, #33	; 0x21
 8001dc4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2242      	movs	r2, #66	; 0x42
 8001dca:	2140      	movs	r1, #64	; 0x40
 8001dcc:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001dd8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	222c      	movs	r2, #44	; 0x2c
 8001dde:	18ba      	adds	r2, r7, r2
 8001de0:	8812      	ldrh	r2, [r2, #0]
 8001de2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2200      	movs	r2, #0
 8001de8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001dea:	1dbb      	adds	r3, r7, #6
 8001dec:	881c      	ldrh	r4, [r3, #0]
 8001dee:	2308      	movs	r3, #8
 8001df0:	18fb      	adds	r3, r7, r3
 8001df2:	881a      	ldrh	r2, [r3, #0]
 8001df4:	230a      	movs	r3, #10
 8001df6:	18fb      	adds	r3, r7, r3
 8001df8:	8819      	ldrh	r1, [r3, #0]
 8001dfa:	68f8      	ldr	r0, [r7, #12]
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	9301      	str	r3, [sp, #4]
 8001e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	0023      	movs	r3, r4
 8001e06:	f000 f9f9 	bl	80021fc <I2C_RequestMemoryWrite>
 8001e0a:	1e03      	subs	r3, r0, #0
 8001e0c:	d005      	beq.n	8001e1a <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2240      	movs	r2, #64	; 0x40
 8001e12:	2100      	movs	r1, #0
 8001e14:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e0b5      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	2bff      	cmp	r3, #255	; 0xff
 8001e22:	d911      	bls.n	8001e48 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	22ff      	movs	r2, #255	; 0xff
 8001e28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	2380      	movs	r3, #128	; 0x80
 8001e32:	045c      	lsls	r4, r3, #17
 8001e34:	230a      	movs	r3, #10
 8001e36:	18fb      	adds	r3, r7, r3
 8001e38:	8819      	ldrh	r1, [r3, #0]
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	9300      	str	r3, [sp, #0]
 8001e40:	0023      	movs	r3, r4
 8001e42:	f000 fbf7 	bl	8002634 <I2C_TransferConfig>
 8001e46:	e012      	b.n	8001e6e <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e4c:	b29a      	uxth	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	2380      	movs	r3, #128	; 0x80
 8001e5a:	049c      	lsls	r4, r3, #18
 8001e5c:	230a      	movs	r3, #10
 8001e5e:	18fb      	adds	r3, r7, r3
 8001e60:	8819      	ldrh	r1, [r3, #0]
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	2300      	movs	r3, #0
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	0023      	movs	r3, r4
 8001e6a:	f000 fbe3 	bl	8002634 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	0018      	movs	r0, r3
 8001e76:	f000 fae8 	bl	800244a <I2C_WaitOnTXISFlagUntilTimeout>
 8001e7a:	1e03      	subs	r3, r0, #0
 8001e7c:	d001      	beq.n	8001e82 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e081      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	781a      	ldrb	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d03a      	beq.n	8001f32 <HAL_I2C_Mem_Write+0x1fa>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d136      	bne.n	8001f32 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ec4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	9300      	str	r3, [sp, #0]
 8001ecc:	0013      	movs	r3, r2
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2180      	movs	r1, #128	; 0x80
 8001ed2:	f000 fa7b 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 8001ed6:	1e03      	subs	r3, r0, #0
 8001ed8:	d001      	beq.n	8001ede <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e053      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	2bff      	cmp	r3, #255	; 0xff
 8001ee6:	d911      	bls.n	8001f0c <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	22ff      	movs	r2, #255	; 0xff
 8001eec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	2380      	movs	r3, #128	; 0x80
 8001ef6:	045c      	lsls	r4, r3, #17
 8001ef8:	230a      	movs	r3, #10
 8001efa:	18fb      	adds	r3, r7, r3
 8001efc:	8819      	ldrh	r1, [r3, #0]
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	2300      	movs	r3, #0
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	0023      	movs	r3, r4
 8001f06:	f000 fb95 	bl	8002634 <I2C_TransferConfig>
 8001f0a:	e012      	b.n	8001f32 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f1a:	b2da      	uxtb	r2, r3
 8001f1c:	2380      	movs	r3, #128	; 0x80
 8001f1e:	049c      	lsls	r4, r3, #18
 8001f20:	230a      	movs	r3, #10
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	8819      	ldrh	r1, [r3, #0]
 8001f26:	68f8      	ldr	r0, [r7, #12]
 8001f28:	2300      	movs	r3, #0
 8001f2a:	9300      	str	r3, [sp, #0]
 8001f2c:	0023      	movs	r3, r4
 8001f2e:	f000 fb81 	bl	8002634 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d198      	bne.n	8001e6e <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	0018      	movs	r0, r3
 8001f44:	f000 fac0 	bl	80024c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f48:	1e03      	subs	r3, r0, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e01a      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2220      	movs	r2, #32
 8001f56:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	490b      	ldr	r1, [pc, #44]	; (8001f90 <HAL_I2C_Mem_Write+0x258>)
 8001f64:	400a      	ands	r2, r1
 8001f66:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	2241      	movs	r2, #65	; 0x41
 8001f6c:	2120      	movs	r1, #32
 8001f6e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2242      	movs	r2, #66	; 0x42
 8001f74:	2100      	movs	r1, #0
 8001f76:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2240      	movs	r2, #64	; 0x40
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001f80:	2300      	movs	r3, #0
 8001f82:	e000      	b.n	8001f86 <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8001f84:	2302      	movs	r3, #2
  }
}
 8001f86:	0018      	movs	r0, r3
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	b007      	add	sp, #28
 8001f8c:	bd90      	pop	{r4, r7, pc}
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	fe00e800 	.word	0xfe00e800

08001f94 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b089      	sub	sp, #36	; 0x24
 8001f98:	af02      	add	r7, sp, #8
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	000c      	movs	r4, r1
 8001f9e:	0010      	movs	r0, r2
 8001fa0:	0019      	movs	r1, r3
 8001fa2:	230a      	movs	r3, #10
 8001fa4:	18fb      	adds	r3, r7, r3
 8001fa6:	1c22      	adds	r2, r4, #0
 8001fa8:	801a      	strh	r2, [r3, #0]
 8001faa:	2308      	movs	r3, #8
 8001fac:	18fb      	adds	r3, r7, r3
 8001fae:	1c02      	adds	r2, r0, #0
 8001fb0:	801a      	strh	r2, [r3, #0]
 8001fb2:	1dbb      	adds	r3, r7, #6
 8001fb4:	1c0a      	adds	r2, r1, #0
 8001fb6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2241      	movs	r2, #65	; 0x41
 8001fbc:	5c9b      	ldrb	r3, [r3, r2]
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b20      	cmp	r3, #32
 8001fc2:	d000      	beq.n	8001fc6 <HAL_I2C_Mem_Read+0x32>
 8001fc4:	e110      	b.n	80021e8 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d004      	beq.n	8001fd6 <HAL_I2C_Mem_Read+0x42>
 8001fcc:	232c      	movs	r3, #44	; 0x2c
 8001fce:	18fb      	adds	r3, r7, r3
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d105      	bne.n	8001fe2 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2280      	movs	r2, #128	; 0x80
 8001fda:	0092      	lsls	r2, r2, #2
 8001fdc:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e103      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2240      	movs	r2, #64	; 0x40
 8001fe6:	5c9b      	ldrb	r3, [r3, r2]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d101      	bne.n	8001ff0 <HAL_I2C_Mem_Read+0x5c>
 8001fec:	2302      	movs	r3, #2
 8001fee:	e0fc      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2240      	movs	r2, #64	; 0x40
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ff8:	f7ff f9f4 	bl	80013e4 <HAL_GetTick>
 8001ffc:	0003      	movs	r3, r0
 8001ffe:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002000:	2380      	movs	r3, #128	; 0x80
 8002002:	0219      	lsls	r1, r3, #8
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	9300      	str	r3, [sp, #0]
 800200a:	2319      	movs	r3, #25
 800200c:	2201      	movs	r2, #1
 800200e:	f000 f9dd 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 8002012:	1e03      	subs	r3, r0, #0
 8002014:	d001      	beq.n	800201a <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e0e7      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2241      	movs	r2, #65	; 0x41
 800201e:	2122      	movs	r1, #34	; 0x22
 8002020:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2242      	movs	r2, #66	; 0x42
 8002026:	2140      	movs	r1, #64	; 0x40
 8002028:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2200      	movs	r2, #0
 800202e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002034:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	222c      	movs	r2, #44	; 0x2c
 800203a:	18ba      	adds	r2, r7, r2
 800203c:	8812      	ldrh	r2, [r2, #0]
 800203e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2200      	movs	r2, #0
 8002044:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002046:	1dbb      	adds	r3, r7, #6
 8002048:	881c      	ldrh	r4, [r3, #0]
 800204a:	2308      	movs	r3, #8
 800204c:	18fb      	adds	r3, r7, r3
 800204e:	881a      	ldrh	r2, [r3, #0]
 8002050:	230a      	movs	r3, #10
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	8819      	ldrh	r1, [r3, #0]
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	9301      	str	r3, [sp, #4]
 800205c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	0023      	movs	r3, r4
 8002062:	f000 f92f 	bl	80022c4 <I2C_RequestMemoryRead>
 8002066:	1e03      	subs	r3, r0, #0
 8002068:	d005      	beq.n	8002076 <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2240      	movs	r2, #64	; 0x40
 800206e:	2100      	movs	r1, #0
 8002070:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e0b9      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800207a:	b29b      	uxth	r3, r3
 800207c:	2bff      	cmp	r3, #255	; 0xff
 800207e:	d911      	bls.n	80020a4 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	22ff      	movs	r2, #255	; 0xff
 8002084:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208a:	b2da      	uxtb	r2, r3
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	045c      	lsls	r4, r3, #17
 8002090:	230a      	movs	r3, #10
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	8819      	ldrh	r1, [r3, #0]
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	4b56      	ldr	r3, [pc, #344]	; (80021f4 <HAL_I2C_Mem_Read+0x260>)
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	0023      	movs	r3, r4
 800209e:	f000 fac9 	bl	8002634 <I2C_TransferConfig>
 80020a2:	e012      	b.n	80020ca <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	2380      	movs	r3, #128	; 0x80
 80020b6:	049c      	lsls	r4, r3, #18
 80020b8:	230a      	movs	r3, #10
 80020ba:	18fb      	adds	r3, r7, r3
 80020bc:	8819      	ldrh	r1, [r3, #0]
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	4b4c      	ldr	r3, [pc, #304]	; (80021f4 <HAL_I2C_Mem_Read+0x260>)
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	0023      	movs	r3, r4
 80020c6:	f000 fab5 	bl	8002634 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80020ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020cc:	68f8      	ldr	r0, [r7, #12]
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	9300      	str	r3, [sp, #0]
 80020d2:	0013      	movs	r3, r2
 80020d4:	2200      	movs	r2, #0
 80020d6:	2104      	movs	r1, #4
 80020d8:	f000 f978 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 80020dc:	1e03      	subs	r3, r0, #0
 80020de:	d001      	beq.n	80020e4 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e082      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ee:	b2d2      	uxtb	r2, r2
 80020f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f6:	1c5a      	adds	r2, r3, #1
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002100:	3b01      	subs	r3, #1
 8002102:	b29a      	uxth	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800210c:	b29b      	uxth	r3, r3
 800210e:	3b01      	subs	r3, #1
 8002110:	b29a      	uxth	r2, r3
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800211a:	b29b      	uxth	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d03a      	beq.n	8002196 <HAL_I2C_Mem_Read+0x202>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002124:	2b00      	cmp	r3, #0
 8002126:	d136      	bne.n	8002196 <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	0013      	movs	r3, r2
 8002132:	2200      	movs	r2, #0
 8002134:	2180      	movs	r1, #128	; 0x80
 8002136:	f000 f949 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 800213a:	1e03      	subs	r3, r0, #0
 800213c:	d001      	beq.n	8002142 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e053      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002146:	b29b      	uxth	r3, r3
 8002148:	2bff      	cmp	r3, #255	; 0xff
 800214a:	d911      	bls.n	8002170 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	22ff      	movs	r2, #255	; 0xff
 8002150:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002156:	b2da      	uxtb	r2, r3
 8002158:	2380      	movs	r3, #128	; 0x80
 800215a:	045c      	lsls	r4, r3, #17
 800215c:	230a      	movs	r3, #10
 800215e:	18fb      	adds	r3, r7, r3
 8002160:	8819      	ldrh	r1, [r3, #0]
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	2300      	movs	r3, #0
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	0023      	movs	r3, r4
 800216a:	f000 fa63 	bl	8002634 <I2C_TransferConfig>
 800216e:	e012      	b.n	8002196 <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002174:	b29a      	uxth	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217e:	b2da      	uxtb	r2, r3
 8002180:	2380      	movs	r3, #128	; 0x80
 8002182:	049c      	lsls	r4, r3, #18
 8002184:	230a      	movs	r3, #10
 8002186:	18fb      	adds	r3, r7, r3
 8002188:	8819      	ldrh	r1, [r3, #0]
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	2300      	movs	r3, #0
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	0023      	movs	r3, r4
 8002192:	f000 fa4f 	bl	8002634 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800219a:	b29b      	uxth	r3, r3
 800219c:	2b00      	cmp	r3, #0
 800219e:	d194      	bne.n	80020ca <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	0018      	movs	r0, r3
 80021a8:	f000 f98e 	bl	80024c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021ac:	1e03      	subs	r3, r0, #0
 80021ae:	d001      	beq.n	80021b4 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e01a      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2220      	movs	r2, #32
 80021ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	490c      	ldr	r1, [pc, #48]	; (80021f8 <HAL_I2C_Mem_Read+0x264>)
 80021c8:	400a      	ands	r2, r1
 80021ca:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2241      	movs	r2, #65	; 0x41
 80021d0:	2120      	movs	r1, #32
 80021d2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2242      	movs	r2, #66	; 0x42
 80021d8:	2100      	movs	r1, #0
 80021da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2240      	movs	r2, #64	; 0x40
 80021e0:	2100      	movs	r1, #0
 80021e2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80021e4:	2300      	movs	r3, #0
 80021e6:	e000      	b.n	80021ea <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80021e8:	2302      	movs	r3, #2
  }
}
 80021ea:	0018      	movs	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	b007      	add	sp, #28
 80021f0:	bd90      	pop	{r4, r7, pc}
 80021f2:	46c0      	nop			; (mov r8, r8)
 80021f4:	80002400 	.word	0x80002400
 80021f8:	fe00e800 	.word	0xfe00e800

080021fc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80021fc:	b5b0      	push	{r4, r5, r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af02      	add	r7, sp, #8
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	000c      	movs	r4, r1
 8002206:	0010      	movs	r0, r2
 8002208:	0019      	movs	r1, r3
 800220a:	250a      	movs	r5, #10
 800220c:	197b      	adds	r3, r7, r5
 800220e:	1c22      	adds	r2, r4, #0
 8002210:	801a      	strh	r2, [r3, #0]
 8002212:	2308      	movs	r3, #8
 8002214:	18fb      	adds	r3, r7, r3
 8002216:	1c02      	adds	r2, r0, #0
 8002218:	801a      	strh	r2, [r3, #0]
 800221a:	1dbb      	adds	r3, r7, #6
 800221c:	1c0a      	adds	r2, r1, #0
 800221e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002220:	1dbb      	adds	r3, r7, #6
 8002222:	881b      	ldrh	r3, [r3, #0]
 8002224:	b2da      	uxtb	r2, r3
 8002226:	2380      	movs	r3, #128	; 0x80
 8002228:	045c      	lsls	r4, r3, #17
 800222a:	197b      	adds	r3, r7, r5
 800222c:	8819      	ldrh	r1, [r3, #0]
 800222e:	68f8      	ldr	r0, [r7, #12]
 8002230:	4b23      	ldr	r3, [pc, #140]	; (80022c0 <I2C_RequestMemoryWrite+0xc4>)
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	0023      	movs	r3, r4
 8002236:	f000 f9fd 	bl	8002634 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800223a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800223c:	6a39      	ldr	r1, [r7, #32]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	0018      	movs	r0, r3
 8002242:	f000 f902 	bl	800244a <I2C_WaitOnTXISFlagUntilTimeout>
 8002246:	1e03      	subs	r3, r0, #0
 8002248:	d001      	beq.n	800224e <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e033      	b.n	80022b6 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800224e:	1dbb      	adds	r3, r7, #6
 8002250:	881b      	ldrh	r3, [r3, #0]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d107      	bne.n	8002266 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002256:	2308      	movs	r3, #8
 8002258:	18fb      	adds	r3, r7, r3
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	b2da      	uxtb	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	629a      	str	r2, [r3, #40]	; 0x28
 8002264:	e019      	b.n	800229a <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002266:	2308      	movs	r3, #8
 8002268:	18fb      	adds	r3, r7, r3
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	0a1b      	lsrs	r3, r3, #8
 800226e:	b29b      	uxth	r3, r3
 8002270:	b2da      	uxtb	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800227a:	6a39      	ldr	r1, [r7, #32]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	0018      	movs	r0, r3
 8002280:	f000 f8e3 	bl	800244a <I2C_WaitOnTXISFlagUntilTimeout>
 8002284:	1e03      	subs	r3, r0, #0
 8002286:	d001      	beq.n	800228c <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e014      	b.n	80022b6 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800228c:	2308      	movs	r3, #8
 800228e:	18fb      	adds	r3, r7, r3
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	b2da      	uxtb	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800229a:	6a3a      	ldr	r2, [r7, #32]
 800229c:	68f8      	ldr	r0, [r7, #12]
 800229e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a0:	9300      	str	r3, [sp, #0]
 80022a2:	0013      	movs	r3, r2
 80022a4:	2200      	movs	r2, #0
 80022a6:	2180      	movs	r1, #128	; 0x80
 80022a8:	f000 f890 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 80022ac:	1e03      	subs	r3, r0, #0
 80022ae:	d001      	beq.n	80022b4 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e000      	b.n	80022b6 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80022b4:	2300      	movs	r3, #0
}
 80022b6:	0018      	movs	r0, r3
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b004      	add	sp, #16
 80022bc:	bdb0      	pop	{r4, r5, r7, pc}
 80022be:	46c0      	nop			; (mov r8, r8)
 80022c0:	80002000 	.word	0x80002000

080022c4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80022c4:	b5b0      	push	{r4, r5, r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af02      	add	r7, sp, #8
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	000c      	movs	r4, r1
 80022ce:	0010      	movs	r0, r2
 80022d0:	0019      	movs	r1, r3
 80022d2:	250a      	movs	r5, #10
 80022d4:	197b      	adds	r3, r7, r5
 80022d6:	1c22      	adds	r2, r4, #0
 80022d8:	801a      	strh	r2, [r3, #0]
 80022da:	2308      	movs	r3, #8
 80022dc:	18fb      	adds	r3, r7, r3
 80022de:	1c02      	adds	r2, r0, #0
 80022e0:	801a      	strh	r2, [r3, #0]
 80022e2:	1dbb      	adds	r3, r7, #6
 80022e4:	1c0a      	adds	r2, r1, #0
 80022e6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80022e8:	1dbb      	adds	r3, r7, #6
 80022ea:	881b      	ldrh	r3, [r3, #0]
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	197b      	adds	r3, r7, r5
 80022f0:	8819      	ldrh	r1, [r3, #0]
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	4b23      	ldr	r3, [pc, #140]	; (8002384 <I2C_RequestMemoryRead+0xc0>)
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2300      	movs	r3, #0
 80022fa:	f000 f99b 	bl	8002634 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002300:	6a39      	ldr	r1, [r7, #32]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	0018      	movs	r0, r3
 8002306:	f000 f8a0 	bl	800244a <I2C_WaitOnTXISFlagUntilTimeout>
 800230a:	1e03      	subs	r3, r0, #0
 800230c:	d001      	beq.n	8002312 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e033      	b.n	800237a <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002312:	1dbb      	adds	r3, r7, #6
 8002314:	881b      	ldrh	r3, [r3, #0]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d107      	bne.n	800232a <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800231a:	2308      	movs	r3, #8
 800231c:	18fb      	adds	r3, r7, r3
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	b2da      	uxtb	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	629a      	str	r2, [r3, #40]	; 0x28
 8002328:	e019      	b.n	800235e <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800232a:	2308      	movs	r3, #8
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	b29b      	uxth	r3, r3
 8002334:	b2da      	uxtb	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800233c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800233e:	6a39      	ldr	r1, [r7, #32]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	0018      	movs	r0, r3
 8002344:	f000 f881 	bl	800244a <I2C_WaitOnTXISFlagUntilTimeout>
 8002348:	1e03      	subs	r3, r0, #0
 800234a:	d001      	beq.n	8002350 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e014      	b.n	800237a <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002350:	2308      	movs	r3, #8
 8002352:	18fb      	adds	r3, r7, r3
 8002354:	881b      	ldrh	r3, [r3, #0]
 8002356:	b2da      	uxtb	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800235e:	6a3a      	ldr	r2, [r7, #32]
 8002360:	68f8      	ldr	r0, [r7, #12]
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	0013      	movs	r3, r2
 8002368:	2200      	movs	r2, #0
 800236a:	2140      	movs	r1, #64	; 0x40
 800236c:	f000 f82e 	bl	80023cc <I2C_WaitOnFlagUntilTimeout>
 8002370:	1e03      	subs	r3, r0, #0
 8002372:	d001      	beq.n	8002378 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8002378:	2300      	movs	r3, #0
}
 800237a:	0018      	movs	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	b004      	add	sp, #16
 8002380:	bdb0      	pop	{r4, r5, r7, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	80002000 	.word	0x80002000

08002388 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	2202      	movs	r2, #2
 8002398:	4013      	ands	r3, r2
 800239a:	2b02      	cmp	r3, #2
 800239c:	d103      	bne.n	80023a6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2200      	movs	r2, #0
 80023a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	2201      	movs	r2, #1
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d007      	beq.n	80023c4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	699a      	ldr	r2, [r3, #24]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2101      	movs	r1, #1
 80023c0:	430a      	orrs	r2, r1
 80023c2:	619a      	str	r2, [r3, #24]
  }
}
 80023c4:	46c0      	nop			; (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	b002      	add	sp, #8
 80023ca:	bd80      	pop	{r7, pc}

080023cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	1dfb      	adds	r3, r7, #7
 80023da:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023dc:	e021      	b.n	8002422 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	3301      	adds	r3, #1
 80023e2:	d01e      	beq.n	8002422 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e4:	f7fe fffe 	bl	80013e4 <HAL_GetTick>
 80023e8:	0002      	movs	r2, r0
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d302      	bcc.n	80023fa <I2C_WaitOnFlagUntilTimeout+0x2e>
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d113      	bne.n	8002422 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fe:	2220      	movs	r2, #32
 8002400:	431a      	orrs	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2241      	movs	r2, #65	; 0x41
 800240a:	2120      	movs	r1, #32
 800240c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2242      	movs	r2, #66	; 0x42
 8002412:	2100      	movs	r1, #0
 8002414:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2240      	movs	r2, #64	; 0x40
 800241a:	2100      	movs	r1, #0
 800241c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e00f      	b.n	8002442 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	68ba      	ldr	r2, [r7, #8]
 800242a:	4013      	ands	r3, r2
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	1ad3      	subs	r3, r2, r3
 8002430:	425a      	negs	r2, r3
 8002432:	4153      	adcs	r3, r2
 8002434:	b2db      	uxtb	r3, r3
 8002436:	001a      	movs	r2, r3
 8002438:	1dfb      	adds	r3, r7, #7
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	429a      	cmp	r2, r3
 800243e:	d0ce      	beq.n	80023de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	0018      	movs	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	b004      	add	sp, #16
 8002448:	bd80      	pop	{r7, pc}

0800244a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b084      	sub	sp, #16
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002456:	e02b      	b.n	80024b0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	68b9      	ldr	r1, [r7, #8]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	0018      	movs	r0, r3
 8002460:	f000 f86e 	bl	8002540 <I2C_IsAcknowledgeFailed>
 8002464:	1e03      	subs	r3, r0, #0
 8002466:	d001      	beq.n	800246c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e029      	b.n	80024c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	3301      	adds	r3, #1
 8002470:	d01e      	beq.n	80024b0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002472:	f7fe ffb7 	bl	80013e4 <HAL_GetTick>
 8002476:	0002      	movs	r2, r0
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	429a      	cmp	r2, r3
 8002480:	d302      	bcc.n	8002488 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d113      	bne.n	80024b0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248c:	2220      	movs	r2, #32
 800248e:	431a      	orrs	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2241      	movs	r2, #65	; 0x41
 8002498:	2120      	movs	r1, #32
 800249a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2242      	movs	r2, #66	; 0x42
 80024a0:	2100      	movs	r1, #0
 80024a2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2240      	movs	r2, #64	; 0x40
 80024a8:	2100      	movs	r1, #0
 80024aa:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80024ac:	2301      	movs	r3, #1
 80024ae:	e007      	b.n	80024c0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	2202      	movs	r2, #2
 80024b8:	4013      	ands	r3, r2
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d1cc      	bne.n	8002458 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024be:	2300      	movs	r3, #0
}
 80024c0:	0018      	movs	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	b004      	add	sp, #16
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024d4:	e028      	b.n	8002528 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	68b9      	ldr	r1, [r7, #8]
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	0018      	movs	r0, r3
 80024de:	f000 f82f 	bl	8002540 <I2C_IsAcknowledgeFailed>
 80024e2:	1e03      	subs	r3, r0, #0
 80024e4:	d001      	beq.n	80024ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e026      	b.n	8002538 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024ea:	f7fe ff7b 	bl	80013e4 <HAL_GetTick>
 80024ee:	0002      	movs	r2, r0
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	68ba      	ldr	r2, [r7, #8]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d302      	bcc.n	8002500 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d113      	bne.n	8002528 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002504:	2220      	movs	r2, #32
 8002506:	431a      	orrs	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2241      	movs	r2, #65	; 0x41
 8002510:	2120      	movs	r1, #32
 8002512:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2242      	movs	r2, #66	; 0x42
 8002518:	2100      	movs	r1, #0
 800251a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2240      	movs	r2, #64	; 0x40
 8002520:	2100      	movs	r1, #0
 8002522:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e007      	b.n	8002538 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	2220      	movs	r2, #32
 8002530:	4013      	ands	r3, r2
 8002532:	2b20      	cmp	r3, #32
 8002534:	d1cf      	bne.n	80024d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	0018      	movs	r0, r3
 800253a:	46bd      	mov	sp, r7
 800253c:	b004      	add	sp, #16
 800253e:	bd80      	pop	{r7, pc}

08002540 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	2210      	movs	r2, #16
 8002554:	4013      	ands	r3, r2
 8002556:	2b10      	cmp	r3, #16
 8002558:	d164      	bne.n	8002624 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	2380      	movs	r3, #128	; 0x80
 8002562:	049b      	lsls	r3, r3, #18
 8002564:	401a      	ands	r2, r3
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	049b      	lsls	r3, r3, #18
 800256a:	429a      	cmp	r2, r3
 800256c:	d02b      	beq.n	80025c6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	685a      	ldr	r2, [r3, #4]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2180      	movs	r1, #128	; 0x80
 800257a:	01c9      	lsls	r1, r1, #7
 800257c:	430a      	orrs	r2, r1
 800257e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002580:	e021      	b.n	80025c6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	3301      	adds	r3, #1
 8002586:	d01e      	beq.n	80025c6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002588:	f7fe ff2c 	bl	80013e4 <HAL_GetTick>
 800258c:	0002      	movs	r2, r0
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	429a      	cmp	r2, r3
 8002596:	d302      	bcc.n	800259e <I2C_IsAcknowledgeFailed+0x5e>
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d113      	bne.n	80025c6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a2:	2220      	movs	r2, #32
 80025a4:	431a      	orrs	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2241      	movs	r2, #65	; 0x41
 80025ae:	2120      	movs	r1, #32
 80025b0:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2242      	movs	r2, #66	; 0x42
 80025b6:	2100      	movs	r1, #0
 80025b8:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2240      	movs	r2, #64	; 0x40
 80025be:	2100      	movs	r1, #0
 80025c0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e02f      	b.n	8002626 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	2220      	movs	r2, #32
 80025ce:	4013      	ands	r3, r2
 80025d0:	2b20      	cmp	r3, #32
 80025d2:	d1d6      	bne.n	8002582 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2210      	movs	r2, #16
 80025da:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2220      	movs	r2, #32
 80025e2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	0018      	movs	r0, r3
 80025e8:	f7ff fece 	bl	8002388 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	685a      	ldr	r2, [r3, #4]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	490e      	ldr	r1, [pc, #56]	; (8002630 <I2C_IsAcknowledgeFailed+0xf0>)
 80025f8:	400a      	ands	r2, r1
 80025fa:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002600:	2204      	movs	r2, #4
 8002602:	431a      	orrs	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2241      	movs	r2, #65	; 0x41
 800260c:	2120      	movs	r1, #32
 800260e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2242      	movs	r2, #66	; 0x42
 8002614:	2100      	movs	r1, #0
 8002616:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2240      	movs	r2, #64	; 0x40
 800261c:	2100      	movs	r1, #0
 800261e:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	0018      	movs	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	b004      	add	sp, #16
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	fe00e800 	.word	0xfe00e800

08002634 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002634:	b590      	push	{r4, r7, lr}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	0008      	movs	r0, r1
 800263e:	0011      	movs	r1, r2
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	240a      	movs	r4, #10
 8002644:	193b      	adds	r3, r7, r4
 8002646:	1c02      	adds	r2, r0, #0
 8002648:	801a      	strh	r2, [r3, #0]
 800264a:	2009      	movs	r0, #9
 800264c:	183b      	adds	r3, r7, r0
 800264e:	1c0a      	adds	r2, r1, #0
 8002650:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	6a3a      	ldr	r2, [r7, #32]
 800265a:	0d51      	lsrs	r1, r2, #21
 800265c:	2280      	movs	r2, #128	; 0x80
 800265e:	00d2      	lsls	r2, r2, #3
 8002660:	400a      	ands	r2, r1
 8002662:	490e      	ldr	r1, [pc, #56]	; (800269c <I2C_TransferConfig+0x68>)
 8002664:	430a      	orrs	r2, r1
 8002666:	43d2      	mvns	r2, r2
 8002668:	401a      	ands	r2, r3
 800266a:	0011      	movs	r1, r2
 800266c:	193b      	adds	r3, r7, r4
 800266e:	881b      	ldrh	r3, [r3, #0]
 8002670:	059b      	lsls	r3, r3, #22
 8002672:	0d9a      	lsrs	r2, r3, #22
 8002674:	183b      	adds	r3, r7, r0
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	0418      	lsls	r0, r3, #16
 800267a:	23ff      	movs	r3, #255	; 0xff
 800267c:	041b      	lsls	r3, r3, #16
 800267e:	4003      	ands	r3, r0
 8002680:	431a      	orrs	r2, r3
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	431a      	orrs	r2, r3
 8002686:	6a3b      	ldr	r3, [r7, #32]
 8002688:	431a      	orrs	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	430a      	orrs	r2, r1
 8002690:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	46bd      	mov	sp, r7
 8002696:	b005      	add	sp, #20
 8002698:	bd90      	pop	{r4, r7, pc}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	03ff63ff 	.word	0x03ff63ff

080026a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2241      	movs	r2, #65	; 0x41
 80026ae:	5c9b      	ldrb	r3, [r3, r2]
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b20      	cmp	r3, #32
 80026b4:	d138      	bne.n	8002728 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2240      	movs	r2, #64	; 0x40
 80026ba:	5c9b      	ldrb	r3, [r3, r2]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d101      	bne.n	80026c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80026c0:	2302      	movs	r3, #2
 80026c2:	e032      	b.n	800272a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2240      	movs	r2, #64	; 0x40
 80026c8:	2101      	movs	r1, #1
 80026ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2241      	movs	r2, #65	; 0x41
 80026d0:	2124      	movs	r1, #36	; 0x24
 80026d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2101      	movs	r1, #1
 80026e0:	438a      	bics	r2, r1
 80026e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4911      	ldr	r1, [pc, #68]	; (8002734 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80026f0:	400a      	ands	r2, r1
 80026f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6819      	ldr	r1, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	430a      	orrs	r2, r1
 8002702:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2101      	movs	r1, #1
 8002710:	430a      	orrs	r2, r1
 8002712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2241      	movs	r2, #65	; 0x41
 8002718:	2120      	movs	r1, #32
 800271a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2240      	movs	r2, #64	; 0x40
 8002720:	2100      	movs	r1, #0
 8002722:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	e000      	b.n	800272a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002728:	2302      	movs	r3, #2
  }
}
 800272a:	0018      	movs	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	b002      	add	sp, #8
 8002730:	bd80      	pop	{r7, pc}
 8002732:	46c0      	nop			; (mov r8, r8)
 8002734:	ffffefff 	.word	0xffffefff

08002738 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2241      	movs	r2, #65	; 0x41
 8002746:	5c9b      	ldrb	r3, [r3, r2]
 8002748:	b2db      	uxtb	r3, r3
 800274a:	2b20      	cmp	r3, #32
 800274c:	d139      	bne.n	80027c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2240      	movs	r2, #64	; 0x40
 8002752:	5c9b      	ldrb	r3, [r3, r2]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d101      	bne.n	800275c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002758:	2302      	movs	r3, #2
 800275a:	e033      	b.n	80027c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2240      	movs	r2, #64	; 0x40
 8002760:	2101      	movs	r1, #1
 8002762:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2241      	movs	r2, #65	; 0x41
 8002768:	2124      	movs	r1, #36	; 0x24
 800276a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2101      	movs	r1, #1
 8002778:	438a      	bics	r2, r1
 800277a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4a11      	ldr	r2, [pc, #68]	; (80027cc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002788:	4013      	ands	r3, r2
 800278a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	4313      	orrs	r3, r2
 8002794:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2101      	movs	r1, #1
 80027aa:	430a      	orrs	r2, r1
 80027ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2241      	movs	r2, #65	; 0x41
 80027b2:	2120      	movs	r1, #32
 80027b4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2240      	movs	r2, #64	; 0x40
 80027ba:	2100      	movs	r1, #0
 80027bc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	e000      	b.n	80027c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80027c2:	2302      	movs	r3, #2
  }
}
 80027c4:	0018      	movs	r0, r3
 80027c6:	46bd      	mov	sp, r7
 80027c8:	b004      	add	sp, #16
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	fffff0ff 	.word	0xfffff0ff

080027d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e301      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2201      	movs	r2, #1
 80027e8:	4013      	ands	r3, r2
 80027ea:	d100      	bne.n	80027ee <HAL_RCC_OscConfig+0x1e>
 80027ec:	e08d      	b.n	800290a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027ee:	4bc3      	ldr	r3, [pc, #780]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	220c      	movs	r2, #12
 80027f4:	4013      	ands	r3, r2
 80027f6:	2b04      	cmp	r3, #4
 80027f8:	d00e      	beq.n	8002818 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027fa:	4bc0      	ldr	r3, [pc, #768]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	220c      	movs	r2, #12
 8002800:	4013      	ands	r3, r2
 8002802:	2b08      	cmp	r3, #8
 8002804:	d116      	bne.n	8002834 <HAL_RCC_OscConfig+0x64>
 8002806:	4bbd      	ldr	r3, [pc, #756]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	2380      	movs	r3, #128	; 0x80
 800280c:	025b      	lsls	r3, r3, #9
 800280e:	401a      	ands	r2, r3
 8002810:	2380      	movs	r3, #128	; 0x80
 8002812:	025b      	lsls	r3, r3, #9
 8002814:	429a      	cmp	r2, r3
 8002816:	d10d      	bne.n	8002834 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002818:	4bb8      	ldr	r3, [pc, #736]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	2380      	movs	r3, #128	; 0x80
 800281e:	029b      	lsls	r3, r3, #10
 8002820:	4013      	ands	r3, r2
 8002822:	d100      	bne.n	8002826 <HAL_RCC_OscConfig+0x56>
 8002824:	e070      	b.n	8002908 <HAL_RCC_OscConfig+0x138>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d000      	beq.n	8002830 <HAL_RCC_OscConfig+0x60>
 800282e:	e06b      	b.n	8002908 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e2d8      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d107      	bne.n	800284c <HAL_RCC_OscConfig+0x7c>
 800283c:	4baf      	ldr	r3, [pc, #700]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	4bae      	ldr	r3, [pc, #696]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002842:	2180      	movs	r1, #128	; 0x80
 8002844:	0249      	lsls	r1, r1, #9
 8002846:	430a      	orrs	r2, r1
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	e02f      	b.n	80028ac <HAL_RCC_OscConfig+0xdc>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d10c      	bne.n	800286e <HAL_RCC_OscConfig+0x9e>
 8002854:	4ba9      	ldr	r3, [pc, #676]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	4ba8      	ldr	r3, [pc, #672]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800285a:	49a9      	ldr	r1, [pc, #676]	; (8002b00 <HAL_RCC_OscConfig+0x330>)
 800285c:	400a      	ands	r2, r1
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	4ba6      	ldr	r3, [pc, #664]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4ba5      	ldr	r3, [pc, #660]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002866:	49a7      	ldr	r1, [pc, #668]	; (8002b04 <HAL_RCC_OscConfig+0x334>)
 8002868:	400a      	ands	r2, r1
 800286a:	601a      	str	r2, [r3, #0]
 800286c:	e01e      	b.n	80028ac <HAL_RCC_OscConfig+0xdc>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b05      	cmp	r3, #5
 8002874:	d10e      	bne.n	8002894 <HAL_RCC_OscConfig+0xc4>
 8002876:	4ba1      	ldr	r3, [pc, #644]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	4ba0      	ldr	r3, [pc, #640]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800287c:	2180      	movs	r1, #128	; 0x80
 800287e:	02c9      	lsls	r1, r1, #11
 8002880:	430a      	orrs	r2, r1
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	4b9d      	ldr	r3, [pc, #628]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	4b9c      	ldr	r3, [pc, #624]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800288a:	2180      	movs	r1, #128	; 0x80
 800288c:	0249      	lsls	r1, r1, #9
 800288e:	430a      	orrs	r2, r1
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	e00b      	b.n	80028ac <HAL_RCC_OscConfig+0xdc>
 8002894:	4b99      	ldr	r3, [pc, #612]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	4b98      	ldr	r3, [pc, #608]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800289a:	4999      	ldr	r1, [pc, #612]	; (8002b00 <HAL_RCC_OscConfig+0x330>)
 800289c:	400a      	ands	r2, r1
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	4b96      	ldr	r3, [pc, #600]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b95      	ldr	r3, [pc, #596]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80028a6:	4997      	ldr	r1, [pc, #604]	; (8002b04 <HAL_RCC_OscConfig+0x334>)
 80028a8:	400a      	ands	r2, r1
 80028aa:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d014      	beq.n	80028de <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7fe fd96 	bl	80013e4 <HAL_GetTick>
 80028b8:	0003      	movs	r3, r0
 80028ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028be:	f7fe fd91 	bl	80013e4 <HAL_GetTick>
 80028c2:	0002      	movs	r2, r0
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b64      	cmp	r3, #100	; 0x64
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e28a      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d0:	4b8a      	ldr	r3, [pc, #552]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	2380      	movs	r3, #128	; 0x80
 80028d6:	029b      	lsls	r3, r3, #10
 80028d8:	4013      	ands	r3, r2
 80028da:	d0f0      	beq.n	80028be <HAL_RCC_OscConfig+0xee>
 80028dc:	e015      	b.n	800290a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028de:	f7fe fd81 	bl	80013e4 <HAL_GetTick>
 80028e2:	0003      	movs	r3, r0
 80028e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028e8:	f7fe fd7c 	bl	80013e4 <HAL_GetTick>
 80028ec:	0002      	movs	r2, r0
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b64      	cmp	r3, #100	; 0x64
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e275      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028fa:	4b80      	ldr	r3, [pc, #512]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	2380      	movs	r3, #128	; 0x80
 8002900:	029b      	lsls	r3, r3, #10
 8002902:	4013      	ands	r3, r2
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x118>
 8002906:	e000      	b.n	800290a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002908:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2202      	movs	r2, #2
 8002910:	4013      	ands	r3, r2
 8002912:	d100      	bne.n	8002916 <HAL_RCC_OscConfig+0x146>
 8002914:	e069      	b.n	80029ea <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002916:	4b79      	ldr	r3, [pc, #484]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	220c      	movs	r2, #12
 800291c:	4013      	ands	r3, r2
 800291e:	d00b      	beq.n	8002938 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002920:	4b76      	ldr	r3, [pc, #472]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	220c      	movs	r2, #12
 8002926:	4013      	ands	r3, r2
 8002928:	2b08      	cmp	r3, #8
 800292a:	d11c      	bne.n	8002966 <HAL_RCC_OscConfig+0x196>
 800292c:	4b73      	ldr	r3, [pc, #460]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800292e:	685a      	ldr	r2, [r3, #4]
 8002930:	2380      	movs	r3, #128	; 0x80
 8002932:	025b      	lsls	r3, r3, #9
 8002934:	4013      	ands	r3, r2
 8002936:	d116      	bne.n	8002966 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002938:	4b70      	ldr	r3, [pc, #448]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2202      	movs	r2, #2
 800293e:	4013      	ands	r3, r2
 8002940:	d005      	beq.n	800294e <HAL_RCC_OscConfig+0x17e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d001      	beq.n	800294e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e24b      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800294e:	4b6b      	ldr	r3, [pc, #428]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	22f8      	movs	r2, #248	; 0xf8
 8002954:	4393      	bics	r3, r2
 8002956:	0019      	movs	r1, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	00da      	lsls	r2, r3, #3
 800295e:	4b67      	ldr	r3, [pc, #412]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002960:	430a      	orrs	r2, r1
 8002962:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002964:	e041      	b.n	80029ea <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d024      	beq.n	80029b8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800296e:	4b63      	ldr	r3, [pc, #396]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4b62      	ldr	r3, [pc, #392]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002974:	2101      	movs	r1, #1
 8002976:	430a      	orrs	r2, r1
 8002978:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800297a:	f7fe fd33 	bl	80013e4 <HAL_GetTick>
 800297e:	0003      	movs	r3, r0
 8002980:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002984:	f7fe fd2e 	bl	80013e4 <HAL_GetTick>
 8002988:	0002      	movs	r2, r0
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e227      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002996:	4b59      	ldr	r3, [pc, #356]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2202      	movs	r2, #2
 800299c:	4013      	ands	r3, r2
 800299e:	d0f1      	beq.n	8002984 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a0:	4b56      	ldr	r3, [pc, #344]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	22f8      	movs	r2, #248	; 0xf8
 80029a6:	4393      	bics	r3, r2
 80029a8:	0019      	movs	r1, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	691b      	ldr	r3, [r3, #16]
 80029ae:	00da      	lsls	r2, r3, #3
 80029b0:	4b52      	ldr	r3, [pc, #328]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80029b2:	430a      	orrs	r2, r1
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	e018      	b.n	80029ea <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029b8:	4b50      	ldr	r3, [pc, #320]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	4b4f      	ldr	r3, [pc, #316]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80029be:	2101      	movs	r1, #1
 80029c0:	438a      	bics	r2, r1
 80029c2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c4:	f7fe fd0e 	bl	80013e4 <HAL_GetTick>
 80029c8:	0003      	movs	r3, r0
 80029ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029cc:	e008      	b.n	80029e0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029ce:	f7fe fd09 	bl	80013e4 <HAL_GetTick>
 80029d2:	0002      	movs	r2, r0
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e202      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e0:	4b46      	ldr	r3, [pc, #280]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2202      	movs	r2, #2
 80029e6:	4013      	ands	r3, r2
 80029e8:	d1f1      	bne.n	80029ce <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2208      	movs	r2, #8
 80029f0:	4013      	ands	r3, r2
 80029f2:	d036      	beq.n	8002a62 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d019      	beq.n	8002a30 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029fc:	4b3f      	ldr	r3, [pc, #252]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 80029fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a00:	4b3e      	ldr	r3, [pc, #248]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a02:	2101      	movs	r1, #1
 8002a04:	430a      	orrs	r2, r1
 8002a06:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a08:	f7fe fcec 	bl	80013e4 <HAL_GetTick>
 8002a0c:	0003      	movs	r3, r0
 8002a0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a10:	e008      	b.n	8002a24 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a12:	f7fe fce7 	bl	80013e4 <HAL_GetTick>
 8002a16:	0002      	movs	r2, r0
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d901      	bls.n	8002a24 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e1e0      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a24:	4b35      	ldr	r3, [pc, #212]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a28:	2202      	movs	r2, #2
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d0f1      	beq.n	8002a12 <HAL_RCC_OscConfig+0x242>
 8002a2e:	e018      	b.n	8002a62 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a30:	4b32      	ldr	r3, [pc, #200]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a32:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a34:	4b31      	ldr	r3, [pc, #196]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a36:	2101      	movs	r1, #1
 8002a38:	438a      	bics	r2, r1
 8002a3a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a3c:	f7fe fcd2 	bl	80013e4 <HAL_GetTick>
 8002a40:	0003      	movs	r3, r0
 8002a42:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a44:	e008      	b.n	8002a58 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a46:	f7fe fccd 	bl	80013e4 <HAL_GetTick>
 8002a4a:	0002      	movs	r2, r0
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e1c6      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a58:	4b28      	ldr	r3, [pc, #160]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	2202      	movs	r2, #2
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d1f1      	bne.n	8002a46 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2204      	movs	r2, #4
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d100      	bne.n	8002a6e <HAL_RCC_OscConfig+0x29e>
 8002a6c:	e0b4      	b.n	8002bd8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6e:	201f      	movs	r0, #31
 8002a70:	183b      	adds	r3, r7, r0
 8002a72:	2200      	movs	r2, #0
 8002a74:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a76:	4b21      	ldr	r3, [pc, #132]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a78:	69da      	ldr	r2, [r3, #28]
 8002a7a:	2380      	movs	r3, #128	; 0x80
 8002a7c:	055b      	lsls	r3, r3, #21
 8002a7e:	4013      	ands	r3, r2
 8002a80:	d110      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a82:	4b1e      	ldr	r3, [pc, #120]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a84:	69da      	ldr	r2, [r3, #28]
 8002a86:	4b1d      	ldr	r3, [pc, #116]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a88:	2180      	movs	r1, #128	; 0x80
 8002a8a:	0549      	lsls	r1, r1, #21
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	61da      	str	r2, [r3, #28]
 8002a90:	4b1a      	ldr	r3, [pc, #104]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002a92:	69da      	ldr	r2, [r3, #28]
 8002a94:	2380      	movs	r3, #128	; 0x80
 8002a96:	055b      	lsls	r3, r3, #21
 8002a98:	4013      	ands	r3, r2
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a9e:	183b      	adds	r3, r7, r0
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aa4:	4b18      	ldr	r3, [pc, #96]	; (8002b08 <HAL_RCC_OscConfig+0x338>)
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	2380      	movs	r3, #128	; 0x80
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	4013      	ands	r3, r2
 8002aae:	d11a      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ab0:	4b15      	ldr	r3, [pc, #84]	; (8002b08 <HAL_RCC_OscConfig+0x338>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b14      	ldr	r3, [pc, #80]	; (8002b08 <HAL_RCC_OscConfig+0x338>)
 8002ab6:	2180      	movs	r1, #128	; 0x80
 8002ab8:	0049      	lsls	r1, r1, #1
 8002aba:	430a      	orrs	r2, r1
 8002abc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002abe:	f7fe fc91 	bl	80013e4 <HAL_GetTick>
 8002ac2:	0003      	movs	r3, r0
 8002ac4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac8:	f7fe fc8c 	bl	80013e4 <HAL_GetTick>
 8002acc:	0002      	movs	r2, r0
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b64      	cmp	r3, #100	; 0x64
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e185      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ada:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <HAL_RCC_OscConfig+0x338>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	2380      	movs	r3, #128	; 0x80
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	d0f0      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d10e      	bne.n	8002b0c <HAL_RCC_OscConfig+0x33c>
 8002aee:	4b03      	ldr	r3, [pc, #12]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002af0:	6a1a      	ldr	r2, [r3, #32]
 8002af2:	4b02      	ldr	r3, [pc, #8]	; (8002afc <HAL_RCC_OscConfig+0x32c>)
 8002af4:	2101      	movs	r1, #1
 8002af6:	430a      	orrs	r2, r1
 8002af8:	621a      	str	r2, [r3, #32]
 8002afa:	e035      	b.n	8002b68 <HAL_RCC_OscConfig+0x398>
 8002afc:	40021000 	.word	0x40021000
 8002b00:	fffeffff 	.word	0xfffeffff
 8002b04:	fffbffff 	.word	0xfffbffff
 8002b08:	40007000 	.word	0x40007000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10c      	bne.n	8002b2e <HAL_RCC_OscConfig+0x35e>
 8002b14:	4bb6      	ldr	r3, [pc, #728]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b16:	6a1a      	ldr	r2, [r3, #32]
 8002b18:	4bb5      	ldr	r3, [pc, #724]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	438a      	bics	r2, r1
 8002b1e:	621a      	str	r2, [r3, #32]
 8002b20:	4bb3      	ldr	r3, [pc, #716]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b22:	6a1a      	ldr	r2, [r3, #32]
 8002b24:	4bb2      	ldr	r3, [pc, #712]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b26:	2104      	movs	r1, #4
 8002b28:	438a      	bics	r2, r1
 8002b2a:	621a      	str	r2, [r3, #32]
 8002b2c:	e01c      	b.n	8002b68 <HAL_RCC_OscConfig+0x398>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	2b05      	cmp	r3, #5
 8002b34:	d10c      	bne.n	8002b50 <HAL_RCC_OscConfig+0x380>
 8002b36:	4bae      	ldr	r3, [pc, #696]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b38:	6a1a      	ldr	r2, [r3, #32]
 8002b3a:	4bad      	ldr	r3, [pc, #692]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b3c:	2104      	movs	r1, #4
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	621a      	str	r2, [r3, #32]
 8002b42:	4bab      	ldr	r3, [pc, #684]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b44:	6a1a      	ldr	r2, [r3, #32]
 8002b46:	4baa      	ldr	r3, [pc, #680]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b48:	2101      	movs	r1, #1
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	621a      	str	r2, [r3, #32]
 8002b4e:	e00b      	b.n	8002b68 <HAL_RCC_OscConfig+0x398>
 8002b50:	4ba7      	ldr	r3, [pc, #668]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b52:	6a1a      	ldr	r2, [r3, #32]
 8002b54:	4ba6      	ldr	r3, [pc, #664]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b56:	2101      	movs	r1, #1
 8002b58:	438a      	bics	r2, r1
 8002b5a:	621a      	str	r2, [r3, #32]
 8002b5c:	4ba4      	ldr	r3, [pc, #656]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b5e:	6a1a      	ldr	r2, [r3, #32]
 8002b60:	4ba3      	ldr	r3, [pc, #652]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b62:	2104      	movs	r1, #4
 8002b64:	438a      	bics	r2, r1
 8002b66:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d014      	beq.n	8002b9a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b70:	f7fe fc38 	bl	80013e4 <HAL_GetTick>
 8002b74:	0003      	movs	r3, r0
 8002b76:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b78:	e009      	b.n	8002b8e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b7a:	f7fe fc33 	bl	80013e4 <HAL_GetTick>
 8002b7e:	0002      	movs	r2, r0
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	4a9b      	ldr	r2, [pc, #620]	; (8002df4 <HAL_RCC_OscConfig+0x624>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e12b      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8e:	4b98      	ldr	r3, [pc, #608]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002b90:	6a1b      	ldr	r3, [r3, #32]
 8002b92:	2202      	movs	r2, #2
 8002b94:	4013      	ands	r3, r2
 8002b96:	d0f0      	beq.n	8002b7a <HAL_RCC_OscConfig+0x3aa>
 8002b98:	e013      	b.n	8002bc2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b9a:	f7fe fc23 	bl	80013e4 <HAL_GetTick>
 8002b9e:	0003      	movs	r3, r0
 8002ba0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ba2:	e009      	b.n	8002bb8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ba4:	f7fe fc1e 	bl	80013e4 <HAL_GetTick>
 8002ba8:	0002      	movs	r2, r0
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	4a91      	ldr	r2, [pc, #580]	; (8002df4 <HAL_RCC_OscConfig+0x624>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e116      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bb8:	4b8d      	ldr	r3, [pc, #564]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bc2:	231f      	movs	r3, #31
 8002bc4:	18fb      	adds	r3, r7, r3
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2b01      	cmp	r3, #1
 8002bca:	d105      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bcc:	4b88      	ldr	r3, [pc, #544]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002bce:	69da      	ldr	r2, [r3, #28]
 8002bd0:	4b87      	ldr	r3, [pc, #540]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002bd2:	4989      	ldr	r1, [pc, #548]	; (8002df8 <HAL_RCC_OscConfig+0x628>)
 8002bd4:	400a      	ands	r2, r1
 8002bd6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2210      	movs	r2, #16
 8002bde:	4013      	ands	r3, r2
 8002be0:	d063      	beq.n	8002caa <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d12a      	bne.n	8002c40 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002bea:	4b81      	ldr	r3, [pc, #516]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002bec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bee:	4b80      	ldr	r3, [pc, #512]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002bf0:	2104      	movs	r1, #4
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002bf6:	4b7e      	ldr	r3, [pc, #504]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002bf8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002bfa:	4b7d      	ldr	r3, [pc, #500]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c02:	f7fe fbef 	bl	80013e4 <HAL_GetTick>
 8002c06:	0003      	movs	r3, r0
 8002c08:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c0c:	f7fe fbea 	bl	80013e4 <HAL_GetTick>
 8002c10:	0002      	movs	r2, r0
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e0e3      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002c1e:	4b74      	ldr	r3, [pc, #464]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c22:	2202      	movs	r2, #2
 8002c24:	4013      	ands	r3, r2
 8002c26:	d0f1      	beq.n	8002c0c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002c28:	4b71      	ldr	r3, [pc, #452]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c2c:	22f8      	movs	r2, #248	; 0xf8
 8002c2e:	4393      	bics	r3, r2
 8002c30:	0019      	movs	r1, r3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	00da      	lsls	r2, r3, #3
 8002c38:	4b6d      	ldr	r3, [pc, #436]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c3a:	430a      	orrs	r2, r1
 8002c3c:	635a      	str	r2, [r3, #52]	; 0x34
 8002c3e:	e034      	b.n	8002caa <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	3305      	adds	r3, #5
 8002c46:	d111      	bne.n	8002c6c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002c48:	4b69      	ldr	r3, [pc, #420]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c4c:	4b68      	ldr	r3, [pc, #416]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c4e:	2104      	movs	r1, #4
 8002c50:	438a      	bics	r2, r1
 8002c52:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002c54:	4b66      	ldr	r3, [pc, #408]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c58:	22f8      	movs	r2, #248	; 0xf8
 8002c5a:	4393      	bics	r3, r2
 8002c5c:	0019      	movs	r1, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699b      	ldr	r3, [r3, #24]
 8002c62:	00da      	lsls	r2, r3, #3
 8002c64:	4b62      	ldr	r3, [pc, #392]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c66:	430a      	orrs	r2, r1
 8002c68:	635a      	str	r2, [r3, #52]	; 0x34
 8002c6a:	e01e      	b.n	8002caa <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002c6c:	4b60      	ldr	r3, [pc, #384]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c70:	4b5f      	ldr	r3, [pc, #380]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c72:	2104      	movs	r1, #4
 8002c74:	430a      	orrs	r2, r1
 8002c76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002c78:	4b5d      	ldr	r3, [pc, #372]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c7c:	4b5c      	ldr	r3, [pc, #368]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002c7e:	2101      	movs	r1, #1
 8002c80:	438a      	bics	r2, r1
 8002c82:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c84:	f7fe fbae 	bl	80013e4 <HAL_GetTick>
 8002c88:	0003      	movs	r3, r0
 8002c8a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002c8c:	e008      	b.n	8002ca0 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002c8e:	f7fe fba9 	bl	80013e4 <HAL_GetTick>
 8002c92:	0002      	movs	r2, r0
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d901      	bls.n	8002ca0 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002c9c:	2303      	movs	r3, #3
 8002c9e:	e0a2      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002ca0:	4b53      	ldr	r3, [pc, #332]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca4:	2202      	movs	r2, #2
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	d1f1      	bne.n	8002c8e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a1b      	ldr	r3, [r3, #32]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d100      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x4e4>
 8002cb2:	e097      	b.n	8002de4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cb4:	4b4e      	ldr	r3, [pc, #312]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	220c      	movs	r2, #12
 8002cba:	4013      	ands	r3, r2
 8002cbc:	2b08      	cmp	r3, #8
 8002cbe:	d100      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x4f2>
 8002cc0:	e06b      	b.n	8002d9a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d14c      	bne.n	8002d64 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cca:	4b49      	ldr	r3, [pc, #292]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	4b48      	ldr	r3, [pc, #288]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002cd0:	494a      	ldr	r1, [pc, #296]	; (8002dfc <HAL_RCC_OscConfig+0x62c>)
 8002cd2:	400a      	ands	r2, r1
 8002cd4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd6:	f7fe fb85 	bl	80013e4 <HAL_GetTick>
 8002cda:	0003      	movs	r3, r0
 8002cdc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ce0:	f7fe fb80 	bl	80013e4 <HAL_GetTick>
 8002ce4:	0002      	movs	r2, r0
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e079      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cf2:	4b3f      	ldr	r3, [pc, #252]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	2380      	movs	r3, #128	; 0x80
 8002cf8:	049b      	lsls	r3, r3, #18
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	d1f0      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cfe:	4b3c      	ldr	r3, [pc, #240]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d02:	220f      	movs	r2, #15
 8002d04:	4393      	bics	r3, r2
 8002d06:	0019      	movs	r1, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d0c:	4b38      	ldr	r3, [pc, #224]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d12:	4b37      	ldr	r3, [pc, #220]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	4a3a      	ldr	r2, [pc, #232]	; (8002e00 <HAL_RCC_OscConfig+0x630>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	0019      	movs	r1, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d24:	431a      	orrs	r2, r3
 8002d26:	4b32      	ldr	r3, [pc, #200]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d2c:	4b30      	ldr	r3, [pc, #192]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4b2f      	ldr	r3, [pc, #188]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d32:	2180      	movs	r1, #128	; 0x80
 8002d34:	0449      	lsls	r1, r1, #17
 8002d36:	430a      	orrs	r2, r1
 8002d38:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d3a:	f7fe fb53 	bl	80013e4 <HAL_GetTick>
 8002d3e:	0003      	movs	r3, r0
 8002d40:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d44:	f7fe fb4e 	bl	80013e4 <HAL_GetTick>
 8002d48:	0002      	movs	r2, r0
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e047      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d56:	4b26      	ldr	r3, [pc, #152]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	2380      	movs	r3, #128	; 0x80
 8002d5c:	049b      	lsls	r3, r3, #18
 8002d5e:	4013      	ands	r3, r2
 8002d60:	d0f0      	beq.n	8002d44 <HAL_RCC_OscConfig+0x574>
 8002d62:	e03f      	b.n	8002de4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d64:	4b22      	ldr	r3, [pc, #136]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b21      	ldr	r3, [pc, #132]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d6a:	4924      	ldr	r1, [pc, #144]	; (8002dfc <HAL_RCC_OscConfig+0x62c>)
 8002d6c:	400a      	ands	r2, r1
 8002d6e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d70:	f7fe fb38 	bl	80013e4 <HAL_GetTick>
 8002d74:	0003      	movs	r3, r0
 8002d76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d7a:	f7fe fb33 	bl	80013e4 <HAL_GetTick>
 8002d7e:	0002      	movs	r2, r0
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e02c      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d8c:	4b18      	ldr	r3, [pc, #96]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	2380      	movs	r3, #128	; 0x80
 8002d92:	049b      	lsls	r3, r3, #18
 8002d94:	4013      	ands	r3, r2
 8002d96:	d1f0      	bne.n	8002d7a <HAL_RCC_OscConfig+0x5aa>
 8002d98:	e024      	b.n	8002de4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e01f      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002da6:	4b12      	ldr	r3, [pc, #72]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002dac:	4b10      	ldr	r3, [pc, #64]	; (8002df0 <HAL_RCC_OscConfig+0x620>)
 8002dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	025b      	lsls	r3, r3, #9
 8002db8:	401a      	ands	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d10e      	bne.n	8002de0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	220f      	movs	r2, #15
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d107      	bne.n	8002de0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	23f0      	movs	r3, #240	; 0xf0
 8002dd4:	039b      	lsls	r3, r3, #14
 8002dd6:	401a      	ands	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d001      	beq.n	8002de4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e000      	b.n	8002de6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	0018      	movs	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b008      	add	sp, #32
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	40021000 	.word	0x40021000
 8002df4:	00001388 	.word	0x00001388
 8002df8:	efffffff 	.word	0xefffffff
 8002dfc:	feffffff 	.word	0xfeffffff
 8002e00:	ffc2ffff 	.word	0xffc2ffff

08002e04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0b3      	b.n	8002f80 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e18:	4b5b      	ldr	r3, [pc, #364]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	4013      	ands	r3, r2
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d911      	bls.n	8002e4a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e26:	4b58      	ldr	r3, [pc, #352]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	4393      	bics	r3, r2
 8002e2e:	0019      	movs	r1, r3
 8002e30:	4b55      	ldr	r3, [pc, #340]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e38:	4b53      	ldr	r3, [pc, #332]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	4013      	ands	r3, r2
 8002e40:	683a      	ldr	r2, [r7, #0]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d001      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e09a      	b.n	8002f80 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	4013      	ands	r3, r2
 8002e52:	d015      	beq.n	8002e80 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2204      	movs	r2, #4
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d006      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002e5e:	4b4b      	ldr	r3, [pc, #300]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	4b4a      	ldr	r3, [pc, #296]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002e64:	21e0      	movs	r1, #224	; 0xe0
 8002e66:	00c9      	lsls	r1, r1, #3
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e6c:	4b47      	ldr	r3, [pc, #284]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	22f0      	movs	r2, #240	; 0xf0
 8002e72:	4393      	bics	r3, r2
 8002e74:	0019      	movs	r1, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	4b44      	ldr	r3, [pc, #272]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2201      	movs	r2, #1
 8002e86:	4013      	ands	r3, r2
 8002e88:	d040      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d107      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e92:	4b3e      	ldr	r3, [pc, #248]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	2380      	movs	r3, #128	; 0x80
 8002e98:	029b      	lsls	r3, r3, #10
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	d114      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e06e      	b.n	8002f80 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d107      	bne.n	8002eba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eaa:	4b38      	ldr	r3, [pc, #224]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	2380      	movs	r3, #128	; 0x80
 8002eb0:	049b      	lsls	r3, r3, #18
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d108      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e062      	b.n	8002f80 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eba:	4b34      	ldr	r3, [pc, #208]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2202      	movs	r2, #2
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d101      	bne.n	8002ec8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e05b      	b.n	8002f80 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ec8:	4b30      	ldr	r3, [pc, #192]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	2203      	movs	r2, #3
 8002ece:	4393      	bics	r3, r2
 8002ed0:	0019      	movs	r1, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685a      	ldr	r2, [r3, #4]
 8002ed6:	4b2d      	ldr	r3, [pc, #180]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002edc:	f7fe fa82 	bl	80013e4 <HAL_GetTick>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee4:	e009      	b.n	8002efa <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ee6:	f7fe fa7d 	bl	80013e4 <HAL_GetTick>
 8002eea:	0002      	movs	r2, r0
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	4a27      	ldr	r2, [pc, #156]	; (8002f90 <HAL_RCC_ClockConfig+0x18c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e042      	b.n	8002f80 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002efa:	4b24      	ldr	r3, [pc, #144]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	220c      	movs	r2, #12
 8002f00:	401a      	ands	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d1ec      	bne.n	8002ee6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f0c:	4b1e      	ldr	r3, [pc, #120]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2201      	movs	r2, #1
 8002f12:	4013      	ands	r3, r2
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d211      	bcs.n	8002f3e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1a:	4b1b      	ldr	r3, [pc, #108]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	4393      	bics	r3, r2
 8002f22:	0019      	movs	r1, r3
 8002f24:	4b18      	ldr	r3, [pc, #96]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2c:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <HAL_RCC_ClockConfig+0x184>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2201      	movs	r2, #1
 8002f32:	4013      	ands	r3, r2
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d001      	beq.n	8002f3e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e020      	b.n	8002f80 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2204      	movs	r2, #4
 8002f44:	4013      	ands	r3, r2
 8002f46:	d009      	beq.n	8002f5c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002f48:	4b10      	ldr	r3, [pc, #64]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	4a11      	ldr	r2, [pc, #68]	; (8002f94 <HAL_RCC_ClockConfig+0x190>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	0019      	movs	r1, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68da      	ldr	r2, [r3, #12]
 8002f56:	4b0d      	ldr	r3, [pc, #52]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002f5c:	f000 f820 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 8002f60:	0001      	movs	r1, r0
 8002f62:	4b0a      	ldr	r3, [pc, #40]	; (8002f8c <HAL_RCC_ClockConfig+0x188>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	091b      	lsrs	r3, r3, #4
 8002f68:	220f      	movs	r2, #15
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	4a0a      	ldr	r2, [pc, #40]	; (8002f98 <HAL_RCC_ClockConfig+0x194>)
 8002f6e:	5cd3      	ldrb	r3, [r2, r3]
 8002f70:	000a      	movs	r2, r1
 8002f72:	40da      	lsrs	r2, r3
 8002f74:	4b09      	ldr	r3, [pc, #36]	; (8002f9c <HAL_RCC_ClockConfig+0x198>)
 8002f76:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002f78:	2000      	movs	r0, #0
 8002f7a:	f7fe f9ed 	bl	8001358 <HAL_InitTick>
  
  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	0018      	movs	r0, r3
 8002f82:	46bd      	mov	sp, r7
 8002f84:	b004      	add	sp, #16
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40022000 	.word	0x40022000
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	00001388 	.word	0x00001388
 8002f94:	fffff8ff 	.word	0xfffff8ff
 8002f98:	08004bc8 	.word	0x08004bc8
 8002f9c:	20000000 	.word	0x20000000

08002fa0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa0:	b590      	push	{r4, r7, lr}
 8002fa2:	b08f      	sub	sp, #60	; 0x3c
 8002fa4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002fa6:	2314      	movs	r3, #20
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	4a2b      	ldr	r2, [pc, #172]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fac:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002fae:	c313      	stmia	r3!, {r0, r1, r4}
 8002fb0:	6812      	ldr	r2, [r2, #0]
 8002fb2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002fb4:	1d3b      	adds	r3, r7, #4
 8002fb6:	4a29      	ldr	r2, [pc, #164]	; (800305c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fb8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002fba:	c313      	stmia	r3!, {r0, r1, r4}
 8002fbc:	6812      	ldr	r2, [r2, #0]
 8002fbe:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fc8:	2300      	movs	r3, #0
 8002fca:	637b      	str	r3, [r7, #52]	; 0x34
 8002fcc:	2300      	movs	r3, #0
 8002fce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002fd4:	4b22      	ldr	r3, [pc, #136]	; (8003060 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fdc:	220c      	movs	r2, #12
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b04      	cmp	r3, #4
 8002fe2:	d002      	beq.n	8002fea <HAL_RCC_GetSysClockFreq+0x4a>
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	d003      	beq.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x50>
 8002fe8:	e02d      	b.n	8003046 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fea:	4b1e      	ldr	r3, [pc, #120]	; (8003064 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002fec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002fee:	e02d      	b.n	800304c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff2:	0c9b      	lsrs	r3, r3, #18
 8002ff4:	220f      	movs	r2, #15
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	2214      	movs	r2, #20
 8002ffa:	18ba      	adds	r2, r7, r2
 8002ffc:	5cd3      	ldrb	r3, [r2, r3]
 8002ffe:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003000:	4b17      	ldr	r3, [pc, #92]	; (8003060 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003004:	220f      	movs	r2, #15
 8003006:	4013      	ands	r3, r2
 8003008:	1d3a      	adds	r2, r7, #4
 800300a:	5cd3      	ldrb	r3, [r2, r3]
 800300c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800300e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003010:	2380      	movs	r3, #128	; 0x80
 8003012:	025b      	lsls	r3, r3, #9
 8003014:	4013      	ands	r3, r2
 8003016:	d009      	beq.n	800302c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003018:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800301a:	4812      	ldr	r0, [pc, #72]	; (8003064 <HAL_RCC_GetSysClockFreq+0xc4>)
 800301c:	f7fd f87e 	bl	800011c <__udivsi3>
 8003020:	0003      	movs	r3, r0
 8003022:	001a      	movs	r2, r3
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	4353      	muls	r3, r2
 8003028:	637b      	str	r3, [r7, #52]	; 0x34
 800302a:	e009      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800302c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800302e:	000a      	movs	r2, r1
 8003030:	0152      	lsls	r2, r2, #5
 8003032:	1a52      	subs	r2, r2, r1
 8003034:	0193      	lsls	r3, r2, #6
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	185b      	adds	r3, r3, r1
 800303c:	021b      	lsls	r3, r3, #8
 800303e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8003040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003042:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003044:	e002      	b.n	800304c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003046:	4b07      	ldr	r3, [pc, #28]	; (8003064 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003048:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800304a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800304c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800304e:	0018      	movs	r0, r3
 8003050:	46bd      	mov	sp, r7
 8003052:	b00f      	add	sp, #60	; 0x3c
 8003054:	bd90      	pop	{r4, r7, pc}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	08004b34 	.word	0x08004b34
 800305c:	08004b44 	.word	0x08004b44
 8003060:	40021000 	.word	0x40021000
 8003064:	007a1200 	.word	0x007a1200

08003068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800306c:	4b02      	ldr	r3, [pc, #8]	; (8003078 <HAL_RCC_GetHCLKFreq+0x10>)
 800306e:	681b      	ldr	r3, [r3, #0]
}
 8003070:	0018      	movs	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	46c0      	nop			; (mov r8, r8)
 8003078:	20000000 	.word	0x20000000

0800307c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003080:	f7ff fff2 	bl	8003068 <HAL_RCC_GetHCLKFreq>
 8003084:	0001      	movs	r1, r0
 8003086:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	0a1b      	lsrs	r3, r3, #8
 800308c:	2207      	movs	r2, #7
 800308e:	4013      	ands	r3, r2
 8003090:	4a04      	ldr	r2, [pc, #16]	; (80030a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003092:	5cd3      	ldrb	r3, [r2, r3]
 8003094:	40d9      	lsrs	r1, r3
 8003096:	000b      	movs	r3, r1
}    
 8003098:	0018      	movs	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	46c0      	nop			; (mov r8, r8)
 80030a0:	40021000 	.word	0x40021000
 80030a4:	08004bd8 	.word	0x08004bd8

080030a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	2380      	movs	r3, #128	; 0x80
 80030be:	025b      	lsls	r3, r3, #9
 80030c0:	4013      	ands	r3, r2
 80030c2:	d100      	bne.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80030c4:	e08e      	b.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80030c6:	2017      	movs	r0, #23
 80030c8:	183b      	adds	r3, r7, r0
 80030ca:	2200      	movs	r2, #0
 80030cc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ce:	4b5f      	ldr	r3, [pc, #380]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030d0:	69da      	ldr	r2, [r3, #28]
 80030d2:	2380      	movs	r3, #128	; 0x80
 80030d4:	055b      	lsls	r3, r3, #21
 80030d6:	4013      	ands	r3, r2
 80030d8:	d110      	bne.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030da:	4b5c      	ldr	r3, [pc, #368]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030dc:	69da      	ldr	r2, [r3, #28]
 80030de:	4b5b      	ldr	r3, [pc, #364]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030e0:	2180      	movs	r1, #128	; 0x80
 80030e2:	0549      	lsls	r1, r1, #21
 80030e4:	430a      	orrs	r2, r1
 80030e6:	61da      	str	r2, [r3, #28]
 80030e8:	4b58      	ldr	r3, [pc, #352]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80030ea:	69da      	ldr	r2, [r3, #28]
 80030ec:	2380      	movs	r3, #128	; 0x80
 80030ee:	055b      	lsls	r3, r3, #21
 80030f0:	4013      	ands	r3, r2
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030f6:	183b      	adds	r3, r7, r0
 80030f8:	2201      	movs	r2, #1
 80030fa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fc:	4b54      	ldr	r3, [pc, #336]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	2380      	movs	r3, #128	; 0x80
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	4013      	ands	r3, r2
 8003106:	d11a      	bne.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003108:	4b51      	ldr	r3, [pc, #324]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4b50      	ldr	r3, [pc, #320]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800310e:	2180      	movs	r1, #128	; 0x80
 8003110:	0049      	lsls	r1, r1, #1
 8003112:	430a      	orrs	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003116:	f7fe f965 	bl	80013e4 <HAL_GetTick>
 800311a:	0003      	movs	r3, r0
 800311c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311e:	e008      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003120:	f7fe f960 	bl	80013e4 <HAL_GetTick>
 8003124:	0002      	movs	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b64      	cmp	r3, #100	; 0x64
 800312c:	d901      	bls.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e087      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003132:	4b47      	ldr	r3, [pc, #284]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	2380      	movs	r3, #128	; 0x80
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	4013      	ands	r3, r2
 800313c:	d0f0      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800313e:	4b43      	ldr	r3, [pc, #268]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003140:	6a1a      	ldr	r2, [r3, #32]
 8003142:	23c0      	movs	r3, #192	; 0xc0
 8003144:	009b      	lsls	r3, r3, #2
 8003146:	4013      	ands	r3, r2
 8003148:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d034      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	23c0      	movs	r3, #192	; 0xc0
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	4013      	ands	r3, r2
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	429a      	cmp	r2, r3
 800315e:	d02c      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003160:	4b3a      	ldr	r3, [pc, #232]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	4a3b      	ldr	r2, [pc, #236]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003166:	4013      	ands	r3, r2
 8003168:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800316a:	4b38      	ldr	r3, [pc, #224]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800316c:	6a1a      	ldr	r2, [r3, #32]
 800316e:	4b37      	ldr	r3, [pc, #220]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003170:	2180      	movs	r1, #128	; 0x80
 8003172:	0249      	lsls	r1, r1, #9
 8003174:	430a      	orrs	r2, r1
 8003176:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003178:	4b34      	ldr	r3, [pc, #208]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800317a:	6a1a      	ldr	r2, [r3, #32]
 800317c:	4b33      	ldr	r3, [pc, #204]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800317e:	4936      	ldr	r1, [pc, #216]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003180:	400a      	ands	r2, r1
 8003182:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003184:	4b31      	ldr	r3, [pc, #196]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003186:	68fa      	ldr	r2, [r7, #12]
 8003188:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2201      	movs	r2, #1
 800318e:	4013      	ands	r3, r2
 8003190:	d013      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003192:	f7fe f927 	bl	80013e4 <HAL_GetTick>
 8003196:	0003      	movs	r3, r0
 8003198:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800319a:	e009      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800319c:	f7fe f922 	bl	80013e4 <HAL_GetTick>
 80031a0:	0002      	movs	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	4a2d      	ldr	r2, [pc, #180]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d901      	bls.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80031ac:	2303      	movs	r3, #3
 80031ae:	e048      	b.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031b0:	4b26      	ldr	r3, [pc, #152]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	2202      	movs	r2, #2
 80031b6:	4013      	ands	r3, r2
 80031b8:	d0f0      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031ba:	4b24      	ldr	r3, [pc, #144]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	4a25      	ldr	r2, [pc, #148]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80031c0:	4013      	ands	r3, r2
 80031c2:	0019      	movs	r1, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	4b20      	ldr	r3, [pc, #128]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031ca:	430a      	orrs	r2, r1
 80031cc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031ce:	2317      	movs	r3, #23
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d105      	bne.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d8:	4b1c      	ldr	r3, [pc, #112]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031da:	69da      	ldr	r2, [r3, #28]
 80031dc:	4b1b      	ldr	r3, [pc, #108]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031de:	4920      	ldr	r1, [pc, #128]	; (8003260 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80031e0:	400a      	ands	r2, r1
 80031e2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2201      	movs	r2, #1
 80031ea:	4013      	ands	r3, r2
 80031ec:	d009      	beq.n	8003202 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031ee:	4b17      	ldr	r3, [pc, #92]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f2:	2203      	movs	r2, #3
 80031f4:	4393      	bics	r3, r2
 80031f6:	0019      	movs	r1, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	4b13      	ldr	r3, [pc, #76]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80031fe:	430a      	orrs	r2, r1
 8003200:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	2220      	movs	r2, #32
 8003208:	4013      	ands	r3, r2
 800320a:	d009      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800320c:	4b0f      	ldr	r3, [pc, #60]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800320e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003210:	2210      	movs	r2, #16
 8003212:	4393      	bics	r3, r2
 8003214:	0019      	movs	r1, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68da      	ldr	r2, [r3, #12]
 800321a:	4b0c      	ldr	r3, [pc, #48]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800321c:	430a      	orrs	r2, r1
 800321e:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	2380      	movs	r3, #128	; 0x80
 8003226:	00db      	lsls	r3, r3, #3
 8003228:	4013      	ands	r3, r2
 800322a:	d009      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800322c:	4b07      	ldr	r3, [pc, #28]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	2240      	movs	r2, #64	; 0x40
 8003232:	4393      	bics	r3, r2
 8003234:	0019      	movs	r1, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	691a      	ldr	r2, [r3, #16]
 800323a:	4b04      	ldr	r3, [pc, #16]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800323c:	430a      	orrs	r2, r1
 800323e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	0018      	movs	r0, r3
 8003244:	46bd      	mov	sp, r7
 8003246:	b006      	add	sp, #24
 8003248:	bd80      	pop	{r7, pc}
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	40021000 	.word	0x40021000
 8003250:	40007000 	.word	0x40007000
 8003254:	fffffcff 	.word	0xfffffcff
 8003258:	fffeffff 	.word	0xfffeffff
 800325c:	00001388 	.word	0x00001388
 8003260:	efffffff 	.word	0xefffffff

08003264 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e044      	b.n	8003300 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800327a:	2b00      	cmp	r3, #0
 800327c:	d107      	bne.n	800328e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2274      	movs	r2, #116	; 0x74
 8003282:	2100      	movs	r1, #0
 8003284:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	0018      	movs	r0, r3
 800328a:	f7fd ff3d 	bl	8001108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2224      	movs	r2, #36	; 0x24
 8003292:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2101      	movs	r1, #1
 80032a0:	438a      	bics	r2, r1
 80032a2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f000 fbce 	bl	8003a48 <UART_SetConfig>
 80032ac:	0003      	movs	r3, r0
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d101      	bne.n	80032b6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e024      	b.n	8003300 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d003      	beq.n	80032c6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	0018      	movs	r0, r3
 80032c2:	f000 fd01 	bl	8003cc8 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	490d      	ldr	r1, [pc, #52]	; (8003308 <HAL_UART_Init+0xa4>)
 80032d2:	400a      	ands	r2, r1
 80032d4:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	212a      	movs	r1, #42	; 0x2a
 80032e2:	438a      	bics	r2, r1
 80032e4:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2101      	movs	r1, #1
 80032f2:	430a      	orrs	r2, r1
 80032f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	0018      	movs	r0, r3
 80032fa:	f000 fd99 	bl	8003e30 <UART_CheckIdleState>
 80032fe:	0003      	movs	r3, r0
}
 8003300:	0018      	movs	r0, r3
 8003302:	46bd      	mov	sp, r7
 8003304:	b002      	add	sp, #8
 8003306:	bd80      	pop	{r7, pc}
 8003308:	ffffb7ff 	.word	0xffffb7ff

0800330c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08a      	sub	sp, #40	; 0x28
 8003310:	af02      	add	r7, sp, #8
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	603b      	str	r3, [r7, #0]
 8003318:	1dbb      	adds	r3, r7, #6
 800331a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003320:	2b20      	cmp	r3, #32
 8003322:	d000      	beq.n	8003326 <HAL_UART_Transmit+0x1a>
 8003324:	e096      	b.n	8003454 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_UART_Transmit+0x28>
 800332c:	1dbb      	adds	r3, r7, #6
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d101      	bne.n	8003338 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e08e      	b.n	8003456 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	689a      	ldr	r2, [r3, #8]
 800333c:	2380      	movs	r3, #128	; 0x80
 800333e:	015b      	lsls	r3, r3, #5
 8003340:	429a      	cmp	r2, r3
 8003342:	d109      	bne.n	8003358 <HAL_UART_Transmit+0x4c>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d105      	bne.n	8003358 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2201      	movs	r2, #1
 8003350:	4013      	ands	r3, r2
 8003352:	d001      	beq.n	8003358 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	e07e      	b.n	8003456 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2274      	movs	r2, #116	; 0x74
 800335c:	5c9b      	ldrb	r3, [r3, r2]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d101      	bne.n	8003366 <HAL_UART_Transmit+0x5a>
 8003362:	2302      	movs	r3, #2
 8003364:	e077      	b.n	8003456 <HAL_UART_Transmit+0x14a>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2274      	movs	r2, #116	; 0x74
 800336a:	2101      	movs	r1, #1
 800336c:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2280      	movs	r2, #128	; 0x80
 8003372:	2100      	movs	r1, #0
 8003374:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2221      	movs	r2, #33	; 0x21
 800337a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800337c:	f7fe f832 	bl	80013e4 <HAL_GetTick>
 8003380:	0003      	movs	r3, r0
 8003382:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	1dba      	adds	r2, r7, #6
 8003388:	2150      	movs	r1, #80	; 0x50
 800338a:	8812      	ldrh	r2, [r2, #0]
 800338c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	1dba      	adds	r2, r7, #6
 8003392:	2152      	movs	r1, #82	; 0x52
 8003394:	8812      	ldrh	r2, [r2, #0]
 8003396:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	2380      	movs	r3, #128	; 0x80
 800339e:	015b      	lsls	r3, r3, #5
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d108      	bne.n	80033b6 <HAL_UART_Transmit+0xaa>
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d104      	bne.n	80033b6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	61bb      	str	r3, [r7, #24]
 80033b4:	e003      	b.n	80033be <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2274      	movs	r2, #116	; 0x74
 80033c2:	2100      	movs	r1, #0
 80033c4:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 80033c6:	e02d      	b.n	8003424 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	0013      	movs	r3, r2
 80033d2:	2200      	movs	r2, #0
 80033d4:	2180      	movs	r1, #128	; 0x80
 80033d6:	f000 fd73 	bl	8003ec0 <UART_WaitOnFlagUntilTimeout>
 80033da:	1e03      	subs	r3, r0, #0
 80033dc:	d001      	beq.n	80033e2 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e039      	b.n	8003456 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10b      	bne.n	8003400 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	881a      	ldrh	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	05d2      	lsls	r2, r2, #23
 80033f2:	0dd2      	lsrs	r2, r2, #23
 80033f4:	b292      	uxth	r2, r2
 80033f6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80033f8:	69bb      	ldr	r3, [r7, #24]
 80033fa:	3302      	adds	r3, #2
 80033fc:	61bb      	str	r3, [r7, #24]
 80033fe:	e008      	b.n	8003412 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	781a      	ldrb	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	b292      	uxth	r2, r2
 800340a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	3301      	adds	r3, #1
 8003410:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2252      	movs	r2, #82	; 0x52
 8003416:	5a9b      	ldrh	r3, [r3, r2]
 8003418:	b29b      	uxth	r3, r3
 800341a:	3b01      	subs	r3, #1
 800341c:	b299      	uxth	r1, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2252      	movs	r2, #82	; 0x52
 8003422:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2252      	movs	r2, #82	; 0x52
 8003428:	5a9b      	ldrh	r3, [r3, r2]
 800342a:	b29b      	uxth	r3, r3
 800342c:	2b00      	cmp	r3, #0
 800342e:	d1cb      	bne.n	80033c8 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	68f8      	ldr	r0, [r7, #12]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	0013      	movs	r3, r2
 800343a:	2200      	movs	r2, #0
 800343c:	2140      	movs	r1, #64	; 0x40
 800343e:	f000 fd3f 	bl	8003ec0 <UART_WaitOnFlagUntilTimeout>
 8003442:	1e03      	subs	r3, r0, #0
 8003444:	d001      	beq.n	800344a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e005      	b.n	8003456 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2220      	movs	r2, #32
 800344e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003450:	2300      	movs	r3, #0
 8003452:	e000      	b.n	8003456 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003454:	2302      	movs	r3, #2
  }
}
 8003456:	0018      	movs	r0, r3
 8003458:	46bd      	mov	sp, r7
 800345a:	b008      	add	sp, #32
 800345c:	bd80      	pop	{r7, pc}
	...

08003460 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003460:	b590      	push	{r4, r7, lr}
 8003462:	b0ab      	sub	sp, #172	; 0xac
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	22a4      	movs	r2, #164	; 0xa4
 8003470:	18b9      	adds	r1, r7, r2
 8003472:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	20a0      	movs	r0, #160	; 0xa0
 800347c:	1839      	adds	r1, r7, r0
 800347e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	219c      	movs	r1, #156	; 0x9c
 8003488:	1879      	adds	r1, r7, r1
 800348a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800348c:	0011      	movs	r1, r2
 800348e:	18bb      	adds	r3, r7, r2
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a99      	ldr	r2, [pc, #612]	; (80036f8 <HAL_UART_IRQHandler+0x298>)
 8003494:	4013      	ands	r3, r2
 8003496:	2298      	movs	r2, #152	; 0x98
 8003498:	18bc      	adds	r4, r7, r2
 800349a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800349c:	18bb      	adds	r3, r7, r2
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d114      	bne.n	80034ce <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80034a4:	187b      	adds	r3, r7, r1
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2220      	movs	r2, #32
 80034aa:	4013      	ands	r3, r2
 80034ac:	d00f      	beq.n	80034ce <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80034ae:	183b      	adds	r3, r7, r0
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2220      	movs	r2, #32
 80034b4:	4013      	ands	r3, r2
 80034b6:	d00a      	beq.n	80034ce <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d100      	bne.n	80034c2 <HAL_UART_IRQHandler+0x62>
 80034c0:	e296      	b.n	80039f0 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	0010      	movs	r0, r2
 80034ca:	4798      	blx	r3
      }
      return;
 80034cc:	e290      	b.n	80039f0 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80034ce:	2398      	movs	r3, #152	; 0x98
 80034d0:	18fb      	adds	r3, r7, r3
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d100      	bne.n	80034da <HAL_UART_IRQHandler+0x7a>
 80034d8:	e114      	b.n	8003704 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80034da:	239c      	movs	r3, #156	; 0x9c
 80034dc:	18fb      	adds	r3, r7, r3
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2201      	movs	r2, #1
 80034e2:	4013      	ands	r3, r2
 80034e4:	d106      	bne.n	80034f4 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80034e6:	23a0      	movs	r3, #160	; 0xa0
 80034e8:	18fb      	adds	r3, r7, r3
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a83      	ldr	r2, [pc, #524]	; (80036fc <HAL_UART_IRQHandler+0x29c>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	d100      	bne.n	80034f4 <HAL_UART_IRQHandler+0x94>
 80034f2:	e107      	b.n	8003704 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80034f4:	23a4      	movs	r3, #164	; 0xa4
 80034f6:	18fb      	adds	r3, r7, r3
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2201      	movs	r2, #1
 80034fc:	4013      	ands	r3, r2
 80034fe:	d012      	beq.n	8003526 <HAL_UART_IRQHandler+0xc6>
 8003500:	23a0      	movs	r3, #160	; 0xa0
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	2380      	movs	r3, #128	; 0x80
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	4013      	ands	r3, r2
 800350c:	d00b      	beq.n	8003526 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2201      	movs	r2, #1
 8003514:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2280      	movs	r2, #128	; 0x80
 800351a:	589b      	ldr	r3, [r3, r2]
 800351c:	2201      	movs	r2, #1
 800351e:	431a      	orrs	r2, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2180      	movs	r1, #128	; 0x80
 8003524:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003526:	23a4      	movs	r3, #164	; 0xa4
 8003528:	18fb      	adds	r3, r7, r3
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2202      	movs	r2, #2
 800352e:	4013      	ands	r3, r2
 8003530:	d011      	beq.n	8003556 <HAL_UART_IRQHandler+0xf6>
 8003532:	239c      	movs	r3, #156	; 0x9c
 8003534:	18fb      	adds	r3, r7, r3
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2201      	movs	r2, #1
 800353a:	4013      	ands	r3, r2
 800353c:	d00b      	beq.n	8003556 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2202      	movs	r2, #2
 8003544:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2280      	movs	r2, #128	; 0x80
 800354a:	589b      	ldr	r3, [r3, r2]
 800354c:	2204      	movs	r2, #4
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2180      	movs	r1, #128	; 0x80
 8003554:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003556:	23a4      	movs	r3, #164	; 0xa4
 8003558:	18fb      	adds	r3, r7, r3
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2204      	movs	r2, #4
 800355e:	4013      	ands	r3, r2
 8003560:	d011      	beq.n	8003586 <HAL_UART_IRQHandler+0x126>
 8003562:	239c      	movs	r3, #156	; 0x9c
 8003564:	18fb      	adds	r3, r7, r3
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2201      	movs	r2, #1
 800356a:	4013      	ands	r3, r2
 800356c:	d00b      	beq.n	8003586 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	2204      	movs	r2, #4
 8003574:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2280      	movs	r2, #128	; 0x80
 800357a:	589b      	ldr	r3, [r3, r2]
 800357c:	2202      	movs	r2, #2
 800357e:	431a      	orrs	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2180      	movs	r1, #128	; 0x80
 8003584:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003586:	23a4      	movs	r3, #164	; 0xa4
 8003588:	18fb      	adds	r3, r7, r3
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2208      	movs	r2, #8
 800358e:	4013      	ands	r3, r2
 8003590:	d017      	beq.n	80035c2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003592:	23a0      	movs	r3, #160	; 0xa0
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2220      	movs	r2, #32
 800359a:	4013      	ands	r3, r2
 800359c:	d105      	bne.n	80035aa <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800359e:	239c      	movs	r3, #156	; 0x9c
 80035a0:	18fb      	adds	r3, r7, r3
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2201      	movs	r2, #1
 80035a6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80035a8:	d00b      	beq.n	80035c2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2208      	movs	r2, #8
 80035b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2280      	movs	r2, #128	; 0x80
 80035b6:	589b      	ldr	r3, [r3, r2]
 80035b8:	2208      	movs	r2, #8
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2180      	movs	r1, #128	; 0x80
 80035c0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80035c2:	23a4      	movs	r3, #164	; 0xa4
 80035c4:	18fb      	adds	r3, r7, r3
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	2380      	movs	r3, #128	; 0x80
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	4013      	ands	r3, r2
 80035ce:	d013      	beq.n	80035f8 <HAL_UART_IRQHandler+0x198>
 80035d0:	23a0      	movs	r3, #160	; 0xa0
 80035d2:	18fb      	adds	r3, r7, r3
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	2380      	movs	r3, #128	; 0x80
 80035d8:	04db      	lsls	r3, r3, #19
 80035da:	4013      	ands	r3, r2
 80035dc:	d00c      	beq.n	80035f8 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2280      	movs	r2, #128	; 0x80
 80035e4:	0112      	lsls	r2, r2, #4
 80035e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2280      	movs	r2, #128	; 0x80
 80035ec:	589b      	ldr	r3, [r3, r2]
 80035ee:	2220      	movs	r2, #32
 80035f0:	431a      	orrs	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2180      	movs	r1, #128	; 0x80
 80035f6:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2280      	movs	r2, #128	; 0x80
 80035fc:	589b      	ldr	r3, [r3, r2]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d100      	bne.n	8003604 <HAL_UART_IRQHandler+0x1a4>
 8003602:	e1f7      	b.n	80039f4 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003604:	23a4      	movs	r3, #164	; 0xa4
 8003606:	18fb      	adds	r3, r7, r3
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2220      	movs	r2, #32
 800360c:	4013      	ands	r3, r2
 800360e:	d00e      	beq.n	800362e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003610:	23a0      	movs	r3, #160	; 0xa0
 8003612:	18fb      	adds	r3, r7, r3
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2220      	movs	r2, #32
 8003618:	4013      	ands	r3, r2
 800361a:	d008      	beq.n	800362e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003620:	2b00      	cmp	r3, #0
 8003622:	d004      	beq.n	800362e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	0010      	movs	r0, r2
 800362c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2280      	movs	r2, #128	; 0x80
 8003632:	589b      	ldr	r3, [r3, r2]
 8003634:	2194      	movs	r1, #148	; 0x94
 8003636:	187a      	adds	r2, r7, r1
 8003638:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	2240      	movs	r2, #64	; 0x40
 8003642:	4013      	ands	r3, r2
 8003644:	2b40      	cmp	r3, #64	; 0x40
 8003646:	d004      	beq.n	8003652 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003648:	187b      	adds	r3, r7, r1
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2228      	movs	r2, #40	; 0x28
 800364e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003650:	d047      	beq.n	80036e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	0018      	movs	r0, r3
 8003656:	f000 fcf7 	bl	8004048 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	2240      	movs	r2, #64	; 0x40
 8003662:	4013      	ands	r3, r2
 8003664:	2b40      	cmp	r3, #64	; 0x40
 8003666:	d137      	bne.n	80036d8 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003668:	f3ef 8310 	mrs	r3, PRIMASK
 800366c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800366e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003670:	2090      	movs	r0, #144	; 0x90
 8003672:	183a      	adds	r2, r7, r0
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	2301      	movs	r3, #1
 8003678:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800367a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800367c:	f383 8810 	msr	PRIMASK, r3
}
 8003680:	46c0      	nop			; (mov r8, r8)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	689a      	ldr	r2, [r3, #8]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2140      	movs	r1, #64	; 0x40
 800368e:	438a      	bics	r2, r1
 8003690:	609a      	str	r2, [r3, #8]
 8003692:	183b      	adds	r3, r7, r0
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003698:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800369a:	f383 8810 	msr	PRIMASK, r3
}
 800369e:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d012      	beq.n	80036ce <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ac:	4a14      	ldr	r2, [pc, #80]	; (8003700 <HAL_UART_IRQHandler+0x2a0>)
 80036ae:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036b4:	0018      	movs	r0, r3
 80036b6:	f7fd fffd 	bl	80016b4 <HAL_DMA_Abort_IT>
 80036ba:	1e03      	subs	r3, r0, #0
 80036bc:	d01a      	beq.n	80036f4 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c8:	0018      	movs	r0, r3
 80036ca:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036cc:	e012      	b.n	80036f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	0018      	movs	r0, r3
 80036d2:	f000 f9a5 	bl	8003a20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036d6:	e00d      	b.n	80036f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	0018      	movs	r0, r3
 80036dc:	f000 f9a0 	bl	8003a20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036e0:	e008      	b.n	80036f4 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	0018      	movs	r0, r3
 80036e6:	f000 f99b 	bl	8003a20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2280      	movs	r2, #128	; 0x80
 80036ee:	2100      	movs	r1, #0
 80036f0:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80036f2:	e17f      	b.n	80039f4 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036f4:	46c0      	nop			; (mov r8, r8)
    return;
 80036f6:	e17d      	b.n	80039f4 <HAL_UART_IRQHandler+0x594>
 80036f8:	0000080f 	.word	0x0000080f
 80036fc:	04000120 	.word	0x04000120
 8003700:	0800410d 	.word	0x0800410d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003708:	2b01      	cmp	r3, #1
 800370a:	d000      	beq.n	800370e <HAL_UART_IRQHandler+0x2ae>
 800370c:	e131      	b.n	8003972 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800370e:	23a4      	movs	r3, #164	; 0xa4
 8003710:	18fb      	adds	r3, r7, r3
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2210      	movs	r2, #16
 8003716:	4013      	ands	r3, r2
 8003718:	d100      	bne.n	800371c <HAL_UART_IRQHandler+0x2bc>
 800371a:	e12a      	b.n	8003972 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800371c:	23a0      	movs	r3, #160	; 0xa0
 800371e:	18fb      	adds	r3, r7, r3
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2210      	movs	r2, #16
 8003724:	4013      	ands	r3, r2
 8003726:	d100      	bne.n	800372a <HAL_UART_IRQHandler+0x2ca>
 8003728:	e123      	b.n	8003972 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2210      	movs	r2, #16
 8003730:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	2240      	movs	r2, #64	; 0x40
 800373a:	4013      	ands	r3, r2
 800373c:	2b40      	cmp	r3, #64	; 0x40
 800373e:	d000      	beq.n	8003742 <HAL_UART_IRQHandler+0x2e2>
 8003740:	e09b      	b.n	800387a <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	685a      	ldr	r2, [r3, #4]
 800374a:	217e      	movs	r1, #126	; 0x7e
 800374c:	187b      	adds	r3, r7, r1
 800374e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003750:	187b      	adds	r3, r7, r1
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d100      	bne.n	800375a <HAL_UART_IRQHandler+0x2fa>
 8003758:	e14e      	b.n	80039f8 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2258      	movs	r2, #88	; 0x58
 800375e:	5a9b      	ldrh	r3, [r3, r2]
 8003760:	187a      	adds	r2, r7, r1
 8003762:	8812      	ldrh	r2, [r2, #0]
 8003764:	429a      	cmp	r2, r3
 8003766:	d300      	bcc.n	800376a <HAL_UART_IRQHandler+0x30a>
 8003768:	e146      	b.n	80039f8 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	187a      	adds	r2, r7, r1
 800376e:	215a      	movs	r1, #90	; 0x5a
 8003770:	8812      	ldrh	r2, [r2, #0]
 8003772:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	2b20      	cmp	r3, #32
 800377c:	d06e      	beq.n	800385c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800377e:	f3ef 8310 	mrs	r3, PRIMASK
 8003782:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003786:	67bb      	str	r3, [r7, #120]	; 0x78
 8003788:	2301      	movs	r3, #1
 800378a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800378c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800378e:	f383 8810 	msr	PRIMASK, r3
}
 8003792:	46c0      	nop			; (mov r8, r8)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	499a      	ldr	r1, [pc, #616]	; (8003a08 <HAL_UART_IRQHandler+0x5a8>)
 80037a0:	400a      	ands	r2, r1
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037a6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037aa:	f383 8810 	msr	PRIMASK, r3
}
 80037ae:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037b0:	f3ef 8310 	mrs	r3, PRIMASK
 80037b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80037b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037b8:	677b      	str	r3, [r7, #116]	; 0x74
 80037ba:	2301      	movs	r3, #1
 80037bc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80037c0:	f383 8810 	msr	PRIMASK, r3
}
 80037c4:	46c0      	nop			; (mov r8, r8)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2101      	movs	r1, #1
 80037d2:	438a      	bics	r2, r1
 80037d4:	609a      	str	r2, [r3, #8]
 80037d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037d8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80037dc:	f383 8810 	msr	PRIMASK, r3
}
 80037e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037e2:	f3ef 8310 	mrs	r3, PRIMASK
 80037e6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80037e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037ea:	673b      	str	r3, [r7, #112]	; 0x70
 80037ec:	2301      	movs	r3, #1
 80037ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037f2:	f383 8810 	msr	PRIMASK, r3
}
 80037f6:	46c0      	nop			; (mov r8, r8)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2140      	movs	r1, #64	; 0x40
 8003804:	438a      	bics	r2, r1
 8003806:	609a      	str	r2, [r3, #8]
 8003808:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800380a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800380c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800380e:	f383 8810 	msr	PRIMASK, r3
}
 8003812:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2220      	movs	r2, #32
 8003818:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003820:	f3ef 8310 	mrs	r3, PRIMASK
 8003824:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003826:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003828:	66fb      	str	r3, [r7, #108]	; 0x6c
 800382a:	2301      	movs	r3, #1
 800382c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800382e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003830:	f383 8810 	msr	PRIMASK, r3
}
 8003834:	46c0      	nop			; (mov r8, r8)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2110      	movs	r1, #16
 8003842:	438a      	bics	r2, r1
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003848:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800384a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800384c:	f383 8810 	msr	PRIMASK, r3
}
 8003850:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003856:	0018      	movs	r0, r3
 8003858:	f7fd fef4 	bl	8001644 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2258      	movs	r2, #88	; 0x58
 8003860:	5a9a      	ldrh	r2, [r3, r2]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	215a      	movs	r1, #90	; 0x5a
 8003866:	5a5b      	ldrh	r3, [r3, r1]
 8003868:	b29b      	uxth	r3, r3
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	b29a      	uxth	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	0011      	movs	r1, r2
 8003872:	0018      	movs	r0, r3
 8003874:	f000 f8dc 	bl	8003a30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003878:	e0be      	b.n	80039f8 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2258      	movs	r2, #88	; 0x58
 800387e:	5a99      	ldrh	r1, [r3, r2]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	225a      	movs	r2, #90	; 0x5a
 8003884:	5a9b      	ldrh	r3, [r3, r2]
 8003886:	b29a      	uxth	r2, r3
 8003888:	208e      	movs	r0, #142	; 0x8e
 800388a:	183b      	adds	r3, r7, r0
 800388c:	1a8a      	subs	r2, r1, r2
 800388e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	225a      	movs	r2, #90	; 0x5a
 8003894:	5a9b      	ldrh	r3, [r3, r2]
 8003896:	b29b      	uxth	r3, r3
 8003898:	2b00      	cmp	r3, #0
 800389a:	d100      	bne.n	800389e <HAL_UART_IRQHandler+0x43e>
 800389c:	e0ae      	b.n	80039fc <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 800389e:	183b      	adds	r3, r7, r0
 80038a0:	881b      	ldrh	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d100      	bne.n	80038a8 <HAL_UART_IRQHandler+0x448>
 80038a6:	e0a9      	b.n	80039fc <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038a8:	f3ef 8310 	mrs	r3, PRIMASK
 80038ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80038ae:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038b0:	2488      	movs	r4, #136	; 0x88
 80038b2:	193a      	adds	r2, r7, r4
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	2301      	movs	r3, #1
 80038b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f383 8810 	msr	PRIMASK, r3
}
 80038c0:	46c0      	nop			; (mov r8, r8)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	494f      	ldr	r1, [pc, #316]	; (8003a0c <HAL_UART_IRQHandler+0x5ac>)
 80038ce:	400a      	ands	r2, r1
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	193b      	adds	r3, r7, r4
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f383 8810 	msr	PRIMASK, r3
}
 80038de:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e0:	f3ef 8310 	mrs	r3, PRIMASK
 80038e4:	61bb      	str	r3, [r7, #24]
  return(result);
 80038e6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038e8:	2484      	movs	r4, #132	; 0x84
 80038ea:	193a      	adds	r2, r7, r4
 80038ec:	6013      	str	r3, [r2, #0]
 80038ee:	2301      	movs	r3, #1
 80038f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			; (mov r8, r8)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2101      	movs	r1, #1
 8003906:	438a      	bics	r2, r1
 8003908:	609a      	str	r2, [r3, #8]
 800390a:	193b      	adds	r3, r7, r4
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003910:	6a3b      	ldr	r3, [r7, #32]
 8003912:	f383 8810 	msr	PRIMASK, r3
}
 8003916:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2220      	movs	r2, #32
 800391c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800392a:	f3ef 8310 	mrs	r3, PRIMASK
 800392e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003930:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003932:	2480      	movs	r4, #128	; 0x80
 8003934:	193a      	adds	r2, r7, r4
 8003936:	6013      	str	r3, [r2, #0]
 8003938:	2301      	movs	r3, #1
 800393a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800393c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800393e:	f383 8810 	msr	PRIMASK, r3
}
 8003942:	46c0      	nop			; (mov r8, r8)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681a      	ldr	r2, [r3, #0]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2110      	movs	r1, #16
 8003950:	438a      	bics	r2, r1
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	193b      	adds	r3, r7, r4
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800395a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800395c:	f383 8810 	msr	PRIMASK, r3
}
 8003960:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003962:	183b      	adds	r3, r7, r0
 8003964:	881a      	ldrh	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	0011      	movs	r1, r2
 800396a:	0018      	movs	r0, r3
 800396c:	f000 f860 	bl	8003a30 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003970:	e044      	b.n	80039fc <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003972:	23a4      	movs	r3, #164	; 0xa4
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	2380      	movs	r3, #128	; 0x80
 800397a:	035b      	lsls	r3, r3, #13
 800397c:	4013      	ands	r3, r2
 800397e:	d010      	beq.n	80039a2 <HAL_UART_IRQHandler+0x542>
 8003980:	239c      	movs	r3, #156	; 0x9c
 8003982:	18fb      	adds	r3, r7, r3
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	2380      	movs	r3, #128	; 0x80
 8003988:	03db      	lsls	r3, r3, #15
 800398a:	4013      	ands	r3, r2
 800398c:	d009      	beq.n	80039a2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2280      	movs	r2, #128	; 0x80
 8003994:	0352      	lsls	r2, r2, #13
 8003996:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	0018      	movs	r0, r3
 800399c:	f000 fbf8 	bl	8004190 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80039a0:	e02f      	b.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80039a2:	23a4      	movs	r3, #164	; 0xa4
 80039a4:	18fb      	adds	r3, r7, r3
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2280      	movs	r2, #128	; 0x80
 80039aa:	4013      	ands	r3, r2
 80039ac:	d00f      	beq.n	80039ce <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80039ae:	23a0      	movs	r3, #160	; 0xa0
 80039b0:	18fb      	adds	r3, r7, r3
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2280      	movs	r2, #128	; 0x80
 80039b6:	4013      	ands	r3, r2
 80039b8:	d009      	beq.n	80039ce <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d01e      	beq.n	8003a00 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	0010      	movs	r0, r2
 80039ca:	4798      	blx	r3
    }
    return;
 80039cc:	e018      	b.n	8003a00 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80039ce:	23a4      	movs	r3, #164	; 0xa4
 80039d0:	18fb      	adds	r3, r7, r3
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2240      	movs	r2, #64	; 0x40
 80039d6:	4013      	ands	r3, r2
 80039d8:	d013      	beq.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
 80039da:	23a0      	movs	r3, #160	; 0xa0
 80039dc:	18fb      	adds	r3, r7, r3
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2240      	movs	r2, #64	; 0x40
 80039e2:	4013      	ands	r3, r2
 80039e4:	d00d      	beq.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	0018      	movs	r0, r3
 80039ea:	f000 fba6 	bl	800413a <UART_EndTransmit_IT>
    return;
 80039ee:	e008      	b.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
      return;
 80039f0:	46c0      	nop			; (mov r8, r8)
 80039f2:	e006      	b.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
    return;
 80039f4:	46c0      	nop			; (mov r8, r8)
 80039f6:	e004      	b.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
      return;
 80039f8:	46c0      	nop			; (mov r8, r8)
 80039fa:	e002      	b.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
      return;
 80039fc:	46c0      	nop			; (mov r8, r8)
 80039fe:	e000      	b.n	8003a02 <HAL_UART_IRQHandler+0x5a2>
    return;
 8003a00:	46c0      	nop			; (mov r8, r8)
  }

}
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b02b      	add	sp, #172	; 0xac
 8003a06:	bd90      	pop	{r4, r7, pc}
 8003a08:	fffffeff 	.word	0xfffffeff
 8003a0c:	fffffedf 	.word	0xfffffedf

08003a10 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b002      	add	sp, #8
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003a28:	46c0      	nop			; (mov r8, r8)
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	b002      	add	sp, #8
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	000a      	movs	r2, r1
 8003a3a:	1cbb      	adds	r3, r7, #2
 8003a3c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a3e:	46c0      	nop			; (mov r8, r8)
 8003a40:	46bd      	mov	sp, r7
 8003a42:	b002      	add	sp, #8
 8003a44:	bd80      	pop	{r7, pc}
	...

08003a48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b088      	sub	sp, #32
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a50:	231e      	movs	r3, #30
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	2200      	movs	r2, #0
 8003a56:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	689a      	ldr	r2, [r3, #8]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	691b      	ldr	r3, [r3, #16]
 8003a60:	431a      	orrs	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	69db      	ldr	r3, [r3, #28]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a8d      	ldr	r2, [pc, #564]	; (8003cac <UART_SetConfig+0x264>)
 8003a78:	4013      	ands	r3, r2
 8003a7a:	0019      	movs	r1, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	697a      	ldr	r2, [r7, #20]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	4a88      	ldr	r2, [pc, #544]	; (8003cb0 <UART_SetConfig+0x268>)
 8003a8e:	4013      	ands	r3, r2
 8003a90:	0019      	movs	r1, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68da      	ldr	r2, [r3, #12]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	4a7f      	ldr	r2, [pc, #508]	; (8003cb4 <UART_SetConfig+0x26c>)
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	0019      	movs	r1, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a7b      	ldr	r2, [pc, #492]	; (8003cb8 <UART_SetConfig+0x270>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d127      	bne.n	8003b1e <UART_SetConfig+0xd6>
 8003ace:	4b7b      	ldr	r3, [pc, #492]	; (8003cbc <UART_SetConfig+0x274>)
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad2:	2203      	movs	r2, #3
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2b03      	cmp	r3, #3
 8003ad8:	d00d      	beq.n	8003af6 <UART_SetConfig+0xae>
 8003ada:	d81b      	bhi.n	8003b14 <UART_SetConfig+0xcc>
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d014      	beq.n	8003b0a <UART_SetConfig+0xc2>
 8003ae0:	d818      	bhi.n	8003b14 <UART_SetConfig+0xcc>
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d002      	beq.n	8003aec <UART_SetConfig+0xa4>
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d00a      	beq.n	8003b00 <UART_SetConfig+0xb8>
 8003aea:	e013      	b.n	8003b14 <UART_SetConfig+0xcc>
 8003aec:	231f      	movs	r3, #31
 8003aee:	18fb      	adds	r3, r7, r3
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]
 8003af4:	e021      	b.n	8003b3a <UART_SetConfig+0xf2>
 8003af6:	231f      	movs	r3, #31
 8003af8:	18fb      	adds	r3, r7, r3
 8003afa:	2202      	movs	r2, #2
 8003afc:	701a      	strb	r2, [r3, #0]
 8003afe:	e01c      	b.n	8003b3a <UART_SetConfig+0xf2>
 8003b00:	231f      	movs	r3, #31
 8003b02:	18fb      	adds	r3, r7, r3
 8003b04:	2204      	movs	r2, #4
 8003b06:	701a      	strb	r2, [r3, #0]
 8003b08:	e017      	b.n	8003b3a <UART_SetConfig+0xf2>
 8003b0a:	231f      	movs	r3, #31
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	2208      	movs	r2, #8
 8003b10:	701a      	strb	r2, [r3, #0]
 8003b12:	e012      	b.n	8003b3a <UART_SetConfig+0xf2>
 8003b14:	231f      	movs	r3, #31
 8003b16:	18fb      	adds	r3, r7, r3
 8003b18:	2210      	movs	r2, #16
 8003b1a:	701a      	strb	r2, [r3, #0]
 8003b1c:	e00d      	b.n	8003b3a <UART_SetConfig+0xf2>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a67      	ldr	r2, [pc, #412]	; (8003cc0 <UART_SetConfig+0x278>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d104      	bne.n	8003b32 <UART_SetConfig+0xea>
 8003b28:	231f      	movs	r3, #31
 8003b2a:	18fb      	adds	r3, r7, r3
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	701a      	strb	r2, [r3, #0]
 8003b30:	e003      	b.n	8003b3a <UART_SetConfig+0xf2>
 8003b32:	231f      	movs	r3, #31
 8003b34:	18fb      	adds	r3, r7, r3
 8003b36:	2210      	movs	r2, #16
 8003b38:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69da      	ldr	r2, [r3, #28]
 8003b3e:	2380      	movs	r3, #128	; 0x80
 8003b40:	021b      	lsls	r3, r3, #8
 8003b42:	429a      	cmp	r2, r3
 8003b44:	d15d      	bne.n	8003c02 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003b46:	231f      	movs	r3, #31
 8003b48:	18fb      	adds	r3, r7, r3
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	2b08      	cmp	r3, #8
 8003b4e:	d015      	beq.n	8003b7c <UART_SetConfig+0x134>
 8003b50:	dc18      	bgt.n	8003b84 <UART_SetConfig+0x13c>
 8003b52:	2b04      	cmp	r3, #4
 8003b54:	d00d      	beq.n	8003b72 <UART_SetConfig+0x12a>
 8003b56:	dc15      	bgt.n	8003b84 <UART_SetConfig+0x13c>
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d002      	beq.n	8003b62 <UART_SetConfig+0x11a>
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d005      	beq.n	8003b6c <UART_SetConfig+0x124>
 8003b60:	e010      	b.n	8003b84 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b62:	f7ff fa8b 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 8003b66:	0003      	movs	r3, r0
 8003b68:	61bb      	str	r3, [r7, #24]
        break;
 8003b6a:	e012      	b.n	8003b92 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b6c:	4b55      	ldr	r3, [pc, #340]	; (8003cc4 <UART_SetConfig+0x27c>)
 8003b6e:	61bb      	str	r3, [r7, #24]
        break;
 8003b70:	e00f      	b.n	8003b92 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b72:	f7ff fa15 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 8003b76:	0003      	movs	r3, r0
 8003b78:	61bb      	str	r3, [r7, #24]
        break;
 8003b7a:	e00a      	b.n	8003b92 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b7c:	2380      	movs	r3, #128	; 0x80
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	61bb      	str	r3, [r7, #24]
        break;
 8003b82:	e006      	b.n	8003b92 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003b84:	2300      	movs	r3, #0
 8003b86:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b88:	231e      	movs	r3, #30
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	701a      	strb	r2, [r3, #0]
        break;
 8003b90:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d100      	bne.n	8003b9a <UART_SetConfig+0x152>
 8003b98:	e07b      	b.n	8003c92 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	005a      	lsls	r2, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	085b      	lsrs	r3, r3, #1
 8003ba4:	18d2      	adds	r2, r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	0019      	movs	r1, r3
 8003bac:	0010      	movs	r0, r2
 8003bae:	f7fc fab5 	bl	800011c <__udivsi3>
 8003bb2:	0003      	movs	r3, r0
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	2b0f      	cmp	r3, #15
 8003bbc:	d91c      	bls.n	8003bf8 <UART_SetConfig+0x1b0>
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	2380      	movs	r3, #128	; 0x80
 8003bc2:	025b      	lsls	r3, r3, #9
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d217      	bcs.n	8003bf8 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	b29a      	uxth	r2, r3
 8003bcc:	200e      	movs	r0, #14
 8003bce:	183b      	adds	r3, r7, r0
 8003bd0:	210f      	movs	r1, #15
 8003bd2:	438a      	bics	r2, r1
 8003bd4:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	085b      	lsrs	r3, r3, #1
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	2207      	movs	r2, #7
 8003bde:	4013      	ands	r3, r2
 8003be0:	b299      	uxth	r1, r3
 8003be2:	183b      	adds	r3, r7, r0
 8003be4:	183a      	adds	r2, r7, r0
 8003be6:	8812      	ldrh	r2, [r2, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	183a      	adds	r2, r7, r0
 8003bf2:	8812      	ldrh	r2, [r2, #0]
 8003bf4:	60da      	str	r2, [r3, #12]
 8003bf6:	e04c      	b.n	8003c92 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003bf8:	231e      	movs	r3, #30
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	701a      	strb	r2, [r3, #0]
 8003c00:	e047      	b.n	8003c92 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c02:	231f      	movs	r3, #31
 8003c04:	18fb      	adds	r3, r7, r3
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2b08      	cmp	r3, #8
 8003c0a:	d015      	beq.n	8003c38 <UART_SetConfig+0x1f0>
 8003c0c:	dc18      	bgt.n	8003c40 <UART_SetConfig+0x1f8>
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d00d      	beq.n	8003c2e <UART_SetConfig+0x1e6>
 8003c12:	dc15      	bgt.n	8003c40 <UART_SetConfig+0x1f8>
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d002      	beq.n	8003c1e <UART_SetConfig+0x1d6>
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d005      	beq.n	8003c28 <UART_SetConfig+0x1e0>
 8003c1c:	e010      	b.n	8003c40 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c1e:	f7ff fa2d 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 8003c22:	0003      	movs	r3, r0
 8003c24:	61bb      	str	r3, [r7, #24]
        break;
 8003c26:	e012      	b.n	8003c4e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c28:	4b26      	ldr	r3, [pc, #152]	; (8003cc4 <UART_SetConfig+0x27c>)
 8003c2a:	61bb      	str	r3, [r7, #24]
        break;
 8003c2c:	e00f      	b.n	8003c4e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c2e:	f7ff f9b7 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 8003c32:	0003      	movs	r3, r0
 8003c34:	61bb      	str	r3, [r7, #24]
        break;
 8003c36:	e00a      	b.n	8003c4e <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c38:	2380      	movs	r3, #128	; 0x80
 8003c3a:	021b      	lsls	r3, r3, #8
 8003c3c:	61bb      	str	r3, [r7, #24]
        break;
 8003c3e:	e006      	b.n	8003c4e <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c44:	231e      	movs	r3, #30
 8003c46:	18fb      	adds	r3, r7, r3
 8003c48:	2201      	movs	r2, #1
 8003c4a:	701a      	strb	r2, [r3, #0]
        break;
 8003c4c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01e      	beq.n	8003c92 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	085a      	lsrs	r2, r3, #1
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	18d2      	adds	r2, r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	0019      	movs	r1, r3
 8003c64:	0010      	movs	r0, r2
 8003c66:	f7fc fa59 	bl	800011c <__udivsi3>
 8003c6a:	0003      	movs	r3, r0
 8003c6c:	b29b      	uxth	r3, r3
 8003c6e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	2b0f      	cmp	r3, #15
 8003c74:	d909      	bls.n	8003c8a <UART_SetConfig+0x242>
 8003c76:	693a      	ldr	r2, [r7, #16]
 8003c78:	2380      	movs	r3, #128	; 0x80
 8003c7a:	025b      	lsls	r3, r3, #9
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d204      	bcs.n	8003c8a <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	60da      	str	r2, [r3, #12]
 8003c88:	e003      	b.n	8003c92 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003c8a:	231e      	movs	r3, #30
 8003c8c:	18fb      	adds	r3, r7, r3
 8003c8e:	2201      	movs	r2, #1
 8003c90:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003c9e:	231e      	movs	r3, #30
 8003ca0:	18fb      	adds	r3, r7, r3
 8003ca2:	781b      	ldrb	r3, [r3, #0]
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b008      	add	sp, #32
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	ffff69f3 	.word	0xffff69f3
 8003cb0:	ffffcfff 	.word	0xffffcfff
 8003cb4:	fffff4ff 	.word	0xfffff4ff
 8003cb8:	40013800 	.word	0x40013800
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	40004400 	.word	0x40004400
 8003cc4:	007a1200 	.word	0x007a1200

08003cc8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	d00b      	beq.n	8003cf2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	4a4a      	ldr	r2, [pc, #296]	; (8003e0c <UART_AdvFeatureConfig+0x144>)
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	0019      	movs	r1, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	d00b      	beq.n	8003d14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	4a43      	ldr	r2, [pc, #268]	; (8003e10 <UART_AdvFeatureConfig+0x148>)
 8003d04:	4013      	ands	r3, r2
 8003d06:	0019      	movs	r1, r3
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	430a      	orrs	r2, r1
 8003d12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d18:	2204      	movs	r2, #4
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	d00b      	beq.n	8003d36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	4a3b      	ldr	r2, [pc, #236]	; (8003e14 <UART_AdvFeatureConfig+0x14c>)
 8003d26:	4013      	ands	r3, r2
 8003d28:	0019      	movs	r1, r3
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	430a      	orrs	r2, r1
 8003d34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3a:	2208      	movs	r2, #8
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	d00b      	beq.n	8003d58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	4a34      	ldr	r2, [pc, #208]	; (8003e18 <UART_AdvFeatureConfig+0x150>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	0019      	movs	r1, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	2210      	movs	r2, #16
 8003d5e:	4013      	ands	r3, r2
 8003d60:	d00b      	beq.n	8003d7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	4a2c      	ldr	r2, [pc, #176]	; (8003e1c <UART_AdvFeatureConfig+0x154>)
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	0019      	movs	r1, r3
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	430a      	orrs	r2, r1
 8003d78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7e:	2220      	movs	r2, #32
 8003d80:	4013      	ands	r3, r2
 8003d82:	d00b      	beq.n	8003d9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	4a25      	ldr	r2, [pc, #148]	; (8003e20 <UART_AdvFeatureConfig+0x158>)
 8003d8c:	4013      	ands	r3, r2
 8003d8e:	0019      	movs	r1, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da0:	2240      	movs	r2, #64	; 0x40
 8003da2:	4013      	ands	r3, r2
 8003da4:	d01d      	beq.n	8003de2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	4a1d      	ldr	r2, [pc, #116]	; (8003e24 <UART_AdvFeatureConfig+0x15c>)
 8003dae:	4013      	ands	r3, r2
 8003db0:	0019      	movs	r1, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dc2:	2380      	movs	r3, #128	; 0x80
 8003dc4:	035b      	lsls	r3, r3, #13
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d10b      	bne.n	8003de2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	4a15      	ldr	r2, [pc, #84]	; (8003e28 <UART_AdvFeatureConfig+0x160>)
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	0019      	movs	r1, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	2280      	movs	r2, #128	; 0x80
 8003de8:	4013      	ands	r3, r2
 8003dea:	d00b      	beq.n	8003e04 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	4a0e      	ldr	r2, [pc, #56]	; (8003e2c <UART_AdvFeatureConfig+0x164>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	0019      	movs	r1, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	430a      	orrs	r2, r1
 8003e02:	605a      	str	r2, [r3, #4]
  }
}
 8003e04:	46c0      	nop			; (mov r8, r8)
 8003e06:	46bd      	mov	sp, r7
 8003e08:	b002      	add	sp, #8
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	fffdffff 	.word	0xfffdffff
 8003e10:	fffeffff 	.word	0xfffeffff
 8003e14:	fffbffff 	.word	0xfffbffff
 8003e18:	ffff7fff 	.word	0xffff7fff
 8003e1c:	ffffefff 	.word	0xffffefff
 8003e20:	ffffdfff 	.word	0xffffdfff
 8003e24:	ffefffff 	.word	0xffefffff
 8003e28:	ff9fffff 	.word	0xff9fffff
 8003e2c:	fff7ffff 	.word	0xfff7ffff

08003e30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2280      	movs	r2, #128	; 0x80
 8003e3c:	2100      	movs	r1, #0
 8003e3e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e40:	f7fd fad0 	bl	80013e4 <HAL_GetTick>
 8003e44:	0003      	movs	r3, r0
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	2208      	movs	r2, #8
 8003e50:	4013      	ands	r3, r2
 8003e52:	2b08      	cmp	r3, #8
 8003e54:	d10c      	bne.n	8003e70 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2280      	movs	r2, #128	; 0x80
 8003e5a:	0391      	lsls	r1, r2, #14
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	4a17      	ldr	r2, [pc, #92]	; (8003ebc <UART_CheckIdleState+0x8c>)
 8003e60:	9200      	str	r2, [sp, #0]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f000 f82c 	bl	8003ec0 <UART_WaitOnFlagUntilTimeout>
 8003e68:	1e03      	subs	r3, r0, #0
 8003e6a:	d001      	beq.n	8003e70 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e021      	b.n	8003eb4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2204      	movs	r2, #4
 8003e78:	4013      	ands	r3, r2
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	d10c      	bne.n	8003e98 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2280      	movs	r2, #128	; 0x80
 8003e82:	03d1      	lsls	r1, r2, #15
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	4a0d      	ldr	r2, [pc, #52]	; (8003ebc <UART_CheckIdleState+0x8c>)
 8003e88:	9200      	str	r2, [sp, #0]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f000 f818 	bl	8003ec0 <UART_WaitOnFlagUntilTimeout>
 8003e90:	1e03      	subs	r3, r0, #0
 8003e92:	d001      	beq.n	8003e98 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e00d      	b.n	8003eb4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2274      	movs	r2, #116	; 0x74
 8003eae:	2100      	movs	r1, #0
 8003eb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	0018      	movs	r0, r3
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	b004      	add	sp, #16
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	01ffffff 	.word	0x01ffffff

08003ec0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b094      	sub	sp, #80	; 0x50
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	603b      	str	r3, [r7, #0]
 8003ecc:	1dfb      	adds	r3, r7, #7
 8003ece:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ed0:	e0a3      	b.n	800401a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ed2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	d100      	bne.n	8003eda <UART_WaitOnFlagUntilTimeout+0x1a>
 8003ed8:	e09f      	b.n	800401a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eda:	f7fd fa83 	bl	80013e4 <HAL_GetTick>
 8003ede:	0002      	movs	r2, r0
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d302      	bcc.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003eea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d13d      	bne.n	8003f6c <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ef0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ef4:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ef8:	647b      	str	r3, [r7, #68]	; 0x44
 8003efa:	2301      	movs	r3, #1
 8003efc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f00:	f383 8810 	msr	PRIMASK, r3
}
 8003f04:	46c0      	nop			; (mov r8, r8)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	494c      	ldr	r1, [pc, #304]	; (8004044 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003f12:	400a      	ands	r2, r1
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f18:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f1c:	f383 8810 	msr	PRIMASK, r3
}
 8003f20:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f22:	f3ef 8310 	mrs	r3, PRIMASK
 8003f26:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f2a:	643b      	str	r3, [r7, #64]	; 0x40
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f32:	f383 8810 	msr	PRIMASK, r3
}
 8003f36:	46c0      	nop			; (mov r8, r8)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	689a      	ldr	r2, [r3, #8]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2101      	movs	r1, #1
 8003f44:	438a      	bics	r2, r1
 8003f46:	609a      	str	r2, [r3, #8]
 8003f48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f4e:	f383 8810 	msr	PRIMASK, r3
}
 8003f52:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2220      	movs	r2, #32
 8003f58:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2220      	movs	r2, #32
 8003f5e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2274      	movs	r2, #116	; 0x74
 8003f64:	2100      	movs	r1, #0
 8003f66:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e067      	b.n	800403c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2204      	movs	r2, #4
 8003f74:	4013      	ands	r3, r2
 8003f76:	d050      	beq.n	800401a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	69da      	ldr	r2, [r3, #28]
 8003f7e:	2380      	movs	r3, #128	; 0x80
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	401a      	ands	r2, r3
 8003f84:	2380      	movs	r3, #128	; 0x80
 8003f86:	011b      	lsls	r3, r3, #4
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d146      	bne.n	800401a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2280      	movs	r2, #128	; 0x80
 8003f92:	0112      	lsls	r2, r2, #4
 8003f94:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f96:	f3ef 8310 	mrs	r3, PRIMASK
 8003f9a:	613b      	str	r3, [r7, #16]
  return(result);
 8003f9c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f383 8810 	msr	PRIMASK, r3
}
 8003faa:	46c0      	nop			; (mov r8, r8)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4923      	ldr	r1, [pc, #140]	; (8004044 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003fb8:	400a      	ands	r2, r1
 8003fba:	601a      	str	r2, [r3, #0]
 8003fbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fbe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	f383 8810 	msr	PRIMASK, r3
}
 8003fc6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fc8:	f3ef 8310 	mrs	r3, PRIMASK
 8003fcc:	61fb      	str	r3, [r7, #28]
  return(result);
 8003fce:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fd0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	f383 8810 	msr	PRIMASK, r3
}
 8003fdc:	46c0      	nop			; (mov r8, r8)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2101      	movs	r1, #1
 8003fea:	438a      	bics	r2, r1
 8003fec:	609a      	str	r2, [r3, #8]
 8003fee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ff0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff4:	f383 8810 	msr	PRIMASK, r3
}
 8003ff8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2220      	movs	r2, #32
 8004004:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2280      	movs	r2, #128	; 0x80
 800400a:	2120      	movs	r1, #32
 800400c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2274      	movs	r2, #116	; 0x74
 8004012:	2100      	movs	r1, #0
 8004014:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e010      	b.n	800403c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	4013      	ands	r3, r2
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	425a      	negs	r2, r3
 800402a:	4153      	adcs	r3, r2
 800402c:	b2db      	uxtb	r3, r3
 800402e:	001a      	movs	r2, r3
 8004030:	1dfb      	adds	r3, r7, #7
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	429a      	cmp	r2, r3
 8004036:	d100      	bne.n	800403a <UART_WaitOnFlagUntilTimeout+0x17a>
 8004038:	e74b      	b.n	8003ed2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800403a:	2300      	movs	r3, #0
}
 800403c:	0018      	movs	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	b014      	add	sp, #80	; 0x50
 8004042:	bd80      	pop	{r7, pc}
 8004044:	fffffe5f 	.word	0xfffffe5f

08004048 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b08e      	sub	sp, #56	; 0x38
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004050:	f3ef 8310 	mrs	r3, PRIMASK
 8004054:	617b      	str	r3, [r7, #20]
  return(result);
 8004056:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004058:	637b      	str	r3, [r7, #52]	; 0x34
 800405a:	2301      	movs	r3, #1
 800405c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	f383 8810 	msr	PRIMASK, r3
}
 8004064:	46c0      	nop			; (mov r8, r8)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4925      	ldr	r1, [pc, #148]	; (8004108 <UART_EndRxTransfer+0xc0>)
 8004072:	400a      	ands	r2, r1
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004078:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	f383 8810 	msr	PRIMASK, r3
}
 8004080:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004082:	f3ef 8310 	mrs	r3, PRIMASK
 8004086:	623b      	str	r3, [r7, #32]
  return(result);
 8004088:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800408a:	633b      	str	r3, [r7, #48]	; 0x30
 800408c:	2301      	movs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004092:	f383 8810 	msr	PRIMASK, r3
}
 8004096:	46c0      	nop			; (mov r8, r8)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689a      	ldr	r2, [r3, #8]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2101      	movs	r1, #1
 80040a4:	438a      	bics	r2, r1
 80040a6:	609a      	str	r2, [r3, #8]
 80040a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040aa:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ae:	f383 8810 	msr	PRIMASK, r3
}
 80040b2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d118      	bne.n	80040ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040bc:	f3ef 8310 	mrs	r3, PRIMASK
 80040c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80040c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040c6:	2301      	movs	r3, #1
 80040c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f383 8810 	msr	PRIMASK, r3
}
 80040d0:	46c0      	nop			; (mov r8, r8)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	2110      	movs	r1, #16
 80040de:	438a      	bics	r2, r1
 80040e0:	601a      	str	r2, [r3, #0]
 80040e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f383 8810 	msr	PRIMASK, r3
}
 80040ec:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2220      	movs	r2, #32
 80040f2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004100:	46c0      	nop			; (mov r8, r8)
 8004102:	46bd      	mov	sp, r7
 8004104:	b00e      	add	sp, #56	; 0x38
 8004106:	bd80      	pop	{r7, pc}
 8004108:	fffffedf 	.word	0xfffffedf

0800410c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004118:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	225a      	movs	r2, #90	; 0x5a
 800411e:	2100      	movs	r1, #0
 8004120:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2252      	movs	r2, #82	; 0x52
 8004126:	2100      	movs	r1, #0
 8004128:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	0018      	movs	r0, r3
 800412e:	f7ff fc77 	bl	8003a20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004132:	46c0      	nop			; (mov r8, r8)
 8004134:	46bd      	mov	sp, r7
 8004136:	b004      	add	sp, #16
 8004138:	bd80      	pop	{r7, pc}

0800413a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b086      	sub	sp, #24
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004142:	f3ef 8310 	mrs	r3, PRIMASK
 8004146:	60bb      	str	r3, [r7, #8]
  return(result);
 8004148:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	2301      	movs	r3, #1
 800414e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f383 8810 	msr	PRIMASK, r3
}
 8004156:	46c0      	nop			; (mov r8, r8)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2140      	movs	r1, #64	; 0x40
 8004164:	438a      	bics	r2, r1
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	f383 8810 	msr	PRIMASK, r3
}
 8004172:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2220      	movs	r2, #32
 8004178:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	0018      	movs	r0, r3
 8004184:	f7ff fc44 	bl	8003a10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004188:	46c0      	nop			; (mov r8, r8)
 800418a:	46bd      	mov	sp, r7
 800418c:	b006      	add	sp, #24
 800418e:	bd80      	pop	{r7, pc}

08004190 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004198:	46c0      	nop			; (mov r8, r8)
 800419a:	46bd      	mov	sp, r7
 800419c:	b002      	add	sp, #8
 800419e:	bd80      	pop	{r7, pc}

080041a0 <__errno>:
 80041a0:	4b01      	ldr	r3, [pc, #4]	; (80041a8 <__errno+0x8>)
 80041a2:	6818      	ldr	r0, [r3, #0]
 80041a4:	4770      	bx	lr
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	2000000c 	.word	0x2000000c

080041ac <__libc_init_array>:
 80041ac:	b570      	push	{r4, r5, r6, lr}
 80041ae:	2600      	movs	r6, #0
 80041b0:	4d0c      	ldr	r5, [pc, #48]	; (80041e4 <__libc_init_array+0x38>)
 80041b2:	4c0d      	ldr	r4, [pc, #52]	; (80041e8 <__libc_init_array+0x3c>)
 80041b4:	1b64      	subs	r4, r4, r5
 80041b6:	10a4      	asrs	r4, r4, #2
 80041b8:	42a6      	cmp	r6, r4
 80041ba:	d109      	bne.n	80041d0 <__libc_init_array+0x24>
 80041bc:	2600      	movs	r6, #0
 80041be:	f000 fc8b 	bl	8004ad8 <_init>
 80041c2:	4d0a      	ldr	r5, [pc, #40]	; (80041ec <__libc_init_array+0x40>)
 80041c4:	4c0a      	ldr	r4, [pc, #40]	; (80041f0 <__libc_init_array+0x44>)
 80041c6:	1b64      	subs	r4, r4, r5
 80041c8:	10a4      	asrs	r4, r4, #2
 80041ca:	42a6      	cmp	r6, r4
 80041cc:	d105      	bne.n	80041da <__libc_init_array+0x2e>
 80041ce:	bd70      	pop	{r4, r5, r6, pc}
 80041d0:	00b3      	lsls	r3, r6, #2
 80041d2:	58eb      	ldr	r3, [r5, r3]
 80041d4:	4798      	blx	r3
 80041d6:	3601      	adds	r6, #1
 80041d8:	e7ee      	b.n	80041b8 <__libc_init_array+0xc>
 80041da:	00b3      	lsls	r3, r6, #2
 80041dc:	58eb      	ldr	r3, [r5, r3]
 80041de:	4798      	blx	r3
 80041e0:	3601      	adds	r6, #1
 80041e2:	e7f2      	b.n	80041ca <__libc_init_array+0x1e>
 80041e4:	08004c14 	.word	0x08004c14
 80041e8:	08004c14 	.word	0x08004c14
 80041ec:	08004c14 	.word	0x08004c14
 80041f0:	08004c18 	.word	0x08004c18

080041f4 <memset>:
 80041f4:	0003      	movs	r3, r0
 80041f6:	1882      	adds	r2, r0, r2
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d100      	bne.n	80041fe <memset+0xa>
 80041fc:	4770      	bx	lr
 80041fe:	7019      	strb	r1, [r3, #0]
 8004200:	3301      	adds	r3, #1
 8004202:	e7f9      	b.n	80041f8 <memset+0x4>

08004204 <siprintf>:
 8004204:	b40e      	push	{r1, r2, r3}
 8004206:	b500      	push	{lr}
 8004208:	490b      	ldr	r1, [pc, #44]	; (8004238 <siprintf+0x34>)
 800420a:	b09c      	sub	sp, #112	; 0x70
 800420c:	ab1d      	add	r3, sp, #116	; 0x74
 800420e:	9002      	str	r0, [sp, #8]
 8004210:	9006      	str	r0, [sp, #24]
 8004212:	9107      	str	r1, [sp, #28]
 8004214:	9104      	str	r1, [sp, #16]
 8004216:	4809      	ldr	r0, [pc, #36]	; (800423c <siprintf+0x38>)
 8004218:	4909      	ldr	r1, [pc, #36]	; (8004240 <siprintf+0x3c>)
 800421a:	cb04      	ldmia	r3!, {r2}
 800421c:	9105      	str	r1, [sp, #20]
 800421e:	6800      	ldr	r0, [r0, #0]
 8004220:	a902      	add	r1, sp, #8
 8004222:	9301      	str	r3, [sp, #4]
 8004224:	f000 f870 	bl	8004308 <_svfiprintf_r>
 8004228:	2300      	movs	r3, #0
 800422a:	9a02      	ldr	r2, [sp, #8]
 800422c:	7013      	strb	r3, [r2, #0]
 800422e:	b01c      	add	sp, #112	; 0x70
 8004230:	bc08      	pop	{r3}
 8004232:	b003      	add	sp, #12
 8004234:	4718      	bx	r3
 8004236:	46c0      	nop			; (mov r8, r8)
 8004238:	7fffffff 	.word	0x7fffffff
 800423c:	2000000c 	.word	0x2000000c
 8004240:	ffff0208 	.word	0xffff0208

08004244 <__ssputs_r>:
 8004244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004246:	688e      	ldr	r6, [r1, #8]
 8004248:	b085      	sub	sp, #20
 800424a:	0007      	movs	r7, r0
 800424c:	000c      	movs	r4, r1
 800424e:	9203      	str	r2, [sp, #12]
 8004250:	9301      	str	r3, [sp, #4]
 8004252:	429e      	cmp	r6, r3
 8004254:	d83c      	bhi.n	80042d0 <__ssputs_r+0x8c>
 8004256:	2390      	movs	r3, #144	; 0x90
 8004258:	898a      	ldrh	r2, [r1, #12]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	421a      	tst	r2, r3
 800425e:	d034      	beq.n	80042ca <__ssputs_r+0x86>
 8004260:	6909      	ldr	r1, [r1, #16]
 8004262:	6823      	ldr	r3, [r4, #0]
 8004264:	6960      	ldr	r0, [r4, #20]
 8004266:	1a5b      	subs	r3, r3, r1
 8004268:	9302      	str	r3, [sp, #8]
 800426a:	2303      	movs	r3, #3
 800426c:	4343      	muls	r3, r0
 800426e:	0fdd      	lsrs	r5, r3, #31
 8004270:	18ed      	adds	r5, r5, r3
 8004272:	9b01      	ldr	r3, [sp, #4]
 8004274:	9802      	ldr	r0, [sp, #8]
 8004276:	3301      	adds	r3, #1
 8004278:	181b      	adds	r3, r3, r0
 800427a:	106d      	asrs	r5, r5, #1
 800427c:	42ab      	cmp	r3, r5
 800427e:	d900      	bls.n	8004282 <__ssputs_r+0x3e>
 8004280:	001d      	movs	r5, r3
 8004282:	0553      	lsls	r3, r2, #21
 8004284:	d532      	bpl.n	80042ec <__ssputs_r+0xa8>
 8004286:	0029      	movs	r1, r5
 8004288:	0038      	movs	r0, r7
 800428a:	f000 fb53 	bl	8004934 <_malloc_r>
 800428e:	1e06      	subs	r6, r0, #0
 8004290:	d109      	bne.n	80042a6 <__ssputs_r+0x62>
 8004292:	230c      	movs	r3, #12
 8004294:	603b      	str	r3, [r7, #0]
 8004296:	2340      	movs	r3, #64	; 0x40
 8004298:	2001      	movs	r0, #1
 800429a:	89a2      	ldrh	r2, [r4, #12]
 800429c:	4240      	negs	r0, r0
 800429e:	4313      	orrs	r3, r2
 80042a0:	81a3      	strh	r3, [r4, #12]
 80042a2:	b005      	add	sp, #20
 80042a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042a6:	9a02      	ldr	r2, [sp, #8]
 80042a8:	6921      	ldr	r1, [r4, #16]
 80042aa:	f000 faba 	bl	8004822 <memcpy>
 80042ae:	89a3      	ldrh	r3, [r4, #12]
 80042b0:	4a14      	ldr	r2, [pc, #80]	; (8004304 <__ssputs_r+0xc0>)
 80042b2:	401a      	ands	r2, r3
 80042b4:	2380      	movs	r3, #128	; 0x80
 80042b6:	4313      	orrs	r3, r2
 80042b8:	81a3      	strh	r3, [r4, #12]
 80042ba:	9b02      	ldr	r3, [sp, #8]
 80042bc:	6126      	str	r6, [r4, #16]
 80042be:	18f6      	adds	r6, r6, r3
 80042c0:	6026      	str	r6, [r4, #0]
 80042c2:	6165      	str	r5, [r4, #20]
 80042c4:	9e01      	ldr	r6, [sp, #4]
 80042c6:	1aed      	subs	r5, r5, r3
 80042c8:	60a5      	str	r5, [r4, #8]
 80042ca:	9b01      	ldr	r3, [sp, #4]
 80042cc:	429e      	cmp	r6, r3
 80042ce:	d900      	bls.n	80042d2 <__ssputs_r+0x8e>
 80042d0:	9e01      	ldr	r6, [sp, #4]
 80042d2:	0032      	movs	r2, r6
 80042d4:	9903      	ldr	r1, [sp, #12]
 80042d6:	6820      	ldr	r0, [r4, #0]
 80042d8:	f000 faac 	bl	8004834 <memmove>
 80042dc:	68a3      	ldr	r3, [r4, #8]
 80042de:	2000      	movs	r0, #0
 80042e0:	1b9b      	subs	r3, r3, r6
 80042e2:	60a3      	str	r3, [r4, #8]
 80042e4:	6823      	ldr	r3, [r4, #0]
 80042e6:	199e      	adds	r6, r3, r6
 80042e8:	6026      	str	r6, [r4, #0]
 80042ea:	e7da      	b.n	80042a2 <__ssputs_r+0x5e>
 80042ec:	002a      	movs	r2, r5
 80042ee:	0038      	movs	r0, r7
 80042f0:	f000 fb96 	bl	8004a20 <_realloc_r>
 80042f4:	1e06      	subs	r6, r0, #0
 80042f6:	d1e0      	bne.n	80042ba <__ssputs_r+0x76>
 80042f8:	0038      	movs	r0, r7
 80042fa:	6921      	ldr	r1, [r4, #16]
 80042fc:	f000 faae 	bl	800485c <_free_r>
 8004300:	e7c7      	b.n	8004292 <__ssputs_r+0x4e>
 8004302:	46c0      	nop			; (mov r8, r8)
 8004304:	fffffb7f 	.word	0xfffffb7f

08004308 <_svfiprintf_r>:
 8004308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800430a:	b0a1      	sub	sp, #132	; 0x84
 800430c:	9003      	str	r0, [sp, #12]
 800430e:	001d      	movs	r5, r3
 8004310:	898b      	ldrh	r3, [r1, #12]
 8004312:	000f      	movs	r7, r1
 8004314:	0016      	movs	r6, r2
 8004316:	061b      	lsls	r3, r3, #24
 8004318:	d511      	bpl.n	800433e <_svfiprintf_r+0x36>
 800431a:	690b      	ldr	r3, [r1, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d10e      	bne.n	800433e <_svfiprintf_r+0x36>
 8004320:	2140      	movs	r1, #64	; 0x40
 8004322:	f000 fb07 	bl	8004934 <_malloc_r>
 8004326:	6038      	str	r0, [r7, #0]
 8004328:	6138      	str	r0, [r7, #16]
 800432a:	2800      	cmp	r0, #0
 800432c:	d105      	bne.n	800433a <_svfiprintf_r+0x32>
 800432e:	230c      	movs	r3, #12
 8004330:	9a03      	ldr	r2, [sp, #12]
 8004332:	3801      	subs	r0, #1
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	b021      	add	sp, #132	; 0x84
 8004338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800433a:	2340      	movs	r3, #64	; 0x40
 800433c:	617b      	str	r3, [r7, #20]
 800433e:	2300      	movs	r3, #0
 8004340:	ac08      	add	r4, sp, #32
 8004342:	6163      	str	r3, [r4, #20]
 8004344:	3320      	adds	r3, #32
 8004346:	7663      	strb	r3, [r4, #25]
 8004348:	3310      	adds	r3, #16
 800434a:	76a3      	strb	r3, [r4, #26]
 800434c:	9507      	str	r5, [sp, #28]
 800434e:	0035      	movs	r5, r6
 8004350:	782b      	ldrb	r3, [r5, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <_svfiprintf_r+0x52>
 8004356:	2b25      	cmp	r3, #37	; 0x25
 8004358:	d147      	bne.n	80043ea <_svfiprintf_r+0xe2>
 800435a:	1bab      	subs	r3, r5, r6
 800435c:	9305      	str	r3, [sp, #20]
 800435e:	42b5      	cmp	r5, r6
 8004360:	d00c      	beq.n	800437c <_svfiprintf_r+0x74>
 8004362:	0032      	movs	r2, r6
 8004364:	0039      	movs	r1, r7
 8004366:	9803      	ldr	r0, [sp, #12]
 8004368:	f7ff ff6c 	bl	8004244 <__ssputs_r>
 800436c:	1c43      	adds	r3, r0, #1
 800436e:	d100      	bne.n	8004372 <_svfiprintf_r+0x6a>
 8004370:	e0ae      	b.n	80044d0 <_svfiprintf_r+0x1c8>
 8004372:	6962      	ldr	r2, [r4, #20]
 8004374:	9b05      	ldr	r3, [sp, #20]
 8004376:	4694      	mov	ip, r2
 8004378:	4463      	add	r3, ip
 800437a:	6163      	str	r3, [r4, #20]
 800437c:	782b      	ldrb	r3, [r5, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d100      	bne.n	8004384 <_svfiprintf_r+0x7c>
 8004382:	e0a5      	b.n	80044d0 <_svfiprintf_r+0x1c8>
 8004384:	2201      	movs	r2, #1
 8004386:	2300      	movs	r3, #0
 8004388:	4252      	negs	r2, r2
 800438a:	6062      	str	r2, [r4, #4]
 800438c:	a904      	add	r1, sp, #16
 800438e:	3254      	adds	r2, #84	; 0x54
 8004390:	1852      	adds	r2, r2, r1
 8004392:	1c6e      	adds	r6, r5, #1
 8004394:	6023      	str	r3, [r4, #0]
 8004396:	60e3      	str	r3, [r4, #12]
 8004398:	60a3      	str	r3, [r4, #8]
 800439a:	7013      	strb	r3, [r2, #0]
 800439c:	65a3      	str	r3, [r4, #88]	; 0x58
 800439e:	2205      	movs	r2, #5
 80043a0:	7831      	ldrb	r1, [r6, #0]
 80043a2:	4854      	ldr	r0, [pc, #336]	; (80044f4 <_svfiprintf_r+0x1ec>)
 80043a4:	f000 fa32 	bl	800480c <memchr>
 80043a8:	1c75      	adds	r5, r6, #1
 80043aa:	2800      	cmp	r0, #0
 80043ac:	d11f      	bne.n	80043ee <_svfiprintf_r+0xe6>
 80043ae:	6822      	ldr	r2, [r4, #0]
 80043b0:	06d3      	lsls	r3, r2, #27
 80043b2:	d504      	bpl.n	80043be <_svfiprintf_r+0xb6>
 80043b4:	2353      	movs	r3, #83	; 0x53
 80043b6:	a904      	add	r1, sp, #16
 80043b8:	185b      	adds	r3, r3, r1
 80043ba:	2120      	movs	r1, #32
 80043bc:	7019      	strb	r1, [r3, #0]
 80043be:	0713      	lsls	r3, r2, #28
 80043c0:	d504      	bpl.n	80043cc <_svfiprintf_r+0xc4>
 80043c2:	2353      	movs	r3, #83	; 0x53
 80043c4:	a904      	add	r1, sp, #16
 80043c6:	185b      	adds	r3, r3, r1
 80043c8:	212b      	movs	r1, #43	; 0x2b
 80043ca:	7019      	strb	r1, [r3, #0]
 80043cc:	7833      	ldrb	r3, [r6, #0]
 80043ce:	2b2a      	cmp	r3, #42	; 0x2a
 80043d0:	d016      	beq.n	8004400 <_svfiprintf_r+0xf8>
 80043d2:	0035      	movs	r5, r6
 80043d4:	2100      	movs	r1, #0
 80043d6:	200a      	movs	r0, #10
 80043d8:	68e3      	ldr	r3, [r4, #12]
 80043da:	782a      	ldrb	r2, [r5, #0]
 80043dc:	1c6e      	adds	r6, r5, #1
 80043de:	3a30      	subs	r2, #48	; 0x30
 80043e0:	2a09      	cmp	r2, #9
 80043e2:	d94e      	bls.n	8004482 <_svfiprintf_r+0x17a>
 80043e4:	2900      	cmp	r1, #0
 80043e6:	d111      	bne.n	800440c <_svfiprintf_r+0x104>
 80043e8:	e017      	b.n	800441a <_svfiprintf_r+0x112>
 80043ea:	3501      	adds	r5, #1
 80043ec:	e7b0      	b.n	8004350 <_svfiprintf_r+0x48>
 80043ee:	4b41      	ldr	r3, [pc, #260]	; (80044f4 <_svfiprintf_r+0x1ec>)
 80043f0:	6822      	ldr	r2, [r4, #0]
 80043f2:	1ac0      	subs	r0, r0, r3
 80043f4:	2301      	movs	r3, #1
 80043f6:	4083      	lsls	r3, r0
 80043f8:	4313      	orrs	r3, r2
 80043fa:	002e      	movs	r6, r5
 80043fc:	6023      	str	r3, [r4, #0]
 80043fe:	e7ce      	b.n	800439e <_svfiprintf_r+0x96>
 8004400:	9b07      	ldr	r3, [sp, #28]
 8004402:	1d19      	adds	r1, r3, #4
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	9107      	str	r1, [sp, #28]
 8004408:	2b00      	cmp	r3, #0
 800440a:	db01      	blt.n	8004410 <_svfiprintf_r+0x108>
 800440c:	930b      	str	r3, [sp, #44]	; 0x2c
 800440e:	e004      	b.n	800441a <_svfiprintf_r+0x112>
 8004410:	425b      	negs	r3, r3
 8004412:	60e3      	str	r3, [r4, #12]
 8004414:	2302      	movs	r3, #2
 8004416:	4313      	orrs	r3, r2
 8004418:	6023      	str	r3, [r4, #0]
 800441a:	782b      	ldrb	r3, [r5, #0]
 800441c:	2b2e      	cmp	r3, #46	; 0x2e
 800441e:	d10a      	bne.n	8004436 <_svfiprintf_r+0x12e>
 8004420:	786b      	ldrb	r3, [r5, #1]
 8004422:	2b2a      	cmp	r3, #42	; 0x2a
 8004424:	d135      	bne.n	8004492 <_svfiprintf_r+0x18a>
 8004426:	9b07      	ldr	r3, [sp, #28]
 8004428:	3502      	adds	r5, #2
 800442a:	1d1a      	adds	r2, r3, #4
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	9207      	str	r2, [sp, #28]
 8004430:	2b00      	cmp	r3, #0
 8004432:	db2b      	blt.n	800448c <_svfiprintf_r+0x184>
 8004434:	9309      	str	r3, [sp, #36]	; 0x24
 8004436:	4e30      	ldr	r6, [pc, #192]	; (80044f8 <_svfiprintf_r+0x1f0>)
 8004438:	2203      	movs	r2, #3
 800443a:	0030      	movs	r0, r6
 800443c:	7829      	ldrb	r1, [r5, #0]
 800443e:	f000 f9e5 	bl	800480c <memchr>
 8004442:	2800      	cmp	r0, #0
 8004444:	d006      	beq.n	8004454 <_svfiprintf_r+0x14c>
 8004446:	2340      	movs	r3, #64	; 0x40
 8004448:	1b80      	subs	r0, r0, r6
 800444a:	4083      	lsls	r3, r0
 800444c:	6822      	ldr	r2, [r4, #0]
 800444e:	3501      	adds	r5, #1
 8004450:	4313      	orrs	r3, r2
 8004452:	6023      	str	r3, [r4, #0]
 8004454:	7829      	ldrb	r1, [r5, #0]
 8004456:	2206      	movs	r2, #6
 8004458:	4828      	ldr	r0, [pc, #160]	; (80044fc <_svfiprintf_r+0x1f4>)
 800445a:	1c6e      	adds	r6, r5, #1
 800445c:	7621      	strb	r1, [r4, #24]
 800445e:	f000 f9d5 	bl	800480c <memchr>
 8004462:	2800      	cmp	r0, #0
 8004464:	d03c      	beq.n	80044e0 <_svfiprintf_r+0x1d8>
 8004466:	4b26      	ldr	r3, [pc, #152]	; (8004500 <_svfiprintf_r+0x1f8>)
 8004468:	2b00      	cmp	r3, #0
 800446a:	d125      	bne.n	80044b8 <_svfiprintf_r+0x1b0>
 800446c:	2207      	movs	r2, #7
 800446e:	9b07      	ldr	r3, [sp, #28]
 8004470:	3307      	adds	r3, #7
 8004472:	4393      	bics	r3, r2
 8004474:	3308      	adds	r3, #8
 8004476:	9307      	str	r3, [sp, #28]
 8004478:	6963      	ldr	r3, [r4, #20]
 800447a:	9a04      	ldr	r2, [sp, #16]
 800447c:	189b      	adds	r3, r3, r2
 800447e:	6163      	str	r3, [r4, #20]
 8004480:	e765      	b.n	800434e <_svfiprintf_r+0x46>
 8004482:	4343      	muls	r3, r0
 8004484:	0035      	movs	r5, r6
 8004486:	2101      	movs	r1, #1
 8004488:	189b      	adds	r3, r3, r2
 800448a:	e7a6      	b.n	80043da <_svfiprintf_r+0xd2>
 800448c:	2301      	movs	r3, #1
 800448e:	425b      	negs	r3, r3
 8004490:	e7d0      	b.n	8004434 <_svfiprintf_r+0x12c>
 8004492:	2300      	movs	r3, #0
 8004494:	200a      	movs	r0, #10
 8004496:	001a      	movs	r2, r3
 8004498:	3501      	adds	r5, #1
 800449a:	6063      	str	r3, [r4, #4]
 800449c:	7829      	ldrb	r1, [r5, #0]
 800449e:	1c6e      	adds	r6, r5, #1
 80044a0:	3930      	subs	r1, #48	; 0x30
 80044a2:	2909      	cmp	r1, #9
 80044a4:	d903      	bls.n	80044ae <_svfiprintf_r+0x1a6>
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d0c5      	beq.n	8004436 <_svfiprintf_r+0x12e>
 80044aa:	9209      	str	r2, [sp, #36]	; 0x24
 80044ac:	e7c3      	b.n	8004436 <_svfiprintf_r+0x12e>
 80044ae:	4342      	muls	r2, r0
 80044b0:	0035      	movs	r5, r6
 80044b2:	2301      	movs	r3, #1
 80044b4:	1852      	adds	r2, r2, r1
 80044b6:	e7f1      	b.n	800449c <_svfiprintf_r+0x194>
 80044b8:	ab07      	add	r3, sp, #28
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	003a      	movs	r2, r7
 80044be:	0021      	movs	r1, r4
 80044c0:	4b10      	ldr	r3, [pc, #64]	; (8004504 <_svfiprintf_r+0x1fc>)
 80044c2:	9803      	ldr	r0, [sp, #12]
 80044c4:	e000      	b.n	80044c8 <_svfiprintf_r+0x1c0>
 80044c6:	bf00      	nop
 80044c8:	9004      	str	r0, [sp, #16]
 80044ca:	9b04      	ldr	r3, [sp, #16]
 80044cc:	3301      	adds	r3, #1
 80044ce:	d1d3      	bne.n	8004478 <_svfiprintf_r+0x170>
 80044d0:	89bb      	ldrh	r3, [r7, #12]
 80044d2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80044d4:	065b      	lsls	r3, r3, #25
 80044d6:	d400      	bmi.n	80044da <_svfiprintf_r+0x1d2>
 80044d8:	e72d      	b.n	8004336 <_svfiprintf_r+0x2e>
 80044da:	2001      	movs	r0, #1
 80044dc:	4240      	negs	r0, r0
 80044de:	e72a      	b.n	8004336 <_svfiprintf_r+0x2e>
 80044e0:	ab07      	add	r3, sp, #28
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	003a      	movs	r2, r7
 80044e6:	0021      	movs	r1, r4
 80044e8:	4b06      	ldr	r3, [pc, #24]	; (8004504 <_svfiprintf_r+0x1fc>)
 80044ea:	9803      	ldr	r0, [sp, #12]
 80044ec:	f000 f87c 	bl	80045e8 <_printf_i>
 80044f0:	e7ea      	b.n	80044c8 <_svfiprintf_r+0x1c0>
 80044f2:	46c0      	nop			; (mov r8, r8)
 80044f4:	08004be0 	.word	0x08004be0
 80044f8:	08004be6 	.word	0x08004be6
 80044fc:	08004bea 	.word	0x08004bea
 8004500:	00000000 	.word	0x00000000
 8004504:	08004245 	.word	0x08004245

08004508 <_printf_common>:
 8004508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800450a:	0015      	movs	r5, r2
 800450c:	9301      	str	r3, [sp, #4]
 800450e:	688a      	ldr	r2, [r1, #8]
 8004510:	690b      	ldr	r3, [r1, #16]
 8004512:	000c      	movs	r4, r1
 8004514:	9000      	str	r0, [sp, #0]
 8004516:	4293      	cmp	r3, r2
 8004518:	da00      	bge.n	800451c <_printf_common+0x14>
 800451a:	0013      	movs	r3, r2
 800451c:	0022      	movs	r2, r4
 800451e:	602b      	str	r3, [r5, #0]
 8004520:	3243      	adds	r2, #67	; 0x43
 8004522:	7812      	ldrb	r2, [r2, #0]
 8004524:	2a00      	cmp	r2, #0
 8004526:	d001      	beq.n	800452c <_printf_common+0x24>
 8004528:	3301      	adds	r3, #1
 800452a:	602b      	str	r3, [r5, #0]
 800452c:	6823      	ldr	r3, [r4, #0]
 800452e:	069b      	lsls	r3, r3, #26
 8004530:	d502      	bpl.n	8004538 <_printf_common+0x30>
 8004532:	682b      	ldr	r3, [r5, #0]
 8004534:	3302      	adds	r3, #2
 8004536:	602b      	str	r3, [r5, #0]
 8004538:	6822      	ldr	r2, [r4, #0]
 800453a:	2306      	movs	r3, #6
 800453c:	0017      	movs	r7, r2
 800453e:	401f      	ands	r7, r3
 8004540:	421a      	tst	r2, r3
 8004542:	d027      	beq.n	8004594 <_printf_common+0x8c>
 8004544:	0023      	movs	r3, r4
 8004546:	3343      	adds	r3, #67	; 0x43
 8004548:	781b      	ldrb	r3, [r3, #0]
 800454a:	1e5a      	subs	r2, r3, #1
 800454c:	4193      	sbcs	r3, r2
 800454e:	6822      	ldr	r2, [r4, #0]
 8004550:	0692      	lsls	r2, r2, #26
 8004552:	d430      	bmi.n	80045b6 <_printf_common+0xae>
 8004554:	0022      	movs	r2, r4
 8004556:	9901      	ldr	r1, [sp, #4]
 8004558:	9800      	ldr	r0, [sp, #0]
 800455a:	9e08      	ldr	r6, [sp, #32]
 800455c:	3243      	adds	r2, #67	; 0x43
 800455e:	47b0      	blx	r6
 8004560:	1c43      	adds	r3, r0, #1
 8004562:	d025      	beq.n	80045b0 <_printf_common+0xa8>
 8004564:	2306      	movs	r3, #6
 8004566:	6820      	ldr	r0, [r4, #0]
 8004568:	682a      	ldr	r2, [r5, #0]
 800456a:	68e1      	ldr	r1, [r4, #12]
 800456c:	2500      	movs	r5, #0
 800456e:	4003      	ands	r3, r0
 8004570:	2b04      	cmp	r3, #4
 8004572:	d103      	bne.n	800457c <_printf_common+0x74>
 8004574:	1a8d      	subs	r5, r1, r2
 8004576:	43eb      	mvns	r3, r5
 8004578:	17db      	asrs	r3, r3, #31
 800457a:	401d      	ands	r5, r3
 800457c:	68a3      	ldr	r3, [r4, #8]
 800457e:	6922      	ldr	r2, [r4, #16]
 8004580:	4293      	cmp	r3, r2
 8004582:	dd01      	ble.n	8004588 <_printf_common+0x80>
 8004584:	1a9b      	subs	r3, r3, r2
 8004586:	18ed      	adds	r5, r5, r3
 8004588:	2700      	movs	r7, #0
 800458a:	42bd      	cmp	r5, r7
 800458c:	d120      	bne.n	80045d0 <_printf_common+0xc8>
 800458e:	2000      	movs	r0, #0
 8004590:	e010      	b.n	80045b4 <_printf_common+0xac>
 8004592:	3701      	adds	r7, #1
 8004594:	68e3      	ldr	r3, [r4, #12]
 8004596:	682a      	ldr	r2, [r5, #0]
 8004598:	1a9b      	subs	r3, r3, r2
 800459a:	42bb      	cmp	r3, r7
 800459c:	ddd2      	ble.n	8004544 <_printf_common+0x3c>
 800459e:	0022      	movs	r2, r4
 80045a0:	2301      	movs	r3, #1
 80045a2:	9901      	ldr	r1, [sp, #4]
 80045a4:	9800      	ldr	r0, [sp, #0]
 80045a6:	9e08      	ldr	r6, [sp, #32]
 80045a8:	3219      	adds	r2, #25
 80045aa:	47b0      	blx	r6
 80045ac:	1c43      	adds	r3, r0, #1
 80045ae:	d1f0      	bne.n	8004592 <_printf_common+0x8a>
 80045b0:	2001      	movs	r0, #1
 80045b2:	4240      	negs	r0, r0
 80045b4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80045b6:	2030      	movs	r0, #48	; 0x30
 80045b8:	18e1      	adds	r1, r4, r3
 80045ba:	3143      	adds	r1, #67	; 0x43
 80045bc:	7008      	strb	r0, [r1, #0]
 80045be:	0021      	movs	r1, r4
 80045c0:	1c5a      	adds	r2, r3, #1
 80045c2:	3145      	adds	r1, #69	; 0x45
 80045c4:	7809      	ldrb	r1, [r1, #0]
 80045c6:	18a2      	adds	r2, r4, r2
 80045c8:	3243      	adds	r2, #67	; 0x43
 80045ca:	3302      	adds	r3, #2
 80045cc:	7011      	strb	r1, [r2, #0]
 80045ce:	e7c1      	b.n	8004554 <_printf_common+0x4c>
 80045d0:	0022      	movs	r2, r4
 80045d2:	2301      	movs	r3, #1
 80045d4:	9901      	ldr	r1, [sp, #4]
 80045d6:	9800      	ldr	r0, [sp, #0]
 80045d8:	9e08      	ldr	r6, [sp, #32]
 80045da:	321a      	adds	r2, #26
 80045dc:	47b0      	blx	r6
 80045de:	1c43      	adds	r3, r0, #1
 80045e0:	d0e6      	beq.n	80045b0 <_printf_common+0xa8>
 80045e2:	3701      	adds	r7, #1
 80045e4:	e7d1      	b.n	800458a <_printf_common+0x82>
	...

080045e8 <_printf_i>:
 80045e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ea:	b08b      	sub	sp, #44	; 0x2c
 80045ec:	9206      	str	r2, [sp, #24]
 80045ee:	000a      	movs	r2, r1
 80045f0:	3243      	adds	r2, #67	; 0x43
 80045f2:	9307      	str	r3, [sp, #28]
 80045f4:	9005      	str	r0, [sp, #20]
 80045f6:	9204      	str	r2, [sp, #16]
 80045f8:	7e0a      	ldrb	r2, [r1, #24]
 80045fa:	000c      	movs	r4, r1
 80045fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80045fe:	2a78      	cmp	r2, #120	; 0x78
 8004600:	d807      	bhi.n	8004612 <_printf_i+0x2a>
 8004602:	2a62      	cmp	r2, #98	; 0x62
 8004604:	d809      	bhi.n	800461a <_printf_i+0x32>
 8004606:	2a00      	cmp	r2, #0
 8004608:	d100      	bne.n	800460c <_printf_i+0x24>
 800460a:	e0c1      	b.n	8004790 <_printf_i+0x1a8>
 800460c:	2a58      	cmp	r2, #88	; 0x58
 800460e:	d100      	bne.n	8004612 <_printf_i+0x2a>
 8004610:	e08c      	b.n	800472c <_printf_i+0x144>
 8004612:	0026      	movs	r6, r4
 8004614:	3642      	adds	r6, #66	; 0x42
 8004616:	7032      	strb	r2, [r6, #0]
 8004618:	e022      	b.n	8004660 <_printf_i+0x78>
 800461a:	0010      	movs	r0, r2
 800461c:	3863      	subs	r0, #99	; 0x63
 800461e:	2815      	cmp	r0, #21
 8004620:	d8f7      	bhi.n	8004612 <_printf_i+0x2a>
 8004622:	f7fb fd71 	bl	8000108 <__gnu_thumb1_case_shi>
 8004626:	0016      	.short	0x0016
 8004628:	fff6001f 	.word	0xfff6001f
 800462c:	fff6fff6 	.word	0xfff6fff6
 8004630:	001ffff6 	.word	0x001ffff6
 8004634:	fff6fff6 	.word	0xfff6fff6
 8004638:	fff6fff6 	.word	0xfff6fff6
 800463c:	003600a8 	.word	0x003600a8
 8004640:	fff6009a 	.word	0xfff6009a
 8004644:	00b9fff6 	.word	0x00b9fff6
 8004648:	0036fff6 	.word	0x0036fff6
 800464c:	fff6fff6 	.word	0xfff6fff6
 8004650:	009e      	.short	0x009e
 8004652:	0026      	movs	r6, r4
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	3642      	adds	r6, #66	; 0x42
 8004658:	1d11      	adds	r1, r2, #4
 800465a:	6019      	str	r1, [r3, #0]
 800465c:	6813      	ldr	r3, [r2, #0]
 800465e:	7033      	strb	r3, [r6, #0]
 8004660:	2301      	movs	r3, #1
 8004662:	e0a7      	b.n	80047b4 <_printf_i+0x1cc>
 8004664:	6808      	ldr	r0, [r1, #0]
 8004666:	6819      	ldr	r1, [r3, #0]
 8004668:	1d0a      	adds	r2, r1, #4
 800466a:	0605      	lsls	r5, r0, #24
 800466c:	d50b      	bpl.n	8004686 <_printf_i+0x9e>
 800466e:	680d      	ldr	r5, [r1, #0]
 8004670:	601a      	str	r2, [r3, #0]
 8004672:	2d00      	cmp	r5, #0
 8004674:	da03      	bge.n	800467e <_printf_i+0x96>
 8004676:	232d      	movs	r3, #45	; 0x2d
 8004678:	9a04      	ldr	r2, [sp, #16]
 800467a:	426d      	negs	r5, r5
 800467c:	7013      	strb	r3, [r2, #0]
 800467e:	4b61      	ldr	r3, [pc, #388]	; (8004804 <_printf_i+0x21c>)
 8004680:	270a      	movs	r7, #10
 8004682:	9303      	str	r3, [sp, #12]
 8004684:	e01b      	b.n	80046be <_printf_i+0xd6>
 8004686:	680d      	ldr	r5, [r1, #0]
 8004688:	601a      	str	r2, [r3, #0]
 800468a:	0641      	lsls	r1, r0, #25
 800468c:	d5f1      	bpl.n	8004672 <_printf_i+0x8a>
 800468e:	b22d      	sxth	r5, r5
 8004690:	e7ef      	b.n	8004672 <_printf_i+0x8a>
 8004692:	680d      	ldr	r5, [r1, #0]
 8004694:	6819      	ldr	r1, [r3, #0]
 8004696:	1d08      	adds	r0, r1, #4
 8004698:	6018      	str	r0, [r3, #0]
 800469a:	062e      	lsls	r6, r5, #24
 800469c:	d501      	bpl.n	80046a2 <_printf_i+0xba>
 800469e:	680d      	ldr	r5, [r1, #0]
 80046a0:	e003      	b.n	80046aa <_printf_i+0xc2>
 80046a2:	066d      	lsls	r5, r5, #25
 80046a4:	d5fb      	bpl.n	800469e <_printf_i+0xb6>
 80046a6:	680d      	ldr	r5, [r1, #0]
 80046a8:	b2ad      	uxth	r5, r5
 80046aa:	4b56      	ldr	r3, [pc, #344]	; (8004804 <_printf_i+0x21c>)
 80046ac:	2708      	movs	r7, #8
 80046ae:	9303      	str	r3, [sp, #12]
 80046b0:	2a6f      	cmp	r2, #111	; 0x6f
 80046b2:	d000      	beq.n	80046b6 <_printf_i+0xce>
 80046b4:	3702      	adds	r7, #2
 80046b6:	0023      	movs	r3, r4
 80046b8:	2200      	movs	r2, #0
 80046ba:	3343      	adds	r3, #67	; 0x43
 80046bc:	701a      	strb	r2, [r3, #0]
 80046be:	6863      	ldr	r3, [r4, #4]
 80046c0:	60a3      	str	r3, [r4, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	db03      	blt.n	80046ce <_printf_i+0xe6>
 80046c6:	2204      	movs	r2, #4
 80046c8:	6821      	ldr	r1, [r4, #0]
 80046ca:	4391      	bics	r1, r2
 80046cc:	6021      	str	r1, [r4, #0]
 80046ce:	2d00      	cmp	r5, #0
 80046d0:	d102      	bne.n	80046d8 <_printf_i+0xf0>
 80046d2:	9e04      	ldr	r6, [sp, #16]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d00c      	beq.n	80046f2 <_printf_i+0x10a>
 80046d8:	9e04      	ldr	r6, [sp, #16]
 80046da:	0028      	movs	r0, r5
 80046dc:	0039      	movs	r1, r7
 80046de:	f7fb fda3 	bl	8000228 <__aeabi_uidivmod>
 80046e2:	9b03      	ldr	r3, [sp, #12]
 80046e4:	3e01      	subs	r6, #1
 80046e6:	5c5b      	ldrb	r3, [r3, r1]
 80046e8:	7033      	strb	r3, [r6, #0]
 80046ea:	002b      	movs	r3, r5
 80046ec:	0005      	movs	r5, r0
 80046ee:	429f      	cmp	r7, r3
 80046f0:	d9f3      	bls.n	80046da <_printf_i+0xf2>
 80046f2:	2f08      	cmp	r7, #8
 80046f4:	d109      	bne.n	800470a <_printf_i+0x122>
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	07db      	lsls	r3, r3, #31
 80046fa:	d506      	bpl.n	800470a <_printf_i+0x122>
 80046fc:	6863      	ldr	r3, [r4, #4]
 80046fe:	6922      	ldr	r2, [r4, #16]
 8004700:	4293      	cmp	r3, r2
 8004702:	dc02      	bgt.n	800470a <_printf_i+0x122>
 8004704:	2330      	movs	r3, #48	; 0x30
 8004706:	3e01      	subs	r6, #1
 8004708:	7033      	strb	r3, [r6, #0]
 800470a:	9b04      	ldr	r3, [sp, #16]
 800470c:	1b9b      	subs	r3, r3, r6
 800470e:	6123      	str	r3, [r4, #16]
 8004710:	9b07      	ldr	r3, [sp, #28]
 8004712:	0021      	movs	r1, r4
 8004714:	9300      	str	r3, [sp, #0]
 8004716:	9805      	ldr	r0, [sp, #20]
 8004718:	9b06      	ldr	r3, [sp, #24]
 800471a:	aa09      	add	r2, sp, #36	; 0x24
 800471c:	f7ff fef4 	bl	8004508 <_printf_common>
 8004720:	1c43      	adds	r3, r0, #1
 8004722:	d14c      	bne.n	80047be <_printf_i+0x1d6>
 8004724:	2001      	movs	r0, #1
 8004726:	4240      	negs	r0, r0
 8004728:	b00b      	add	sp, #44	; 0x2c
 800472a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800472c:	3145      	adds	r1, #69	; 0x45
 800472e:	700a      	strb	r2, [r1, #0]
 8004730:	4a34      	ldr	r2, [pc, #208]	; (8004804 <_printf_i+0x21c>)
 8004732:	9203      	str	r2, [sp, #12]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	6821      	ldr	r1, [r4, #0]
 8004738:	ca20      	ldmia	r2!, {r5}
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	0608      	lsls	r0, r1, #24
 800473e:	d516      	bpl.n	800476e <_printf_i+0x186>
 8004740:	07cb      	lsls	r3, r1, #31
 8004742:	d502      	bpl.n	800474a <_printf_i+0x162>
 8004744:	2320      	movs	r3, #32
 8004746:	4319      	orrs	r1, r3
 8004748:	6021      	str	r1, [r4, #0]
 800474a:	2710      	movs	r7, #16
 800474c:	2d00      	cmp	r5, #0
 800474e:	d1b2      	bne.n	80046b6 <_printf_i+0xce>
 8004750:	2320      	movs	r3, #32
 8004752:	6822      	ldr	r2, [r4, #0]
 8004754:	439a      	bics	r2, r3
 8004756:	6022      	str	r2, [r4, #0]
 8004758:	e7ad      	b.n	80046b6 <_printf_i+0xce>
 800475a:	2220      	movs	r2, #32
 800475c:	6809      	ldr	r1, [r1, #0]
 800475e:	430a      	orrs	r2, r1
 8004760:	6022      	str	r2, [r4, #0]
 8004762:	0022      	movs	r2, r4
 8004764:	2178      	movs	r1, #120	; 0x78
 8004766:	3245      	adds	r2, #69	; 0x45
 8004768:	7011      	strb	r1, [r2, #0]
 800476a:	4a27      	ldr	r2, [pc, #156]	; (8004808 <_printf_i+0x220>)
 800476c:	e7e1      	b.n	8004732 <_printf_i+0x14a>
 800476e:	0648      	lsls	r0, r1, #25
 8004770:	d5e6      	bpl.n	8004740 <_printf_i+0x158>
 8004772:	b2ad      	uxth	r5, r5
 8004774:	e7e4      	b.n	8004740 <_printf_i+0x158>
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	680d      	ldr	r5, [r1, #0]
 800477a:	1d10      	adds	r0, r2, #4
 800477c:	6949      	ldr	r1, [r1, #20]
 800477e:	6018      	str	r0, [r3, #0]
 8004780:	6813      	ldr	r3, [r2, #0]
 8004782:	062e      	lsls	r6, r5, #24
 8004784:	d501      	bpl.n	800478a <_printf_i+0x1a2>
 8004786:	6019      	str	r1, [r3, #0]
 8004788:	e002      	b.n	8004790 <_printf_i+0x1a8>
 800478a:	066d      	lsls	r5, r5, #25
 800478c:	d5fb      	bpl.n	8004786 <_printf_i+0x19e>
 800478e:	8019      	strh	r1, [r3, #0]
 8004790:	2300      	movs	r3, #0
 8004792:	9e04      	ldr	r6, [sp, #16]
 8004794:	6123      	str	r3, [r4, #16]
 8004796:	e7bb      	b.n	8004710 <_printf_i+0x128>
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	1d11      	adds	r1, r2, #4
 800479c:	6019      	str	r1, [r3, #0]
 800479e:	6816      	ldr	r6, [r2, #0]
 80047a0:	2100      	movs	r1, #0
 80047a2:	0030      	movs	r0, r6
 80047a4:	6862      	ldr	r2, [r4, #4]
 80047a6:	f000 f831 	bl	800480c <memchr>
 80047aa:	2800      	cmp	r0, #0
 80047ac:	d001      	beq.n	80047b2 <_printf_i+0x1ca>
 80047ae:	1b80      	subs	r0, r0, r6
 80047b0:	6060      	str	r0, [r4, #4]
 80047b2:	6863      	ldr	r3, [r4, #4]
 80047b4:	6123      	str	r3, [r4, #16]
 80047b6:	2300      	movs	r3, #0
 80047b8:	9a04      	ldr	r2, [sp, #16]
 80047ba:	7013      	strb	r3, [r2, #0]
 80047bc:	e7a8      	b.n	8004710 <_printf_i+0x128>
 80047be:	6923      	ldr	r3, [r4, #16]
 80047c0:	0032      	movs	r2, r6
 80047c2:	9906      	ldr	r1, [sp, #24]
 80047c4:	9805      	ldr	r0, [sp, #20]
 80047c6:	9d07      	ldr	r5, [sp, #28]
 80047c8:	47a8      	blx	r5
 80047ca:	1c43      	adds	r3, r0, #1
 80047cc:	d0aa      	beq.n	8004724 <_printf_i+0x13c>
 80047ce:	6823      	ldr	r3, [r4, #0]
 80047d0:	079b      	lsls	r3, r3, #30
 80047d2:	d415      	bmi.n	8004800 <_printf_i+0x218>
 80047d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047d6:	68e0      	ldr	r0, [r4, #12]
 80047d8:	4298      	cmp	r0, r3
 80047da:	daa5      	bge.n	8004728 <_printf_i+0x140>
 80047dc:	0018      	movs	r0, r3
 80047de:	e7a3      	b.n	8004728 <_printf_i+0x140>
 80047e0:	0022      	movs	r2, r4
 80047e2:	2301      	movs	r3, #1
 80047e4:	9906      	ldr	r1, [sp, #24]
 80047e6:	9805      	ldr	r0, [sp, #20]
 80047e8:	9e07      	ldr	r6, [sp, #28]
 80047ea:	3219      	adds	r2, #25
 80047ec:	47b0      	blx	r6
 80047ee:	1c43      	adds	r3, r0, #1
 80047f0:	d098      	beq.n	8004724 <_printf_i+0x13c>
 80047f2:	3501      	adds	r5, #1
 80047f4:	68e3      	ldr	r3, [r4, #12]
 80047f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80047f8:	1a9b      	subs	r3, r3, r2
 80047fa:	42ab      	cmp	r3, r5
 80047fc:	dcf0      	bgt.n	80047e0 <_printf_i+0x1f8>
 80047fe:	e7e9      	b.n	80047d4 <_printf_i+0x1ec>
 8004800:	2500      	movs	r5, #0
 8004802:	e7f7      	b.n	80047f4 <_printf_i+0x20c>
 8004804:	08004bf1 	.word	0x08004bf1
 8004808:	08004c02 	.word	0x08004c02

0800480c <memchr>:
 800480c:	b2c9      	uxtb	r1, r1
 800480e:	1882      	adds	r2, r0, r2
 8004810:	4290      	cmp	r0, r2
 8004812:	d101      	bne.n	8004818 <memchr+0xc>
 8004814:	2000      	movs	r0, #0
 8004816:	4770      	bx	lr
 8004818:	7803      	ldrb	r3, [r0, #0]
 800481a:	428b      	cmp	r3, r1
 800481c:	d0fb      	beq.n	8004816 <memchr+0xa>
 800481e:	3001      	adds	r0, #1
 8004820:	e7f6      	b.n	8004810 <memchr+0x4>

08004822 <memcpy>:
 8004822:	2300      	movs	r3, #0
 8004824:	b510      	push	{r4, lr}
 8004826:	429a      	cmp	r2, r3
 8004828:	d100      	bne.n	800482c <memcpy+0xa>
 800482a:	bd10      	pop	{r4, pc}
 800482c:	5ccc      	ldrb	r4, [r1, r3]
 800482e:	54c4      	strb	r4, [r0, r3]
 8004830:	3301      	adds	r3, #1
 8004832:	e7f8      	b.n	8004826 <memcpy+0x4>

08004834 <memmove>:
 8004834:	b510      	push	{r4, lr}
 8004836:	4288      	cmp	r0, r1
 8004838:	d902      	bls.n	8004840 <memmove+0xc>
 800483a:	188b      	adds	r3, r1, r2
 800483c:	4298      	cmp	r0, r3
 800483e:	d303      	bcc.n	8004848 <memmove+0x14>
 8004840:	2300      	movs	r3, #0
 8004842:	e007      	b.n	8004854 <memmove+0x20>
 8004844:	5c8b      	ldrb	r3, [r1, r2]
 8004846:	5483      	strb	r3, [r0, r2]
 8004848:	3a01      	subs	r2, #1
 800484a:	d2fb      	bcs.n	8004844 <memmove+0x10>
 800484c:	bd10      	pop	{r4, pc}
 800484e:	5ccc      	ldrb	r4, [r1, r3]
 8004850:	54c4      	strb	r4, [r0, r3]
 8004852:	3301      	adds	r3, #1
 8004854:	429a      	cmp	r2, r3
 8004856:	d1fa      	bne.n	800484e <memmove+0x1a>
 8004858:	e7f8      	b.n	800484c <memmove+0x18>
	...

0800485c <_free_r>:
 800485c:	b570      	push	{r4, r5, r6, lr}
 800485e:	0005      	movs	r5, r0
 8004860:	2900      	cmp	r1, #0
 8004862:	d010      	beq.n	8004886 <_free_r+0x2a>
 8004864:	1f0c      	subs	r4, r1, #4
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	da00      	bge.n	800486e <_free_r+0x12>
 800486c:	18e4      	adds	r4, r4, r3
 800486e:	0028      	movs	r0, r5
 8004870:	f000 f918 	bl	8004aa4 <__malloc_lock>
 8004874:	4a1d      	ldr	r2, [pc, #116]	; (80048ec <_free_r+0x90>)
 8004876:	6813      	ldr	r3, [r2, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d105      	bne.n	8004888 <_free_r+0x2c>
 800487c:	6063      	str	r3, [r4, #4]
 800487e:	6014      	str	r4, [r2, #0]
 8004880:	0028      	movs	r0, r5
 8004882:	f000 f917 	bl	8004ab4 <__malloc_unlock>
 8004886:	bd70      	pop	{r4, r5, r6, pc}
 8004888:	42a3      	cmp	r3, r4
 800488a:	d908      	bls.n	800489e <_free_r+0x42>
 800488c:	6821      	ldr	r1, [r4, #0]
 800488e:	1860      	adds	r0, r4, r1
 8004890:	4283      	cmp	r3, r0
 8004892:	d1f3      	bne.n	800487c <_free_r+0x20>
 8004894:	6818      	ldr	r0, [r3, #0]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	1841      	adds	r1, r0, r1
 800489a:	6021      	str	r1, [r4, #0]
 800489c:	e7ee      	b.n	800487c <_free_r+0x20>
 800489e:	001a      	movs	r2, r3
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d001      	beq.n	80048aa <_free_r+0x4e>
 80048a6:	42a3      	cmp	r3, r4
 80048a8:	d9f9      	bls.n	800489e <_free_r+0x42>
 80048aa:	6811      	ldr	r1, [r2, #0]
 80048ac:	1850      	adds	r0, r2, r1
 80048ae:	42a0      	cmp	r0, r4
 80048b0:	d10b      	bne.n	80048ca <_free_r+0x6e>
 80048b2:	6820      	ldr	r0, [r4, #0]
 80048b4:	1809      	adds	r1, r1, r0
 80048b6:	1850      	adds	r0, r2, r1
 80048b8:	6011      	str	r1, [r2, #0]
 80048ba:	4283      	cmp	r3, r0
 80048bc:	d1e0      	bne.n	8004880 <_free_r+0x24>
 80048be:	6818      	ldr	r0, [r3, #0]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	1841      	adds	r1, r0, r1
 80048c4:	6011      	str	r1, [r2, #0]
 80048c6:	6053      	str	r3, [r2, #4]
 80048c8:	e7da      	b.n	8004880 <_free_r+0x24>
 80048ca:	42a0      	cmp	r0, r4
 80048cc:	d902      	bls.n	80048d4 <_free_r+0x78>
 80048ce:	230c      	movs	r3, #12
 80048d0:	602b      	str	r3, [r5, #0]
 80048d2:	e7d5      	b.n	8004880 <_free_r+0x24>
 80048d4:	6821      	ldr	r1, [r4, #0]
 80048d6:	1860      	adds	r0, r4, r1
 80048d8:	4283      	cmp	r3, r0
 80048da:	d103      	bne.n	80048e4 <_free_r+0x88>
 80048dc:	6818      	ldr	r0, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	1841      	adds	r1, r0, r1
 80048e2:	6021      	str	r1, [r4, #0]
 80048e4:	6063      	str	r3, [r4, #4]
 80048e6:	6054      	str	r4, [r2, #4]
 80048e8:	e7ca      	b.n	8004880 <_free_r+0x24>
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	200001c0 	.word	0x200001c0

080048f0 <sbrk_aligned>:
 80048f0:	b570      	push	{r4, r5, r6, lr}
 80048f2:	4e0f      	ldr	r6, [pc, #60]	; (8004930 <sbrk_aligned+0x40>)
 80048f4:	000d      	movs	r5, r1
 80048f6:	6831      	ldr	r1, [r6, #0]
 80048f8:	0004      	movs	r4, r0
 80048fa:	2900      	cmp	r1, #0
 80048fc:	d102      	bne.n	8004904 <sbrk_aligned+0x14>
 80048fe:	f000 f8bf 	bl	8004a80 <_sbrk_r>
 8004902:	6030      	str	r0, [r6, #0]
 8004904:	0029      	movs	r1, r5
 8004906:	0020      	movs	r0, r4
 8004908:	f000 f8ba 	bl	8004a80 <_sbrk_r>
 800490c:	1c43      	adds	r3, r0, #1
 800490e:	d00a      	beq.n	8004926 <sbrk_aligned+0x36>
 8004910:	2303      	movs	r3, #3
 8004912:	1cc5      	adds	r5, r0, #3
 8004914:	439d      	bics	r5, r3
 8004916:	42a8      	cmp	r0, r5
 8004918:	d007      	beq.n	800492a <sbrk_aligned+0x3a>
 800491a:	1a29      	subs	r1, r5, r0
 800491c:	0020      	movs	r0, r4
 800491e:	f000 f8af 	bl	8004a80 <_sbrk_r>
 8004922:	1c43      	adds	r3, r0, #1
 8004924:	d101      	bne.n	800492a <sbrk_aligned+0x3a>
 8004926:	2501      	movs	r5, #1
 8004928:	426d      	negs	r5, r5
 800492a:	0028      	movs	r0, r5
 800492c:	bd70      	pop	{r4, r5, r6, pc}
 800492e:	46c0      	nop			; (mov r8, r8)
 8004930:	200001c4 	.word	0x200001c4

08004934 <_malloc_r>:
 8004934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004936:	2203      	movs	r2, #3
 8004938:	1ccb      	adds	r3, r1, #3
 800493a:	4393      	bics	r3, r2
 800493c:	3308      	adds	r3, #8
 800493e:	0006      	movs	r6, r0
 8004940:	001f      	movs	r7, r3
 8004942:	2b0c      	cmp	r3, #12
 8004944:	d232      	bcs.n	80049ac <_malloc_r+0x78>
 8004946:	270c      	movs	r7, #12
 8004948:	42b9      	cmp	r1, r7
 800494a:	d831      	bhi.n	80049b0 <_malloc_r+0x7c>
 800494c:	0030      	movs	r0, r6
 800494e:	f000 f8a9 	bl	8004aa4 <__malloc_lock>
 8004952:	4d32      	ldr	r5, [pc, #200]	; (8004a1c <_malloc_r+0xe8>)
 8004954:	682b      	ldr	r3, [r5, #0]
 8004956:	001c      	movs	r4, r3
 8004958:	2c00      	cmp	r4, #0
 800495a:	d12e      	bne.n	80049ba <_malloc_r+0x86>
 800495c:	0039      	movs	r1, r7
 800495e:	0030      	movs	r0, r6
 8004960:	f7ff ffc6 	bl	80048f0 <sbrk_aligned>
 8004964:	0004      	movs	r4, r0
 8004966:	1c43      	adds	r3, r0, #1
 8004968:	d11e      	bne.n	80049a8 <_malloc_r+0x74>
 800496a:	682c      	ldr	r4, [r5, #0]
 800496c:	0025      	movs	r5, r4
 800496e:	2d00      	cmp	r5, #0
 8004970:	d14a      	bne.n	8004a08 <_malloc_r+0xd4>
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	0029      	movs	r1, r5
 8004976:	18e3      	adds	r3, r4, r3
 8004978:	0030      	movs	r0, r6
 800497a:	9301      	str	r3, [sp, #4]
 800497c:	f000 f880 	bl	8004a80 <_sbrk_r>
 8004980:	9b01      	ldr	r3, [sp, #4]
 8004982:	4283      	cmp	r3, r0
 8004984:	d143      	bne.n	8004a0e <_malloc_r+0xda>
 8004986:	6823      	ldr	r3, [r4, #0]
 8004988:	3703      	adds	r7, #3
 800498a:	1aff      	subs	r7, r7, r3
 800498c:	2303      	movs	r3, #3
 800498e:	439f      	bics	r7, r3
 8004990:	3708      	adds	r7, #8
 8004992:	2f0c      	cmp	r7, #12
 8004994:	d200      	bcs.n	8004998 <_malloc_r+0x64>
 8004996:	270c      	movs	r7, #12
 8004998:	0039      	movs	r1, r7
 800499a:	0030      	movs	r0, r6
 800499c:	f7ff ffa8 	bl	80048f0 <sbrk_aligned>
 80049a0:	1c43      	adds	r3, r0, #1
 80049a2:	d034      	beq.n	8004a0e <_malloc_r+0xda>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	19df      	adds	r7, r3, r7
 80049a8:	6027      	str	r7, [r4, #0]
 80049aa:	e013      	b.n	80049d4 <_malloc_r+0xa0>
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	dacb      	bge.n	8004948 <_malloc_r+0x14>
 80049b0:	230c      	movs	r3, #12
 80049b2:	2500      	movs	r5, #0
 80049b4:	6033      	str	r3, [r6, #0]
 80049b6:	0028      	movs	r0, r5
 80049b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80049ba:	6822      	ldr	r2, [r4, #0]
 80049bc:	1bd1      	subs	r1, r2, r7
 80049be:	d420      	bmi.n	8004a02 <_malloc_r+0xce>
 80049c0:	290b      	cmp	r1, #11
 80049c2:	d917      	bls.n	80049f4 <_malloc_r+0xc0>
 80049c4:	19e2      	adds	r2, r4, r7
 80049c6:	6027      	str	r7, [r4, #0]
 80049c8:	42a3      	cmp	r3, r4
 80049ca:	d111      	bne.n	80049f0 <_malloc_r+0xbc>
 80049cc:	602a      	str	r2, [r5, #0]
 80049ce:	6863      	ldr	r3, [r4, #4]
 80049d0:	6011      	str	r1, [r2, #0]
 80049d2:	6053      	str	r3, [r2, #4]
 80049d4:	0030      	movs	r0, r6
 80049d6:	0025      	movs	r5, r4
 80049d8:	f000 f86c 	bl	8004ab4 <__malloc_unlock>
 80049dc:	2207      	movs	r2, #7
 80049de:	350b      	adds	r5, #11
 80049e0:	1d23      	adds	r3, r4, #4
 80049e2:	4395      	bics	r5, r2
 80049e4:	1aea      	subs	r2, r5, r3
 80049e6:	429d      	cmp	r5, r3
 80049e8:	d0e5      	beq.n	80049b6 <_malloc_r+0x82>
 80049ea:	1b5b      	subs	r3, r3, r5
 80049ec:	50a3      	str	r3, [r4, r2]
 80049ee:	e7e2      	b.n	80049b6 <_malloc_r+0x82>
 80049f0:	605a      	str	r2, [r3, #4]
 80049f2:	e7ec      	b.n	80049ce <_malloc_r+0x9a>
 80049f4:	6862      	ldr	r2, [r4, #4]
 80049f6:	42a3      	cmp	r3, r4
 80049f8:	d101      	bne.n	80049fe <_malloc_r+0xca>
 80049fa:	602a      	str	r2, [r5, #0]
 80049fc:	e7ea      	b.n	80049d4 <_malloc_r+0xa0>
 80049fe:	605a      	str	r2, [r3, #4]
 8004a00:	e7e8      	b.n	80049d4 <_malloc_r+0xa0>
 8004a02:	0023      	movs	r3, r4
 8004a04:	6864      	ldr	r4, [r4, #4]
 8004a06:	e7a7      	b.n	8004958 <_malloc_r+0x24>
 8004a08:	002c      	movs	r4, r5
 8004a0a:	686d      	ldr	r5, [r5, #4]
 8004a0c:	e7af      	b.n	800496e <_malloc_r+0x3a>
 8004a0e:	230c      	movs	r3, #12
 8004a10:	0030      	movs	r0, r6
 8004a12:	6033      	str	r3, [r6, #0]
 8004a14:	f000 f84e 	bl	8004ab4 <__malloc_unlock>
 8004a18:	e7cd      	b.n	80049b6 <_malloc_r+0x82>
 8004a1a:	46c0      	nop			; (mov r8, r8)
 8004a1c:	200001c0 	.word	0x200001c0

08004a20 <_realloc_r>:
 8004a20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a22:	0007      	movs	r7, r0
 8004a24:	000e      	movs	r6, r1
 8004a26:	0014      	movs	r4, r2
 8004a28:	2900      	cmp	r1, #0
 8004a2a:	d105      	bne.n	8004a38 <_realloc_r+0x18>
 8004a2c:	0011      	movs	r1, r2
 8004a2e:	f7ff ff81 	bl	8004934 <_malloc_r>
 8004a32:	0005      	movs	r5, r0
 8004a34:	0028      	movs	r0, r5
 8004a36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004a38:	2a00      	cmp	r2, #0
 8004a3a:	d103      	bne.n	8004a44 <_realloc_r+0x24>
 8004a3c:	f7ff ff0e 	bl	800485c <_free_r>
 8004a40:	0025      	movs	r5, r4
 8004a42:	e7f7      	b.n	8004a34 <_realloc_r+0x14>
 8004a44:	f000 f83e 	bl	8004ac4 <_malloc_usable_size_r>
 8004a48:	9001      	str	r0, [sp, #4]
 8004a4a:	4284      	cmp	r4, r0
 8004a4c:	d803      	bhi.n	8004a56 <_realloc_r+0x36>
 8004a4e:	0035      	movs	r5, r6
 8004a50:	0843      	lsrs	r3, r0, #1
 8004a52:	42a3      	cmp	r3, r4
 8004a54:	d3ee      	bcc.n	8004a34 <_realloc_r+0x14>
 8004a56:	0021      	movs	r1, r4
 8004a58:	0038      	movs	r0, r7
 8004a5a:	f7ff ff6b 	bl	8004934 <_malloc_r>
 8004a5e:	1e05      	subs	r5, r0, #0
 8004a60:	d0e8      	beq.n	8004a34 <_realloc_r+0x14>
 8004a62:	9b01      	ldr	r3, [sp, #4]
 8004a64:	0022      	movs	r2, r4
 8004a66:	429c      	cmp	r4, r3
 8004a68:	d900      	bls.n	8004a6c <_realloc_r+0x4c>
 8004a6a:	001a      	movs	r2, r3
 8004a6c:	0031      	movs	r1, r6
 8004a6e:	0028      	movs	r0, r5
 8004a70:	f7ff fed7 	bl	8004822 <memcpy>
 8004a74:	0031      	movs	r1, r6
 8004a76:	0038      	movs	r0, r7
 8004a78:	f7ff fef0 	bl	800485c <_free_r>
 8004a7c:	e7da      	b.n	8004a34 <_realloc_r+0x14>
	...

08004a80 <_sbrk_r>:
 8004a80:	2300      	movs	r3, #0
 8004a82:	b570      	push	{r4, r5, r6, lr}
 8004a84:	4d06      	ldr	r5, [pc, #24]	; (8004aa0 <_sbrk_r+0x20>)
 8004a86:	0004      	movs	r4, r0
 8004a88:	0008      	movs	r0, r1
 8004a8a:	602b      	str	r3, [r5, #0]
 8004a8c:	f7fc fbea 	bl	8001264 <_sbrk>
 8004a90:	1c43      	adds	r3, r0, #1
 8004a92:	d103      	bne.n	8004a9c <_sbrk_r+0x1c>
 8004a94:	682b      	ldr	r3, [r5, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d000      	beq.n	8004a9c <_sbrk_r+0x1c>
 8004a9a:	6023      	str	r3, [r4, #0]
 8004a9c:	bd70      	pop	{r4, r5, r6, pc}
 8004a9e:	46c0      	nop			; (mov r8, r8)
 8004aa0:	200001c8 	.word	0x200001c8

08004aa4 <__malloc_lock>:
 8004aa4:	b510      	push	{r4, lr}
 8004aa6:	4802      	ldr	r0, [pc, #8]	; (8004ab0 <__malloc_lock+0xc>)
 8004aa8:	f000 f814 	bl	8004ad4 <__retarget_lock_acquire_recursive>
 8004aac:	bd10      	pop	{r4, pc}
 8004aae:	46c0      	nop			; (mov r8, r8)
 8004ab0:	200001cc 	.word	0x200001cc

08004ab4 <__malloc_unlock>:
 8004ab4:	b510      	push	{r4, lr}
 8004ab6:	4802      	ldr	r0, [pc, #8]	; (8004ac0 <__malloc_unlock+0xc>)
 8004ab8:	f000 f80d 	bl	8004ad6 <__retarget_lock_release_recursive>
 8004abc:	bd10      	pop	{r4, pc}
 8004abe:	46c0      	nop			; (mov r8, r8)
 8004ac0:	200001cc 	.word	0x200001cc

08004ac4 <_malloc_usable_size_r>:
 8004ac4:	1f0b      	subs	r3, r1, #4
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	1f18      	subs	r0, r3, #4
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	da01      	bge.n	8004ad2 <_malloc_usable_size_r+0xe>
 8004ace:	580b      	ldr	r3, [r1, r0]
 8004ad0:	18c0      	adds	r0, r0, r3
 8004ad2:	4770      	bx	lr

08004ad4 <__retarget_lock_acquire_recursive>:
 8004ad4:	4770      	bx	lr

08004ad6 <__retarget_lock_release_recursive>:
 8004ad6:	4770      	bx	lr

08004ad8 <_init>:
 8004ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ade:	bc08      	pop	{r3}
 8004ae0:	469e      	mov	lr, r3
 8004ae2:	4770      	bx	lr

08004ae4 <_fini>:
 8004ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ae6:	46c0      	nop			; (mov r8, r8)
 8004ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aea:	bc08      	pop	{r3}
 8004aec:	469e      	mov	lr, r3
 8004aee:	4770      	bx	lr
