$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module bitwise $end
$scope module _witness_ $end
$var wire 1 n0 anyinit_procdff_118 $end
$var wire 1 n1 anyinit_procdff_119 $end
$var wire 1 n2 anyinit_procdff_124 $end
$var wire 1 n3 anyinit_procdff_126 $end
$var wire 1 n4 anyinit_procdff_128 $end
$var wire 1 n5 anyinit_procdff_130 $end
$var wire 1 n6 anyseq_auto_setundef_cc_533_execute_137 $end
$var wire 1 n7 anyseq_auto_setundef_cc_533_execute_139 $end
$var wire 1 n8 anyseq_auto_setundef_cc_533_execute_141 $end
$var wire 1 n9 anyseq_auto_setundef_cc_533_execute_143 $end
$var wire 1 n10 anyseq_auto_setundef_cc_533_execute_145 $end
$var wire 1 n11 anyseq_auto_setundef_cc_533_execute_147 $end
$var wire 1 n12 anyseq_auto_setundef_cc_533_execute_149 $end
$var wire 1 n13 anyseq_auto_setundef_cc_533_execute_151 $end
$var wire 1 n14 anyseq_auto_setundef_cc_533_execute_153 $end
$upscope $end
$var wire 1 n15 clk $end
$var wire 1 n16 d $end
$var wire 1 n17 en $end
$var wire 1 n18 false $end
$var wire 8 n19 load $end
$var wire 1 n20 load_en $end
$var wire 8 n21 q $end
$var wire 1 n22 reset $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n15
b1 n0
b1 n1
b0 n2
b0 n3
b0 n4
b0 n5
b0 n6
b0 n7
b1 n8
b0 n9
b0 n10
b0 n11
b0 n12
b0 n13
b0 n14
b0 n16
b0 n17
b1 n18
b00000000 n19
b0 n20
b10000000 n21
b1 n22
#5
b0 n15
#10
1!
b00000000000000000000000000000001 t
b1 n15
b0 n0
b0 n1
b0 n2
b0 n3
b0 n4
b1 n5
b0 n6
b0 n7
b0 n8
b0 n9
b0 n10
b0 n11
b0 n12
b0 n13
b0 n14
b0 n16
b0 n17
b0 n18
b00000000 n19
b0 n20
b00000000 n21
b0 n22
#15
b0 n15
#20
1!
b00000000000000000000000000000010 t
b1 n15
