0.7
2020.2
Oct 14 2022
05:20:55
D:/University/242/LSI/Assigment/code/code.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/ALU_tb.v,1744165505,verilog,,,,ALU_tb,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/controller_tb.v,1744127606,verilog,,,,controller_tb,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/cpu_top_tb.v,1744210936,verilog,,,,cpu_top_tb,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/cpu_top_tb_2.v,1744249474,verilog,,,,cpu_top_tb_2,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/cpu_top_tb_3.v,1744251895,verilog,,,,cpu_top_tb_3,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/memory_tb.v,1744163519,verilog,,,,memory_tb,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/ALU.v,1744164962,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/IR.v,,ALU,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/IR.v,1744164181,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/PC.v,,IR,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/PC.v,1744210871,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/accumulator.v,,PC,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/accumulator.v,1744162236,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/address_mux.v,,accumulator,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/address_mux.v,1744164679,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/controller.v,,address_mux,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/controller.v,1744207475,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/cpu_top.v,,controller,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/cpu_top.v,1744210913,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/memory.v,,cpu_top,,,,,,,,
D:/University/242/LSI/Assigment/code/code.srcs/sources_1/new/memory.v,1744205014,verilog,,D:/University/242/LSI/Assigment/code/code.srcs/sim_1/new/cpu_top_tb_3.v,,memory,,,,,,,,
