Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 21 22:52:52 2022
| Host         : DESKTOP-MAREK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.612        0.000                      0                  131        0.203        0.000                      0                  131        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.612        0.000                      0                  131        0.203        0.000                      0                  131        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_hex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.126ns (25.846%)  route 3.231ns (74.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.624     5.175    driver_seg_4/bin_cnt0/CLK
    SLICE_X2Y55          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=65, routed)          1.700     7.394    driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X6Y59          LUT4 (Prop_lut4_I3_O)        0.153     7.547 f  driver_seg_4/bin_cnt0/s_hex[4]_i_12/O
                         net (fo=2, routed)           0.951     8.498    driver_seg_4/bin_cnt0/s_hex[4]_i_12_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.331     8.829 r  driver_seg_4/bin_cnt0/s_hex[4]_i_6/O
                         net (fo=1, routed)           0.579     9.408    driver_seg_4/bin_cnt0/s_hex[4]_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124     9.532 r  driver_seg_4/bin_cnt0/s_hex[4]_i_1/O
                         net (fo=1, routed)           0.000     9.532    driver_seg_4/bin_cnt0_n_9
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/C
                         clock pessimism              0.273    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.031    15.144    driver_seg_4/s_hex_reg[4]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.890ns (23.586%)  route 2.883ns (76.414%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.673     8.945    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[12]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.890ns (23.586%)  route 2.883ns (76.414%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.673     8.945    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[13]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.890ns (23.586%)  route 2.883ns (76.414%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.673     8.945    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[14]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.890ns (23.586%)  route 2.883ns (76.414%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.673     8.945    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504    14.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism              0.272    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y54          FDRE (Setup_fdre_C_R)       -0.524    14.588    driver_seg_4/clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.120ns (25.646%)  route 3.247ns (74.354%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.624     5.175    driver_seg_4/bin_cnt0/CLK
    SLICE_X2Y55          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518     5.693 f  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=65, routed)          1.817     7.511    driver_seg_4/bin_cnt0/s_cnt[0]
    SLICE_X7Y57          LUT5 (Prop_lut5_I0_O)        0.152     7.663 r  driver_seg_4/bin_cnt0/s_hex[3]_i_9/O
                         net (fo=1, routed)           0.419     8.082    driver_seg_4/bin_cnt0/s_hex[3]_i_9_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I2_O)        0.326     8.408 r  driver_seg_4/bin_cnt0/s_hex[3]_i_3/O
                         net (fo=1, routed)           1.011     9.419    driver_seg_4/bin_cnt0/s_hex[3]_i_3_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.124     9.543 r  driver_seg_4/bin_cnt0/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     9.543    driver_seg_4/bin_cnt0_n_10
    SLICE_X2Y58          FDRE                                         r  driver_seg_4/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.876    driver_seg_4/CLK
    SLICE_X2Y58          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X2Y58          FDRE (Setup_fdre_C_D)        0.077    15.191    driver_seg_4/s_hex_reg[3]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.890ns (23.631%)  route 2.876ns (76.369%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.666     8.938    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.876    driver_seg_4/clk_en0/CLK
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.272    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    14.589    driver_seg_4/clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.890ns (23.631%)  route 2.876ns (76.369%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.666     8.938    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.876    driver_seg_4/clk_en0/CLK
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.272    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    14.589    driver_seg_4/clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.890ns (23.631%)  route 2.876ns (76.369%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.666     8.938    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.876    driver_seg_4/clk_en0/CLK
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.272    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    14.589    driver_seg_4/clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.890ns (23.631%)  route 2.876ns (76.369%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/clk_en0/CLK
    SLICE_X6Y57          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=2, routed)           0.991     6.681    driver_seg_4/clk_en0/s_cnt_local_reg[24]
    SLICE_X7Y51          LUT4 (Prop_lut4_I3_O)        0.124     6.805 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.403     7.207    driver_seg_4/clk_en0/s_cnt_local[0]_i_7_n_0
    SLICE_X7Y53          LUT5 (Prop_lut5_I4_O)        0.124     7.331 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_3/O
                         net (fo=2, routed)           0.816     8.148    driver_seg_4/clk_en0/s_cnt_local[0]_i_3_n_0
    SLICE_X7Y54          LUT4 (Prop_lut4_I1_O)        0.124     8.272 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.666     8.938    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505    14.876    driver_seg_4/clk_en0/CLK
    SLICE_X6Y51          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism              0.272    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y51          FDRE (Setup_fdre_C_R)       -0.524    14.589    driver_seg_4/clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  driver_seg_4/s_cnt2_reg[3]/Q
                         net (fo=5, routed)           0.068     1.700    driver_seg_4/s_cnt2[3]
    SLICE_X3Y54          LUT6 (Prop_lut6_I5_O)        0.099     1.799 r  driver_seg_4/s_cnt2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    driver_seg_4/s_cnt2_0[4]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[4]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     1.596    driver_seg_4/s_cnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.616%)  route 0.121ns (39.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.500    driver_seg_4/CLK
    SLICE_X4Y60          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/FSM_onehot_s_state_reg[11]/Q
                         net (fo=10, routed)          0.121     1.762    driver_seg_4/FSM_onehot_s_state_reg_n_0_[11]
    SLICE_X5Y60          LUT3 (Prop_lut3_I2_O)        0.045     1.807 r  driver_seg_4/FSM_onehot_s_state[10]_i_1/O
                         net (fo=1, routed)           0.000     1.807    driver_seg_4/FSM_onehot_s_state[10]_i_1_n_0
    SLICE_X5Y60          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.858     2.016    driver_seg_4/CLK
    SLICE_X5Y60          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[10]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.091     1.604    driver_seg_4/FSM_onehot_s_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.587     1.500    driver_seg_4/CLK
    SLICE_X5Y60          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  driver_seg_4/FSM_onehot_s_state_reg[10]/Q
                         net (fo=11, routed)          0.132     1.774    driver_seg_4/FSM_onehot_s_state_reg_n_0_[10]
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  driver_seg_4/FSM_onehot_s_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.819    driver_seg_4/FSM_onehot_s_state[11]_i_1_n_0
    SLICE_X4Y60          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.858     2.016    driver_seg_4/CLK
    SLICE_X4Y60          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[11]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X4Y60          FDRE (Hold_fdre_C_D)         0.091     1.604    driver_seg_4/FSM_onehot_s_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.568%)  route 0.126ns (40.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_4/s_cnt2_reg[1]/Q
                         net (fo=4, routed)           0.126     1.772    driver_seg_4/s_cnt2[1]
    SLICE_X3Y54          LUT3 (Prop_lut3_I1_O)        0.045     1.817 r  driver_seg_4/s_cnt2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    driver_seg_4/s_cnt2_0[1]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     1.596    driver_seg_4/s_cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_4/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.167     1.812    driver_seg_4/s_cnt2[2]
    SLICE_X3Y54          LUT5 (Prop_lut5_I2_O)        0.042     1.854 r  driver_seg_4/s_cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    driver_seg_4/s_cnt2_0[3]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.107     1.611    driver_seg_4/s_cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.557%)  route 0.155ns (45.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  driver_seg_4/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.155     1.800    driver_seg_4/s_cnt2[2]
    SLICE_X3Y54          LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  driver_seg_4/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.845    driver_seg_4/s_cnt2_0[0]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.092     1.596    driver_seg_4/s_cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.189ns (44.268%)  route 0.238ns (55.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_4/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  driver_seg_4/FSM_onehot_s_state_reg[16]/Q
                         net (fo=8, routed)           0.238     1.880    driver_seg_4/FSM_onehot_s_state_reg_n_0_[16]
    SLICE_X2Y59          LUT3 (Prop_lut3_I0_O)        0.048     1.928 r  driver_seg_4/FSM_onehot_s_state[17]_i_1/O
                         net (fo=1, routed)           0.000     1.928    driver_seg_4/FSM_onehot_s_state[17]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.019    driver_seg_4/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[17]/C
                         clock pessimism             -0.478     1.540    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.131     1.671    driver_seg_4/FSM_onehot_s_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 driver_seg_4/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_4/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.167     1.812    driver_seg_4/s_cnt2[2]
    SLICE_X3Y54          LUT4 (Prop_lut4_I1_O)        0.045     1.857 r  driver_seg_4/s_cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    driver_seg_4/s_cnt2_0[2]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.091     1.595    driver_seg_4/s_cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/FSM_onehot_s_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.874%)  route 0.238ns (56.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.588     1.501    driver_seg_4/CLK
    SLICE_X4Y58          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  driver_seg_4/FSM_onehot_s_state_reg[16]/Q
                         net (fo=8, routed)           0.238     1.880    driver_seg_4/FSM_onehot_s_state_reg_n_0_[16]
    SLICE_X2Y59          LUT3 (Prop_lut3_I2_O)        0.045     1.925 r  driver_seg_4/FSM_onehot_s_state[15]_i_1/O
                         net (fo=1, routed)           0.000     1.925    driver_seg_4/FSM_onehot_s_state[15]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.019    driver_seg_4/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[15]/C
                         clock pessimism             -0.478     1.540    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.120     1.660    driver_seg_4/FSM_onehot_s_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/Q
                         net (fo=2, routed)           0.125     1.793    driver_seg_4/clk_en0/s_cnt_local_reg[6]
    SLICE_X6Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    driver_seg_4/clk_en0/s_cnt_local_reg[4]_i_1_n_5
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.019    driver_seg_4/clk_en0/CLK
    SLICE_X6Y52          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.134     1.637    driver_seg_4/clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y59     driver_seg_4/FSM_onehot_s_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y60     driver_seg_4/FSM_onehot_s_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     driver_seg_4/FSM_onehot_s_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y58     driver_seg_4/FSM_onehot_s_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y59     driver_seg_4/FSM_onehot_s_state_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_4/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_4/FSM_onehot_s_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     driver_seg_4/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     driver_seg_4/FSM_onehot_s_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_4/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59     driver_seg_4/FSM_onehot_s_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     driver_seg_4/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60     driver_seg_4/FSM_onehot_s_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60     driver_seg_4/FSM_onehot_s_state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.883ns  (logic 4.116ns (46.330%)  route 4.768ns (53.670%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.623     5.174    driver_seg_4/CLK
    SLICE_X3Y58          FDRE                                         r  driver_seg_4/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  driver_seg_4/s_hex_reg[1]/Q
                         net (fo=8, routed)           1.178     6.808    driver_seg_4/s_hex[1]
    SLICE_X0Y57          LUT6 (Prop_lut6_I1_O)        0.124     6.932 r  driver_seg_4/g0_b5/O
                         net (fo=1, routed)           3.590    10.522    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.058 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.058    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.799ns  (logic 4.119ns (46.818%)  route 4.679ns (53.182%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.010     6.637    driver_seg_4/s_hex[2]
    SLICE_X1Y57          LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  driver_seg_4/g0_b6/O
                         net (fo=1, routed)           3.670    10.431    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.970 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.970    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 4.116ns (48.719%)  route 4.333ns (51.281%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=8, routed)           1.144     6.773    driver_seg_4/s_hex[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124     6.897 r  driver_seg_4/g0_b1/O
                         net (fo=1, routed)           3.190    10.086    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    13.623 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    13.623    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.098ns (49.794%)  route 4.132ns (50.206%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[4]/Q
                         net (fo=8, routed)           1.356     6.986    driver_seg_4/s_hex[4]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     7.110 r  driver_seg_4/g0_b2/O
                         net (fo=1, routed)           2.775     9.885    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.518    13.403 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    13.403    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.682ns  (logic 4.140ns (53.894%)  route 3.542ns (46.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.624     5.175    driver_seg_4/CLK
    SLICE_X0Y55          FDSE                                         r  driver_seg_4/dig_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDSE (Prop_fdse_C_Q)         0.419     5.594 r  driver_seg_4/dig_o_reg[2]/Q
                         net (fo=1, routed)           3.542     9.136    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.721    12.857 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.857    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 4.118ns (55.064%)  route 3.361ns (44.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.621     5.172    driver_seg_4/CLK
    SLICE_X7Y55          FDSE                                         r  driver_seg_4/dig_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDSE (Prop_fdse_C_Q)         0.419     5.591 r  driver_seg_4/dig_o_reg[6]/Q
                         net (fo=1, routed)           3.361     8.952    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.699    12.651 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.651    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 3.991ns (53.414%)  route 3.480ns (46.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.624     5.175    driver_seg_4/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_4/dig_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.456     5.631 r  driver_seg_4/dig_o_reg[7]/Q
                         net (fo=1, routed)           3.480     9.112    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.535    12.646 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.646    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.118ns (55.664%)  route 3.280ns (44.336%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.620     5.171    driver_seg_4/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_fdre_C_Q)         0.456     5.627 r  driver_seg_4/s_hex_reg[2]/Q
                         net (fo=8, routed)           1.008     6.635    driver_seg_4/s_hex[2]
    SLICE_X1Y57          LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  driver_seg_4/g0_b0/O
                         net (fo=1, routed)           2.273     9.032    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.538    12.570 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.570    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.118ns  (logic 4.086ns (57.396%)  route 3.033ns (42.604%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[4]/Q
                         net (fo=8, routed)           1.160     6.789    driver_seg_4/s_hex[4]
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.124     6.913 r  driver_seg_4/g0_b4/O
                         net (fo=1, routed)           1.873     8.786    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.292 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.292    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 4.116ns (59.333%)  route 2.821ns (40.667%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.622     5.173    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=8, routed)           0.970     6.599    driver_seg_4/s_hex[0]
    SLICE_X0Y60          LUT6 (Prop_lut6_I0_O)        0.124     6.723 r  driver_seg_4/g0_b3/O
                         net (fo=1, routed)           1.851     8.574    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.110 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    12.110    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.397ns (83.000%)  route 0.286ns (17.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.286     1.932    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.188 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.188    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.388ns (80.328%)  route 0.340ns (19.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X0Y55          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  driver_seg_4/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.340     1.985    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.233 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.233    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.388ns (80.014%)  route 0.347ns (19.986%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_4/CLK
    SLICE_X0Y60          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  driver_seg_4/dig_o_reg[3]/Q
                         net (fo=1, routed)           0.347     1.990    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.237 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.237    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.433ns (73.133%)  route 0.526ns (26.867%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 f  driver_seg_4/s_hex_reg[4]/Q
                         net (fo=8, routed)           0.202     1.846    driver_seg_4/s_hex[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.891 r  driver_seg_4/g0_b7/O
                         net (fo=1, routed)           0.325     2.216    DP_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.247     3.463 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.463    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.377ns (69.642%)  route 0.600ns (30.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.591     1.504    driver_seg_4/CLK
    SLICE_X0Y53          FDSE                                         r  driver_seg_4/dig_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDSE (Prop_fdse_C_Q)         0.141     1.645 r  driver_seg_4/dig_o_reg[4]/Q
                         net (fo=1, routed)           0.600     2.246    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.481 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.481    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.416ns (70.108%)  route 0.604ns (29.892%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X2Y58          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=8, routed)           0.198     1.865    driver_seg_4/s_hex[3]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.910 r  driver_seg_4/g0_b4/O
                         net (fo=1, routed)           0.406     2.316    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.523 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.523    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.422ns (69.573%)  route 0.622ns (30.427%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_4/s_hex_reg[4]/Q
                         net (fo=8, routed)           0.211     1.855    driver_seg_4/s_hex[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I4_O)        0.045     1.900 r  driver_seg_4/g0_b3/O
                         net (fo=1, routed)           0.411     2.312    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.548 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.548    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.379ns (65.215%)  route 0.735ns (34.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.589     1.502    driver_seg_4/CLK
    SLICE_X7Y55          FDSE                                         r  driver_seg_4/dig_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDSE (Prop_fdse_C_Q)         0.141     1.643 r  driver_seg_4/dig_o_reg[5]/Q
                         net (fo=1, routed)           0.735     2.379    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.238     3.617 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.617    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.448ns (65.676%)  route 0.757ns (34.324%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X2Y58          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.667 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=8, routed)           0.181     1.849    driver_seg_4/s_hex[3]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  driver_seg_4/g0_b0/O
                         net (fo=1, routed)           0.576     2.469    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.709 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.709    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.405ns (57.585%)  route 1.035ns (42.415%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.590     1.503    driver_seg_4/CLK
    SLICE_X1Y58          FDRE                                         r  driver_seg_4/s_hex_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  driver_seg_4/s_hex_reg[5]/Q
                         net (fo=8, routed)           0.209     1.854    driver_seg_4/s_hex[5]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  driver_seg_4/g0_b2/O
                         net (fo=1, routed)           0.825     2.724    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.943 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.943    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.123ns  (logic 2.078ns (29.179%)  route 5.044ns (70.821%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.514     4.985    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X6Y59          LUT4 (Prop_lut4_I1_O)        0.153     5.138 f  driver_seg_4/bin_cnt0/s_hex[4]_i_12/O
                         net (fo=2, routed)           0.951     6.088    driver_seg_4/bin_cnt0/s_hex[4]_i_12_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I1_O)        0.331     6.419 r  driver_seg_4/bin_cnt0/s_hex[4]_i_6/O
                         net (fo=1, routed)           0.579     6.999    driver_seg_4/bin_cnt0/s_hex[4]_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124     7.123 r  driver_seg_4/bin_cnt0/s_hex[4]_i_1/O
                         net (fo=1, routed)           0.000     7.123    driver_seg_4/bin_cnt0_n_9
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.752ns  (logic 2.078ns (30.784%)  route 4.673ns (69.216%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.514     4.985    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X6Y59          LUT4 (Prop_lut4_I1_O)        0.153     5.138 r  driver_seg_4/bin_cnt0/s_hex[4]_i_12/O
                         net (fo=2, routed)           0.708     5.846    driver_seg_4/bin_cnt0/s_hex[4]_i_12_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I2_O)        0.331     6.177 r  driver_seg_4/bin_cnt0/s_hex[1]_i_3/O
                         net (fo=1, routed)           0.451     6.628    driver_seg_4/bin_cnt0/s_hex[1]_i_3_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  driver_seg_4/bin_cnt0/s_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     6.752    driver_seg_4/bin_cnt0_n_12
    SLICE_X3Y58          FDRE                                         r  driver_seg_4/s_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.876    driver_seg_4/CLK
    SLICE_X3Y58          FDRE                                         r  driver_seg_4/s_hex_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.692ns  (logic 2.072ns (30.966%)  route 4.620ns (69.034%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.153     4.624    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.152     4.776 f  driver_seg_4/bin_cnt0/s_hex[3]_i_13/O
                         net (fo=1, routed)           0.580     5.356    driver_seg_4/bin_cnt0/s_hex[3]_i_13_n_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I3_O)        0.326     5.682 r  driver_seg_4/bin_cnt0/s_hex[3]_i_5/O
                         net (fo=1, routed)           0.887     6.568    driver_seg_4/bin_cnt0/s_hex[3]_i_5_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I3_O)        0.124     6.692 r  driver_seg_4/bin_cnt0/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     6.692    driver_seg_4/bin_cnt0_n_10
    SLICE_X2Y58          FDRE                                         r  driver_seg_4/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.876    driver_seg_4/CLK
    SLICE_X2Y58          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.652ns  (logic 1.842ns (27.697%)  route 4.810ns (72.303%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.123     4.593    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  driver_seg_4/bin_cnt0/s_hex[5]_i_12/O
                         net (fo=3, routed)           0.973     5.690    driver_seg_4/bin_cnt0/s_hex[5]_i_12_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I2_O)        0.124     5.814 r  driver_seg_4/bin_cnt0/s_hex[2]_i_7/O
                         net (fo=1, routed)           0.714     6.528    driver_seg_4/bin_cnt0/s_hex[2]_i_7_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I5_O)        0.124     6.652 r  driver_seg_4/bin_cnt0/s_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     6.652    driver_seg_4/bin_cnt0_n_11
    SLICE_X7Y58          FDRE                                         r  driver_seg_4/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.503     4.874    driver_seg_4/CLK
    SLICE_X7Y58          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.504ns  (logic 2.070ns (31.832%)  route 4.434ns (68.168%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.766     4.236    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X7Y58          LUT4 (Prop_lut4_I1_O)        0.150     4.386 f  driver_seg_4/bin_cnt0/s_hex[3]_i_10/O
                         net (fo=4, routed)           0.834     5.220    driver_seg_4/bin_cnt0/s_hex[3]_i_10_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.326     5.546 r  driver_seg_4/bin_cnt0/s_hex[0]_i_2/O
                         net (fo=1, routed)           0.834     6.380    driver_seg_4/bin_cnt0/s_hex[0]_i_2_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     6.504 r  driver_seg_4/bin_cnt0/s_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     6.504    driver_seg_4/bin_cnt0_n_13
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/CLK
    SLICE_X3Y59          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.478ns  (logic 1.842ns (28.441%)  route 4.636ns (71.559%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.326     4.796    driver_seg_4/bin_cnt0/BTNC_IBUF
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     4.920 r  driver_seg_4/bin_cnt0/s_hex[4]_i_5/O
                         net (fo=2, routed)           0.456     5.376    driver_seg_4/bin_cnt0/s_hex[4]_i_5_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I0_O)        0.124     5.500 r  driver_seg_4/bin_cnt0/s_hex[5]_i_2/O
                         net (fo=1, routed)           0.854     6.354    driver_seg_4/bin_cnt0/s_hex[5]_i_2_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     6.478 r  driver_seg_4/bin_cnt0/s_hex[5]_i_1/O
                         net (fo=1, routed)           0.000     6.478    driver_seg_4/bin_cnt0_n_8
    SLICE_X1Y58          FDRE                                         r  driver_seg_4/s_hex_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.505     4.876    driver_seg_4/CLK
    SLICE_X1Y58          FDRE                                         r  driver_seg_4/s_hex_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.046ns  (logic 1.594ns (31.598%)  route 3.451ns (68.402%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  BTNC_IBUF_inst/O
                         net (fo=87, routed)          3.451     4.922    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y54          LUT4 (Prop_lut4_I3_O)        0.124     5.046 r  driver_seg_4/clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     5.046    driver_seg_4/clk_en0/ce_o_i_1_n_0
    SLICE_X7Y54          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X7Y54          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.877ns  (logic 1.594ns (32.690%)  route 3.283ns (67.310%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.610     4.080    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.124     4.204 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.673     4.877    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[12]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.877ns  (logic 1.594ns (32.690%)  route 3.283ns (67.310%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.610     4.080    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.124     4.204 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.673     4.877    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[13]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.877ns  (logic 1.594ns (32.690%)  route 3.283ns (67.310%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          2.610     4.080    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X7Y54          LUT4 (Prop_lut4_I0_O)        0.124     4.204 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.673     4.877    driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.504     4.875    driver_seg_4/clk_en0/CLK
    SLICE_X6Y54          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.304ns (38.694%)  route 0.481ns (61.306%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.481     0.740    driver_seg_4/SW_IBUF[0]
    SLICE_X3Y54          LUT6 (Prop_lut6_I4_O)        0.045     0.785 r  driver_seg_4/s_cnt2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.785    driver_seg_4/s_cnt2_0[0]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/dig_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.238ns (23.665%)  route 0.769ns (76.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          0.769     1.007    driver_seg_4/BTNC_IBUF
    SLICE_X0Y55          FDRE                                         r  driver_seg_4/dig_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X0Y55          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/dig_o_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.238ns (23.665%)  route 0.769ns (76.335%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=87, routed)          0.769     1.007    driver_seg_4/BTNC_IBUF
    SLICE_X0Y55          FDSE                                         r  driver_seg_4/dig_o_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X0Y55          FDSE                                         r  driver_seg_4/dig_o_reg[2]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.281ns (26.882%)  route 0.764ns (73.118%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=19, routed)          0.764     1.002    driver_seg_4/SW_IBUF[2]
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.043     1.045 r  driver_seg_4/FSM_onehot_s_state[17]_i_1/O
                         net (fo=1, routed)           0.000     1.045    driver_seg_4/FSM_onehot_s_state[17]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.019    driver_seg_4/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[17]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.283ns (27.022%)  route 0.764ns (72.978%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=19, routed)          0.764     1.002    driver_seg_4/SW_IBUF[2]
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.045     1.047 r  driver_seg_4/FSM_onehot_s_state[15]_i_1/O
                         net (fo=1, routed)           0.000     1.047    driver_seg_4/FSM_onehot_s_state[15]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.860     2.019    driver_seg_4/CLK
    SLICE_X2Y59          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[15]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.297ns (28.271%)  route 0.754ns (71.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.494     0.746    driver_seg_4/clk_en0/SW_IBUF[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.045     0.791 r  driver_seg_4/clk_en0/FSM_onehot_s_state[18]_i_1/O
                         net (fo=19, routed)          0.260     1.051    driver_seg_4/clk_en0_n_1
    SLICE_X4Y57          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_4/CLK
    SLICE_X4Y57          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.297ns (28.271%)  route 0.754ns (71.729%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 f  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.494     0.746    driver_seg_4/clk_en0/SW_IBUF[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I1_O)        0.045     0.791 r  driver_seg_4/clk_en0/FSM_onehot_s_state[18]_i_1/O
                         net (fo=19, routed)          0.260     1.051    driver_seg_4/clk_en0_n_1
    SLICE_X4Y57          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_4/CLK
    SLICE_X4Y57          FDRE                                         r  driver_seg_4/FSM_onehot_s_state_reg[5]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            driver_seg_4/FSM_onehot_s_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.283ns (26.855%)  route 0.771ns (73.145%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  SW_IBUF[2]_inst/O
                         net (fo=19, routed)          0.771     1.009    driver_seg_4/SW_IBUF[2]
    SLICE_X6Y59          LUT3 (Prop_lut3_I1_O)        0.045     1.054 r  driver_seg_4/FSM_onehot_s_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.054    driver_seg_4/FSM_onehot_s_state[0]_i_1_n_0
    SLICE_X6Y59          FDSE                                         r  driver_seg_4/FSM_onehot_s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.859     2.017    driver_seg_4/CLK
    SLICE_X6Y59          FDSE                                         r  driver_seg_4/FSM_onehot_s_state_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.341ns (31.914%)  route 0.728ns (68.086%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.498     0.750    driver_seg_4/SW_IBUF[1]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.045     0.795 r  driver_seg_4/s_cnt2[4]_i_2/O
                         net (fo=4, routed)           0.230     1.025    driver_seg_4/s_cnt2[4]_i_2_n_0
    SLICE_X3Y54          LUT5 (Prop_lut5_I0_O)        0.044     1.069 r  driver_seg_4/s_cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.069    driver_seg_4/s_cnt2_0[3]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            driver_seg_4/s_cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.342ns (31.977%)  route 0.728ns (68.023%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           0.498     0.750    driver_seg_4/SW_IBUF[1]
    SLICE_X2Y54          LUT5 (Prop_lut5_I2_O)        0.045     0.795 r  driver_seg_4/s_cnt2[4]_i_2/O
                         net (fo=4, routed)           0.230     1.025    driver_seg_4/s_cnt2[4]_i_2_n_0
    SLICE_X3Y54          LUT4 (Prop_lut4_I0_O)        0.045     1.070 r  driver_seg_4/s_cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.070    driver_seg_4/s_cnt2_0[2]
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.861     2.020    driver_seg_4/CLK
    SLICE_X3Y54          FDRE                                         r  driver_seg_4/s_cnt2_reg[2]/C





