// Seed: 169741098
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_16,
      id_12
  );
  output wire id_3;
  output reg id_2;
  input wire id_1;
  assign id_9[1'h0] = id_1;
  always @(posedge id_16 or posedge id_6) begin : LABEL_0
    if (1) begin : LABEL_1
      id_2 <= id_14 === -1;
    end
  end
endmodule
