#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15362f600 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v0x153674010_0 .net "accum", 15 0, v0x153664960_0;  1 drivers
v0x1536740c0_0 .var "alu_code", 3 0;
v0x153674150_0 .net "branch_check", 0 0, v0x153673c90_0;  1 drivers
v0x153674220_0 .var "reg_data1", 15 0;
v0x1536742d0_0 .var "reg_data2", 15 0;
S_0x153626690 .scope module, "uut" "ALU" 2 11, 3 1 0, S_0x15362f600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "alu_code";
    .port_info 2 /INPUT 16 "reg_data1";
    .port_info 3 /INPUT 16 "reg_data2";
    .port_info 4 /OUTPUT 16 "accum";
    .port_info 5 /OUTPUT 1 "branch_check";
v0x153664960_0 .var "accum", 15 0;
v0x153673be0_0 .net "alu_code", 3 0, v0x1536740c0_0;  1 drivers
v0x153673c90_0 .var "branch_check", 0 0;
o0x1580300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x153673d40_0 .net "clk", 0 0, o0x1580300a0;  0 drivers
v0x153673de0_0 .net "reg_data1", 15 0, v0x153674220_0;  1 drivers
v0x153673ed0_0 .net "reg_data2", 15 0, v0x1536742d0_0;  1 drivers
E_0x153633650 .event anyedge, v0x153673be0_0, v0x153673de0_0, v0x153673ed0_0;
S_0x15362f770 .scope module, "Program_counter_tb" "Program_counter_tb" 4 1;
 .timescale -9 -12;
v0x153674d20_0 .net "address", 7 0, v0x1536746d0_0;  1 drivers
v0x153674dd0_0 .var "branch", 0 0;
v0x153674e60_0 .var "branch_adr", 7 0;
v0x153674f10_0 .var "clk", 0 0;
v0x153674fc0_0 .var "jump", 0 0;
v0x153675090_0 .var "jump_adr", 7 0;
v0x153675140_0 .var "reset", 0 0;
S_0x1536743a0 .scope module, "uut" "Program_counter" 4 10, 5 1 0, S_0x15362f770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x1536746d0_0 .var "address", 7 0;
v0x153674790_0 .net "branch", 0 0, v0x153674dd0_0;  1 drivers
v0x153674830_0 .net "branch_adr", 7 0, v0x153674e60_0;  1 drivers
v0x1536748f0_0 .net "clk", 0 0, v0x153674f10_0;  1 drivers
v0x153674990_0 .net "jump", 0 0, v0x153674fc0_0;  1 drivers
v0x153674a70_0 .net "jump_adr", 7 0, v0x153675090_0;  1 drivers
v0x153674b20_0 .var "program", 7 0;
v0x153674bd0_0 .net "reset", 0 0, v0x153675140_0;  1 drivers
E_0x153674650 .event anyedge, v0x153674b20_0;
E_0x153674690 .event posedge, v0x1536748f0_0;
S_0x153615e40 .scope module, "RAM_tb" "RAM_tb" 6 3;
 .timescale -9 -12;
v0x153676a00_0 .var "adr", 7 0;
v0x153676ab0_0 .var "clk", 0 0;
v0x153676b40_0 .net "out", 15 0, v0x153676680_0;  1 drivers
v0x153676c10_0 .var "pc_adr", 7 0;
v0x153676cc0_0 .net "pc_out", 15 0, v0x153676820_0;  1 drivers
v0x153676d90_0 .var "read", 0 0;
S_0x1536751f0 .scope module, "uut" "RAM" 6 12, 7 1 0, S_0x153615e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x1536754b0 .array "RAM", 255 0, 15 0;
v0x153676520_0 .net "adr", 7 0, v0x153676a00_0;  1 drivers
v0x1536765d0_0 .net "clk", 0 0, v0x153676ab0_0;  1 drivers
v0x153676680_0 .var "out", 15 0;
v0x153676730_0 .net "pc_adr", 7 0, v0x153676c10_0;  1 drivers
v0x153676820_0 .var "pc_out", 15 0;
v0x1536768d0_0 .net "read", 0 0, v0x153676d90_0;  1 drivers
v0x1536754b0_0 .array/port v0x1536754b0, 0;
v0x1536754b0_1 .array/port v0x1536754b0, 1;
v0x1536754b0_2 .array/port v0x1536754b0, 2;
E_0x153675470/0 .event anyedge, v0x153676730_0, v0x1536754b0_0, v0x1536754b0_1, v0x1536754b0_2;
v0x1536754b0_3 .array/port v0x1536754b0, 3;
v0x1536754b0_4 .array/port v0x1536754b0, 4;
v0x1536754b0_5 .array/port v0x1536754b0, 5;
v0x1536754b0_6 .array/port v0x1536754b0, 6;
E_0x153675470/1 .event anyedge, v0x1536754b0_3, v0x1536754b0_4, v0x1536754b0_5, v0x1536754b0_6;
v0x1536754b0_7 .array/port v0x1536754b0, 7;
v0x1536754b0_8 .array/port v0x1536754b0, 8;
v0x1536754b0_9 .array/port v0x1536754b0, 9;
v0x1536754b0_10 .array/port v0x1536754b0, 10;
E_0x153675470/2 .event anyedge, v0x1536754b0_7, v0x1536754b0_8, v0x1536754b0_9, v0x1536754b0_10;
v0x1536754b0_11 .array/port v0x1536754b0, 11;
v0x1536754b0_12 .array/port v0x1536754b0, 12;
v0x1536754b0_13 .array/port v0x1536754b0, 13;
v0x1536754b0_14 .array/port v0x1536754b0, 14;
E_0x153675470/3 .event anyedge, v0x1536754b0_11, v0x1536754b0_12, v0x1536754b0_13, v0x1536754b0_14;
v0x1536754b0_15 .array/port v0x1536754b0, 15;
v0x1536754b0_16 .array/port v0x1536754b0, 16;
v0x1536754b0_17 .array/port v0x1536754b0, 17;
v0x1536754b0_18 .array/port v0x1536754b0, 18;
E_0x153675470/4 .event anyedge, v0x1536754b0_15, v0x1536754b0_16, v0x1536754b0_17, v0x1536754b0_18;
v0x1536754b0_19 .array/port v0x1536754b0, 19;
v0x1536754b0_20 .array/port v0x1536754b0, 20;
v0x1536754b0_21 .array/port v0x1536754b0, 21;
v0x1536754b0_22 .array/port v0x1536754b0, 22;
E_0x153675470/5 .event anyedge, v0x1536754b0_19, v0x1536754b0_20, v0x1536754b0_21, v0x1536754b0_22;
v0x1536754b0_23 .array/port v0x1536754b0, 23;
v0x1536754b0_24 .array/port v0x1536754b0, 24;
v0x1536754b0_25 .array/port v0x1536754b0, 25;
v0x1536754b0_26 .array/port v0x1536754b0, 26;
E_0x153675470/6 .event anyedge, v0x1536754b0_23, v0x1536754b0_24, v0x1536754b0_25, v0x1536754b0_26;
v0x1536754b0_27 .array/port v0x1536754b0, 27;
v0x1536754b0_28 .array/port v0x1536754b0, 28;
v0x1536754b0_29 .array/port v0x1536754b0, 29;
v0x1536754b0_30 .array/port v0x1536754b0, 30;
E_0x153675470/7 .event anyedge, v0x1536754b0_27, v0x1536754b0_28, v0x1536754b0_29, v0x1536754b0_30;
v0x1536754b0_31 .array/port v0x1536754b0, 31;
v0x1536754b0_32 .array/port v0x1536754b0, 32;
v0x1536754b0_33 .array/port v0x1536754b0, 33;
v0x1536754b0_34 .array/port v0x1536754b0, 34;
E_0x153675470/8 .event anyedge, v0x1536754b0_31, v0x1536754b0_32, v0x1536754b0_33, v0x1536754b0_34;
v0x1536754b0_35 .array/port v0x1536754b0, 35;
v0x1536754b0_36 .array/port v0x1536754b0, 36;
v0x1536754b0_37 .array/port v0x1536754b0, 37;
v0x1536754b0_38 .array/port v0x1536754b0, 38;
E_0x153675470/9 .event anyedge, v0x1536754b0_35, v0x1536754b0_36, v0x1536754b0_37, v0x1536754b0_38;
v0x1536754b0_39 .array/port v0x1536754b0, 39;
v0x1536754b0_40 .array/port v0x1536754b0, 40;
v0x1536754b0_41 .array/port v0x1536754b0, 41;
v0x1536754b0_42 .array/port v0x1536754b0, 42;
E_0x153675470/10 .event anyedge, v0x1536754b0_39, v0x1536754b0_40, v0x1536754b0_41, v0x1536754b0_42;
v0x1536754b0_43 .array/port v0x1536754b0, 43;
v0x1536754b0_44 .array/port v0x1536754b0, 44;
v0x1536754b0_45 .array/port v0x1536754b0, 45;
v0x1536754b0_46 .array/port v0x1536754b0, 46;
E_0x153675470/11 .event anyedge, v0x1536754b0_43, v0x1536754b0_44, v0x1536754b0_45, v0x1536754b0_46;
v0x1536754b0_47 .array/port v0x1536754b0, 47;
v0x1536754b0_48 .array/port v0x1536754b0, 48;
v0x1536754b0_49 .array/port v0x1536754b0, 49;
v0x1536754b0_50 .array/port v0x1536754b0, 50;
E_0x153675470/12 .event anyedge, v0x1536754b0_47, v0x1536754b0_48, v0x1536754b0_49, v0x1536754b0_50;
v0x1536754b0_51 .array/port v0x1536754b0, 51;
v0x1536754b0_52 .array/port v0x1536754b0, 52;
v0x1536754b0_53 .array/port v0x1536754b0, 53;
v0x1536754b0_54 .array/port v0x1536754b0, 54;
E_0x153675470/13 .event anyedge, v0x1536754b0_51, v0x1536754b0_52, v0x1536754b0_53, v0x1536754b0_54;
v0x1536754b0_55 .array/port v0x1536754b0, 55;
v0x1536754b0_56 .array/port v0x1536754b0, 56;
v0x1536754b0_57 .array/port v0x1536754b0, 57;
v0x1536754b0_58 .array/port v0x1536754b0, 58;
E_0x153675470/14 .event anyedge, v0x1536754b0_55, v0x1536754b0_56, v0x1536754b0_57, v0x1536754b0_58;
v0x1536754b0_59 .array/port v0x1536754b0, 59;
v0x1536754b0_60 .array/port v0x1536754b0, 60;
v0x1536754b0_61 .array/port v0x1536754b0, 61;
v0x1536754b0_62 .array/port v0x1536754b0, 62;
E_0x153675470/15 .event anyedge, v0x1536754b0_59, v0x1536754b0_60, v0x1536754b0_61, v0x1536754b0_62;
v0x1536754b0_63 .array/port v0x1536754b0, 63;
v0x1536754b0_64 .array/port v0x1536754b0, 64;
v0x1536754b0_65 .array/port v0x1536754b0, 65;
v0x1536754b0_66 .array/port v0x1536754b0, 66;
E_0x153675470/16 .event anyedge, v0x1536754b0_63, v0x1536754b0_64, v0x1536754b0_65, v0x1536754b0_66;
v0x1536754b0_67 .array/port v0x1536754b0, 67;
v0x1536754b0_68 .array/port v0x1536754b0, 68;
v0x1536754b0_69 .array/port v0x1536754b0, 69;
v0x1536754b0_70 .array/port v0x1536754b0, 70;
E_0x153675470/17 .event anyedge, v0x1536754b0_67, v0x1536754b0_68, v0x1536754b0_69, v0x1536754b0_70;
v0x1536754b0_71 .array/port v0x1536754b0, 71;
v0x1536754b0_72 .array/port v0x1536754b0, 72;
v0x1536754b0_73 .array/port v0x1536754b0, 73;
v0x1536754b0_74 .array/port v0x1536754b0, 74;
E_0x153675470/18 .event anyedge, v0x1536754b0_71, v0x1536754b0_72, v0x1536754b0_73, v0x1536754b0_74;
v0x1536754b0_75 .array/port v0x1536754b0, 75;
v0x1536754b0_76 .array/port v0x1536754b0, 76;
v0x1536754b0_77 .array/port v0x1536754b0, 77;
v0x1536754b0_78 .array/port v0x1536754b0, 78;
E_0x153675470/19 .event anyedge, v0x1536754b0_75, v0x1536754b0_76, v0x1536754b0_77, v0x1536754b0_78;
v0x1536754b0_79 .array/port v0x1536754b0, 79;
v0x1536754b0_80 .array/port v0x1536754b0, 80;
v0x1536754b0_81 .array/port v0x1536754b0, 81;
v0x1536754b0_82 .array/port v0x1536754b0, 82;
E_0x153675470/20 .event anyedge, v0x1536754b0_79, v0x1536754b0_80, v0x1536754b0_81, v0x1536754b0_82;
v0x1536754b0_83 .array/port v0x1536754b0, 83;
v0x1536754b0_84 .array/port v0x1536754b0, 84;
v0x1536754b0_85 .array/port v0x1536754b0, 85;
v0x1536754b0_86 .array/port v0x1536754b0, 86;
E_0x153675470/21 .event anyedge, v0x1536754b0_83, v0x1536754b0_84, v0x1536754b0_85, v0x1536754b0_86;
v0x1536754b0_87 .array/port v0x1536754b0, 87;
v0x1536754b0_88 .array/port v0x1536754b0, 88;
v0x1536754b0_89 .array/port v0x1536754b0, 89;
v0x1536754b0_90 .array/port v0x1536754b0, 90;
E_0x153675470/22 .event anyedge, v0x1536754b0_87, v0x1536754b0_88, v0x1536754b0_89, v0x1536754b0_90;
v0x1536754b0_91 .array/port v0x1536754b0, 91;
v0x1536754b0_92 .array/port v0x1536754b0, 92;
v0x1536754b0_93 .array/port v0x1536754b0, 93;
v0x1536754b0_94 .array/port v0x1536754b0, 94;
E_0x153675470/23 .event anyedge, v0x1536754b0_91, v0x1536754b0_92, v0x1536754b0_93, v0x1536754b0_94;
v0x1536754b0_95 .array/port v0x1536754b0, 95;
v0x1536754b0_96 .array/port v0x1536754b0, 96;
v0x1536754b0_97 .array/port v0x1536754b0, 97;
v0x1536754b0_98 .array/port v0x1536754b0, 98;
E_0x153675470/24 .event anyedge, v0x1536754b0_95, v0x1536754b0_96, v0x1536754b0_97, v0x1536754b0_98;
v0x1536754b0_99 .array/port v0x1536754b0, 99;
v0x1536754b0_100 .array/port v0x1536754b0, 100;
v0x1536754b0_101 .array/port v0x1536754b0, 101;
v0x1536754b0_102 .array/port v0x1536754b0, 102;
E_0x153675470/25 .event anyedge, v0x1536754b0_99, v0x1536754b0_100, v0x1536754b0_101, v0x1536754b0_102;
v0x1536754b0_103 .array/port v0x1536754b0, 103;
v0x1536754b0_104 .array/port v0x1536754b0, 104;
v0x1536754b0_105 .array/port v0x1536754b0, 105;
v0x1536754b0_106 .array/port v0x1536754b0, 106;
E_0x153675470/26 .event anyedge, v0x1536754b0_103, v0x1536754b0_104, v0x1536754b0_105, v0x1536754b0_106;
v0x1536754b0_107 .array/port v0x1536754b0, 107;
v0x1536754b0_108 .array/port v0x1536754b0, 108;
v0x1536754b0_109 .array/port v0x1536754b0, 109;
v0x1536754b0_110 .array/port v0x1536754b0, 110;
E_0x153675470/27 .event anyedge, v0x1536754b0_107, v0x1536754b0_108, v0x1536754b0_109, v0x1536754b0_110;
v0x1536754b0_111 .array/port v0x1536754b0, 111;
v0x1536754b0_112 .array/port v0x1536754b0, 112;
v0x1536754b0_113 .array/port v0x1536754b0, 113;
v0x1536754b0_114 .array/port v0x1536754b0, 114;
E_0x153675470/28 .event anyedge, v0x1536754b0_111, v0x1536754b0_112, v0x1536754b0_113, v0x1536754b0_114;
v0x1536754b0_115 .array/port v0x1536754b0, 115;
v0x1536754b0_116 .array/port v0x1536754b0, 116;
v0x1536754b0_117 .array/port v0x1536754b0, 117;
v0x1536754b0_118 .array/port v0x1536754b0, 118;
E_0x153675470/29 .event anyedge, v0x1536754b0_115, v0x1536754b0_116, v0x1536754b0_117, v0x1536754b0_118;
v0x1536754b0_119 .array/port v0x1536754b0, 119;
v0x1536754b0_120 .array/port v0x1536754b0, 120;
v0x1536754b0_121 .array/port v0x1536754b0, 121;
v0x1536754b0_122 .array/port v0x1536754b0, 122;
E_0x153675470/30 .event anyedge, v0x1536754b0_119, v0x1536754b0_120, v0x1536754b0_121, v0x1536754b0_122;
v0x1536754b0_123 .array/port v0x1536754b0, 123;
v0x1536754b0_124 .array/port v0x1536754b0, 124;
v0x1536754b0_125 .array/port v0x1536754b0, 125;
v0x1536754b0_126 .array/port v0x1536754b0, 126;
E_0x153675470/31 .event anyedge, v0x1536754b0_123, v0x1536754b0_124, v0x1536754b0_125, v0x1536754b0_126;
v0x1536754b0_127 .array/port v0x1536754b0, 127;
v0x1536754b0_128 .array/port v0x1536754b0, 128;
v0x1536754b0_129 .array/port v0x1536754b0, 129;
v0x1536754b0_130 .array/port v0x1536754b0, 130;
E_0x153675470/32 .event anyedge, v0x1536754b0_127, v0x1536754b0_128, v0x1536754b0_129, v0x1536754b0_130;
v0x1536754b0_131 .array/port v0x1536754b0, 131;
v0x1536754b0_132 .array/port v0x1536754b0, 132;
v0x1536754b0_133 .array/port v0x1536754b0, 133;
v0x1536754b0_134 .array/port v0x1536754b0, 134;
E_0x153675470/33 .event anyedge, v0x1536754b0_131, v0x1536754b0_132, v0x1536754b0_133, v0x1536754b0_134;
v0x1536754b0_135 .array/port v0x1536754b0, 135;
v0x1536754b0_136 .array/port v0x1536754b0, 136;
v0x1536754b0_137 .array/port v0x1536754b0, 137;
v0x1536754b0_138 .array/port v0x1536754b0, 138;
E_0x153675470/34 .event anyedge, v0x1536754b0_135, v0x1536754b0_136, v0x1536754b0_137, v0x1536754b0_138;
v0x1536754b0_139 .array/port v0x1536754b0, 139;
v0x1536754b0_140 .array/port v0x1536754b0, 140;
v0x1536754b0_141 .array/port v0x1536754b0, 141;
v0x1536754b0_142 .array/port v0x1536754b0, 142;
E_0x153675470/35 .event anyedge, v0x1536754b0_139, v0x1536754b0_140, v0x1536754b0_141, v0x1536754b0_142;
v0x1536754b0_143 .array/port v0x1536754b0, 143;
v0x1536754b0_144 .array/port v0x1536754b0, 144;
v0x1536754b0_145 .array/port v0x1536754b0, 145;
v0x1536754b0_146 .array/port v0x1536754b0, 146;
E_0x153675470/36 .event anyedge, v0x1536754b0_143, v0x1536754b0_144, v0x1536754b0_145, v0x1536754b0_146;
v0x1536754b0_147 .array/port v0x1536754b0, 147;
v0x1536754b0_148 .array/port v0x1536754b0, 148;
v0x1536754b0_149 .array/port v0x1536754b0, 149;
v0x1536754b0_150 .array/port v0x1536754b0, 150;
E_0x153675470/37 .event anyedge, v0x1536754b0_147, v0x1536754b0_148, v0x1536754b0_149, v0x1536754b0_150;
v0x1536754b0_151 .array/port v0x1536754b0, 151;
v0x1536754b0_152 .array/port v0x1536754b0, 152;
v0x1536754b0_153 .array/port v0x1536754b0, 153;
v0x1536754b0_154 .array/port v0x1536754b0, 154;
E_0x153675470/38 .event anyedge, v0x1536754b0_151, v0x1536754b0_152, v0x1536754b0_153, v0x1536754b0_154;
v0x1536754b0_155 .array/port v0x1536754b0, 155;
v0x1536754b0_156 .array/port v0x1536754b0, 156;
v0x1536754b0_157 .array/port v0x1536754b0, 157;
v0x1536754b0_158 .array/port v0x1536754b0, 158;
E_0x153675470/39 .event anyedge, v0x1536754b0_155, v0x1536754b0_156, v0x1536754b0_157, v0x1536754b0_158;
v0x1536754b0_159 .array/port v0x1536754b0, 159;
v0x1536754b0_160 .array/port v0x1536754b0, 160;
v0x1536754b0_161 .array/port v0x1536754b0, 161;
v0x1536754b0_162 .array/port v0x1536754b0, 162;
E_0x153675470/40 .event anyedge, v0x1536754b0_159, v0x1536754b0_160, v0x1536754b0_161, v0x1536754b0_162;
v0x1536754b0_163 .array/port v0x1536754b0, 163;
v0x1536754b0_164 .array/port v0x1536754b0, 164;
v0x1536754b0_165 .array/port v0x1536754b0, 165;
v0x1536754b0_166 .array/port v0x1536754b0, 166;
E_0x153675470/41 .event anyedge, v0x1536754b0_163, v0x1536754b0_164, v0x1536754b0_165, v0x1536754b0_166;
v0x1536754b0_167 .array/port v0x1536754b0, 167;
v0x1536754b0_168 .array/port v0x1536754b0, 168;
v0x1536754b0_169 .array/port v0x1536754b0, 169;
v0x1536754b0_170 .array/port v0x1536754b0, 170;
E_0x153675470/42 .event anyedge, v0x1536754b0_167, v0x1536754b0_168, v0x1536754b0_169, v0x1536754b0_170;
v0x1536754b0_171 .array/port v0x1536754b0, 171;
v0x1536754b0_172 .array/port v0x1536754b0, 172;
v0x1536754b0_173 .array/port v0x1536754b0, 173;
v0x1536754b0_174 .array/port v0x1536754b0, 174;
E_0x153675470/43 .event anyedge, v0x1536754b0_171, v0x1536754b0_172, v0x1536754b0_173, v0x1536754b0_174;
v0x1536754b0_175 .array/port v0x1536754b0, 175;
v0x1536754b0_176 .array/port v0x1536754b0, 176;
v0x1536754b0_177 .array/port v0x1536754b0, 177;
v0x1536754b0_178 .array/port v0x1536754b0, 178;
E_0x153675470/44 .event anyedge, v0x1536754b0_175, v0x1536754b0_176, v0x1536754b0_177, v0x1536754b0_178;
v0x1536754b0_179 .array/port v0x1536754b0, 179;
v0x1536754b0_180 .array/port v0x1536754b0, 180;
v0x1536754b0_181 .array/port v0x1536754b0, 181;
v0x1536754b0_182 .array/port v0x1536754b0, 182;
E_0x153675470/45 .event anyedge, v0x1536754b0_179, v0x1536754b0_180, v0x1536754b0_181, v0x1536754b0_182;
v0x1536754b0_183 .array/port v0x1536754b0, 183;
v0x1536754b0_184 .array/port v0x1536754b0, 184;
v0x1536754b0_185 .array/port v0x1536754b0, 185;
v0x1536754b0_186 .array/port v0x1536754b0, 186;
E_0x153675470/46 .event anyedge, v0x1536754b0_183, v0x1536754b0_184, v0x1536754b0_185, v0x1536754b0_186;
v0x1536754b0_187 .array/port v0x1536754b0, 187;
v0x1536754b0_188 .array/port v0x1536754b0, 188;
v0x1536754b0_189 .array/port v0x1536754b0, 189;
v0x1536754b0_190 .array/port v0x1536754b0, 190;
E_0x153675470/47 .event anyedge, v0x1536754b0_187, v0x1536754b0_188, v0x1536754b0_189, v0x1536754b0_190;
v0x1536754b0_191 .array/port v0x1536754b0, 191;
v0x1536754b0_192 .array/port v0x1536754b0, 192;
v0x1536754b0_193 .array/port v0x1536754b0, 193;
v0x1536754b0_194 .array/port v0x1536754b0, 194;
E_0x153675470/48 .event anyedge, v0x1536754b0_191, v0x1536754b0_192, v0x1536754b0_193, v0x1536754b0_194;
v0x1536754b0_195 .array/port v0x1536754b0, 195;
v0x1536754b0_196 .array/port v0x1536754b0, 196;
v0x1536754b0_197 .array/port v0x1536754b0, 197;
v0x1536754b0_198 .array/port v0x1536754b0, 198;
E_0x153675470/49 .event anyedge, v0x1536754b0_195, v0x1536754b0_196, v0x1536754b0_197, v0x1536754b0_198;
v0x1536754b0_199 .array/port v0x1536754b0, 199;
v0x1536754b0_200 .array/port v0x1536754b0, 200;
v0x1536754b0_201 .array/port v0x1536754b0, 201;
v0x1536754b0_202 .array/port v0x1536754b0, 202;
E_0x153675470/50 .event anyedge, v0x1536754b0_199, v0x1536754b0_200, v0x1536754b0_201, v0x1536754b0_202;
v0x1536754b0_203 .array/port v0x1536754b0, 203;
v0x1536754b0_204 .array/port v0x1536754b0, 204;
v0x1536754b0_205 .array/port v0x1536754b0, 205;
v0x1536754b0_206 .array/port v0x1536754b0, 206;
E_0x153675470/51 .event anyedge, v0x1536754b0_203, v0x1536754b0_204, v0x1536754b0_205, v0x1536754b0_206;
v0x1536754b0_207 .array/port v0x1536754b0, 207;
v0x1536754b0_208 .array/port v0x1536754b0, 208;
v0x1536754b0_209 .array/port v0x1536754b0, 209;
v0x1536754b0_210 .array/port v0x1536754b0, 210;
E_0x153675470/52 .event anyedge, v0x1536754b0_207, v0x1536754b0_208, v0x1536754b0_209, v0x1536754b0_210;
v0x1536754b0_211 .array/port v0x1536754b0, 211;
v0x1536754b0_212 .array/port v0x1536754b0, 212;
v0x1536754b0_213 .array/port v0x1536754b0, 213;
v0x1536754b0_214 .array/port v0x1536754b0, 214;
E_0x153675470/53 .event anyedge, v0x1536754b0_211, v0x1536754b0_212, v0x1536754b0_213, v0x1536754b0_214;
v0x1536754b0_215 .array/port v0x1536754b0, 215;
v0x1536754b0_216 .array/port v0x1536754b0, 216;
v0x1536754b0_217 .array/port v0x1536754b0, 217;
v0x1536754b0_218 .array/port v0x1536754b0, 218;
E_0x153675470/54 .event anyedge, v0x1536754b0_215, v0x1536754b0_216, v0x1536754b0_217, v0x1536754b0_218;
v0x1536754b0_219 .array/port v0x1536754b0, 219;
v0x1536754b0_220 .array/port v0x1536754b0, 220;
v0x1536754b0_221 .array/port v0x1536754b0, 221;
v0x1536754b0_222 .array/port v0x1536754b0, 222;
E_0x153675470/55 .event anyedge, v0x1536754b0_219, v0x1536754b0_220, v0x1536754b0_221, v0x1536754b0_222;
v0x1536754b0_223 .array/port v0x1536754b0, 223;
v0x1536754b0_224 .array/port v0x1536754b0, 224;
v0x1536754b0_225 .array/port v0x1536754b0, 225;
v0x1536754b0_226 .array/port v0x1536754b0, 226;
E_0x153675470/56 .event anyedge, v0x1536754b0_223, v0x1536754b0_224, v0x1536754b0_225, v0x1536754b0_226;
v0x1536754b0_227 .array/port v0x1536754b0, 227;
v0x1536754b0_228 .array/port v0x1536754b0, 228;
v0x1536754b0_229 .array/port v0x1536754b0, 229;
v0x1536754b0_230 .array/port v0x1536754b0, 230;
E_0x153675470/57 .event anyedge, v0x1536754b0_227, v0x1536754b0_228, v0x1536754b0_229, v0x1536754b0_230;
v0x1536754b0_231 .array/port v0x1536754b0, 231;
v0x1536754b0_232 .array/port v0x1536754b0, 232;
v0x1536754b0_233 .array/port v0x1536754b0, 233;
v0x1536754b0_234 .array/port v0x1536754b0, 234;
E_0x153675470/58 .event anyedge, v0x1536754b0_231, v0x1536754b0_232, v0x1536754b0_233, v0x1536754b0_234;
v0x1536754b0_235 .array/port v0x1536754b0, 235;
v0x1536754b0_236 .array/port v0x1536754b0, 236;
v0x1536754b0_237 .array/port v0x1536754b0, 237;
v0x1536754b0_238 .array/port v0x1536754b0, 238;
E_0x153675470/59 .event anyedge, v0x1536754b0_235, v0x1536754b0_236, v0x1536754b0_237, v0x1536754b0_238;
v0x1536754b0_239 .array/port v0x1536754b0, 239;
v0x1536754b0_240 .array/port v0x1536754b0, 240;
v0x1536754b0_241 .array/port v0x1536754b0, 241;
v0x1536754b0_242 .array/port v0x1536754b0, 242;
E_0x153675470/60 .event anyedge, v0x1536754b0_239, v0x1536754b0_240, v0x1536754b0_241, v0x1536754b0_242;
v0x1536754b0_243 .array/port v0x1536754b0, 243;
v0x1536754b0_244 .array/port v0x1536754b0, 244;
v0x1536754b0_245 .array/port v0x1536754b0, 245;
v0x1536754b0_246 .array/port v0x1536754b0, 246;
E_0x153675470/61 .event anyedge, v0x1536754b0_243, v0x1536754b0_244, v0x1536754b0_245, v0x1536754b0_246;
v0x1536754b0_247 .array/port v0x1536754b0, 247;
v0x1536754b0_248 .array/port v0x1536754b0, 248;
v0x1536754b0_249 .array/port v0x1536754b0, 249;
v0x1536754b0_250 .array/port v0x1536754b0, 250;
E_0x153675470/62 .event anyedge, v0x1536754b0_247, v0x1536754b0_248, v0x1536754b0_249, v0x1536754b0_250;
v0x1536754b0_251 .array/port v0x1536754b0, 251;
v0x1536754b0_252 .array/port v0x1536754b0, 252;
v0x1536754b0_253 .array/port v0x1536754b0, 253;
v0x1536754b0_254 .array/port v0x1536754b0, 254;
E_0x153675470/63 .event anyedge, v0x1536754b0_251, v0x1536754b0_252, v0x1536754b0_253, v0x1536754b0_254;
v0x1536754b0_255 .array/port v0x1536754b0, 255;
E_0x153675470/64 .event anyedge, v0x1536754b0_255, v0x1536768d0_0, v0x153676520_0;
E_0x153675470 .event/or E_0x153675470/0, E_0x153675470/1, E_0x153675470/2, E_0x153675470/3, E_0x153675470/4, E_0x153675470/5, E_0x153675470/6, E_0x153675470/7, E_0x153675470/8, E_0x153675470/9, E_0x153675470/10, E_0x153675470/11, E_0x153675470/12, E_0x153675470/13, E_0x153675470/14, E_0x153675470/15, E_0x153675470/16, E_0x153675470/17, E_0x153675470/18, E_0x153675470/19, E_0x153675470/20, E_0x153675470/21, E_0x153675470/22, E_0x153675470/23, E_0x153675470/24, E_0x153675470/25, E_0x153675470/26, E_0x153675470/27, E_0x153675470/28, E_0x153675470/29, E_0x153675470/30, E_0x153675470/31, E_0x153675470/32, E_0x153675470/33, E_0x153675470/34, E_0x153675470/35, E_0x153675470/36, E_0x153675470/37, E_0x153675470/38, E_0x153675470/39, E_0x153675470/40, E_0x153675470/41, E_0x153675470/42, E_0x153675470/43, E_0x153675470/44, E_0x153675470/45, E_0x153675470/46, E_0x153675470/47, E_0x153675470/48, E_0x153675470/49, E_0x153675470/50, E_0x153675470/51, E_0x153675470/52, E_0x153675470/53, E_0x153675470/54, E_0x153675470/55, E_0x153675470/56, E_0x153675470/57, E_0x153675470/58, E_0x153675470/59, E_0x153675470/60, E_0x153675470/61, E_0x153675470/62, E_0x153675470/63, E_0x153675470/64;
S_0x153615fb0 .scope module, "Register_file_tb" "Register_file_tb" 8 3;
 .timescale -9 -12;
v0x153677b30_0 .var "clk", 0 0;
v0x153677bc0_0 .var "read_adr1", 1 0;
v0x153677c50_0 .var "read_adr2", 1 0;
v0x153677d00_0 .net "read_data1", 15 0, v0x153677400_0;  1 drivers
v0x153677db0_0 .net "read_data2", 15 0, v0x1536774b0_0;  1 drivers
v0x153677e80_0 .var "read_en", 0 0;
v0x153677f30_0 .var "reset", 0 0;
v0x153677fe0_0 .var "write_adr", 1 0;
v0x153678090_0 .var "write_data", 15 0;
v0x1536781c0_0 .var "write_en", 0 0;
S_0x153676e40 .scope module, "uut" "Register_file" 8 17, 9 1 0, S_0x153615fb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x153677200_0 .net "clk", 0 0, v0x153677b30_0;  1 drivers
v0x153677290_0 .net "read_adr1", 1 0, v0x153677bc0_0;  1 drivers
v0x153677340_0 .net "read_adr2", 1 0, v0x153677c50_0;  1 drivers
v0x153677400_0 .var "read_data1", 15 0;
v0x1536774b0_0 .var "read_data2", 15 0;
v0x1536775a0_0 .net "read_en", 0 0, v0x153677e80_0;  1 drivers
v0x153677640 .array "reg_file", 3 0, 15 0;
v0x153677720_0 .net "reset", 0 0, v0x153677f30_0;  1 drivers
v0x1536777c0_0 .net "write_adr", 1 0, v0x153677fe0_0;  1 drivers
v0x1536778f0_0 .net "write_data", 15 0, v0x153678090_0;  1 drivers
v0x1536779a0_0 .net "write_en", 0 0, v0x1536781c0_0;  1 drivers
v0x153677640_0 .array/port v0x153677640, 0;
v0x153677640_1 .array/port v0x153677640, 1;
E_0x153677140/0 .event anyedge, v0x1536775a0_0, v0x153677290_0, v0x153677640_0, v0x153677640_1;
v0x153677640_2 .array/port v0x153677640, 2;
v0x153677640_3 .array/port v0x153677640, 3;
E_0x153677140/1 .event anyedge, v0x153677640_2, v0x153677640_3, v0x153677340_0;
E_0x153677140 .event/or E_0x153677140/0, E_0x153677140/1;
E_0x1536771c0 .event posedge, v0x153677200_0;
S_0x15362ab10 .scope module, "control_unit_tb" "control_unit_tb" 10 3;
 .timescale -9 -12;
v0x153679140_0 .net "RAM_adr", 7 0, v0x1536785f0_0;  1 drivers
v0x1536791d0_0 .net "RAM_read", 0 0, v0x153678680_0;  1 drivers
v0x153679260_0 .net "Reg_read", 0 0, v0x153678710_0;  1 drivers
v0x1536792f0_0 .net "Reg_write", 0 0, v0x1536787a0_0;  1 drivers
v0x1536793a0_0 .net "alu_code", 3 0, v0x153678920_0;  1 drivers
v0x153679470_0 .var "branch_check", 0 0;
v0x153679520_0 .var "instruction", 15 0;
v0x1536795d0_0 .net "pc_branch", 0 0, v0x153678c30_0;  1 drivers
v0x153679680_0 .net "pc_jump", 0 0, v0x153678cd0_0;  1 drivers
v0x1536797b0_0 .net "reg1", 1 0, v0x153678d70_0;  1 drivers
v0x153679840_0 .net "reg2", 1 0, v0x153678e20_0;  1 drivers
S_0x153678250 .scope module, "uut" "Control_unit" 10 18, 11 1 0, S_0x15362ab10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /INPUT 1 "branch_check";
    .port_info 2 /OUTPUT 4 "alu_code";
    .port_info 3 /OUTPUT 1 "RAM_read";
    .port_info 4 /OUTPUT 1 "Reg_read";
    .port_info 5 /OUTPUT 1 "Reg_write";
    .port_info 6 /OUTPUT 1 "pc_jump";
    .port_info 7 /OUTPUT 1 "pc_branch";
    .port_info 8 /OUTPUT 2 "reg1";
    .port_info 9 /OUTPUT 2 "reg2";
    .port_info 10 /OUTPUT 8 "RAM_adr";
v0x1536785f0_0 .var "RAM_adr", 7 0;
v0x153678680_0 .var "RAM_read", 0 0;
v0x153678710_0 .var "Reg_read", 0 0;
v0x1536787a0_0 .var "Reg_write", 0 0;
v0x153678830_0 .net "adr", 7 0, L_0x15367f590;  1 drivers
v0x153678920_0 .var "alu_code", 3 0;
v0x1536789d0_0 .net "branch_check", 0 0, v0x153679470_0;  1 drivers
v0x153678a70_0 .net "instruction", 15 0, v0x153679520_0;  1 drivers
v0x153678b20_0 .net "opcode", 3 0, L_0x15367f2f0;  1 drivers
v0x153678c30_0 .var "pc_branch", 0 0;
v0x153678cd0_0 .var "pc_jump", 0 0;
v0x153678d70_0 .var "reg1", 1 0;
v0x153678e20_0 .var "reg2", 1 0;
v0x153678ed0_0 .net "rs1", 1 0, L_0x15367f390;  1 drivers
v0x153678f80_0 .net "rs2", 1 0, L_0x15367f430;  1 drivers
E_0x153678580/0 .event anyedge, v0x153678b20_0, v0x153678ed0_0, v0x153678f80_0, v0x153678830_0;
E_0x153678580/1 .event anyedge, v0x1536789d0_0;
E_0x153678580 .event/or E_0x153678580/0, E_0x153678580/1;
L_0x15367f2f0 .part v0x153679520_0, 12, 4;
L_0x15367f390 .part v0x153679520_0, 10, 2;
L_0x15367f430 .part v0x153679520_0, 8, 2;
L_0x15367f590 .part v0x153679520_0, 0, 8;
S_0x15362ac80 .scope module, "cpu_tb" "cpu_tb" 12 3;
 .timescale -9 -12;
v0x15367f150_0 .var "clk", 0 0;
v0x15367f260_0 .var "reset", 0 0;
E_0x1536798d0 .event anyedge, v0x15367ad30_0;
S_0x153679910 .scope module, "uut" "cpu" 12 7, 13 7 0, S_0x15362ac80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x15367f870 .functor OR 1, L_0x15367f630, L_0x15367f730, C4<0>, C4<0>;
v0x15367df60_0 .net "RAM_adress", 7 0, v0x153679ea0_0;  1 drivers
v0x15367e090_0 .net "RAM_output", 15 0, v0x15367dc30_0;  1 drivers
v0x15367e120_0 .net "RAM_read", 0 0, v0x153679f40_0;  1 drivers
L_0x158068010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x15367e1f0_0 .net/2u *"_ivl_0", 3 0, L_0x158068010;  1 drivers
v0x15367e280_0 .net *"_ivl_2", 0 0, L_0x15367f630;  1 drivers
L_0x158068058 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x15367e350_0 .net/2u *"_ivl_4", 3 0, L_0x158068058;  1 drivers
v0x15367e3e0_0 .net *"_ivl_6", 0 0, L_0x15367f730;  1 drivers
v0x15367e470_0 .net *"_ivl_9", 0 0, L_0x15367f870;  1 drivers
v0x15367e510_0 .net "alu_code", 3 0, v0x15367a220_0;  1 drivers
v0x15367e620_0 .net "alu_result", 15 0, v0x15367c260_0;  1 drivers
v0x15367e6b0_0 .net "branch_check", 0 0, v0x15367c3e0_0;  1 drivers
v0x15367e780_0 .net "clk", 0 0, v0x15367f150_0;  1 drivers
v0x15367e810_0 .net "current_instruction", 15 0, v0x15367dda0_0;  1 drivers
v0x15367e8e0_0 .net "pc_address", 7 0, v0x15367ad30_0;  1 drivers
v0x15367e9b0_0 .net "pc_branch", 0 0, v0x15367a530_0;  1 drivers
v0x15367ea80_0 .net "pc_jump", 0 0, v0x15367a5d0_0;  1 drivers
v0x15367eb50_0 .net "reg_1_adr", 1 0, v0x15367a670_0;  1 drivers
v0x15367ece0_0 .net "reg_1_data", 15 0, v0x15367b8e0_0;  1 drivers
v0x15367ed70_0 .net "reg_2_adr", 1 0, v0x15367a720_0;  1 drivers
v0x15367ee00_0 .net "reg_2_data", 15 0, v0x15367b970_0;  1 drivers
v0x15367ee90_0 .net "reg_read", 0 0, v0x153679fe0_0;  1 drivers
v0x15367ef60_0 .net "reg_write", 0 0, v0x15367a090_0;  1 drivers
v0x15367f030_0 .net "reset", 0 0, v0x15367f260_0;  1 drivers
v0x15367f0c0_0 .net "write_data", 15 0, L_0x15367f980;  1 drivers
L_0x15367f630 .cmp/eq 4, v0x15367a220_0, L_0x158068010;
L_0x15367f730 .cmp/eq 4, v0x15367a220_0, L_0x158068058;
L_0x15367f980 .functor MUXZ 16, v0x15367dc30_0, v0x15367c260_0, L_0x15367f870, C4<>;
S_0x153679b00 .scope module, "CU" "Control_unit" 13 61, 11 1 0, S_0x153679910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /INPUT 1 "branch_check";
    .port_info 2 /OUTPUT 4 "alu_code";
    .port_info 3 /OUTPUT 1 "RAM_read";
    .port_info 4 /OUTPUT 1 "Reg_read";
    .port_info 5 /OUTPUT 1 "Reg_write";
    .port_info 6 /OUTPUT 1 "pc_jump";
    .port_info 7 /OUTPUT 1 "pc_branch";
    .port_info 8 /OUTPUT 2 "reg1";
    .port_info 9 /OUTPUT 2 "reg2";
    .port_info 10 /OUTPUT 8 "RAM_adr";
v0x153679ea0_0 .var "RAM_adr", 7 0;
v0x153679f40_0 .var "RAM_read", 0 0;
v0x153679fe0_0 .var "Reg_read", 0 0;
v0x15367a090_0 .var "Reg_write", 0 0;
v0x15367a130_0 .net "adr", 7 0, L_0x15367fd80;  1 drivers
v0x15367a220_0 .var "alu_code", 3 0;
v0x15367a2d0_0 .net "branch_check", 0 0, v0x15367c3e0_0;  alias, 1 drivers
v0x15367a370_0 .net "instruction", 15 0, v0x15367dda0_0;  alias, 1 drivers
v0x15367a420_0 .net "opcode", 3 0, L_0x15367fb20;  1 drivers
v0x15367a530_0 .var "pc_branch", 0 0;
v0x15367a5d0_0 .var "pc_jump", 0 0;
v0x15367a670_0 .var "reg1", 1 0;
v0x15367a720_0 .var "reg2", 1 0;
v0x15367a7d0_0 .net "rs1", 1 0, L_0x15367fbc0;  1 drivers
v0x15367a880_0 .net "rs2", 1 0, L_0x15367fce0;  1 drivers
E_0x153679e30/0 .event anyedge, v0x15367a420_0, v0x15367a7d0_0, v0x15367a880_0, v0x15367a130_0;
E_0x153679e30/1 .event anyedge, v0x15367a2d0_0;
E_0x153679e30 .event/or E_0x153679e30/0, E_0x153679e30/1;
L_0x15367fb20 .part v0x15367dda0_0, 12, 4;
L_0x15367fbc0 .part v0x15367dda0_0, 10, 2;
L_0x15367fce0 .part v0x15367dda0_0, 8, 2;
L_0x15367fd80 .part v0x15367dda0_0, 0, 8;
S_0x15367aa40 .scope module, "PC" "Program_counter" 13 23, 5 1 0, S_0x153679910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x15367ad30_0 .var "address", 7 0;
v0x15367adc0_0 .net "branch", 0 0, v0x15367a530_0;  alias, 1 drivers
v0x15367ae80_0 .net "branch_adr", 7 0, v0x153679ea0_0;  alias, 1 drivers
v0x15367af50_0 .net "clk", 0 0, v0x15367f150_0;  alias, 1 drivers
v0x15367afe0_0 .net "jump", 0 0, v0x15367a5d0_0;  alias, 1 drivers
v0x15367b0b0_0 .net "jump_adr", 7 0, v0x153679ea0_0;  alias, 1 drivers
v0x15367b180_0 .var "program", 7 0;
v0x15367b210_0 .net "reset", 0 0, v0x15367f260_0;  alias, 1 drivers
E_0x15367acb0 .event anyedge, v0x15367b180_0;
E_0x15367acf0 .event posedge, v0x15367af50_0;
S_0x15367b360 .scope module, "RF" "Register_file" 13 48, 9 1 0, S_0x153679910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x15367b6a0_0 .net "clk", 0 0, v0x15367f150_0;  alias, 1 drivers
v0x15367b760_0 .net "read_adr1", 1 0, v0x15367a670_0;  alias, 1 drivers
v0x15367b810_0 .net "read_adr2", 1 0, v0x15367a720_0;  alias, 1 drivers
v0x15367b8e0_0 .var "read_data1", 15 0;
v0x15367b970_0 .var "read_data2", 15 0;
v0x15367ba60_0 .net "read_en", 0 0, v0x153679fe0_0;  alias, 1 drivers
v0x15367baf0 .array "reg_file", 3 0, 15 0;
v0x15367bbe0_0 .net "reset", 0 0, v0x15367f260_0;  alias, 1 drivers
v0x15367bc90_0 .net "write_adr", 1 0, v0x15367a670_0;  alias, 1 drivers
v0x15367bda0_0 .net "write_data", 15 0, L_0x15367f980;  alias, 1 drivers
v0x15367be50_0 .net "write_en", 0 0, v0x15367a090_0;  alias, 1 drivers
v0x15367baf0_0 .array/port v0x15367baf0, 0;
v0x15367baf0_1 .array/port v0x15367baf0, 1;
E_0x153679cc0/0 .event anyedge, v0x153679fe0_0, v0x15367a670_0, v0x15367baf0_0, v0x15367baf0_1;
v0x15367baf0_2 .array/port v0x15367baf0, 2;
v0x15367baf0_3 .array/port v0x15367baf0, 3;
E_0x153679cc0/1 .event anyedge, v0x15367baf0_2, v0x15367baf0_3, v0x15367a720_0;
E_0x153679cc0 .event/or E_0x153679cc0/0, E_0x153679cc0/1;
S_0x15367bfc0 .scope module, "alu" "ALU" 13 75, 3 1 0, S_0x153679910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "alu_code";
    .port_info 2 /INPUT 16 "reg_data1";
    .port_info 3 /INPUT 16 "reg_data2";
    .port_info 4 /OUTPUT 16 "accum";
    .port_info 5 /OUTPUT 1 "branch_check";
v0x15367c260_0 .var "accum", 15 0;
v0x15367c320_0 .net "alu_code", 3 0, v0x15367a220_0;  alias, 1 drivers
v0x15367c3e0_0 .var "branch_check", 0 0;
o0x158034b10 .functor BUFZ 1, C4<z>; HiZ drive
v0x15367c4b0_0 .net "clk", 0 0, o0x158034b10;  0 drivers
v0x15367c540_0 .net "reg_data1", 15 0, v0x15367b8e0_0;  alias, 1 drivers
v0x15367c610_0 .net "reg_data2", 15 0, v0x15367b970_0;  alias, 1 drivers
E_0x15367c1f0 .event anyedge, v0x15367a220_0, v0x15367b8e0_0, v0x15367b970_0;
S_0x15367c730 .scope module, "ram" "RAM" 13 36, 7 1 0, S_0x153679910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x15367ca10 .array "RAM", 255 0, 15 0;
v0x15367dac0_0 .net "adr", 7 0, v0x153679ea0_0;  alias, 1 drivers
v0x15367db60_0 .net "clk", 0 0, v0x15367f150_0;  alias, 1 drivers
v0x15367dc30_0 .var "out", 15 0;
v0x15367dcd0_0 .net "pc_adr", 7 0, v0x15367ad30_0;  alias, 1 drivers
v0x15367dda0_0 .var "pc_out", 15 0;
v0x15367de50_0 .net "read", 0 0, v0x153679f40_0;  alias, 1 drivers
v0x15367ca10_0 .array/port v0x15367ca10, 0;
v0x15367ca10_1 .array/port v0x15367ca10, 1;
v0x15367ca10_2 .array/port v0x15367ca10, 2;
E_0x15367c9c0/0 .event anyedge, v0x15367ad30_0, v0x15367ca10_0, v0x15367ca10_1, v0x15367ca10_2;
v0x15367ca10_3 .array/port v0x15367ca10, 3;
v0x15367ca10_4 .array/port v0x15367ca10, 4;
v0x15367ca10_5 .array/port v0x15367ca10, 5;
v0x15367ca10_6 .array/port v0x15367ca10, 6;
E_0x15367c9c0/1 .event anyedge, v0x15367ca10_3, v0x15367ca10_4, v0x15367ca10_5, v0x15367ca10_6;
v0x15367ca10_7 .array/port v0x15367ca10, 7;
v0x15367ca10_8 .array/port v0x15367ca10, 8;
v0x15367ca10_9 .array/port v0x15367ca10, 9;
v0x15367ca10_10 .array/port v0x15367ca10, 10;
E_0x15367c9c0/2 .event anyedge, v0x15367ca10_7, v0x15367ca10_8, v0x15367ca10_9, v0x15367ca10_10;
v0x15367ca10_11 .array/port v0x15367ca10, 11;
v0x15367ca10_12 .array/port v0x15367ca10, 12;
v0x15367ca10_13 .array/port v0x15367ca10, 13;
v0x15367ca10_14 .array/port v0x15367ca10, 14;
E_0x15367c9c0/3 .event anyedge, v0x15367ca10_11, v0x15367ca10_12, v0x15367ca10_13, v0x15367ca10_14;
v0x15367ca10_15 .array/port v0x15367ca10, 15;
v0x15367ca10_16 .array/port v0x15367ca10, 16;
v0x15367ca10_17 .array/port v0x15367ca10, 17;
v0x15367ca10_18 .array/port v0x15367ca10, 18;
E_0x15367c9c0/4 .event anyedge, v0x15367ca10_15, v0x15367ca10_16, v0x15367ca10_17, v0x15367ca10_18;
v0x15367ca10_19 .array/port v0x15367ca10, 19;
v0x15367ca10_20 .array/port v0x15367ca10, 20;
v0x15367ca10_21 .array/port v0x15367ca10, 21;
v0x15367ca10_22 .array/port v0x15367ca10, 22;
E_0x15367c9c0/5 .event anyedge, v0x15367ca10_19, v0x15367ca10_20, v0x15367ca10_21, v0x15367ca10_22;
v0x15367ca10_23 .array/port v0x15367ca10, 23;
v0x15367ca10_24 .array/port v0x15367ca10, 24;
v0x15367ca10_25 .array/port v0x15367ca10, 25;
v0x15367ca10_26 .array/port v0x15367ca10, 26;
E_0x15367c9c0/6 .event anyedge, v0x15367ca10_23, v0x15367ca10_24, v0x15367ca10_25, v0x15367ca10_26;
v0x15367ca10_27 .array/port v0x15367ca10, 27;
v0x15367ca10_28 .array/port v0x15367ca10, 28;
v0x15367ca10_29 .array/port v0x15367ca10, 29;
v0x15367ca10_30 .array/port v0x15367ca10, 30;
E_0x15367c9c0/7 .event anyedge, v0x15367ca10_27, v0x15367ca10_28, v0x15367ca10_29, v0x15367ca10_30;
v0x15367ca10_31 .array/port v0x15367ca10, 31;
v0x15367ca10_32 .array/port v0x15367ca10, 32;
v0x15367ca10_33 .array/port v0x15367ca10, 33;
v0x15367ca10_34 .array/port v0x15367ca10, 34;
E_0x15367c9c0/8 .event anyedge, v0x15367ca10_31, v0x15367ca10_32, v0x15367ca10_33, v0x15367ca10_34;
v0x15367ca10_35 .array/port v0x15367ca10, 35;
v0x15367ca10_36 .array/port v0x15367ca10, 36;
v0x15367ca10_37 .array/port v0x15367ca10, 37;
v0x15367ca10_38 .array/port v0x15367ca10, 38;
E_0x15367c9c0/9 .event anyedge, v0x15367ca10_35, v0x15367ca10_36, v0x15367ca10_37, v0x15367ca10_38;
v0x15367ca10_39 .array/port v0x15367ca10, 39;
v0x15367ca10_40 .array/port v0x15367ca10, 40;
v0x15367ca10_41 .array/port v0x15367ca10, 41;
v0x15367ca10_42 .array/port v0x15367ca10, 42;
E_0x15367c9c0/10 .event anyedge, v0x15367ca10_39, v0x15367ca10_40, v0x15367ca10_41, v0x15367ca10_42;
v0x15367ca10_43 .array/port v0x15367ca10, 43;
v0x15367ca10_44 .array/port v0x15367ca10, 44;
v0x15367ca10_45 .array/port v0x15367ca10, 45;
v0x15367ca10_46 .array/port v0x15367ca10, 46;
E_0x15367c9c0/11 .event anyedge, v0x15367ca10_43, v0x15367ca10_44, v0x15367ca10_45, v0x15367ca10_46;
v0x15367ca10_47 .array/port v0x15367ca10, 47;
v0x15367ca10_48 .array/port v0x15367ca10, 48;
v0x15367ca10_49 .array/port v0x15367ca10, 49;
v0x15367ca10_50 .array/port v0x15367ca10, 50;
E_0x15367c9c0/12 .event anyedge, v0x15367ca10_47, v0x15367ca10_48, v0x15367ca10_49, v0x15367ca10_50;
v0x15367ca10_51 .array/port v0x15367ca10, 51;
v0x15367ca10_52 .array/port v0x15367ca10, 52;
v0x15367ca10_53 .array/port v0x15367ca10, 53;
v0x15367ca10_54 .array/port v0x15367ca10, 54;
E_0x15367c9c0/13 .event anyedge, v0x15367ca10_51, v0x15367ca10_52, v0x15367ca10_53, v0x15367ca10_54;
v0x15367ca10_55 .array/port v0x15367ca10, 55;
v0x15367ca10_56 .array/port v0x15367ca10, 56;
v0x15367ca10_57 .array/port v0x15367ca10, 57;
v0x15367ca10_58 .array/port v0x15367ca10, 58;
E_0x15367c9c0/14 .event anyedge, v0x15367ca10_55, v0x15367ca10_56, v0x15367ca10_57, v0x15367ca10_58;
v0x15367ca10_59 .array/port v0x15367ca10, 59;
v0x15367ca10_60 .array/port v0x15367ca10, 60;
v0x15367ca10_61 .array/port v0x15367ca10, 61;
v0x15367ca10_62 .array/port v0x15367ca10, 62;
E_0x15367c9c0/15 .event anyedge, v0x15367ca10_59, v0x15367ca10_60, v0x15367ca10_61, v0x15367ca10_62;
v0x15367ca10_63 .array/port v0x15367ca10, 63;
v0x15367ca10_64 .array/port v0x15367ca10, 64;
v0x15367ca10_65 .array/port v0x15367ca10, 65;
v0x15367ca10_66 .array/port v0x15367ca10, 66;
E_0x15367c9c0/16 .event anyedge, v0x15367ca10_63, v0x15367ca10_64, v0x15367ca10_65, v0x15367ca10_66;
v0x15367ca10_67 .array/port v0x15367ca10, 67;
v0x15367ca10_68 .array/port v0x15367ca10, 68;
v0x15367ca10_69 .array/port v0x15367ca10, 69;
v0x15367ca10_70 .array/port v0x15367ca10, 70;
E_0x15367c9c0/17 .event anyedge, v0x15367ca10_67, v0x15367ca10_68, v0x15367ca10_69, v0x15367ca10_70;
v0x15367ca10_71 .array/port v0x15367ca10, 71;
v0x15367ca10_72 .array/port v0x15367ca10, 72;
v0x15367ca10_73 .array/port v0x15367ca10, 73;
v0x15367ca10_74 .array/port v0x15367ca10, 74;
E_0x15367c9c0/18 .event anyedge, v0x15367ca10_71, v0x15367ca10_72, v0x15367ca10_73, v0x15367ca10_74;
v0x15367ca10_75 .array/port v0x15367ca10, 75;
v0x15367ca10_76 .array/port v0x15367ca10, 76;
v0x15367ca10_77 .array/port v0x15367ca10, 77;
v0x15367ca10_78 .array/port v0x15367ca10, 78;
E_0x15367c9c0/19 .event anyedge, v0x15367ca10_75, v0x15367ca10_76, v0x15367ca10_77, v0x15367ca10_78;
v0x15367ca10_79 .array/port v0x15367ca10, 79;
v0x15367ca10_80 .array/port v0x15367ca10, 80;
v0x15367ca10_81 .array/port v0x15367ca10, 81;
v0x15367ca10_82 .array/port v0x15367ca10, 82;
E_0x15367c9c0/20 .event anyedge, v0x15367ca10_79, v0x15367ca10_80, v0x15367ca10_81, v0x15367ca10_82;
v0x15367ca10_83 .array/port v0x15367ca10, 83;
v0x15367ca10_84 .array/port v0x15367ca10, 84;
v0x15367ca10_85 .array/port v0x15367ca10, 85;
v0x15367ca10_86 .array/port v0x15367ca10, 86;
E_0x15367c9c0/21 .event anyedge, v0x15367ca10_83, v0x15367ca10_84, v0x15367ca10_85, v0x15367ca10_86;
v0x15367ca10_87 .array/port v0x15367ca10, 87;
v0x15367ca10_88 .array/port v0x15367ca10, 88;
v0x15367ca10_89 .array/port v0x15367ca10, 89;
v0x15367ca10_90 .array/port v0x15367ca10, 90;
E_0x15367c9c0/22 .event anyedge, v0x15367ca10_87, v0x15367ca10_88, v0x15367ca10_89, v0x15367ca10_90;
v0x15367ca10_91 .array/port v0x15367ca10, 91;
v0x15367ca10_92 .array/port v0x15367ca10, 92;
v0x15367ca10_93 .array/port v0x15367ca10, 93;
v0x15367ca10_94 .array/port v0x15367ca10, 94;
E_0x15367c9c0/23 .event anyedge, v0x15367ca10_91, v0x15367ca10_92, v0x15367ca10_93, v0x15367ca10_94;
v0x15367ca10_95 .array/port v0x15367ca10, 95;
v0x15367ca10_96 .array/port v0x15367ca10, 96;
v0x15367ca10_97 .array/port v0x15367ca10, 97;
v0x15367ca10_98 .array/port v0x15367ca10, 98;
E_0x15367c9c0/24 .event anyedge, v0x15367ca10_95, v0x15367ca10_96, v0x15367ca10_97, v0x15367ca10_98;
v0x15367ca10_99 .array/port v0x15367ca10, 99;
v0x15367ca10_100 .array/port v0x15367ca10, 100;
v0x15367ca10_101 .array/port v0x15367ca10, 101;
v0x15367ca10_102 .array/port v0x15367ca10, 102;
E_0x15367c9c0/25 .event anyedge, v0x15367ca10_99, v0x15367ca10_100, v0x15367ca10_101, v0x15367ca10_102;
v0x15367ca10_103 .array/port v0x15367ca10, 103;
v0x15367ca10_104 .array/port v0x15367ca10, 104;
v0x15367ca10_105 .array/port v0x15367ca10, 105;
v0x15367ca10_106 .array/port v0x15367ca10, 106;
E_0x15367c9c0/26 .event anyedge, v0x15367ca10_103, v0x15367ca10_104, v0x15367ca10_105, v0x15367ca10_106;
v0x15367ca10_107 .array/port v0x15367ca10, 107;
v0x15367ca10_108 .array/port v0x15367ca10, 108;
v0x15367ca10_109 .array/port v0x15367ca10, 109;
v0x15367ca10_110 .array/port v0x15367ca10, 110;
E_0x15367c9c0/27 .event anyedge, v0x15367ca10_107, v0x15367ca10_108, v0x15367ca10_109, v0x15367ca10_110;
v0x15367ca10_111 .array/port v0x15367ca10, 111;
v0x15367ca10_112 .array/port v0x15367ca10, 112;
v0x15367ca10_113 .array/port v0x15367ca10, 113;
v0x15367ca10_114 .array/port v0x15367ca10, 114;
E_0x15367c9c0/28 .event anyedge, v0x15367ca10_111, v0x15367ca10_112, v0x15367ca10_113, v0x15367ca10_114;
v0x15367ca10_115 .array/port v0x15367ca10, 115;
v0x15367ca10_116 .array/port v0x15367ca10, 116;
v0x15367ca10_117 .array/port v0x15367ca10, 117;
v0x15367ca10_118 .array/port v0x15367ca10, 118;
E_0x15367c9c0/29 .event anyedge, v0x15367ca10_115, v0x15367ca10_116, v0x15367ca10_117, v0x15367ca10_118;
v0x15367ca10_119 .array/port v0x15367ca10, 119;
v0x15367ca10_120 .array/port v0x15367ca10, 120;
v0x15367ca10_121 .array/port v0x15367ca10, 121;
v0x15367ca10_122 .array/port v0x15367ca10, 122;
E_0x15367c9c0/30 .event anyedge, v0x15367ca10_119, v0x15367ca10_120, v0x15367ca10_121, v0x15367ca10_122;
v0x15367ca10_123 .array/port v0x15367ca10, 123;
v0x15367ca10_124 .array/port v0x15367ca10, 124;
v0x15367ca10_125 .array/port v0x15367ca10, 125;
v0x15367ca10_126 .array/port v0x15367ca10, 126;
E_0x15367c9c0/31 .event anyedge, v0x15367ca10_123, v0x15367ca10_124, v0x15367ca10_125, v0x15367ca10_126;
v0x15367ca10_127 .array/port v0x15367ca10, 127;
v0x15367ca10_128 .array/port v0x15367ca10, 128;
v0x15367ca10_129 .array/port v0x15367ca10, 129;
v0x15367ca10_130 .array/port v0x15367ca10, 130;
E_0x15367c9c0/32 .event anyedge, v0x15367ca10_127, v0x15367ca10_128, v0x15367ca10_129, v0x15367ca10_130;
v0x15367ca10_131 .array/port v0x15367ca10, 131;
v0x15367ca10_132 .array/port v0x15367ca10, 132;
v0x15367ca10_133 .array/port v0x15367ca10, 133;
v0x15367ca10_134 .array/port v0x15367ca10, 134;
E_0x15367c9c0/33 .event anyedge, v0x15367ca10_131, v0x15367ca10_132, v0x15367ca10_133, v0x15367ca10_134;
v0x15367ca10_135 .array/port v0x15367ca10, 135;
v0x15367ca10_136 .array/port v0x15367ca10, 136;
v0x15367ca10_137 .array/port v0x15367ca10, 137;
v0x15367ca10_138 .array/port v0x15367ca10, 138;
E_0x15367c9c0/34 .event anyedge, v0x15367ca10_135, v0x15367ca10_136, v0x15367ca10_137, v0x15367ca10_138;
v0x15367ca10_139 .array/port v0x15367ca10, 139;
v0x15367ca10_140 .array/port v0x15367ca10, 140;
v0x15367ca10_141 .array/port v0x15367ca10, 141;
v0x15367ca10_142 .array/port v0x15367ca10, 142;
E_0x15367c9c0/35 .event anyedge, v0x15367ca10_139, v0x15367ca10_140, v0x15367ca10_141, v0x15367ca10_142;
v0x15367ca10_143 .array/port v0x15367ca10, 143;
v0x15367ca10_144 .array/port v0x15367ca10, 144;
v0x15367ca10_145 .array/port v0x15367ca10, 145;
v0x15367ca10_146 .array/port v0x15367ca10, 146;
E_0x15367c9c0/36 .event anyedge, v0x15367ca10_143, v0x15367ca10_144, v0x15367ca10_145, v0x15367ca10_146;
v0x15367ca10_147 .array/port v0x15367ca10, 147;
v0x15367ca10_148 .array/port v0x15367ca10, 148;
v0x15367ca10_149 .array/port v0x15367ca10, 149;
v0x15367ca10_150 .array/port v0x15367ca10, 150;
E_0x15367c9c0/37 .event anyedge, v0x15367ca10_147, v0x15367ca10_148, v0x15367ca10_149, v0x15367ca10_150;
v0x15367ca10_151 .array/port v0x15367ca10, 151;
v0x15367ca10_152 .array/port v0x15367ca10, 152;
v0x15367ca10_153 .array/port v0x15367ca10, 153;
v0x15367ca10_154 .array/port v0x15367ca10, 154;
E_0x15367c9c0/38 .event anyedge, v0x15367ca10_151, v0x15367ca10_152, v0x15367ca10_153, v0x15367ca10_154;
v0x15367ca10_155 .array/port v0x15367ca10, 155;
v0x15367ca10_156 .array/port v0x15367ca10, 156;
v0x15367ca10_157 .array/port v0x15367ca10, 157;
v0x15367ca10_158 .array/port v0x15367ca10, 158;
E_0x15367c9c0/39 .event anyedge, v0x15367ca10_155, v0x15367ca10_156, v0x15367ca10_157, v0x15367ca10_158;
v0x15367ca10_159 .array/port v0x15367ca10, 159;
v0x15367ca10_160 .array/port v0x15367ca10, 160;
v0x15367ca10_161 .array/port v0x15367ca10, 161;
v0x15367ca10_162 .array/port v0x15367ca10, 162;
E_0x15367c9c0/40 .event anyedge, v0x15367ca10_159, v0x15367ca10_160, v0x15367ca10_161, v0x15367ca10_162;
v0x15367ca10_163 .array/port v0x15367ca10, 163;
v0x15367ca10_164 .array/port v0x15367ca10, 164;
v0x15367ca10_165 .array/port v0x15367ca10, 165;
v0x15367ca10_166 .array/port v0x15367ca10, 166;
E_0x15367c9c0/41 .event anyedge, v0x15367ca10_163, v0x15367ca10_164, v0x15367ca10_165, v0x15367ca10_166;
v0x15367ca10_167 .array/port v0x15367ca10, 167;
v0x15367ca10_168 .array/port v0x15367ca10, 168;
v0x15367ca10_169 .array/port v0x15367ca10, 169;
v0x15367ca10_170 .array/port v0x15367ca10, 170;
E_0x15367c9c0/42 .event anyedge, v0x15367ca10_167, v0x15367ca10_168, v0x15367ca10_169, v0x15367ca10_170;
v0x15367ca10_171 .array/port v0x15367ca10, 171;
v0x15367ca10_172 .array/port v0x15367ca10, 172;
v0x15367ca10_173 .array/port v0x15367ca10, 173;
v0x15367ca10_174 .array/port v0x15367ca10, 174;
E_0x15367c9c0/43 .event anyedge, v0x15367ca10_171, v0x15367ca10_172, v0x15367ca10_173, v0x15367ca10_174;
v0x15367ca10_175 .array/port v0x15367ca10, 175;
v0x15367ca10_176 .array/port v0x15367ca10, 176;
v0x15367ca10_177 .array/port v0x15367ca10, 177;
v0x15367ca10_178 .array/port v0x15367ca10, 178;
E_0x15367c9c0/44 .event anyedge, v0x15367ca10_175, v0x15367ca10_176, v0x15367ca10_177, v0x15367ca10_178;
v0x15367ca10_179 .array/port v0x15367ca10, 179;
v0x15367ca10_180 .array/port v0x15367ca10, 180;
v0x15367ca10_181 .array/port v0x15367ca10, 181;
v0x15367ca10_182 .array/port v0x15367ca10, 182;
E_0x15367c9c0/45 .event anyedge, v0x15367ca10_179, v0x15367ca10_180, v0x15367ca10_181, v0x15367ca10_182;
v0x15367ca10_183 .array/port v0x15367ca10, 183;
v0x15367ca10_184 .array/port v0x15367ca10, 184;
v0x15367ca10_185 .array/port v0x15367ca10, 185;
v0x15367ca10_186 .array/port v0x15367ca10, 186;
E_0x15367c9c0/46 .event anyedge, v0x15367ca10_183, v0x15367ca10_184, v0x15367ca10_185, v0x15367ca10_186;
v0x15367ca10_187 .array/port v0x15367ca10, 187;
v0x15367ca10_188 .array/port v0x15367ca10, 188;
v0x15367ca10_189 .array/port v0x15367ca10, 189;
v0x15367ca10_190 .array/port v0x15367ca10, 190;
E_0x15367c9c0/47 .event anyedge, v0x15367ca10_187, v0x15367ca10_188, v0x15367ca10_189, v0x15367ca10_190;
v0x15367ca10_191 .array/port v0x15367ca10, 191;
v0x15367ca10_192 .array/port v0x15367ca10, 192;
v0x15367ca10_193 .array/port v0x15367ca10, 193;
v0x15367ca10_194 .array/port v0x15367ca10, 194;
E_0x15367c9c0/48 .event anyedge, v0x15367ca10_191, v0x15367ca10_192, v0x15367ca10_193, v0x15367ca10_194;
v0x15367ca10_195 .array/port v0x15367ca10, 195;
v0x15367ca10_196 .array/port v0x15367ca10, 196;
v0x15367ca10_197 .array/port v0x15367ca10, 197;
v0x15367ca10_198 .array/port v0x15367ca10, 198;
E_0x15367c9c0/49 .event anyedge, v0x15367ca10_195, v0x15367ca10_196, v0x15367ca10_197, v0x15367ca10_198;
v0x15367ca10_199 .array/port v0x15367ca10, 199;
v0x15367ca10_200 .array/port v0x15367ca10, 200;
v0x15367ca10_201 .array/port v0x15367ca10, 201;
v0x15367ca10_202 .array/port v0x15367ca10, 202;
E_0x15367c9c0/50 .event anyedge, v0x15367ca10_199, v0x15367ca10_200, v0x15367ca10_201, v0x15367ca10_202;
v0x15367ca10_203 .array/port v0x15367ca10, 203;
v0x15367ca10_204 .array/port v0x15367ca10, 204;
v0x15367ca10_205 .array/port v0x15367ca10, 205;
v0x15367ca10_206 .array/port v0x15367ca10, 206;
E_0x15367c9c0/51 .event anyedge, v0x15367ca10_203, v0x15367ca10_204, v0x15367ca10_205, v0x15367ca10_206;
v0x15367ca10_207 .array/port v0x15367ca10, 207;
v0x15367ca10_208 .array/port v0x15367ca10, 208;
v0x15367ca10_209 .array/port v0x15367ca10, 209;
v0x15367ca10_210 .array/port v0x15367ca10, 210;
E_0x15367c9c0/52 .event anyedge, v0x15367ca10_207, v0x15367ca10_208, v0x15367ca10_209, v0x15367ca10_210;
v0x15367ca10_211 .array/port v0x15367ca10, 211;
v0x15367ca10_212 .array/port v0x15367ca10, 212;
v0x15367ca10_213 .array/port v0x15367ca10, 213;
v0x15367ca10_214 .array/port v0x15367ca10, 214;
E_0x15367c9c0/53 .event anyedge, v0x15367ca10_211, v0x15367ca10_212, v0x15367ca10_213, v0x15367ca10_214;
v0x15367ca10_215 .array/port v0x15367ca10, 215;
v0x15367ca10_216 .array/port v0x15367ca10, 216;
v0x15367ca10_217 .array/port v0x15367ca10, 217;
v0x15367ca10_218 .array/port v0x15367ca10, 218;
E_0x15367c9c0/54 .event anyedge, v0x15367ca10_215, v0x15367ca10_216, v0x15367ca10_217, v0x15367ca10_218;
v0x15367ca10_219 .array/port v0x15367ca10, 219;
v0x15367ca10_220 .array/port v0x15367ca10, 220;
v0x15367ca10_221 .array/port v0x15367ca10, 221;
v0x15367ca10_222 .array/port v0x15367ca10, 222;
E_0x15367c9c0/55 .event anyedge, v0x15367ca10_219, v0x15367ca10_220, v0x15367ca10_221, v0x15367ca10_222;
v0x15367ca10_223 .array/port v0x15367ca10, 223;
v0x15367ca10_224 .array/port v0x15367ca10, 224;
v0x15367ca10_225 .array/port v0x15367ca10, 225;
v0x15367ca10_226 .array/port v0x15367ca10, 226;
E_0x15367c9c0/56 .event anyedge, v0x15367ca10_223, v0x15367ca10_224, v0x15367ca10_225, v0x15367ca10_226;
v0x15367ca10_227 .array/port v0x15367ca10, 227;
v0x15367ca10_228 .array/port v0x15367ca10, 228;
v0x15367ca10_229 .array/port v0x15367ca10, 229;
v0x15367ca10_230 .array/port v0x15367ca10, 230;
E_0x15367c9c0/57 .event anyedge, v0x15367ca10_227, v0x15367ca10_228, v0x15367ca10_229, v0x15367ca10_230;
v0x15367ca10_231 .array/port v0x15367ca10, 231;
v0x15367ca10_232 .array/port v0x15367ca10, 232;
v0x15367ca10_233 .array/port v0x15367ca10, 233;
v0x15367ca10_234 .array/port v0x15367ca10, 234;
E_0x15367c9c0/58 .event anyedge, v0x15367ca10_231, v0x15367ca10_232, v0x15367ca10_233, v0x15367ca10_234;
v0x15367ca10_235 .array/port v0x15367ca10, 235;
v0x15367ca10_236 .array/port v0x15367ca10, 236;
v0x15367ca10_237 .array/port v0x15367ca10, 237;
v0x15367ca10_238 .array/port v0x15367ca10, 238;
E_0x15367c9c0/59 .event anyedge, v0x15367ca10_235, v0x15367ca10_236, v0x15367ca10_237, v0x15367ca10_238;
v0x15367ca10_239 .array/port v0x15367ca10, 239;
v0x15367ca10_240 .array/port v0x15367ca10, 240;
v0x15367ca10_241 .array/port v0x15367ca10, 241;
v0x15367ca10_242 .array/port v0x15367ca10, 242;
E_0x15367c9c0/60 .event anyedge, v0x15367ca10_239, v0x15367ca10_240, v0x15367ca10_241, v0x15367ca10_242;
v0x15367ca10_243 .array/port v0x15367ca10, 243;
v0x15367ca10_244 .array/port v0x15367ca10, 244;
v0x15367ca10_245 .array/port v0x15367ca10, 245;
v0x15367ca10_246 .array/port v0x15367ca10, 246;
E_0x15367c9c0/61 .event anyedge, v0x15367ca10_243, v0x15367ca10_244, v0x15367ca10_245, v0x15367ca10_246;
v0x15367ca10_247 .array/port v0x15367ca10, 247;
v0x15367ca10_248 .array/port v0x15367ca10, 248;
v0x15367ca10_249 .array/port v0x15367ca10, 249;
v0x15367ca10_250 .array/port v0x15367ca10, 250;
E_0x15367c9c0/62 .event anyedge, v0x15367ca10_247, v0x15367ca10_248, v0x15367ca10_249, v0x15367ca10_250;
v0x15367ca10_251 .array/port v0x15367ca10, 251;
v0x15367ca10_252 .array/port v0x15367ca10, 252;
v0x15367ca10_253 .array/port v0x15367ca10, 253;
v0x15367ca10_254 .array/port v0x15367ca10, 254;
E_0x15367c9c0/63 .event anyedge, v0x15367ca10_251, v0x15367ca10_252, v0x15367ca10_253, v0x15367ca10_254;
v0x15367ca10_255 .array/port v0x15367ca10, 255;
E_0x15367c9c0/64 .event anyedge, v0x15367ca10_255, v0x153679f40_0, v0x153679ea0_0;
E_0x15367c9c0 .event/or E_0x15367c9c0/0, E_0x15367c9c0/1, E_0x15367c9c0/2, E_0x15367c9c0/3, E_0x15367c9c0/4, E_0x15367c9c0/5, E_0x15367c9c0/6, E_0x15367c9c0/7, E_0x15367c9c0/8, E_0x15367c9c0/9, E_0x15367c9c0/10, E_0x15367c9c0/11, E_0x15367c9c0/12, E_0x15367c9c0/13, E_0x15367c9c0/14, E_0x15367c9c0/15, E_0x15367c9c0/16, E_0x15367c9c0/17, E_0x15367c9c0/18, E_0x15367c9c0/19, E_0x15367c9c0/20, E_0x15367c9c0/21, E_0x15367c9c0/22, E_0x15367c9c0/23, E_0x15367c9c0/24, E_0x15367c9c0/25, E_0x15367c9c0/26, E_0x15367c9c0/27, E_0x15367c9c0/28, E_0x15367c9c0/29, E_0x15367c9c0/30, E_0x15367c9c0/31, E_0x15367c9c0/32, E_0x15367c9c0/33, E_0x15367c9c0/34, E_0x15367c9c0/35, E_0x15367c9c0/36, E_0x15367c9c0/37, E_0x15367c9c0/38, E_0x15367c9c0/39, E_0x15367c9c0/40, E_0x15367c9c0/41, E_0x15367c9c0/42, E_0x15367c9c0/43, E_0x15367c9c0/44, E_0x15367c9c0/45, E_0x15367c9c0/46, E_0x15367c9c0/47, E_0x15367c9c0/48, E_0x15367c9c0/49, E_0x15367c9c0/50, E_0x15367c9c0/51, E_0x15367c9c0/52, E_0x15367c9c0/53, E_0x15367c9c0/54, E_0x15367c9c0/55, E_0x15367c9c0/56, E_0x15367c9c0/57, E_0x15367c9c0/58, E_0x15367c9c0/59, E_0x15367c9c0/60, E_0x15367c9c0/61, E_0x15367c9c0/62, E_0x15367c9c0/63, E_0x15367c9c0/64;
    .scope S_0x153626690;
T_0 ;
    %wait E_0x153633650;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153673c90_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x153664960_0, 0, 16;
    %load/vec4 v0x153673be0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153673c90_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x153673de0_0;
    %load/vec4 v0x153673ed0_0;
    %add;
    %store/vec4 v0x153664960_0, 0, 16;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x153673de0_0;
    %load/vec4 v0x153673ed0_0;
    %sub;
    %store/vec4 v0x153664960_0, 0, 16;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x153673de0_0;
    %load/vec4 v0x153673ed0_0;
    %cmp/e;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153673c90_0, 0, 1;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x153673de0_0;
    %load/vec4 v0x153673ed0_0;
    %cmp/u;
    %jmp/0xz  T_0.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153673c90_0, 0, 1;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x153673ed0_0;
    %load/vec4 v0x153673de0_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153673c90_0, 0, 1;
T_0.11 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x15362f600;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time=%0t | alu_code=%b | reg1=%b | reg2=%b | accum=%b | branch_check=%b", $time, v0x1536740c0_0, v0x153674220_0, v0x1536742d0_0, v0x153674010_0, v0x153674150_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x1536740c0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x153674220_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x1536742d0_0, 0, 16;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1536743a0;
T_2 ;
    %wait E_0x153674690;
    %load/vec4 v0x153674bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x153674b20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x153674990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x153674a70_0;
    %assign/vec4 v0x153674b20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x153674790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x153674830_0;
    %assign/vec4 v0x153674b20_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x153674b20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x153674b20_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1536743a0;
T_3 ;
    %wait E_0x153674650;
    %load/vec4 v0x153674b20_0;
    %assign/vec4 v0x1536746d0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x15362f770;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153674f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153675140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153674fc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x153675090_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153674dd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x153674e60_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x15362f770;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x153674f10_0;
    %inv;
    %store/vec4 v0x153674f10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15362f770;
T_6 ;
    %vpi_call 4 34 "$monitor", "Time=%0t | jump=%b | branch=%b | address=%b", $time, v0x153674fc0_0, v0x153674dd0_0, v0x153674d20_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153675140_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153674fc0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x153675090_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153674fc0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153674dd0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x153674e60_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153674dd0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 4 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1536751f0;
T_7 ;
    %wait E_0x153675470;
    %load/vec4 v0x153676730_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1536754b0, 4;
    %assign/vec4 v0x153676820_0, 0;
    %load/vec4 v0x1536768d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x153676520_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1536754b0, 4;
    %assign/vec4 v0x153676680_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x153615e40;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x153676ab0_0;
    %inv;
    %store/vec4 v0x153676ab0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x153615e40;
T_9 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536754b0, 4, 0;
    %pushi/vec4 61695, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536754b0, 4, 0;
    %pushi/vec4 61667, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536754b0, 4, 0;
    %pushi/vec4 12515, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1536754b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153676ab0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x153615e40;
T_10 ;
    %vpi_call 6 33 "$monitor", "Time=%0t | read=%b | adr=%b | pc_adr=%b | out=%b | pc_out=%b", $time, v0x153676d90_0, v0x153676a00_0, v0x153676c10_0, v0x153676b40_0, v0x153676cc0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153676d90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x153676a00_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x153676c10_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153676d90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153676d90_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x153676a00_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x153676c10_0, 0, 8;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 6 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x153676e40;
T_11 ;
    %wait E_0x1536771c0;
    %load/vec4 v0x153677720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153677640, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153677640, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153677640, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153677640, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1536779a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1536778f0_0;
    %load/vec4 v0x1536777c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x153677640, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x153676e40;
T_12 ;
    %wait E_0x153677140;
    %load/vec4 v0x1536775a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x153677290_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x153677640, 4;
    %assign/vec4 v0x153677400_0, 0;
    %load/vec4 v0x153677340_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x153677640, 4;
    %assign/vec4 v0x1536774b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x153677400_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x1536774b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x153615fb0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x153677b30_0;
    %inv;
    %store/vec4 v0x153677b30_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x153615fb0;
T_14 ;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153677640, 4, 0;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153677640, 4, 0;
    %pushi/vec4 61680, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153677640, 4, 0;
    %pushi/vec4 36408, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x153677640, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153677b30_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x153615fb0;
T_15 ;
    %vpi_call 8 41 "$monitor", "Time=%0t | read_en=%b | write_en=%b | read_data1 =%b | read_data2 = %b", $time, v0x153677e80_0, v0x1536781c0_0, v0x153677d00_0, v0x153677db0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153677e80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x153677bc0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x153677c50_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153677f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153677e80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153677f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536781c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x153677fe0_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x153678090_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153677e80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x153677bc0_0, 0, 2;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 8 61 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x153678250;
T_16 ;
    %wait E_0x153678580;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x153678920_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153678680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153678710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1536787a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153678cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153678c30_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x153678d70_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x153678e20_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x1536785f0_0, 0, 8;
    %load/vec4 v0x153678b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %jmp T_16.7;
T_16.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x153678920_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536787a0_0, 0, 1;
    %load/vec4 v0x153678ed0_0;
    %store/vec4 v0x153678d70_0, 0, 2;
    %load/vec4 v0x153678f80_0;
    %store/vec4 v0x153678e20_0, 0, 2;
    %jmp T_16.7;
T_16.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x153678920_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536787a0_0, 0, 1;
    %load/vec4 v0x153678ed0_0;
    %store/vec4 v0x153678d70_0, 0, 2;
    %load/vec4 v0x153678f80_0;
    %store/vec4 v0x153678e20_0, 0, 2;
    %jmp T_16.7;
T_16.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x153678920_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1536787a0_0, 0, 1;
    %load/vec4 v0x153678ed0_0;
    %store/vec4 v0x153678d70_0, 0, 2;
    %load/vec4 v0x153678830_0;
    %store/vec4 v0x1536785f0_0, 0, 8;
    %jmp T_16.7;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153678cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153678710_0, 0, 1;
    %load/vec4 v0x153678830_0;
    %store/vec4 v0x1536785f0_0, 0, 8;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x153678b20_0;
    %store/vec4 v0x153678920_0, 0, 4;
    %load/vec4 v0x153678ed0_0;
    %store/vec4 v0x153678d70_0, 0, 2;
    %load/vec4 v0x153678f80_0;
    %store/vec4 v0x153678e20_0, 0, 2;
    %load/vec4 v0x1536789d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153678c30_0, 0, 1;
    %load/vec4 v0x153678830_0;
    %store/vec4 v0x1536785f0_0, 0, 8;
T_16.8 ;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x153678b20_0;
    %store/vec4 v0x153678920_0, 0, 4;
    %load/vec4 v0x153678ed0_0;
    %store/vec4 v0x153678d70_0, 0, 2;
    %load/vec4 v0x153678f80_0;
    %store/vec4 v0x153678e20_0, 0, 2;
    %load/vec4 v0x1536789d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153678c30_0, 0, 1;
    %load/vec4 v0x153678830_0;
    %store/vec4 v0x1536785f0_0, 0, 8;
T_16.10 ;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x153678b20_0;
    %store/vec4 v0x153678920_0, 0, 4;
    %load/vec4 v0x153678ed0_0;
    %store/vec4 v0x153678d70_0, 0, 2;
    %load/vec4 v0x153678f80_0;
    %store/vec4 v0x153678e20_0, 0, 2;
    %load/vec4 v0x1536789d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153678c30_0, 0, 1;
    %load/vec4 v0x153678830_0;
    %store/vec4 v0x1536785f0_0, 0, 8;
T_16.12 ;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x15362ab10;
T_17 ;
    %vpi_call 10 34 "$monitor", "Time=%0t | Instr=%b | ALU=%b | R_Read=%b | R_Write=%b | Jmp=%b | Brch=%b | Reg1=%b | Reg2=%b | RAM_Adr=%b | RAM_read=%b", $time, v0x153679520_0, v0x1536793a0_0, v0x153679260_0, v0x1536792f0_0, v0x153679680_0, v0x1536795d0_0, v0x1536797b0_0, v0x153679840_0, v0x153679140_0, v0x1536791d0_0 {0 0 0};
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x153679520_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153679470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x153679520_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153679470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x153679520_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153679470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x153679520_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153679470_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x153679520_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153679470_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 10 58 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x15367aa40;
T_18 ;
    %wait E_0x15367acf0;
    %load/vec4 v0x15367b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15367b180_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x15367afe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x15367b0b0_0;
    %assign/vec4 v0x15367b180_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x15367adc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x15367ae80_0;
    %assign/vec4 v0x15367b180_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x15367b180_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15367b180_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x15367aa40;
T_19 ;
    %wait E_0x15367acb0;
    %load/vec4 v0x15367b180_0;
    %assign/vec4 v0x15367ad30_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x15367c730;
T_20 ;
    %wait E_0x15367c9c0;
    %load/vec4 v0x15367dcd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x15367ca10, 4;
    %assign/vec4 v0x15367dda0_0, 0;
    %load/vec4 v0x15367de50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x15367dac0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x15367ca10, 4;
    %assign/vec4 v0x15367dc30_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x15367b360;
T_21 ;
    %wait E_0x15367acf0;
    %load/vec4 v0x15367bbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15367baf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15367baf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15367baf0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15367baf0, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x15367be50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x15367bda0_0;
    %load/vec4 v0x15367bc90_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15367baf0, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x15367b360;
T_22 ;
    %wait E_0x153679cc0;
    %load/vec4 v0x15367ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x15367b760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x15367baf0, 4;
    %assign/vec4 v0x15367b8e0_0, 0;
    %load/vec4 v0x15367b810_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x15367baf0, 4;
    %assign/vec4 v0x15367b970_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x15367b8e0_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x15367b970_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x153679b00;
T_23 ;
    %wait E_0x153679e30;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x15367a220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153679f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153679fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15367a090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15367a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15367a530_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x15367a670_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x15367a720_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x153679ea0_0, 0, 8;
    %load/vec4 v0x15367a420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x15367a220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367a090_0, 0, 1;
    %load/vec4 v0x15367a7d0_0;
    %store/vec4 v0x15367a670_0, 0, 2;
    %load/vec4 v0x15367a880_0;
    %store/vec4 v0x15367a720_0, 0, 2;
    %jmp T_23.7;
T_23.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x15367a220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367a090_0, 0, 1;
    %load/vec4 v0x15367a7d0_0;
    %store/vec4 v0x15367a670_0, 0, 2;
    %load/vec4 v0x15367a880_0;
    %store/vec4 v0x15367a720_0, 0, 2;
    %jmp T_23.7;
T_23.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x15367a220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367a090_0, 0, 1;
    %load/vec4 v0x15367a7d0_0;
    %store/vec4 v0x15367a670_0, 0, 2;
    %load/vec4 v0x15367a130_0;
    %store/vec4 v0x153679ea0_0, 0, 8;
    %jmp T_23.7;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367a5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153679fe0_0, 0, 1;
    %load/vec4 v0x15367a130_0;
    %store/vec4 v0x153679ea0_0, 0, 8;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0x15367a420_0;
    %store/vec4 v0x15367a220_0, 0, 4;
    %load/vec4 v0x15367a7d0_0;
    %store/vec4 v0x15367a670_0, 0, 2;
    %load/vec4 v0x15367a880_0;
    %store/vec4 v0x15367a720_0, 0, 2;
    %load/vec4 v0x15367a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367a530_0, 0, 1;
    %load/vec4 v0x15367a130_0;
    %store/vec4 v0x153679ea0_0, 0, 8;
T_23.8 ;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0x15367a420_0;
    %store/vec4 v0x15367a220_0, 0, 4;
    %load/vec4 v0x15367a7d0_0;
    %store/vec4 v0x15367a670_0, 0, 2;
    %load/vec4 v0x15367a880_0;
    %store/vec4 v0x15367a720_0, 0, 2;
    %load/vec4 v0x15367a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367a530_0, 0, 1;
    %load/vec4 v0x15367a130_0;
    %store/vec4 v0x153679ea0_0, 0, 8;
T_23.10 ;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x15367a420_0;
    %store/vec4 v0x15367a220_0, 0, 4;
    %load/vec4 v0x15367a7d0_0;
    %store/vec4 v0x15367a670_0, 0, 2;
    %load/vec4 v0x15367a880_0;
    %store/vec4 v0x15367a720_0, 0, 2;
    %load/vec4 v0x15367a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367a530_0, 0, 1;
    %load/vec4 v0x15367a130_0;
    %store/vec4 v0x153679ea0_0, 0, 8;
T_23.12 ;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x15367bfc0;
T_24 ;
    %wait E_0x15367c1f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15367c3e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x15367c260_0, 0, 16;
    %load/vec4 v0x15367c320_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15367c3e0_0, 0, 1;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x15367c540_0;
    %load/vec4 v0x15367c610_0;
    %add;
    %store/vec4 v0x15367c260_0, 0, 16;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x15367c540_0;
    %load/vec4 v0x15367c610_0;
    %sub;
    %store/vec4 v0x15367c260_0, 0, 16;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x15367c540_0;
    %load/vec4 v0x15367c610_0;
    %cmp/e;
    %jmp/0xz  T_24.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367c3e0_0, 0, 1;
T_24.7 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x15367c540_0;
    %load/vec4 v0x15367c610_0;
    %cmp/u;
    %jmp/0xz  T_24.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367c3e0_0, 0, 1;
T_24.9 ;
    %jmp T_24.6;
T_24.4 ;
    %load/vec4 v0x15367c610_0;
    %load/vec4 v0x15367c540_0;
    %cmp/u;
    %jmp/0xz  T_24.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367c3e0_0, 0, 1;
T_24.11 ;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x15362ac80;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0x15367f150_0;
    %inv;
    %store/vec4 v0x15367f150_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x15362ac80;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15367f260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15367f150_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15367f260_0, 0, 1;
    %pushi/vec4 16386, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15367ca10, 4, 0;
    %pushi/vec4 17410, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15367ca10, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15367ca10, 4, 0;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15367ca10, 4, 0;
    %pushi/vec4 8449, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15367ca10, 4, 0;
    %delay 500000, 0;
    %vpi_call 12 24 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x15362ac80;
T_27 ;
    %wait E_0x1536798d0;
    %vpi_call 12 29 "$display", "Time=%0t | PC Address=%b | instruction=%b | reg_1=%b | reg_2=%b | accum=%b", $time, v0x15367e8e0_0, v0x15367e810_0, &A<v0x15367baf0, 0>, &A<v0x15367baf0, 1>, v0x15367e620_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "Program_counter_tb.v";
    "Program_counter.v";
    "RAM_tb.v";
    "RAM.v";
    "Register_file_tb.v";
    "Register_file.v";
    "Control_unit_tb.v";
    "Control_unit.v";
    "cpu_tb.v";
    "cpu.v";
