#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a036b826c0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002a036c055c0_0 .net "PC", 31 0, v000002a036c00100_0;  1 drivers
v000002a036c05ca0_0 .var "clk", 0 0;
v000002a036c05d40_0 .net "clkout", 0 0, L_000002a036c07200;  1 drivers
v000002a036c04d00_0 .net "cycles_consumed", 31 0, v000002a036c04300_0;  1 drivers
v000002a036c044e0_0 .var "rst", 0 0;
S_000002a036b829e0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002a036b826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002a036b9fdf0 .param/l "RType" 0 4 2, C4<000000>;
P_000002a036b9fe28 .param/l "add" 0 4 5, C4<100000>;
P_000002a036b9fe60 .param/l "addi" 0 4 8, C4<001000>;
P_000002a036b9fe98 .param/l "addu" 0 4 5, C4<100001>;
P_000002a036b9fed0 .param/l "and_" 0 4 5, C4<100100>;
P_000002a036b9ff08 .param/l "andi" 0 4 8, C4<001100>;
P_000002a036b9ff40 .param/l "beq" 0 4 10, C4<000100>;
P_000002a036b9ff78 .param/l "bne" 0 4 10, C4<000101>;
P_000002a036b9ffb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a036b9ffe8 .param/l "j" 0 4 12, C4<000010>;
P_000002a036ba0020 .param/l "jal" 0 4 12, C4<000011>;
P_000002a036ba0058 .param/l "jr" 0 4 6, C4<001000>;
P_000002a036ba0090 .param/l "lw" 0 4 8, C4<100011>;
P_000002a036ba00c8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a036ba0100 .param/l "or_" 0 4 5, C4<100101>;
P_000002a036ba0138 .param/l "ori" 0 4 8, C4<001101>;
P_000002a036ba0170 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a036ba01a8 .param/l "sll" 0 4 6, C4<000000>;
P_000002a036ba01e0 .param/l "slt" 0 4 5, C4<101010>;
P_000002a036ba0218 .param/l "slti" 0 4 8, C4<101010>;
P_000002a036ba0250 .param/l "srl" 0 4 6, C4<000010>;
P_000002a036ba0288 .param/l "sub" 0 4 5, C4<100010>;
P_000002a036ba02c0 .param/l "subu" 0 4 5, C4<100011>;
P_000002a036ba02f8 .param/l "sw" 0 4 8, C4<101011>;
P_000002a036ba0330 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a036ba0368 .param/l "xori" 0 4 8, C4<001110>;
L_000002a036c06b00 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c07040 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c06940 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c07120 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c07350 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c076d0 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c07740 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c070b0 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c07200 .functor OR 1, v000002a036c05ca0_0, v000002a036b8a4b0_0, C4<0>, C4<0>;
L_000002a036c06d30 .functor OR 1, L_000002a036c5f970, L_000002a036c602d0, C4<0>, C4<0>;
L_000002a036c06da0 .functor AND 1, L_000002a036c60a50, L_000002a036c60af0, C4<1>, C4<1>;
L_000002a036c06b70 .functor NOT 1, v000002a036c044e0_0, C4<0>, C4<0>, C4<0>;
L_000002a036c06c50 .functor OR 1, L_000002a036c5fb50, L_000002a036c60cd0, C4<0>, C4<0>;
L_000002a036c077b0 .functor OR 1, L_000002a036c06c50, L_000002a036c609b0, C4<0>, C4<0>;
L_000002a036c072e0 .functor OR 1, L_000002a036c604b0, L_000002a036c60730, C4<0>, C4<0>;
L_000002a036c07190 .functor AND 1, L_000002a036c60410, L_000002a036c072e0, C4<1>, C4<1>;
L_000002a036c07820 .functor OR 1, L_000002a036c61de0, L_000002a036c62ce0, C4<0>, C4<0>;
L_000002a036c06cc0 .functor AND 1, L_000002a036c62920, L_000002a036c07820, C4<1>, C4<1>;
L_000002a036c06a20 .functor NOT 1, L_000002a036c07200, C4<0>, C4<0>, C4<0>;
v000002a036c00600_0 .net "ALUOp", 3 0, v000002a036b8a870_0;  1 drivers
v000002a036c006a0_0 .net "ALUResult", 31 0, v000002a036c01140_0;  1 drivers
v000002a036c00c40_0 .net "ALUSrc", 0 0, v000002a036b8a370_0;  1 drivers
v000002a036c00ce0_0 .net "ALUin2", 31 0, L_000002a036c61c00;  1 drivers
v000002a036bbd8d0_0 .net "MemReadEn", 0 0, v000002a036b8b590_0;  1 drivers
v000002a036bbea50_0 .net "MemWriteEn", 0 0, v000002a036b8a910_0;  1 drivers
v000002a036bbddd0_0 .net "MemtoReg", 0 0, v000002a036b8b6d0_0;  1 drivers
v000002a036bbeb90_0 .net "PC", 31 0, v000002a036c00100_0;  alias, 1 drivers
v000002a036bbd0b0_0 .net "PCPlus1", 31 0, L_000002a036c60870;  1 drivers
v000002a036bbe050_0 .net "PCsrc", 0 0, v000002a036c01fa0_0;  1 drivers
v000002a036bbd290_0 .net "RegDst", 0 0, v000002a036b89e70_0;  1 drivers
v000002a036bbe230_0 .net "RegWriteEn", 0 0, v000002a036b8b8b0_0;  1 drivers
v000002a036bbe2d0_0 .net "WriteRegister", 4 0, L_000002a036c605f0;  1 drivers
v000002a036bbda10_0 .net *"_ivl_0", 0 0, L_000002a036c06b00;  1 drivers
L_000002a036c07950 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a036bbd790_0 .net/2u *"_ivl_10", 4 0, L_000002a036c07950;  1 drivers
L_000002a036c07d40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbee10_0 .net *"_ivl_101", 15 0, L_000002a036c07d40;  1 drivers
v000002a036bbd330_0 .net *"_ivl_102", 31 0, L_000002a036c607d0;  1 drivers
L_000002a036c07d88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbd3d0_0 .net *"_ivl_105", 25 0, L_000002a036c07d88;  1 drivers
L_000002a036c07dd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbe550_0 .net/2u *"_ivl_106", 31 0, L_000002a036c07dd0;  1 drivers
v000002a036bbe690_0 .net *"_ivl_108", 0 0, L_000002a036c60a50;  1 drivers
L_000002a036c07e18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002a036bbde70_0 .net/2u *"_ivl_110", 5 0, L_000002a036c07e18;  1 drivers
v000002a036bbd470_0 .net *"_ivl_112", 0 0, L_000002a036c60af0;  1 drivers
v000002a036bbe870_0 .net *"_ivl_115", 0 0, L_000002a036c06da0;  1 drivers
v000002a036bbe7d0_0 .net *"_ivl_116", 47 0, L_000002a036c5fc90;  1 drivers
L_000002a036c07e60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbeeb0_0 .net *"_ivl_119", 15 0, L_000002a036c07e60;  1 drivers
L_000002a036c07998 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a036bbd1f0_0 .net/2u *"_ivl_12", 5 0, L_000002a036c07998;  1 drivers
v000002a036bbec30_0 .net *"_ivl_120", 47 0, L_000002a036c5ffb0;  1 drivers
L_000002a036c07ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbdf10_0 .net *"_ivl_123", 15 0, L_000002a036c07ea8;  1 drivers
v000002a036bbecd0_0 .net *"_ivl_125", 0 0, L_000002a036c60e10;  1 drivers
v000002a036bbd010_0 .net *"_ivl_126", 31 0, L_000002a036c5fa10;  1 drivers
v000002a036bbd150_0 .net *"_ivl_128", 47 0, L_000002a036c60050;  1 drivers
v000002a036bbe190_0 .net *"_ivl_130", 47 0, L_000002a036c5fe70;  1 drivers
v000002a036bbed70_0 .net *"_ivl_132", 47 0, L_000002a036c60c30;  1 drivers
v000002a036bbe9b0_0 .net *"_ivl_134", 47 0, L_000002a036c5ff10;  1 drivers
v000002a036bbdfb0_0 .net *"_ivl_14", 0 0, L_000002a036c04760;  1 drivers
v000002a036bbe4b0_0 .net *"_ivl_140", 0 0, L_000002a036c06b70;  1 drivers
L_000002a036c07f38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbeaf0_0 .net/2u *"_ivl_142", 31 0, L_000002a036c07f38;  1 drivers
L_000002a036c08010 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002a036bbd5b0_0 .net/2u *"_ivl_146", 5 0, L_000002a036c08010;  1 drivers
v000002a036bbe0f0_0 .net *"_ivl_148", 0 0, L_000002a036c5fb50;  1 drivers
L_000002a036c08058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002a036bbe370_0 .net/2u *"_ivl_150", 5 0, L_000002a036c08058;  1 drivers
v000002a036bbd510_0 .net *"_ivl_152", 0 0, L_000002a036c60cd0;  1 drivers
v000002a036bbd650_0 .net *"_ivl_155", 0 0, L_000002a036c06c50;  1 drivers
L_000002a036c080a0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002a036bbd6f0_0 .net/2u *"_ivl_156", 5 0, L_000002a036c080a0;  1 drivers
v000002a036bbe910_0 .net *"_ivl_158", 0 0, L_000002a036c609b0;  1 drivers
L_000002a036c079e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002a036bbe5f0_0 .net/2u *"_ivl_16", 4 0, L_000002a036c079e0;  1 drivers
v000002a036bbd830_0 .net *"_ivl_161", 0 0, L_000002a036c077b0;  1 drivers
L_000002a036c080e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbd970_0 .net/2u *"_ivl_162", 15 0, L_000002a036c080e8;  1 drivers
v000002a036bbdab0_0 .net *"_ivl_164", 31 0, L_000002a036c613b0;  1 drivers
v000002a036bbdb50_0 .net *"_ivl_167", 0 0, L_000002a036c5fbf0;  1 drivers
v000002a036bbe410_0 .net *"_ivl_168", 15 0, L_000002a036c61590;  1 drivers
v000002a036bbdbf0_0 .net *"_ivl_170", 31 0, L_000002a036c5fd30;  1 drivers
v000002a036bbdc90_0 .net *"_ivl_174", 31 0, L_000002a036c60230;  1 drivers
L_000002a036c08130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbdd30_0 .net *"_ivl_177", 25 0, L_000002a036c08130;  1 drivers
L_000002a036c08178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036bbe730_0 .net/2u *"_ivl_178", 31 0, L_000002a036c08178;  1 drivers
v000002a036c03970_0 .net *"_ivl_180", 0 0, L_000002a036c60410;  1 drivers
L_000002a036c081c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a036c026b0_0 .net/2u *"_ivl_182", 5 0, L_000002a036c081c0;  1 drivers
v000002a036c02110_0 .net *"_ivl_184", 0 0, L_000002a036c604b0;  1 drivers
L_000002a036c08208 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a036c038d0_0 .net/2u *"_ivl_186", 5 0, L_000002a036c08208;  1 drivers
v000002a036c03f10_0 .net *"_ivl_188", 0 0, L_000002a036c60730;  1 drivers
v000002a036c021b0_0 .net *"_ivl_19", 4 0, L_000002a036c04800;  1 drivers
v000002a036c03a10_0 .net *"_ivl_191", 0 0, L_000002a036c072e0;  1 drivers
v000002a036c03bf0_0 .net *"_ivl_193", 0 0, L_000002a036c07190;  1 drivers
L_000002a036c08250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a036c03b50_0 .net/2u *"_ivl_194", 5 0, L_000002a036c08250;  1 drivers
v000002a036c03dd0_0 .net *"_ivl_196", 0 0, L_000002a036c62a60;  1 drivers
L_000002a036c08298 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a036c02390_0 .net/2u *"_ivl_198", 31 0, L_000002a036c08298;  1 drivers
L_000002a036c07908 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a036c03330_0 .net/2u *"_ivl_2", 5 0, L_000002a036c07908;  1 drivers
v000002a036c02b10_0 .net *"_ivl_20", 4 0, L_000002a036c04ee0;  1 drivers
v000002a036c029d0_0 .net *"_ivl_200", 31 0, L_000002a036c61980;  1 drivers
v000002a036c03150_0 .net *"_ivl_204", 31 0, L_000002a036c62e20;  1 drivers
L_000002a036c082e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c02d90_0 .net *"_ivl_207", 25 0, L_000002a036c082e0;  1 drivers
L_000002a036c08328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c02430_0 .net/2u *"_ivl_208", 31 0, L_000002a036c08328;  1 drivers
v000002a036c03010_0 .net *"_ivl_210", 0 0, L_000002a036c62920;  1 drivers
L_000002a036c08370 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a036c03650_0 .net/2u *"_ivl_212", 5 0, L_000002a036c08370;  1 drivers
v000002a036c03e70_0 .net *"_ivl_214", 0 0, L_000002a036c61de0;  1 drivers
L_000002a036c083b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a036c03290_0 .net/2u *"_ivl_216", 5 0, L_000002a036c083b8;  1 drivers
v000002a036c03470_0 .net *"_ivl_218", 0 0, L_000002a036c62ce0;  1 drivers
v000002a036c033d0_0 .net *"_ivl_221", 0 0, L_000002a036c07820;  1 drivers
v000002a036c03510_0 .net *"_ivl_223", 0 0, L_000002a036c06cc0;  1 drivers
L_000002a036c08400 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a036c02a70_0 .net/2u *"_ivl_224", 5 0, L_000002a036c08400;  1 drivers
v000002a036c03c90_0 .net *"_ivl_226", 0 0, L_000002a036c63460;  1 drivers
v000002a036c03fb0_0 .net *"_ivl_228", 31 0, L_000002a036c622e0;  1 drivers
v000002a036c03790_0 .net *"_ivl_24", 0 0, L_000002a036c06940;  1 drivers
L_000002a036c07a28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a036c027f0_0 .net/2u *"_ivl_26", 4 0, L_000002a036c07a28;  1 drivers
v000002a036c03ab0_0 .net *"_ivl_29", 4 0, L_000002a036c04940;  1 drivers
v000002a036c035b0_0 .net *"_ivl_32", 0 0, L_000002a036c07120;  1 drivers
L_000002a036c07a70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a036c02250_0 .net/2u *"_ivl_34", 4 0, L_000002a036c07a70;  1 drivers
v000002a036c022f0_0 .net *"_ivl_37", 4 0, L_000002a036c04b20;  1 drivers
v000002a036c036f0_0 .net *"_ivl_40", 0 0, L_000002a036c07350;  1 drivers
L_000002a036c07ab8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c02890_0 .net/2u *"_ivl_42", 15 0, L_000002a036c07ab8;  1 drivers
v000002a036c02e30_0 .net *"_ivl_45", 15 0, L_000002a036c60eb0;  1 drivers
v000002a036c03830_0 .net *"_ivl_48", 0 0, L_000002a036c076d0;  1 drivers
v000002a036c02bb0_0 .net *"_ivl_5", 5 0, L_000002a036c048a0;  1 drivers
L_000002a036c07b00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c03d30_0 .net/2u *"_ivl_50", 36 0, L_000002a036c07b00;  1 drivers
L_000002a036c07b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c02ed0_0 .net/2u *"_ivl_52", 31 0, L_000002a036c07b48;  1 drivers
v000002a036c02c50_0 .net *"_ivl_55", 4 0, L_000002a036c60f50;  1 drivers
v000002a036c024d0_0 .net *"_ivl_56", 36 0, L_000002a036c60b90;  1 drivers
v000002a036c02930_0 .net *"_ivl_58", 36 0, L_000002a036c600f0;  1 drivers
v000002a036c02cf0_0 .net *"_ivl_62", 0 0, L_000002a036c07740;  1 drivers
L_000002a036c07b90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a036c02f70_0 .net/2u *"_ivl_64", 5 0, L_000002a036c07b90;  1 drivers
v000002a036c02570_0 .net *"_ivl_67", 5 0, L_000002a036c614f0;  1 drivers
v000002a036c02610_0 .net *"_ivl_70", 0 0, L_000002a036c070b0;  1 drivers
L_000002a036c07bd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c030b0_0 .net/2u *"_ivl_72", 57 0, L_000002a036c07bd8;  1 drivers
L_000002a036c07c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c031f0_0 .net/2u *"_ivl_74", 31 0, L_000002a036c07c20;  1 drivers
v000002a036c02750_0 .net *"_ivl_77", 25 0, L_000002a036c60910;  1 drivers
v000002a036c05340_0 .net *"_ivl_78", 57 0, L_000002a036c61770;  1 drivers
v000002a036c04620_0 .net *"_ivl_8", 0 0, L_000002a036c07040;  1 drivers
v000002a036c05020_0 .net *"_ivl_80", 57 0, L_000002a036c60d70;  1 drivers
L_000002a036c07c68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a036c05de0_0 .net/2u *"_ivl_84", 31 0, L_000002a036c07c68;  1 drivers
L_000002a036c07cb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a036c04120_0 .net/2u *"_ivl_88", 5 0, L_000002a036c07cb0;  1 drivers
v000002a036c041c0_0 .net *"_ivl_90", 0 0, L_000002a036c5f970;  1 drivers
L_000002a036c07cf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a036c05e80_0 .net/2u *"_ivl_92", 5 0, L_000002a036c07cf8;  1 drivers
v000002a036c05980_0 .net *"_ivl_94", 0 0, L_000002a036c602d0;  1 drivers
v000002a036c05fc0_0 .net *"_ivl_97", 0 0, L_000002a036c06d30;  1 drivers
v000002a036c05700_0 .net *"_ivl_98", 47 0, L_000002a036c60550;  1 drivers
v000002a036c04c60_0 .net "adderResult", 31 0, L_000002a036c60ff0;  1 drivers
v000002a036c058e0_0 .net "address", 31 0, L_000002a036c61810;  1 drivers
v000002a036c05f20_0 .net "clk", 0 0, L_000002a036c07200;  alias, 1 drivers
v000002a036c04300_0 .var "cycles_consumed", 31 0;
v000002a036c04da0_0 .net "extImm", 31 0, L_000002a036c61630;  1 drivers
v000002a036c050c0_0 .net "funct", 5 0, L_000002a036c616d0;  1 drivers
v000002a036c05660_0 .net "hlt", 0 0, v000002a036b8a4b0_0;  1 drivers
v000002a036c057a0_0 .net "imm", 15 0, L_000002a036c5fdd0;  1 drivers
v000002a036c05840_0 .net "immediate", 31 0, L_000002a036c621a0;  1 drivers
v000002a036c04f80_0 .net "input_clk", 0 0, v000002a036c05ca0_0;  1 drivers
v000002a036c046c0_0 .net "instruction", 31 0, L_000002a036c5fab0;  1 drivers
v000002a036c05200_0 .net "memoryReadData", 31 0, v000002a036c007e0_0;  1 drivers
v000002a036c05a20_0 .net "nextPC", 31 0, L_000002a036c61130;  1 drivers
v000002a036c05160_0 .net "opcode", 5 0, L_000002a036c04580;  1 drivers
v000002a036c04440_0 .net "rd", 4 0, L_000002a036c049e0;  1 drivers
v000002a036c05ac0_0 .net "readData1", 31 0, L_000002a036c06f60;  1 drivers
v000002a036c05480_0 .net "readData1_w", 31 0, L_000002a036c61f20;  1 drivers
v000002a036c052a0_0 .net "readData2", 31 0, L_000002a036c06e10;  1 drivers
v000002a036c04260_0 .net "rs", 4 0, L_000002a036c04a80;  1 drivers
v000002a036c05c00_0 .net "rst", 0 0, v000002a036c044e0_0;  1 drivers
v000002a036c05b60_0 .net "rt", 4 0, L_000002a036c04bc0;  1 drivers
v000002a036c04e40_0 .net "shamt", 31 0, L_000002a036c60370;  1 drivers
v000002a036c053e0_0 .net "wire_instruction", 31 0, L_000002a036c069b0;  1 drivers
v000002a036c05520_0 .net "writeData", 31 0, L_000002a036c62420;  1 drivers
v000002a036c043a0_0 .net "zero", 0 0, L_000002a036c61ac0;  1 drivers
L_000002a036c048a0 .part L_000002a036c5fab0, 26, 6;
L_000002a036c04580 .functor MUXZ 6, L_000002a036c048a0, L_000002a036c07908, L_000002a036c06b00, C4<>;
L_000002a036c04760 .cmp/eq 6, L_000002a036c04580, L_000002a036c07998;
L_000002a036c04800 .part L_000002a036c5fab0, 11, 5;
L_000002a036c04ee0 .functor MUXZ 5, L_000002a036c04800, L_000002a036c079e0, L_000002a036c04760, C4<>;
L_000002a036c049e0 .functor MUXZ 5, L_000002a036c04ee0, L_000002a036c07950, L_000002a036c07040, C4<>;
L_000002a036c04940 .part L_000002a036c5fab0, 21, 5;
L_000002a036c04a80 .functor MUXZ 5, L_000002a036c04940, L_000002a036c07a28, L_000002a036c06940, C4<>;
L_000002a036c04b20 .part L_000002a036c5fab0, 16, 5;
L_000002a036c04bc0 .functor MUXZ 5, L_000002a036c04b20, L_000002a036c07a70, L_000002a036c07120, C4<>;
L_000002a036c60eb0 .part L_000002a036c5fab0, 0, 16;
L_000002a036c5fdd0 .functor MUXZ 16, L_000002a036c60eb0, L_000002a036c07ab8, L_000002a036c07350, C4<>;
L_000002a036c60f50 .part L_000002a036c5fab0, 6, 5;
L_000002a036c60b90 .concat [ 5 32 0 0], L_000002a036c60f50, L_000002a036c07b48;
L_000002a036c600f0 .functor MUXZ 37, L_000002a036c60b90, L_000002a036c07b00, L_000002a036c076d0, C4<>;
L_000002a036c60370 .part L_000002a036c600f0, 0, 32;
L_000002a036c614f0 .part L_000002a036c5fab0, 0, 6;
L_000002a036c616d0 .functor MUXZ 6, L_000002a036c614f0, L_000002a036c07b90, L_000002a036c07740, C4<>;
L_000002a036c60910 .part L_000002a036c5fab0, 0, 26;
L_000002a036c61770 .concat [ 26 32 0 0], L_000002a036c60910, L_000002a036c07c20;
L_000002a036c60d70 .functor MUXZ 58, L_000002a036c61770, L_000002a036c07bd8, L_000002a036c070b0, C4<>;
L_000002a036c61810 .part L_000002a036c60d70, 0, 32;
L_000002a036c60870 .arith/sum 32, v000002a036c00100_0, L_000002a036c07c68;
L_000002a036c5f970 .cmp/eq 6, L_000002a036c04580, L_000002a036c07cb0;
L_000002a036c602d0 .cmp/eq 6, L_000002a036c04580, L_000002a036c07cf8;
L_000002a036c60550 .concat [ 32 16 0 0], L_000002a036c61810, L_000002a036c07d40;
L_000002a036c607d0 .concat [ 6 26 0 0], L_000002a036c04580, L_000002a036c07d88;
L_000002a036c60a50 .cmp/eq 32, L_000002a036c607d0, L_000002a036c07dd0;
L_000002a036c60af0 .cmp/eq 6, L_000002a036c616d0, L_000002a036c07e18;
L_000002a036c5fc90 .concat [ 32 16 0 0], L_000002a036c06f60, L_000002a036c07e60;
L_000002a036c5ffb0 .concat [ 32 16 0 0], v000002a036c00100_0, L_000002a036c07ea8;
L_000002a036c60e10 .part L_000002a036c5fdd0, 15, 1;
LS_000002a036c5fa10_0_0 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_0_4 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_0_8 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_0_12 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_0_16 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_0_20 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_0_24 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_0_28 .concat [ 1 1 1 1], L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10, L_000002a036c60e10;
LS_000002a036c5fa10_1_0 .concat [ 4 4 4 4], LS_000002a036c5fa10_0_0, LS_000002a036c5fa10_0_4, LS_000002a036c5fa10_0_8, LS_000002a036c5fa10_0_12;
LS_000002a036c5fa10_1_4 .concat [ 4 4 4 4], LS_000002a036c5fa10_0_16, LS_000002a036c5fa10_0_20, LS_000002a036c5fa10_0_24, LS_000002a036c5fa10_0_28;
L_000002a036c5fa10 .concat [ 16 16 0 0], LS_000002a036c5fa10_1_0, LS_000002a036c5fa10_1_4;
L_000002a036c60050 .concat [ 16 32 0 0], L_000002a036c5fdd0, L_000002a036c5fa10;
L_000002a036c5fe70 .arith/sum 48, L_000002a036c5ffb0, L_000002a036c60050;
L_000002a036c60c30 .functor MUXZ 48, L_000002a036c5fe70, L_000002a036c5fc90, L_000002a036c06da0, C4<>;
L_000002a036c5ff10 .functor MUXZ 48, L_000002a036c60c30, L_000002a036c60550, L_000002a036c06d30, C4<>;
L_000002a036c60ff0 .part L_000002a036c5ff10, 0, 32;
L_000002a036c61130 .functor MUXZ 32, L_000002a036c60870, L_000002a036c60ff0, v000002a036c01fa0_0, C4<>;
L_000002a036c5fab0 .functor MUXZ 32, L_000002a036c069b0, L_000002a036c07f38, L_000002a036c06b70, C4<>;
L_000002a036c5fb50 .cmp/eq 6, L_000002a036c04580, L_000002a036c08010;
L_000002a036c60cd0 .cmp/eq 6, L_000002a036c04580, L_000002a036c08058;
L_000002a036c609b0 .cmp/eq 6, L_000002a036c04580, L_000002a036c080a0;
L_000002a036c613b0 .concat [ 16 16 0 0], L_000002a036c5fdd0, L_000002a036c080e8;
L_000002a036c5fbf0 .part L_000002a036c5fdd0, 15, 1;
LS_000002a036c61590_0_0 .concat [ 1 1 1 1], L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0;
LS_000002a036c61590_0_4 .concat [ 1 1 1 1], L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0;
LS_000002a036c61590_0_8 .concat [ 1 1 1 1], L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0;
LS_000002a036c61590_0_12 .concat [ 1 1 1 1], L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0, L_000002a036c5fbf0;
L_000002a036c61590 .concat [ 4 4 4 4], LS_000002a036c61590_0_0, LS_000002a036c61590_0_4, LS_000002a036c61590_0_8, LS_000002a036c61590_0_12;
L_000002a036c5fd30 .concat [ 16 16 0 0], L_000002a036c5fdd0, L_000002a036c61590;
L_000002a036c61630 .functor MUXZ 32, L_000002a036c5fd30, L_000002a036c613b0, L_000002a036c077b0, C4<>;
L_000002a036c60230 .concat [ 6 26 0 0], L_000002a036c04580, L_000002a036c08130;
L_000002a036c60410 .cmp/eq 32, L_000002a036c60230, L_000002a036c08178;
L_000002a036c604b0 .cmp/eq 6, L_000002a036c616d0, L_000002a036c081c0;
L_000002a036c60730 .cmp/eq 6, L_000002a036c616d0, L_000002a036c08208;
L_000002a036c62a60 .cmp/eq 6, L_000002a036c04580, L_000002a036c08250;
L_000002a036c61980 .functor MUXZ 32, L_000002a036c61630, L_000002a036c08298, L_000002a036c62a60, C4<>;
L_000002a036c621a0 .functor MUXZ 32, L_000002a036c61980, L_000002a036c60370, L_000002a036c07190, C4<>;
L_000002a036c62e20 .concat [ 6 26 0 0], L_000002a036c04580, L_000002a036c082e0;
L_000002a036c62920 .cmp/eq 32, L_000002a036c62e20, L_000002a036c08328;
L_000002a036c61de0 .cmp/eq 6, L_000002a036c616d0, L_000002a036c08370;
L_000002a036c62ce0 .cmp/eq 6, L_000002a036c616d0, L_000002a036c083b8;
L_000002a036c63460 .cmp/eq 6, L_000002a036c04580, L_000002a036c08400;
L_000002a036c622e0 .functor MUXZ 32, L_000002a036c06f60, v000002a036c00100_0, L_000002a036c63460, C4<>;
L_000002a036c61f20 .functor MUXZ 32, L_000002a036c622e0, L_000002a036c06e10, L_000002a036c06cc0, C4<>;
S_000002a036b82b70 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a036b94fb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a036c075f0 .functor NOT 1, v000002a036b8a370_0, C4<0>, C4<0>, C4<0>;
v000002a036b8af50_0 .net *"_ivl_0", 0 0, L_000002a036c075f0;  1 drivers
v000002a036b8a2d0_0 .net "in1", 31 0, L_000002a036c06e10;  alias, 1 drivers
v000002a036b8ac30_0 .net "in2", 31 0, L_000002a036c621a0;  alias, 1 drivers
v000002a036b8b770_0 .net "out", 31 0, L_000002a036c61c00;  alias, 1 drivers
v000002a036b8ab90_0 .net "s", 0 0, v000002a036b8a370_0;  alias, 1 drivers
L_000002a036c61c00 .functor MUXZ 32, L_000002a036c621a0, L_000002a036c06e10, L_000002a036c075f0, C4<>;
S_000002a036b240f0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002a036bb8430 .param/l "RType" 0 4 2, C4<000000>;
P_000002a036bb8468 .param/l "add" 0 4 5, C4<100000>;
P_000002a036bb84a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002a036bb84d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002a036bb8510 .param/l "and_" 0 4 5, C4<100100>;
P_000002a036bb8548 .param/l "andi" 0 4 8, C4<001100>;
P_000002a036bb8580 .param/l "beq" 0 4 10, C4<000100>;
P_000002a036bb85b8 .param/l "bne" 0 4 10, C4<000101>;
P_000002a036bb85f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a036bb8628 .param/l "j" 0 4 12, C4<000010>;
P_000002a036bb8660 .param/l "jal" 0 4 12, C4<000011>;
P_000002a036bb8698 .param/l "jr" 0 4 6, C4<001000>;
P_000002a036bb86d0 .param/l "lw" 0 4 8, C4<100011>;
P_000002a036bb8708 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a036bb8740 .param/l "or_" 0 4 5, C4<100101>;
P_000002a036bb8778 .param/l "ori" 0 4 8, C4<001101>;
P_000002a036bb87b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a036bb87e8 .param/l "sll" 0 4 6, C4<000000>;
P_000002a036bb8820 .param/l "slt" 0 4 5, C4<101010>;
P_000002a036bb8858 .param/l "slti" 0 4 8, C4<101010>;
P_000002a036bb8890 .param/l "srl" 0 4 6, C4<000010>;
P_000002a036bb88c8 .param/l "sub" 0 4 5, C4<100010>;
P_000002a036bb8900 .param/l "subu" 0 4 5, C4<100011>;
P_000002a036bb8938 .param/l "sw" 0 4 8, C4<101011>;
P_000002a036bb8970 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a036bb89a8 .param/l "xori" 0 4 8, C4<001110>;
v000002a036b8a870_0 .var "ALUOp", 3 0;
v000002a036b8a370_0 .var "ALUSrc", 0 0;
v000002a036b8b590_0 .var "MemReadEn", 0 0;
v000002a036b8a910_0 .var "MemWriteEn", 0 0;
v000002a036b8b6d0_0 .var "MemtoReg", 0 0;
v000002a036b89e70_0 .var "RegDst", 0 0;
v000002a036b8b8b0_0 .var "RegWriteEn", 0 0;
v000002a036b8a230_0 .net "funct", 5 0, L_000002a036c616d0;  alias, 1 drivers
v000002a036b8a4b0_0 .var "hlt", 0 0;
v000002a036b8b950_0 .net "opcode", 5 0, L_000002a036c04580;  alias, 1 drivers
v000002a036b8a410_0 .net "rst", 0 0, v000002a036c044e0_0;  alias, 1 drivers
E_000002a036b94970 .event anyedge, v000002a036b8a410_0, v000002a036b8b950_0, v000002a036b8a230_0;
S_000002a036b24340 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002a036b949f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002a036c069b0 .functor BUFZ 32, L_000002a036c611d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a036b8b9f0_0 .net "Data_Out", 31 0, L_000002a036c069b0;  alias, 1 drivers
v000002a036b8aa50 .array "InstMem", 0 1023, 31 0;
v000002a036b8ad70_0 .net *"_ivl_0", 31 0, L_000002a036c611d0;  1 drivers
v000002a036b8aeb0_0 .net *"_ivl_3", 9 0, L_000002a036c61090;  1 drivers
v000002a036b8ae10_0 .net *"_ivl_4", 11 0, L_000002a036c60190;  1 drivers
L_000002a036c07ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a036b8aff0_0 .net *"_ivl_7", 1 0, L_000002a036c07ef0;  1 drivers
v000002a036b8b130_0 .net "addr", 31 0, v000002a036c00100_0;  alias, 1 drivers
v000002a036b8b1d0_0 .var/i "i", 31 0;
L_000002a036c611d0 .array/port v000002a036b8aa50, L_000002a036c60190;
L_000002a036c61090 .part v000002a036c00100_0, 0, 10;
L_000002a036c60190 .concat [ 10 2 0 0], L_000002a036c61090, L_000002a036c07ef0;
S_000002a036ab69a0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002a036c06f60 .functor BUFZ 32, L_000002a036c60690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a036c06e10 .functor BUFZ 32, L_000002a036c61450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a036b89d30_0 .net *"_ivl_0", 31 0, L_000002a036c60690;  1 drivers
v000002a036b8b3b0_0 .net *"_ivl_10", 6 0, L_000002a036c61310;  1 drivers
L_000002a036c07fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a036b8b310_0 .net *"_ivl_13", 1 0, L_000002a036c07fc8;  1 drivers
v000002a036b65e10_0 .net *"_ivl_2", 6 0, L_000002a036c61270;  1 drivers
L_000002a036c07f80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a036b66a90_0 .net *"_ivl_5", 1 0, L_000002a036c07f80;  1 drivers
v000002a036c01320_0 .net *"_ivl_8", 31 0, L_000002a036c61450;  1 drivers
v000002a036c00560_0 .net "clk", 0 0, L_000002a036c07200;  alias, 1 drivers
v000002a036c00d80_0 .var/i "i", 31 0;
v000002a036c01d20_0 .net "readData1", 31 0, L_000002a036c06f60;  alias, 1 drivers
v000002a036c01000_0 .net "readData2", 31 0, L_000002a036c06e10;  alias, 1 drivers
v000002a036c002e0_0 .net "readRegister1", 4 0, L_000002a036c04a80;  alias, 1 drivers
v000002a036c01640_0 .net "readRegister2", 4 0, L_000002a036c04bc0;  alias, 1 drivers
v000002a036c013c0 .array "registers", 31 0, 31 0;
v000002a036c00e20_0 .net "rst", 0 0, v000002a036c044e0_0;  alias, 1 drivers
v000002a036c00420_0 .net "we", 0 0, v000002a036b8b8b0_0;  alias, 1 drivers
v000002a036c00880_0 .net "writeData", 31 0, L_000002a036c62420;  alias, 1 drivers
v000002a036c01dc0_0 .net "writeRegister", 4 0, L_000002a036c605f0;  alias, 1 drivers
E_000002a036b94a30/0 .event negedge, v000002a036b8a410_0;
E_000002a036b94a30/1 .event posedge, v000002a036c00560_0;
E_000002a036b94a30 .event/or E_000002a036b94a30/0, E_000002a036b94a30/1;
L_000002a036c60690 .array/port v000002a036c013c0, L_000002a036c61270;
L_000002a036c61270 .concat [ 5 2 0 0], L_000002a036c04a80, L_000002a036c07f80;
L_000002a036c61450 .array/port v000002a036c013c0, L_000002a036c61310;
L_000002a036c61310 .concat [ 5 2 0 0], L_000002a036c04bc0, L_000002a036c07fc8;
S_000002a036ab6b30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002a036ab69a0;
 .timescale 0 0;
v000002a036b89c90_0 .var/i "i", 31 0;
S_000002a036b21790 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002a036b940f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002a036c07270 .functor NOT 1, v000002a036b89e70_0, C4<0>, C4<0>, C4<0>;
v000002a036c00ec0_0 .net *"_ivl_0", 0 0, L_000002a036c07270;  1 drivers
v000002a036c016e0_0 .net "in1", 4 0, L_000002a036c04bc0;  alias, 1 drivers
v000002a036c001a0_0 .net "in2", 4 0, L_000002a036c049e0;  alias, 1 drivers
v000002a036c01e60_0 .net "out", 4 0, L_000002a036c605f0;  alias, 1 drivers
v000002a036c01960_0 .net "s", 0 0, v000002a036b89e70_0;  alias, 1 drivers
L_000002a036c605f0 .functor MUXZ 5, L_000002a036c049e0, L_000002a036c04bc0, L_000002a036c07270, C4<>;
S_000002a036b21920 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a036b94170 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a036c07580 .functor NOT 1, v000002a036b8b6d0_0, C4<0>, C4<0>, C4<0>;
v000002a036c00b00_0 .net *"_ivl_0", 0 0, L_000002a036c07580;  1 drivers
v000002a036c010a0_0 .net "in1", 31 0, v000002a036c01140_0;  alias, 1 drivers
v000002a036c00240_0 .net "in2", 31 0, v000002a036c007e0_0;  alias, 1 drivers
v000002a036c01460_0 .net "out", 31 0, L_000002a036c62420;  alias, 1 drivers
v000002a036c00740_0 .net "s", 0 0, v000002a036b8b6d0_0;  alias, 1 drivers
L_000002a036c62420 .functor MUXZ 32, v000002a036c007e0_0, v000002a036c01140_0, L_000002a036c07580, C4<>;
S_000002a036b0d8c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002a036b0da50 .param/l "ADD" 0 9 12, C4<0000>;
P_000002a036b0da88 .param/l "AND" 0 9 12, C4<0010>;
P_000002a036b0dac0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002a036b0daf8 .param/l "OR" 0 9 12, C4<0011>;
P_000002a036b0db30 .param/l "SGT" 0 9 12, C4<0111>;
P_000002a036b0db68 .param/l "SLL" 0 9 12, C4<1000>;
P_000002a036b0dba0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002a036b0dbd8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002a036b0dc10 .param/l "SUB" 0 9 12, C4<0001>;
P_000002a036b0dc48 .param/l "XOR" 0 9 12, C4<0100>;
P_000002a036b0dc80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002a036b0dcb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002a036c08448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a036c01500_0 .net/2u *"_ivl_0", 31 0, L_000002a036c08448;  1 drivers
v000002a036c00920_0 .net "opSel", 3 0, v000002a036b8a870_0;  alias, 1 drivers
v000002a036c01c80_0 .net "operand1", 31 0, L_000002a036c61f20;  alias, 1 drivers
v000002a036c00a60_0 .net "operand2", 31 0, L_000002a036c61c00;  alias, 1 drivers
v000002a036c01140_0 .var "result", 31 0;
v000002a036c015a0_0 .net "zero", 0 0, L_000002a036c61ac0;  alias, 1 drivers
E_000002a036b94a70 .event anyedge, v000002a036b8a870_0, v000002a036c01c80_0, v000002a036b8b770_0;
L_000002a036c61ac0 .cmp/eq 32, v000002a036c01140_0, L_000002a036c08448;
S_000002a036b54e10 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002a036bb89f0 .param/l "RType" 0 4 2, C4<000000>;
P_000002a036bb8a28 .param/l "add" 0 4 5, C4<100000>;
P_000002a036bb8a60 .param/l "addi" 0 4 8, C4<001000>;
P_000002a036bb8a98 .param/l "addu" 0 4 5, C4<100001>;
P_000002a036bb8ad0 .param/l "and_" 0 4 5, C4<100100>;
P_000002a036bb8b08 .param/l "andi" 0 4 8, C4<001100>;
P_000002a036bb8b40 .param/l "beq" 0 4 10, C4<000100>;
P_000002a036bb8b78 .param/l "bne" 0 4 10, C4<000101>;
P_000002a036bb8bb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a036bb8be8 .param/l "j" 0 4 12, C4<000010>;
P_000002a036bb8c20 .param/l "jal" 0 4 12, C4<000011>;
P_000002a036bb8c58 .param/l "jr" 0 4 6, C4<001000>;
P_000002a036bb8c90 .param/l "lw" 0 4 8, C4<100011>;
P_000002a036bb8cc8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a036bb8d00 .param/l "or_" 0 4 5, C4<100101>;
P_000002a036bb8d38 .param/l "ori" 0 4 8, C4<001101>;
P_000002a036bb8d70 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a036bb8da8 .param/l "sll" 0 4 6, C4<000000>;
P_000002a036bb8de0 .param/l "slt" 0 4 5, C4<101010>;
P_000002a036bb8e18 .param/l "slti" 0 4 8, C4<101010>;
P_000002a036bb8e50 .param/l "srl" 0 4 6, C4<000010>;
P_000002a036bb8e88 .param/l "sub" 0 4 5, C4<100010>;
P_000002a036bb8ec0 .param/l "subu" 0 4 5, C4<100011>;
P_000002a036bb8ef8 .param/l "sw" 0 4 8, C4<101011>;
P_000002a036bb8f30 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a036bb8f68 .param/l "xori" 0 4 8, C4<001110>;
v000002a036c01fa0_0 .var "PCsrc", 0 0;
v000002a036c01820_0 .net "funct", 5 0, L_000002a036c616d0;  alias, 1 drivers
v000002a036c00f60_0 .net "opcode", 5 0, L_000002a036c04580;  alias, 1 drivers
v000002a036c01780_0 .net "operand1", 31 0, L_000002a036c06f60;  alias, 1 drivers
v000002a036c011e0_0 .net "operand2", 31 0, L_000002a036c61c00;  alias, 1 drivers
v000002a036c01f00_0 .net "rst", 0 0, v000002a036c044e0_0;  alias, 1 drivers
E_000002a036b94af0/0 .event anyedge, v000002a036b8a410_0, v000002a036b8b950_0, v000002a036c01d20_0, v000002a036b8b770_0;
E_000002a036b94af0/1 .event anyedge, v000002a036b8a230_0;
E_000002a036b94af0 .event/or E_000002a036b94af0/0, E_000002a036b94af0/1;
S_000002a036b54fa0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002a036c01280 .array "DataMem", 0 1023, 31 0;
v000002a036c01aa0_0 .net "address", 31 0, v000002a036c01140_0;  alias, 1 drivers
v000002a036c01b40_0 .net "clock", 0 0, L_000002a036c06a20;  1 drivers
v000002a036c00380_0 .net "data", 31 0, L_000002a036c06e10;  alias, 1 drivers
v000002a036c018c0_0 .var/i "i", 31 0;
v000002a036c007e0_0 .var "q", 31 0;
v000002a036c004c0_0 .net "rden", 0 0, v000002a036b8b590_0;  alias, 1 drivers
v000002a036c01a00_0 .net "wren", 0 0, v000002a036b8a910_0;  alias, 1 drivers
E_000002a036b94ab0 .event posedge, v000002a036c01b40_0;
S_000002a036b06a70 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002a036b829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002a036b94d70 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002a036c01be0_0 .net "PCin", 31 0, L_000002a036c61130;  alias, 1 drivers
v000002a036c00100_0 .var "PCout", 31 0;
v000002a036c009c0_0 .net "clk", 0 0, L_000002a036c07200;  alias, 1 drivers
v000002a036c00ba0_0 .net "rst", 0 0, v000002a036c044e0_0;  alias, 1 drivers
    .scope S_000002a036b54e10;
T_0 ;
    %wait E_000002a036b94af0;
    %load/vec4 v000002a036c01f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a036c01fa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a036c00f60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002a036c01780_0;
    %load/vec4 v000002a036c011e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002a036c00f60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002a036c01780_0;
    %load/vec4 v000002a036c011e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002a036c00f60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002a036c00f60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002a036c00f60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002a036c01820_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002a036c01fa0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a036b06a70;
T_1 ;
    %wait E_000002a036b94a30;
    %load/vec4 v000002a036c00ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a036c00100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a036c01be0_0;
    %assign/vec4 v000002a036c00100_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a036b24340;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a036b8b1d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002a036b8b1d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a036b8b1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %load/vec4 v000002a036b8b1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a036b8b1d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036b8aa50, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002a036b240f0;
T_3 ;
    %wait E_000002a036b94970;
    %load/vec4 v000002a036b8a410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002a036b8a4b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a036b8a910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a036b8b6d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a036b8b590_0, 0;
    %assign/vec4 v000002a036b89e70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002a036b8a4b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002a036b8a870_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002a036b8a370_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a036b8b8b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a036b8a910_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a036b8b6d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a036b8b590_0, 0, 1;
    %store/vec4 v000002a036b89e70_0, 0, 1;
    %load/vec4 v000002a036b8b950_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a4b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b89e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %load/vec4 v000002a036b8a230_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b89e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a036b89e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8b6d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a036b8a370_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a036b8a870_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a036ab69a0;
T_4 ;
    %wait E_000002a036b94a30;
    %fork t_1, S_000002a036ab6b30;
    %jmp t_0;
    .scope S_000002a036ab6b30;
t_1 ;
    %load/vec4 v000002a036c00e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a036b89c90_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002a036b89c90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a036b89c90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c013c0, 0, 4;
    %load/vec4 v000002a036b89c90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a036b89c90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a036c00420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002a036c00880_0;
    %load/vec4 v000002a036c01dc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c013c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c013c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002a036ab69a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a036ab69a0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a036c00d80_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002a036c00d80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002a036c00d80_0;
    %ix/getv/s 4, v000002a036c00d80_0;
    %load/vec4a v000002a036c013c0, 4;
    %ix/getv/s 4, v000002a036c00d80_0;
    %load/vec4a v000002a036c013c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002a036c00d80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a036c00d80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002a036b0d8c0;
T_6 ;
    %wait E_000002a036b94a70;
    %load/vec4 v000002a036c00920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002a036c01c80_0;
    %load/vec4 v000002a036c00a60_0;
    %add;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002a036c01c80_0;
    %load/vec4 v000002a036c00a60_0;
    %sub;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002a036c01c80_0;
    %load/vec4 v000002a036c00a60_0;
    %and;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002a036c01c80_0;
    %load/vec4 v000002a036c00a60_0;
    %or;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002a036c01c80_0;
    %load/vec4 v000002a036c00a60_0;
    %xor;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002a036c01c80_0;
    %load/vec4 v000002a036c00a60_0;
    %or;
    %inv;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002a036c01c80_0;
    %load/vec4 v000002a036c00a60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002a036c00a60_0;
    %load/vec4 v000002a036c01c80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002a036c01c80_0;
    %ix/getv 4, v000002a036c00a60_0;
    %shiftl 4;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002a036c01c80_0;
    %ix/getv 4, v000002a036c00a60_0;
    %shiftr 4;
    %assign/vec4 v000002a036c01140_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002a036b54fa0;
T_7 ;
    %wait E_000002a036b94ab0;
    %load/vec4 v000002a036c004c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002a036c01aa0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a036c01280, 4;
    %assign/vec4 v000002a036c007e0_0, 0;
T_7.0 ;
    %load/vec4 v000002a036c01a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002a036c00380_0;
    %ix/getv 3, v000002a036c01aa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a036b54fa0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a036c018c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002a036c018c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a036c018c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %load/vec4 v000002a036c018c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a036c018c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a036c01280, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002a036b54fa0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a036c018c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002a036c018c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002a036c018c0_0;
    %load/vec4a v000002a036c01280, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002a036c018c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a036c018c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a036c018c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002a036b829e0;
T_10 ;
    %wait E_000002a036b94a30;
    %load/vec4 v000002a036c05c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a036c04300_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a036c04300_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a036c04300_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a036b826c0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a036c05ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a036c044e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002a036b826c0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002a036c05ca0_0;
    %inv;
    %assign/vec4 v000002a036c05ca0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a036b826c0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a036c044e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a036c044e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002a036c04d00_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
