--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ov5640_ddr_vga.twx ov5640_ddr_vga.ncd -o
ov5640_ddr_vga.twr ov5640_ddr_vga.pcf -ucf ov5640_ddr_vga.ucf

Design file:              ov5640_ddr_vga.ncd
Physical constraint file: ov5640_ddr_vga.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_cl
k_bufg_in         = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_
bufg_in"         TS_sys_clk_pin * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25891 paths analyzed, 1639 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.710ns.
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.800ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.881ns (1.509 - 2.390)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_sysclk_2x_180 rising at 7.200ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.252ns

  Clock Uncertainty:          0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                           ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y48.AX           net (fanout=1)        0.624   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y48.CLK          Tdick                 0.114   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.738ns (1.114ns logic, 0.624ns route)
                                                           (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (SLICE_X0Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked
    SLICE_X8Y36.A2       net (fanout=1)        1.155   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked
    SLICE_X8Y36.A        Tilo                  0.235   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/async_rst1
    SLICE_X9Y37.C1       net (fanout=3)        0.741   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_async_rst
    SLICE_X9Y37.CMUX     Tilo                  0.337   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y13.SR       net (fanout=59)       4.380   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y13.CLK      Trck                  0.233   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (1.235ns logic, 6.276ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.551 - 0.549)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.476   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y37.C2       net (fanout=1)        0.534   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y37.CMUX     Tilo                  0.337   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y13.SR       net (fanout=59)       4.380   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y13.CLK      Trck                  0.233   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.046ns logic, 4.914ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BQ       Tcko                  0.476   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y37.C4       net (fanout=2)        0.514   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y37.CMUX     Tilo                  0.337   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y13.SR       net (fanout=59)       4.380   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y13.CLK      Trck                  0.233   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.046ns logic, 4.894ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (SLICE_X0Y13.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.500ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.430   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked
    SLICE_X8Y36.A2       net (fanout=1)        1.155   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/powerup_pll_locked
    SLICE_X8Y36.A        Tilo                  0.235   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/async_rst1
    SLICE_X9Y37.C1       net (fanout=3)        0.741   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_async_rst
    SLICE_X9Y37.CMUX     Tilo                  0.337   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y13.SR       net (fanout=59)       4.380   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y13.CLK      Trck                  0.222   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    -------------------------------------------------  ---------------------------
    Total                                      7.500ns (1.224ns logic, 6.276ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.551 - 0.549)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.476   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y37.C2       net (fanout=1)        0.534   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X9Y37.CMUX     Tilo                  0.337   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y13.SR       net (fanout=59)       4.380   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y13.CLK      Trck                  0.222   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    -------------------------------------------------  ---------------------------
    Total                                      5.949ns (1.035ns logic, 4.914ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.BQ       Tcko                  0.476   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y37.C4       net (fanout=2)        0.514   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window
    SLICE_X9Y37.CMUX     Tilo                  0.337   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X0Y13.SR       net (fanout=59)       4.380   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X0Y13.CLK      Trck                  0.222   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<7>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (1.035ns logic, 4.894ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7 (SLICE_X13Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.080 - 0.087)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.200   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y41.SR      net (fanout=85)       0.262   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y41.CLK     Tcksr       (-Th)     0.128   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.072ns logic, 0.262ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5 (SLICE_X13Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.080 - 0.087)
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y41.AQ       Tcko                  0.200   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y41.SR      net (fanout=85)       0.262   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X13Y41.CLK     Tcksr       (-Th)     0.127   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3-In
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.073ns logic, 0.262ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (SLICE_X28Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Destination:          ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Destination Clock:    ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6 to ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.DQ      Tcko                  0.200   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    SLICE_X28Y59.D6      net (fanout=13)       0.032   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
    SLICE_X28Y59.CLK     Tah         (-Th)    -0.190   ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<6>
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_29_o_wide_mux_253_OUT<6>1
                                                       ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 7.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 7.520ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>/CLK
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0/CK
  Location pin: SLICE_X18Y59.CLK
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180
         = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180" 
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0  
       = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0"   
      TS_sys_clk_pin * 12.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 12.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr_2fifo_top_inst/mem_ctrl_inst/ddr3_m0/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_
in         = PERIOD TIMEGRP         
"ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
"         TS_sys_clk_pin * 3.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3869 paths analyzed, 1418 endpoints analyzed, 51 failing endpoints
 51 timing errors detected. (51 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  56.202ns.
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X37Y26.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.229ns
  Data Path Delay:      1.310ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.248ns (0.880 - 1.128)
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    phy_clk rising at 12.800ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.DQ      Tcko                  0.476   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X37Y26.DX      net (fanout=1)        0.720   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X37Y26.CLK     Tdick                 0.114   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.590ns logic, 0.720ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/bank_switch_inst/vout_vs_d0 (SLICE_X13Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_disp_inst/vsync_r (FF)
  Destination:          ddr_2fifo_top_inst/bank_switch_inst/vout_vs_d0 (FF)
  Requirement:          0.229ns
  Data Path Delay:      1.271ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.249ns (0.845 - 1.094)
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    phy_clk rising at 12.800ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: vga_disp_inst/vsync_r to ddr_2fifo_top_inst/bank_switch_inst/vout_vs_d0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.476   vga_vs_OBUF
                                                       vga_disp_inst/vsync_r
    SLICE_X13Y29.BX      net (fanout=4)        0.681   vga_vs_OBUF
    SLICE_X13Y29.CLK     Tdick                 0.114   ddr_2fifo_top_inst/bank_switch_inst/vout_vs_d1
                                                       ddr_2fifo_top_inst/bank_switch_inst/vout_vs_d0
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.590ns logic, 0.681ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (SLICE_X31Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (FF)
  Requirement:          0.229ns
  Data Path Delay:      1.198ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.250ns (0.873 - 1.123)
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    phy_clk rising at 12.800ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y34.DQ      Tcko                  0.430   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8
    SLICE_X31Y35.AX      net (fanout=1)        0.654   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<8>
    SLICE_X31Y35.CLK     Tdick                 0.114   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.544ns logic, 0.654ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 3.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.123 - 0.115)
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.DQ      Tcko                  0.234   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    RAMB16_X1Y16.ADDRA10 net (fanout=6)        0.189   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>
    RAMB16_X1Y16.CLKA    Trckc_ADDRA (-Th)     0.066   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.168ns logic, 0.189ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (SLICE_X12Y21.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.198   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7
    SLICE_X12Y21.D5      net (fanout=4)        0.083   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>
    SLICE_X12Y21.CLK     Tah         (-Th)    -0.121   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<7>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.319ns logic, 0.083ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X13Y14.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         phy_clk rising at 6.400ns
  Destination Clock:    phy_clk rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y14.CQ      Tcko                  0.198   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X13Y14.C5      net (fanout=1)        0.052   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X13Y14.CLK     Tah         (-Th)    -0.155   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        = PERIOD TIMEGRP
        "ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 3.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: phy_clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: phy_clk
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: phy_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_pll_inst_clkout1 = PERIOD TIMEGRP         
"u_system_ctrl_pll_inst_clkout1"         
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_
in         * 0.16 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6038 paths analyzed, 391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.032ns.
--------------------------------------------------------------------------------

Paths for end point reg_config_inst2/clock_20k_cnt_15 (SLICE_X22Y30.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.776ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.D2      net (fanout=17)       1.009   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcyd                0.312   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.313   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      4.776ns (2.113ns logic, 2.663ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.B2      net (fanout=17)       0.753   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcyb                0.483   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.313   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      4.691ns (2.284ns logic, 2.407ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.674ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.A4      net (fanout=17)       0.745   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcya                0.474   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.313   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      4.674ns (2.275ns logic, 2.399ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst2/clock_20k_cnt_13 (SLICE_X22Y30.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.D2      net (fanout=17)       1.009   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcyd                0.312   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.303   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (2.103ns logic, 2.663ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.B2      net (fanout=17)       0.753   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcyb                0.483   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.303   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (2.274ns logic, 2.407ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.A4      net (fanout=17)       0.745   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcya                0.474   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.303   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (2.265ns logic, 2.399ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point reg_config_inst2/clock_20k_cnt_14 (SLICE_X22Y30.CIN), 220 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.D2      net (fanout=17)       1.009   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcyd                0.312   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.272   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (2.072ns logic, 2.663ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.B2      net (fanout=17)       0.753   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcyb                0.483   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.272   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (2.243ns logic, 2.407ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst2/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst2/clock_20k_cnt_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.633ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.495ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst2/clock_20k_cnt_0 to reg_config_inst2/clock_20k_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.525   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/clock_20k_cnt_0
    SLICE_X23Y28.C3      net (fanout=2)        1.056   reg_config_inst2/clock_20k_cnt<0>
    SLICE_X23Y28.C       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.B4      net (fanout=1)        0.352   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
    SLICE_X23Y28.B       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv22
    SLICE_X23Y28.A5      net (fanout=2)        0.237   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv21
    SLICE_X23Y28.A       Tilo                  0.259   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv23
    SLICE_X22Y27.A4      net (fanout=17)       0.745   reg_config_inst2/clock_20k_cnt[15]_GND_7_o_LessThan_1_o_inv1_inv
    SLICE_X22Y27.COUT    Topcya                0.474   reg_config_inst2/clock_20k_cnt<3>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_lut<0>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<3>
    SLICE_X22Y28.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<7>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<7>
    SLICE_X22Y29.COUT    Tbyp                  0.093   reg_config_inst2/clock_20k_cnt<11>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   reg_config_inst2/Mcount_clock_20k_cnt_cy<11>
    SLICE_X22Y30.CLK     Tcinck                0.272   reg_config_inst2/clock_20k_cnt<15>
                                                       reg_config_inst2/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst2/clock_20k_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.633ns (2.234ns logic, 2.399ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_pll_inst_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout1"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.16 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/camera_rstn_reg (SLICE_X21Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/camera_rstn_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 40.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/camera_rstn_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.DQ      Tcko                  0.198   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X21Y19.SR      net (fanout=5)        0.281   power_on_delay_inst/camera_pwnd_reg
    SLICE_X21Y19.CLK     Tcksr       (-Th)     0.121   cmos1_reset_OBUF
                                                       power_on_delay_inst/camera_rstn_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.077ns logic, 0.281ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_7 (SLICE_X20Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/cnt2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_camera rising at 40.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/cnt2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.DQ      Tcko                  0.198   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X20Y18.SR      net (fanout=5)        0.177   power_on_delay_inst/camera_pwnd_reg
    SLICE_X20Y18.CLK     Tcksr       (-Th)    -0.001   power_on_delay_inst/cnt2<7>
                                                       power_on_delay_inst/cnt2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.199ns logic, 0.177ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point power_on_delay_inst/cnt2_6 (SLICE_X20Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/camera_pwnd_reg (FF)
  Destination:          power_on_delay_inst/cnt2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_camera rising at 40.000ns
  Destination Clock:    clk_camera rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/camera_pwnd_reg to power_on_delay_inst/cnt2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y18.DQ      Tcko                  0.198   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    SLICE_X20Y18.SR      net (fanout=5)        0.177   power_on_delay_inst/camera_pwnd_reg
    SLICE_X20Y18.CLK     Tcksr       (-Th)    -0.014   power_on_delay_inst/cnt2<7>
                                                       power_on_delay_inst/cnt2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.212ns logic, 0.177ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_pll_inst_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout1"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.16 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/pll_inst/clkout2_buf/I0
  Logical resource: u_system_ctrl/pll_inst/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: u_system_ctrl/pll_inst/clkout1
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reg_config_inst2/clock_20k_cnt<3>/CLK
  Logical resource: reg_config_inst2/clock_20k_cnt_0/CK
  Location pin: SLICE_X22Y27.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 39.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reg_config_inst2/clock_20k_cnt<3>/SR
  Logical resource: reg_config_inst2/clock_20k_cnt_0/SR
  Location pin: SLICE_X22Y27.SR
  Clock network: reg_config_inst2/camera_rstn_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_pll_inst_clkout0 = PERIOD TIMEGRP         
"u_system_ctrl_pll_inst_clkout0"         
TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_
in         * 0.509090909 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2693 paths analyzed, 760 endpoints analyzed, 10 failing endpoints
 10 timing errors detected. (10 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 157.688ns.
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X14Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.228ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.258ns (0.842 - 1.100)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.525   ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2
    SLICE_X11Y30.C3      net (fanout=11)       0.554   ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2
    SLICE_X11Y30.C       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o1
    SLICE_X14Y30.SR      net (fanout=3)        0.559   ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o
    SLICE_X14Y30.CLK     Trck                  0.252   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (1.036ns logic, 1.113ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.228ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.258ns (0.842 - 1.100)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.BQ      Tcko                  0.525   ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d2
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1
    SLICE_X11Y30.C4      net (fanout=12)       0.339   ddr_2fifo_top_inst/u_dcfifo_ctrl/vout_vs_d1
    SLICE_X11Y30.C       Tilo                  0.259   ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o1
    SLICE_X14Y30.SR      net (fanout=3)        0.559   ddr_2fifo_top_inst/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_151_o
    SLICE_X14Y30.CLK     Trck                  0.252   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (1.036ns logic, 0.898ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X36Y10.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.228ns
  Data Path Delay:      1.292ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.248ns (0.879 - 1.127)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y10.AMUX    Tshcko                0.518   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X36Y10.A3      net (fanout=1)        0.553   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
    SLICE_X36Y10.CLK     Tas                   0.221   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.292ns (0.739ns logic, 0.553ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X37Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Requirement:          0.228ns
  Data Path Delay:      1.116ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.246ns (0.879 - 1.125)
  Source Clock:         phy_clk rising at 339.200ns
  Destination Clock:    clk_vga rising at 339.428ns
  Clock Uncertainty:    0.453ns

  Clock Uncertainty:          0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.295ns

  Maximum Data Path at Slow Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.DQ       Tcko                  0.430   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X37Y10.B5      net (fanout=1)        0.422   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
    SLICE_X37Y10.CLK     Tas                   0.264   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>_rt
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (0.694ns logic, 0.422ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_pll_inst_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout0"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.509090909 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (SLICE_X36Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    clk_vga rising at 12.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y23.AQ      Tcko                  0.200   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    SLICE_X36Y23.A6      net (fanout=10)       0.033   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>
    SLICE_X36Y23.CLK     Tah         (-Th)    -0.190   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rd_pntr<0>_inv1_INV_0
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_disp_inst/hsync_de (SLICE_X27Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_disp_inst/hsync_de (FF)
  Destination:          vga_disp_inst/hsync_de (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    clk_vga rising at 12.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_disp_inst/hsync_de to vga_disp_inst/hsync_de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcko                  0.198   vga_disp_inst/hsync_de
                                                       vga_disp_inst/hsync_de
    SLICE_X27Y38.A6      net (fanout=3)        0.026   vga_disp_inst/hsync_de
    SLICE_X27Y38.CLK     Tah         (-Th)    -0.215   vga_disp_inst/hsync_de
                                                       vga_disp_inst/hsync_de_glue_set
                                                       vga_disp_inst/hsync_de
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (SLICE_X37Y21.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (FF)
  Destination:          ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 12.571ns
  Destination Clock:    clk_vga rising at 12.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 to ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.DQ      Tcko                  0.198   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    SLICE_X37Y21.D6      net (fanout=3)        0.026   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>
    SLICE_X37Y21.CLK     Tah         (-Th)    -0.215   ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<8>
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_279_o_add_0_OUT_xor<8>11
                                                       ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_pll_inst_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_pll_inst_clkout0"
        TS_ddr_2fifo_top_inst_mem_ctrl_inst_ddr3_m0_memc3_infrastructure_inst_clk0_bufg_in
        * 0.509090909 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 12.571ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y16.CLKB
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 9.001ns (period - min period limit)
  Period: 12.571ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ddr_2fifo_top_inst/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 9.905ns (period - min period limit)
  Period: 12.571ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/pll_inst/clkout1_buf/I0
  Logical resource: u_system_ctrl/pll_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: u_system_ctrl/pll_inst/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|    250.867ns|            0|           62|            0|        38491|
| TS_ddr_2fifo_top_inst_mem_ctrl|      8.000ns|     28.710ns|          N/A|            1|            0|        25891|            0|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_mcb_drp_clk_bufg_in |             |             |             |             |             |             |             |
| TS_ddr_2fifo_top_inst_mem_ctrl|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_clk_2x_180          |             |             |             |             |             |             |             |
| TS_ddr_2fifo_top_inst_mem_ctrl|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_clk_2x_0            |             |             |             |             |             |             |             |
| TS_ddr_2fifo_top_inst_mem_ctrl|      6.400ns|     56.202ns|     80.278ns|           51|           10|         3869|         8731|
| _inst_ddr3_m0_memc3_infrastruc|             |             |             |             |             |             |             |
| ture_inst_clk0_bufg_in        |             |             |             |             |             |             |             |
|  TS_u_system_ctrl_pll_inst_clk|     40.000ns|      5.032ns|          N/A|            0|            0|         6038|            0|
|  out1                         |             |             |             |             |             |             |             |
|  TS_u_system_ctrl_pll_inst_clk|     12.571ns|    157.688ns|          N/A|           10|            0|         2693|            0|
|  out0                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    7.643|    4.064|    4.186|    4.126|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 62  Score: 55301  (Setup/Max: 55301, Hold: 0)

Constraints cover 38491 paths, 0 nets, and 5192 connections

Design statistics:
   Minimum period: 157.688ns{1}   (Maximum frequency:   6.342MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 15 09:24:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



