-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Oct 13 13:35:03 2021
-- Host        : mconsonni-HP-ProBook-440-G7 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_0_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
kWBEORYvXY40kPaXwwuJj2rWK6B/MQ5PyNjWpa95akzG3MygL1sGVkQC7AYp2mm7wyl+9jWN4hRD
9RXz53kIy/c8lxIHkz0JAezWCrWfnvHns04Qa6m+KBF7Ss8Nj4tKLZ+3wWqLGyRUPXscMIjVMhH0
/NhPqiV1+WIe4flOBPfX5rRbOaXMlYGxvW6arTjrKri0g3Bq05vDsl9IRgw2iTuF9QzGeifRexXB
6Lt04Bk7/X73Bx30rF2sLgb+3fWTOqiM/mn6mI7JJRVQ5Gt5XTEXUAuREXqvKP3IVMRmqUZ/1Q1Q
4IHTxQx9CBaIYCDUOOPBiDxKi4GH4XtFCeUF0wNepj+QV/sPzdRzt2xeREI8FMk2ELw+axGifRU1
uPWI+nU6QVcKdatyPxmb4ULvkQ/QD3ezljpuljufDqGCyjF/DundVY8KvWgp7GOqrjr34+uZRk9Q
lLOCR+Gyo1UR5SzLB6AmKOF/jqyr0WsE4rZewWT4Ny0rNejjdk8P2ToXYVDiaBd2raGONRffyTBr
t4CjnvmTbGaR7ybAzkZnIDmCswopEgCbnRgMsel0HySp0qBcbmyU6OEpXpqRWHZ7L0CPAqzPsonv
8ZrmEe/3YTKSfTmvYzYsOvsKMZkUfvkpZXVyqu1xsWk+sGojQV/wD24RpH+g0I3cSCvYgZyZV6pF
WsZ2R8OxCXXy6wAAdcqsuyy0PZ5xMGqB367p6lZuiCr9Z7yehWPjzyOMibQO1JewkCVosAVBtpuv
go1T6IY9ITNu0c77JLgElrXsCm9gkXb2ciQ+ocTngC6Cmngc6mtY9bgiSTOuuvuMas5daJj9f5DW
I4dm+GkOqB8mZx372fK0TPgBA/c2jTDZ/zswLgYmoDbXSWVHpj4cdhfaRKH8nC8THbnWktEkNie2
yMp6wV3xtNbyHVgiB7nQLpQu0GYQYoilGrbWwAJRPyspbjsowxSG0JledHteWckKyEFzOGj+8/bp
BLujfvtQ6UEjEXRvpkBo3dKGMNhn501lrZr+713ShXglGto+Tgw0Q44hyJVkSYliH6K4mSfVALti
CHCD7yArhD6vZkhFQpRoPKfwixzJ0LB7psZCzphTf/3xxctYk9M/n7Q4EQzn87ef8uy1ZKDQ5U9H
i9em9yT/rM2mDQV9GwosWugPYhkiWDubCHiEL3w8vf+dKj9HCCtjHC1cRHtFJ/wwk8NEzai04+ad
f9mMk6UzUIA6LLJNMR+weQHfFLu8WHZ7kBndcwjz2R3/5D3oLhP4MZq/Iw8cJtk7rNDLlUK4QqCi
h6g1CQCpTNOTDNu73xplbO+NSl/fW7hwxHnbAhfQhuweNZ+ovsi4Tg1u+0GGsjmPEymCaGpxd7az
UkwhzoVRMFR5Vr6VvmUuFSuV91JxG5SYFn9UPbWi01q8bQ5Ltf7suAAevugGpkwyQyb+6f8124K/
5g22/vwamBw6hJ5qOi2vD7osVUUNbnjBlwNr7YozZc7F3j1bKWuSa4KBR1jbvrnU+AWpJzbE437y
ogQRXHL0edYWqyz3nLPyIDYsCk8SaVeiT+PAdw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
