/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [28:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [33:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_3z[2] ^ celloutsig_1_7z[0]);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[3] ^ celloutsig_1_5z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 11'h000;
    else _00_ <= { in_data[92:84], 1'h1, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[165:137] / { 1'h1, in_data[162:135] };
  assign celloutsig_1_1z = celloutsig_1_0z[12:4] / { 1'h1, celloutsig_1_0z[7:0] };
  assign celloutsig_1_3z = celloutsig_1_2z[9:5] / { 1'h1, celloutsig_1_2z[7:4] };
  assign celloutsig_1_4z = celloutsig_1_0z[22:17] / { 1'h1, celloutsig_1_1z[7:3] };
  assign celloutsig_1_7z = celloutsig_1_3z / { 1'h1, celloutsig_1_3z[3:1], in_data[96] };
  assign celloutsig_1_18z = { celloutsig_1_6z[5:2], celloutsig_1_9z } / { 1'h1, celloutsig_1_2z[8:5] };
  assign celloutsig_0_4z = { celloutsig_0_1z[5:4], celloutsig_0_1z } == { in_data[32:26], celloutsig_0_2z };
  assign celloutsig_0_6z = { _00_[6:2], celloutsig_0_2z, celloutsig_0_4z } == { 1'h1, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[9], celloutsig_1_2z } == { celloutsig_1_4z[5:4], celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[136:132], celloutsig_1_7z } == { celloutsig_1_1z[6:4], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_2z = { in_data[87], celloutsig_0_1z, celloutsig_0_1z } == in_data[74:62];
  assign celloutsig_0_7z = _00_[9] & ~(celloutsig_0_4z);
  assign celloutsig_1_14z = in_data[177] & ~(celloutsig_1_11z);
  assign celloutsig_1_2z = celloutsig_1_0z[18:9] % { 1'h1, celloutsig_1_0z[10:2] };
  assign celloutsig_0_1z = { in_data[89:87], 3'h7 } % { 1'h1, in_data[77:73] };
  assign celloutsig_1_6z = in_data[142:109] % { 1'h1, celloutsig_1_1z[7:5], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_0z[24:20], celloutsig_1_14z, celloutsig_1_14z } % { 1'h1, celloutsig_1_14z, celloutsig_1_7z };
  assign { out_data[132:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
