INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "T:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_dut.cpp
   Compiling apatb_dut_util.cpp
   Compiling test_store_stream_to_master.cpp_pre.cpp.tb.cpp
   Compiling apatb_dut_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Testing storeStreamToMaster with 1025 bytes of input...
Master port width is 32
Totally 257 data blocks
PASS: 257 input blocks verified.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 257

T:\Xilinx\Vitis_Libraries_2024.2_update3\data_mover\L1\tests\store_stream_to_master\dut.prj\solution1\sim\verilog>set PATH= 

T:\Xilinx\Vitis_Libraries_2024.2_update3\data_mover\L1\tests\store_stream_to_master\dut.prj\solution1\sim\verilog>call T:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries  -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s dut  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: T:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s dut 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/AESL_automem_mm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/AESL_axi_s_in_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_add_30ns_30ns_30_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_add_30ns_30ns_30_2_1
INFO: [VRFC 10-311] analyzing module dut_add_30ns_30ns_30_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_add_32ns_32ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_add_32ns_32ns_32_2_1
INFO: [VRFC 10-311] analyzing module dut_add_32ns_32ns_32_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_dut_Pipeline_burst_loop_inner_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_burst_loop_inner_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_dut_Pipeline_residual_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_residual_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_icmp_30ns_30ns_1_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_icmp_30ns_30ns_1_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_icmp_30ns_30ns_1_2_1_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_icmp_30ns_30ns_1_2_1_sub
INFO: [VRFC 10-311] analyzing module dut_icmp_30ns_30ns_1_2_1_sub_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut_sub_32ns_32ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_sub_32ns_32ns_32_2_1
INFO: [VRFC 10-311] analyzing module dut_sub_32ns_32ns_32_2_1_comb_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dut_icmp_30ns_30ns_1_2_1_sub_com...
Compiling module xil_defaultlib.dut_icmp_30ns_30ns_1_2_1_sub_com...
Compiling module xil_defaultlib.dut_icmp_30ns_30ns_1_2_1_sub
Compiling module xil_defaultlib.dut_icmp_30ns_30ns_1_2_1(ID=1,NU...
Compiling module xil_defaultlib.dut_add_30ns_30ns_30_2_1_comb_ad...
Compiling module xil_defaultlib.dut_add_30ns_30ns_30_2_1
Compiling module xil_defaultlib.dut_add_32ns_32ns_32_2_1_comb_ad...
Compiling module xil_defaultlib.dut_add_32ns_32ns_32_2_1
Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dut_dut_Pipeline_burst_loop_inne...
Compiling module xil_defaultlib.dut_dut_Pipeline_residual_loop
Compiling module xil_defaultlib.dut_sub_32ns_32ns_32_2_1_comb_ad...
Compiling module xil_defaultlib.dut_sub_32ns_32ns_32_2_1
Compiling module xil_defaultlib.dut_regslice_both(DataWidth=32)
Compiling module xil_defaultlib.dut_regslice_both(DataWidth=4)
Compiling module xil_defaultlib.dut_regslice_both(DataWidth=1)
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.AESL_automem_mm
Compiling module xil_defaultlib.fifo(DEPTH=257,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=257,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=257,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_s
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Oct 17 21:59:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -autoloadwcfg -tclbatch {dut.tcl}
Time resolution is 1 ps
source dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "107000"
// RTL Simulation : 1 / 1 [100.00%] @ "1005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1024650 ps : File "T:/Xilinx/Vitis_Libraries_2024.2_update3/data_mover/L1/tests/store_stream_to_master/dut.prj/solution1/sim/verilog/dut.autotb.v" Line 341
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 17 21:59:52 2025...
Testing storeStreamToMaster with 1025 bytes of input...
Master port width is 32
Totally 257 data blocks
PASS: 257 input blocks verified.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 257
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
