#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu Sep 08 14:05:55 2016
# Process ID: 4188
# Current directory: C:/Users/yu5866da-s/vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5372 C:\Users\yu5866da-s\vivado\project_1\project_1.xpr
# Log file: C:/Users/yu5866da-s/vivado/project_1/vivado.log
# Journal file: C:/Users/yu5866da-s/vivado/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yu5866da-s/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 723.355 ; gain = 165.191
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mealy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj mealy_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2baf0d00ae7c40449f257b23047cdc40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mealy_behav xil_defaultlib.mealy -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.mealy
Built simulation snapshot mealy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mealy_behav -key {Behavioral:sim_1:Functional:mealy} -tclbatch {mealy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source mealy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mealy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 734.625 ; gain = 0.000
set_property top test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/mealy_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_READ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLOCKGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/FSM_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2baf0d00ae7c40449f257b23047cdc40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.mealy [mealy_default]
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.moore [moore_default]
Compiling architecture behave of entity xil_defaultlib.FILE_READ [\FILE_READ(file_name="C:\\Users\...]
Compiling architecture behavioral of entity xil_defaultlib.CLOCKGENERATOR [\CLOCKGENERATOR(clkhalfperiod=25...]
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run 100 ms
run 100 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/mealy_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_READ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLOCKGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/FSM_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2baf0d00ae7c40449f257b23047cdc40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.mealy [mealy_default]
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.moore [moore_default]
Compiling architecture behave of entity xil_defaultlib.FILE_READ [\FILE_READ(file_name="C:\\Users\...]
Compiling architecture behavioral of entity xil_defaultlib.CLOCKGENERATOR [\CLOCKGENERATOR(clkhalfperiod=25...]
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1109.680 ; gain = 318.902
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/mealy_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_READ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLOCKGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/FSM_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2baf0d00ae7c40449f257b23047cdc40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.mealy [mealy_default]
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.moore [moore_default]
Compiling architecture behave of entity xil_defaultlib.FILE_READ [\FILE_READ(file_name="C:\\Users\...]
Compiling architecture behavioral of entity xil_defaultlib.CLOCKGENERATOR [\CLOCKGENERATOR(clkhalfperiod=25...]
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib [C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd:1]
[Thu Sep 08 14:21:11 2016] Launched synth_1...
Run output will be captured here: C:/Users/yu5866da-s/vivado/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/mealy_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/test_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_READ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLOCKGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/FSM_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2baf0d00ae7c40449f257b23047cdc40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.mealy [mealy_default]
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.moore [moore_default]
Compiling architecture behave of entity xil_defaultlib.FILE_READ [\FILE_READ(file_name="C:\\Users\...]
Compiling architecture behavioral of entity xil_defaultlib.CLOCKGENERATOR [\CLOCKGENERATOR(clkhalfperiod=25...]
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib [C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd:1]
[Thu Sep 08 14:24:49 2016] Launched synth_1...
Run output will be captured here: C:/Users/yu5866da-s/vivado/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/mealy_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_READ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLOCKGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/FSM_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 2baf0d00ae7c40449f257b23047cdc40 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_behav xil_defaultlib.test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.mealy [mealy_default]
Compiling architecture sequence_decoder_arch of entity xil_defaultlib.moore [moore_default]
Compiling architecture behave of entity xil_defaultlib.FILE_READ [\FILE_READ(file_name="C:\\Users\...]
Compiling architecture behavioral of entity xil_defaultlib.CLOCKGENERATOR [\CLOCKGENERATOR(clkhalfperiod=25...]
Compiling architecture behavioral of entity xil_defaultlib.test
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yu5866da-s/vivado/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 08 14:35:47 2016...
