###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       192094   # Number of WRITE/WRITEP commands
num_reads_done                 =       853537   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       641347   # Number of read row buffer hits
num_read_cmds                  =       853535   # Number of READ/READP commands
num_writes_done                =       192094   # Number of read requests issued
num_write_row_hits             =       141516   # Number of write row buffer hits
num_act_cmds                   =       263937   # Number of ACT commands
num_pre_cmds                   =       263907   # Number of PRE commands
num_ondemand_pres              =       240424   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9448731   # Cyles of rank active rank.0
rank_active_cycles.1           =      9191228   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       551269   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       808772   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       988695   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16030   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9600   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1679   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1173   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1710   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1439   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1548   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2754   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          878   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20125   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           25   # Write cmd latency (cycles)
write_latency[20-39]           =          220   # Write cmd latency (cycles)
write_latency[40-59]           =          246   # Write cmd latency (cycles)
write_latency[60-79]           =          455   # Write cmd latency (cycles)
write_latency[80-99]           =          994   # Write cmd latency (cycles)
write_latency[100-119]         =         1848   # Write cmd latency (cycles)
write_latency[120-139]         =         3218   # Write cmd latency (cycles)
write_latency[140-159]         =         4883   # Write cmd latency (cycles)
write_latency[160-179]         =         6360   # Write cmd latency (cycles)
write_latency[180-199]         =         7338   # Write cmd latency (cycles)
write_latency[200-]            =       166507   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       286547   # Read request latency (cycles)
read_latency[40-59]            =        93211   # Read request latency (cycles)
read_latency[60-79]            =       122200   # Read request latency (cycles)
read_latency[80-99]            =        60039   # Read request latency (cycles)
read_latency[100-119]          =        45497   # Read request latency (cycles)
read_latency[120-139]          =        36464   # Read request latency (cycles)
read_latency[140-159]          =        24694   # Read request latency (cycles)
read_latency[160-179]          =        19380   # Read request latency (cycles)
read_latency[180-199]          =        15875   # Read request latency (cycles)
read_latency[200-]             =       149629   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.58933e+08   # Write energy
read_energy                    =  3.44145e+09   # Read energy
act_energy                     =  7.22132e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.64609e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.88211e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89601e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73533e+09   # Active standby energy rank.1
average_read_latency           =       136.81   # Average read request latency (cycles)
average_interarrival           =      9.56333   # Average request interarrival latency (cycles)
total_energy                   =  1.81113e+10   # Total energy (pJ)
average_power                  =      1811.13   # Average power (mW)
average_bandwidth              =      8.92272   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       194911   # Number of WRITE/WRITEP commands
num_reads_done                 =       911280   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       689512   # Number of read row buffer hits
num_read_cmds                  =       911274   # Number of READ/READP commands
num_writes_done                =       194911   # Number of read requests issued
num_write_row_hits             =       142165   # Number of write row buffer hits
num_act_cmds                   =       275956   # Number of ACT commands
num_pre_cmds                   =       275925   # Number of PRE commands
num_ondemand_pres              =       251699   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9339766   # Cyles of rank active rank.0
rank_active_cycles.1           =      9281375   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       660234   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       718625   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1051251   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14362   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9357   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1640   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1208   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1692   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1409   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1554   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2797   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          859   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20062   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          134   # Write cmd latency (cycles)
write_latency[40-59]           =          171   # Write cmd latency (cycles)
write_latency[60-79]           =          292   # Write cmd latency (cycles)
write_latency[80-99]           =          679   # Write cmd latency (cycles)
write_latency[100-119]         =         1423   # Write cmd latency (cycles)
write_latency[120-139]         =         2430   # Write cmd latency (cycles)
write_latency[140-159]         =         3776   # Write cmd latency (cycles)
write_latency[160-179]         =         4866   # Write cmd latency (cycles)
write_latency[180-199]         =         6118   # Write cmd latency (cycles)
write_latency[200-]            =       175010   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       287615   # Read request latency (cycles)
read_latency[40-59]            =        96343   # Read request latency (cycles)
read_latency[60-79]            =       119727   # Read request latency (cycles)
read_latency[80-99]            =        63325   # Read request latency (cycles)
read_latency[100-119]          =        47951   # Read request latency (cycles)
read_latency[120-139]          =        39560   # Read request latency (cycles)
read_latency[140-159]          =        28060   # Read request latency (cycles)
read_latency[160-179]          =        22554   # Read request latency (cycles)
read_latency[180-199]          =        18682   # Read request latency (cycles)
read_latency[200-]             =       187460   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.72996e+08   # Write energy
read_energy                    =  3.67426e+09   # Read energy
act_energy                     =  7.55016e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.16912e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.4494e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82801e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79158e+09   # Active standby energy rank.1
average_read_latency           =      156.428   # Average read request latency (cycles)
average_interarrival           =      9.03978   # Average request interarrival latency (cycles)
total_energy                   =  1.83884e+10   # Total energy (pJ)
average_power                  =      1838.84   # Average power (mW)
average_bandwidth              =       9.4395   # Average bandwidth
