// Seed: 3682249729
module module_0 (
    output wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    output wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input wor id_14,
    output wor id_15,
    input uwire id_16,
    output wire id_17,
    output wor id_18,
    input tri0 id_19,
    input wire id_20,
    input wire id_21
);
  assign id_8 = id_19;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input wire id_2,
    output tri0 id_3,
    output wand id_4,
    output wand id_5,
    output tri id_6
    , id_18,
    input tri id_7,
    output uwire id_8,
    input wor id_9,
    input wand id_10,
    output uwire module_1,
    input wire id_12,
    input uwire id_13,
    input tri1 id_14,
    input wand id_15,
    output supply1 id_16
);
  wire id_19;
  assign id_5 = 1 == 1;
  module_0(
      id_4,
      id_16,
      id_0,
      id_2,
      id_2,
      id_3,
      id_14,
      id_5,
      id_6,
      id_5,
      id_2,
      id_12,
      id_15,
      id_13,
      id_10,
      id_8,
      id_1,
      id_16,
      id_8,
      id_13,
      id_9,
      id_10
  );
  wand id_20 = id_0;
  wire id_21;
endmodule
