[INF:CM0023] Creating log file ../../build/regression/IODataTypes/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<65> s<64> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<dff_diffDataTypes> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:25>
n<> u<4> t<Port> p<5> l<1:26> el<1:26>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:25> el<1:27>
n<> u<6> t<Module_nonansi_header> p<62> c<2> s<15> l<1:1> el<1:28>
n<> u<7> t<IntegerAtomType_Int> p<8> l<2:7> el<2:10>
n<> u<8> t<Data_type> p<9> c<7> l<2:7> el<2:10>
n<> u<9> t<Data_type_or_implicit> p<10> c<8> l<2:7> el<2:10>
n<> u<10> t<Net_port_type> p<13> c<9> s<12> l<2:7> el<2:10>
n<a> u<11> t<StringConst> p<12> l<2:11> el<2:12>
n<> u<12> t<List_of_port_identifiers> p<13> c<11> l<2:11> el<2:12>
n<> u<13> t<Input_declaration> p<14> c<10> l<2:1> el<2:12>
n<> u<14> t<Port_declaration> p<15> c<13> l<2:1> el<2:12>
n<> u<15> t<Module_item> p<62> c<14> s<24> l<2:1> el<2:13>
n<> u<16> t<IntegerAtomType_Byte> p<17> l<3:7> el<3:11>
n<> u<17> t<Data_type> p<18> c<16> l<3:7> el<3:11>
n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<3:7> el<3:11>
n<> u<19> t<Net_port_type> p<22> c<18> s<21> l<3:7> el<3:11>
n<b> u<20> t<StringConst> p<21> l<3:12> el<3:13>
n<> u<21> t<List_of_port_identifiers> p<22> c<20> l<3:12> el<3:13>
n<> u<22> t<Input_declaration> p<23> c<19> l<3:1> el<3:13>
n<> u<23> t<Port_declaration> p<24> c<22> l<3:1> el<3:13>
n<> u<24> t<Module_item> p<62> c<23> s<33> l<3:1> el<3:14>
n<> u<25> t<IntegerAtomType_Shortint> p<26> l<4:7> el<4:15>
n<> u<26> t<Data_type> p<27> c<25> l<4:7> el<4:15>
n<> u<27> t<Data_type_or_implicit> p<28> c<26> l<4:7> el<4:15>
n<> u<28> t<Net_port_type> p<31> c<27> s<30> l<4:7> el<4:15>
n<c> u<29> t<StringConst> p<30> l<4:16> el<4:17>
n<> u<30> t<List_of_port_identifiers> p<31> c<29> l<4:16> el<4:17>
n<> u<31> t<Input_declaration> p<32> c<28> l<4:1> el<4:17>
n<> u<32> t<Port_declaration> p<33> c<31> l<4:1> el<4:17>
n<> u<33> t<Module_item> p<62> c<32> s<42> l<4:1> el<4:18>
n<> u<34> t<IntegerAtomType_LongInt> p<35> l<5:7> el<5:14>
n<> u<35> t<Data_type> p<36> c<34> l<5:7> el<5:14>
n<> u<36> t<Data_type_or_implicit> p<37> c<35> l<5:7> el<5:14>
n<> u<37> t<Net_port_type> p<40> c<36> s<39> l<5:7> el<5:14>
n<d> u<38> t<StringConst> p<39> l<5:15> el<5:16>
n<> u<39> t<List_of_port_identifiers> p<40> c<38> l<5:15> el<5:16>
n<> u<40> t<Input_declaration> p<41> c<37> l<5:1> el<5:16>
n<> u<41> t<Port_declaration> p<42> c<40> l<5:1> el<5:16>
n<> u<42> t<Module_item> p<62> c<41> s<51> l<5:1> el<5:17>
n<> u<43> t<IntegerAtomType_Integer> p<44> l<6:7> el<6:14>
n<> u<44> t<Data_type> p<45> c<43> l<6:7> el<6:14>
n<> u<45> t<Data_type_or_implicit> p<46> c<44> l<6:7> el<6:14>
n<> u<46> t<Net_port_type> p<49> c<45> s<48> l<6:7> el<6:14>
n<e> u<47> t<StringConst> p<48> l<6:15> el<6:16>
n<> u<48> t<List_of_port_identifiers> p<49> c<47> l<6:15> el<6:16>
n<> u<49> t<Input_declaration> p<50> c<46> l<6:1> el<6:16>
n<> u<50> t<Port_declaration> p<51> c<49> l<6:1> el<6:16>
n<> u<51> t<Module_item> p<62> c<50> s<61> l<6:1> el<6:17>
n<> u<52> t<IntegerAtomType_Shortint> p<54> s<53> l<7:7> el<7:15>
n<> u<53> t<Signing_Signed> p<54> l<7:16> el<7:22>
n<> u<54> t<Data_type> p<55> c<52> l<7:7> el<7:22>
n<> u<55> t<Data_type_or_implicit> p<56> c<54> l<7:7> el<7:22>
n<> u<56> t<Net_port_type> p<59> c<55> s<58> l<7:7> el<7:22>
n<f> u<57> t<StringConst> p<58> l<7:23> el<7:24>
n<> u<58> t<List_of_port_identifiers> p<59> c<57> l<7:23> el<7:24>
n<> u<59> t<Input_declaration> p<60> c<56> l<7:1> el<7:24>
n<> u<60> t<Port_declaration> p<61> c<59> l<7:1> el<7:24>
n<> u<61> t<Module_item> p<62> c<60> l<7:1> el<7:25>
n<> u<62> t<Module_declaration> p<63> c<6> l<1:1> el<9:10>
n<> u<63> t<Description> p<64> c<62> l<1:1> el<9:10>
n<> u<64> t<Source_text> p<65> c<63> l<1:1> el<9:10>
n<> u<65> t<Top_level_rule> c<1> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dff_diffDataTypes".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dff_diffDataTypes".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dff_diffDataTypes".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/IODataTypes/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/IODataTypes/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/IODataTypes/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dff_diffDataTypes)
|vpiElaborated:1
|vpiName:work@dff_diffDataTypes
|uhdmallModules:
\_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiParent:
  \_design: (work@dff_diffDataTypes)
  |vpiFullName:work@dff_diffDataTypes
  |vpiParent:
  \_design: (work@dff_diffDataTypes)
  |vpiDefName:work@dff_diffDataTypes
  |vpiNet:
  \_logic_net: (work@dff_diffDataTypes.a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:a
    |vpiFullName:work@dff_diffDataTypes.a
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiNet:
  \_logic_net: (work@dff_diffDataTypes.b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:b
    |vpiFullName:work@dff_diffDataTypes.b
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiNet:
  \_logic_net: (work@dff_diffDataTypes.c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:c
    |vpiFullName:work@dff_diffDataTypes.c
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiNet:
  \_logic_net: (work@dff_diffDataTypes.d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:d
    |vpiFullName:work@dff_diffDataTypes.d
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiNet:
  \_logic_net: (work@dff_diffDataTypes.e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:e
    |vpiFullName:work@dff_diffDataTypes.e
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiNet:
  \_logic_net: (work@dff_diffDataTypes.f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:f
    |vpiFullName:work@dff_diffDataTypes.f
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiParent:
  \_design: (work@dff_diffDataTypes)
  |vpiPort:
  \_port: (a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff_diffDataTypes.a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiPort:
  \_port: (b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff_diffDataTypes.b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiPort:
  \_port: (c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff_diffDataTypes.c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiPort:
  \_port: (d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff_diffDataTypes.d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiPort:
  \_port: (e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff_diffDataTypes.e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
  |vpiPort:
  \_port: (f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
    |vpiName:f
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dff_diffDataTypes.f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10, parent:work@dff_diffDataTypes
|uhdmtopModules:
\_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiName:work@dff_diffDataTypes
  |vpiVariables:
  \_int_var: (work@dff_diffDataTypes.a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiTypespec:
    \_int_typespec: , line:2:7, endln:2:10
      |vpiSigned:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:a
    |vpiFullName:work@dff_diffDataTypes.a
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiVariables:
  \_byte_var: (work@dff_diffDataTypes.b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiTypespec:
    \_byte_typespec: , line:3:7, endln:3:11
      |vpiSigned:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:b
    |vpiFullName:work@dff_diffDataTypes.b
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiVariables:
  \_short_int_var: (work@dff_diffDataTypes.c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiTypespec:
    \_short_int_typespec: , line:4:7, endln:4:15
      |vpiSigned:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:c
    |vpiFullName:work@dff_diffDataTypes.c
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiVariables:
  \_long_int_var: (work@dff_diffDataTypes.d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiTypespec:
    \_long_int_typespec: , line:5:7, endln:5:14
      |vpiSigned:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:d
    |vpiFullName:work@dff_diffDataTypes.d
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiVariables:
  \_integer_var: (work@dff_diffDataTypes.e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiTypespec:
    \_integer_typespec: , line:6:7, endln:6:14
      |vpiSigned:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:e
    |vpiFullName:work@dff_diffDataTypes.e
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiVariables:
  \_short_int_var: (work@dff_diffDataTypes.f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiTypespec:
    \_short_int_typespec: , line:7:7, endln:7:15
      |vpiSigned:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:f
    |vpiFullName:work@dff_diffDataTypes.f
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiDefName:work@dff_diffDataTypes
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dff_diffDataTypes.a), line:2:11, endln:2:12, parent:a
      |vpiParent:
      \_port: (a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
      |vpiName:a
      |vpiFullName:work@dff_diffDataTypes.a
      |vpiActual:
      \_int_var: (work@dff_diffDataTypes.a), line:2:11, endln:2:12, parent:work@dff_diffDataTypes
    |vpiTypedef:
    \_int_typespec: , line:2:7, endln:2:10
      |vpiSigned:1
    |vpiInstance:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiPort:
  \_port: (b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dff_diffDataTypes.b), line:3:12, endln:3:13, parent:b
      |vpiParent:
      \_port: (b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
      |vpiName:b
      |vpiFullName:work@dff_diffDataTypes.b
      |vpiActual:
      \_byte_var: (work@dff_diffDataTypes.b), line:3:12, endln:3:13, parent:work@dff_diffDataTypes
    |vpiTypedef:
    \_byte_typespec: , line:3:7, endln:3:11
      |vpiSigned:1
    |vpiInstance:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiPort:
  \_port: (c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dff_diffDataTypes.c), line:4:16, endln:4:17, parent:c
      |vpiParent:
      \_port: (c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
      |vpiName:c
      |vpiFullName:work@dff_diffDataTypes.c
      |vpiActual:
      \_short_int_var: (work@dff_diffDataTypes.c), line:4:16, endln:4:17, parent:work@dff_diffDataTypes
    |vpiTypedef:
    \_short_int_typespec: , line:4:7, endln:4:15
      |vpiSigned:1
    |vpiInstance:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiPort:
  \_port: (d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:d
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dff_diffDataTypes.d), line:5:15, endln:5:16, parent:d
      |vpiParent:
      \_port: (d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
      |vpiName:d
      |vpiFullName:work@dff_diffDataTypes.d
      |vpiActual:
      \_long_int_var: (work@dff_diffDataTypes.d), line:5:15, endln:5:16, parent:work@dff_diffDataTypes
    |vpiTypedef:
    \_long_int_typespec: , line:5:7, endln:5:14
      |vpiSigned:1
    |vpiInstance:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiPort:
  \_port: (e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:e
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dff_diffDataTypes.e), line:6:15, endln:6:16, parent:e
      |vpiParent:
      \_port: (e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
      |vpiName:e
      |vpiFullName:work@dff_diffDataTypes.e
      |vpiActual:
      \_integer_var: (work@dff_diffDataTypes.e), line:6:15, endln:6:16, parent:work@dff_diffDataTypes
    |vpiTypedef:
    \_integer_typespec: , line:6:7, endln:6:14
      |vpiSigned:1
    |vpiInstance:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
  |vpiPort:
  \_port: (f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiName:f
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dff_diffDataTypes.f), line:7:23, endln:7:24, parent:f
      |vpiParent:
      \_port: (f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
      |vpiParent:
      \_port: (f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
      |vpiName:f
      |vpiFullName:work@dff_diffDataTypes.f
      |vpiActual:
      \_short_int_var: (work@dff_diffDataTypes.f), line:7:23, endln:7:24, parent:work@dff_diffDataTypes
    |vpiTypedef:
    \_short_int_typespec: , line:7:7, endln:7:15
      |vpiSigned:1
    |vpiInstance:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
    |vpiParent:
    \_module: work@dff_diffDataTypes (work@dff_diffDataTypes) dut.sv:1:1: , endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/IODataTypes/dut.sv | ${SURELOG_DIR}/build/regression/IODataTypes/roundtrip/dut_000.sv | 7 | 9 | 

