// This is a problem dealing with vectors in Verilog
module vector_gates ( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not );
// Build a circuit that has 3 outputs
// Insert code here
