Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : lenet_2set
Version: G-2012.06-SP5
Date   : Fri Jan  5 17:40:16 2018
****************************************


Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)


Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
lenet_2set             140000            saed32hvt_ss0p95v125c
lenet_mydesign_1       70000             saed32hvt_ss0p95v125c
lenet_mydesign_0       70000             saed32hvt_ss0p95v125c
conv_top_mydesign_1    70000             saed32hvt_ss0p95v125c
fc_top_mydesign_1      16000             saed32hvt_ss0p95v125c
conv_top_mydesign_0    70000             saed32hvt_ss0p95v125c
fc_top_mydesign_0      16000             saed32hvt_ss0p95v125c
fsm_mydesign_1         ForQA             saed32hvt_ss0p95v125c
conv_control_mydesign_1
                       16000             saed32hvt_ss0p95v125c
data_reg_mydesign_1    16000             saed32hvt_ss0p95v125c
multiply_compare_mydesign_1
                       35000             saed32hvt_ss0p95v125c
quantize_mydesign_1    8000              saed32hvt_ss0p95v125c
fc_controller_mydesign_1
                       8000              saed32hvt_ss0p95v125c
fc_data_reg_mydesign_1 8000              saed32hvt_ss0p95v125c
fc_multiplier_accumulator_mydesign_1
                       8000              saed32hvt_ss0p95v125c
fc_quantize_mydesign_1 8000              saed32hvt_ss0p95v125c
fsm_mydesign_0         ForQA             saed32hvt_ss0p95v125c
conv_control_mydesign_0
                       16000             saed32hvt_ss0p95v125c
data_reg_mydesign_0    16000             saed32hvt_ss0p95v125c
multiply_compare_mydesign_0
                       35000             saed32hvt_ss0p95v125c
quantize_mydesign_0    8000              saed32hvt_ss0p95v125c
fc_controller_mydesign_0
                       8000              saed32hvt_ss0p95v125c
fc_data_reg_mydesign_0 8000              saed32hvt_ss0p95v125c
fc_multiplier_accumulator_mydesign_0
                       8000              saed32hvt_ss0p95v125c
fc_quantize_mydesign_0 8000              saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_1_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_1_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_26
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_25
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_24
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_23
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_22
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_21
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_20
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_19
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_18
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_17
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_16
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_15
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_14
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_13
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_12
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_11
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_10
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_9
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_8
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_7
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_6
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_5
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_4
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_3
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_2
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_conv_control_mydesign_0_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_0
                       ForQA             saed32hvt_ss0p95v125c
SNPS_CLOCK_GATE_HIGH_fc_controller_mydesign_0_mydesign_1
                       ForQA             saed32hvt_ss0p95v125c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
lenet_2set                              690.045 6.91e+03 1.86e+09 9.46e+03 100.0
  lenet_1 (lenet_mydesign_0)            346.552 3.45e+03 9.03e+08 4.70e+03  49.7
    fc_top (fc_top_mydesign_0)           70.962  713.378 1.47e+08  931.206   9.8
      fc_quantize (fc_quantize_mydesign_0)
                                          0.663   13.975 3.07e+06   17.710   0.2
      fc_multiplier_accumulator (fc_multiplier_accumulator_mydesign_0)
                                         64.625  365.527 9.58e+07  525.970   5.6
      fc_data_reg (fc_data_reg_mydesign_0)
                                          3.783  259.010 3.37e+07  296.461   3.1
      fc_controller (fc_controller_mydesign_0)
                                          1.606   74.601 1.38e+07   90.053   1.0
    conv_top (conv_top_mydesign_0)      275.485 2.74e+03 7.56e+08 3.77e+03  39.8
      quantize (quantize_mydesign_0)      6.072   28.845 1.67e+07   51.644   0.5
      multiply_compare (multiply_compare_mydesign_0)
                                        169.317  670.888 4.42e+08 1.28e+03  13.6
      data_reg (data_reg_mydesign_0)     42.522 1.32e+03 1.71e+08 1.54e+03  16.2
      conv_control (conv_control_mydesign_0)
                                         52.735  703.021 1.24e+08  879.906   9.3
      fsm (fsm_mydesign_0)                0.423    7.413 1.06e+06    8.892   0.1
  lenet_0 (lenet_mydesign_1)            349.006 3.46e+03 9.57e+08 4.77e+03  50.4
    fc_top (fc_top_mydesign_1)           71.021  713.633 1.46e+08  930.585   9.8
      fc_quantize (fc_quantize_mydesign_1)
                                          0.667   13.984 3.07e+06   17.723   0.2
      fc_multiplier_accumulator (fc_multiplier_accumulator_mydesign_1)
                                         64.647  365.592 9.58e+07  526.051   5.6
      fc_data_reg (fc_data_reg_mydesign_1)
                                          3.786  259.024 3.37e+07  296.490   3.1
      fc_controller (fc_controller_mydesign_1)
                                          1.637   74.767 1.29e+07   89.308   0.9
    conv_top (conv_top_mydesign_1)      277.886 2.75e+03 8.11e+08 3.84e+03  40.6
      quantize (quantize_mydesign_1)      6.054   28.055 1.55e+07   49.610   0.5
      multiply_compare (multiply_compare_mydesign_1)
                                        171.686  684.478 4.98e+08 1.35e+03  14.3
      data_reg (data_reg_mydesign_1)     42.365 1.32e+03 1.71e+08 1.54e+03  16.3
      conv_control (conv_control_mydesign_1)
                                         52.618  703.200 1.24e+08  879.970   9.3
      fsm (fsm_mydesign_1)                0.476    7.328 9.89e+05    8.793   0.1
1
