Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/mux_c_dataflow/mux_dataflow/mux_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_c
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/mux_c_dataflow/mux_dataflow/mux_dataflow.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
