Command: /home/ICer/xilinx_prj/latch/vcs/./tb_latch_simv -ucli -licqueue -l simulate.log -do simulate.do
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Mar 20 15:14 2024
ucli% run
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* FSDB: The switch FSDB file size might not match the input size (10000MB) because of performance concerns.
*Verdi* FSDB: To have the FSDB file size match the input size (10000MB), set the FSDB_ENV_PRECISE_AUTOSWITCH environment, though the dumping performance might decrease.
*Verdi* : Enable automatic switching of the FSDB file.
*Verdi* : (Filename='tb_latch', Limit Size=10000MB, File Amount=100).
*Verdi* : Create FSDB file 'tb_latch_000.fsdb'
*Verdi* : Create the file 'wave_file.log' to log the time range of each FSDB file.
*Verdi* : Create virtual FSDB file 'tb_latch.vf' to log each FSDB file.
*Verdi* : Begin traversing the scope (tb_latch), layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
$finish called from file "/home/ICer/xilinx_prj/latch/vcs/srcs/tb_latch.sv", line 63.
$finish at simulation time             21800000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 21800000 ps
CPU Time:      0.300 seconds;       Data structure size:   0.0Mb
Wed Mar 20 15:14:36 2024
