;redcode
;assert 1
	SPL 0, <406
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -4, <-20
	JMZ -4, @-20
	SLT #110, 0
	SLT #110, 0
	SLT #110, 0
	MOV -4, <-20
	MOV @121, -906
	MOV -4, <-20
	SUB #72, @200
	ADD 212, 61
	SUB @2, @402
	SLT -51, <-70
	CMP @124, 106
	MOV @124, 106
	MOV -51, <-70
	SUB @124, 106
	SLT 4, <-80
	SUB 600, @-11
	SUB 600, @-11
	ADD 240, 60
	MOV -4, <-68
	SUB 600, @-11
	MOV -51, <-70
	SPL @121, #106
	CMP @124, 106
	SPL @121, #106
	SUB @121, -906
	JMZ -51, @-70
	SPL @121, #106
	SPL @121, #106
	SUB #72, @200
	SUB @124, 106
	SPL @121, #106
	CMP 12, @18
	DJN 124, 106
	DJN 124, 106
	SPL @121, #106
	MOV -7, <-20
	CMP -207, <-120
	SUB <-7, <-28
	JMZ @-804, #-920
	JMZ -51, @-70
	CMP -207, <-120
	SPL 0, <406
	MOV -7, <-20
	JMZ -804, @-20
	MOV -7, <-20
	DJN -1, @-20
