10

dir
34
https://asim.csail.mit.edu/svn/leap-platforms-usrp/branches/v11.10/tools/leap-platforms-usrp/tx-chain/opencores/spi/bench/verilog
https://asim.csail.mit.edu/svn/leap-platforms-usrp



2011-03-25T00:09:59.130328Z
5
kfleming














751fde84-ef8c-429c-bd22-514f4c0f7ffb

tb_spi_top.v
file




2012-11-05T18:26:41.031635Z
062b854c182ac2dba4b5a6d9ddd6e4da
2011-03-25T00:09:59.130328Z
5
kfleming





















12701

wb_master_model.v
file




2012-11-05T18:26:41.031635Z
33a9329a717944da0353641a292ffd10
2011-03-25T00:09:59.130328Z
5
kfleming





















5722

spi_slave_model.v
file




2012-11-05T18:26:41.031635Z
26c2aefb7dd12ac02c36199ca385bb0e
2011-03-25T00:09:59.130328Z
5
kfleming





















3637

