JDF B
// Created by Version 5.0 
PROJECT Untitled
DESIGN mult_16x16 Normal
DEVKIT LFX125B-04F256CES/2X
ENTRY Schematic/Verilog HDL
MODULE mult_16x16_32_SIGNED_0_Aclr.v
MODSTYLE test Normal
MODSTYLE mult_16x16_32_SIGNED_0_Aclr Normal
SYNTHESIS_TOOL Precision
