#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x557559b46840 .scope module, "mop_level" "mop_level" 2 3;
 .timescale 0 0;
v0x557559b62c80_0 .var "CLOCK_50", 0 0;
v0x557559b62d90_0 .net "b", 0 0, L_0x557559b63350;  1 drivers
v0x557559b62ea0_0 .net "g", 0 0, L_0x557559b63260;  1 drivers
v0x557559b62f90_0 .net "h", 0 0, v0x557559b61330_0;  1 drivers
v0x557559b63030_0 .net "r", 0 0, L_0x557559b631c0;  1 drivers
v0x557559b63120_0 .net "v", 0 0, v0x557559b61980_0;  1 drivers
S_0x557559b469d0 .scope module, "top" "top_level" 2 7, 2 17 0, S_0x557559b46840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /OUTPUT 1 "GPIO_000";
    .port_info 2 /OUTPUT 1 "GPIO_001";
    .port_info 3 /OUTPUT 1 "GPIO_003";
    .port_info 4 /OUTPUT 1 "GPIO_005";
    .port_info 5 /OUTPUT 1 "GPIO_007";
v0x557559b627d0_0 .net "CLOCK_50", 0 0, v0x557559b62c80_0;  1 drivers
v0x557559b62890_0 .net "GPIO_000", 0 0, v0x557559b61330_0;  alias, 1 drivers
v0x557559b62930_0 .net "GPIO_001", 0 0, v0x557559b61980_0;  alias, 1 drivers
v0x557559b62a00_0 .net "GPIO_003", 0 0, L_0x557559b63350;  alias, 1 drivers
v0x557559b62aa0_0 .net "GPIO_005", 0 0, L_0x557559b63260;  alias, 1 drivers
v0x557559b62b90_0 .net "GPIO_007", 0 0, L_0x557559b631c0;  alias, 1 drivers
S_0x557559b48c00 .scope module, "vga" "vga" 2 22, 3 4 0, S_0x557559b469d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /OUTPUT 1 "o_hsync";
    .port_info 2 /OUTPUT 1 "o_vsync";
    .port_info 3 /OUTPUT 1 "o_red";
    .port_info 4 /OUTPUT 1 "o_grn";
    .port_info 5 /OUTPUT 1 "o_blu";
v0x557559b61a80_0 .net "CLOCK_50", 0 0, v0x557559b62c80_0;  alias, 1 drivers
v0x557559b61b40_0 .net *"_ivl_5", 2 0, v0x557559b62470_0;  1 drivers
v0x557559b61c20_0 .var "clk", 0 0;
v0x557559b61cc0 .array "ix", 0 11, 11 0;
v0x557559b61f30_0 .net "o_blu", 0 0, L_0x557559b63350;  alias, 1 drivers
v0x557559b62040_0 .net "o_grn", 0 0, L_0x557559b63260;  alias, 1 drivers
v0x557559b62100_0 .net "o_hblank", 0 0, v0x557559b61290_0;  1 drivers
v0x557559b621a0_0 .net "o_hsync", 0 0, v0x557559b61330_0;  alias, 1 drivers
v0x557559b62290_0 .net "o_red", 0 0, L_0x557559b631c0;  alias, 1 drivers
v0x557559b62330_0 .net "o_vblank", 0 0, v0x557559b618e0_0;  1 drivers
v0x557559b623d0_0 .net "o_vsync", 0 0, v0x557559b61980_0;  alias, 1 drivers
v0x557559b62470_0 .var "rgb", 2 0;
v0x557559b62510_0 .var "test", 11 0;
v0x557559b625f0_0 .var "y", 11 0;
v0x557559b61cc0_0 .array/port v0x557559b61cc0, 0;
v0x557559b61cc0_1 .array/port v0x557559b61cc0, 1;
v0x557559b61cc0_2 .array/port v0x557559b61cc0, 2;
E_0x557559b02c40/0 .event anyedge, v0x557559b625f0_0, v0x557559b61cc0_0, v0x557559b61cc0_1, v0x557559b61cc0_2;
v0x557559b61cc0_3 .array/port v0x557559b61cc0, 3;
v0x557559b61cc0_4 .array/port v0x557559b61cc0, 4;
v0x557559b61cc0_5 .array/port v0x557559b61cc0, 5;
v0x557559b61cc0_6 .array/port v0x557559b61cc0, 6;
E_0x557559b02c40/1 .event anyedge, v0x557559b61cc0_3, v0x557559b61cc0_4, v0x557559b61cc0_5, v0x557559b61cc0_6;
v0x557559b61cc0_7 .array/port v0x557559b61cc0, 7;
v0x557559b61cc0_8 .array/port v0x557559b61cc0, 8;
v0x557559b61cc0_9 .array/port v0x557559b61cc0, 9;
v0x557559b61cc0_10 .array/port v0x557559b61cc0, 10;
E_0x557559b02c40/2 .event anyedge, v0x557559b61cc0_7, v0x557559b61cc0_8, v0x557559b61cc0_9, v0x557559b61cc0_10;
v0x557559b61cc0_11 .array/port v0x557559b61cc0, 11;
E_0x557559b02c40/3 .event anyedge, v0x557559b61cc0_11;
E_0x557559b02c40 .event/or E_0x557559b02c40/0, E_0x557559b02c40/1, E_0x557559b02c40/2, E_0x557559b02c40/3;
E_0x557559b261b0 .event negedge, v0x557559b61290_0;
E_0x557559b321c0 .event anyedge, v0x557559b61a80_0;
L_0x557559b631c0 .part v0x557559b62470_0, 2, 1;
L_0x557559b63260 .part v0x557559b62470_0, 1, 1;
L_0x557559b63350 .part v0x557559b62470_0, 0, 1;
S_0x557559b48e80 .scope module, "hippi" "hsync" 3 20, 4 3 0, S_0x557559b48c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /OUTPUT 1 "o_hsync";
    .port_info 2 /OUTPUT 1 "o_hblank";
v0x557559b406e0_0 .var "cnt", 11 0;
v0x557559b611d0_0 .net "i_clk", 0 0, v0x557559b61c20_0;  1 drivers
v0x557559b61290_0 .var "o_hblank", 0 0;
v0x557559b61330_0 .var "o_hsync", 0 0;
E_0x557559b32200 .event posedge, v0x557559b611d0_0;
S_0x557559b61470 .scope module, "vsynchi" "vsync" 3 21, 5 3 0, S_0x557559b48c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /OUTPUT 1 "o_vsync";
    .port_info 2 /OUTPUT 1 "o_vblank";
v0x557559b61720_0 .var "cnt", 11 0;
v0x557559b61820_0 .net "i_clk", 0 0, v0x557559b61330_0;  alias, 1 drivers
v0x557559b618e0_0 .var "o_vblank", 0 0;
v0x557559b61980_0 .var "o_vsync", 0 0;
E_0x557559b616a0 .event posedge, v0x557559b61330_0;
    .scope S_0x557559b48e80;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557559b61330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557559b61290_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557559b406e0_0, 0, 12;
    %end;
    .thread T_0;
    .scope S_0x557559b48e80;
T_1 ;
    %wait E_0x557559b32200;
    %load/vec4 v0x557559b406e0_0;
    %pad/u 32;
    %cmpi/u 800, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x557559b406e0_0;
    %addi 1, 0, 12;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %assign/vec4 v0x557559b406e0_0, 0;
    %load/vec4 v0x557559b406e0_0;
    %pad/u 32;
    %cmpi/u 656, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.4, 5;
    %load/vec4 v0x557559b406e0_0;
    %pad/u 32;
    %cmpi/u 752, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/s 1;
    %assign/vec4 v0x557559b61330_0, 0;
    %load/vec4 v0x557559b406e0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %pad/s 1;
    %assign/vec4 v0x557559b61290_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x557559b61470;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557559b61980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557559b618e0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557559b61720_0, 0, 12;
    %end;
    .thread T_2;
    .scope S_0x557559b61470;
T_3 ;
    %wait E_0x557559b616a0;
    %load/vec4 v0x557559b61720_0;
    %pad/u 32;
    %cmpi/u 525, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x557559b61720_0;
    %addi 1, 0, 12;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 12;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x557559b61720_0, 0;
    %load/vec4 v0x557559b61720_0;
    %pad/u 32;
    %cmpi/u 490, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.4, 5;
    %load/vec4 v0x557559b61720_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %pad/s 1;
    %assign/vec4 v0x557559b61980_0, 0;
    %load/vec4 v0x557559b61720_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %pad/s 1;
    %assign/vec4 v0x557559b618e0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557559b48c00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557559b61c20_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x557559b625f0_0, 0, 12;
    %pushi/vec4 100, 0, 12;
    %store/vec4 v0x557559b62510_0, 0, 12;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557559b62470_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x557559b48c00;
T_5 ;
    %wait E_0x557559b321c0;
    %load/vec4 v0x557559b61c20_0;
    %inv;
    %assign/vec4 v0x557559b61c20_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557559b48c00;
T_6 ;
    %wait E_0x557559b32200;
    %ix/getv 4, v0x557559b625f0_0;
    %load/vec4a v0x557559b61cc0, 4;
    %addi 1, 0, 12;
    %ix/getv 3, v0x557559b625f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557559b61cc0, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557559b48c00;
T_7 ;
    %wait E_0x557559b261b0;
    %load/vec4 v0x557559b62330_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x557559b625f0_0;
    %addi 1, 0, 12;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x557559b625f0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557559b48c00;
T_8 ;
    %wait E_0x557559b02c40;
    %ix/getv 4, v0x557559b625f0_0;
    %load/vec4a v0x557559b61cc0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 160, 0, 12;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 12;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 320, 0, 12;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 400, 0, 12;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 480, 0, 12;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 560, 0, 12;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x557559b62470_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557559b46840;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557559b62c80_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x557559b46840;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0x557559b62c80_0;
    %inv;
    %assign/vec4 v0x557559b62c80_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x557559b46840;
T_11 ;
    %vpi_call 2 10 "$dumpfile", "bitthelfensiemir" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557559b46840 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top_level.v";
    "./vga.v";
    "./hsync.v";
    "./vsync.v";
