

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_VITIS_LOOP_410_9'
================================================================
* Date:           Wed May 25 23:55:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  1.398 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.300 us|  0.300 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_410_9  |        8|        8|         1|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_guess_36_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_36"   --->   Operation 5 'read' 'x_guess_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_guess_42_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_42"   --->   Operation 6 'read' 'x_guess_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_guess_41_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_41"   --->   Operation 7 'read' 'x_guess_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_guess_40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_40"   --->   Operation 8 'read' 'x_guess_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_guess_39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_39"   --->   Operation 9 'read' 'x_guess_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_guess_38_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_38"   --->   Operation 10 'read' 'x_guess_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_guess_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_37"   --->   Operation 11 'read' 'x_guess_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_guess_32_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_32"   --->   Operation 12 'read' 'x_guess_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_guess_43_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_43"   --->   Operation 13 'read' 'x_guess_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_guess_49_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_49"   --->   Operation 14 'read' 'x_guess_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_guess_48_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_48"   --->   Operation 15 'read' 'x_guess_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_guess_47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_47"   --->   Operation 16 'read' 'x_guess_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_guess_46_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_46"   --->   Operation 17 'read' 'x_guess_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_guess_45_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_45"   --->   Operation 18 'read' 'x_guess_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_guess_44_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_44"   --->   Operation 19 'read' 'x_guess_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_guess_33_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_guess_33"   --->   Operation 20 'read' 'x_guess_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_15 = load i4 %i" [src/QRD.cpp:410]   --->   Operation 23 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%icmp_ln410 = icmp_eq  i4 %i_15, i4 8" [src/QRD.cpp:410]   --->   Operation 25 'icmp' 'icmp_ln410' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln410 = add i4 %i_15, i4 1" [src/QRD.cpp:410]   --->   Operation 27 'add' 'add_ln410' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln410 = br i1 %icmp_ln410, void %.split48, void %.exitStub" [src/QRD.cpp:410]   --->   Operation 28 'br' 'br_ln410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_19_cast = zext i4 %i_15" [src/QRD.cpp:410]   --->   Operation 29 'zext' 'i_19_cast' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%survival_path_addr = getelementptr i32 %survival_path, i64 0, i64 %i_19_cast" [src/QRD.cpp:412]   --->   Operation 30 'getelementptr' 'survival_path_addr' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.35ns)   --->   "%xor_ln413 = xor i4 %i_15, i4 8" [src/QRD.cpp:413]   --->   Operation 31 'xor' 'xor_ln413' <Predicate = (!icmp_ln410)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln413 = zext i4 %xor_ln413" [src/QRD.cpp:413]   --->   Operation 32 'zext' 'zext_ln413' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%survival_path_addr_1 = getelementptr i32 %survival_path, i64 0, i64 %zext_ln413" [src/QRD.cpp:413]   --->   Operation 33 'getelementptr' 'survival_path_addr_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/QRD.cpp:336]   --->   Operation 34 'specloopname' 'specloopname_ln336' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%tmp_39 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %x_guess_33_read, i32 %x_guess_44_read, i32 %x_guess_45_read, i32 %x_guess_46_read, i32 %x_guess_47_read, i32 %x_guess_48_read, i32 %x_guess_49_read, i32 %x_guess_43_read, i4 %i_15" [src/QRD.cpp:412]   --->   Operation 35 'mux' 'tmp_39' <Predicate = (!icmp_ln410)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%store_ln412 = store i32 %tmp_39, i4 %survival_path_addr" [src/QRD.cpp:412]   --->   Operation 36 'store' 'store_ln412' <Predicate = (!icmp_ln410)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.72ns)   --->   "%tmp_40 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i4, i32 %x_guess_32_read, i32 %x_guess_37_read, i32 %x_guess_38_read, i32 %x_guess_39_read, i32 %x_guess_40_read, i32 %x_guess_41_read, i32 %x_guess_42_read, i32 %x_guess_36_read, i4 %i_15" [src/QRD.cpp:413]   --->   Operation 37 'mux' 'tmp_40' <Predicate = (!icmp_ln410)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln413 = store i32 %tmp_40, i4 %survival_path_addr_1" [src/QRD.cpp:413]   --->   Operation 38 'store' 'store_ln413' <Predicate = (!icmp_ln410)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln410 = store i4 %add_ln410, i4 %i" [src/QRD.cpp:410]   --->   Operation 39 'store' 'store_ln410' <Predicate = (!icmp_ln410)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln410)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 1.4ns
The critical path consists of the following:
	'alloca' operation ('i') [18]  (0 ns)
	'load' operation ('i', src/QRD.cpp:410) on local variable 'i' [38]  (0 ns)
	'mux' operation ('tmp_39', src/QRD.cpp:412) [51]  (0.721 ns)
	'store' operation ('store_ln412', src/QRD.cpp:412) of variable 'tmp_39', src/QRD.cpp:412 on array 'survival_path' [52]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
