Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66937bb0befe4b4d90b7decb129eff2a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot display_listener_behav xil_defaultlib.display_listener xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'Rx_DATA' [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/display_listener.v:9]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'appended_byte' [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/display_listener.v:11]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'char' [C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab2/PartC_src/FourDigitDriver.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
