

================================================================
== Synthesis Summary Report of 'activation_accelerator'
================================================================
+ General Information: 
    * Date:           Sat Sep 27 10:31:09 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation_accelerator
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+---------+------------+-------------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |           |         |            |             |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM    |   DSP   |     FF     |     LUT     | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+---------+------------+-------------+-----+
    |+ activation_accelerator                                   |     -|  0.00|   266349|  2.663e+06|         -|   266350|     -|        no|  106 (36%)|  41 (3%)|  13304 (5%)|  25656 (21%)|    -|
    | o TILES                                                   |     -|  7.30|   266336|  2.663e+06|      8323|        -|    32|        no|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_VITIS_LOOP_336_1       |     -|  0.00|       35|    350.000|         -|       35|     -|        no|          -|        -|  1048 (~0%)|     83 (~0%)|    -|
    |   o VITIS_LOOP_336_1                                      |     -|  7.30|       33|    330.000|         3|        1|    32|       yes|          -|        -|           -|            -|    -|
    |  + bf16_to_float                                          |     -|  4.04|     1026|  1.026e+04|         -|     1026|     -|        no|          -|        -|    25 (~0%)|    216 (~0%)|    -|
    |   o bf16_to_float_loop                                    |     -|  7.30|     1024|  1.024e+04|         2|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + bf16_to_float                                          |     -|  4.04|     1026|  1.026e+04|         -|     1026|     -|        no|          -|        -|    25 (~0%)|    216 (~0%)|    -|
    |   o bf16_to_float_loop                                    |     -|  7.30|     1024|  1.024e+04|         2|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_layer_loop_0           |     -|  1.17|     3075|  3.075e+04|         -|     3075|     -|        no|          -|        -|    50 (~0%)|    124 (~0%)|    -|
    |   o layer_loop_0                                          |    II|  7.30|     3073|  3.073e+04|         5|        3|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_layer_loop_1           |     -|  0.28|     3083|  3.083e+04|         -|     3083|     -|        no|          -|        -|   216 (~0%)|    183 (~0%)|    -|
    |   o layer_loop_1                                          |    II|  7.30|     3081|  3.081e+04|        13|        3|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_layer_loop_2           |     -|  0.24|     1040|  1.040e+04|         -|     1040|     -|        no|          -|        -|   260 (~0%)|    132 (~0%)|    -|
    |   o layer_loop_2                                          |     -|  7.30|     1038|  1.038e+04|        16|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_rms_loop_0             |     -|  0.28|     3079|  3.079e+04|         -|     3079|     -|        no|          -|        -|   117 (~0%)|    115 (~0%)|    -|
    |   o rms_loop_0                                            |    II|  7.30|     3077|  3.077e+04|         9|        3|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_rms_loop_1             |     -|  0.24|     1036|  1.036e+04|         -|     1036|     -|        no|          -|        -|   220 (~0%)|    132 (~0%)|    -|
    |   o rms_loop_1                                            |     -|  7.30|     1034|  1.034e+04|        12|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_silu_loop              |     -|  0.24|     1050|  1.050e+04|         -|     1050|     -|        no|          -|  9 (~0%)|   959 (~0%)|    1316 (1%)|    -|
    |   o silu_loop                                             |     -|  7.30|     1048|  1.048e+04|        26|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_sigmoid_loop           |     -|  0.24|     1047|  1.047e+04|         -|     1047|     -|        no|          -|  9 (~0%)|   825 (~0%)|    1284 (1%)|    -|
    |   o sigmoid_loop                                          |     -|  7.30|     1045|  1.045e+04|        23|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + float_mask_safe_softmax                                |     -|  0.24|     6186|  6.186e+04|         -|     6186|     -|        no|     4 (1%)|  9 (~0%)|  1263 (~0%)|    1950 (1%)|    -|
    |   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_0  |     -|  2.83|     1027|  1.027e+04|         -|     1027|     -|        no|          -|        -|    40 (~0%)|    131 (~0%)|    -|
    |    o mask_softmax_loop_0                                  |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_1  |     -|  3.28|     1026|  1.026e+04|         -|     1026|     -|        no|          -|        -|   113 (~0%)|    180 (~0%)|    -|
    |    o mask_softmax_loop_1                                  |     -|  7.30|     1024|  1.024e+04|         3|        1|  1023|       yes|          -|        -|           -|            -|    -|
    |   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_2  |     -|  0.86|     3088|  3.088e+04|         -|     3088|     -|        no|          -|  9 (~0%)|   844 (~0%)|    1298 (1%)|    -|
    |    o mask_softmax_loop_2                                  |    II|  7.30|     3086|  3.086e+04|        18|        3|  1024|       yes|          -|        -|           -|            -|    -|
    |   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_3  |     -|  0.24|     1036|  1.036e+04|         -|     1036|     -|        no|          -|        -|   220 (~0%)|    132 (~0%)|    -|
    |    o mask_softmax_loop_3                                  |     -|  7.30|     1034|  1.034e+04|        12|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + float_safe_softmax                                     |     -|  0.24|     5157|  5.157e+04|         -|     5157|     -|        no|    2 (~0%)|  9 (~0%)|  1388 (~0%)|    2160 (1%)|    -|
    |   + float_safe_softmax_Pipeline_softmax_loop_0            |     -|  3.28|     1026|  1.026e+04|         -|     1026|     -|        no|          -|        -|   113 (~0%)|    180 (~0%)|    -|
    |    o softmax_loop_0                                       |     -|  7.30|     1024|  1.024e+04|         3|        1|  1023|       yes|          -|        -|           -|            -|    -|
    |   + float_safe_softmax_Pipeline_softmax_loop_1            |     -|  0.86|     3088|  3.088e+04|         -|     3088|     -|        no|          -|  9 (~0%)|  1012 (~0%)|    1732 (1%)|    -|
    |    o softmax_loop_1                                       |    II|  7.30|     3086|  3.086e+04|        18|        3|  1024|       yes|          -|        -|           -|            -|    -|
    |   + float_safe_softmax_Pipeline_softmax_loop_2            |     -|  0.24|     1036|  1.036e+04|         -|     1036|     -|        no|          -|        -|   220 (~0%)|    132 (~0%)|    -|
    |    o softmax_loop_2                                       |     -|  7.30|     1034|  1.034e+04|        12|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_add_loop               |     -|  0.86|     1031|  1.031e+04|         -|     1031|     -|        no|          -|        -|   242 (~0%)|    132 (~0%)|    -|
    |   o add_loop                                              |     -|  7.30|     1029|  1.029e+04|         7|        1|  1024|       yes|          -|        -|           -|            -|    -|
    |  + activation_accelerator_Pipeline_VITIS_LOOP_387_3       |     -|  0.00|       35|    350.000|         -|       35|     -|        no|          -|        -|   524 (~0%)|     72 (~0%)|    -|
    |   o VITIS_LOOP_387_3                                      |     -|  7.30|       33|    330.000|         3|        1|    32|       yes|          -|        -|           -|            -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+-----------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 32           | 16           | 16          | 16          |
| m_axi_gmem1 | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 32           | 16           | 16          | 16          |
| m_axi_gmem2 | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 32           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in0_1    | 0x10   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in0_2    | 0x14   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in1_1    | 0x1c   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x20   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | stage    | 0x34   | 32    | W      | Data signal of stage             |                                                                      |
| s_axi_control | config_r | 0x3c   | 32    | W      | Data signal of config_r          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| in0      | in        | ap_uint<512>* |
| in1      | in        | ap_uint<512>* |
| out      | out       | ap_uint<512>* |
| stage    | in        | int           |
| config   | in        | int           |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in0      | m_axi_gmem0   | interface |          |                                 |
| in0      | s_axi_control | register  | offset   | name=in0_1 offset=0x10 range=32 |
| in0      | s_axi_control | register  | offset   | name=in0_2 offset=0x14 range=32 |
| in1      | m_axi_gmem1   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x1c range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x20 range=32 |
| out      | m_axi_gmem2   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| stage    | s_axi_control | register  |          | name=stage offset=0x34 range=32 |
| config   | s_axi_control | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-------+-----------+--------+-------+----------------------------------+
| HW Interface | Loop  | Direction | Length | Width | Location                         |
+--------------+-------+-----------+--------+-------+----------------------------------+
| m_axi_gmem0  | TILES | read      | 1024   | 512   | activation_accelerator.cpp:332:5 |
| m_axi_gmem1  | TILES | read      | 1024   | 512   | activation_accelerator.cpp:332:5 |
| m_axi_gmem2  | TILES | write     | 1024   | 512   | activation_accelerator.cpp:332:5 |
+--------------+-------+-----------+--------+-------+----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop             | Problem                                                                                                | Resolution | Location                          |
+--------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem2  | out      | VITIS_LOOP_387_3 | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:387:27 |
| m_axi_gmem0  | in0      | VITIS_LOOP_336_1 | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:336:20 |
| m_axi_gmem1  | in1      | VITIS_LOOP_336_1 | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:336:20 |
+--------------+----------+------------------+--------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------+-----+--------+------------+-------+---------+---------+
| Name                                                     | DSP | Pragma | Variable   | Op    | Impl    | Latency |
+----------------------------------------------------------+-----+--------+------------+-------+---------+---------+
| + activation_accelerator                                 | 41  |        |            |       |         |         |
|   add_ln332_fu_1375_p2                                   | -   |        | add_ln332  | add   | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U502                     | 3   |        | mean       | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U502                     | 3   |        | var        | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U501                | 2   |        | x_assign_3 | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U503                     | -   |        | stddev     | fsqrt | fabric  | 7       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U502                     | 3   |        | mean_sq    | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U501                | 2   |        | x_assign_2 | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U503                     | -   |        | rms        | fsqrt | fabric  | 7       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_336_1      | 0   |        |            |       |         |         |
|    add_ln336_fu_1450_p2                                  | -   |        | add_ln336  | add   | fabric  | 0       |
|  + bf16_to_float (grp_bf16_to_float_fu_544)              | 0   |        |            |       |         |         |
|    add_ln150_fu_563_p2                                   | -   |        | add_ln150  | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_layer_loop_0          | 0   |        |            |       |         |         |
|    add_ln201_fu_92_p2                                    | -   |        | add_ln201  | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_layer_loop_1          | 0   |        |            |       |         |         |
|    add_ln208_fu_109_p2                                   | -   |        | add_ln208  | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_layer_loop_2          | 0   |        |            |       |         |         |
|    add_ln216_fu_775_p2                                   | -   |        | add_ln216  | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_rms_loop_0            | 0   |        |            |       |         |         |
|    add_ln182_fu_95_p2                                    | -   |        | add_ln182  | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_rms_loop_1            | 0   |        |            |       |         |         |
|    add_ln189_fu_763_p2                                   | -   |        | add_ln189  | add   | fabric  | 0       |
|  + bf16_to_float (grp_bf16_to_float_fu_614)              | 0   |        |            |       |         |         |
|    add_ln150_fu_563_p2                                   | -   |        | add_ln150  | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_silu_loop             | 9   |        |            |       |         |         |
|    add_ln169_fu_774_p2                                   | -   |        | add_ln169  | add   | fabric  | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U192                   | 7   |        | tmp_s      | fexp  | fulldsp | 7       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U189                   | 2   |        | add_i1     | fadd  | fulldsp | 3       |
|    fdiv_32ns_32ns_32_9_no_dsp_1_U191                     | -   |        | sig        | fdiv  | fabric  | 8       |
|  + activation_accelerator_Pipeline_sigmoid_loop          | 9   |        |            |       |         |         |
|    add_ln159_fu_770_p2                                   | -   |        | add_ln159  | add   | fabric  | 0       |
|    fexp_32ns_32ns_32_8_full_dsp_1_U230                   | 7   |        | tmp_s      | fexp  | fulldsp | 7       |
|    fadd_32ns_32ns_32_4_full_dsp_1_U228                   | 2   |        | add_i      | fadd  | fulldsp | 3       |
|  + float_mask_safe_softmax                               | 9   |        |            |       |         |         |
|   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_0 | 0   |        |            |       |         |         |
|     add_ln267_fu_119_p2                                  | -   |        | add_ln267  | add   | fabric  | 0       |
|   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_1 | 0   |        |            |       |         |         |
|     add_ln273_fu_113_p2                                  | -   |        | add_ln273  | add   | fabric  | 0       |
|   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_2 | 9   |        |            |       |         |         |
|     add_ln281_fu_132_p2                                  | -   |        | add_ln281  | add   | fabric  | 0       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U272                  | 2   |        | x_assign   | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U274                  | 7   |        | tmp        | fexp  | fulldsp | 7       |
|   + float_mask_safe_softmax_Pipeline_mask_softmax_loop_3 | 0   |        |            |       |         |         |
|     add_ln287_fu_763_p2                                  | -   |        | add_ln287  | add   | fabric  | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U280                    | -   |        | y          | fdiv  | fabric  | 8       |
|  + float_safe_softmax                                    | 9   |        |            |       |         |         |
|   + float_safe_softmax_Pipeline_softmax_loop_0           | 0   |        |            |       |         |         |
|     add_ln240_fu_113_p2                                  | -   |        | add_ln240  | add   | fabric  | 0       |
|   + float_safe_softmax_Pipeline_softmax_loop_1           | 9   |        |            |       |         |         |
|     add_ln248_fu_132_p2                                  | -   |        | add_ln248  | add   | fabric  | 0       |
|     fsub_32ns_32ns_32_4_full_dsp_1_U357                  | 2   |        | x_assign   | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U359                  | 7   |        | tmp        | fexp  | fulldsp | 7       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U358                    | -   |        | sum_1      | fadd  | fabric  | 3       |
|   + float_safe_softmax_Pipeline_softmax_loop_2           | 0   |        |            |       |         |         |
|     add_ln254_fu_763_p2                                  | -   |        | add_ln254  | add   | fabric  | 0       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U364                    | -   |        | y          | fdiv  | fabric  | 8       |
|  + activation_accelerator_Pipeline_add_loop              | 0   |        |            |       |         |         |
|    add_ln227_fu_768_p2                                   | -   |        | add_ln227  | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_387_3      | 0   |        |            |       |         |         |
|    add_ln387_fu_576_p2                                   | -   |        | add_ln387  | add   | fabric  | 0       |
+----------------------------------------------------------+-----+--------+------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------------------------------------------------------------------+------+------+--------+------------------------------------------------------------------------+---------+------+---------+
| Name                                                                       | BRAM | URAM | Pragma | Variable                                                               | Storage | Impl | Latency |
+----------------------------------------------------------------------------+------+------+--------+------------------------------------------------------------------------+---------+------+---------+
| + activation_accelerator                                                   | 106  | 0    |        |                                                                        |         |      |         |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U   | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0   | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U   | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1   | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31        | ram_2p  | bram | 1       |
|   xt_U                                                                     | 2    | -    | pragma | xt                                                                     | ram_s2p | bram | 1       |
|   yt_U                                                                     | 2    | -    | pragma | yt                                                                     | ram_s2p | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_U | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1 | ram_2p  | bram | 1       |
|   activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_U   | 1    | -    | pragma | activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2   | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30        | ram_2p  | bram | 1       |
|   p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_U        | 1    | -    | pragma | p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31        | ram_2p  | bram | 1       |
|  + float_mask_safe_softmax                                                 | 4    | 0    |        |                                                                        |         |      |         |
|    x_mask_U                                                                | 2    | -    | yes    | x_mask                                                                 | ram_s2p | bram | 1       |
|    exp_x_U                                                                 | 2    | -    | yes    | exp_x                                                                  | ram_s2p | bram | 1       |
|  + float_safe_softmax                                                      | 2    | 0    |        |                                                                        |         |      |         |
|    exp_x_U                                                                 | 2    | -    | yes    | exp_x                                                                  | ram_s2p | bram | 1       |
+----------------------------------------------------------------------------+------+------+--------+------------------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
| Type            | Options                                                                                                | Location                                                          |
+-----------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
| inline          | off                                                                                                    | activation_accelerator.cpp:148 in bf16_to_float                   |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:151 in bf16_to_float                   |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:160 in float_sigmoid                   |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:170 in float_silu                      |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:183 in float_rms_norm                  |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:190 in float_rms_norm                  |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:202 in float_layer_norm                |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:209 in float_layer_norm                |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:217 in float_layer_norm                |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:228 in float_add                       |
| inline          | off                                                                                                    | activation_accelerator.cpp:237 in float_safe_softmax              |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:241 in float_safe_softmax              |
| bind_storage    | variable=exp_x type=ram_s2p impl=bram                                                                  | activation_accelerator.cpp:246 in float_safe_softmax, exp_x       |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:249 in float_safe_softmax              |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:255 in float_safe_softmax              |
| inline          | off                                                                                                    | activation_accelerator.cpp:263 in float_mask_safe_softmax         |
| bind_storage    | variable=x_mask type=ram_s2p impl=bram                                                                 | activation_accelerator.cpp:265 in float_mask_safe_softmax, x_mask |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:268 in float_mask_safe_softmax         |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:274 in float_mask_safe_softmax         |
| bind_storage    | variable=exp_x type=ram_s2p impl=bram                                                                  | activation_accelerator.cpp:279 in float_mask_safe_softmax, exp_x  |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:282 in float_mask_safe_softmax         |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:288 in float_mask_safe_softmax         |
| interface       | m_axi port=in0 bundle=gmem0 offset=slave depth=1024 max_read_burst_length=32 num_read_outstanding=16   | activation_accelerator.cpp:302 in activation_accelerator, in0     |
| interface       | m_axi port=in1 bundle=gmem1 offset=slave depth=1024 max_read_burst_length=32 num_read_outstanding=16   | activation_accelerator.cpp:303 in activation_accelerator, in1     |
| interface       | m_axi port=out bundle=gmem2 offset=slave depth=1024 max_write_burst_length=32 num_write_outstanding=16 | activation_accelerator.cpp:304 in activation_accelerator, out     |
| interface       | s_axilite port=stage                                                                                   | activation_accelerator.cpp:306 in activation_accelerator, stage   |
| interface       | s_axilite port=config                                                                                  | activation_accelerator.cpp:307 in activation_accelerator, config  |
| interface       | s_axilite port=return                                                                                  | activation_accelerator.cpp:308 in activation_accelerator, return  |
| bind_storage    | variable=tile0 type=ram_2p impl=bram                                                                   | activation_accelerator.cpp:318 in activation_accelerator, tile0   |
| bind_storage    | variable=tile1 type=ram_2p impl=bram                                                                   | activation_accelerator.cpp:319 in activation_accelerator, tile1   |
| bind_storage    | variable=tile2 type=ram_2p impl=bram                                                                   | activation_accelerator.cpp:320 in activation_accelerator, tile2   |
| array_partition | variable=tile0 cyclic factor=32                                                                        | activation_accelerator.cpp:321 in activation_accelerator, tile0   |
| array_partition | variable=tile1 cyclic factor=32                                                                        | activation_accelerator.cpp:322 in activation_accelerator, tile1   |
| array_partition | variable=tile2 cyclic factor=32                                                                        | activation_accelerator.cpp:323 in activation_accelerator, tile2   |
| bind_storage    | variable=xt type=ram_s2p impl=bram                                                                     | activation_accelerator.cpp:327 in activation_accelerator, xt      |
| bind_storage    | variable=yt type=ram_s2p impl=bram                                                                     | activation_accelerator.cpp:328 in activation_accelerator, yt      |
| loop_tripcount  | min=N/TILE max=N/TILE                                                                                  | activation_accelerator.cpp:333 in activation_accelerator          |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:337 in activation_accelerator          |
| unroll          |                                                                                                        | activation_accelerator.cpp:342 in activation_accelerator          |
| pipeline        | II=1                                                                                                   | activation_accelerator.cpp:388 in activation_accelerator          |
| unroll          |                                                                                                        | activation_accelerator.cpp:391 in activation_accelerator          |
+-----------------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


