
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 4045d484, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-long-path/conda/conda-bld/yosys_1598893160086/work=/usr/local/src/conda/yosys-0.5_7972_g4045d484 -fdebug-prefix-map=/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_IP'.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:242.1-254.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165.1-204.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214.1-223.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_Registers'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v' to AST representation.
Generating RTLIL representation for module `\AL4S3B_FPGA_top'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v' to AST representation.
Generating RTLIL representation for module `\FPGA_FIFO'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v' to AST representation.
Generating RTLIL representation for module `\clk_switch'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v' to AST representation.
Generating RTLIL representation for module `\rising_edge_detector'.
Generating RTLIL representation for module `\falling_edge_detector'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/f512x8_512x8.v' to AST representation.
Generating RTLIL representation for module `\f512x8_512x8'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/r512x8_512x8.v' to AST representation.
Generating RTLIL representation for module `\r512x8_512x8'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/serial.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/serial.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/serial.v' to AST representation.
Generating RTLIL representation for module `\width_adapter'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v' to AST representation.
Generating RTLIL representation for module `\strobe'.
Generating RTLIL representation for module `\dflip'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v' to AST representation.
Generating RTLIL representation for module `\strobe_out4'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/tinyfpga_bootloader.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/tinyfpga_bootloader.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/tinyfpga_bootloader.v' to AST representation.
Generating RTLIL representation for module `\tinyfpga_bootloader'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v' to AST representation.
Generating RTLIL representation for module `\usb2m4_serial'.
/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:81: Warning: Identifier `\led' is implicitly declared.
/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:138: Warning: Identifier `\boot' is implicitly declared.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_in_arb'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_in_pe'.
Warning: Replacing memory \ep_state_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:169
Warning: Replacing memory \ep_state with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:226, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:105
Warning: Replacing memory \ep_put_addr with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:233, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:103
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v' using frontend `verilog' --

17. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_out_arb'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v' using frontend `verilog' --

18. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_out_pe'.
Warning: Replacing memory \ep_get_addr with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:232, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:159
Warning: Replacing memory \ep_get_addr_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:217, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:158
Warning: Replacing memory \ep_state with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:227, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:157
Warning: Replacing memory \ep_state_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:216, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:163, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:156
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v' using frontend `verilog' --

19. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_pe.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_pe'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v' using frontend `verilog' --

20. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_rx'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v' using frontend `verilog' --

21. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_tx'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx_mux.v' using frontend `verilog' --

22. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx_mux.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx_mux.v' to AST representation.
Generating RTLIL representation for module `\usb_fs_tx_mux'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v' using frontend `verilog' --

23. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v' to AST representation.
Generating RTLIL representation for module `\usb_m4_bridge_ep'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_reset_det.v' using frontend `verilog' --

24. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_reset_det.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_reset_det.v' to AST representation.
Generating RTLIL representation for module `\usb_reset_det'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v' using frontend `verilog' --

25. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v' to AST representation.
Generating RTLIL representation for module `\usb_serial_ctrl_ep'.
Warning: Replacing memory \raw_setup_data with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:242
Successfully finished Verilog frontend.

-- Parsing `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_spi_bridge_ep.v' using frontend `verilog' --

26. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_spi_bridge_ep.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_spi_bridge_ep.v' to AST representation.
Generating RTLIL representation for module `\usb_spi_bridge_ep'.
Successfully finished Verilog frontend.

-- Running command `tcl /mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/quicklogic/synth.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

27. Executing Verilog-2005 frontend: /mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v
Parsing Verilog input from `/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\CLOCK_CELL'.
Generating RTLIL representation for module `\BIDIR_CELL'.
Generating RTLIL representation for module `\SDIOMUX_CELL'.
Generating RTLIL representation for module `\T_FRAG'.
Generating RTLIL representation for module `\B_FRAG'.
Generating RTLIL representation for module `\Q_FRAG'.
Generating RTLIL representation for module `\F_FRAG'.
Generating RTLIL representation for module `\C_FRAG'.
Generating RTLIL representation for module `\ASSP'.
Generating RTLIL representation for module `\MULT'.
Generating RTLIL representation for module `\GMUX_IP'.
Generating RTLIL representation for module `\GMUX_IC'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: /mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v
Parsing Verilog input from `/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_sim.v' to AST representation.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE0_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D0_PR1_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR0_WSA2_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA0_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA1_WSB2_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB0_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB1_VPR'.
Generating RTLIL representation for module `\RAM_CE1_FE1_D1_PR1_WSA2_WSB2_VPR'.
Successfully finished Verilog frontend.

29. Executing SYNTH_QUICKLOGIC pass.

29.1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/cells_sim.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

29.2. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\AND2I0'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux2x1'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\ahb_gen_bfm'.
Generating RTLIL representation for module `\oscillator_s1'.
Generating RTLIL representation for module `\sdma_bfm'.
Generating RTLIL representation for module `\ahb2fb_asynbrig_if'.
Generating RTLIL representation for module `\fb2ahb_asynbrig_if'.
Generating RTLIL representation for module `\ahb2fb_asynbrig'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro_bfm'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\fifo_controller_model'.
Generating RTLIL representation for module `\ram'.
Warning: Replacing memory \ram with list of registers. See /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3671, /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3585, /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_sim.v:3560
Generating RTLIL representation for module `\x2_model'.
Generating RTLIL representation for module `\ram_block_8K'.
Generating RTLIL representation for module `\sw_mux'.
Generating RTLIL representation for module `\ram8k_2x1_cell'.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Generating RTLIL representation for module `\gpio_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\signed_mult'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Generating RTLIL representation for module `\RAM_8K_BLK'.
Generating RTLIL representation for module `\RAM_16K_BLK'.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
Successfully finished Verilog frontend.

29.3. Executing HIERARCHY pass (managing design hierarchy).

29.3.1. Finding top of design hierarchy..
root of   0 design levels: usb_spi_bridge_ep   
root of   1 design levels: usb_serial_ctrl_ep  
root of   0 design levels: usb_reset_det       
root of   0 design levels: usb_m4_bridge_ep    
root of   0 design levels: usb_fs_tx_mux       
root of   1 design levels: usb_fs_tx           
root of   1 design levels: usb_fs_rx           
root of   3 design levels: usb_fs_pe           
root of   2 design levels: usb_fs_out_pe       
root of   0 design levels: usb_fs_out_arb      
root of   2 design levels: usb_fs_in_pe        
root of   0 design levels: usb_fs_in_arb       
root of   4 design levels: usb2m4_serial       
root of   4 design levels: tinyfpga_bootloader 
root of   0 design levels: strobe_out4         
root of   0 design levels: dflip               
root of   0 design levels: strobe              
root of   0 design levels: width_adapter       
root of   1 design levels: r512x8_512x8        
root of   1 design levels: f512x8_512x8        
root of   0 design levels: falling_edge_detector
root of   0 design levels: rising_edge_detector
root of   0 design levels: clk_switch          
root of   2 design levels: FPGA_FIFO           
root of   6 design levels: AL4S3B_FPGA_top     
root of   0 design levels: AL4S3B_FPGA_Registers
root of   0 design levels: AL4S3B_FPGA_QL_Reserved
root of   5 design levels: AL4S3B_FPGA_IP      
Automatically selected AL4S3B_FPGA_top as design top module.

29.3.2. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     \AL4S3B_FPGA_IP
Used module:         \AL4S3B_FPGA_QL_Reserved
Used module:         \AL4S3B_FPGA_Registers
Used module:         \FPGA_FIFO
Used module:             \f512x8_512x8
Used module:         \usb2m4_serial
Used module:             \usb_fs_pe
Used module:                 \usb_fs_tx
Used module:                     \strobe
Used module:                     \dflip
Used module:                     \strobe_out4
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                 \usb_fs_out_pe
Used module:                     \r512x8_512x8
Used module:                 \usb_fs_in_pe
Used module:                 \usb_fs_out_arb
Used module:                 \usb_fs_in_arb
Used module:             \usb_m4_bridge_ep
Used module:             \usb_serial_ctrl_ep
Used module:                 \rising_edge_detector
Used module:                 \falling_edge_detector
Used module:     \clk_switch
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7

29.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_QL_Reserved'.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Generating RTLIL representation for module `$paramod$973bcf0fcbf91c46414d940fc3b7244bd98db237\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165.1-204.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214.1-223.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \FPGA_REG_ID_VALUE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100

29.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_Registers'.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \FPGA_REG_ID_VALUE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Generating RTLIL representation for module `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers'.
Parameter \NUM_OUT_EPS = 5'00010
Parameter \NUM_IN_EPS = 5'00011

29.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_pe'.
Parameter \NUM_OUT_EPS = 5'00010
Parameter \NUM_IN_EPS = 5'00011
Generating RTLIL representation for module `$paramod\usb_fs_pe\NUM_OUT_EPS=5'00010\NUM_IN_EPS=5'00011'.
Parameter \APERWIDTH = 17
Parameter \APERSIZE = 9
Parameter \FPGA_REG_BASE_ADDRESS = 17'00000000000000000
Parameter \QL_RESERVED_BASE_ADDRESS = 17'00000100000000000
Parameter \ADDRWIDTH_FAB_REG = 7
Parameter \DATAWIDTH_FAB_REG = 32
Parameter \FPGA_REG_ID_VALUE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Parameter \DEFAULT_READ_VALUE = 32'10111010110111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Parameter \ADDRWIDTH_QL_RESERVED = 7
Parameter \DATAWIDTH_QL_RESERVED = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100

29.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_IP'.
Parameter \APERWIDTH = 17
Parameter \APERSIZE = 9
Parameter \FPGA_REG_BASE_ADDRESS = 17'00000000000000000
Parameter \QL_RESERVED_BASE_ADDRESS = 17'00000100000000000
Parameter \ADDRWIDTH_FAB_REG = 7
Parameter \DATAWIDTH_FAB_REG = 32
Parameter \FPGA_REG_ID_VALUE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Parameter \DEFAULT_READ_VALUE = 32'10111010110111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Parameter \ADDRWIDTH_QL_RESERVED = 7
Parameter \DATAWIDTH_QL_RESERVED = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Generating RTLIL representation for module `$paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP'.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:242.1-254.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \NUM_OUT_EPS = 5'00001

29.3.7. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_out_pe'.
Parameter \NUM_OUT_EPS = 5'00001
Generating RTLIL representation for module `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00001'.
Warning: Replacing memory \ep_get_addr with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:232, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:159
Warning: Replacing memory \ep_get_addr_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:217, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:158
Warning: Replacing memory \ep_state with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:227, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:157
Warning: Replacing memory \ep_state_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:216, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:163, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:156
Parameter \NUM_IN_EPS = 5'00001

29.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_in_pe'.
Parameter \NUM_IN_EPS = 5'00001
Generating RTLIL representation for module `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00001'.
Warning: Replacing memory \ep_state_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:169
Warning: Replacing memory \ep_state with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:226, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:105
Warning: Replacing memory \ep_put_addr with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:233, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:103
Parameter \NUM_OUT_EPS = 5'00001

29.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_out_arb'.
Parameter \NUM_OUT_EPS = 5'00001
Generating RTLIL representation for module `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00001'.
Parameter \NUM_IN_EPS = 5'00001

29.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_in_arb'.
Parameter \NUM_IN_EPS = 5'00001
Generating RTLIL representation for module `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00001'.
Parameter \WIDTH = 8

29.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\strobe'.
Parameter \WIDTH = 8
Generating RTLIL representation for module `$paramod\strobe\WIDTH=8'.
Parameter \WIDTH = 26

29.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\strobe'.
Parameter \WIDTH = 26
Generating RTLIL representation for module `$paramod\strobe\WIDTH=26'.
Parameter \WIDTH = 4

29.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\strobe_out4'.
Parameter \WIDTH = 4
Generating RTLIL representation for module `$paramod\strobe_out4\WIDTH=4'.

29.3.14. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     $paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP
Used module:         \AL4S3B_FPGA_QL_Reserved
Used module:         \AL4S3B_FPGA_Registers
Used module:         \FPGA_FIFO
Used module:             \f512x8_512x8
Used module:         \usb2m4_serial
Used module:             $paramod\usb_fs_pe\NUM_OUT_EPS=5'00010\NUM_IN_EPS=5'00011
Used module:                 \usb_fs_tx
Used module:                     \strobe
Used module:                     \dflip
Used module:                     $paramod\strobe_out4\WIDTH=4
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                     $paramod\strobe\WIDTH=8
Used module:                     $paramod\strobe\WIDTH=26
Used module:                 \usb_fs_out_pe
Used module:                     \r512x8_512x8
Used module:                 \usb_fs_in_pe
Used module:                 \usb_fs_out_arb
Used module:                 \usb_fs_in_arb
Used module:             \usb_m4_bridge_ep
Used module:             \usb_serial_ctrl_ep
Used module:                 \rising_edge_detector
Used module:                 \falling_edge_detector
Used module:     \clk_switch
Parameter \NUM_OUT_EPS = 5'00010

29.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_out_pe'.
Parameter \NUM_OUT_EPS = 5'00010
Generating RTLIL representation for module `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010'.
Warning: Replacing memory \ep_get_addr with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:232, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:159
Warning: Replacing memory \ep_get_addr_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:217, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:158
Warning: Replacing memory \ep_state with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:227, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:157
Warning: Replacing memory \ep_state_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:216, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:163, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:156
Parameter \NUM_IN_EPS = 5'00011

29.3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_in_pe'.
Parameter \NUM_IN_EPS = 5'00011
Generating RTLIL representation for module `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011'.
Warning: Replacing memory \ep_state_next with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:169
Warning: Replacing memory \ep_state with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:226, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:105
Warning: Replacing memory \ep_put_addr with list of registers. See /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:233, /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:103
Parameter \NUM_OUT_EPS = 5'00010

29.3.17. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_out_arb'.
Parameter \NUM_OUT_EPS = 5'00010
Generating RTLIL representation for module `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010'.
Parameter \NUM_IN_EPS = 5'00011

29.3.18. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_fs_in_arb'.
Parameter \NUM_IN_EPS = 5'00011
Generating RTLIL representation for module `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011'.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7

29.3.19. Executing AST frontend in derive mode using pre-parsed AST for module `\AL4S3B_FPGA_QL_Reserved'.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \QL_RESERVED_CUST_PROD_ADR = 7'1111110
Parameter \QL_RESERVED_REVISIONS_ADR = 7'1111111
Parameter \QL_RESERVED_CUSTOMER_ID = 8'00000001
Parameter \QL_RESERVED_PRODUCT_ID = 8'00000000
Parameter \QL_RESERVED_MAJOR_REV = 16'0000000000000000
Parameter \QL_RESERVED_MINOR_REV = 16'0000000000000001
Parameter \QL_RESERVED_DEF_REG_VALUE = 32'11011110111111111010101110101100
Parameter \DEFAULT_CNTR_WIDTH = 3
Parameter \DEFAULT_CNTR_TIMEOUT = 7
Generating RTLIL representation for module `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved'.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165.1-204.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214.1-223.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \ADDRWIDTH = 7
Parameter \DATAWIDTH = 32
Parameter \FPGA_REG_ID_VALUE_ADR = 7'0000000
Parameter \FPGA_REV_NUM_ADR = 7'0000001
Parameter \FPGA_SCRATCH_REG_ADR = 7'0000010
Parameter \AL4S3B_DEF_REG_VALUE = 32'11111010101111011110111110101100
Found cached RTLIL representation for module `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers'.

29.3.20. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     $paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP
Used module:         $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved
Used module:         $paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers
Used module:         \FPGA_FIFO
Used module:             \f512x8_512x8
Used module:         \usb2m4_serial
Used module:             $paramod\usb_fs_pe\NUM_OUT_EPS=5'00010\NUM_IN_EPS=5'00011
Used module:                 \usb_fs_tx
Used module:                     \strobe
Used module:                     \dflip
Used module:                     $paramod\strobe_out4\WIDTH=4
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                     $paramod\strobe\WIDTH=8
Used module:                     $paramod\strobe\WIDTH=26
Used module:                 $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010
Used module:                     \r512x8_512x8
Used module:                 $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011
Used module:                 $paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010
Used module:                 $paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011
Used module:             \usb_m4_bridge_ep
Used module:             \usb_serial_ctrl_ep
Used module:                 \rising_edge_detector
Used module:                 \falling_edge_detector
Used module:     \clk_switch

29.3.21. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Used module:     $paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP
Used module:         $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved
Used module:         $paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers
Used module:         \FPGA_FIFO
Used module:             \f512x8_512x8
Used module:         \usb2m4_serial
Used module:             $paramod\usb_fs_pe\NUM_OUT_EPS=5'00010\NUM_IN_EPS=5'00011
Used module:                 \usb_fs_tx
Used module:                     \strobe
Used module:                     \dflip
Used module:                     $paramod\strobe_out4\WIDTH=4
Used module:                 \usb_fs_tx_mux
Used module:                 \usb_fs_rx
Used module:                     $paramod\strobe\WIDTH=8
Used module:                     $paramod\strobe\WIDTH=26
Used module:                 $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010
Used module:                     \r512x8_512x8
Used module:                 $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011
Used module:                 $paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010
Used module:                 $paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011
Used module:             \usb_m4_bridge_ep
Used module:             \usb_serial_ctrl_ep
Used module:                 \rising_edge_detector
Used module:                 \falling_edge_detector
Used module:     \clk_switch
Removing unused module `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00001'.
Removing unused module `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00001'.
Removing unused module `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00001'.
Removing unused module `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00001'.
Removing unused module `$paramod$973bcf0fcbf91c46414d940fc3b7244bd98db237\AL4S3B_FPGA_QL_Reserved'.
Removing unused module `\usb_spi_bridge_ep'.
Removing unused module `\usb_reset_det'.
Removing unused module `\usb_fs_pe'.
Removing unused module `\usb_fs_out_pe'.
Removing unused module `\usb_fs_out_arb'.
Removing unused module `\usb_fs_in_pe'.
Removing unused module `\usb_fs_in_arb'.
Removing unused module `\tinyfpga_bootloader'.
Removing unused module `\strobe_out4'.
Removing unused module `\width_adapter'.
Removing unused module `\AL4S3B_FPGA_Registers'.
Removing unused module `\AL4S3B_FPGA_QL_Reserved'.
Removing unused module `\AL4S3B_FPGA_IP'.
Removed 18 unused modules.
Mapping positional arguments of cell usb_fs_tx.tx_data_avail_buffer (dflip).
Mapping positional arguments of cell usb_fs_tx.pkt_start_strobe ($paramod\strobe_out4\WIDTH=4).
Mapping positional arguments of cell usb_fs_rx.rx_data_strobe ($paramod\strobe\WIDTH=8).
Mapping positional arguments of cell usb_fs_rx.pkt_end_strobe ($paramod\strobe\WIDTH=26).
Mapping positional arguments of cell usb_fs_rx.valid_buffer (dflip).

29.4. Executing PROC pass (convert processes to netlists).

29.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1445'.
Cleaned up 0 empty switches.

29.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$1538 in module MULT.
Marked 2 switch rules as full_case in process $proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$1520 in module Q_FRAG.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:360$1329 in module usb_serial_ctrl_ep.
Marked 4 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314 in module usb_serial_ctrl_ep.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222$1313 in module usb_serial_ctrl_ep.
Marked 10 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311 in module usb_serial_ctrl_ep.
Marked 9 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147 in module usb_m4_bridge_ep.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145 in module usb_m4_bridge_ep.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143 in module usb_m4_bridge_ep.
Marked 12 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139 in module usb_m4_bridge_ep.
Marked 10 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128 in module usb_m4_bridge_ep.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095 in module usb_fs_tx.
Marked 6 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074 in module usb_fs_tx.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343$1028 in module usb_fs_rx.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336$1024 in module usb_fs_rx.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325$1021 in module usb_fs_rx.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318$1017 in module usb_fs_rx.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286$1012 in module usb_fs_rx.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268$1011 in module usb_fs_rx.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:244$1010 in module usb_fs_rx.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007 in module usb_fs_rx.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:172$1003 in module usb_fs_rx.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135$990 in module usb_fs_rx.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86$985 in module usb_fs_rx.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214$3520 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Marked 4 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142$3512 in module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505 in module $paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:13$3497 in module $paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3473 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3468 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 2 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 5 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 2 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 5 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 2 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 5 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3403 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3395 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3384 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3379 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 8 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 10 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303 in module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:258$165 in module usb2m4_serial.
Marked 3 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:63$156 in module usb2m4_serial.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:54$154 in module usb2m4_serial.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:44$151 in module usb2m4_serial.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:242$2430 in module $paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:257$2419 in module $paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.
Marked 2 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403 in module $paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75 in module AL4S3B_FPGA_top.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3212 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3212 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3209 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3209 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3206 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3206 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3189 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed 2 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 9 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3144 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed 2 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 9 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 1 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed 1 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 8 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed 3 dead cases from process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 9 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Marked 5 switch rules as full_case in process $proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984 in module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.
Removed a total of 24 dead cases.

29.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 54 redundant assignments.
Promoted 285 assignments to connections.

29.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$1521'.
  Set init value: \QZ = 1'0
Found init rule in `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:0$2909'.
  Set init value: \flag = 1'0
  Set init value: \prev_strobe = 1'0
  Set init value: \sync = 3'000
  Set init value: \data = 4'0000
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127$1444'.
  Set init value: \new_dev_addr = 7'0000000
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:126$1443'.
  Set init value: \save_dev_addr = 1'0
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124$1442'.
  Set init value: \rom_addr = 7'0000000
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101$1441'.
  Set init value: \rom_length = 7'0000000
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100$1440'.
  Set init value: \bytes_sent = 8'00000000
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:59$1439'.
  Set init value: \out_ep_data_valid = 1'0
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54$1438'.
  Set init value: \dev_addr_i = 7'0000000
Found init rule in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:41$1437'.
  Set init value: \ctrl_xfr_state = 6'000000
Found init rule in `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$2900'.
  Set init value: \flag = 1'0
  Set init value: \prev_strobe = 1'0
  Set init value: \sync = 3'000
  Set init value: \data = 26'00000000000000000000000000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:388$1184'.
  Set init value: \spi_get_bit_q = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:385$1183'.
  Set init value: \get_spi_out_data_q = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:142$1182'.
  Set init value: \spi_dir_transition = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:139$1181'.
  Set init value: \out_data_valid = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:134$1180'.
  Set init value: \in_ep_data_done_q = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:133$1179'.
  Set init value: \in_ep_data_done_i = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:123$1178'.
  Set init value: \in_ep_req_i = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:115$1177'.
  Set init value: \spi_put_last_in_byte = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:113$1176'.
  Set init value: \spi_bit_counter = 4'0000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:111$1175'.
  Set init value: \update_spi_byte_counters = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:109$1174'.
  Set init value: \put_spi_in_data = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:108$1173'.
  Set init value: \get_spi_out_data = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:98$1172'.
  Set init value: \spi_state_next = 3'000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:97$1171'.
  Set init value: \spi_state = 3'000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:91$1170'.
  Set init value: \spi_start_new_xfr = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:89$1169'.
  Set init value: \spi_has_more_in_bytes = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:88$1168'.
  Set init value: \get_cmd_out_data_q = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:87$1167'.
  Set init value: \get_cmd_out_data = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:73$1166'.
  Set init value: \cmd_state_next = 4'0000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:72$1165'.
  Set init value: \cmd_state = 4'0000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:65$1164'.
  Set init value: \spi_out_data = 9'000000000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:63$1163'.
  Set init value: \data_in_length = 16'0000000000000000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:62$1162'.
  Set init value: \data_out_length = 16'0000000000000000
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1161'.
  Set init value: \in_ep_data_done = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1160'.
  Set init value: \in_ep_data_put = 1'0
Found init rule in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1159'.
  Set init value: \in_ep_req = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:252$1116'.
  Set init value: \dp_eop = 3'000
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117$1115'.
  Set init value: \crc16 = 16'0000000000000000
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109$1114'.
  Set init value: \pkt_state = 0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:107$1113'.
  Set init value: \data_payload = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:89$1112'.
  Set init value: \bitstuff_qqqq = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:88$1111'.
  Set init value: \bitstuff_qqq = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:87$1110'.
  Set init value: \bitstuff_qq = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:86$1109'.
  Set init value: \bitstuff_q = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83$1108'.
  Set init value: \bit_history_q = 5'00000
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:81$1107'.
  Set init value: \bit_count = 3'000
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:80$1106'.
  Set init value: \byte_strobe = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71$1105'.
  Set init value: \se0_shift_reg = 8'00000000
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70$1104'.
  Set init value: \oe_shift_reg = 8'00000000
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69$1103'.
  Set init value: \data_shift_reg = 8'00000000
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1102'.
  Set init value: \tx_data_get_48 = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1101'.
  Set init value: \dn = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1100'.
  Set init value: \dp = 1'0
Found init rule in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1099'.
  Set init value: \oe = 1'0
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492$1069'.
  Set init value: \rx_data_buffer = 9'000000000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445$1068'.
  Set init value: \token_payload = 12'000000000000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396$1067'.
  Set init value: \crc16 = 16'0000000000000000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375$1066'.
  Set init value: \crc5 = 5'00000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357$1065'.
  Set init value: \full_pid = 9'000000000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283$1064'.
  Set init value: \bitstuff_history = 6'000000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:167$1063'.
  Set init value: \packet_valid = 1'0
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:164$1062'.
  Set init value: \line_history = 6'000000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:125$1061'.
  Set init value: \bit_phase = 2'00
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:77$1060'.
  Set init value: \line_state = 3'000
Found init rule in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:57$1059'.
  Set init value: \dpair_q = 4'0000
Found init rule in `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$2894'.
  Set init value: \flag = 1'0
  Set init value: \prev_strobe = 1'0
  Set init value: \sync = 3'000
  Set init value: \data = 8'00000000
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:118$3494'.
  Set init value: \endp_free = 3'000
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3492'.
  Set init value: \ep_put_addr[0] = 6'000000
  Set init value: \ep_put_addr[1] = 6'000000
  Set init value: \ep_put_addr[2] = 6'000000
  Set init value: \ep_state[0] = 2'00
  Set init value: \ep_state[1] = 2'00
  Set init value: \ep_state[2] = 2'00
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:93$3490'.
  Set init value: \data_toggle = 3'000
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:89$3489'.
  Set init value: \in_xfr_end = 1'0
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:88$3488'.
  Set init value: \in_xfr_start = 1'0
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:84$3487'.
  Set init value: \in_xfr_state = 2'00
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:64$3486'.
  Set init value: \current_endp = 4'0000
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3485'.
  Set init value: \in_ep_acked = 3'000
Found init rule in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3484'.
  Set init value: \in_ep_data_free = 3'000
Found init rule in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:134$174'.
  Set init value: \host_presence_timeout = 1'0
Found init rule in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:133$173'.
  Set init value: \host_presence_timer = 0
Found init rule in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:62$172'.
  Set init value: \count_down = 1'0
Found init rule in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:52$171'.
  Set init value: \us_cnt = 10'0000000000
Found init rule in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:42$170'.
  Set init value: \ns_cnt = 6'000000
Found init rule in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:40$169'.
  Set init value: \pwm_cnt = 8'00000000
Found init rule in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:39$168'.
  Set init value: \led_pwm = 8'00000000
Found init rule in `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$114'.
  Set init value: \flag = 1'0
  Set init value: \prev_strobe = 1'0
  Set init value: \sync = 3'000
  Set init value: \data = 1'0
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3229'.
  Set init value: \ep_state[1] = 2'00
  Set init value: \ep_state_next[1] = 2'00
  Set init value: \ep_get_addr_next[1] = 6'000000
  Set init value: \ep_get_addr[1] = 6'000000
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3228'.
  Set init value: \ep_state[0] = 2'00
  Set init value: \ep_state_next[0] = 2'00
  Set init value: \ep_get_addr_next[0] = 6'000000
  Set init value: \ep_get_addr[0] = 6'000000
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:92$3227'.
  Set init value: \current_endp = 4'0000
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:89$3226'.
  Set init value: \data_toggle = 2'00
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:86$3225'.
  Set init value: \nak_out_transfer = 1'0
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:76$3222'.
  Set init value: \rollback_data = 1'0
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:75$3221'.
  Set init value: \new_pkt_end = 1'0
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:71$3220'.
  Set init value: \out_xfr_state = 2'00
Found init rule in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3219'.
  Set init value: \out_ep_acked = 2'00

29.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \QST in `\Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$1520'.
Found async reset \QRT in `\Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$1520'.
Found async reset \reset in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
Found async reset \reset in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222$1313'.
Found async reset \reset in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
Found async reset \reset in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
Found async reset \reset in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286$1012'.
Found async reset \reset in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
Found async reset \WBs_RST_i in `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142$3512'.
Found async reset \WBs_RST_i in `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.

29.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\MULT.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$1538'.
     1/2: $0\Cmult[63:0] [63:32]
     2/2: $0\Cmult[63:0] [31:0]
Creating decoders for process `\Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$1521'.
Creating decoders for process `\Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$1520'.
     1/1: $0\QZ[0:0]
Creating decoders for process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:0$2909'.
Creating decoders for process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63$2904'.
Creating decoders for process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:59$2903'.
Creating decoders for process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47$2901'.
     1/1: $0\data[3:0]
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127$1444'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:126$1443'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124$1442'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101$1441'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100$1440'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:59$1439'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54$1438'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:41$1437'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1343'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1341'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1339'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1337'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1335'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1333'.
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:360$1329'.
     1/1: $0\in_ep_data_tmp[7:0]
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
     1/20: $2$mem2reg_wr$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:242$1199_ADDR[2:0]$1320
     2/20: $2$mem2reg_wr$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:242$1199_DATA[9:0]$1321
     3/20: $1$mem2reg_wr$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:242$1199_DATA[9:0]$1318
     4/20: $1$mem2reg_wr$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:242$1199_ADDR[2:0]$1317
     5/20: $0\raw_setup_data[7][9:0]
     6/20: $0\raw_setup_data[6][9:0]
     7/20: $0\raw_setup_data[5][9:0]
     8/20: $0\raw_setup_data[4][9:0]
     9/20: $0\raw_setup_data[3][9:0]
    10/20: $0\raw_setup_data[2][9:0]
    11/20: $0\raw_setup_data[1][9:0]
    12/20: $0\raw_setup_data[0][9:0]
    13/20: $0\new_dev_addr[6:0]
    14/20: $0\save_dev_addr[0:0]
    15/20: $0\rom_addr[6:0]
    16/20: $0\rom_length[6:0]
    17/20: $0\bytes_sent[7:0]
    18/20: $0\setup_data_addr[3:0]
    19/20: $0\dev_addr_i[6:0]
    20/20: $0\in_ep_stall[0:0]
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222$1313'.
     1/1: $0\ctrl_xfr_state[5:0]
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
     1/5: $0\ctrl_xfr_state_next[5:0]
     2/5: $0\send_zero_length_data_pkt[0:0]
     3/5: $0\status_stage_end[0:0]
     4/5: $0\data_stage_end[0:0]
     5/5: $0\setup_stage_end[0:0]
Creating decoders for process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:60$1292'.
Creating decoders for process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$2900'.
Creating decoders for process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$2898'.
Creating decoders for process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$2897'.
Creating decoders for process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2895'.
     1/1: $0\data[25:0]
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:388$1184'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:385$1183'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:142$1182'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:139$1181'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:134$1180'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:133$1179'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:123$1178'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:115$1177'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:113$1176'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:111$1175'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:109$1174'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:108$1173'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:98$1172'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:97$1171'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:91$1170'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:89$1169'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:88$1168'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:87$1167'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:73$1166'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:72$1165'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:65$1164'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:63$1163'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:62$1162'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1161'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1160'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1159'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
     1/5: $0\in_ep_data_done[0:0]
     2/5: $0\in_ep_byte_cnt[2:0]
     3/5: $0\FIFO_m2u_pop_reg[0:0]
     4/5: $0\in_ep_data_put[0:0]
     5/5: $0\in_ep_req[0:0]
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
     1/4: $0\FIFO_out_we[0:0]
     2/4: $0\usb_out_data_reg[7:0]
     3/4: $0\out_ep_data_get_r1[0:0]
     4/4: $0\out_ep_data_avail_r1[0:0]
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143'.
     1/3: $0\spi_bit_counter[3:0]
     2/3: $0\spi_in_data[8:0]
     3/3: $0\spi_out_data[8:0]
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:389$1142'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:386$1141'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
     1/9: $0\spi_state_next[2:0]
     2/9: $0\spi_sck[0:0]
     3/9: $0\spi_cs_b[0:0]
     4/9: $0\update_spi_byte_counters[0:0]
     5/9: $0\reset_spi_bit_counter[0:0]
     6/9: $0\put_spi_in_data[0:0]
     7/9: $0\get_spi_out_data[0:0]
     8/9: $0\spi_get_bit[0:0]
     9/9: $0\spi_send_bit[0:0]
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:255$1136'.
     1/4: $0\data_in_length[15:0] [15:8]
     2/4: $0\data_out_length[15:0] [15:8]
     3/4: $0\data_in_length[15:0] [7:0]
     4/4: $0\data_out_length[15:0] [7:0]
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
     1/8: $0\cmd_state_next[3:0]
     2/8: $0\spi_start_new_xfr[0:0]
     3/8: $0\in_ep_data_done_i[0:0]
     4/8: $0\spi_has_more_out_bytes[0:0]
     5/8: $0\spi_dir_transition[0:0]
     6/8: $0\spi_has_more_in_bytes[0:0]
     7/8: $0\spi_put_last_in_byte[0:0]
     8/8: $0\get_cmd_out_data[0:0]
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:140$1127'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:135$1125'.
Creating decoders for process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:124$1121'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:252$1116'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117$1115'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109$1114'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:107$1113'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:89$1112'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:88$1111'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:87$1110'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:86$1109'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83$1108'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:81$1107'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:80$1106'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71$1105'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70$1104'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69$1103'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1102'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1101'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1100'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1099'.
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095'.
     1/4: $0\dp_eop[2:0]
     2/4: $0\oe[0:0]
     3/4: $0\dn[0:0]
     4/4: $0\dp[0:0]
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225$1087'.
     1/16: $0\crc16[15:0] [1]
     2/16: $0\crc16[15:0] [0]
     3/16: $0\crc16[15:0] [2]
     4/16: $0\crc16[15:0] [3]
     5/16: $0\crc16[15:0] [4]
     6/16: $0\crc16[15:0] [5]
     7/16: $0\crc16[15:0] [6]
     8/16: $0\crc16[15:0] [7]
     9/16: $0\crc16[15:0] [8]
    10/16: $0\crc16[15:0] [9]
    11/16: $0\crc16[15:0] [10]
    12/16: $0\crc16[15:0] [11]
    13/16: $0\crc16[15:0] [12]
    14/16: $0\crc16[15:0] [13]
    15/16: $0\crc16[15:0] [14]
    16/16: $0\crc16[15:0] [15]
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
     1/10: $0\data_shift_reg[7:0] [7:1]
     2/10: $0\data_shift_reg[7:0] [0]
     3/10: $0\pkt_state[31:0]
     4/10: $0\data_payload[0:0]
     5/10: $0\bit_history_q[4:0]
     6/10: $0\bit_count[2:0]
     7/10: $0\se0_shift_reg[7:0]
     8/10: $0\oe_shift_reg[7:0]
     9/10: $0\byte_strobe[0:0]
    10/10: $0\tx_data_get_48[0:0]
Creating decoders for process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92$1071'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492$1069'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445$1068'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396$1067'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375$1066'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357$1065'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283$1064'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:167$1063'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:164$1062'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:125$1061'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:77$1060'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:57$1059'.
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502$1057'.
     1/1: $0\rx_data_buffer[8:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:459$1055'.
     1/3: $0\frame_num_48[10:0]
     2/3: $0\endp_48[3:0]
     3/3: $0\addr_48[6:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448$1052'.
     1/1: $0\token_payload[11:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400$1041'.
     1/16: $0\crc16[15:0] [1]
     2/16: $0\crc16[15:0] [0]
     3/16: $0\crc16[15:0] [2]
     4/16: $0\crc16[15:0] [3]
     5/16: $0\crc16[15:0] [4]
     6/16: $0\crc16[15:0] [5]
     7/16: $0\crc16[15:0] [6]
     8/16: $0\crc16[15:0] [7]
     9/16: $0\crc16[15:0] [8]
    10/16: $0\crc16[15:0] [9]
    11/16: $0\crc16[15:0] [10]
    12/16: $0\crc16[15:0] [11]
    13/16: $0\crc16[15:0] [12]
    14/16: $0\crc16[15:0] [13]
    15/16: $0\crc16[15:0] [14]
    16/16: $0\crc16[15:0] [15]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378$1037'.
     1/5: $0\crc5[4:0] [1]
     2/5: $0\crc5[4:0] [0]
     3/5: $0\crc5[4:0] [2]
     4/5: $0\crc5[4:0] [3]
     5/5: $0\crc5[4:0] [4]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361$1034'.
     1/1: $0\full_pid[8:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343$1028'.
     1/1: $1\dvalid_data[0:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336$1024'.
     1/1: $1\dvalid_tkn[0:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325$1021'.
     1/2: $0\dvalid_crc_dup1[0:0]
     2/2: $0\dvalid_crc[0:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318$1017'.
     1/1: $0\dvalid_pid[0:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286$1012'.
     1/1: $0\bitstuff_history[5:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268$1011'.
     1/1: $0\dvalid_raw[0:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:244$1010'.
     1/1: $0\din[0:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
     1/4: $0\packet_valid[0:0]
     2/4: $0\line_history_h0[0:0]
     3/4: $0\line_history_h25[0:0]
     4/4: $0\line_history[5:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:172$1003'.
     1/1: $0\next_packet_valid[0:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135$990'.
     1/3: $0\bit_strobe[0:0]
     2/3: $0\line_state_valid[0:0]
     3/3: $0\bit_phase[1:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86$985'.
     1/1: $0\line_state[2:0]
Creating decoders for process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59$984'.
Creating decoders for process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$2894'.
Creating decoders for process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$2892'.
Creating decoders for process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$2891'.
Creating decoders for process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2889'.
     1/1: $0\data[7:0]
Creating decoders for process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214$3520'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514'.
     1/3: $0\Default_State_nxt[0:0]
     2/3: $0\WBs_ACK_Default_nxt[0:0]
     3/3: $0\Default_Cntr_nxt[2:0]
Creating decoders for process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142$3512'.
     1/3: $0\WBs_ACK_o[0:0]
     2/3: $0\Default_Cntr[2:0]
     3/3: $0\Default_State[0:0]
Creating decoders for process `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505'.
     1/7: $3\grant[0:0]
     2/7: $2\grant[0:0]
     3/7: $1\grant[0:0]
     4/7: $0\in_ep_grant[2:0] [2]
     5/7: $0\in_ep_grant[2:0] [1]
     6/7: $0\in_ep_grant[2:0] [0]
     7/7: $0\arb_in_ep_data[7:0]
Creating decoders for process `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:13$3497'.
     1/4: $2\grant[0:0]
     2/4: $1\grant[0:0]
     3/4: $0\out_ep_grant[1:0] [1]
     4/4: $0\out_ep_grant[1:0] [0]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:118$3494'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:115$3493'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3492'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:100$3491'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:93$3490'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:89$3489'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:88$3488'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:84$3487'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:64$3486'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3485'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3484'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3473'.
     1/1: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3264_DATA[1:0]$3475
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3468'.
     1/1: $1$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3271_DATA[5:0]$3472
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461'.
     1/5: $3$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3251[5:0]$3466
     2/5: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3251[5:0]$3465
     3/5: $0\ep_state[2][1:0]
     4/5: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3251[5:0]$3464
     5/5: $0\ep_put_addr[2][5:0]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
     1/4: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3249[5:0]$3452
     2/4: $0\ep_state_next[2][1:0]
     3/4: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3249[5:0]$3451
     4/4: $0\in_ep_acked[2:2]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441'.
     1/5: $3$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3247[5:0]$3446
     2/5: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3247[5:0]$3445
     3/5: $0\ep_state[1][1:0]
     4/5: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3247[5:0]$3444
     5/5: $0\ep_put_addr[1][5:0]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
     1/4: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3245[5:0]$3432
     2/4: $0\ep_state_next[1][1:0]
     3/4: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3245[5:0]$3431
     4/4: $0\in_ep_acked[1:1]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421'.
     1/5: $3$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3243[5:0]$3426
     2/5: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3243[5:0]$3425
     3/5: $0\ep_state[0][1:0]
     4/5: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3243[5:0]$3424
     5/5: $0\ep_put_addr[0][5:0]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
     1/4: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3241[5:0]$3412
     2/4: $0\ep_state_next[0][1:0]
     3/4: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3241[5:0]$3411
     4/4: $0\in_ep_acked[0:0]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3403'.
     1/1: $1$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:145$3270_DATA[5:0]$3407
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3400'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3395'.
     1/1: $1$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142$3269_DATA[5:0]$3399
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3392'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3389'.
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3384'.
     1/1: $1$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:111$3268_DATA[5:0]$3388
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3379'.
     1/1: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:66$3267_DATA[1:0]$3383
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
     1/34: $7$lookahead\data_toggle$3320[2:2]$3378
     2/34: $6$lookahead\data_toggle$3320[1:1]$3376
     3/34: $5$lookahead\data_toggle$3320[0:0]$3374
     4/34: $4$lookahead\data_toggle$3320[2:0]$3364
     5/34: $3$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3260[2:0]$3363
     6/34: $3$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3259[2:0]$3362
     7/34: $3$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3258[5:0]$3359
     8/34: $3$lookahead\data_toggle$3320[2:0]$3357
     9/34: $2$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3260[2:0]$3356
    10/34: $2$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3259[2:0]$3355
    11/34: $2$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3258[5:0]$3354
    12/34: $2$lookahead\data_toggle$3320[2:0]$3348
    13/34: $2$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:395$3257[2:0]$3347
    14/34: $2$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:395$3256[2:0]$3346
    15/34: $0\in_xfr_state[1:0]
    16/34: $1$lookahead\data_toggle$3320[2:0]$3345
    17/34: $1$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3260[2:0]$3344
    18/34: $1$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3259[2:0]$3343
    19/34: $1$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3258[5:0]$3342
    20/34: $1$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:395$3257[2:0]$3341
    21/34: $1$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:395$3256[2:0]$3340
    22/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329
    23/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_DATA[5:0]$3328
    24/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_ADDR[3:0]$3327
    25/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332
    26/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_DATA[5:0]$3331
    27/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_ADDR[3:0]$3330
    28/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334
    29/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_DATA[5:0]$3333
    30/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336
    31/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_DATA[5:0]$3335
    32/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338
    33/34: $0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_DATA[5:0]$3337
    34/34: $0\current_endp[3:0]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
     1/14: $3$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3266_DATA[1:0]$3316
     2/14: $2$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3266_DATA[1:0]$3315
     3/14: $2$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3266_ADDR[1:0]$3314
     4/14: $2$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:339$3265_DATA[1:0]$3312
     5/14: $0\in_xfr_state_next[1:0]
     6/14: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3266_DATA[1:0]$3311
     7/14: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3266_ADDR[1:0]$3310
     8/14: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:339$3265_DATA[1:0]$3309
     9/14: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:339$3265_ADDR[1:0]$3308
    10/14: $0\rollback_in_xfr[0:0]
    11/14: $0\tx_pid[3:0]
    12/14: $0\tx_pkt_start[0:0]
    13/14: $0\in_xfr_end[0:0]
    14/14: $0\in_xfr_start[0:0]
Creating decoders for process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:254$3297'.
     1/1: $0\in_ep_num[3:0]
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:134$174'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:133$173'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:62$172'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:52$171'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:42$170'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:40$169'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:39$168'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:258$165'.
     1/2: $0\host_presence_timer[31:0]
     2/2: $0\host_presence_timeout[0:0]
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:80$161'.
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:63$156'.
     1/2: $0\count_down[0:0]
     2/2: $0\led_pwm[7:0]
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:54$154'.
     1/1: $0\us_cnt[9:0]
Creating decoders for process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:44$151'.
     1/1: $0\ns_cnt[5:0]
Creating decoders for process `$paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:242$2430'.
     1/1: $0\WBs_RD_DAT[31:0]
Creating decoders for process `\dflip.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72$115'.
Creating decoders for process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$114'.
Creating decoders for process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$112'.
Creating decoders for process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$111'.
Creating decoders for process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$109'.
     1/1: $0\data[0:0]
Creating decoders for process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:257$2419'.
     1/1: $0\WBs_DAT_o[31:0]
Creating decoders for process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
     1/9: $0\M2U_FIFO_WDATA_valid[0:0]
     2/9: $0\M2U_FIFO_WDATA_reg[7:0]
     3/9: $0\usb_pid_reg[15:0] [15:8]
     4/9: $0\usb_pid_reg[15:0] [7:0]
     5/9: $0\Scratch_reg[15:0] [7:0]
     6/9: $0\Scratch_reg[15:0] [15:8]
     7/9: $0\clk_ctrl_reg[0:0]
     8/9: $0\Interrupt_en[0:0]
     9/9: $0\WBs_ACK_o[0:0]
Creating decoders for process `\falling_edge_detector.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:22$100'.
Creating decoders for process `\rising_edge_detector.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:8$97'.
Creating decoders for process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31$93'.
Creating decoders for process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:28$90'.
Creating decoders for process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25$89'.
Creating decoders for process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:22$85'.
Creating decoders for process `\AL4S3B_FPGA_top.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75'.
     1/2: $0\pq[2:0]
     2/2: $0\clkd6[0:0]
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3229'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3228'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:92$3227'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:89$3226'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:86$3225'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:83$3224'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:82$3223'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:76$3222'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:75$3221'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:71$3220'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3219'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3212'.
     1/1: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:356$2955_DATA[1:0]$3214
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3209'.
     1/1: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:355$2954_DATA[1:0]$3211
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3206'.
     1/1: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:93$2952_DATA[1:0]$3208
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3203'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3197'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3194'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3192'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3189'.
     1/1: $0\ep_state[1][1:0]
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
     1/18: $2\ep_get_addr_next[1][5:0]
     2/18: $2$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$2928[5:0]$3186
     3/18: $2$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:221$2929[5:0]$3187
     4/18: $1\ep_get_addr_next[1][5:0]
     5/18: $1$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:221$2929[5:0]$3183
     6/18: $1$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$2928[5:0]$3182
     7/18: $1$mem2bits$\ep_state_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$2927[1:0]$3181
     8/18: $7\ep_state_next[1][1:0]
     9/18: $6\ep_state_next[1][1:0]
    10/18: $5\ep_state_next[1][1:0]
    11/18: $4\ep_state_next[1][1:0]
    12/18: $3\ep_state_next[1][1:0]
    13/18: $2\ep_state_next[1][1:0]
    14/18: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2925[5:0]$3168
    15/18: $2$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2924[5:0]$3167
    16/18: $1\ep_state_next[1][1:0]
    17/18: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2925[5:0]$3166
    18/18: $1$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2924[5:0]$3165
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3152'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3149'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3147'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3144'.
     1/1: $0\ep_state[0][1:0]
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
     1/18: $2\ep_get_addr_next[0][5:0]
     2/18: $2$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$2917[5:0]$3141
     3/18: $2$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:221$2918[5:0]$3142
     4/18: $1\ep_get_addr_next[0][5:0]
     5/18: $1$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:221$2918[5:0]$3138
     6/18: $1$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$2917[5:0]$3137
     7/18: $1$mem2bits$\ep_state_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$2916[1:0]$3136
     8/18: $7\ep_state_next[0][1:0]
     9/18: $6\ep_state_next[0][1:0]
    10/18: $5\ep_state_next[0][1:0]
    11/18: $4\ep_state_next[0][1:0]
    12/18: $3\ep_state_next[0][1:0]
    13/18: $2\ep_state_next[0][1:0]
    14/18: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2914[5:0]$3123
    15/18: $2$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2913[5:0]$3122
    16/18: $1\ep_state_next[0][1:0]
    17/18: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2914[5:0]$3121
    18/18: $1$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2913[5:0]$3120
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108'.
     1/1: $1$mem2reg_rd$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:109$2956_DATA[5:0]$3112
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3105'.
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
     1/29: $5$lookahead\data_toggle$3046[1:1]$3098
     2/29: $4$lookahead\data_toggle$3046[0:0]$3096
     3/29: $3$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2948[5:0]$3092
     4/29: $2$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2948[5:0]$3089
     5/29: $3$lookahead\data_toggle$3046[1:0]$3083
     6/29: $2$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:375$2947[1:0]$3082
     7/29: $2$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:375$2946[1:0]$3081
     8/29: $2$lookahead\data_toggle$3046[1:0]$3072
     9/29: $2$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:371$2945[1:0]$3071
    10/29: $2$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:371$2944[1:0]$3070
    11/29: $0\out_xfr_state[1:0]
    12/29: $1$lookahead\data_toggle$3046[1:0]$3069
    13/29: $1$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2948[5:0]$3068
    14/29: $1$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:375$2947[1:0]$3067
    15/29: $1$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:375$2946[1:0]$3066
    16/29: $1$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:371$2945[1:0]$3065
    17/29: $1$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:371$2944[1:0]$3064
    18/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055
    19/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_DATA[5:0]$3054
    20/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_ADDR[3:0]$3053
    21/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058
    22/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_DATA[5:0]$3057
    23/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_ADDR[3:0]$3056
    24/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060
    25/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_DATA[5:0]$3059
    26/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062
    27/29: $0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_DATA[5:0]$3061
    28/29: $0\nak_out_transfer[0:0]
    29/29: $0\current_endp[3:0]
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
     1/18: $3$lookahead\out_ep_acked$3016[1:0]$3037
     2/18: $3$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2943[1:0]$3036
     3/18: $3$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2942[1:0]$3035
     4/18: $2$lookahead\out_ep_acked$3016[1:0]$3034
     5/18: $2$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2943[1:0]$3033
     6/18: $2$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2942[1:0]$3032
     7/18: $2$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:330$2953_DATA[1:0]$3030
     8/18: $0\out_xfr_state_next[1:0]
     9/18: $1$lookahead\out_ep_acked$3016[1:0]$3027
    10/18: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:330$2953_DATA[1:0]$3026
    11/18: $1$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:330$2953_ADDR[0:0]$3025
    12/18: $1$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2943[1:0]$3024
    13/18: $1$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2942[1:0]$3023
    14/18: $0\rollback_data[0:0]
    15/18: $0\new_pkt_end[0:0]
    16/18: $0\tx_pid[3:0]
    17/18: $0\tx_pkt_start[0:0]
    18/18: $0\out_xfr_start[0:0]
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:266$3015'.
     1/1: $0\out_ep_num[3:0]
Creating decoders for process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
     1/15: $5$lookahead\out_ep_setup$2983[1:1]$3014
     2/15: $4$lookahead\out_ep_setup$2983[0:0]$3013
     3/15: $3$lookahead\out_ep_setup$2983[1:0]$3007
     4/15: $3$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2937[1:0]$3006
     5/15: $3$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2936[1:0]$3005
     6/15: $2$lookahead\out_ep_setup$2983[1:0]$2999
     7/15: $2$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:252$2935[1:0]$2996
     8/15: $2$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:252$2934[1:0]$2995
     9/15: $2$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2937[1:0]$2998
    10/15: $2$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2936[1:0]$2997
    11/15: $1$lookahead\out_ep_setup$2983[1:0]$2994
    12/15: $1$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2937[1:0]$2993
    13/15: $1$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2936[1:0]$2992
    14/15: $1$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:252$2935[1:0]$2991
    15/15: $1$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:252$2934[1:0]$2990

29.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\usb_serial_ctrl_ep.$mem2bits$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:70$1198' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1343'.
No latch inferred for signal `\usb_serial_ctrl_ep.$mem2bits$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:70$1197' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1341'.
No latch inferred for signal `\usb_serial_ctrl_ep.$mem2bits$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:69$1196' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1339'.
No latch inferred for signal `\usb_serial_ctrl_ep.$mem2bits$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:69$1195' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1337'.
No latch inferred for signal `\usb_serial_ctrl_ep.$mem2bits$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:68$1194' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1335'.
No latch inferred for signal `\usb_serial_ctrl_ep.$mem2bits$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:68$1193' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1333'.
No latch inferred for signal `\usb_serial_ctrl_ep.\in_ep_data_tmp' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:360$1329'.
No latch inferred for signal `\usb_serial_ctrl_ep.\ctrl_xfr_state_next' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
No latch inferred for signal `\usb_serial_ctrl_ep.\setup_stage_end' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
No latch inferred for signal `\usb_serial_ctrl_ep.\data_stage_end' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
No latch inferred for signal `\usb_serial_ctrl_ep.\status_stage_end' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
No latch inferred for signal `\usb_serial_ctrl_ep.\send_zero_length_data_pkt' from process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_sck' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_cs_b' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_state_next' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_send_bit' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_get_bit' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\get_spi_out_data' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\put_spi_in_data' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\reset_spi_bit_counter' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\update_spi_byte_counters' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
No latch inferred for signal `\usb_m4_bridge_ep.\cmd_state_next' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_m4_bridge_ep.\get_cmd_out_data' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_has_more_in_bytes' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_has_more_out_bytes' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_start_new_xfr' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_put_last_in_byte' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_m4_bridge_ep.\in_ep_data_done_i' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_m4_bridge_ep.\spi_dir_transition' from process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
No latch inferred for signal `\usb_fs_rx.\next_packet_valid' from process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:172$1003'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\WBs_DAT_o' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214$3520'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_State_nxt' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_Cntr_nxt' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514'.
No latch inferred for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_Default_nxt' from process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514'.
No latch inferred for signal `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.\in_ep_grant' from process `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505'.
No latch inferred for signal `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.\arb_in_ep_data' from process `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505'.
No latch inferred for signal `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.\i' from process `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505'.
No latch inferred for signal `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.\grant' from process `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505'.
No latch inferred for signal `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.\out_ep_grant' from process `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:13$3497'.
No latch inferred for signal `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.\i' from process `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:13$3497'.
No latch inferred for signal `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.\grant' from process `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:13$3497'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\endp_ready_to_send' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:115$3493'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\i' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3492'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\i' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:100$3491'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3264_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3473'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3255' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3468'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3271_ADDR' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3468'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3271_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3468'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_ep_data_free [2]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_ep_acked [2]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\endp_free [2]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_state_next[2]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3249' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:220$3250' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_ep_data_free [1]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_ep_acked [1]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\endp_free [1]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_state_next[1]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3245' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:220$3246' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_ep_data_free [0]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_ep_acked [0]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\endp_free [0]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_state_next[0]' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:185$3241' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:220$3242' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:145$3239' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3403'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:145$3270_ADDR' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3403'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:145$3270_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3403'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:144$3238' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3400'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142$3237' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3395'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142$3269_ADDR' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3395'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142$3269_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3395'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142$3236' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3392'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:112$3235' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3389'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:111$3234' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3384'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:111$3268_ADDR' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3384'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:111$3268_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3384'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:66$3230' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3379'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:66$3267_ADDR' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3379'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:66$3267_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3379'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\tx_pkt_start' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\tx_pid' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_xfr_state_next' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_xfr_start' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_xfr_end' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\rollback_in_xfr' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:339$3265_ADDR' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:339$3265_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3266_ADDR' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3266_DATA' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_ep_num' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:254$3297'.
No latch inferred for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_num_decoder' from process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:254$3297'.
No latch inferred for signal `$paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP.\WBs_RD_DAT' from process `$paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:242$2430'.
No latch inferred for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\WBs_DAT_o' from process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:257$2419'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_ep_data_avail_j' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:83$3224'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_ep_data_avail_i' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:82$3223'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:356$2955_DATA' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3212'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:355$2954_DATA' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3209'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:93$2952_DATA' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3206'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:425$2951' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3203'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:238$2933' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3197'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$2932' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3194'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$2931' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3192'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_state_next[1]' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2924' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2925' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_state_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:216$2926' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_state_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$2927' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$2928' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:221$2929' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_get_addr_next[1]' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:238$2922' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3152'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$2921' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3149'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$2920' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3147'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_state_next[0]' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_get_addr_next[0]' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2913' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$2914' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_state_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:216$2915' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_state_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$2916' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$2917' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:221$2918' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:109$2911' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2reg_rd$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:109$2956_ADDR' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2reg_rd$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:109$2956_DATA' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:108$2910' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3105'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_ep_acked' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\tx_pkt_start' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\tx_pid' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_xfr_state_next' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_xfr_start' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\new_pkt_end' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\rollback_data' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2942' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:340$2943' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:330$2953_ADDR' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2reg_rd$\ep_state$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:330$2953_DATA' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$lookahead\out_ep_acked$3016' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_num_decoder' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:266$3015'.
No latch inferred for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_ep_num' from process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:266$3015'.

29.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\MULT.\Cmult' using process `\MULT.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$1538'.
  created direct connection (no actual register cell created).
Creating register for signal `\Q_FRAG.\QZ' using process `\Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$1520'.
Warning: Complex async reset for dff `\QZ'.
  created $dffsr cell `$procdff$5866' with positive edge clock and multiple level-sensitive resets.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\strobe_out' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63$2904'.
  created $dff cell `$procdff$5867' with positive edge clock.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\strobe_out_dup1' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63$2904'.
  created $dff cell `$procdff$5868' with positive edge clock.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\strobe_out_dup2' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63$2904'.
  created $dff cell `$procdff$5869' with positive edge clock.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\strobe_out_dup3' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63$2904'.
  created $dff cell `$procdff$5870' with positive edge clock.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\sync' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:59$2903'.
  created $dff cell `$procdff$5871' with positive edge clock.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\flag' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47$2901'.
  created $dff cell `$procdff$5872' with positive edge clock.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\prev_strobe' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47$2901'.
  created $dff cell `$procdff$5873' with positive edge clock.
Creating register for signal `$paramod\strobe_out4\WIDTH=4.\data' using process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47$2901'.
  created $dff cell `$procdff$5874' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\in_ep_stall' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5875' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\dev_addr_i' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $adff cell `$procdff$5876' with positive edge clock and positive level reset.
Creating register for signal `\usb_serial_ctrl_ep.\setup_data_addr' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $adff cell `$procdff$5877' with positive edge clock and positive level reset.
Creating register for signal `\usb_serial_ctrl_ep.\bytes_sent' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5878' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\rom_length' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5879' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\rom_addr' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5880' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\save_dev_addr' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $adff cell `$procdff$5881' with positive edge clock and positive level reset.
Creating register for signal `\usb_serial_ctrl_ep.\new_dev_addr' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5882' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[0]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5883' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[1]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5884' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[2]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5885' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[3]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5886' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[4]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5887' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[5]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5888' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[6]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5889' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.\raw_setup_data[7]' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $dff cell `$procdff$5890' with positive edge clock.
Creating register for signal `\usb_serial_ctrl_ep.$mem2reg_wr$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:242$1199_ADDR' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $adff cell `$procdff$5891' with positive edge clock and positive level reset.
Creating register for signal `\usb_serial_ctrl_ep.$mem2reg_wr$\raw_setup_data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:242$1199_DATA' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
  created $adff cell `$procdff$5892' with positive edge clock and positive level reset.
Creating register for signal `\usb_serial_ctrl_ep.\ctrl_xfr_state' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222$1313'.
  created $adff cell `$procdff$5893' with positive edge clock and positive level reset.
Creating register for signal `\usb_serial_ctrl_ep.\out_ep_data_valid' using process `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:60$1292'.
  created $dff cell `$procdff$5894' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=26.\strobe_out' using process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$2898'.
  created $dff cell `$procdff$5895' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=26.\sync' using process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$2897'.
  created $dff cell `$procdff$5896' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=26.\flag' using process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2895'.
  created $dff cell `$procdff$5897' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=26.\prev_strobe' using process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2895'.
  created $dff cell `$procdff$5898' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=26.\data' using process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2895'.
  created $dff cell `$procdff$5899' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\in_ep_req' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
  created $adff cell `$procdff$5900' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\in_ep_data_put' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
  created $adff cell `$procdff$5901' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\in_ep_data_done' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
  created $adff cell `$procdff$5902' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\FIFO_m2u_pop_reg' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
  created $adff cell `$procdff$5903' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\in_ep_byte_cnt' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
  created $adff cell `$procdff$5904' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\out_ep_data_avail_r1' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
  created $adff cell `$procdff$5905' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\out_ep_data_get_r1' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
  created $adff cell `$procdff$5906' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\usb_out_data_reg' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
  created $adff cell `$procdff$5907' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\FIFO_out_we' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
  created $adff cell `$procdff$5908' with positive edge clock and positive level reset.
Creating register for signal `\usb_m4_bridge_ep.\spi_out_data' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143'.
  created $dff cell `$procdff$5909' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\spi_in_data' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143'.
  created $dff cell `$procdff$5910' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\spi_state' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143'.
  created $dff cell `$procdff$5911' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\spi_bit_counter' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143'.
  created $dff cell `$procdff$5912' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\spi_get_bit_q' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:389$1142'.
  created $dff cell `$procdff$5913' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\get_spi_out_data_q' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:386$1141'.
  created $dff cell `$procdff$5914' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\data_out_length' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:255$1136'.
  created $dff cell `$procdff$5915' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\data_in_length' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:255$1136'.
  created $dff cell `$procdff$5916' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\cmd_state' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:255$1136'.
  created $dff cell `$procdff$5917' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\get_cmd_out_data_q' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:255$1136'.
  created $dff cell `$procdff$5918' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\out_data_valid' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:140$1127'.
  created $dff cell `$procdff$5919' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\in_ep_data_done_q' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:135$1125'.
  created $dff cell `$procdff$5920' with positive edge clock.
Creating register for signal `\usb_m4_bridge_ep.\in_ep_req_i' using process `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:124$1121'.
  created $dff cell `$procdff$5921' with positive edge clock.
Creating register for signal `\usb_fs_tx.\dp' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095'.
  created $dff cell `$procdff$5922' with positive edge clock.
Creating register for signal `\usb_fs_tx.\dn' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095'.
  created $dff cell `$procdff$5923' with positive edge clock.
Creating register for signal `\usb_fs_tx.\oe' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095'.
  created $dff cell `$procdff$5924' with positive edge clock.
Creating register for signal `\usb_fs_tx.\dp_eop' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095'.
  created $dff cell `$procdff$5925' with positive edge clock.
Creating register for signal `\usb_fs_tx.\crc16' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225$1087'.
  created $dff cell `$procdff$5926' with positive edge clock.
Creating register for signal `\usb_fs_tx.\tx_data_get_48' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5927' with positive edge clock.
Creating register for signal `\usb_fs_tx.\data_shift_reg' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5928' with positive edge clock.
Creating register for signal `\usb_fs_tx.\oe_shift_reg' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5929' with positive edge clock.
Creating register for signal `\usb_fs_tx.\se0_shift_reg' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5930' with positive edge clock.
Creating register for signal `\usb_fs_tx.\byte_strobe' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5931' with positive edge clock.
Creating register for signal `\usb_fs_tx.\bit_count' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5932' with positive edge clock.
Creating register for signal `\usb_fs_tx.\bit_history_q' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5933' with positive edge clock.
Creating register for signal `\usb_fs_tx.\data_payload' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5934' with positive edge clock.
Creating register for signal `\usb_fs_tx.\pkt_state' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
  created $dff cell `$procdff$5935' with positive edge clock.
Creating register for signal `\usb_fs_tx.\bitstuff_q' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92$1071'.
  created $dff cell `$procdff$5936' with positive edge clock.
Creating register for signal `\usb_fs_tx.\bitstuff_qq' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92$1071'.
  created $dff cell `$procdff$5937' with positive edge clock.
Creating register for signal `\usb_fs_tx.\bitstuff_qqq' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92$1071'.
  created $dff cell `$procdff$5938' with positive edge clock.
Creating register for signal `\usb_fs_tx.\bitstuff_qqqq' using process `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92$1071'.
  created $dff cell `$procdff$5939' with positive edge clock.
Creating register for signal `\usb_fs_rx.\rx_data_buffer' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502$1057'.
  created $dff cell `$procdff$5940' with positive edge clock.
Creating register for signal `\usb_fs_rx.\addr_48' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:459$1055'.
  created $dff cell `$procdff$5941' with positive edge clock.
Creating register for signal `\usb_fs_rx.\endp_48' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:459$1055'.
  created $dff cell `$procdff$5942' with positive edge clock.
Creating register for signal `\usb_fs_rx.\frame_num_48' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:459$1055'.
  created $dff cell `$procdff$5943' with positive edge clock.
Creating register for signal `\usb_fs_rx.\token_payload' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448$1052'.
  created $dff cell `$procdff$5944' with positive edge clock.
Creating register for signal `\usb_fs_rx.\crc16' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400$1041'.
  created $dff cell `$procdff$5945' with positive edge clock.
Creating register for signal `\usb_fs_rx.\crc5' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378$1037'.
  created $dff cell `$procdff$5946' with positive edge clock.
Creating register for signal `\usb_fs_rx.\full_pid' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361$1034'.
  created $dff cell `$procdff$5947' with positive edge clock.
Creating register for signal `\usb_fs_rx.\dvalid_data' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343$1028'.
  created $dff cell `$procdff$5948' with positive edge clock.
Creating register for signal `\usb_fs_rx.\dvalid_tkn' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336$1024'.
  created $dff cell `$procdff$5949' with positive edge clock.
Creating register for signal `\usb_fs_rx.\dvalid_crc' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325$1021'.
  created $dff cell `$procdff$5950' with positive edge clock.
Creating register for signal `\usb_fs_rx.\dvalid_crc_dup1' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325$1021'.
  created $dff cell `$procdff$5951' with positive edge clock.
Creating register for signal `\usb_fs_rx.\dvalid_pid' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318$1017'.
  created $dff cell `$procdff$5952' with positive edge clock.
Creating register for signal `\usb_fs_rx.\bitstuff_history' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286$1012'.
  created $adff cell `$procdff$5953' with positive edge clock and positive level reset.
Creating register for signal `\usb_fs_rx.\dvalid_raw' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268$1011'.
  created $dff cell `$procdff$5954' with positive edge clock.
Creating register for signal `\usb_fs_rx.\din' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:244$1010'.
  created $dff cell `$procdff$5955' with positive edge clock.
Creating register for signal `\usb_fs_rx.\line_history' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
  created $adff cell `$procdff$5956' with positive edge clock and positive level reset.
Creating register for signal `\usb_fs_rx.\line_history_h25' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
  created $adff cell `$procdff$5957' with positive edge clock and positive level reset.
Creating register for signal `\usb_fs_rx.\line_history_h0' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
  created $adff cell `$procdff$5958' with positive edge clock and positive level reset.
Creating register for signal `\usb_fs_rx.\packet_valid' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
  created $adff cell `$procdff$5959' with positive edge clock and positive level reset.
Creating register for signal `\usb_fs_rx.\bit_strobe' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135$990'.
  created $dff cell `$procdff$5960' with positive edge clock.
Creating register for signal `\usb_fs_rx.\bit_phase' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135$990'.
  created $dff cell `$procdff$5961' with positive edge clock.
Creating register for signal `\usb_fs_rx.\line_state_valid' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135$990'.
  created $dff cell `$procdff$5962' with positive edge clock.
Creating register for signal `\usb_fs_rx.\line_state' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86$985'.
  created $dff cell `$procdff$5963' with positive edge clock.
Creating register for signal `\usb_fs_rx.\dpair_q' using process `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59$984'.
  created $dff cell `$procdff$5964' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=8.\strobe_out' using process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$2892'.
  created $dff cell `$procdff$5965' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=8.\sync' using process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$2891'.
  created $dff cell `$procdff$5966' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=8.\flag' using process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2889'.
  created $dff cell `$procdff$5967' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=8.\prev_strobe' using process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2889'.
  created $dff cell `$procdff$5968' with positive edge clock.
Creating register for signal `$paramod\strobe\WIDTH=8.\data' using process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2889'.
  created $dff cell `$procdff$5969' with positive edge clock.
Creating register for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\WBs_ACK_o' using process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142$3512'.
  created $adff cell `$procdff$5970' with positive edge clock and positive level reset.
Creating register for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_State' using process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142$3512'.
  created $adff cell `$procdff$5971' with positive edge clock and positive level reset.
Creating register for signal `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.\Default_Cntr' using process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142$3512'.
  created $adff cell `$procdff$5972' with positive edge clock and positive level reset.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_put_addr[2]' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461'.
  created $dff cell `$procdff$5973' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_state[2]' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461'.
  created $dff cell `$procdff$5974' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3251' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461'.
  created $dff cell `$procdff$5975' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_put_addr[1]' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441'.
  created $dff cell `$procdff$5976' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_state[1]' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441'.
  created $dff cell `$procdff$5977' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3247' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441'.
  created $dff cell `$procdff$5978' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_put_addr[0]' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421'.
  created $dff cell `$procdff$5979' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\ep_state[0]' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421'.
  created $dff cell `$procdff$5980' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3243' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421'.
  created $dff cell `$procdff$5981' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\current_endp' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5982' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\in_xfr_state' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5983' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\data_toggle' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5984' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.\j' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5985' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:395$3256' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5986' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:395$3257' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5987' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$mem2bits$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3258' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5988' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3259' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5989' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3260' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5990' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_ADDR' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5991' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_DATA' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5992' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5993' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_ADDR' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5994' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_DATA' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5995' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5996' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_DATA' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5997' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5998' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_DATA' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$5999' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$6000' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_DATA' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$6001' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$6002' with positive edge clock.
Creating register for signal `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$lookahead\data_toggle$3320' using process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
  created $dff cell `$procdff$6003' with positive edge clock.
Creating register for signal `\usb2m4_serial.\host_presence_timer' using process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:258$165'.
  created $dff cell `$procdff$6004' with positive edge clock.
Creating register for signal `\usb2m4_serial.\host_presence_timeout' using process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:258$165'.
  created $dff cell `$procdff$6005' with positive edge clock.
Creating register for signal `\usb2m4_serial.\pwm_cnt' using process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:80$161'.
  created $dff cell `$procdff$6006' with positive edge clock.
Creating register for signal `\usb2m4_serial.\led_pwm' using process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:63$156'.
  created $dff cell `$procdff$6007' with positive edge clock.
Creating register for signal `\usb2m4_serial.\count_down' using process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:63$156'.
  created $dff cell `$procdff$6008' with positive edge clock.
Creating register for signal `\usb2m4_serial.\us_cnt' using process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:54$154'.
  created $dff cell `$procdff$6009' with positive edge clock.
Creating register for signal `\usb2m4_serial.\ns_cnt' using process `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:44$151'.
  created $dff cell `$procdff$6010' with positive edge clock.
Creating register for signal `\dflip.\d' using process `\dflip.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72$115'.
  created $dff cell `$procdff$6011' with positive edge clock.
Creating register for signal `\strobe.\strobe_out' using process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$112'.
  created $dff cell `$procdff$6012' with positive edge clock.
Creating register for signal `\strobe.\sync' using process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$111'.
  created $dff cell `$procdff$6013' with positive edge clock.
Creating register for signal `\strobe.\flag' using process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$109'.
  created $dff cell `$procdff$6014' with positive edge clock.
Creating register for signal `\strobe.\prev_strobe' using process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$109'.
  created $dff cell `$procdff$6015' with positive edge clock.
Creating register for signal `\strobe.\data' using process `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$109'.
  created $dff cell `$procdff$6016' with positive edge clock.
Creating register for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\WBs_ACK_o' using process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
  created $adff cell `$procdff$6017' with positive edge clock and positive level reset.
Creating register for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\Scratch_reg' using process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
  created $adff cell `$procdff$6018' with positive edge clock and positive level reset.
Creating register for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\M2U_FIFO_WDATA_reg' using process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
  created $adff cell `$procdff$6019' with positive edge clock and positive level reset.
Creating register for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\M2U_FIFO_WDATA_valid' using process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
  created $adff cell `$procdff$6020' with positive edge clock and positive level reset.
Creating register for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\Interrupt_en' using process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
  created $adff cell `$procdff$6021' with positive edge clock and positive level reset.
Creating register for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\clk_ctrl_reg' using process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
  created $adff cell `$procdff$6022' with positive edge clock and positive level reset.
Creating register for signal `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.\usb_pid_reg' using process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
  created $adff cell `$procdff$6023' with positive edge clock and positive level reset.
Creating register for signal `\falling_edge_detector.\in_q' using process `\falling_edge_detector.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:22$100'.
  created $dff cell `$procdff$6024' with positive edge clock.
Creating register for signal `\rising_edge_detector.\in_q' using process `\rising_edge_detector.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:8$97'.
  created $dff cell `$procdff$6025' with positive edge clock.
Creating register for signal `\clk_switch.\dff_clk1n' using process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31$93'.
  created $dff cell `$procdff$6026' with negative edge clock.
Creating register for signal `\clk_switch.\dff_clk1p' using process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:28$90'.
  created $dff cell `$procdff$6027' with positive edge clock.
Creating register for signal `\clk_switch.\dff_clk0n' using process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25$89'.
  created $dff cell `$procdff$6028' with negative edge clock.
Creating register for signal `\clk_switch.\dff_clk0p' using process `\clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:22$85'.
  created $dff cell `$procdff$6029' with positive edge clock.
Creating register for signal `\AL4S3B_FPGA_top.\Aff' using process `\AL4S3B_FPGA_top.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75'.
  created $dff cell `$procdff$6030' with positive edge clock.
Creating register for signal `\AL4S3B_FPGA_top.\Bff' using process `\AL4S3B_FPGA_top.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75'.
  created $dff cell `$procdff$6031' with positive edge clock.
Creating register for signal `\AL4S3B_FPGA_top.\pq' using process `\AL4S3B_FPGA_top.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75'.
  created $dff cell `$procdff$6032' with positive edge clock.
Creating register for signal `\AL4S3B_FPGA_top.\clkd6' using process `\AL4S3B_FPGA_top.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75'.
  created $dff cell `$procdff$6033' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_state[1]' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3189'.
  created $dff cell `$procdff$6034' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:232$2930' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3189'.
  created $dff cell `$procdff$6035' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_get_addr[1]' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3189'.
  created $dff cell `$procdff$6036' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_state[0]' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3144'.
  created $dff cell `$procdff$6037' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\ep_get_addr[0]' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3144'.
  created $dff cell `$procdff$6038' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_get_addr_next$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:232$2919' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3144'.
  created $dff cell `$procdff$6039' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\current_endp' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6040' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\data_toggle' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6041' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\j' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6042' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_xfr_state' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6043' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\nak_out_transfer' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6044' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:371$2944' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6045' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:371$2945' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6046' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:375$2946' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6047' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:375$2947' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6048' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$mem2bits$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2948' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6049' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_ADDR' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6050' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_DATA' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6051' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_ADDR' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_DATA' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_DATA' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_DATA' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$lookahead\data_toggle$3046' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\out_ep_setup' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.\i' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:252$2934' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:252$2935' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$mask$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2936' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$bitselwrite$data$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:254$2937' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$lookahead\out_ep_setup$2983' using process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
  created $dff cell `$procdff$6067' with positive edge clock.

29.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\MULT.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$1538'.
Removing empty process `MULT.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:4781$1538'.
Removing empty process `Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:0$1521'.
Found and cleaned up 1 empty switch in `\Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$1520'.
Removing empty process `Q_FRAG.$proc$/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_sim.v:242$1520'.
Removing empty process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:0$2909'.
Removing empty process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:63$2904'.
Removing empty process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:59$2903'.
Found and cleaned up 1 empty switch in `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47$2901'.
Removing empty process `$paramod\strobe_out4\WIDTH=4.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:47$2901'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:127$1444'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:126$1443'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:124$1442'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:101$1441'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:100$1440'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:59$1439'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:54$1438'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:41$1437'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1343'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1341'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1339'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1337'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1335'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1333'.
Found and cleaned up 2 empty switches in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:360$1329'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:360$1329'.
Found and cleaned up 8 empty switches in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:231$1314'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:222$1313'.
Found and cleaned up 10 empty switches in `\usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:134$1311'.
Removing empty process `usb_serial_ctrl_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:60$1292'.
Removing empty process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$2900'.
Removing empty process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$2898'.
Removing empty process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$2897'.
Found and cleaned up 1 empty switch in `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2895'.
Removing empty process `$paramod\strobe\WIDTH=26.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2895'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:388$1184'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:385$1183'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:142$1182'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:139$1181'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:134$1180'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:133$1179'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:123$1178'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:115$1177'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:113$1176'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:111$1175'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:109$1174'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:108$1173'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:98$1172'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:97$1171'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:91$1170'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:89$1169'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:88$1168'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:87$1167'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:73$1166'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:72$1165'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:65$1164'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:63$1163'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:62$1162'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1161'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1160'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:0$1159'.
Found and cleaned up 8 empty switches in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:443$1147'.
Found and cleaned up 1 empty switch in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:420$1145'.
Found and cleaned up 5 empty switches in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:390$1143'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:389$1142'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:386$1141'.
Found and cleaned up 12 empty switches in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:280$1139'.
Found and cleaned up 4 empty switches in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:255$1136'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:255$1136'.
Found and cleaned up 10 empty switches in `\usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:152$1128'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:140$1127'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:135$1125'.
Removing empty process `usb_m4_bridge_ep.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:124$1121'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:252$1116'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:117$1115'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:109$1114'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:107$1113'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:89$1112'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:88$1111'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:87$1110'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:86$1109'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:83$1108'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:81$1107'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:80$1106'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:71$1105'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:70$1104'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:69$1103'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1102'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1101'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1100'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:0$1099'.
Found and cleaned up 4 empty switches in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:256$1095'.
Found and cleaned up 2 empty switches in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225$1087'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:225$1087'.
Found and cleaned up 13 empty switches in `\usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:119$1074'.
Removing empty process `usb_fs_tx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:92$1071'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:492$1069'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:445$1068'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:396$1067'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:375$1066'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:357$1065'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:283$1064'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:167$1063'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:164$1062'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:125$1061'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:77$1060'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:57$1059'.
Found and cleaned up 2 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502$1057'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:502$1057'.
Found and cleaned up 1 empty switch in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:459$1055'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:459$1055'.
Found and cleaned up 2 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448$1052'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:448$1052'.
Found and cleaned up 2 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400$1041'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:400$1041'.
Found and cleaned up 2 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378$1037'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:378$1037'.
Found and cleaned up 2 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361$1034'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:361$1034'.
Found and cleaned up 1 empty switch in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343$1028'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:343$1028'.
Found and cleaned up 1 empty switch in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336$1024'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:336$1024'.
Found and cleaned up 1 empty switch in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325$1021'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:325$1021'.
Found and cleaned up 1 empty switch in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318$1017'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:318$1017'.
Found and cleaned up 2 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286$1012'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:286$1012'.
Found and cleaned up 2 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268$1011'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:268$1011'.
Found and cleaned up 1 empty switch in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:244$1010'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:244$1010'.
Found and cleaned up 3 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:193$1007'.
Found and cleaned up 3 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:172$1003'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:172$1003'.
Found and cleaned up 3 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135$990'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:135$990'.
Found and cleaned up 6 empty switches in `\usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86$985'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:86$985'.
Removing empty process `usb_fs_rx.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:59$984'.
Removing empty process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$2894'.
Removing empty process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$2892'.
Removing empty process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$2891'.
Found and cleaned up 1 empty switch in `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2889'.
Removing empty process `$paramod\strobe\WIDTH=8.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$2889'.
Found and cleaned up 1 empty switch in `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214$3520'.
Removing empty process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:214$3520'.
Found and cleaned up 4 empty switches in `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514'.
Removing empty process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:165$3514'.
Removing empty process `$paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:142$3512'.
Found and cleaned up 3 empty switches in `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505'.
Removing empty process `$paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:20$3505'.
Found and cleaned up 2 empty switches in `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:13$3497'.
Removing empty process `$paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:13$3497'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:118$3494'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:115$3493'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3492'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:100$3491'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:93$3490'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:89$3489'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:88$3488'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:84$3487'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:64$3486'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3485'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3484'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3473'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3473'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3468'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3468'.
Found and cleaned up 3 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3461'.
Found and cleaned up 5 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3448'.
Found and cleaned up 3 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3441'.
Found and cleaned up 5 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3428'.
Found and cleaned up 3 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:224$3421'.
Found and cleaned up 5 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:166$3408'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3403'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3403'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3400'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3395'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3395'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3392'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3389'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3384'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3384'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3379'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3379'.
Found and cleaned up 10 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:387$3321'.
Found and cleaned up 10 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:315$3303'.
Found and cleaned up 3 empty switches in `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:254$3297'.
Removing empty process `$paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:254$3297'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:134$174'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:133$173'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:62$172'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:52$171'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:42$170'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:40$169'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:39$168'.
Found and cleaned up 2 empty switches in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:258$165'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:258$165'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:80$161'.
Found and cleaned up 4 empty switches in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:63$156'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:63$156'.
Found and cleaned up 2 empty switches in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:54$154'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:54$154'.
Found and cleaned up 1 empty switch in `\usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:44$151'.
Removing empty process `usb2m4_serial.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb2m4_serial.v:44$151'.
Found and cleaned up 1 empty switch in `$paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:242$2430'.
Removing empty process `$paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:242$2430'.
Removing empty process `dflip.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:72$115'.
Removing empty process `strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:0$114'.
Removing empty process `strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:54$112'.
Removing empty process `strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:50$111'.
Found and cleaned up 1 empty switch in `\strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$109'.
Removing empty process `strobe.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:38$109'.
Found and cleaned up 1 empty switch in `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:257$2419'.
Removing empty process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:257$2419'.
Found and cleaned up 7 empty switches in `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
Removing empty process `$paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:203$2403'.
Removing empty process `falling_edge_detector.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:22$100'.
Removing empty process `rising_edge_detector.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:8$97'.
Removing empty process `clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:31$93'.
Removing empty process `clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:28$90'.
Removing empty process `clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:25$89'.
Removing empty process `clk_switch.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:22$85'.
Found and cleaned up 1 empty switch in `\AL4S3B_FPGA_top.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75'.
Removing empty process `AL4S3B_FPGA_top.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:176$75'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3229'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3228'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:92$3227'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:89$3226'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:86$3225'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:83$3224'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:82$3223'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:76$3222'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:75$3221'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:71$3220'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3219'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3212'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3212'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3209'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3209'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3206'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3206'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3203'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3197'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3194'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3192'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3189'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3189'.
Found and cleaned up 9 empty switches in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3158'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3152'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3149'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3147'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3144'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:225$3144'.
Found and cleaned up 9 empty switches in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:161$3113'.
Found and cleaned up 1 empty switch in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3108'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3105'.
Found and cleaned up 9 empty switches in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:359$3047'.
Found and cleaned up 9 empty switches in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:280$3017'.
Found and cleaned up 2 empty switches in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:266$3015'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:266$3015'.
Found and cleaned up 5 empty switches in `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
Removing empty process `$paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.$proc$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:246$2984'.
Cleaned up 254 empty switches.

29.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\strobe_out4\WIDTH=4.
Deleting now unused module usb_serial_ctrl_ep.
Deleting now unused module $paramod\strobe\WIDTH=26.
Deleting now unused module usb_m4_bridge_ep.
Deleting now unused module usb_fs_tx_mux.
Deleting now unused module usb_fs_tx.
Deleting now unused module usb_fs_rx.
Deleting now unused module $paramod\strobe\WIDTH=8.
Deleting now unused module $paramod$13dad1187e6a2bd5a259ebf05701b2c1128aa6fb\AL4S3B_FPGA_QL_Reserved.
Deleting now unused module $paramod\usb_fs_in_arb\NUM_IN_EPS=5'00011.
Deleting now unused module $paramod\usb_fs_out_arb\NUM_OUT_EPS=5'00010.
Deleting now unused module $paramod\usb_fs_in_pe\NUM_IN_EPS=5'00011.
Deleting now unused module usb2m4_serial.
Deleting now unused module $paramod$047b74358fa3ba7ee881f375483fadf54bd94e8a\AL4S3B_FPGA_IP.
Deleting now unused module $paramod\usb_fs_pe\NUM_OUT_EPS=5'00010\NUM_IN_EPS=5'00011.
Deleting now unused module dflip.
Deleting now unused module strobe.
Deleting now unused module $paramod$40cc9970d94124814236290e84b5dc2f466c6eff\AL4S3B_FPGA_Registers.
Deleting now unused module r512x8_512x8.
Deleting now unused module f512x8_512x8.
Deleting now unused module falling_edge_detector.
Deleting now unused module rising_edge_detector.
Deleting now unused module clk_switch.
Deleting now unused module FPGA_FIFO.
Deleting now unused module $paramod\usb_fs_out_pe\NUM_OUT_EPS=5'00010.

29.6. Executing TRIBUF pass.

29.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 513 unused cells and 2011 unused wires.

29.9. Executing DEMINOUT pass (demote inout ports to input or output).

29.10. Executing OPT pass (performing simple optimizations).

29.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 181 cells.

29.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4853.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4856.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4889.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4937.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5241.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5270.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5279.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5290.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5292.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5302.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5313.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5358.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5387.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5396.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5407.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5409.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5419.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5430.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5498.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5534.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5639.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5641.
    dead port 2/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5662.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5786.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5789.
    dead port 1/2 on $mux $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5813.
Removed 26 multiplexer ports.

29.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3648: { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3650_CMP $auto$opt_reduce.cc:134:opt_mux$6069 }
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4634: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4636_CMP
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4883: { $auto$opt_reduce.cc:134:opt_mux$6071 $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4854_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4997:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3277_EN[5:0]$3334 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5003:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3278_EN[5:0]$3336 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5009:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:430$3279_EN[5:0]$3338 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554:
      Old ports: A=6'111111, B=6'000000, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5609:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2959_EN[5:0]$3060 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5615:
      Old ports: A=6'000000, B=6'111111, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:410$2960_EN[5:0]$3062 [0] }
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5699: { $auto$opt_reduce.cc:134:opt_mux$6073 $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5642_CMP }
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4471: $auto$opt_reduce.cc:134:opt_mux$6075
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4479: $auto$opt_reduce.cc:134:opt_mux$6077
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4957:
      Old ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y, B=6'000000, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329
      New ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954_Y [0], B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_EN[5:0]$3329 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973:
      Old ports: A=6'000000, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y
      New ports: A=1'0, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971_Y [0], Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556:
      Old ports: A=6'000000, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y
      New ports: A=1'0, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554_Y [0], Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585:
      Old ports: A=6'000000, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y
      New ports: A=1'0, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583_Y [0], Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [0] }
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4976:
      Old ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y, B=6'000000, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332
      New ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973_Y [0], B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5559:
      Old ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y, B=6'000000, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055
      New ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556_Y [0], B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_EN[5:0]$3055 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5588:
      Old ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y, B=6'000000, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058
      New ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585_Y [0], B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [5:1] = { $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [0] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [0] }
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 22 changes.

29.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 32 cells.

29.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.led_pwm = 8'00000000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.pwm_cnt = 8'00000000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ns_cnt = 6'000000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.us_cnt = 10'0000000000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.count_down = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.host_presence_timer = 0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.host_presence_timeout = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_get_bit_q = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.get_spi_out_data_q = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_dir_transition = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.out_data_valid = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_q = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done_i = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req_i = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_put_last_in_byte = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_bit_counter = 4'0000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.update_spi_byte_counters = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.put_spi_in_data = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.get_spi_out_data = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_state_next = 3'000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_state = 3'000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_start_new_xfr = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_has_more_in_bytes = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.get_cmd_out_data_q = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.get_cmd_out_data = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.cmd_state_next = 4'0000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.cmd_state = 4'0000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.spi_out_data = 9'000000000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.data_in_length = 16'0000000000000000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.data_out_length = 16'0000000000000000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.prev_strobe = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.data = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.prev_strobe = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_end_strobe.data = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_end_strobe.sync = 3'000 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_end_strobe.prev_strobe = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_end_strobe.flag = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.data = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.prev_strobe = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.prev_strobe = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.prev_strobe = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free [2] = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_acked [2:1] = 2'00 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_start = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free [2] = 1'0 to constant driver in module AL4S3B_FPGA_top.
Promoted 45 init specs to constant drivers.

29.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 242 unused wires.

29.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.10.9. Rerunning OPT passes. (Maybe there is more to do..)

29.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4282: { $auto$opt_reduce.cc:134:opt_mux$6079 $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4232_CMP }
    New ctrl vector for $pmux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4309: { $auto$opt_reduce.cc:134:opt_mux$6081 $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4232_CMP }
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 2 changes.

29.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 1 cells.

29.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

29.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 1 unused wires.

29.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.10.16. Rerunning OPT passes. (Maybe there is more to do..)

29.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

29.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

29.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.10.23. Finished OPT passes. (There is nothing left to do.)

29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.13. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_top..
Warning: found logic loop in module AL4S3B_FPGA_top:
    cell $and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$72 ($and)
    cell $or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$73 ($or)
    wire $and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$72_Y
    wire \i1
found and reported 1 problems.

29.14. Executing OPT pass (performing simple optimizations).

29.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

29.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

29.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.14.9. Finished OPT passes. (There is nothing left to do.)

29.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1345 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1346 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1347 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1348 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1349 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1350 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1351 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1352 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1353 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1354 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1355 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1356 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1357 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1358 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1359 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1360 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1361 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1362 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1363 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1364 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1365 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1366 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1367 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1368 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1369 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1370 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1371 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1372 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1373 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1374 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1375 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1376 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1377 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1378 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1379 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1380 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1381 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1382 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1383 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1384 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1385 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1386 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1387 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1388 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1389 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1390 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1391 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1392 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1393 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1394 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1395 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1396 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1397 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1398 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1399 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1400 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1401 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1402 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1403 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1404 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1405 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1406 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1407 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1408 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1409 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1410 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1411 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1412 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1413 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1414 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1415 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1416 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1417 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1418 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1419 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1420 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1421 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1422 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1423 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1424 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1425 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1426 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1427 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1428 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1429 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1430 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1431 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1432 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1433 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1434 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1435 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 24 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1436 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom).
Removed top 30 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$meminit$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3476 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 30 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$meminit$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3477 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 30 address bits (of 32) from memory init port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$meminit$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3478 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 2 address bits (of 4) from memory read port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memrd$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:112$3391 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 2 address bits (of 4) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3479 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 2 address bits (of 4) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3480 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 30 address bits (of 32) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3481 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 30 address bits (of 32) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3482 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 30 address bits (of 32) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3483 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr).
Removed top 3 address bits (of 4) from memory read port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:108$3107 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr).
Removed top 31 address bits (of 32) from memory read port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3130 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr).
Removed top 31 address bits (of 32) from memory read port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3175 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr).
Removed top 3 address bits (of 4) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3215 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr).
Removed top 3 address bits (of 4) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3216 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr).
Removed top 31 address bits (of 32) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3217 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr).
Removed top 31 address bits (of 32) from memory write port AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3218 (u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr).
Removed top 2 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:192$3516 ($eq).
Removed top 1 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:191$2376 ($eq).
Removed top 1 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:192$2382 ($eq).
Removed top 5 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:193$2388 ($eq).
Removed top 4 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:194$2394 ($eq).
Removed top 2 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2412 ($eq).
Removed top 1 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5193_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5195_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5199_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3731 ($mux).
Removed top 5 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3729_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3722 ($mux).
Removed top 3 bits (of 6) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3714 ($mux).
Removed top 4 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3712_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3710 ($mux).
Removed top 3 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3708_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3706 ($mux).
Removed top 3 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3704_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3701 ($mux).
Removed top 5 bits (of 8) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3652_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3651_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3650_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3649_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3647_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3626_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3604_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3593_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3583_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:363$1331 ($eq).
Removed top 3 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:361$1330 ($eq).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:324$1328 ($add).
Removed top 24 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:324$1328 ($add).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:323$1327 ($add).
Removed top 25 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:323$1327 ($add).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:243$1322 ($add).
Removed top 28 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:243$1322 ($add).
Removed top 4 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:118$1303 ($eq).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:474$1155 ($add).
Removed top 29 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:474$1155 ($add).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:209$1082 ($add).
Removed top 29 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:209$1082 ($add).
Removed top 29 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4181_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4188_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4191_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4194_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4232_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238 ($mux).
Removed top 29 bits (of 32) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4244 ($mux).
Removed top 1 bits (of 3) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$procdff$5871 ($dff).
Removed top 1 bits (of 3) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\tx_data_get_strobe.$procdff$6013 ($dff).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:102$987 ($ne).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:141$992 ($add).
Removed top 30 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:141$992 ($add).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:150$996 ($eq).
Removed top 1 bits (of 5) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:376$1035 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:429$1044 ($eq).
Removed top 1 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4474_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4516_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4522_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4525_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4529_CMP0 ($eq).
Removed top 1 bits (of 3) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_start_strobe.$procdff$6013 ($dff).
Removed top 1 bits (of 3) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$procdff$5896 ($dff).
Removed top 1 bits (of 3) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$procdff$5966 ($dff).
Removed top 3 bits (of 5) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:116$2966 ($lt).
Removed top 1 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:133$2975 ($eq).
Removed top 1 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:138$2978 ($ne).
Removed top 31 bits (of 32) from port A of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3009 ($shl).
Removed top 30 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3009 ($shl).
Removed top 31 bits (of 32) from port A of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3039 ($shl).
Removed top 30 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3039 ($shl).
Removed top 1 bits (of 2) from port A of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3041 ($and).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3076 ($and).
Removed top 1 bits (of 2) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3076 ($and).
Removed top 1 bits (of 2) from port A of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077 ($shl).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$3094 ($add).
Removed top 26 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$3094 ($add).
Removed top 30 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3131 ($sub).
Removed top 25 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3131 ($sub).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3143 ($add).
Removed top 26 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3143 ($add).
Removed top 3 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:180$3171 ($eq).
Removed top 30 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3176 ($sub).
Removed top 25 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3176 ($sub).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3188 ($add).
Removed top 26 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3188 ($add).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5287 ($mux).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5293_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5311 ($mux).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5404 ($mux).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5410_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5428 ($mux).
Removed top 1 bits (of 6) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5468 ($pmux).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5557_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5682 ($mux).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5696 ($mux).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5699 ($pmux).
Removed top 2 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756 ($mux).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5774 ($mux).
Removed top 3 bits (of 4) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6050 ($dff).
Removed top 5 bits (of 6) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6052 ($dff).
Removed top 3 bits (of 4) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6053 ($dff).
Removed top 5 bits (of 6) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6055 ($dff).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:124$3281 ($eq).
Removed top 3 bits (of 5) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:126$3285 ($lt).
Removed top 2 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:139$3292 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3298 ($eq).
Removed top 31 bits (of 32) from port A of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3350 ($shl).
Removed top 29 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3350 ($shl).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3361 ($add).
Removed top 26 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3361 ($add).
Removed top 2 bits (of 3) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3368 ($and).
Removed top 2 bits (of 3) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3368 ($and).
Removed top 2 bits (of 3) from port A of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369 ($shl).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:221$3419 ($eq).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3427 ($add).
Removed top 26 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3427 ($add).
Removed top 3 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3434 ($eq).
Removed top 3 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3436 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:221$3439 ($eq).
Removed top 31 bits (of 32) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3447 ($add).
Removed top 26 bits (of 32) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3447 ($add).
Removed top 2 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3454 ($eq).
Removed top 2 bits (of 4) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3456 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4598_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4635_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4829_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4886_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5066 ($mux).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5077 ($mux).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5142 ($mux).
Removed top 2 bits (of 4) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5991 ($dff).
Removed top 5 bits (of 6) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5993 ($dff).
Removed top 2 bits (of 4) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5994 ($dff).
Removed top 5 bits (of 6) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5996 ($dff).
Removed top 5 bits (of 6) from FF cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5998 ($dff).
Removed top 5 bits (of 7) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:190$2370 ($eq).
Removed top 5 bits (of 6) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:230$2427 ($eq).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5579 ($mux).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5606 ($mux).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5660 ($mux).
Removed top 2 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4967 ($mux).
Removed top 2 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4994 ($mux).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5576 ($mux).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5603 ($mux).
Removed top 1 bits (of 2) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5636 ($mux).
Removed top 2 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4964 ($mux).
Removed top 2 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4991 ($mux).
Removed top 1 bits (of 2) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3042 ($or).
Removed top 1 bits (of 2) from port A of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3042 ($or).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3042 ($or).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5574 ($mux).
Removed top 3 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5601 ($mux).
Removed top 2 bits (of 4) from mux cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4989 ($mux).
Removed top 1 bits (of 2) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3039 ($shl).
Removed top 1 bits (of 2) from port Y of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3041 ($and).
Removed top 1 bits (of 2) from port B of cell AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3041 ($and).
Removed top 28 bits (of 32) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:243$1322_Y.
Removed top 25 bits (of 32) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:323$1327_Y.
Removed top 24 bits (of 32) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:324$1328_Y.
Removed top 3 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3701_Y.
Removed top 5 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3706_Y.
Removed top 3 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3710_Y.
Removed top 3 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3714_Y.
Removed top 1 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3717_Y.
Removed top 3 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3722_Y.
Removed top 1 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3725_Y.
Removed top 1 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3727_Y.
Removed top 5 bits (of 6) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3731_Y.
Removed top 2 bits (of 4) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_ADDR[3:0]$3327.
Removed top 2 bits (of 4) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_ADDR[3:0]$3330.
Removed top 26 bits (of 32) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3427_Y.
Removed top 26 bits (of 32) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3447_Y.
Removed top 2 bits (of 4) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4964_Y.
Removed top 2 bits (of 4) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4989_Y.
Removed top 2 bits (of 4) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4991_Y.
Removed top 1 bits (of 2) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5066_Y.
Removed top 1 bits (of 2) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5077_Y.
Removed top 3 bits (of 4) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_ADDR[3:0]$3053.
Removed top 3 bits (of 4) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_ADDR[3:0]$3056.
Removed top 1 bits (of 2) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$2$lookahead\out_ep_acked$3016[1:0]$3034.
Removed top 1 bits (of 2) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$3$lookahead\out_ep_acked$3016[1:0]$3037.
Removed top 1 bits (of 2) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$3\ep_state_next[0][1:0].
Removed top 1 bits (of 2) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$5\ep_state_next[0][1:0].
Removed top 26 bits (of 32) from wire AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3143_Y.

29.16. Executing PEEPOPT pass (run peephole optimizers).
dffcemux pattern in AL4S3B_FPGA_top: dff=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5997, cemux=n/a, rstmux=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5000; removed top 4 bits.

29.17. Executing PMUXTREE pass.

29.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 55 unused cells and 126 unused wires.

29.19. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module AL4S3B_FPGA_top:
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:185$3515 ($sub).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:243$1322 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:323$1327 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:324$1328 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3427 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3447 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3361 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3143 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3188 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$3094 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3131 ($sub).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3176 ($sub).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:141$992 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:209$1082 ($add).
  creating $macc model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:474$1155 ($add).
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:474$1155.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:209$1082.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:141$992.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3176.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3131.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$3094.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3188.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3143.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3361.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3447.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3427.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:324$1328.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:323$1327.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:243$1322.
  creating $alu model for $macc $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:185$3515.
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:104$1299 ($ge): new $alu
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:105$1300 ($ge): new $alu
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:126$3285 ($lt): new $alu
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142$3294 ($lt): new $alu
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3132 ($ge): new $alu
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3177 ($ge): new $alu
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:116$2966 ($lt): new $alu
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$3155 ($lt): merged with $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3132.
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$3200 ($lt): merged with $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3177.
  creating $alu model for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3456 ($eq): merged with $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:116$2966.
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:116$2966, $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3456: $auto$alumacc.cc:485:replace_alu$6461
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3177, $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$3200: $auto$alumacc.cc:485:replace_alu$6472
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3132, $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$3155: $auto$alumacc.cc:485:replace_alu$6485
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:142$3294: $auto$alumacc.cc:485:replace_alu$6498
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$lt$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:126$3285: $auto$alumacc.cc:485:replace_alu$6509
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:105$1300: $auto$alumacc.cc:485:replace_alu$6520
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$ge$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:104$1299: $auto$alumacc.cc:485:replace_alu$6533
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:185$3515: $auto$alumacc.cc:485:replace_alu$6542
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:243$1322: $auto$alumacc.cc:485:replace_alu$6545
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:323$1327: $auto$alumacc.cc:485:replace_alu$6548
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:324$1328: $auto$alumacc.cc:485:replace_alu$6551
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3427: $auto$alumacc.cc:485:replace_alu$6554
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:238$3447: $auto$alumacc.cc:485:replace_alu$6557
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3361: $auto$alumacc.cc:485:replace_alu$6560
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3143: $auto$alumacc.cc:485:replace_alu$6563
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:219$3188: $auto$alumacc.cc:485:replace_alu$6566
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$3094: $auto$alumacc.cc:485:replace_alu$6569
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3131: $auto$alumacc.cc:485:replace_alu$6572
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$sub$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3176: $auto$alumacc.cc:485:replace_alu$6575
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:141$992: $auto$alumacc.cc:485:replace_alu$6578
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:209$1082: $auto$alumacc.cc:485:replace_alu$6581
  creating $alu cell for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$add$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:474$1155: $auto$alumacc.cc:485:replace_alu$6584
  created 22 $alu and 0 $macc cells.

29.20. Executing OPT pass (performing simple optimizations).

29.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 2 cells.

29.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

29.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 1 cells.

29.20.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync [2] = 1'x to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync [2] = 1'x to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync [2] = 1'x to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync [2] = 1'x to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync [2] = 1'x to constant driver in module AL4S3B_FPGA_top.
Promoted 5 init specs to constant drivers.

29.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 21 unused wires.

29.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.20.9. Rerunning OPT passes. (Maybe there is more to do..)

29.20.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.20.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

29.20.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.20.13. Executing OPT_RMDFF pass (remove dff with constant values).

29.20.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.20.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.20.16. Finished OPT passes. (There is nothing left to do.)

29.21. Executing FSM pass (extract and optimize FSM).

29.21.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:403$3275_DATA as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking AL4S3B_FPGA_top.$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:387$2957_DATA as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1] as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2] as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state as FSM state register:
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0] as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1] as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state as FSM state register:
    Register has an initialization value.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state as FSM state register:
    Register has an initialization value.

29.21.2. Executing FSM_EXTRACT pass (extracting FSM from design).

29.21.3. Executing FSM_OPT pass (simple optimizations of FSMs).

29.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.21.5. Executing FSM_OPT pass (simple optimizations of FSMs).

29.21.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

29.21.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

29.21.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

29.22. Executing OPT pass (performing simple optimizations).

29.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

29.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.22.5. Finished fast OPT passes.

29.23. Executing MEMORY pass.

29.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

29.23.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3479' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3480' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3481' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3482' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3483' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3215' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3216' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3217' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3218' in module `\AL4S3B_FPGA_top': merged $dff to cell.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$memrd$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366$1332' in module `\AL4S3B_FPGA_top': no (compatible) $dff found.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memrd$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:112$3391' in module `\AL4S3B_FPGA_top': no (compatible) $dff found.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:108$3107' in module `\AL4S3B_FPGA_top': no (compatible) $dff found.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3130' in module `\AL4S3B_FPGA_top': no (compatible) $dff found.
Checking cell `$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3175' in module `\AL4S3B_FPGA_top': no (compatible) $dff found.

29.23.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 17 unused cells and 17 unused wires.

29.23.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr by address:
  New clock domain: posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk
    Port 0 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3479) has addr \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp [1:0].
      Active bits: 111111
    Port 1 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3480) has addr \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp [1:0].
      Active bits: 111111
      Merging port 0 into this one.
      Creating logic for merging DATA and EN ports.
      Active bits: 111111
    Port 2 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3481) has addr 2'00.
      Active bits: 111111
    Port 3 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3482) has addr 2'01.
      Active bits: 111111
    Port 4 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3483) has addr 2'10.
      Active bits: 111111
Consolidating write ports of memory AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr by address:
  New clock domain: posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk
    Port 0 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3215) has addr \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp [0].
      Active bits: 111111
    Port 1 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3216) has addr \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp [0].
      Active bits: 111111
      Merging port 0 into this one.
      Creating logic for merging DATA and EN ports.
      Active bits: 111111
    Port 2 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3217) has addr 1'0.
      Active bits: 111111
    Port 3 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3218) has addr 1'1.
      Active bits: 111111
Consolidating write ports of memory AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr using sat-based resource sharing:
  Port 0 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3480) on posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk: considered
  Port 1 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3481) on posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk: considered
  Port 2 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3482) on posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk: considered
  Port 3 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3483) on posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk: considered
  Common input cone for all EN signals: 41 cells.
  Size of unconstrained SAT problem: 580 variables, 1438 clauses
  Merging port 0 into port 1.
  According to SAT solver sharing of port 1 with port 2 is not possible.
  According to SAT solver sharing of port 2 with port 3 is not possible.
Consolidating write ports of memory AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr using sat-based resource sharing:
  Port 0 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3216) on posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk: considered
  Port 1 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3217) on posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk: considered
  Port 2 ($flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3218) on posedge \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk: considered
  Common input cone for all EN signals: 16 cells.
  Size of unconstrained SAT problem: 122 variables, 298 clauses
  Merging port 0 into port 1.
  According to SAT solver sharing of port 1 with port 2 is not possible.

29.23.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 11 unused cells and 11 unused wires.

29.23.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom' in module `\AL4S3B_FPGA_top':
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1345 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1346 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1347 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1348 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1349 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1350 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1351 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1352 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1353 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1354 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1355 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1356 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1357 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1358 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1359 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1360 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1361 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1362 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1363 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1364 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1365 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1366 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1367 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1368 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1369 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1370 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1371 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1372 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1373 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1374 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1375 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1376 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1377 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1378 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1379 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1380 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1381 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1382 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1383 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1384 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1385 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1386 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1387 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1388 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1389 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1390 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1391 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1392 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1393 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1394 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1395 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1396 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1397 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1398 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1399 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1400 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1401 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1402 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1403 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1404 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1405 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1406 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1407 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1408 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1409 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1410 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1411 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1412 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1413 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1414 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1415 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1416 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1417 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1418 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1419 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1420 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1421 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1422 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1423 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1424 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1425 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1426 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1427 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1428 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1429 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1430 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1431 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1432 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1433 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1434 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1435 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$meminit$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:0$1436 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$memrd$\ep_rom$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:366$1332 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr' in module `\AL4S3B_FPGA_top':
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$meminit$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3476 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$meminit$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3477 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$meminit$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3478 ($meminit)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3481 ($memwr)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3482 ($memwr)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3483 ($memwr)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$memrd$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:112$3391 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr' in module `\AL4S3B_FPGA_top':
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3217 ($memwr)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3218 ($memwr)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:108$3107 ($memrd)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3130 ($memrd)
  $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$memrd$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:193$3175 ($memrd)

29.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.25. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom:
  Properties: ports=1 bits=1024 rports=1 wports=0 dbits=8 abits=7 words=128
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 1):
    Bram geometry: abits=10 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=896 dwaste=8 bwaste=15360 waste=15360 efficiency=6
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 1) rejected: requirement 'min efficiency 50' not met.
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 2):
    Bram geometry: abits=11 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=1920 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 2) rejected: requirement 'min efficiency 50' not met.
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 3):
    Bram geometry: abits=9 dbits=32 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=384 dwaste=24 bwaste=15360 waste=15360 efficiency=6
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 3) rejected: requirement 'min efficiency 50' not met.
  Checking rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 1):
    Bram geometry: abits=10 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB8K: awaste=896 dwaste=0 bwaste=7168 waste=7168 efficiency=12
    Rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 1) rejected: requirement 'min efficiency 50' not met.
  Checking rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 2):
    Bram geometry: abits=9 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB8K: awaste=384 dwaste=8 bwaste=7168 waste=7168 efficiency=12
    Rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 2) rejected: requirement 'min efficiency 50' not met.
  No acceptable bram resources found.
Processing AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr:
  Properties: ports=4 bits=18 rports=1 wports=3 dbits=6 abits=2 words=3
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 1):
    Bram geometry: abits=10 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=1021 dwaste=10 bwaste=16366 waste=16366 efficiency=0
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 1) rejected: requirement 'min efficiency 50' not met.
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 2):
    Bram geometry: abits=11 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=2045 dwaste=2 bwaste=16366 waste=16366 efficiency=0
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 2) rejected: requirement 'min efficiency 50' not met.
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 3):
    Bram geometry: abits=9 dbits=32 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=509 dwaste=26 bwaste=16366 waste=16366 efficiency=0
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 3) rejected: requirement 'min efficiency 50' not met.
  Checking rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 1):
    Bram geometry: abits=10 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB8K: awaste=1021 dwaste=2 bwaste=8174 waste=8174 efficiency=0
    Rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 1) rejected: requirement 'min efficiency 50' not met.
  Checking rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 2):
    Bram geometry: abits=9 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB8K: awaste=509 dwaste=10 bwaste=8174 waste=8174 efficiency=0
    Rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 2) rejected: requirement 'min efficiency 50' not met.
  No acceptable bram resources found.
Processing AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr:
  Properties: ports=5 bits=12 rports=3 wports=2 dbits=6 abits=1 words=2
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 1):
    Bram geometry: abits=10 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=1022 dwaste=10 bwaste=16372 waste=16372 efficiency=0
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 1) rejected: requirement 'min efficiency 50' not met.
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 2):
    Bram geometry: abits=11 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=2046 dwaste=2 bwaste=16372 waste=16372 efficiency=0
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 2) rejected: requirement 'min efficiency 50' not met.
  Checking rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 3):
    Bram geometry: abits=9 dbits=32 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB16K: awaste=510 dwaste=26 bwaste=16372 waste=16372 efficiency=0
    Rule #1 for bram type $__QUICKLOGIC_RAMB16K (variant 3) rejected: requirement 'min efficiency 50' not met.
  Checking rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 1):
    Bram geometry: abits=10 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB8K: awaste=1022 dwaste=2 bwaste=8180 waste=8180 efficiency=0
    Rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 1) rejected: requirement 'min efficiency 50' not met.
  Checking rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 2):
    Bram geometry: abits=9 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__QUICKLOGIC_RAMB8K: awaste=510 dwaste=10 bwaste=8180 waste=8180 efficiency=0
    Rule #2 for bram type $__QUICKLOGIC_RAMB8K (variant 2) rejected: requirement 'min efficiency 50' not met.
  No acceptable bram resources found.

29.26. Executing PP3_BRAMINIT pass.
cell type $and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$71
cell type $and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$72
cell type $and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:177$78
cell type $auto$alumacc.cc:485:replace_alu$6461
cell type $auto$alumacc.cc:485:replace_alu$6472
cell type $auto$alumacc.cc:485:replace_alu$6485
cell type $auto$alumacc.cc:485:replace_alu$6498
cell type $auto$alumacc.cc:485:replace_alu$6509
cell type $auto$alumacc.cc:485:replace_alu$6520
cell type $auto$alumacc.cc:485:replace_alu$6533
cell type $auto$alumacc.cc:485:replace_alu$6542
cell type $auto$alumacc.cc:485:replace_alu$6545
cell type $auto$alumacc.cc:485:replace_alu$6548
cell type $auto$alumacc.cc:485:replace_alu$6551
cell type $auto$alumacc.cc:485:replace_alu$6554
cell type $auto$alumacc.cc:485:replace_alu$6557
cell type $auto$alumacc.cc:485:replace_alu$6560
cell type $auto$alumacc.cc:485:replace_alu$6563
cell type $auto$alumacc.cc:485:replace_alu$6566
cell type $auto$alumacc.cc:485:replace_alu$6569
cell type $auto$alumacc.cc:485:replace_alu$6572
cell type $auto$alumacc.cc:485:replace_alu$6575
cell type $auto$alumacc.cc:485:replace_alu$6578
cell type $auto$alumacc.cc:485:replace_alu$6581
cell type $auto$alumacc.cc:485:replace_alu$6584
cell type $auto$alumacc.cc:520:replace_alu$6483
cell type $auto$alumacc.cc:520:replace_alu$6496
cell type $auto$alumacc.cc:520:replace_alu$6531
cell type $auto$alumacc.cc:520:replace_alu$6540
cell type $auto$alumacc.cc:67:get_gt$6468
cell type $auto$alumacc.cc:67:get_gt$6479
cell type $auto$alumacc.cc:67:get_gt$6492
cell type $auto$alumacc.cc:67:get_gt$6505
cell type $auto$alumacc.cc:67:get_gt$6516
cell type $auto$alumacc.cc:67:get_gt$6527
cell type $auto$alumacc.cc:68:get_gt$6470
cell type $auto$alumacc.cc:68:get_gt$6481
cell type $auto$alumacc.cc:68:get_gt$6494
cell type $auto$alumacc.cc:68:get_gt$6507
cell type $auto$alumacc.cc:68:get_gt$6518
cell type $auto$alumacc.cc:68:get_gt$6529
cell type $auto$alumacc.cc:75:get_eq$6466
cell type $auto$alumacc.cc:75:get_eq$6477
cell type $auto$alumacc.cc:75:get_eq$6490
cell type $auto$alumacc.cc:75:get_eq$6503
cell type $auto$alumacc.cc:75:get_eq$6514
cell type $auto$alumacc.cc:75:get_eq$6525
cell type $auto$alumacc.cc:75:get_eq$6538
cell type $auto$alumacc.cc:89:get_cf$6464
cell type $auto$alumacc.cc:89:get_cf$6475
cell type $auto$alumacc.cc:89:get_cf$6488
cell type $auto$alumacc.cc:89:get_cf$6501
cell type $auto$alumacc.cc:89:get_cf$6512
cell type $auto$alumacc.cc:89:get_cf$6523
cell type $auto$alumacc.cc:89:get_cf$6536
cell type $auto$memory_share.cc:325:merge_en_data$6593
cell type $auto$memory_share.cc:325:merge_en_data$6619
cell type $auto$memory_share.cc:336:merge_en_data$6595
cell type $auto$memory_share.cc:336:merge_en_data$6621
cell type $auto$memory_share.cc:337:merge_en_data$6597
cell type $auto$memory_share.cc:337:merge_en_data$6599
cell type $auto$memory_share.cc:337:merge_en_data$6623
cell type $auto$memory_share.cc:337:merge_en_data$6625
cell type $auto$memory_share.cc:339:merge_en_data$6601
cell type $auto$memory_share.cc:339:merge_en_data$6627
cell type $auto$memory_share.cc:340:merge_en_data$6603
cell type $auto$memory_share.cc:340:merge_en_data$6605
cell type $auto$memory_share.cc:340:merge_en_data$6629
cell type $auto$memory_share.cc:340:merge_en_data$6631
cell type $auto$memory_share.cc:342:merge_en_data$6607
cell type $auto$memory_share.cc:342:merge_en_data$6633
cell type $auto$memory_share.cc:343:merge_en_data$6609
cell type $auto$memory_share.cc:343:merge_en_data$6611
cell type $auto$memory_share.cc:343:merge_en_data$6635
cell type $auto$memory_share.cc:343:merge_en_data$6637
cell type $auto$memory_share.cc:345:merge_en_data$6613
cell type $auto$memory_share.cc:345:merge_en_data$6639
cell type $auto$memory_share.cc:346:merge_en_data$6615
cell type $auto$memory_share.cc:346:merge_en_data$6617
cell type $auto$memory_share.cc:346:merge_en_data$6641
cell type $auto$memory_share.cc:346:merge_en_data$6643
cell type $auto$memory_share.cc:620:consolidate_wr_using_sat$6645
cell type $auto$memory_share.cc:620:consolidate_wr_using_sat$6653
cell type $auto$memory_share.cc:628:consolidate_wr_using_sat$6647
cell type $auto$memory_share.cc:628:consolidate_wr_using_sat$6655
cell type $auto$memory_share.cc:629:consolidate_wr_using_sat$6649
cell type $auto$memory_share.cc:629:consolidate_wr_using_sat$6657
cell type $auto$memory_share.cc:646:consolidate_wr_using_sat$6652
cell type $auto$memory_share.cc:646:consolidate_wr_using_sat$6660
cell type $auto$opt_reduce.cc:128:opt_mux$6068
cell type $auto$opt_reduce.cc:128:opt_mux$6074
cell type $auto$opt_reduce.cc:128:opt_mux$6076
cell type $auto$opt_reduce.cc:128:opt_mux$6080
cell type $auto$pmuxtree.cc:35:or_generator$6144
cell type $auto$pmuxtree.cc:35:or_generator$6154
cell type $auto$pmuxtree.cc:35:or_generator$6194
cell type $auto$pmuxtree.cc:35:or_generator$6210
cell type $auto$pmuxtree.cc:35:or_generator$6234
cell type $auto$pmuxtree.cc:35:or_generator$6250
cell type $auto$pmuxtree.cc:35:or_generator$6266
cell type $auto$pmuxtree.cc:35:or_generator$6282
cell type $auto$pmuxtree.cc:35:or_generator$6300
cell type $auto$pmuxtree.cc:35:or_generator$6318
cell type $auto$pmuxtree.cc:35:or_generator$6326
cell type $auto$pmuxtree.cc:35:or_generator$6336
cell type $auto$pmuxtree.cc:35:or_generator$6386
cell type $auto$pmuxtree.cc:35:or_generator$6400
cell type $auto$pmuxtree.cc:35:or_generator$6430
cell type $auto$pmuxtree.cc:37:or_generator$6158
cell type $auto$pmuxtree.cc:37:or_generator$6214
cell type $auto$pmuxtree.cc:37:or_generator$6378
cell type $auto$pmuxtree.cc:37:or_generator$6434
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6114
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6116
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6122
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6124
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6126
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6128
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6130
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6132
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6138
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6140
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6142
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6146
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6148
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6150
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6152
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6156
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6160
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6166
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6168
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6174
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6176
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6182
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6184
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6190
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6192
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6196
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6202
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6204
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6206
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6208
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6212
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6216
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6222
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6224
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6230
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6232
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6236
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6238
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6242
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6246
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6248
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6252
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6258
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6260
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6262
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6264
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6268
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6274
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6276
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6278
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6280
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6284
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6286
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6288
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6290
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6292
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6294
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6296
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6298
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6302
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6308
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6310
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6312
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6314
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6316
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6320
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6322
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6324
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6328
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6330
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6332
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6334
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6338
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6340
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6346
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6348
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6354
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6356
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6362
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6364
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6370
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6372
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6374
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6376
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6380
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6382
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6384
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6388
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6394
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6396
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6398
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6402
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6408
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6410
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6412
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6416
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6422
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6424
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6426
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6428
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6432
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6436
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6442
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6444
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6450
cell type $auto$pmuxtree.cc:65:recursive_mux_generator$6452
cell type $flatten\clk_switch_0.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:23$88
cell type $flatten\clk_switch_0.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:29$92
cell type $flatten\clk_switch_0.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:34$94
cell type $flatten\clk_switch_0.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:34$95
cell type $flatten\clk_switch_0.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:23$86
cell type $flatten\clk_switch_0.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:23$87
cell type $flatten\clk_switch_0.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:29$91
cell type $flatten\clk_switch_0.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/clk_mux.v:34$96
cell type $flatten\clk_switch_0.$procdff$6026
cell type $flatten\clk_switch_0.$procdff$6027
cell type $flatten\clk_switch_0.$procdff$6028
cell type $flatten\clk_switch_0.$procdff$6029
cell type $flatten\u_AL4S3B_FPGA_IP.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:227$2426
cell type $flatten\u_AL4S3B_FPGA_IP.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:230$2428
cell type $flatten\u_AL4S3B_FPGA_IP.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:227$2425
cell type $flatten\u_AL4S3B_FPGA_IP.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:230$2427
cell type $flatten\u_AL4S3B_FPGA_IP.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:236$2429
cell type $flatten\u_AL4S3B_FPGA_IP.$ternary$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:268$2431
cell type $flatten\u_AL4S3B_FPGA_IP.$ternary$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_IP.v:269$2432
cell type $flatten\u_AL4S3B_FPGA_IP.\FPGA_FIFO_m2u.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:103$84
cell type $flatten\u_AL4S3B_FPGA_IP.\FPGA_FIFO_u2m.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/FPGA_FIFO.v:103$84
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:209$3517
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:209$3519
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:192$3516
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:209$3518
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_QL_Reserved.v:154$3513
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$5970
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$5971
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procdff$5972
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$4536_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$4537_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$4544
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$4545_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_QL_Reserved.$procmux$4548
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:190$2371
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:190$2372
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:190$2373
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:190$2375
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:191$2377
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:191$2378
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:191$2379
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:191$2381
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:192$2383
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:192$2384
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:192$2385
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:192$2387
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:193$2389
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:193$2390
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:193$2391
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:193$2393
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:194$2395
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:194$2396
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:194$2397
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:194$2399
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:198$2400
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:198$2402
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:190$2370
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:191$2376
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:192$2382
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:193$2388
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:194$2394
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2412
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:218$2404
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:221$2405
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:224$2406
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:227$2407
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:230$2408
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:233$2409
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:241$2410
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2413
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2414
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2416
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2417
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2418
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:273$2421
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2411
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:250$2415
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Registers.v:190$2374
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$6017
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$6018
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$6019
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$6020
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$6021
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$6022
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procdff$6023
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5193_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5195_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5199_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5200_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5202
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5205
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5207
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5209
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5211
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5213
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5215
cell type $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$procmux$5217
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:118$1303
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:361$1330
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:363$1331
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:118$1304
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:120$1307
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:121$1310
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:175$1312
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:241$1319
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:322$1325
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:322$1326
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:60$1293
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:90$1294
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:95$1297
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:98$1298
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:108$1302
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:95$1296
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:104$1301
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:118$1305
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_serial_ctrl_ep.v:92$1295
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5875
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5876
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5877
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5878
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5879
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5880
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5881
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5882
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5883
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5884
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5885
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5886
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5889
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5890
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5893
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procdff$5894
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3540
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3543
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3552
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3553_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3554
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3558
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3559_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3560
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3582
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3583_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3584
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3592
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3593_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3594
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3603
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3604_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3605
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3615
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3616_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3617
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3625
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3626_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3627
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3635
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3637
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3639
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3641
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3647_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3649_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3650_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3651_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3652_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3653
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3655
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3657
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3669
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3671
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3673
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3675
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3678
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3680
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3682
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3684
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3693
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3695
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3697
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3701
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3704_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3706
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3708_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3710
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3712_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3714
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3717
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3722
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3725
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3727
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3729_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3731
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3733_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3738
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3744
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3747
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3749
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3759
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3763
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3787
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3789
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_in_data_transfer_done.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:12$99
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_in_data_transfer_done.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:12$98
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_in_data_transfer_done.$procdff$6025
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_pkt_end.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:26$102
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_pkt_end.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:26$101
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_pkt_end.$procdff$6024
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_pkt_start.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:12$99
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.\detect_pkt_start.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/edge_detect.v:12$98
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_arb_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:28$3509
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_arb_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_arb.v:28$3508
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_arb_inst.$procmux$4563
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_arb_inst.$procmux$4569
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_arb_inst.$procmux$4575
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_arb_inst.$procmux$4578
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3352
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3371
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:124$3281
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:125$3283
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:130$3287
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:134$3289
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:139$3292
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:151$3295
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3414
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3434
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3454
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3416
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3436
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:221$3419
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:221$3439
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3298
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:339$3313
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:343$3317
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:122$3280
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:122$3282
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:122$3284
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:122$3286
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:129$3288
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:133$3290
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:137$3293
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:151$3296
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3415
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3435
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:196$3455
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3417
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3437
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:206$3457
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:221$3420
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:221$3440
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3301
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3302
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:414$3358
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:220$3418
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:220$3438
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:285$3300
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:421$3367
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:182$3413
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:182$3433
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3351
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3370
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3353
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3372
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5973
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5974
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5976
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5977
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5979
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5980
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5982
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5983
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procdff$5984
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4624
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4634
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4635_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4636_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4638
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4649
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4652_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4654
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4656_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4658
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4696
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4704
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4708_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4710
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4721
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4724_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4726
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4728_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4730
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4768
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4776
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4780_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4782
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4793
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4796_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4798
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4800_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4802
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4807
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4814
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4816
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4819
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4828_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4829_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4842
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4845
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4848
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4851
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4854_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4886_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4887_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4916
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4919
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4934
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4954
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4957
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4959
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4962
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4971
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4973
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4976
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4980
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4982
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4985
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4997
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5000
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5014
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5017
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5027
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5029
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5052
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5055
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5058
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5061
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5066
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5070
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5073
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5077
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5101
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5104
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5107
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5118
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5120
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5124
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5127
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5129
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5142
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3299
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3318
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_arb_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:19$3501
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_arb_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_arb.v:19$3500
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_arb_inst.$procmux$4587
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_arb_inst.$procmux$4590
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3003
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3079
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3087
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:120$2968
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:133$2975
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:180$3126
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:180$3171
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:216$3135
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:216$3180
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$3139
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$3184
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:238$3156
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:238$3201
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:330$3031
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:355$3043
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:356$3044
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:425$3099
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:112$2967
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:119$2969
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:123$2971
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:127$2973
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:131$2976
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:136$2979
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:143$2982
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:171$3125
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:171$3170
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:180$3127
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:180$3172
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:183$3129
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:183$3174
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:202$3134
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:202$3179
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$3140
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:218$3185
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$3157
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:237$3202
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:396$3091
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:425$3103
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:425$3104
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:128$2972
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:371$3075
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:396$3090
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:425$3102
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:291$3028
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:314$3029
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:355$3045
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:138$2978
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:144$2981
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3002
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3040
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3004
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3012
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3080
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3088
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6034
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6036
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6037
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6038
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6040
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6041
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6043
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6044
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procdff$6061
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5235
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5238
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5256
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5268
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5271_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5277
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5287
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5293_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5300
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5311
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5352
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5355
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5373
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5385
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5388_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5394
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5404
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5410_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5417
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5428
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5472
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5475
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5495
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5513
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5516
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5531
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5554
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5556
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5557_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5559
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5564
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5566
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5569
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5583
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5585
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5588
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5592
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5594
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5597
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5623
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5625
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5628
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5630
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5633
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5636
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5642_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5660
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5677
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5682
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5685
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5688
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5692
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5696
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5698_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5725
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5728
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5733
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5736
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5740
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5743
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5745
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5748
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5751
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5762
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5771
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5774
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5783
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5810
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5840
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$2980
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3074
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3000
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3009
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3038
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3039
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:137$991
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:145$993
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:150$996
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:204$1008
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:208$1009
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:301$1014
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:358$1033
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:376$1035
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:397$1039
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:429$1044
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:430$1045
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:431$1046
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:145$995
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:150$998
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:169$1000
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:170$1002
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:176$1005
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:182$1006
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:295$1013
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:301$1016
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:319$1018
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:319$1020
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:326$1023
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:337$1027
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:344$1031
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:436$1051
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:438$1047
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:439$1049
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:454$1054
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:460$1056
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:169$999
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:170$1001
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:301$1015
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:319$1019
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:454$1053
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:437$1048
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:437$1050
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:503$1058
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:101$986
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:102$987
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:103$988
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:104$989
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$ne$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:145$994
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:358$1032
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5940
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5941
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5942
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5943
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5944
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5945
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5946
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5947
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5948
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5949
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5950
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5952
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5953
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5954
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5955
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5956
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5957
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5958
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5959
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5960
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5961
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5962
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5963
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procdff$5964
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4347
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4349
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4351
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4353
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4355
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4357
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4359
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4361
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4363
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4365
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4367
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4369
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4371
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4373
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4375
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4377
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4379
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4381
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4383
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4385
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4387
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4389
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4391
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4393
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4395
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4397
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4399
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4401
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4403
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4405
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4407
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4409
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4411
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4413
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4415
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4417
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4419
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4421
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4423
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4425
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4427
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4429
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4431
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4433
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4435
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4437
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4439
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4441
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4443
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4445
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4447
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4450
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4453
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4459
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4462
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4464
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4467
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4471
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4472_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4473_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4474_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4475_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4476
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4479
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4483
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4485
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4488
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4490
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4492
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4496
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4499
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4501
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4504
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4507
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4510
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4513
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4516_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4517
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4519_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4520
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4522_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4523
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4525_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4527_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4528_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$procmux$4529_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:377$1036
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:387$1038
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:398$1040
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:407$1042
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_rx.v:420$1043
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$procdff$5895
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$procdff$5896
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$procdff$5897
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$procdff$5899
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$procmux$3791
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:41$2896
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:55$2899
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_start_strobe.$procdff$6012
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_start_strobe.$procdff$6013
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_start_strobe.$procdff$6014
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_start_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:41$110
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_start_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:55$113
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$procdff$5965
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$procdff$5966
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$procdff$5967
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$procdff$5969
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$procmux$4532
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:41$2890
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:55$2893
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\valid_buffer.$procdff$6011
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:138$1075
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:191$1081
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:85$1070
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:190$1080
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:232$1088
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:232$1090
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:232$1092
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:190$1079
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:232$1089
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:232$1091
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:278$1097
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:279$1098
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:144$1076
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:163$1077
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:175$1078
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5922
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5923
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5924
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5925
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5926
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5927
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5928
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5929
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5930
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5931
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5932
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5933
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5934
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5935
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5936
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5937
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5938
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procdff$5939
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4079
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4081
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4084
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4086
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4089
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4092
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4095
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4097
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4100
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4103
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4106
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4108
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4111
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4113
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4115
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4117
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4119
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4121
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4123
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4125
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4127
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4129
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4131
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4133
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4135
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4137
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4139
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4141
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4143
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4145
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4147
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4149
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4151
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4153
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4155
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4157
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4159
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4161
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4163
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4165
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4167
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4169
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4171
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4173
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4175
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4178
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4181_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4184
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4186
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4188_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4189
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4191_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4192
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4194_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4196
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4198
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4201
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4204
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4210
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4212
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4215
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4218
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4222
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4224
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4227
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4229
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4232_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4233
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4240
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4244
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4246
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4249
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4252
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4254_CMP0
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4259
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4261
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4263
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4267
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4270
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4273
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4275
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4278
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4284
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4300
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4302
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4305
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4307
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4311
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4327
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4329
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4332
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4335
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4343
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4345
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:223$1086
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:233$1093
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx.v:246$1094
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$procdff$5867
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$procdff$5871
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$procdff$5872
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$procdff$5874
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$procmux$3537
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:50$2902
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe_out4.v:64$2905
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\tx_data_avail_buffer.$procdff$6011
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\tx_data_get_strobe.$procdff$6012
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\tx_data_get_strobe.$procdff$6013
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\tx_data_get_strobe.$procdff$6014
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\tx_data_get_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:41$110
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\tx_data_get_strobe.$xor$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/strobe.v:55$113
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_mux_inst.$or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx_mux.v:14$1117
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_mux_inst.$ternary$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_tx_mux.v:15$1118
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$eq$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:481$1156
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:429$1146
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:462$1149
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:462$1150
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:462$1152
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:462$1154
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:481$1157
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:462$1151
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:462$1153
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$logic_or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_m4_bridge_ep.v:481$1158
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5900
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5901
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5902
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5903
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5904
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5905
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5906
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5907
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procdff$5908
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3794
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3797
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3800
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3803
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3806
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3809
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3818
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3821
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3824
cell type $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$procmux$3827
cell type $not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$70
cell type $not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:177$76
cell type $not$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:177$77
cell type $or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$73
cell type $or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:174$74
cell type $or$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:188$82
cell type $procdff$6030
cell type $procdff$6031
cell type u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.FIFO_INST
cell type u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.FIFO_INST
cell type u_AL4S3B_FPGA_IP.u_bipad_I0
cell type u_AL4S3B_FPGA_IP.u_bipad_I1
cell type u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom
cell type u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr
cell type u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RAM_INST
found ram block
cell type u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RAM_INST
found ram block
cell type u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr
cell type u_gclkbuff_clk48
cell type u_gclkbuff_clock0
cell type u_gclkbuff_reset
cell type u_gclkbuff_reset0
cell type u_qlal4s3b_cell_macro

29.27. Executing TECHMAP pass (map to technology primitives).

29.27.1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB16K'.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:21: Warning: Identifier `\VCC' is implicitly declared.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:22: Warning: Identifier `\GND' is implicitly declared.
Generating RTLIL representation for module `\$__QUICKLOGIC_RAMB8K'.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:235: Warning: Identifier `\GND' is implicitly declared.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:236: Warning: Identifier `\VCC' is implicitly declared.
Generating RTLIL representation for module `\RAM_8K_BLK'.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:538: Warning: Range [17:0] select out of bounds on signal `\out_reg0': Setting 2 MSB bits to undef.
Generating RTLIL representation for module `\RAM_16K_BLK'.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:824: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_8K_BLK'.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:998: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 20 MSB bits to undef.
Generating RTLIL representation for module `\FIFO_16K_BLK'.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:1249: Warning: Range [35:0] select out of bounds on signal `\out_reg0': Setting 4 MSB bits to undef.
Successfully finished Verilog frontend.

29.27.2. Continuing TECHMAP pass.
Using template $paramod$d3d431b483a013248116b14153c74548523c9792\RAM_8K_BLK for cells of type RAM_8K_BLK.
Using template $paramod$660ed3fa714967de8a29e9dda54a18fbf0e20cd2\FIFO_8K_BLK for cells of type FIFO_8K_BLK.
No more expansions possible.

29.28. Executing OPT pass (performing simple optimizations).

29.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 2 cells.

29.28.3. Executing OPT_RMDFF pass (remove dff with constant values).

29.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 6 unused cells and 274 unused wires.

29.28.5. Finished fast OPT passes.

29.29. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom in module \AL4S3B_FPGA_top:
  created 128 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr in module \AL4S3B_FPGA_top:
  created 3 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 9 write mux blocks.
Mapping memory cell \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr in module \AL4S3B_FPGA_top:
  created 2 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

29.30. Executing OPT pass (performing simple optimizations).

29.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$6652: \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Async_Flush -> 1'1
      Replacing known input bits on port B of cell $auto$memory_share.cc:646:consolidate_wr_using_sat$6660: \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Async_Flush -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6122:
      Old ports: A=32'11011110111111111010101110101100, B=256, Y=$auto$rtlil.cc:2037:Mux$6123
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2037:Mux$6123 [2]
      New connections: { $auto$rtlil.cc:2037:Mux$6123 [31:3] $auto$rtlil.cc:2037:Mux$6123 [1:0] } = { $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 $auto$rtlil.cc:2037:Mux$6123 [2] 1'1 $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 $auto$rtlil.cc:2037:Mux$6123 [2] 2'00 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6138:
      Old ports: A={ 28'0000000000000000000000000000 \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.PUSH_FLAG }, B={ 31'0000000000000000000000000000000 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en }, Y=$auto$rtlil.cc:2037:Mux$6139
      New ports: A=\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.PUSH_FLAG, B={ 3'000 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en }, Y=$auto$rtlil.cc:2037:Mux$6139 [3:0]
      New connections: $auto$rtlil.cc:2037:Mux$6139 [31:4] = 28'0000000000000000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6140:
      Old ports: A={ 16'0000000000000000 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg }, B={ 28'0000000000000000000000000000 \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.Pop_flag }, Y=$auto$rtlil.cc:2037:Mux$6141
      New ports: A=\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.usb_pid_reg, B={ 12'000000000000 \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.Pop_flag }, Y=$auto$rtlil.cc:2037:Mux$6141 [15:0]
      New connections: $auto$rtlil.cc:2037:Mux$6141 [31:16] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6148:
      Old ports: A={ 16'0000000000000000 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg }, B={ 31'0000000000000000000000000000000 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg }, Y=$auto$rtlil.cc:2037:Mux$6149
      New ports: A=\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg, B={ 15'000000000000000 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clk_ctrl_reg }, Y=$auto$rtlil.cc:2037:Mux$6149 [15:0]
      New connections: $auto$rtlil.cc:2037:Mux$6149 [31:16] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6150:
      Old ports: A=32'11111010101111011110111110101100, B=42429, Y=$auto$rtlil.cc:2037:Mux$6151
      New ports: A=2'10, B=2'01, Y={ $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [0] }
      New connections: { $auto$rtlil.cc:2037:Mux$6151 [31:10] $auto$rtlil.cc:2037:Mux$6151 [8:1] } = { $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] 1'0 $auto$rtlil.cc:2037:Mux$6151 [9] 1'0 $auto$rtlil.cc:2037:Mux$6151 [9] 1'0 $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] 1'0 $auto$rtlil.cc:2037:Mux$6151 [9] 1'1 $auto$rtlil.cc:2037:Mux$6151 [9] 2'10 $auto$rtlil.cc:2037:Mux$6151 [9] 5'11101 $auto$rtlil.cc:2037:Mux$6151 [0] 3'110 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6190:
      Old ports: A=7'1000011, B=7'0000000, Y=$auto$rtlil.cc:2037:Mux$6191
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2037:Mux$6191 [0]
      New connections: $auto$rtlil.cc:2037:Mux$6191 [6:1] = { $auto$rtlil.cc:2037:Mux$6191 [0] 4'0000 $auto$rtlil.cc:2037:Mux$6191 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6202:
      Old ports: A={ 3'000 $auto$wreduce.cc:460:run$6087 [2:0] }, B={ 3'000 $auto$wreduce.cc:460:run$6086 [2:0] }, Y=$auto$rtlil.cc:2037:Mux$6203
      New ports: A=$auto$wreduce.cc:460:run$6087 [2:0], B=$auto$wreduce.cc:460:run$6086 [2:0], Y=$auto$rtlil.cc:2037:Mux$6203 [2:0]
      New connections: $auto$rtlil.cc:2037:Mux$6203 [5:3] = 3'000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6208:
      Old ports: A=6'000000, B={ 5'00000 \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_pkt_start }, Y=$auto$rtlil.cc:2037:Mux$6209
      New ports: A=1'0, B=\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_pkt_start, Y=$auto$rtlil.cc:2037:Mux$6209 [0]
      New connections: $auto$rtlil.cc:2037:Mux$6209 [5:1] = 5'00000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6354:
      Old ports: A=4'0000, B={ 2'00 $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756_Y [1:0] }, Y=$auto$rtlil.cc:2037:Mux$6355
      New ports: A=2'00, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756_Y [1:0], Y=$auto$rtlil.cc:2037:Mux$6355 [1:0]
      New connections: $auto$rtlil.cc:2037:Mux$6355 [3:2] = 2'00
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6382:
      Old ports: A=3'000, B=3'011, Y=$auto$rtlil.cc:2037:Mux$6383
      New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2037:Mux$6383 [0]
      New connections: $auto$rtlil.cc:2037:Mux$6383 [2:1] = { 1'0 $auto$rtlil.cc:2037:Mux$6383 [0] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6384:
      Old ports: A=3'010, B=3'001, Y=$auto$rtlil.cc:2037:Mux$6385
      New ports: A=2'10, B=2'01, Y=$auto$rtlil.cc:2037:Mux$6385 [1:0]
      New connections: $auto$rtlil.cc:2037:Mux$6385 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3701:
      Old ports: A=3'101, B=3'000, Y=$auto$wreduce.cc:460:run$6085 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$6085 [0]
      New connections: $auto$wreduce.cc:460:run$6085 [2:1] = { $auto$wreduce.cc:460:run$6085 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3706:
      Old ports: A=3'100, B=3'000, Y=$auto$wreduce.cc:460:run$6086 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$6086 [2]
      New connections: $auto$wreduce.cc:460:run$6086 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3710:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:460:run$6087 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$6087 [2] $auto$wreduce.cc:460:run$6087 [0] }
      New connections: $auto$wreduce.cc:460:run$6087 [1] = $auto$wreduce.cc:460:run$6087 [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3714:
      Old ports: A=3'010, B=3'101, Y=$auto$wreduce.cc:460:run$6088 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:460:run$6088 [1:0]
      New connections: $auto$wreduce.cc:460:run$6088 [2] = $auto$wreduce.cc:460:run$6088 [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3717:
      Old ports: A={ 3'000 $auto$wreduce.cc:460:run$6088 [2:0] }, B=6'000000, Y=$auto$wreduce.cc:460:run$6089
      New ports: A=$auto$wreduce.cc:460:run$6088 [2:0], B=3'000, Y=$auto$wreduce.cc:460:run$6089 [2:0]
      New connections: $auto$wreduce.cc:460:run$6089 [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3722:
      Old ports: A=3'100, B=3'011, Y=$auto$wreduce.cc:460:run$6090 [2:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:460:run$6090 [2] $auto$wreduce.cc:460:run$6090 [0] }
      New connections: $auto$wreduce.cc:460:run$6090 [1] = $auto$wreduce.cc:460:run$6090 [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3725:
      Old ports: A={ 3'000 $auto$wreduce.cc:460:run$6090 [2:0] }, B=6'000010, Y=$auto$wreduce.cc:460:run$6091
      New ports: A=$auto$wreduce.cc:460:run$6090 [2:0], B=3'010, Y=$auto$wreduce.cc:460:run$6091 [2:0]
      New connections: $auto$wreduce.cc:460:run$6091 [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4649:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4649_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4649_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4649_Y [1] = $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4649_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4654:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4654_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4654_Y [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4654_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4721:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4721_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4721_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4721_Y [1] = $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4721_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4726:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4726_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4726_Y [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4726_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4793:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4793_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4793_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4793_Y [1] = $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4793_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4798:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4798_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4798_Y [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$4798_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5055:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5055_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5055_Y [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5055_Y [1] = $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5055_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5070:
      Old ports: A=2'00, B=2'10, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5070_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5070_Y [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5070_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115:
      Old ports: A=4'1010, B={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3318_Y 3'011 }, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115_Y
      New ports: A=2'10, B={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3318_Y 1'1 }, Y={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115_Y [3] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115_Y [0] }
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5268:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[1][1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[1][1:0] [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[1][1:0] [1] = $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[1][1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5277:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$6\ep_state_next[1][1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$6\ep_state_next[1][1:0] [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$6\ep_state_next[1][1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5385:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[0][1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[0][1:0] [0]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[0][1:0] [1] = $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$7\ep_state_next[0][1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5394:
      Old ports: A=2'10, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$6\ep_state_next[0][1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$6\ep_state_next[0][1:0] [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$6\ep_state_next[0][1:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5748:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5748_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5748_Y [3]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5748_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756:
      Old ports: A=2'00, B=2'10, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756_Y [1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756_Y [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238:
      Old ports: A=3'100, B=3'011, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238_Y [2:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238_Y [2] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238_Y [0] }
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238_Y [1] = $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4238_Y [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4244:
      Old ports: A=3'101, B=3'011, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4244_Y [2:0]
      New ports: A=2'10, B=2'01, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4244_Y [2:1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4244_Y [0] = 1'1
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6124:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6123, B=1, Y=\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved
      New ports: A={ 1'1 $auto$rtlil.cc:2037:Mux$6123 [2] 1'0 }, B=3'001, Y={ \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [8] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [0] }
      New connections: { \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [31:9] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [7:3] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [1] } = { \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6142:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6141, B={ 24'000000000000000000000000 \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.DOUT }, Y=$auto$rtlil.cc:2037:Mux$6143
      New ports: A=$auto$rtlil.cc:2037:Mux$6141 [15:0], B={ 8'00000000 \u_AL4S3B_FPGA_IP.FPGA_FIFO_u2m.f512x8_512x8_0.DOUT }, Y=$auto$rtlil.cc:2037:Mux$6143 [15:0]
      New connections: $auto$rtlil.cc:2037:Mux$6143 [31:16] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6152:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6151, B=512, Y=$auto$rtlil.cc:2037:Mux$6153
      New ports: A={ $auto$rtlil.cc:2037:Mux$6151 [9] $auto$rtlil.cc:2037:Mux$6151 [9] 1'1 $auto$rtlil.cc:2037:Mux$6151 [0] }, B=4'0100, Y={ $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [9] $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [0] }
      New connections: { $auto$rtlil.cc:2037:Mux$6153 [31:12] $auto$rtlil.cc:2037:Mux$6153 [10] $auto$rtlil.cc:2037:Mux$6153 [8:3] $auto$rtlil.cc:2037:Mux$6153 [1] } = { $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [11] 1'0 $auto$rtlil.cc:2037:Mux$6153 [11] 1'0 $auto$rtlil.cc:2037:Mux$6153 [11] 1'0 $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [11] 1'0 $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [2] 1'0 $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [2] 1'0 $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [0] $auto$rtlil.cc:2037:Mux$6153 [2] 1'0 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6202:
      Old ports: A=$auto$wreduce.cc:460:run$6087 [2:0], B=$auto$wreduce.cc:460:run$6086 [2:0], Y=$auto$rtlil.cc:2037:Mux$6203 [2:0]
      New ports: A={ $auto$wreduce.cc:460:run$6087 [2] $auto$wreduce.cc:460:run$6087 [0] }, B={ $auto$wreduce.cc:460:run$6086 [2] 1'0 }, Y={ $auto$rtlil.cc:2037:Mux$6203 [2] $auto$rtlil.cc:2037:Mux$6203 [0] }
      New connections: $auto$rtlil.cc:2037:Mux$6203 [1] = $auto$rtlil.cc:2037:Mux$6203 [0]
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6204:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6203, B={ 3'000 $auto$wreduce.cc:460:run$6085 [2:0] }, Y=$auto$rtlil.cc:2037:Mux$6205
      New ports: A=$auto$rtlil.cc:2037:Mux$6203 [2:0], B={ $auto$wreduce.cc:460:run$6085 [0] 1'0 $auto$wreduce.cc:460:run$6085 [0] }, Y=$auto$rtlil.cc:2037:Mux$6205 [2:0]
      New connections: $auto$rtlil.cc:2037:Mux$6205 [5:3] = 3'000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6354:
      Old ports: A=2'00, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756_Y [1:0], Y=$auto$rtlil.cc:2037:Mux$6355 [1:0]
      New ports: A=1'0, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5756_Y [1], Y=$auto$rtlil.cc:2037:Mux$6355 [1]
      New connections: $auto$rtlil.cc:2037:Mux$6355 [0] = 1'0
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6388:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6385, B=$auto$rtlil.cc:2037:Mux$6383, Y=$auto$rtlil.cc:2037:Mux$6389
      New ports: A=$auto$rtlil.cc:2037:Mux$6385 [1:0], B={ $auto$rtlil.cc:2037:Mux$6383 [0] $auto$rtlil.cc:2037:Mux$6383 [0] }, Y=$auto$rtlil.cc:2037:Mux$6389 [1:0]
      New connections: $auto$rtlil.cc:2037:Mux$6389 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3717:
      Old ports: A=$auto$wreduce.cc:460:run$6088 [2:0], B=3'000, Y=$auto$wreduce.cc:460:run$6089 [2:0]
      New ports: A=$auto$wreduce.cc:460:run$6088 [1:0], B=2'00, Y=$auto$wreduce.cc:460:run$6089 [1:0]
      New connections: $auto$wreduce.cc:460:run$6089 [2] = $auto$wreduce.cc:460:run$6089 [0]
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3727:
      Old ports: A=6'000001, B=$auto$wreduce.cc:460:run$6091, Y=$auto$wreduce.cc:460:run$6092
      New ports: A=3'001, B=$auto$wreduce.cc:460:run$6091 [2:0], Y=$auto$wreduce.cc:460:run$6092 [2:0]
      New connections: $auto$wreduce.cc:460:run$6092 [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5073:
      Old ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5070_Y, B=2'00, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5073_Y
      New ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5070_Y [1], B=1'0, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5073_Y [1]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5073_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5118:
      Old ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115_Y, B=4'1110, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5118_Y
      New ports: A={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115_Y [3] 1'0 $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5115_Y [0] }, B=3'110, Y={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5118_Y [3:2] $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5118_Y [0] }
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$procmux$5118_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5751:
      Old ports: A=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5748_Y, B=4'1110, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5751_Y
      New ports: A={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5748_Y [3] 1'0 }, B=2'11, Y=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5751_Y [3:2]
      New connections: $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5751_Y [1:0] = 2'10
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6146:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6143, B={ 28'0000000000000000000000000000 $auto$rtlil.cc:2037:Mux$6139 [3:0] }, Y=$auto$rtlil.cc:2037:Mux$6147
      New ports: A=$auto$rtlil.cc:2037:Mux$6143 [15:0], B={ 12'000000000000 $auto$rtlil.cc:2037:Mux$6139 [3:0] }, Y=$auto$rtlil.cc:2037:Mux$6147 [15:0]
      New connections: $auto$rtlil.cc:2037:Mux$6147 [31:16] = 16'0000000000000000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6156:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6153, B={ 16'0000000000000000 $auto$rtlil.cc:2037:Mux$6149 [15:0] }, Y=$auto$rtlil.cc:2037:Mux$6157
      New ports: A={ $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [2] 1'0 $auto$rtlil.cc:2037:Mux$6153 [11] $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [9] $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [2] 1'0 $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [0] $auto$rtlil.cc:2037:Mux$6153 [2] $auto$rtlil.cc:2037:Mux$6153 [2] 1'0 $auto$rtlil.cc:2037:Mux$6153 [0] }, B={ 1'0 $auto$rtlil.cc:2037:Mux$6149 [15:0] }, Y=$auto$rtlil.cc:2037:Mux$6157 [16:0]
      New connections: $auto$rtlil.cc:2037:Mux$6157 [31:17] = { $auto$rtlil.cc:2037:Mux$6157 [16] $auto$rtlil.cc:2037:Mux$6157 [16] $auto$rtlil.cc:2037:Mux$6157 [16] $auto$rtlil.cc:2037:Mux$6157 [16] $auto$rtlil.cc:2037:Mux$6157 [16] 1'0 $auto$rtlil.cc:2037:Mux$6157 [16] 1'0 $auto$rtlil.cc:2037:Mux$6157 [16] 1'0 $auto$rtlil.cc:2037:Mux$6157 [16] $auto$rtlil.cc:2037:Mux$6157 [16] $auto$rtlil.cc:2037:Mux$6157 [16] $auto$rtlil.cc:2037:Mux$6157 [16] 1'0 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6206:
      Old ports: A=$auto$wreduce.cc:460:run$6092, B={ 3'000 $auto$wreduce.cc:460:run$6089 [2:0] }, Y=$auto$rtlil.cc:2037:Mux$6207
      New ports: A=$auto$wreduce.cc:460:run$6092 [2:0], B={ $auto$wreduce.cc:460:run$6089 [0] $auto$wreduce.cc:460:run$6089 [1:0] }, Y=$auto$rtlil.cc:2037:Mux$6207 [2:0]
      New connections: $auto$rtlil.cc:2037:Mux$6207 [5:3] = 3'000
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6356:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6355, B=$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5751_Y, Y=\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pid
      New ports: A={ 2'00 $auto$rtlil.cc:2037:Mux$6355 [1] }, B={ $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$procmux$5751_Y [3:2] 1'1 }, Y=\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pid [3:1]
      New connections: \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pid [0] = 1'0
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6160:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6157, B=$auto$rtlil.cc:2037:Mux$6147, Y=\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg
      New ports: A=$auto$rtlil.cc:2037:Mux$6157 [16:0], B={ 1'0 $auto$rtlil.cc:2037:Mux$6147 [15:0] }, Y=\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16:0]
      New connections: \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [31:17] = { \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] 1'0 }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6212:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6209, B=$auto$rtlil.cc:2037:Mux$6207, Y=$auto$rtlil.cc:2037:Mux$6213
      New ports: A={ 2'00 $auto$rtlil.cc:2037:Mux$6209 [0] }, B=$auto$rtlil.cc:2037:Mux$6207 [2:0], Y=$auto$rtlil.cc:2037:Mux$6213 [2:0]
      New connections: $auto$rtlil.cc:2037:Mux$6213 [5:3] = 3'000
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6114:
      Old ports: A=32'10111010110111111010101110101100, B=\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg, Y=$auto$rtlil.cc:2037:Mux$6115
      New ports: A=19'0111010101110101100, B={ \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16:0] }, Y={ $auto$rtlil.cc:2037:Mux$6115 [21] $auto$rtlil.cc:2037:Mux$6115 [17:0] }
      New connections: { $auto$rtlil.cc:2037:Mux$6115 [31:22] $auto$rtlil.cc:2037:Mux$6115 [20:18] } = { $auto$rtlil.cc:2037:Mux$6115 [16] $auto$rtlil.cc:2037:Mux$6115 [21] $auto$rtlil.cc:2037:Mux$6115 [16] $auto$rtlil.cc:2037:Mux$6115 [16] $auto$rtlil.cc:2037:Mux$6115 [16] 1'0 $auto$rtlil.cc:2037:Mux$6115 [16] 1'0 $auto$rtlil.cc:2037:Mux$6115 [16] $auto$rtlil.cc:2037:Mux$6115 [17:16] $auto$rtlil.cc:2037:Mux$6115 [16] $auto$rtlil.cc:2037:Mux$6115 [16] }
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6216:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6213, B={ 3'000 $auto$rtlil.cc:2037:Mux$6205 [2:0] }, Y=\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next
      New ports: A=$auto$rtlil.cc:2037:Mux$6213 [2:0], B=$auto$rtlil.cc:2037:Mux$6205 [2:0], Y=\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [2:0]
      New connections: \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [5:3] = 3'000
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $auto$pmuxtree.cc:65:recursive_mux_generator$6116:
      Old ports: A=$auto$rtlil.cc:2037:Mux$6115, B={ \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [8] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [0] }, Y=\WBs_RD_DAT
      New ports: A={ $auto$rtlil.cc:2037:Mux$6115 [16] 1'0 $auto$rtlil.cc:2037:Mux$6115 [21] $auto$rtlil.cc:2037:Mux$6115 [17:0] }, B={ 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [8] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2] 1'0 \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [0] }, Y={ \WBs_RD_DAT [29] \WBs_RD_DAT [26] \WBs_RD_DAT [21] \WBs_RD_DAT [17:0] }
      New connections: { \WBs_RD_DAT [31:30] \WBs_RD_DAT [28:27] \WBs_RD_DAT [25:22] \WBs_RD_DAT [20:18] } = { \WBs_RD_DAT [16] \WBs_RD_DAT [21] \WBs_RD_DAT [16] \WBs_RD_DAT [16] \WBs_RD_DAT [16] 1'0 \WBs_RD_DAT [16] \WBs_RD_DAT [17:16] \WBs_RD_DAT [16] \WBs_RD_DAT [16] }
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 56 changes.

29.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.30.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[127]$6974 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[126]$6972 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[125]$6970 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[124]$6968 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[123]$6966 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[122]$6964 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[121]$6962 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[120]$6960 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[119]$6958 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[118]$6956 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[117]$6954 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[116]$6952 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[115]$6950 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[114]$6948 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[113]$6946 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[112]$6944 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[111]$6942 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[110]$6940 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[109]$6938 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[108]$6936 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[107]$6934 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[106]$6932 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[105]$6930 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[104]$6928 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[103]$6926 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[102]$6924 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[101]$6922 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[100]$6920 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[99]$6918 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[98]$6916 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[97]$6914 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[96]$6912 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[95]$6910 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[94]$6908 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[93]$6906 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[92]$6904 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[91]$6902 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[90]$6900 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[89]$6898 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[88]$6896 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[87]$6894 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[86]$6892 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[85]$6890 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[84]$6888 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[83]$6886 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[82]$6884 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[81]$6882 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[80]$6880 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[79]$6878 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[78]$6876 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[77]$6874 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[76]$6872 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[75]$6870 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[74]$6868 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[73]$6866 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[72]$6864 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[71]$6862 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[70]$6860 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[69]$6858 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[68]$6856 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[67]$6854 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[66]$6852 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[65]$6850 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[64]$6848 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[63]$6846 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[62]$6844 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[61]$6842 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[60]$6840 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[59]$6838 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[58]$6836 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[57]$6834 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[56]$6832 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[55]$6830 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[54]$6828 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[53]$6826 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[52]$6824 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[51]$6822 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[50]$6820 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[49]$6818 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[48]$6816 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[47]$6814 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[46]$6812 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[45]$6810 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[44]$6808 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[43]$6806 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[42]$6804 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[41]$6802 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[40]$6800 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[39]$6798 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[38]$6796 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[37]$6794 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[36]$6792 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[35]$6790 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[34]$6788 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[33]$6786 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[32]$6784 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[31]$6782 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[30]$6780 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[29]$6778 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[28]$6776 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[27]$6774 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[26]$6772 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[25]$6770 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[24]$6768 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[23]$6766 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[22]$6764 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[21]$6762 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[20]$6760 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[19]$6758 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[18]$6756 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[17]$6754 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[16]$6752 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[15]$6750 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[14]$6748 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[13]$6746 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[12]$6744 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[11]$6742 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[10]$6740 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[9]$6738 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[8]$6736 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[7]$6734 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[6]$6732 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[5]$6730 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[4]$6728 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[3]$6726 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[2]$6724 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[1]$6722 ($dff) from module AL4S3B_FPGA_top.
Removing $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom[0]$6720 ($dff) from module AL4S3B_FPGA_top.
Replaced 128 DFF cells.

29.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 298 unused wires.

29.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.30.9. Rerunning OPT passes. (Maybe there is more to do..)

29.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][0]$7165:
      Old ports: A=8'00010010, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$a$7070
      New ports: A=2'10, B=2'01, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$a$7070 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$a$7070 [7:2] = { 3'000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$a$7070 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][10]$7195:
      Old ports: A=8'01000011, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085 [7:1] = { 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085 [0] 4'0000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085 [0] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][11]$7198:
      Old ports: A=8'00000010, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$b$7086
      New ports: A=2'10, B=2'01, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$b$7086 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$b$7086 [7:2] = 6'000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][12]$7201:
      Old ports: A=8'00000000, B=8'11000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$a$7088
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$a$7088 [6]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$a$7088 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$a$7088 [5:0] } = { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$a$7088 [6] 6'000000 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][13]$7204:
      Old ports: A=8'00110010, B=8'00001001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$b$7089
      New ports: A=2'10, B=2'01, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$b$7089 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$b$7089 [7:2] = { 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$b$7089 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$b$7089 [1:0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][14]$7207:
      Old ports: A=8'00000100, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$a$7091
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$a$7091 [2]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$a$7091 [7:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$a$7091 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][15]$7210:
      Old ports: A=8'00000000, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$b$7092
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$b$7092 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$b$7092 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][17]$7216:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][8]$b$7095
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][8]$b$7095 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][8]$b$7095 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][18]$7219:
      Old ports: A=8'00000101, B=8'00100100, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097
      New ports: A=2'01, B=2'10, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097 [4:1] } = 6'000010
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][19]$7222:
      Old ports: A=8'00000000, B=8'00010000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$b$7098
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$b$7098 [4]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$b$7098 [7:5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$b$7098 [3:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][1]$7168:
      Old ports: A=8'00000000, B=8'00000010, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$b$7071
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$b$7071 [1]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$b$7071 [7:2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$b$7071 [0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][20]$7225:
      Old ports: A=8'00000001, B=8'00000101, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$a$7100
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$a$7100 [2]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$a$7100 [7:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$a$7100 [1:0] } = 7'0000001
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][21]$7228:
      Old ports: A=8'00100100, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101
      New ports: A=2'10, B=2'01, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [7:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [1] } = { 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][22]$7231:
      Old ports: A=8'00000000, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$a$7103
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$a$7103 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$a$7103 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][23]$7234:
      Old ports: A=8'00000100, B=8'00100100, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$b$7104
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$b$7104 [5]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$b$7104 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$b$7104 [4:0] } = 7'0000100
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][24]$7237:
      Old ports: A=8'00000010, B=8'00000110, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$a$7106
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$a$7106 [2]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$a$7106 [7:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$a$7106 [1:0] } = 7'0000010
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][25]$7240:
      Old ports: A=8'00000101, B=8'00100100, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107
      New ports: A=2'01, B=2'10, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [4:1] } = 6'000010
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][26]$7243:
      Old ports: A=8'00000110, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$a$7109
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$a$7109 [1]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$a$7109 [7:2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$a$7109 [0] } = { 5'00000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$a$7109 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][27]$7246:
      Old ports: A=8'00000001, B=8'00000111, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$b$7110
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$b$7110 [1]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$b$7110 [7:2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$b$7110 [0] } = { 5'00000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$b$7110 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][28]$7249:
      Old ports: A=8'00000101, B=8'10000010, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112
      New ports: A=2'01, B=2'10, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112 [7:2] = { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112 [1] 4'0000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112 [0] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][29]$7252:
      Old ports: A=8'00000011, B=8'00001000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113
      New ports: A=2'01, B=2'10, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [7:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [2:1] } = { 5'00000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [0] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][2]$7171:
      Old ports: A=8'00000010, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$a$7073
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$a$7073 [1]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$a$7073 [7:2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$a$7073 [0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][30]$7255:
      Old ports: A=8'00000000, B=8'01000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$a$7115
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$a$7115 [6]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$a$7115 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$a$7115 [5:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][31]$7258:
      Old ports: A=8'00001001, B=8'00000100, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116
      New ports: A=2'01, B=2'10, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116 [7:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116 [1] } = { 4'0000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][32]$7261:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$a$7118
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$a$7118 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$a$7118 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][33]$7264:
      Old ports: A=8'00000010, B=8'00001010, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$b$7119
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$b$7119 [3]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$b$7119 [7:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$b$7119 [2:0] } = 7'0000010
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][35]$7270:
      Old ports: A=8'00000000, B=8'00000111, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$b$7122
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$b$7122 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$b$7122 [7:1] = { 5'00000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$b$7122 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$b$7122 [0] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][36]$7273:
      Old ports: A=8'00000101, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$a$7124
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$a$7124 [2]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$a$7124 [7:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$a$7124 [1:0] } = 7'0000001
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][37]$7276:
      Old ports: A=8'00000010, B=8'00100000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125
      New ports: A=2'01, B=2'10, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125 [1] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125 [4:2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125 [0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][39]$7282:
      Old ports: A=8'00000111, B=8'00000101, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$b$7128
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$b$7128 [1]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$b$7128 [7:2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$b$7128 [0] } = 7'0000011
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][3]$7174:
      Old ports: A=8'00000000, B=8'00100000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$b$7074
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$b$7074 [5]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$b$7074 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$b$7074 [4:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][40]$7285:
      Old ports: A=8'10000001, B=8'00000010, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$a$7130
      New ports: A=2'01, B=2'10, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$a$7130 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$a$7130 [7:2] = { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$a$7130 [0] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][41]$7288:
      Old ports: A=8'00100000, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$b$7131
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$b$7131 [5]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$b$7131 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$b$7131 [4:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][42]$7291:
      Old ports: A=8'00000000, B=8'10000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$a$7133
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$a$7133 [7]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$a$7133 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][43]$7294:
      Old ports: A=8'00100101, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$b$7134
      New ports: A=1'1, B=1'0, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$b$7134 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$b$7134 [7:1] = { 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$b$7134 [0] 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$b$7134 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][44]$7297:
      Old ports: A=8'00000000, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$a$7136
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$a$7136 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$a$7136 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][45]$7300:
      Old ports: A=8'00000000, B=8'00001000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$b$7137
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$b$7137 [3]
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$b$7137 [7:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$b$7137 [2:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][4]$7177:
      Old ports: A=8'01010000, B=8'00011101, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076
      New ports: A=2'10, B=2'01, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [5:1] } = { 3'001 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][5]$7180:
      Old ports: A=8'01000000, B=8'01100001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$b$7077
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$b$7077 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$b$7077 [7:1] = { 2'01 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$b$7077 [0] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][8]$7189:
      Old ports: A=8'00000000, B=8'00000001, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$a$7082
      New ports: A=1'0, B=1'1, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$a$7082 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$a$7082 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][6][9]$7192:
      Old ports: A=8'00001001, B=8'00000010, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$b$7083
      New ports: A=2'01, B=2'10, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$b$7083 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$b$7083 [7:2] = { 4'0000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$b$7083 [0] 1'0 }
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$7069:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$a$7070, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$b$7071, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$a$7070 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$a$7070 [1:0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][0]$b$7071 [1] 1'0 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [7:5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [3:2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$7099:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$a$7100, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$a$7100 [2] 1'1 }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][10]$b$7101 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [4:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [1] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$7102:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$a$7103, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$b$7104, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038
      New ports: A={ 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$a$7103 [0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][11]$b$7104 [5] 2'10 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [4:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [1] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$7105:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$a$7106, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$a$7106 [2] 2'10 }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] 2'10 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040 [4:3] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$7108:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$a$7109, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$b$7110, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$b$7041
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$a$7109 [1] 1'0 }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][13]$b$7110 [1] 1'1 }, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$b$7041 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$b$7041 [7:2] = { 5'00000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$b$7041 [1] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$7111:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112 [1] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$a$7112 [1:0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [3] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$b$7113 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [3:0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [6:4] = 3'000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$7114:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$a$7115, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$a$7115 [6] 2'00 }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][15]$b$7116 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [5:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [1] } = { 3'000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$7117:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$a$7118, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$b$7119, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046
      New ports: A={ 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$a$7118 [0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][16]$b$7119 [3] 2'10 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046 [7:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046 [2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$7120:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$a$7121, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$b$7122, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047
      New ports: A=1'0, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][17]$b$7122 [0], Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047 [0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047 [7:1] = { 5'00000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047 [0] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$7123:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$a$7124, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$a$7124 [2] 2'01 }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][18]$b$7125 [1] 1'0 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049 [4:3] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$7126:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$a$7127, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$b$7128, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$b$7050
      New ports: A=2'00, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][19]$b$7128 [1] 1'1 }, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$b$7050 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$b$7050 [7:2] = { 5'00000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$b$7050 [0] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$7072:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$a$7073, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$b$7074, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$a$7073 [1] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][1]$b$7074 [5] 1'0 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023 [1] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023 [4:2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023 [0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$7129:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$a$7130, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$b$7131, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$a$7130 [1:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][20]$b$7131 [5] 2'00 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [4:2] } = { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [0] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$7132:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$a$7133, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$b$7134, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$a$7133 [7] 1'0 }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][21]$b$7134 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [6:1] = { 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [0] 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$7135:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$a$7136, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$b$7137, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$a$7136 [0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][22]$b$7137 [3] 1'0 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055 [7:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055 [2:1] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$7075:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$b$7077, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [6] 2'01 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$a$7076 [0] }, B={ 1'1 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$b$7077 [0] 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][2]$b$7077 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [6:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [1] } = { 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$7081:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$a$7082, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$b$7083, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028
      New ports: A={ 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$a$7082 [0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$b$7083 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][4]$b$7083 [1:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [7:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$7084:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$b$7086, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$a$7085 [0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][5]$b$7086 [1:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029 [5:2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$7087:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$a$7088, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$b$7089, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$a$7088 [6] 2'00 }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][6]$b$7089 [1:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [5:2] } = { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [1:0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$7090:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$a$7091, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$b$7092, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$a$7091 [2] 1'0 }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][7]$b$7092 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032 [7:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032 [1] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][8]$7093:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][8]$a$7094, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][8]$b$7095, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$a$7034
      New ports: A=2'10, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][8]$b$7095 [0] }, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$a$7034 [1:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$a$7034 [7:2] = 6'000000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$7096:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$b$7098, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097 [5] 2'01 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$a$7097 [0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][9]$b$7098 [4] 2'00 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [5:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [1] } = 4'0000
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$7021:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [1:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$b$7023 [1] 1'0 }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [5:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [3:2] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$7051:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$a$7052 [1:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [0] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][10]$b$7053 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [4:3] } = 3'000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$7054:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055, B=8'xxxxxxxx, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055 [3] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][11]$a$7055 [0] }, B=3'xxx, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [7:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [2] } = { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$7024:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025, B=8'00000000, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [6:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][1]$a$7025 [0] }, B=5'00000, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [6:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [1] } = { 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$7027:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [1:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029 [6] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$b$7029 [1:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [1:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [5:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [2] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$7030:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [0] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$a$7031 [1:0] }, B={ 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032 [2] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][3]$b$7032 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [3:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [5:4] } = { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [1] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$7033:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$a$7034, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004
      New ports: A={ 3'000 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$a$7034 [1:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [5:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [2] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][4]$b$7035 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [5:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [3] } = 3'000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$7036:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$a$7037 [0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][5]$b$7038 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [2] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [4:3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [1] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$7039:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$b$7041, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$a$7040 [2:0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$b$7041 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][6]$b$7041 [1:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007 [4:3] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$7042:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [7] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [3:0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [2] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$b$7044 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008 [3:0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008 [5:4] = 2'00
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$7045:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$a$7010
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046 [3] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$a$7046 [1:0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][8]$b$7047 [0] }, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$a$7010 [3:0]
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$a$7010 [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$7048:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$b$7050, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$a$7049 [2:0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$b$7050 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][9]$b$7050 [1:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [4:3] } = 4'0000
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$6997:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [5:4] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [1:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [6:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [2] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986 [6:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986 [3] } = { 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986 [2] }
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$7000:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$b$6987
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [6] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [3] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [1:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [3:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$b$6987 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$b$6987 [4:0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$b$6987 [5] = $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$b$6987 [4]
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$7003:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$a$6989
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [5:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [2:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [2] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$b$7005 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$a$6989 [5:4] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$a$6989 [2:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$a$6989 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$a$6989 [3] } = 3'000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$7006:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$b$6990
      New ports: A={ 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$a$7007 [2:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008 [7:6] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008 [3:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$b$6990 [7:5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$b$6990 [3:0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$b$6990 [4] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$7009:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$a$7010, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$a$7010 [3:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [2:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992 [3:0] }
      New connections: { $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992 [7:6] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992 [4] } = 3'000
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$7012:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [5] 2'00 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$a$7013 [2:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [3] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [1:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993 [5:0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993 [6] = $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993 [4]
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$6991:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992, B=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983
      New ports: A={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$a$6992 [3:0] }, B={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][2]$b$6993 [5:0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983 [5:0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983 [6] = $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983 [4]
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$6982:
      Old ports: A=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983, B=8'xxxxxxxx, Y=$memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][0][0]$b$6978
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][1][1]$a$6983 [5:0] }, B=7'xxxxxxx, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][0][0]$b$6978 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][0][0]$b$6978 [5:0] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][0][0]$b$6978 [6] = $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][0][0]$b$6978 [4]
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 83 changes.

29.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 37 cells.

29.30.13. Executing OPT_RMDFF pass (remove dff with constant values).

29.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 77 unused wires.

29.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.30.16. Rerunning OPT passes. (Maybe there is more to do..)

29.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
    Consolidated identical input bits for $mux cell $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][14]$7111:
      Old ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [3:0] }
      New ports: A={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] }, B={ 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [5] 1'0 $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0] }, Y={ $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [7] $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [3:1] }
      New connections: $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][7]$a$7043 [0] = $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][5][12]$b$7107 [0]
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 1 changes.

29.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.30.20. Executing OPT_RMDFF pass (remove dff with constant values).

29.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.30.23. Rerunning OPT passes. (Maybe there is more to do..)

29.30.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

29.30.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

29.30.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.30.27. Executing OPT_RMDFF pass (remove dff with constant values).

29.30.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.30.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.30.30. Finished OPT passes. (There is nothing left to do.)

29.31. Executing TECHMAP pass (map to technology primitives).

29.31.1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

29.31.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adff.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:4331a928e0e16cd082c78b05fdd117ce0d4dcf46$paramod$b329ee1c2a933b314698f065e11341bfd41e59cc\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:218236d16d451f86b30c97e8947a9a16a106110b$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr'.

29.31.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:218236d16d451f86b30c97e8947a9a16a106110b$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.31.28. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:218236d16d451f86b30c97e8947a9a16a106110b$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr.
Removed 1 unused cells and 10 unused wires.
Using template $paramod$constmap:218236d16d451f86b30c97e8947a9a16a106110b$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$11602d8232dcc6695a11c4f06e169d2a8e8f2421\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr'.

29.31.34. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.31.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr.
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$21cb3cb34656c6298e0003de8f0907da30e05f98\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod$constmap:ae25944b48b6ba7d6506f03c93f667eafa982b38$paramod$42669fb1b9ce3f557eb136bc3e0f294db30a4152\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:1e230f331a015212648233af251e4873732a50e1$paramod$1ce0781908b0a2d0036497cb5e974e058bb08b85\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:5378da1ca5f977d6b4d3a9dd731cfc84c1dff7f4$paramod$a57c0fbf34693e9e35d4d53a8a3f57e6a5e8e519\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:56d27eb379ea60756ab823876817faa628e3de11$paramod$a57c0fbf34693e9e35d4d53a8a3f57e6a5e8e519\_90_shift_ops_shr_shl_sshl_sshr'.

29.31.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:56d27eb379ea60756ab823876817faa628e3de11$paramod$a57c0fbf34693e9e35d4d53a8a3f57e6a5e8e519\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.31.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:56d27eb379ea60756ab823876817faa628e3de11$paramod$a57c0fbf34693e9e35d4d53a8a3f57e6a5e8e519\_90_shift_ops_shr_shl_sshl_sshr.
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:56d27eb379ea60756ab823876817faa628e3de11$paramod$a57c0fbf34693e9e35d4d53a8a3f57e6a5e8e519\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=6 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=3 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=4 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=8 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=7 for cells of type $lcu.
No more expansions possible.

29.32. Executing OPT pass (performing simple optimizations).

29.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 678 cells.

29.32.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:496:simplemap_adff$8677 ($_DFF_PP0_) from module AL4S3B_FPGA_top.
Replaced 1 DFF cells.

29.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 324 unused cells and 1474 unused wires.

29.32.5. Rerunning OPT passes. (Removed registers in this run.)

29.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.32.8. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history [5:4] = 2'00 to constant driver in module AL4S3B_FPGA_top.
Promoting init spec \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [10:0] = 11'00000000000 to constant driver in module AL4S3B_FPGA_top.
Promoted 2 init specs to constant drivers.

29.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 9 unused wires.

29.32.10. Rerunning OPT passes. (Removed registers in this run.)

29.32.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.32.13. Executing OPT_RMDFF pass (remove dff with constant values).

29.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.32.15. Finished fast OPT passes.

29.33. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module AL4S3B_FPGA_top..
  Treeifying 1663 MUXes:
    Found tree with 9 MUXes at root \WBs_RD_DAT [0].
    Found tree with 9 MUXes at root \WBs_RD_DAT [1].
    Found tree with 9 MUXes at root \WBs_RD_DAT [2].
    Found tree with 9 MUXes at root \WBs_RD_DAT [3].
    Found tree with 8 MUXes at root \WBs_RD_DAT [4].
    Found tree with 8 MUXes at root \WBs_RD_DAT [5].
    Found tree with 8 MUXes at root \WBs_RD_DAT [6].
    Found tree with 8 MUXes at root \WBs_RD_DAT [7].
    Found tree with 8 MUXes at root \WBs_RD_DAT [8].
    Found tree with 9 MUXes at root \WBs_RD_DAT [9].
    Found tree with 8 MUXes at root \WBs_RD_DAT [10].
    Found tree with 8 MUXes at root \WBs_RD_DAT [11].
    Found tree with 8 MUXes at root \WBs_RD_DAT [12].
    Found tree with 8 MUXes at root \WBs_RD_DAT [13].
    Found tree with 8 MUXes at root \WBs_RD_DAT [14].
    Found tree with 8 MUXes at root \WBs_RD_DAT [15].
    Found tree with 1 MUXes at root \WBs_RD_DAT [22].
    Found tree with 1 MUXes at root \WBs_RD_DAT [26].
    Found tree with 1 MUXes at root \WBs_RD_DAT [29].
    Found tree with 2 MUXes at root \WBs_RD_DAT [30].
    Found tree with 1 MUXes at root \WBs_RD_DAT [31].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3318.Y.
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3299.Y.
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.$1\buffer[2:0] [0].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.$1\buffer[2:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.Y [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.Y [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.Y [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3038.Y [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3038.Y [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3000.Y [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3000.Y [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.Y [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.Y [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.Y [2].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.$2\buffer[2:0] [1].
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.$1\buffer[2:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.Y [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.Y [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.Y [2].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$2980.Y.
    Found tree with 1 MUXes at root $auto$alumacc.cc:485:replace_alu$6569.B [5].
    Found tree with 2 MUXes at root $auto$alumacc.cc:485:replace_alu$6498.A [0].
    Found tree with 2 MUXes at root $auto$alumacc.cc:485:replace_alu$6498.A [1].
    Found tree with 2 MUXes at root $auto$alumacc.cc:485:replace_alu$6498.A [2].
    Found tree with 2 MUXes at root $auto$alumacc.cc:485:replace_alu$6498.A [3].
    Found tree with 2 MUXes at root $auto$alumacc.cc:485:replace_alu$6498.A [4].
    Found tree with 2 MUXes at root $auto$alumacc.cc:485:replace_alu$6498.A [5].
    Found tree with 3 MUXes at root $auto$alumacc.cc:485:replace_alu$6498.B [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077.Y [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077.Y [1].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3074.Y.
    Found tree with 1 MUXes at root $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077.$2\buffer[1:0] [1].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt.
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [0].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [1].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [2].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_Default_nxt.
    Found tree with 1 MUXes at root $auto$wreduce.cc:460:run$6089 [2].
    Found tree with 2 MUXes at root $auto$wreduce.cc:460:run$6092 [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [7].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [8].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [9].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [10].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [11].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [12].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [13].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [14].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [15].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [7].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Interrupt_en[0:0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clk_ctrl_reg[0:0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [7].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [8].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [9].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [10].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [11].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [12].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [13].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [14].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [15].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6115 [31].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3637_Y.
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[0][9:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\save_dev_addr[0:0].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [0].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [1].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [2].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [3].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [4].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [5].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [6].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [0].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [1].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [2].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [3].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [4].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [5].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\setup_data_addr[3:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\setup_data_addr[3:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\setup_data_addr[3:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\in_ep_stall[0:0].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.send_zero_length_data_pkt.
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.status_stage_end.
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_stage_end.
    Found tree with 7 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [0].
    Found tree with 7 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [1].
    Found tree with 5 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [2].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_acked.
    Found tree with 4 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_acked.
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_byte_cnt[2:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_byte_cnt[2:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_byte_cnt[2:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\FIFO_m2u_pop_reg[0:0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_data_done[0:0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_req[0:0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\tx_data_get_48[0:0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [1].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [2].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [3].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [4].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [5].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [6].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [7].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [1].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [2].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [3].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [4].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [5].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [6].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [7].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [1].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [2].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [3].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [4].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [5].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [6].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [7].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\byte_strobe[0:0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [1].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_payload[0:0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [15].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp[0:0].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dn[0:0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe[0:0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [1].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [2].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6313 [0].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6313 [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4229_Y [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4229_Y [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4229_Y [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4233_Y [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [7].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4307_Y [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4307_Y [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4307_Y [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [1].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [2].
    Found tree with 7 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [3].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.in_tx_pid [0].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start.
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp.
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn.
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid.
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bit_phase[1:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bit_phase[1:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history_h25[0:0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history_h0[0:0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\dvalid_raw[0:0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [11].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [12].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [13].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [14].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [15].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [8].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [9].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [10].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [11].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [6].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [7].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [8].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [11].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [12].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [13].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [14].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [15].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [16].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [17].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [18].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [19].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [20].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [21].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [22].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [23].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [24].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [25].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [3].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [4].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [5].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [6].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [7].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_start.
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.new_pkt_end.
    Found tree with 4 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.rollback_data.
    Found tree with 4 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0] [0].
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0] [1].
    Found tree with 4 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1] [0].
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1] [1].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [0].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [1].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [2].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [3].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [4].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [5].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [0].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [1].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [2].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [3].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [4].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [5].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$lookahead\out_ep_setup$2983[1:0]$2989 [0].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6658 [0].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6658 [1].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6658 [2].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6658 [3].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6658 [4].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6658 [5].
    Found tree with 1 MUXes at root $auto$memory_share.cc:633:consolidate_wr_using_sat$6659.
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [3].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\out_xfr_state[1:0] [0].
    Found tree with 5 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\out_xfr_state[1:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\nak_out_transfer[0:0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$lookahead\data_toggle$3046[1:0]$3063 [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$lookahead\data_toggle$3046[1:0]$3063 [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$2$lookahead\data_toggle$3046[1:0]$3072 [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$2$lookahead\data_toggle$3046[1:0]$3072 [1].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6295 [0].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6295 [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[0][1:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[0][1:0] [1].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6203 [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[1][1:0] [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[1][1:0] [1].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6239 [0].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6239 [1].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6650 [0].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6650 [1].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6650 [2].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6650 [3].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6650 [4].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6650 [5].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6243 [5].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [0].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [1].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [2].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [3].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [4].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [0].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [1].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [2].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [3].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [4].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end.
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [3].
    Found tree with 6 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\in_xfr_state[1:0] [0].
    Found tree with 5 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\in_xfr_state[1:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [5].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$lookahead\data_toggle$3320[2:0]$3339 [0].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$lookahead\data_toggle$3320[2:0]$3339 [1].
    Found tree with 3 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$lookahead\data_toggle$3320[2:0]$3339 [2].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$2$lookahead\data_toggle$3320[2:0]$3348 [0].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$2$lookahead\data_toggle$3320[2:0]$3348 [1].
    Found tree with 1 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$2$lookahead\data_toggle$3320[2:0]$3348 [2].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [0].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [1].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [2].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [3].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [4].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [5].
    Found tree with 5 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[0][1:0] [0].
    Found tree with 5 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[0][1:0] [1].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [0].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [1].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [2].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [3].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [4].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [5].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[1][1:0] [0].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[1][1:0] [1].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [0].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [1].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [2].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [3].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [4].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [5].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [0].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [1].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [2].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [3].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [4].
    Found tree with 2 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [5].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[2][1:0] [0].
    Found tree with 4 MUXes at root $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[2][1:0] [1].
    Found tree with 1 MUXes at root $auto$rtlil.cc:1978:Eq$7466.
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [0].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [1].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [2].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [3].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [4].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [5].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [0].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [1].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [2].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [3].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [4].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [5].
    Found tree with 1 MUXes at root $auto$rtlil.cc:1978:Eq$7423.
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [0].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [1].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [2].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [3].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [4].
    Found tree with 2 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [5].
    Found tree with 1 MUXes at root $auto$rtlil.cc:1978:Eq$7399.
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [0].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [1].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [2].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [3].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [4].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [5].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6153 [4].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6153 [31].
    Found tree with 26 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [0].
    Found tree with 21 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [1].
    Found tree with 21 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [2].
    Found tree with 15 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [3].
    Found tree with 11 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [4].
    Found tree with 15 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [5].
    Found tree with 13 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [6].
    Found tree with 10 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [7].
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [0].
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [1].
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [2].
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [3].
    Found tree with 3 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [4].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [0].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [1].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [2].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [3].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [4].
    Found tree with 1 MUXes at root \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2].
    Found tree with 2 MUXes at root \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16].
    Found tree with 3 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][0][0]$b$6978 [6].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [0].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [5].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$b$6990 [5].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$b$6987 [5].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986 [3].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [0].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [1].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [4].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [7].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [1].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008 [2].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [0].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [5].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [0].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [3].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [6].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [4].
    Found tree with 1 MUXes at root $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [5].
    Found tree with 8 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [0].
    Found tree with 10 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [1].
    Found tree with 10 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [2].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [3].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [4].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [5].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [6].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [7].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [8].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [9].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [10].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [11].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [12].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [13].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [14].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [15].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [16].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [17].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [18].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [19].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [20].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [21].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [22].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [23].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [24].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [25].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [26].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [27].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [28].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [29].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [30].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6437 [31].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [3].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [4].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [5].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [6].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [7].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [8].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [9].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [10].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [11].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [12].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [13].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [14].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [15].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [16].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [17].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [18].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [19].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [20].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [21].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [22].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [23].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [24].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [25].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [26].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [27].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [28].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [29].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [30].
    Found tree with 1 MUXes at root $auto$rtlil.cc:2037:Mux$6423 [31].
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6417.
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [0].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [1].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [2].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [3].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [4].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [5].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [6].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6445 [7].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [0].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [1].
    Found tree with 2 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [2].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [3].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [4].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [5].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [6].
    Found tree with 4 MUXes at root $auto$rtlil.cc:2037:Mux$6453 [7].
    Found tree with 2 MUXes at root $auto$opt_expr.cc:205:group_cell_inputs$6711.
    Found tree with 1 MUXes at root $auto$memory_share.cc:633:consolidate_wr_using_sat$6651.
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6403 [0].
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6403 [1].
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6403 [2].
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6403 [3].
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6403 [4].
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6403 [5].
    Found tree with 9 MUXes at root $auto$rtlil.cc:2037:Mux$6403 [6].
    Found tree with 4 MUXes at root $auto$opt_expr.cc:205:group_cell_inputs$6710.
    Found tree with 10 MUXes at root $auto$rtlil.cc:2037:Mux$6381 [0].
    Found tree with 10 MUXes at root $auto$rtlil.cc:2037:Mux$6381 [1].
    Found tree with 8 MUXes at root $auto$rtlil.cc:2037:Mux$6381 [2].
    Finished treeification: Found 655 trees.
  Covering trees:
    Replaced tree at \WBs_RD_DAT [0]: 3 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [1]: 3 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [2]: 3 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [3]: 3 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [4]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [5]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [6]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [7]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [8]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [9]: 6 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [10]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [11]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [12]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [13]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [14]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [15]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [30]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \WBs_RD_DAT [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3318.Y: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3299.Y: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.$1\buffer[2:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.$1\buffer[2:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.Y [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.Y [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.Y [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3038.Y [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3038.Y [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3000.Y [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3000.Y [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.Y [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.Y [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3365.Y [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3369.$2\buffer[2:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.$1\buffer[2:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.Y [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.Y [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:0$3349.Y [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$2980.Y: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6569.B [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6498.A [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6498.A [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6498.A [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6498.A [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6498.A [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6498.A [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$alumacc.cc:485:replace_alu$6498.B [5]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077.Y [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077.Y [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shiftx$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3074.Y: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $techmap$flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$shl$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:0$3077.$2\buffer[1:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_Default_nxt: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$wreduce.cc:460:run$6089 [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$wreduce.cc:460:run$6092 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Scratch_reg[15:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\M2U_FIFO_WDATA_reg[7:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\Interrupt_en[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\clk_ctrl_reg[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_AL4S3B_FPGA_Registers.$0\usb_pid_reg[15:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6115 [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$procmux$3637_Y: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[0][9:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\save_dev_addr[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [0]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [1]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [2]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [3]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [4]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [5]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [6]: 7 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [0]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [1]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [2]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [3]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [4]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [5]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [6]: 6 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\setup_data_addr[3:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\setup_data_addr[3:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\setup_data_addr[3:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\dev_addr_i[6:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\in_ep_stall[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.send_zero_length_data_pkt: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.status_stage_end: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.setup_stage_end: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [0]: 4 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [1]: 1 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state_next [2]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.in_ep_acked: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_acked: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_byte_cnt[2:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_byte_cnt[2:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_byte_cnt[2:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\FIFO_m2u_pop_reg[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_data_done[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\in_ep_req[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_m4_bridge_ep_inst.$0\usb_out_data_reg[7:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\tx_data_get_48[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_shift_reg[7:0] [7]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe_shift_reg[7:0] [7]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [3]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [4]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [5]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\se0_shift_reg[7:0] [7]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\byte_strobe[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_payload[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp[0:0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dn[0:0]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6313 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6313 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4229_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4229_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4229_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4233_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4280_Y [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4307_Y [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4307_Y [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$procmux$4307_Y [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [2]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [3]: 4 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.in_tx_pid [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_mux_inst.out_tx_pkt_start: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dp: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dn: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.next_packet_valid: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bit_phase[1:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bit_phase[1:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history[5:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history_h25[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\line_history_h0[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\dvalid_raw[0:0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\bitstuff_history[5:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [12]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [13]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [14]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [15]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [9]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [10]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [11]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [8]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_start: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.new_pkt_end: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.rollback_data: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0] [0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0] [1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1] [0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1] [1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$lookahead\out_ep_setup$2983[1:0]$2989 [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6658 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6658 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6658 [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6658 [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6658 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6658 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$memory_share.cc:633:consolidate_wr_using_sat$6659: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\out_xfr_state[1:0] [0]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\out_xfr_state[1:0] [1]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\nak_out_transfer[0:0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$memwr$\ep_put_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_out_pe.v:397$2958_EN[5:0]$3058 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$lookahead\data_toggle$3046[1:0]$3063 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$lookahead\data_toggle$3046[1:0]$3063 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$2$lookahead\data_toggle$3046[1:0]$3072 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$2$lookahead\data_toggle$3046[1:0]$3072 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6295 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6295 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[0][1:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[0][1:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6203 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[1][1:0] [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\ep_state[1][1:0] [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6239 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6239 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6650 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6650 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6650 [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6650 [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6650 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6650 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6243 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.RA [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_out_data_buffer.WA [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\in_xfr_state[1:0] [0]: 3 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\in_xfr_state[1:0] [1]: 5 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$memwr$\ep_get_addr$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/usb_fs_in_pe.v:415$3276_EN[5:0]$3332 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$lookahead\data_toggle$3320[2:0]$3339 [0]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$lookahead\data_toggle$3320[2:0]$3339 [1]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0$lookahead\data_toggle$3320[2:0]$3339 [2]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$2$lookahead\data_toggle$3320[2:0]$3348 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$2$lookahead\data_toggle$3320[2:0]$3348 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$2$lookahead\data_toggle$3320[2:0]$3348 [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [1]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [2]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [3]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [4]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [5]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[0][1:0] [0]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[0][1:0] [1]: 2 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [1]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [2]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [3]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [4]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [5]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[1][1:0] [0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[1][1:0] [1]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[2][1:0] [0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_state[2][1:0] [1]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:1978:Eq$7466: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:1978:Eq$7423: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:1978:Eq$7399: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6153 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6153 [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [0]: 10 MUX2, 3 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [1]: 9 MUX2, 4 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [2]: 12 MUX2, 3 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [3]: 9 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [4]: 8 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [5]: 9 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [6]: 10 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WD [7]: 7 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [0]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [1]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [2]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [3]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.RA [4]: 0 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_out_data_buffer.WA [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg [16]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][0][0]$b$6978 [6]: 3 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$a$6998 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][1]$b$6990 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$b$6987 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][2][0]$a$6986 [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][0]$a$7022 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][5]$b$7014 [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][4]$b$7011 [1]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][3]$b$7008 [2]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][4][2]$a$7028 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][2]$a$7004 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$b$7002 [0]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][1]$a$7001 [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ep_rom$rdmux[0][3][0]$b$6999 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [0]: 5 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [1]: 4 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [2]: 4 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [3]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [4]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [5]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [6]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [7]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [8]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [9]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [10]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [11]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [12]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [13]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [14]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [15]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [16]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [17]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [18]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [19]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [20]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [21]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [22]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [23]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [24]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [25]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [26]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [27]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [28]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [29]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [30]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6437 [31]: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [3]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [4]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [5]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [6]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [7]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [8]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [9]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [10]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [11]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [12]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [13]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [14]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [15]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [16]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [17]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [18]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [19]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [20]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [21]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [22]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [23]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [24]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [25]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [26]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [27]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [28]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [29]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [30]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6423 [31]: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6417: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [0]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [1]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [2]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [3]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [4]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [5]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [6]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6445 [7]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [0]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [1]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [2]: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [3]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [4]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [5]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [6]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6453 [7]: 1 MUX2, 1 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$opt_expr.cc:205:group_cell_inputs$6711: 2 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$memory_share.cc:633:consolidate_wr_using_sat$6651: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6403 [0]: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6403 [1]: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6403 [2]: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6403 [3]: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6403 [4]: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6403 [5]: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6403 [6]: 2 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$opt_expr.cc:205:group_cell_inputs$6710: 4 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6381 [0]: 3 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6381 [1]: 3 MUX2, 0 MUX4, 1 MUX8, 0 MUX16
    Replaced tree at $auto$rtlil.cc:2037:Mux$6381 [2]: 2 MUX2, 2 MUX4, 0 MUX8, 0 MUX16
  Added a total of 28 decoder MUXes.

29.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.35. Executing OPT pass (performing simple optimizations).

29.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.35.3. Executing OPT_RMDFF pass (remove dff with constant values).

29.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 243 unused wires.

29.35.5. Finished fast OPT passes.

29.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.38. Executing OPT_RMDFF pass (remove dff with constant values).

29.39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 1 unused wires.

29.40. Executing OPT pass (performing simple optimizations).

29.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

29.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.40.6. Executing OPT_RMDFF pass (remove dff with constant values).

29.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.40.9. Finished OPT passes. (There is nothing left to do.)

29.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.42. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Transforming FF to FF+Enable cells in module AL4S3B_FPGA_top:
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17125 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp[0:0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10760.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17153 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dn[0:0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10761.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17173 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\oe[0:0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10762.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17199 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10763.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17225 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10764.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17251 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\dp_eop[2:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10765.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17261 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10766.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17271 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10767.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17281 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10768.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17291 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10769.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17301 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10770.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17311 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10771.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17321 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10772.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17331 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10773.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17341 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [8] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10774.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17351 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [9] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10775.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17361 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [10] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10776.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17371 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [11] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10777.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17381 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [12] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10778.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17391 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [13] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10779.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17401 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [14] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10780.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17411 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\crc16[15:0] [15] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10781.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17418 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\tx_data_get_48[0:0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10782.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17444 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10808.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17470 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10809.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17496 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_count[2:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10810.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17506 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10811.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17516 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10812.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17526 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10813.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17536 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10814.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17546 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\bit_history_q[4:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10815.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17566 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.$0\data_payload[0:0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10816.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17581 for $auto$rtlil.cc:2037:Mux$6437 [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10817.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17612 for $auto$rtlil.cc:2037:Mux$6437 [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10820.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17643 for $auto$rtlil.cc:2037:Mux$6437 [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10821.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17674 for $auto$rtlil.cc:2037:Mux$6437 [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10822.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17705 for $auto$rtlil.cc:2037:Mux$6437 [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10823.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17736 for $auto$rtlil.cc:2037:Mux$6437 [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10824.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17767 for $auto$rtlil.cc:2037:Mux$6437 [8] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10825.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17798 for $auto$rtlil.cc:2037:Mux$6437 [9] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10826.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17829 for $auto$rtlil.cc:2037:Mux$6437 [10] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10827.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17860 for $auto$rtlil.cc:2037:Mux$6437 [11] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10828.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17891 for $auto$rtlil.cc:2037:Mux$6437 [12] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10829.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17922 for $auto$rtlil.cc:2037:Mux$6437 [13] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10830.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17953 for $auto$rtlil.cc:2037:Mux$6437 [14] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10831.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$17984 for $auto$rtlil.cc:2037:Mux$6437 [15] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10832.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18015 for $auto$rtlil.cc:2037:Mux$6437 [16] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [16].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10833.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18046 for $auto$rtlil.cc:2037:Mux$6437 [17] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [17].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10834.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18077 for $auto$rtlil.cc:2037:Mux$6437 [18] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [18].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10835.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18108 for $auto$rtlil.cc:2037:Mux$6437 [19] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [19].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10836.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18139 for $auto$rtlil.cc:2037:Mux$6437 [20] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [20].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10837.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18170 for $auto$rtlil.cc:2037:Mux$6437 [21] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [21].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10838.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18201 for $auto$rtlil.cc:2037:Mux$6437 [22] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [22].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10839.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18232 for $auto$rtlil.cc:2037:Mux$6437 [23] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [23].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10840.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18263 for $auto$rtlil.cc:2037:Mux$6437 [24] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [24].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10841.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18294 for $auto$rtlil.cc:2037:Mux$6437 [25] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [25].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10842.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18325 for $auto$rtlil.cc:2037:Mux$6437 [26] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [26].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10843.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18356 for $auto$rtlil.cc:2037:Mux$6437 [27] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [27].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10844.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18387 for $auto$rtlil.cc:2037:Mux$6437 [28] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [28].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10845.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18418 for $auto$rtlil.cc:2037:Mux$6437 [29] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [29].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10846.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18449 for $auto$rtlil.cc:2037:Mux$6437 [30] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [30].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10847.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18480 for $auto$rtlil.cc:2037:Mux$6437 [31] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state [31].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10848.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18487 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10853.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18494 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10854.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18501 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10855.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18508 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_tx_inst.\pkt_start_strobe.$0\data[3:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$10856.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18518 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11434.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18528 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11435.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18538 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11436.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18548 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11437.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18558 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11438.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18568 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11439.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18578 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11440.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18588 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11441.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18598 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\rx_data_buffer[8:0] [8] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11442.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18605 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11443.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18612 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11444.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18619 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11445.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18626 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11446.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18633 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48 [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11447.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18640 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48 [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11448.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18647 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\addr_48[6:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.addr_48 [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11449.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18654 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11450.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18661 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11451.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18668 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11452.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18675 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\endp_48[3:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.endp_48 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11453.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18685 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11465.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18695 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11466.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18705 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11467.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18715 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11468.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18725 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11469.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18735 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11470.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18745 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11471.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18755 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11472.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18765 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [8] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11473.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18775 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [9] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11474.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18785 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [10] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11475.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18795 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\token_payload[11:0] [11] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11476.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18805 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11477.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18815 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11478.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18825 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11479.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18835 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11480.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18845 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11481.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18855 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11482.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18865 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11483.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18875 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11484.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18885 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [8] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11485.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18895 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [9] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [9].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11486.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18905 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [10] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [10].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11487.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18915 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [11] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11488.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18925 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [12] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11489.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18935 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [13] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11490.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18945 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [14] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11491.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18955 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc16[15:0] [15] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11492.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18965 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5 [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11493.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18975 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5 [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11494.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18985 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5 [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11495.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$18995 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5 [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11496.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19005 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\crc5[4:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5 [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11497.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19015 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11498.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19025 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11499.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19035 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11500.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19045 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11501.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19055 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11502.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19065 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11503.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19075 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11504.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19085 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11505.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19095 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.$0\full_pid[8:0] [8] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid [8].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11506.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19102 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [11] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [11].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11555.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19109 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [12] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [12].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11556.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19116 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [13] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [13].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11557.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19123 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [14] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [14].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11558.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19130 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [15] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [15].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11559.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19137 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [16] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [16].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11560.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19144 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [17] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [17].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11561.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19151 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [18] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [18].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11562.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19158 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [19] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [19].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11563.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19165 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [20] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [20].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11564.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19172 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [21] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [21].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11565.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19179 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [22] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [22].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11566.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19186 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [23] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [23].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11567.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19193 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [24] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [24].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11568.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19200 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\pkt_end_strobe.$0\data[25:0] [25] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data [25].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11569.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19207 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11601.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19214 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11602.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19221 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11603.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19228 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11604.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19235 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11605.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19242 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11606.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19249 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11607.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19256 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_rx_inst.\rx_data_strobe.$0\data[7:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$11608.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19266 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12129.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19276 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12130.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19286 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12131.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19296 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12132.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19306 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12133.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19316 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12134.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19326 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12137.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19336 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12138.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19346 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12139.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19356 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12140.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19366 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12141.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19376 for \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12142.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19396 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12143.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19416 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12144.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19436 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12145.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19456 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\current_endp[3:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12146.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19476 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0\nak_out_transfer[0:0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer.
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12151.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19489 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_out_pe_inst.$0$lookahead\out_ep_setup$2983[1:0]$2989 [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_setup [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12156.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19509 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12777.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19529 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12778.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19549 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12779.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19569 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12780.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19589 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12781.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19609 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[2][5:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12782.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19616 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12785.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19623 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12786.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19630 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12787.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19637 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12788.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19644 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12789.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19651 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[1][5:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12790.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19658 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12793.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19665 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12794.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19672 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12795.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19679 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12796.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19686 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12797.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19693 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\ep_put_addr[0][5:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12798.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19713 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12801.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19733 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12802.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19753 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12803.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19773 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\usb_fs_pe_inst.\usb_fs_in_pe_inst.$0\current_endp[3:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$12804.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19780 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7556.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19787 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7557.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19794 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7558.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19801 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7559.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19808 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7560.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19815 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[0][0][0]$y$7460 [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[0] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7561.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19822 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7562.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19829 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7563.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19836 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7564.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19843 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7565.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19850 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7566.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19857 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[0][0][0]$y$7381 [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7567.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19867 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7971.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19877 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7972.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19887 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7973.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19897 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7974.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19907 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7975.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19917 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr$wrmux[1][1][0]$y$7474 [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr[1] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$7976.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19927 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8088.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19937 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8089.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19947 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8090.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19957 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8091.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19967 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8092.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19977 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[2][2][0]$y$7441 [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8093.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19987 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8094.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$19997 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8095.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20007 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8096.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20017 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8097.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20027 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8098.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20037 for $memory\u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr$wrmux[1][1][0]$y$7413 [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8099.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20057 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8679.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20077 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8680.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20097 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8681.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20117 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8682.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20137 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8683.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20157 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8684.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20177 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8685.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20197 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[7][9:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[7] [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8686.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20217 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8689.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20237 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8690.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20257 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8691.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20277 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8692.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20297 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8693.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20317 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8694.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20337 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8695.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20357 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[6][9:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[6] [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8696.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20377 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8699.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20397 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8700.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20417 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8701.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20437 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8702.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20457 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8703.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20477 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8704.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20497 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8705.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20517 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[3][9:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[3] [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8706.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20537 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8709.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20557 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8710.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20577 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8711.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20597 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8712.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20617 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8713.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20637 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8714.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20657 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[2][9:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[2] [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8715.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20677 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8719.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20697 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8720.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20717 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8721.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20737 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8722.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20757 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8723.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20777 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8724.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20797 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8725.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20817 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[1][9:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[1] [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8726.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20837 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\raw_setup_data[0][9:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.raw_setup_data[0] [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8736.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20857 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8739.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20877 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8740.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20897 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8741.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20917 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8742.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20937 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8743.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20957 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8744.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$20977 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\new_dev_addr[6:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8745.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21015 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8747.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21053 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8748.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21091 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8749.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21129 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8750.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21167 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8751.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21205 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8752.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21243 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_addr[6:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8753.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21276 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8754.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21309 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8755.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21342 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8756.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21375 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8757.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21408 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8758.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21441 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8759.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21474 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\rom_length[6:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8760.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21484 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [0] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [0].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8761.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21494 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [1] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [1].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8762.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21504 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [2] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [2].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8763.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21514 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [3] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [3].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8764.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21524 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [4] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [4].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8765.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21534 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [5] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [5].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8766.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21544 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [6] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [6].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8767.
  created $_DFFE_PP_ cell $auto$dff2dffe.cc:219:handle_dff_cell$21554 for $flatten\u_AL4S3B_FPGA_IP.\u_usb2m4_serial.\ctrl_ep_inst.$0\bytes_sent[7:0] [7] -> \u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent [7].
  removing now obsolete cell $auto$simplemap.cc:420:simplemap_dff$8768.

29.43. Executing TECHMAP pass (map to technology primitives).

29.43.1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

29.43.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.

29.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.45. Executing SIMPLEMAP pass (map simple cells to gate primitives).

29.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 714 cells.

29.48. Executing OPT_RMDFF pass (remove dff with constant values).

29.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 3510 unused wires.

29.50. Executing OPT pass (performing simple optimizations).

29.50.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.50.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.50.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \AL4S3B_FPGA_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.50.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \AL4S3B_FPGA_top.
Performed a total of 0 changes.

29.50.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\AL4S3B_FPGA_top'.
Removed a total of 0 cells.

29.50.6. Executing OPT_RMDFF pass (remove dff with constant values).

29.50.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..

29.50.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

29.50.9. Finished OPT passes. (There is nothing left to do.)

29.51. Executing TECHMAP pass (map to technology primitives).

29.51.1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_latches_map.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PNP_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Successfully finished Verilog frontend.

29.51.2. Continuing TECHMAP pass.
No more expansions possible.

29.52. Executing ABC pass (technology mapping using ABC).

29.52.1. Extracting gate netlist of module `\AL4S3B_FPGA_top' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$22495: \i1 -> \clk_switch_0.clk_in1
                                               \i1 -> $and$/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/AL4S3B_FPGA_Top.v:173$72_Y
Extracted 2265 gates and 2836 wires to a netlist network with 569 inputs and 653 outputs.

29.52.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

29.52.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1049
ABC RESULTS:        internal signals:     1614
ABC RESULTS:           input signals:      569
ABC RESULTS:          output signals:      653
Removing temp directory.

29.53. Executing TECHMAP pass (map to technology primitives).

29.53.1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Successfully finished Verilog frontend.

29.53.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 1884 unused wires.

29.54. Executing TECHMAP pass (map to technology primitives).

29.54.1. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX8_'.
Generating RTLIL representation for module `\$_MUX4_'.
Generating RTLIL representation for module `\$_MUX_'.
Generating RTLIL representation for module `\$_NOT_'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:44: Warning: Identifier `\Valid_mult_w' is implicitly declared.
Successfully finished Verilog frontend.

29.54.2. Executing Verilog-2005 frontend: /mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v
Parsing Verilog input from `/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

29.54.3. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template \$_MUX4_ for cells of type $_MUX4_.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template \$_MUX8_ for cells of type $_MUX8_.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 2908 unused wires.

29.55. Executing Quicklogic_EQN pass (calculate equations for luts).

29.56. Updated 1030 of LUT* elements with equation.

29.57. Executing AUTONAME pass.
Renamed 16478 objects in module AL4S3B_FPGA_top (55 iterations).

29.58. Executing HIERARCHY pass (managing design hierarchy).

29.58.1. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top

29.58.2. Analyzing design hierarchy..
Top module:  \AL4S3B_FPGA_top
Removed 0 unused modules.

29.59. Printing statistics.

=== AL4S3B_FPGA_top ===

   Number of wires:               1810
   Number of wire bits:           4971
   Number of public wires:        1810
   Number of public wire bits:    4971
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1628
     LUT1                           30
     LUT2                          408
     LUT3                          503
     LUT4                           89
     bipad                           2
     dff                           103
     dffc                           85
     dffe                          290
     dffp                            9
     gclkbuff                        4
     inv                             2
     mux4x0                         82
     mux8x0                         16
     qlal4s3b_cell_macro             1
     ram8k_2x1_cell_macro            4

29.60. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_top..
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.bytes_sent has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.ctrl_xfr_state has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.dev_addr_i has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.new_dev_addr has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.out_ep_data_valid has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_addr has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.rom_length has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.ctrl_ep_inst.save_dev_addr has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.endp_free has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[0] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[1] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr[2] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[0] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[1] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_put_addr[2] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[0] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[1] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_state[2] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_acked has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_ep_data_free has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_end has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[0] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr[1] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[0] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_get_addr_next[1] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[0] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state[1] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[0] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_state_next[1] has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.new_pkt_end has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_out_pe_inst.rollback_data has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bit_phase has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc16 has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.crc5 has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.full_pid has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_history has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.line_state has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.packet_valid has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.data has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.flag has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_end_strobe.sync has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.flag has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.pkt_start_strobe.sync has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.data has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.flag has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_strobe.sync has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.token_payload has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_count has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_q has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qq has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqq has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.bitstuff_qqqq has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.byte_strobe has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.crc16 has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_payload has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dn has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.data has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.flag has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_start_strobe.sync has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_48 has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.flag has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_tx_inst.tx_data_get_strobe.sync has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_done has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_data_put has an unprocessed 'init' attribute.
Warning: Wire AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_m4_bridge_ep_inst.in_ep_req has an unprocessed 'init' attribute.
found and reported 84 problems.

29.61. Executing CLKBUFMAP pass (inserting global clock buffers).
Inserting $_BUF_ on AL4S3B_FPGA_top.clk_switch_0.dff_clk1n_dff_Q_CLK[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.clk_switch_0.dff_clk0n_dff_Q_CLK[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.clk_switch_0.clk_in0[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.clk_switch_0.clk_in1[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Async_Flush[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u.f512x8_512x8_0.Clk[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i[0].
Inserting $_BUF_ on AL4S3B_FPGA_top.u_AL4S3B_FPGA_IP.u_usb2m4_serial.usb_fs_pe_inst.usb_fs_rx_inst.clk_48mhz[0].

29.62. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Marking already mapped port: bipad.P[0].
Marking already mapped port: AL4S3B_FPGA_top.usbn_io[0].
Marking already mapped port: AL4S3B_FPGA_top.usbp_io[0].
Mapping port AL4S3B_FPGA_top.led_o using outpad.
Mapping port AL4S3B_FPGA_top.spi_cs_o using outpad.
Mapping port AL4S3B_FPGA_top.spi_miso_i using inpad.
Mapping port AL4S3B_FPGA_top.spi_mosi_o using outpad.
Mapping port AL4S3B_FPGA_top.spi_sck_o using outpad.
Mapping port AL4S3B_FPGA_top.usb_pu_cntrl_o using outpad.

29.63. Executing SPLITNETS pass (splitting up multi-bit signals).

29.64. Executing SETUNDEF pass (replace undef values with defined constants).

29.65. Executing HILOMAP pass (mapping to constant drivers).

29.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 0 unused cells and 3191 unused wires.

29.67. Executing CHECK pass (checking for obvious problems).
checking module AL4S3B_FPGA_top..
found and reported 0 problems.

30. Printing statistics.

=== AL4S3B_FPGA_top ===

   Number of wires:               1796
   Number of wire bits:           1796
   Number of public wires:        1796
   Number of public wire bits:    1796
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1636
     LUT1                           30
     LUT2                          408
     LUT3                          503
     LUT4                           89
     bipad                           2
     dff                           103
     dffc                           85
     dffe                          290
     dffp                            9
     gclkbuff                        4
     inpad                           1
     inv                             2
     logic_0                         1
     logic_1                         1
     mux4x0                         82
     mux8x0                         16
     outpad                          5
     qlal4s3b_cell_macro             1
     ram8k_2x1_cell_macro            4

Loading PCF from '/mnt/c/work/github/QuickLogic-Corp/s3-gateware/usb2serial/rtl/quickfeather.pcf'...
Loading pinmap CSV from '/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/arch/ql-eos-s3_wlcsp/pinmap_PU64.csv'...
Processing cells...
  type       | net        | pad        | loc      | type     | instance
 ------------+------------+------------+----------+----------+-----------
  outpad     | led_o      |            |          |          | $iopadmap$AL4S3B_FPGA_top.led_o
  outpad     | spi_cs_o   |            |          |          | $iopadmap$AL4S3B_FPGA_top.spi_cs_o
  inpad      | spi_miso_i |            |          |          | $iopadmap$AL4S3B_FPGA_top.spi_miso_i
  outpad     | spi_mosi_o |            |          |          | $iopadmap$AL4S3B_FPGA_top.spi_mosi_o
  outpad     | spi_sck_o  |            |          |          | $iopadmap$AL4S3B_FPGA_top.spi_sck_o
  outpad     | usb_pu_cntrl_o |            |          |          | $iopadmap$AL4S3B_FPGA_top.usb_pu_cntrl_o
  bipad      | usbp_io    |            |          |          | \u_AL4S3B_FPGA_IP.u_bipad_I0
  bipad      | usbn_io    |            |          |          | \u_AL4S3B_FPGA_IP.u_bipad_I1

31. Executing Verilog backend.
Dumping module `\AL4S3B_FPGA_top'.

32. Executing TECHMAP pass (map to technology primitives).

32.1. Executing Verilog-2005 frontend: /mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

32.2. Continuing TECHMAP pass.
Using template logic_0 for cells of type logic_0.
Using template logic_1 for cells of type logic_1.
No more expansions possible.

33. Executing TECHMAP pass (map to technology primitives).

33.1. Executing Verilog-2005 frontend: /mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v
Parsing Verilog input from `/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\inpad'.
Generating RTLIL representation for module `\outpad'.
Generating RTLIL representation for module `\bipad'.
Generating RTLIL representation for module `\ckpad'.
Generating RTLIL representation for module `\qhsckibuff'.
Generating RTLIL representation for module `\qhsckbuff'.
Generating RTLIL representation for module `\gclkbuff'.
Generating RTLIL representation for module `\logic_cell_macro'.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\mux2x0'.
Generating RTLIL representation for module `\mux4x0'.
Generating RTLIL representation for module `\mux8x0'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffc'.
Generating RTLIL representation for module `\dffp'.
Generating RTLIL representation for module `\dffpc'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffec'.
Generating RTLIL representation for module `\dffepc'.
Generating RTLIL representation for module `\dffsc'.
Generating RTLIL representation for module `\qlal4s3b_cell_macro'.
Generating RTLIL representation for module `\qlal4s3_mult_32x32_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_16x16_cell'.
Generating RTLIL representation for module `\qlal4s3_mult_cell_macro'.
Successfully finished Verilog frontend.

33.2. Continuing TECHMAP pass.
Using template $paramod$ef89328d7363dd7125c1eba8428f7d9cbe4f3212\LUT2 for cells of type LUT2.
Using template $paramod$bf21fee4b6975de7353dd955d4b3a8eef751c7c5\LUT2 for cells of type LUT2.
Using template $paramod$86fc6f3441a6779c63af6935d48b3ebd1c0460a9\LUT3 for cells of type LUT3.
Using template $paramod$03eed137224500a5a8c1bb8d02f1b39dd96a7b82\LUT2 for cells of type LUT2.
Using template gclkbuff for cells of type gclkbuff.
Using template $paramod\LUT3\INIT=9'000000001\EQN=8'00110000 for cells of type LUT3.
Using template $paramod$0dee8c45763e54f30353b4988d9129c450b64183\LUT3 for cells of type LUT3.
Using template dffc for cells of type dffc.
Using template $paramod$a3585111a807d9eb68f35b3cdf72c072f00fd2ee\LUT2 for cells of type LUT2.
Using template $paramod$08b61d33fc5053edb3ff48cc7932a6bed21127f8\LUT3 for cells of type LUT3.
Using template $paramod$7c923b411cd9c5ae06f20a7dc0292a7dec2bf7ca\LUT4 for cells of type LUT4.
Using template $paramod$73295daa79cd8f21300ad173a8fb0822f56672dc\LUT3 for cells of type LUT3.
Using template $paramod$24d692c96e87f949353bf5225861baba1dbb4f6d\LUT3 for cells of type LUT3.
Using template $paramod$730adfb485ed6cef87eb6b434905db0ddfa9b600\LUT2 for cells of type LUT2.
Using template mux8x0 for cells of type mux8x0.
Using template $paramod$88388c6c6a4eecfc7de7604fe66ccab36e5a053a\LUT2 for cells of type LUT2.
Using template mux4x0 for cells of type mux4x0.
Using template $paramod$8a2b710cf07fc1a26795eace150f0e78d8dba185\LUT3 for cells of type LUT3.
Using template $paramod$7e4bd054dbbe83c893326033e721a854d7384b31\LUT3 for cells of type LUT3.
Using template $paramod$d6994d0c267e294db2ae8ab4933a797e47cb57af\LUT3 for cells of type LUT3.
Using template $paramod\LUT1\INIT=1'1\EQN=675885097 for cells of type LUT1.
Using template dffp for cells of type dffp.
Using template $paramod$e64d32d20d7efced7d6e79c229f687bbe4091c0f\LUT3 for cells of type LUT3.
Using template $paramod$a05482f0aefd17419d352e885b744935e93eea82\LUT3 for cells of type LUT3.
Using template $paramod$02607b82793e91b0263b969f41023647c9b4f131\LUT3 for cells of type LUT3.
Using template $paramod$8daedccb3d21aa07897a5e78282e1f15fb3db8e6\LUT3 for cells of type LUT3.
Using template $paramod$b7420168b4c7f5b0c647cfee87c3adf66c456bf4\LUT3 for cells of type LUT3.
Using template qlal4s3b_cell_macro for cells of type qlal4s3b_cell_macro.
Using template dff for cells of type dff.
Using template inv for cells of type inv.
Using template dffe for cells of type dffe.
Using template $paramod$3d8b5074d7a57ec09a018a5522f0514962b45f9f\LUT3 for cells of type LUT3.
Using template $paramod$556b2258b7bf1f8a5c685103c87c4086e25b4a19\LUT3 for cells of type LUT3.
Using template $paramod$fcf7e857d2d76e2dce2606c3b6123a408ddbff7b\LUT3 for cells of type LUT3.
Using template $paramod$56921fedf45500611f0d66e04fe85fe9cf196e86\LUT3 for cells of type LUT3.
Using template $paramod$e26d5f83608228413558872bf585b830a9f56b6a\LUT2 for cells of type LUT2.
Using template $paramod$0d57a20297f7d814347a60e796eb37c1dbe1a686\LUT3 for cells of type LUT3.
Using template $paramod$e7e37961662412d7dd1961919c60cc96c5b16f01\LUT2 for cells of type LUT2.
Using template $paramod$eaa5b8ce31b5b445eaa93b247abc2c39669e1302\LUT3 for cells of type LUT3.
Using template $paramod$6d405670b23b4c2685bcba61e5b9f28a13595cbc\LUT3 for cells of type LUT3.
Using template $paramod$60512bc3a8de051e95ae08443c3979dfecc7937e\LUT3 for cells of type LUT3.
Using template $paramod$fe12650b80e312c5bb4db546ed03c40b6321bc03\LUT3 for cells of type LUT3.
Using template $paramod$b4f3093653c37ab52e4fc54e9275d31065b080d1\LUT3 for cells of type LUT3.
Using template $paramod$83ada7f46a0f26debc431c9e2d1ec0d9e0b7a4aa\LUT3 for cells of type LUT3.
Using template $paramod$f9729b78c82b70fb6ef31a6d34848cfa6bc6c09c\LUT3 for cells of type LUT3.
Using template $paramod$599d262041b1d3a38da932c48ee6b03f5bd83570\LUT3 for cells of type LUT3.
Using template $paramod$72dd4379b7d27e2d3f8bb7b284d236064f19b288\LUT3 for cells of type LUT3.
Using template $paramod$2f9c59955bd68af8c158394348f8af07a2f0a88c\LUT3 for cells of type LUT3.
Using template $paramod$029fb7df092d5131df78ff0be68aad451d319cc4\LUT3 for cells of type LUT3.
Using template $paramod$4a30532bc133c2eb9cd5f67b9a7151b65f5b78fc\LUT3 for cells of type LUT3.
Using template $paramod$875bc86a446b599ff5728e5fe80f10d08a493bbf\LUT3 for cells of type LUT3.
Using template $paramod$4be067e2764d3c18f065526d2d8c8a56fd9db269\LUT3 for cells of type LUT3.
Using template $paramod$63af56baac0b73c9058593578f9eb22b007f63ee\LUT4 for cells of type LUT4.
Using template $paramod$7aa23c7ddff975c77e13b2562382ff5ba7506ebe\LUT4 for cells of type LUT4.
Using template $paramod$8ec3083c78151c28b65d6aa206d62ef0216666fd\LUT3 for cells of type LUT3.
Using template $paramod$79025675ed4ec8affb02c7ff6a577a26000d4ca1\LUT3 for cells of type LUT3.
Using template $paramod$bbb9746efc8b2658f43049249eb9ebbf420a546a\LUT4 for cells of type LUT4.
Using template $paramod$ebab70a5830b6a9f5483ac0ce1c2f41b14b4eddd\LUT3 for cells of type LUT3.
Using template $paramod$5312816914ac0257eca33ac3be87fd42e64349ca\LUT3 for cells of type LUT3.
Using template $paramod$39283985813397b2982b2db40f5eec70aa6c0400\LUT4 for cells of type LUT4.
Using template $paramod$24543c1b29011b9d7bc7323f98d573e61331bb6b\LUT4 for cells of type LUT4.
Using template $paramod$29ccc7d4c8ccfdd2be209c91f4af848b0c4ba64f\LUT4 for cells of type LUT4.
Using template $paramod$55fa1778e27e2348d05e190a71bd318deb844c98\LUT4 for cells of type LUT4.
Using template $paramod$2f169512bfbecfd23f5985882217b2be43ac9ccf\LUT4 for cells of type LUT4.
Using template $paramod$5a18c2d384c761a7f52a5da52df694a225ad5849\LUT4 for cells of type LUT4.
Using template $paramod$5e72dc4e5623af7d91f16d2f3df3af922e71a50e\LUT4 for cells of type LUT4.
Using template $paramod$a29fbc6a90f3f74f03beb13f1e9f6984833d21cb\LUT4 for cells of type LUT4.
Using template $paramod$c5805fc3e52c7ef3bcf74006d75d1339cc69233e\LUT4 for cells of type LUT4.
Using template $paramod$d4ac6312f6e8b79de9ed3e6c16ae773d201819f0\LUT4 for cells of type LUT4.
Using template $paramod$5406a0490d3fcc762132b74ed159b39020c81749\LUT4 for cells of type LUT4.
Using template $paramod$0bac8de66bcfb448c202f31a4c603d45054ce4da\LUT4 for cells of type LUT4.
Using template $paramod$5439f95b730483be4c800922bcebe9a105e90f4d\LUT4 for cells of type LUT4.
Using template $paramod$50dc73d66972589f576182ba45a9a07a75bf6d32\LUT4 for cells of type LUT4.
Using template $paramod$d41ff156b5b3afe68c75b29a4119a2475063e619\LUT4 for cells of type LUT4.
Using template $paramod$c3eb90a615d9a5a74ac528502e23010b3c580dc0\LUT3 for cells of type LUT3.
Using template $paramod$daa85fefc07cb05f93a19b0c532ed5c8f69dbfa4\LUT4 for cells of type LUT4.
Using template $paramod$5fff4eed3dfe46da722c8abfad4e43b106987cbf\LUT3 for cells of type LUT3.
Using template $paramod$e6dbcc1d1ac053dae00196174979350f56003cf9\LUT4 for cells of type LUT4.
Using template $paramod$d0072a8af4321893630082a1108feac18ea2649c\LUT3 for cells of type LUT3.
Using template $paramod$2760d949562be3a1888b531500ae2c18edae8891\LUT3 for cells of type LUT3.
Using template $paramod$9e2ab2535c9d05f2c5fc8720017987c0e3804647\LUT3 for cells of type LUT3.
Using template $paramod$225c909635c1625087cedddcca851a652988dca6\LUT4 for cells of type LUT4.
Using template $paramod$b83955f77c7d59d9cdbc7f6bd3cba5d4404d667e\LUT4 for cells of type LUT4.
Using template $paramod$e5a1bb0f4f36ac02cd64a0b2ad5eb4d6b19227f1\LUT3 for cells of type LUT3.
Using template $paramod$a41794dd50a9561ce97e63748185efccb6d9b563\LUT4 for cells of type LUT4.
Using template $paramod$ef65bc4278e07bfdba47ea25523f563975b336a5\LUT3 for cells of type LUT3.
Using template $paramod$9c8f262144be9aab81ba53098509a8dbb0a1c736\LUT4 for cells of type LUT4.
Using template $paramod$bf1c513ceb7577cfbdc75c196fcb4105bbf7b783\LUT3 for cells of type LUT3.
Using template $paramod$741cfe7f21050fb8ef86b8a38cc2660e65b6e444\LUT4 for cells of type LUT4.
Using template $paramod\bipad\IO_PAD=0'\IO_LOC=0'\IO_TYPE=0' for cells of type bipad.
Using template $paramod$775e655b5d462b4001877c3627f7b0f5b0d92179\LUT3 for cells of type LUT3.
Using template $paramod$436022d820b3dbd44e657a3234134ceb34b3680e\LUT4 for cells of type LUT4.
Using template $paramod$7f2ed275b0d2a62a3396f6bf9e1cabf67adb336e\LUT4 for cells of type LUT4.
Using template $paramod$9e35db09801d44e7d3829ca6d3166367119eac5f\LUT3 for cells of type LUT3.
Using template $paramod$117878e17b984a4e8cffdc22dab05db2ff26a692\LUT4 for cells of type LUT4.
Using template $paramod$f60c30cf21001851d72834be1542154d9b29c456\LUT3 for cells of type LUT3.
Using template $paramod$b0853c3b57c3f8b3dc047e8d59d1048f5920ba1a\LUT4 for cells of type LUT4.
Using template $paramod$c3fc6ecf2ee49edeade3141f02db3291d2f6fe83\LUT4 for cells of type LUT4.
Using template $paramod$fa9f33fa749cff0f73a28f9b02daf158b2d6d27b\LUT4 for cells of type LUT4.
Using template $paramod$c15338fc3c91d2159cd2571900d6d19bbd1f3434\LUT4 for cells of type LUT4.
Using template $paramod$fde1321a2d527909ddb45d426da43771e06f20d7\LUT4 for cells of type LUT4.
Using template $paramod$d77632a604e9b369b4808cc23ddbf7529eb06cfa\LUT3 for cells of type LUT3.
Using template $paramod$b8e400b0c524196854471b6867fb4998e798de7d\LUT3 for cells of type LUT3.
Using template $paramod$8a2feb93738ef18b8c10b1072c54f2f90a829eaa\LUT3 for cells of type LUT3.
Using template $paramod$c1cf2a7bb05dbe36e7da4338b2066b8f5f885340\LUT3 for cells of type LUT3.
Using template $paramod\outpad\IO_PAD=0'\IO_LOC=0'\IO_TYPE=0' for cells of type outpad.
Using template $paramod$6ef630a3c24759c4cad423b5e59330a827c0e2f5\LUT3 for cells of type LUT3.
Using template $paramod\inpad\IO_PAD=0'\IO_LOC=0'\IO_TYPE=0' for cells of type inpad.
Using template $paramod$d03bd35f1357035944512e60e3d48dc9959d47e4\LUT4 for cells of type LUT4.
Using template $paramod$d9177b6a9606de07ce376a94117beef516ccdd04\LUT4 for cells of type LUT4.
No more expansions possible.

34. Executing TECHMAP pass (map to technology primitives).

34.1. Executing Verilog-2005 frontend: /mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v
Parsing Verilog input from `/mnt/c/Work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/install/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v' to AST representation.
Generating RTLIL representation for module `\ram8k_2x1_cell_macro'.
Successfully finished Verilog frontend.

34.2. Continuing TECHMAP pass.
Using template $paramod$ac9474eb75fb2549ea8d7b5b73895771f085827c\ram8k_2x1_cell_macro for cells of type ram8k_2x1_cell_macro.
Using template $paramod$e23d9ba74b89ff78088991d49c787e2114540713\ram8k_2x1_cell_macro for cells of type ram8k_2x1_cell_macro.
No more expansions possible.

35. Executing OPT_EXPR pass (perform const folding).
Optimizing module AL4S3B_FPGA_top.

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \AL4S3B_FPGA_top..
Removed 5 unused cells and 1950 unused wires.

37. Executing SETUNDEF pass (replace undef values with defined constants).

38. Printing statistics.

=== AL4S3B_FPGA_top ===

   Number of wires:              13193
   Number of wire bits:          13696
   Number of public wires:       13181
   Number of public wire bits:   13617
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1633
     ASSP                            1
     BIDIR_CELL                      7
     C_FRAG                        105
     F_FRAG                         32
     GMUX_IC                         4
     Q_FRAG                        487
     RAM_CE0_FE0_PR0_WSA0_WSB0_VPR      2
     RAM_CE0_FE1_D0_PR0_WSA0_WSB0_VPR      2
     T_FRAG                        993

39. Executing JSON backend.

40. Executing Verilog backend.
Dumping module `\AL4S3B_FPGA_top'.

Warnings: 103 unique messages, 120 total
End of script. Logfile hash: f300e67594, CPU: user 9.86s system 0.58s, MEM: 316.56 MB peak
Yosys 0.9+2406 (git sha1 4045d484, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-long-path/conda/conda-bld/yosys_1598893160086/work=/usr/local/src/conda/yosys-0.5_7972_g4045d484 -fdebug-prefix-map=/mnt/c/work/github/QuickLogic-Corp/quicklogic-fpga-toolchain-ubuntu/qlsym1.2/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 26% 4x write_verilog (2 sec), 18% 43x read_verilog (1 sec), ...
