#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b5d9397570 .scope module, "Test" "Test" 2 2;
 .timescale -9 -9;
v000001b5d93933a0_0 .var "A", 4 0;
v000001b5d9393440_0 .net "Alu", 4 0, v000001b5d9362c10_0;  1 drivers
v000001b5d93934e0_0 .var "B", 4 0;
v000001b5d9393580_0 .var "S", 3 0;
S_000001b5d9397700 .scope module, "uut" "ALU_Gate" 2 9, 3 1 0, S_000001b5d9397570;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "S";
    .port_info 1 /INPUT 5 "A";
    .port_info 2 /INPUT 5 "B";
    .port_info 3 /OUTPUT 5 "Alu";
v000001b5d9397890_0 .net "A", 4 0, v000001b5d93933a0_0;  1 drivers
v000001b5d9362c10_0 .var "Alu", 4 0;
v000001b5d9397930_0 .net "B", 4 0, v000001b5d93934e0_0;  1 drivers
v000001b5d9393300_0 .net "S", 3 0, v000001b5d9393580_0;  1 drivers
E_000001b5d94bb410 .event anyedge, v000001b5d9393300_0;
    .scope S_000001b5d9397700;
T_0 ;
    %wait E_000001b5d94bb410;
    %load/vec4 v000001b5d9393300_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001b5d9362c10_0, 0, 5;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001b5d9397890_0;
    %load/vec4 v000001b5d9397930_0;
    %nand;
    %store/vec4 v000001b5d9362c10_0, 0, 5;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001b5d9397890_0;
    %load/vec4 v000001b5d9397930_0;
    %xor;
    %store/vec4 v000001b5d9362c10_0, 0, 5;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001b5d9397890_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001b5d9362c10_0, 0, 5;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001b5d9397930_0;
    %parti/s 4, 0, 2;
    %load/vec4 v000001b5d9397930_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b5d9362c10_0, 0, 5;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001b5d9397930_0;
    %load/vec4 v000001b5d9397890_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %load/vec4 v000001b5d9397890_0;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v000001b5d9397930_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000001b5d9362c10_0, 0, 5;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001b5d9397930_0;
    %load/vec4 v000001b5d9397890_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001b5d9362c10_0, 0, 5;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b5d9362c10_0, 0, 5;
T_0.11 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b5d9397570;
T_1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001b5d9393580_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b5d93933a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001b5d93934e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001b5d9393580_0, 0, 4;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001b5d93933a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b5d93934e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001b5d9393580_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b5d93933a0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001b5d93934e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001b5d9393580_0, 0, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001b5d93933a0_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001b5d93934e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b5d9393580_0, 0, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001b5d93933a0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001b5d93934e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b5d9393580_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b5d93933a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b5d93934e0_0, 0, 5;
    %delay 100, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001b5d9393580_0, 0, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b5d93933a0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001b5d93934e0_0, 0, 5;
    %delay 100, 0;
    %end;
    .thread T_1;
    .scope S_000001b5d9397570;
T_2 ;
    %vpi_call 2 44 "$display", "Starting Testbench" {0 0 0};
    %delay 700, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b5d9397570;
T_3 ;
    %vpi_call 2 50 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.sv";
    ".\design.sv";
