Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:18:28 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postRoute.timing.rpt
| Design       : sha1
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.947ns  (required time - arrival time)
  Source:                 A_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.757ns (44.805%)  route 2.164ns (55.195%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 6.922 - 3.000 ) 
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.481     4.263    clk_i_IBUF_BUFG
    SLICE_X8Y98                                                       r  A_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.254     4.517 r  A_reg[30]/Q
                         net (fo=9, routed)           0.536     5.053    p_0_in1_in[3]
    SLICE_X13Y91         LUT3 (Prop_lut3_I0_O)        0.043     5.096 r  A[11]_i_27/O
                         net (fo=1, routed)           0.191     5.287    n_0_A[11]_i_27
    SLICE_X11Y92         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.549 r  A_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000     5.549    n_0_A_reg[11]_i_19
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.653 r  A_reg[15]_i_19/O[0]
                         net (fo=3, routed)           0.342     5.995    n_7_A_reg[15]_i_19
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.120     6.115 r  A[11]_i_6/O
                         net (fo=1, routed)           0.358     6.473    n_0_A[11]_i_6
    SLICE_X8Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     6.718 r  A_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.718    n_0_A_reg[11]_i_2
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.768 r  A_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.768    n_0_A_reg[15]_i_2
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     6.915 r  A_reg[19]_i_2/O[3]
                         net (fo=3, routed)           0.314     7.229    n_4_A_reg[19]_i_2
    SLICE_X9Y94          LUT2 (Prop_lut2_I0_O)        0.120     7.349 r  A[19]_i_12/O
                         net (fo=1, routed)           0.000     7.349    n_0_A[19]_i_12
    SLICE_X9Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     7.536 r  A_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.536    n_0_A_reg[19]_i_3
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.643 r  A_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.423     8.066    data2[22]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.118     8.184 r  A[22]_i_1/O
                         net (fo=1, routed)           0.000     8.184    n_0_A[22]_i_1
    SLICE_X9Y99          FDRE                                         r  A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
    AL31                                              0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     3.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.005     5.495    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     5.567 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, routed)         1.355     6.922    clk_i_IBUF_BUFG
    SLICE_X9Y99                                                       r  A_reg[22]/C
                         clock pessimism              0.317     7.240    
                         clock uncertainty           -0.035     7.204    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.033     7.237    A_reg[22]
  -------------------------------------------------------------------
                         required time                          7.237    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                 -0.947    




