--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml neander.twx neander.ncd -o neander.twr neander.pcf -ucf
neander.ucf

Design file:              neander.ncd
Physical constraint file: neander.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkMain
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
passo_a_passo|    0.727(R)|    0.596(R)|clkMain_BUFGP     |   0.000|
-------------+------------+------------+------------------+--------+

Clock clkMain to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
N_led       |    9.312(R)|clkMain_BUFGP     |   0.000|
Z_led       |    8.067(R)|clkMain_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock alt_view
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alt_view       |   -2.429|   -2.429|         |         |
clkMain        |    7.589|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkMain
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
alt_view           |    7.689|    7.388|         |         |
clkMain            |    7.181|         |         |         |
ender_high         |    4.098|         |         |         |
ender_low          |    3.962|         |         |         |
rst_or_bram_in_low |    6.983|         |         |         |
run_or_bram_in_high|    7.689|    4.160|         |         |
writeB             |    7.689|    3.681|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ender_high
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ender_high     |    2.374|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ender_low
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ender_low      |    2.407|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_or_bram_in_low
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alt_view       |   -0.893|   -0.893|         |         |
clkMain        |    5.415|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock run_or_bram_in_high
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alt_view       |   -2.106|   -2.106|         |         |
clkMain        |    7.589|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock writeB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alt_view       |   -0.985|   -0.985|         |         |
clkMain        |    7.589|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 07 18:22:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



