$date
	Thu Apr 20 17:48:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module tb_DFFSR $end
$var wire 1 ! Q $end
$var reg 1 " CLR $end
$var reg 1 # D $end
$var reg 1 $ SET $end
$var reg 1 % clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
x#
x"
x!
$end
#100
1%
#200
0%
#300
1%
#400
0"
0$
0#
0%
#500
0!
1"
1%
#600
0%
#700
1%
#800
0%
#900
1%
#1000
0"
0%
#1100
1%
#1200
0%
#1300
1%
#1400
1!
1$
0%
#1450
0!
1"
#1500
0"
1%
#1600
0%
#1700
1!
1%
#1800
0%
#1900
0$
1#
1%
#2000
0!
1"
0%
#2100
1%
#2200
0%
#2300
1%
#2400
1!
0"
1$
0#
0%
#2500
0!
1"
1%
#2600
0%
#2700
1%
#2800
0%
#2900
0$
1%
#3000
0%
#3100
1%
#3200
0%
#3300
1%
#3400
1#
0%
#3500
0"
1%
#3600
0%
#3700
1!
1%
#3800
0%
#3900
1%
#3950
0!
1"
#4000
0"
0%
#4100
1!
1%
#4200
0%
#4300
1%
#4400
1$
0#
0%
#4450
0!
1"
#4500
1%
#4600
0%
#4700
1%
#4800
0%
#4900
1%
#4950
0"
#5000
1"
0%
#5100
1%
#5200
0%
#5300
1%
#5400
1#
0%
#5450
0"
#5500
0!
1"
1%
#5600
0%
#5700
1%
#5800
0%
#5900
1%
