#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 29 19:23:11 2024
# Process ID: 38452
# Current directory: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\TTL_out_output\TTL_out.tcl
# Log file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\TTL_out_output\TTL_out.tcl}
