[
    {
        "": {
            "header": [
                "Total Design",
                "WNS (ns)",
                "TNS (ns)"
            ],
            "data": [
                [
                    "Setup",
                    "-4.37447",
                    "-300.44"
                ],
                [
                    "Hold",
                    "Met",
                    "Met"
                ]
            ]
        }
    },
    {
        "": {
            "header": [
                "Intra-clock",
                "Constraint (ns)",
                "Path Delay (ns)",
                "WNS (ns)",
                "FMAX (MHz)"
            ],
            "data": [
                [
                    "read_clock",
                    "Met",
                    "0",
                    "Met",
                    "0"
                ],
                [
                    "write_clock",
                    "Met",
                    "0",
                    "Met",
                    "0"
                ]
            ]
        }
    },
    {
        "": {
            "header": [
                "Inter-clock",
                "Constraint (ns)",
                "Path Delay (ns)",
                "WNS (ns)",
                "FMAX (MHz)"
            ],
            "data": [
                [
                    "virtual_io_clock to read_clock",
                    "0",
                    "2.34598",
                    "-2.34598",
                    "426.261"
                ],
                [
                    "virtual_io_clock to write_clock",
                    "0",
                    "3.11715",
                    "-3.11715",
                    "320.806"
                ],
                [
                    "read_clock to virtual_io_clock",
                    "0",
                    "4.37447",
                    "-4.37447",
                    "228.599"
                ]
            ]
        }
    }
]