; ModuleID = 'test_false_branch'
source_filename = "test_false_branch"
target datalayout = "e-m:w-i64:64-f80:128-n8:16:32:64-S128"

declare i32 @printf(i8*, ...)

declare i32 @scanf(i8*)

define i32 @main() {
entry:
  br i1 false, label %if_block, label %else_block

if_block:                                         ; preds = %entry
  ret i32 1

else_block:                                       ; preds = %entry
  ret i32 1
}
