##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Impresora_IntClock
		4.4::Critical Path Report for LCD_1_IntClock
		4.5::Critical Path Report for LCD_2_IntClock
		4.6::Critical Path Report for PC_IntClock
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.6::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
		5.7::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
		5.8::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
		5.9::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
		5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.11::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                        | Frequency: 56.06 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 56.06 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Impresora_IntClock             | Frequency: 56.92 MHz  | Target: 0.08 MHz   | 
Clock: LCD_1_IntClock                 | Frequency: 58.91 MHz  | Target: 0.46 MHz   | 
Clock: LCD_2_IntClock                 | Frequency: 46.35 MHz  | Target: 0.46 MHz   | 
Clock: PC_IntClock                    | Frequency: 49.11 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock                    | Frequency: 78.62 MHz  | Target: 0.02 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             2.175e+007       21732527    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_1             41666.7          23829       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Impresora_IntClock  41666.7          24098       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_1_IntClock      41666.7          25341       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_2_IntClock      41666.7          25171       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           PC_IntClock         41666.7          25259       N/A              N/A         N/A              N/A         N/A              N/A         
Impresora_IntClock  Impresora_IntClock  1.30417e+007     13024376    N/A              N/A         N/A              N/A         N/A              N/A         
LCD_1_IntClock      LCD_1_IntClock      2.16667e+006     2149692     N/A              N/A         N/A              N/A         N/A              N/A         
LCD_2_IntClock      LCD_2_IntClock      2.16667e+006     2145093     N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock         PC_IntClock         1.30417e+007     13021305    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock         timer_clock         6.25e+007        62487281    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_LCD_1(0)_PAD   29614         LCD_1_IntClock:R             
Tx_LCD_2(0)_PAD   30855         LCD_2_IntClock:R             
Tx_PC(0)_PAD      31560         PC_IntClock:R                
Tx_Print(0)_PAD   34129         Impresora_IntClock:R         
Tx_TW(0)_PAD      31505         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 56.06 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                  iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0          macrocell7    6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell7    3350  12026  23829  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell66   2302  14328  23829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.06 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                  iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0          macrocell7    6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell7    3350  12026  23829  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell66   2302  14328  23829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Impresora_IntClock
************************************************
Clock: Impresora_IntClock
Frequency: 56.92 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell13        2092   2092  24098  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell16     6361   8453  24098  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell16     3350  11803  24098  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2296  14099  24098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LCD_1_IntClock
********************************************
Clock: LCD_1_IntClock
Frequency: 58.91 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2149692p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  2149692  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell30      2247   4757  2149692  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/q           macrocell30      3350   8107  2149692  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   2858  10965  2149692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LCD_2_IntClock
********************************************
Clock: LCD_2_IntClock
Frequency: 46.35 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2145093p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16214
-------------------------------------   ----- 
End-of-path arrival time (ps)           16214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q            macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_counter_load\/main_1  macrocell42    5631   6881  2145093  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell42    3350  10231  2145093  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell     5983  16214  2145093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 49.11 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021305p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q     macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell24   8066   9316  13021305  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell24   3350  12666  13021305  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2335  15001  13021305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 78.62 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62487281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell16   2290   2290  62487281  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1        macrocell46      2895   5185  62487281  RISE       1
\Timer_1:TimerUDB:status_tc\/q             macrocell46      3350   8535  62487281  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0  statusicell11    3684  12219  62487281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell11       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25341p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                           iocell9          2485   2485  25341  RISE       1
\LCD_1:BUART:rx_postpoll\/main_0         macrocell34      4709   7194  25341  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell34      3350  10544  25341  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2311  12856  25341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25171p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13026
-------------------------------------   ----- 
End-of-path arrival time (ps)           13026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                           iocell11         2805   2805  25171  RISE       1
\LCD_2:BUART:rx_postpoll\/main_1         macrocell43      4615   7420  25171  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell43      3350  10770  25171  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2256  13026  25171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25259p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                           iocell4         2234   2234  25259  RISE       1
\PC:BUART:rx_postpoll\/main_0         macrocell25     5033   7267  25259  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell25     3350  10617  25259  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2320  12937  25259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell13        2092   2092  24098  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell16     6361   8453  24098  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell16     3350  11803  24098  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2296  14099  24098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                  iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0          macrocell7    6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell7    3350  12026  23829  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell66   2302  14328  23829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1


5.6::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2149692p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  2149692  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell30      2247   4757  2149692  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/q           macrocell30      3350   8107  2149692  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   2858  10965  2149692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1


5.7::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2145093p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16214
-------------------------------------   ----- 
End-of-path arrival time (ps)           16214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q            macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_counter_load\/main_1  macrocell42    5631   6881  2145093  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell42    3350  10231  2145093  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell     5983  16214  2145093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.8::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021305p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q     macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell24   8066   9316  13021305  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell24   3350  12666  13021305  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2335  15001  13021305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1


5.9::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024376p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11101
-------------------------------------   ----- 
End-of-path arrival time (ps)           11101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                      macrocell70     1250   1250  13024376  RISE       1
\Impresora:BUART:counter_load_not\/main_0           macrocell11     4268   5518  13024376  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell11     3350   8868  13024376  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2232  11101  13024376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1


5.10::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21732527p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11283
-------------------------------------   ----- 
End-of-path arrival time (ps)           11283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                      macrocell50     1250   1250  21732527  RISE       1
\Surtidor:BUART:counter_load_not\/main_0           macrocell2      4381   5631  21732527  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell2      3350   8981  21732527  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11283  21732527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.11::Critical Path Report for (timer_clock:R vs. timer_clock:R)
****************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62487281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell16   2290   2290  62487281  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1        macrocell46      2895   5185  62487281  RISE       1
\Timer_1:TimerUDB:status_tc\/q             macrocell46      3350   8535  62487281  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0  statusicell11    3684  12219  62487281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell11       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                  iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0          macrocell7    6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell7    3350  12026  23829  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell66   2302  14328  23829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 23829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14328
-------------------------------------   ----- 
End-of-path arrival time (ps)           14328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                            iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0    macrocell7    6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell7    3350  12026  23829  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_3  macrocell68   2302  14328  23829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 23835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14321
-------------------------------------   ----- 
End-of-path arrival time (ps)           14321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0  macrocell7    6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell7    3350  12026  23829  RISE       1
\Surtidor:BUART:rx_state_0\/main_3   macrocell56   2296  14321  23835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_status_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 23835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14321
-------------------------------------   ----- 
End-of-path arrival time (ps)           14321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0  macrocell7    6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell7    3350  12026  23829  RISE       1
\Surtidor:BUART:rx_status_3\/main_3  macrocell65   2296  14321  23835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                 iocell1         2503   2503  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0         macrocell7      6173   8676  23829  RISE       1
\Surtidor:BUART:rx_postpoll\/q              macrocell7      3350  12026  23829  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2306  14332  23865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24098p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14099
-------------------------------------   ----- 
End-of-path arrival time (ps)           14099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell13        2092   2092  24098  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell16     6361   8453  24098  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell16     3350  11803  24098  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2296  14099  24098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25171p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13026
-------------------------------------   ----- 
End-of-path arrival time (ps)           13026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                           iocell11         2805   2805  25171  RISE       1
\LCD_2:BUART:rx_postpoll\/main_1         macrocell43      4615   7420  25171  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell43      3350  10770  25171  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2256  13026  25171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25259p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12937
-------------------------------------   ----- 
End-of-path arrival time (ps)           12937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                           iocell4         2234   2234  25259  RISE       1
\PC:BUART:rx_postpoll\/main_0         macrocell25     5033   7267  25259  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell25     3350  10617  25259  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2320  12937  25259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25341p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12856
-------------------------------------   ----- 
End-of-path arrival time (ps)           12856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                           iocell9          2485   2485  25341  RISE       1
\LCD_1:BUART:rx_postpoll\/main_0         macrocell34      4709   7194  25341  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell34      3350  10544  25341  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2311  12856  25341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 28541p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                   iocell11       2805   2805  25171  RISE       1
\LCD_2:BUART:rx_state_0\/main_9  macrocell123   6811   9616  28541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 28541p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9616
-------------------------------------   ---- 
End-of-path arrival time (ps)           9616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                    iocell11       2805   2805  25171  RISE       1
\LCD_2:BUART:rx_status_3\/main_6  macrocell131   6811   9616  28541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 28549p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                   iocell11       2805   2805  25171  RISE       1
\LCD_2:BUART:rx_state_2\/main_8  macrocell126   6803   9608  28549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell13      2092   2092  24098  RISE       1
MODIN5_1/main_2  macrocell81   6361   8453  29704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell13      2092   2092  24098  RISE       1
MODIN5_0/main_2  macrocell82   6361   8453  29704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 29879p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                   iocell9        2485   2485  25341  RISE       1
\LCD_1:BUART:rx_state_2\/main_5  macrocell110   5793   8278  29879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_last\/main_0
Capture Clock  : \LCD_1:BUART:rx_last\/clock_0
Path slack     : 29879p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                iocell9        2485   2485  25341  RISE       1
\LCD_1:BUART:rx_last\/main_0  macrocell116   5793   8278  29879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell116        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_last\/main_0
Capture Clock  : \LCD_2:BUART:rx_last\/clock_0
Path slack     : 29887p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                iocell11       2805   2805  25171  RISE       1
\LCD_2:BUART:rx_last\/main_0  macrocell132   5464   8269  29887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell132        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 29892p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                   iocell9        2485   2485  25341  RISE       1
\LCD_1:BUART:rx_state_0\/main_5  macrocell107   5780   8265  29892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 29892p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8265
-------------------------------------   ---- 
End-of-path arrival time (ps)           8265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                    iocell9        2485   2485  25341  RISE       1
\LCD_1:BUART:rx_status_3\/main_5  macrocell115   5780   8265  29892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 29965p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                   iocell4       2234   2234  25259  RISE       1
\PC:BUART:rx_state_0\/main_5  macrocell91   5957   8191  29965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 29965p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8191
-------------------------------------   ---- 
End-of-path arrival time (ps)           8191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                    iocell4       2234   2234  25259  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell99   5957   8191  29965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 30108p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                   iocell4       2234   2234  25259  RISE       1
\PC:BUART:rx_state_2\/main_5  macrocell94   5815   8049  30108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 30108p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                   model name    delay     AT  slack  edge  Fanout
-------------------------  ------------  -----  -----  -----  ----  ------
Rx_PC(0)/fb                iocell4        2234   2234  25259  RISE       1
\PC:BUART:rx_last\/main_0  macrocell100   5815   8049  30108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell100        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb      iocell1       2503   2503  23829  RISE       1
MODIN1_1/main_2  macrocell62   5252   7755  30402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb      iocell1       2503   2503  23829  RISE       1
MODIN1_0/main_2  macrocell63   5252   7755  30402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_state_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 30402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                         iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_state_2\/main_5  macrocell59   5252   7755  30402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_last\/main_0
Capture Clock  : \Surtidor:BUART:rx_last\/clock_0
Path slack     : 30402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                      iocell1       2503   2503  23829  RISE       1
\Surtidor:BUART:rx_last\/main_0  macrocell67   5252   7755  30402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_state_2\/main_5
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 30412p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                       iocell13      2092   2092  24098  RISE       1
\Impresora:BUART:rx_state_2\/main_5  macrocell78   5653   7745  30412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_last\/main_0
Capture Clock  : \Impresora:BUART:rx_last\/clock_0
Path slack     : 30412p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7745
-------------------------------------   ---- 
End-of-path arrival time (ps)           7745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                    iocell13      2092   2092  24098  RISE       1
\Impresora:BUART:rx_last\/main_0  macrocell84   5653   7745  30412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_state_0\/main_5
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 30448p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                       iocell13      2092   2092  24098  RISE       1
\Impresora:BUART:rx_state_0\/main_5  macrocell75   5616   7708  30448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_status_3\/main_5
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 30448p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                        iocell13      2092   2092  24098  RISE       1
\Impresora:BUART:rx_status_3\/main_5  macrocell83   5616   7708  30448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:pollcount_1\/main_3
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 30737p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                    iocell11       2805   2805  25171  RISE       1
\LCD_2:BUART:pollcount_1\/main_3  macrocell129   4615   7420  30737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:pollcount_0\/main_2
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 30737p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell11            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                    iocell11       2805   2805  25171  RISE       1
\LCD_2:BUART:pollcount_0\/main_2  macrocell130   4615   7420  30737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell4       2234   2234  25259  RISE       1
MODIN9_1/main_2  macrocell97   5033   7267  30890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PC(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30890p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#313 vs. PC_IntClock:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7267
-------------------------------------   ---- 
End-of-path arrival time (ps)           7267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PC(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_PC(0)/fb      iocell4       2234   2234  25259  RISE       1
MODIN9_0/main_2  macrocell98   5033   7267  30890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 30963p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb    iocell9        2485   2485  25341  RISE       1
MODIN13_1/main_2  macrocell113   4709   7194  30963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 30963p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb    iocell9        2485   2485  25341  RISE       1
MODIN13_0/main_2  macrocell114   4709   7194  30963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2145093p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16214
-------------------------------------   ----- 
End-of-path arrival time (ps)           16214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q            macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_counter_load\/main_1  macrocell42    5631   6881  2145093  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell42    3350  10231  2145093  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell     5983  16214  2145093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_load_fifo\/q
Path End       : \LCD_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2149010p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17156
-------------------------------------   ----- 
End-of-path arrival time (ps)           17156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_load_fifo\/q      macrocell124    1250   1250  2149010  RISE       1
\LCD_2:BUART:rx_status_4\/main_0  macrocell44     6588   7838  2149010  RISE       1
\LCD_2:BUART:rx_status_4\/q       macrocell44     3350  11188  2149010  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_4  statusicell10   5968  17156  2149010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell10       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2149692p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  2149692  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell30      2247   4757  2149692  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/q           macrocell30      3350   8107  2149692  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   2858  10965  2149692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2149801p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q                macrocell123     1250   1250  2145093  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   9606  10856  2149801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149898p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q            macrocell107   1250   1250  2149898  RISE       1
\LCD_1:BUART:rx_counter_load\/main_1  macrocell33    3917   5167  2149898  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell33    3350   8517  2149898  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell     2892  11409  2149898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149979p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10497
-------------------------------------   ----- 
End-of-path arrival time (ps)           10497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q                      macrocell118     1250   1250  2149979  RISE       1
\LCD_2:BUART:counter_load_not\/main_0           macrocell38      3571   4821  2149979  RISE       1
\LCD_2:BUART:counter_load_not\/q                macrocell38      3350   8171  2149979  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2326  10497  2149979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                      macrocell103     1250   1250  2149991  RISE       1
\LCD_1:BUART:counter_load_not\/main_1           macrocell29      3633   4883  2149991  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell29      3350   8233  2149991  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2253  10486  2149991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2150176p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell14   2510   2510  2150176  RISE       1
\LCD_2:BUART:tx_bitclk_enable_pre\/main_0      macrocell39      2305   4815  2150176  RISE       1
\LCD_2:BUART:tx_bitclk_enable_pre\/q           macrocell39      3350   8165  2150176  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell13   2316  10481  2150176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2152249p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13917
-------------------------------------   ----- 
End-of-path arrival time (ps)           13917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152249  RISE       1
\LCD_2:BUART:tx_status_0\/main_2                 macrocell40      4692   8272  2152249  RISE       1
\LCD_2:BUART:tx_status_0\/q                      macrocell40      3350  11622  2152249  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0                 statusicell9     2296  13917  2152249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell9        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152580p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q         macrocell122     1250   1250  2146683  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   6827   8077  2152580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2152679p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell127   1250   1250  2152679  RISE       1
\LCD_2:BUART:rx_state_2\/main_2   macrocell126   9228  10478  2152679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2152867p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10290
-------------------------------------   ----- 
End-of-path arrival time (ps)           10290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell130   1250   1250  2151126  RISE       1
\LCD_2:BUART:rx_state_0\/main_10  macrocell123   9040  10290  2152867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2152867p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10290
-------------------------------------   ----- 
End-of-path arrival time (ps)           10290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell130   1250   1250  2151126  RISE       1
\LCD_2:BUART:rx_status_3\/main_7  macrocell131   9040  10290  2152867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2153219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell127   1250   1250  2152679  RISE       1
\LCD_2:BUART:rx_state_0\/main_2   macrocell123   8688   9938  2153219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2153219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q   macrocell127   1250   1250  2152679  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_2  macrocell124   8688   9938  2153219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2153219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell127   1250   1250  2152679  RISE       1
\LCD_2:BUART:rx_state_3\/main_2   macrocell125   8688   9938  2153219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2153219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9938
-------------------------------------   ---- 
End-of-path arrival time (ps)           9938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell127   1250   1250  2152679  RISE       1
\LCD_2:BUART:rx_status_3\/main_2  macrocell131   8688   9938  2153219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_1:BUART:sTX:TxSts\/clock
Path slack     : 2153426p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12741
-------------------------------------   ----- 
End-of-path arrival time (ps)           12741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2153426  RISE       1
\LCD_1:BUART:tx_status_0\/main_2                 macrocell31      3487   7067  2153426  RISE       1
\LCD_1:BUART:tx_status_0\/q                      macrocell31      3350  10417  2153426  RISE       1
\LCD_1:BUART:sTX:TxSts\/status_0                 statusicell7     2323  12741  2153426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxSts\/clock                              statusicell7        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153970p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q          macrocell127     1250   1250  2152679  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   5437   6687  2153970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2154068p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12099
-------------------------------------   ----- 
End-of-path arrival time (ps)           12099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2154068  RISE       1
\LCD_1:BUART:rx_status_4\/main_1                 macrocell35      2311   5891  2154068  RISE       1
\LCD_1:BUART:rx_status_4\/q                      macrocell35      3350   9241  2154068  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_4                 statusicell8     2858  12099  2154068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell8        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154324p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6333
-------------------------------------   ---- 
End-of-path arrival time (ps)           6333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                macrocell102     1250   1250  2150936  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   5083   6333  2154324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154377p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q         macrocell106     1250   1250  2150106  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   5030   6280  2154377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2154642p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154642  RISE       1
\LCD_2:BUART:rx_state_2\/main_7         macrocell126   6575   8515  2154642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2154652p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8505
-------------------------------------   ---- 
End-of-path arrival time (ps)           8505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154642  RISE       1
\LCD_2:BUART:rx_state_0\/main_7         macrocell123   6565   8505  2154652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2154652p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8505
-------------------------------------   ---- 
End-of-path arrival time (ps)           8505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154642  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_7       macrocell124   6565   8505  2154652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2154652p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8505
-------------------------------------   ---- 
End-of-path arrival time (ps)           8505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154642  RISE       1
\LCD_2:BUART:rx_state_3\/main_7         macrocell125   6565   8505  2154652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2154664p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154664  RISE       1
\LCD_2:BUART:rx_state_0\/main_6         macrocell123   6552   8492  2154664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2154664p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154664  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_6       macrocell124   6552   8492  2154664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2154664p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154664  RISE       1
\LCD_2:BUART:rx_state_3\/main_6         macrocell125   6552   8492  2154664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2154683p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2154664  RISE       1
\LCD_2:BUART:rx_state_2\/main_6         macrocell126   6534   8474  2154683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2154768p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154768  RISE       1
\LCD_2:BUART:rx_state_0\/main_5         macrocell123   6449   8389  2154768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2154768p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154768  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_5       macrocell124   6449   8389  2154768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2154768p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8389
-------------------------------------   ---- 
End-of-path arrival time (ps)           8389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154768  RISE       1
\LCD_2:BUART:rx_state_3\/main_5         macrocell125   6449   8389  2154768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2154775p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2154768  RISE       1
\LCD_2:BUART:rx_state_2\/main_5         macrocell126   6441   8381  2154775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2154885p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8272
-------------------------------------   ---- 
End-of-path arrival time (ps)           8272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152249  RISE       1
\LCD_2:BUART:tx_state_0\/main_2                  macrocell119     4692   8272  2154885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2155058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_state_0\/main_1  macrocell123   6848   8098  2155058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2155058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q         macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_1  macrocell124   6848   8098  2155058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2155058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_state_3\/main_1  macrocell125   6848   8098  2155058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2155058p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8098
-------------------------------------   ---- 
End-of-path arrival time (ps)           8098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q        macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_status_3\/main_1  macrocell131   6848   8098  2155058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2155144p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell132        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_last\/q          macrocell132   1250   1250  2155144  RISE       1
\LCD_2:BUART:rx_state_2\/main_9  macrocell126   6763   8013  2155144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155532p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q                macrocell107     1250   1250  2149898  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   3874   5124  2155532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2155571p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7585
-------------------------------------   ---- 
End-of-path arrival time (ps)           7585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q      macrocell129   1250   1250  2152928  RISE       1
\LCD_2:BUART:rx_state_0\/main_8  macrocell123   6335   7585  2155571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2155571p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7585
-------------------------------------   ---- 
End-of-path arrival time (ps)           7585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q       macrocell129   1250   1250  2152928  RISE       1
\LCD_2:BUART:rx_status_3\/main_5  macrocell131   6335   7585  2155571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_load_fifo\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7851
-------------------------------------   ---- 
End-of-path arrival time (ps)           7851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_load_fifo\/q            macrocell124     1250   1250  2149010  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   6601   7851  2155686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell15      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \LCD_1:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2155724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                      macrocell113   1250   1250  2152185  RISE       1
\LCD_1:BUART:rx_state_0\/main_6  macrocell107   6183   7433  2155724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \LCD_1:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2155724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                       macrocell113   1250   1250  2152185  RISE       1
\LCD_1:BUART:rx_status_3\/main_6  macrocell115   6183   7433  2155724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155825p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q                macrocell118     1250   1250  2149979  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   3581   4831  2155825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155833p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q                macrocell119     1250   1250  2149984  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   3574   4824  2155833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_1:BUART:txn\/main_3
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2155881p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7275
-------------------------------------   ---- 
End-of-path arrival time (ps)           7275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2155881  RISE       1
\LCD_1:BUART:txn\/main_3                macrocell101     2905   7275  2155881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2156089p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7067
-------------------------------------   ---- 
End-of-path arrival time (ps)           7067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2153426  RISE       1
\LCD_1:BUART:tx_state_0\/main_2                  macrocell103     3487   7067  2156089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2156276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_state_2\/main_1  macrocell126   5631   6881  2156276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156276p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6881
-------------------------------------   ---- 
End-of-path arrival time (ps)           6881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q               macrocell123   1250   1250  2145093  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_1  macrocell128   5631   6881  2156276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell128        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_2:BUART:txn\/main_3
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2156484p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell13      0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2156484  RISE       1
\LCD_2:BUART:txn\/main_3                macrocell117     2303   6673  2156484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell117        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:pollcount_1\/main_4
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2156692p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell130   1250   1250  2151126  RISE       1
\LCD_2:BUART:pollcount_1\/main_4  macrocell129   5215   6465  2156692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_0\/q
Path End       : \LCD_2:BUART:pollcount_0\/main_3
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2156692p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6465
-------------------------------------   ---- 
End-of-path arrival time (ps)           6465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_0\/q       macrocell130   1250   1250  2151126  RISE       1
\LCD_2:BUART:pollcount_0\/main_3  macrocell130   5215   6465  2156692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156813p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                macrocell103     1250   1250  2149991  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   2593   3843  2156813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157091p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q          macrocell111     1250   1250  2157091  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   2316   3566  2157091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157186p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell111   1250   1250  2157091  RISE       1
\LCD_1:BUART:rx_state_0\/main_2   macrocell107   4721   5971  2157186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157186p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q   macrocell111   1250   1250  2157091  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_2  macrocell108   4721   5971  2157186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157186p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell111   1250   1250  2157091  RISE       1
\LCD_1:BUART:rx_state_3\/main_2   macrocell109   4721   5971  2157186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157186p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell111   1250   1250  2157091  RISE       1
\LCD_1:BUART:rx_status_3\/main_2  macrocell115   4721   5971  2157186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2157382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5774
-------------------------------------   ---- 
End-of-path arrival time (ps)           5774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell102   1250   1250  2150936  RISE       1
\LCD_1:BUART:tx_state_0\/main_0  macrocell103   4524   5774  2157382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \LCD_1:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157401p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                      macrocell114   1250   1250  2153085  RISE       1
\LCD_1:BUART:rx_state_0\/main_7  macrocell107   4505   5755  2157401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \LCD_1:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157401p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                       macrocell114   1250   1250  2153085  RISE       1
\LCD_1:BUART:rx_status_3\/main_7  macrocell115   4505   5755  2157401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157433p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell107   1250   1250  2149898  RISE       1
\LCD_1:BUART:rx_state_0\/main_1  macrocell107   4474   5724  2157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157433p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q         macrocell107   1250   1250  2149898  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_1  macrocell108   4474   5724  2157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157433p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell107   1250   1250  2149898  RISE       1
\LCD_1:BUART:rx_state_3\/main_1  macrocell109   4474   5724  2157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2157433p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q        macrocell107   1250   1250  2149898  RISE       1
\LCD_1:BUART:rx_status_3\/main_1  macrocell115   4474   5724  2157433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157743p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell111   1250   1250  2157091  RISE       1
\LCD_1:BUART:rx_state_2\/main_2   macrocell110   4164   5414  2157743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157806p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell113   1250   1250  2152185  RISE       1
MODIN13_1/main_3  macrocell113   4101   5351  2157806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_load_fifo\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157835p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_load_fifo\/q            macrocell108     1250   1250  2154825  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4452   5702  2157835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2157866p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell122   1250   1250  2146683  RISE       1
\LCD_2:BUART:rx_state_2\/main_0    macrocell126   4041   5291  2157866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157866p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q        macrocell122   1250   1250  2146683  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_0  macrocell128   4041   5291  2157866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell128        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157909p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell122   1250   1250  2146683  RISE       1
\LCD_2:BUART:rx_state_0\/main_0    macrocell123   3998   5248  2157909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157909p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell122   1250   1250  2146683  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_0  macrocell124   3998   5248  2157909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2157909p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell122   1250   1250  2146683  RISE       1
\LCD_2:BUART:rx_state_3\/main_0    macrocell125   3998   5248  2157909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2157909p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell122   1250   1250  2146683  RISE       1
\LCD_2:BUART:rx_status_3\/main_0   macrocell131   3998   5248  2157909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157964p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157964  RISE       1
\LCD_1:BUART:rx_state_2\/main_7         macrocell110   3252   5192  2157964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157974p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5182
-------------------------------------   ---- 
End-of-path arrival time (ps)           5182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_1:BUART:rx_state_2\/main_8         macrocell110   3242   5182  2157974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell107   1250   1250  2149898  RISE       1
\LCD_1:BUART:rx_state_2\/main_1  macrocell110   3917   5167  2157990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q               macrocell107   1250   1250  2149898  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_1  macrocell112   3917   5167  2157990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157964  RISE       1
\LCD_1:BUART:rx_state_0\/main_8         macrocell107   3222   5162  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157964  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_5       macrocell108   3222   5162  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157995p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157964  RISE       1
\LCD_1:BUART:rx_state_3\/main_5         macrocell109   3222   5162  2157995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_1:BUART:rx_state_0\/main_9         macrocell107   3219   5159  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_6       macrocell108   3219   5159  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157998p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157974  RISE       1
\LCD_1:BUART:rx_state_3\/main_6         macrocell109   3219   5159  2157998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158152p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158152  RISE       1
\LCD_1:BUART:rx_state_2\/main_9         macrocell110   3065   5005  2158152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158169p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158152  RISE       1
\LCD_1:BUART:rx_state_0\/main_10        macrocell107   3048   4988  2158169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158169p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158152  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_7       macrocell108   3048   4988  2158169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158169p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4988
-------------------------------------   ---- 
End-of-path arrival time (ps)           4988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158152  RISE       1
\LCD_1:BUART:rx_state_3\/main_7         macrocell109   3048   4988  2158169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158199p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell106   1250   1250  2150106  RISE       1
\LCD_1:BUART:rx_state_2\/main_0    macrocell110   3708   4958  2158199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158199p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q        macrocell106   1250   1250  2150106  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_0  macrocell112   3708   4958  2158199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:txn\/main_2
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2158262p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q  macrocell103   1250   1250  2149991  RISE       1
\LCD_1:BUART:txn\/main_2    macrocell101   3644   4894  2158262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2158262p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell103   1250   1250  2149991  RISE       1
\LCD_1:BUART:tx_state_2\/main_1  macrocell104   3644   4894  2158262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2158274p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell103   1250   1250  2149991  RISE       1
\LCD_1:BUART:tx_state_1\/main_1  macrocell102   3633   4883  2158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2158304p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell104   1250   1250  2150936  RISE       1
\LCD_1:BUART:tx_state_0\/main_3  macrocell103   3602   4852  2158304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158336p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell118   1250   1250  2149979  RISE       1
\LCD_2:BUART:tx_state_2\/main_0  macrocell120   3571   4821  2158336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell119   1250   1250  2149984  RISE       1
\LCD_2:BUART:tx_state_2\/main_1  macrocell120   3566   4816  2158340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_2:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2158341p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell14      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell14   2510   2510  2150176  RISE       1
\LCD_2:BUART:tx_bitclk\/main_0                 macrocell121     2305   4815  2158341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell121        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  2149692  RISE       1
\LCD_1:BUART:tx_bitclk\/main_0                 macrocell105     2247   4757  2158400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell105        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2158461p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell105   1250   1250  2151093  RISE       1
\LCD_1:BUART:tx_state_0\/main_4  macrocell103   3445   4695  2158461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell106   1250   1250  2150106  RISE       1
\LCD_1:BUART:rx_state_0\/main_0    macrocell107   3443   4693  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell106   1250   1250  2150106  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_0  macrocell108   3443   4693  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell106   1250   1250  2150106  RISE       1
\LCD_1:BUART:rx_state_3\/main_0    macrocell109   3443   4693  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158463p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4693
-------------------------------------   ---- 
End-of-path arrival time (ps)           4693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell106        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell106   1250   1250  2150106  RISE       1
\LCD_1:BUART:rx_status_3\/main_0   macrocell115   3443   4693  2158463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:txn\/main_1
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158467p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q  macrocell118   1250   1250  2149979  RISE       1
\LCD_2:BUART:txn\/main_1    macrocell117   3439   4689  2158467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell117        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158467p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell118   1250   1250  2149979  RISE       1
\LCD_2:BUART:tx_state_1\/main_0  macrocell118   3439   4689  2158467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158486p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell119   1250   1250  2149984  RISE       1
\LCD_2:BUART:tx_state_0\/main_1  macrocell119   3420   4670  2158486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:txn\/main_2
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q  macrocell119   1250   1250  2149984  RISE       1
\LCD_2:BUART:txn\/main_2    macrocell117   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell117        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell119   1250   1250  2149984  RISE       1
\LCD_2:BUART:tx_state_1\/main_1  macrocell118   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:pollcount_1\/q
Path End       : \LCD_2:BUART:pollcount_1\/main_2
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2158494p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:pollcount_1\/q       macrocell129   1250   1250  2152928  RISE       1
\LCD_2:BUART:pollcount_1\/main_2  macrocell129   3412   4662  2158494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158504p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell118   1250   1250  2149979  RISE       1
\LCD_2:BUART:tx_state_0\/main_0  macrocell119   3402   4652  2158504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell114   1250   1250  2153085  RISE       1
MODIN13_1/main_4  macrocell113   3200   4450  2158707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158707p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell114   1250   1250  2153085  RISE       1
MODIN13_0/main_3  macrocell114   3200   4450  2158707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158830p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell121   1250   1250  2150485  RISE       1
\LCD_2:BUART:tx_state_0\/main_4  macrocell119   3076   4326  2158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158842p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell121   1250   1250  2150485  RISE       1
\LCD_2:BUART:tx_state_2\/main_3  macrocell120   3065   4315  2158842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158905  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_0   macrocell111   2312   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158905  RISE       1
MODIN13_1/main_0                        macrocell113   2312   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158905  RISE       1
MODIN13_0/main_0                        macrocell114   2312   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158907  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_1   macrocell111   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158907  RISE       1
MODIN13_1/main_1                        macrocell113   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell113        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158907  RISE       1
MODIN13_0/main_1                        macrocell114   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell114        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158911  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_2   macrocell111   2305   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell111        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158941  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_0   macrocell127   2276   4216  2158941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:pollcount_1\/main_0
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2158941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158941  RISE       1
\LCD_2:BUART:pollcount_1\/main_0        macrocell129   2276   4216  2158941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:pollcount_0\/main_0
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2158941p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4216
-------------------------------------   ---- 
End-of-path arrival time (ps)           4216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158941  RISE       1
\LCD_2:BUART:pollcount_0\/main_0        macrocell130   2276   4216  2158941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158958  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_2   macrocell127   2259   4199  2158958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158958  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_1   macrocell127   2258   4198  2158958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell127        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:pollcount_1\/main_1
Capture Clock  : \LCD_2:BUART:pollcount_1\/clock_0
Path slack     : 2158958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158958  RISE       1
\LCD_2:BUART:pollcount_1\/main_1        macrocell129   2258   4198  2158958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_1\/clock_0                          macrocell129        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:pollcount_0\/main_1
Capture Clock  : \LCD_2:BUART:pollcount_0\/clock_0
Path slack     : 2158958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158958  RISE       1
\LCD_2:BUART:pollcount_0\/main_1        macrocell130   2258   4198  2158958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:pollcount_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:txn\/main_5
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2158971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q  macrocell121   1250   1250  2150485  RISE       1
\LCD_2:BUART:txn\/main_5   macrocell117   2936   4186  2158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell117        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2158971p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell121   1250   1250  2150485  RISE       1
\LCD_2:BUART:tx_state_1\/main_3  macrocell118   2936   4186  2158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2159013p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell120   1250   1250  2150659  RISE       1
\LCD_2:BUART:tx_state_0\/main_3  macrocell119   2894   4144  2159013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell119        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:txn\/main_4
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q  macrocell120   1250   1250  2150659  RISE       1
\LCD_2:BUART:txn\/main_4    macrocell117   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell117        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell120   1250   1250  2150659  RISE       1
\LCD_2:BUART:tx_state_1\/main_2  macrocell118   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell118        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2159015p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell120   1250   1250  2150659  RISE       1
\LCD_2:BUART:tx_state_2\/main_2  macrocell120   2891   4141  2159015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell120        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:txn\/q
Path End       : \LCD_2:BUART:txn\/main_0
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2159131p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell117        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:txn\/q       macrocell117   1250   1250  2159131  RISE       1
\LCD_2:BUART:txn\/main_0  macrocell117   2776   4026  2159131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell117        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell126   1250   1250  2148033  RISE       1
\LCD_2:BUART:rx_state_0\/main_4  macrocell123   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q         macrocell126   1250   1250  2148033  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_4  macrocell124   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell126   1250   1250  2148033  RISE       1
\LCD_2:BUART:rx_state_3\/main_4  macrocell125   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159208p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q        macrocell126   1250   1250  2148033  RISE       1
\LCD_2:BUART:rx_status_3\/main_4  macrocell131   2698   3948  2159208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:txn\/main_4
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159210p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q  macrocell104   1250   1250  2150936  RISE       1
\LCD_1:BUART:txn\/main_4    macrocell101   2697   3947  2159210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159210p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell104   1250   1250  2150936  RISE       1
\LCD_1:BUART:tx_state_2\/main_2  macrocell104   2697   3947  2159210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:txn\/main_1
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159212p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q  macrocell102   1250   1250  2150936  RISE       1
\LCD_1:BUART:txn\/main_1    macrocell101   2695   3945  2159212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159212p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell102   1250   1250  2150936  RISE       1
\LCD_1:BUART:tx_state_2\/main_0  macrocell104   2695   3945  2159212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell126   1250   1250  2148033  RISE       1
\LCD_2:BUART:rx_state_2\/main_4  macrocell126   2691   3941  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q               macrocell126   1250   1250  2148033  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_3  macrocell128   2691   3941  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell128        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell104   1250   1250  2150936  RISE       1
\LCD_1:BUART:tx_state_1\/main_2  macrocell102   2688   3938  2159219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159219p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell102   1250   1250  2150936  RISE       1
\LCD_1:BUART:tx_state_1\/main_0  macrocell102   2687   3937  2159219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159308p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell109   1250   1250  2151216  RISE       1
\LCD_1:BUART:rx_state_2\/main_3  macrocell110   2598   3848  2159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159308p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q               macrocell109   1250   1250  2151216  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_2  macrocell112   2598   3848  2159308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell109   1250   1250  2151216  RISE       1
\LCD_1:BUART:rx_state_0\/main_3  macrocell107   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q         macrocell109   1250   1250  2151216  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_3  macrocell108   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell109   1250   1250  2151216  RISE       1
\LCD_1:BUART:rx_state_3\/main_3  macrocell109   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q        macrocell109   1250   1250  2151216  RISE       1
\LCD_1:BUART:rx_status_3\/main_3  macrocell115   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell110   1250   1250  2151225  RISE       1
\LCD_1:BUART:rx_state_2\/main_4  macrocell110   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159317p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q               macrocell110   1250   1250  2151225  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_3  macrocell112   2590   3840  2159317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell112        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell103   1250   1250  2149991  RISE       1
\LCD_1:BUART:tx_state_0\/main_1  macrocell103   2589   3839  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell110   1250   1250  2151225  RISE       1
\LCD_1:BUART:rx_state_0\/main_4  macrocell107   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q         macrocell110   1250   1250  2151225  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_4  macrocell108   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell108        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell110   1250   1250  2151225  RISE       1
\LCD_1:BUART:rx_state_3\/main_4  macrocell109   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q        macrocell110   1250   1250  2151225  RISE       1
\LCD_1:BUART:rx_status_3\/main_4  macrocell115   2585   3835  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159346p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell125   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_2\/main_3  macrocell126   2560   3810  2159346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell126        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159346p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q               macrocell125   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_2  macrocell128   2560   3810  2159346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell128        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159347p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell125   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_0\/main_3  macrocell123   2560   3810  2159347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell123        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159347p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q         macrocell125   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_3  macrocell124   2560   3810  2159347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell124        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159347p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell125   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_state_3\/main_3  macrocell125   2560   3810  2159347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159347p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q        macrocell125   1250   1250  2148164  RISE       1
\LCD_2:BUART:rx_status_3\/main_3  macrocell131   2560   3810  2159347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159376p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell105   1250   1250  2151093  RISE       1
\LCD_1:BUART:tx_state_1\/main_3  macrocell102   2530   3780  2159376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:txn\/main_5
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q  macrocell105   1250   1250  2151093  RISE       1
\LCD_1:BUART:txn\/main_5   macrocell101   2528   3778  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell105        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell105   1250   1250  2151093  RISE       1
\LCD_1:BUART:tx_state_2\/main_3  macrocell104   2528   3778  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:txn\/q
Path End       : \LCD_1:BUART:txn\/main_0
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell101        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:txn\/q       macrocell101   1250   1250  2159388  RISE       1
\LCD_1:BUART:txn\/main_0  macrocell101   2519   3769  2159388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell101        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2159620p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_last\/q          macrocell116   1250   1250  2159620  RISE       1
\LCD_1:BUART:rx_state_2\/main_6  macrocell110   2286   3536  2159620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell110        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_status_3\/q
Path End       : \LCD_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2161304p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_status_3\/q       macrocell115   1250   1250  2161304  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_3  statusicell8   3613   4863  2161304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell8        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_status_3\/q
Path End       : \LCD_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2162665p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell131        0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_status_3\/q       macrocell131    1250   1250  2162665  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_3  statusicell10   2252   3502  2162665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell10       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021305p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -5360
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15001
-------------------------------------   ----- 
End-of-path arrival time (ps)           15001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q     macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_counter_load\/main_0  macrocell24   8066   9316  13021305  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell24   3350  12666  13021305  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2335  15001  13021305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13022495p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18672
-------------------------------------   ----- 
End-of-path arrival time (ps)           18672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13022495  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell26     7552  11132  13022495  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell26     3350  14482  13022495  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell6    4190  18672  13022495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell6        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023379p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6190
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12097
-------------------------------------   ----- 
End-of-path arrival time (ps)           12097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q                      macrocell86     1250   1250  13023379  RISE       1
\PC:BUART:counter_load_not\/main_0           macrocell20     4618   5868  13023379  RISE       1
\PC:BUART:counter_load_not\/q                macrocell20     3350   9218  13023379  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2879  12097  13023379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024376p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11101
-------------------------------------   ----- 
End-of-path arrival time (ps)           11101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                      macrocell70     1250   1250  13024376  RISE       1
\Impresora:BUART:counter_load_not\/main_0           macrocell11     4268   5518  13024376  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell11     3350   8868  13024376  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2232  11101  13024376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024652p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11005
-------------------------------------   ----- 
End-of-path arrival time (ps)           11005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   2510   2510  13024652  RISE       1
\Impresora:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     2825   5335  13024652  RISE       1
\Impresora:BUART:tx_bitclk_enable_pre\/q           macrocell12     3350   8685  13024652  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2320  11005  13024652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024689p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10968
-------------------------------------   ----- 
End-of-path arrival time (ps)           10968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  13024689  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/main_0      macrocell21     2250   4760  13024689  RISE       1
\PC:BUART:tx_bitclk_enable_pre\/q           macrocell21     3350   8110  13024689  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2858  10968  13024689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Impresora:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025234p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11072
-------------------------------------   ----- 
End-of-path arrival time (ps)           11072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q     macrocell74   1250   1250  13025234  RISE       1
\Impresora:BUART:rx_counter_load\/main_0  macrocell15   4143   5393  13025234  RISE       1
\Impresora:BUART:rx_counter_load\/q       macrocell15   3350   8743  13025234  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/load   count7cell    2329  11072  13025234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026446p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q         macrocell90     1250   1250  13021305  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   7961   9211  13026446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sTX:TxSts\/status_0
Capture Clock  : \Impresora:BUART:sTX:TxSts\/clock
Path slack     : 13027221p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13946
-------------------------------------   ----- 
End-of-path arrival time (ps)           13946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13027221  RISE       1
\Impresora:BUART:tx_status_0\/main_2                 macrocell13     4104   7684  13027221  RISE       1
\Impresora:BUART:tx_status_0\/q                      macrocell13     3350  11034  13027221  RISE       1
\Impresora:BUART:sTX:TxSts\/status_0                 statusicell3    2912  13946  13027221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 13027256p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13911
-------------------------------------   ----- 
End-of-path arrival time (ps)           13911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13027256  RISE       1
\PC:BUART:tx_status_0\/main_2                 macrocell22     4658   8238  13027256  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell22     3350  11588  13027256  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell5    2323  13911  13027256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell5        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13028277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_state_0\/main_0    macrocell91   8629   9879  13028277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13028277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell92   8629   9879  13028277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13028277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_state_3\/main_0    macrocell93   8629   9879  13028277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13028277p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9879
-------------------------------------   ---- 
End-of-path arrival time (ps)           9879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_status_3\/main_0   macrocell99   8629   9879  13028277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sRX:RxSts\/status_4
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13028368p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12798
-------------------------------------   ----- 
End-of-path arrival time (ps)           12798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028368  RISE       1
\Impresora:BUART:rx_status_4\/main_1                 macrocell17     2926   6506  13028368  RISE       1
\Impresora:BUART:rx_status_4\/q                      macrocell17     3350   9856  13028368  RISE       1
\Impresora:BUART:sRX:RxSts\/status_4                 statusicell4    2942  12798  13028368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028570p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell91     1250   1250  13024901  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   5836   7086  13028570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028606p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell95     1250   1250  13028606  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   5801   7051  13028606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13028840p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_state_2\/main_0    macrocell94   8066   9316  13028840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028840p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q        macrocell90   1250   1250  13021305  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell96   8066   9316  13028840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029217p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6440
-------------------------------------   ---- 
End-of-path arrival time (ps)           6440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell86     1250   1250  13023379  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   5190   6440  13029217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13029919p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8238
-------------------------------------   ---- 
End-of-path arrival time (ps)           8238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13027256  RISE       1
\PC:BUART:tx_state_0\/main_2                  macrocell87     4658   8238  13029919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030023p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -6010
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell87     1250   1250  13024049  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4384   5634  13030023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030310p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q                macrocell75     1250   1250  13025768  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4097   5347  13030310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:tx_state_0\/main_2
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13030473p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13027221  RISE       1
\Impresora:BUART:tx_state_0\/main_2                  macrocell71     4104   7684  13030473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Impresora:BUART:txn\/main_3
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13030910p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13030910  RISE       1
\Impresora:BUART:txn\/main_3                macrocell69     2876   7246  13030910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030999p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                macrocell70     1250   1250  13024376  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3407   4657  13030999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031013p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3130
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell92     1250   1250  13024709  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   6274   7524  13031013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell9       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13031069p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell95   1250   1250  13028606  RISE       1
\PC:BUART:rx_state_0\/main_2   macrocell91   5838   7088  13031069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13031069p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell95   1250   1250  13028606  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell92   5838   7088  13031069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13031069p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell95   1250   1250  13028606  RISE       1
\PC:BUART:rx_state_3\/main_2   macrocell93   5838   7088  13031069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13031069p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell95   1250   1250  13028606  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell99   5838   7088  13031069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031205p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                macrocell71     1250   1250  13024555  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3202   4452  13031205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13031487p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT     slack  edge  Fanout
-----------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13031487  RISE       1
\PC:BUART:txn\/main_3                macrocell85     2299   6669  13031487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell85         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13031626p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell95   1250   1250  13028606  RISE       1
\PC:BUART:rx_state_2\/main_2   macrocell94   5281   6531  13031626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13031723p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell86   1250   1250  13023379  RISE       1
\PC:BUART:txn\/main_1    macrocell85   5184   6434  13031723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell85         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031779p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q          macrocell79     1250   1250  13031779  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   2627   3877  13031779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_load_fifo\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031841p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_load_fifo\/q            macrocell76     1250   1250  13028666  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5446   6696  13031841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13031859p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell91   1250   1250  13024901  RISE       1
\PC:BUART:rx_state_0\/main_1  macrocell91   5047   6297  13031859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13031859p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell91   1250   1250  13024901  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell92   5047   6297  13031859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13031859p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell91   1250   1250  13024901  RISE       1
\PC:BUART:rx_state_3\/main_1  macrocell93   5047   6297  13031859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13031859p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell91   1250   1250  13024901  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell99   5047   6297  13031859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13031948p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell87   1250   1250  13024049  RISE       1
\PC:BUART:txn\/main_2    macrocell85   4958   6208  13031948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell85         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13031984p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031984  RISE       1
\PC:BUART:rx_state_0\/main_8         macrocell91   4233   6173  13031984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13031984p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031984  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell92   4233   6173  13031984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13031984p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031984  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell93   4233   6173  13031984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032097p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q         macrocell74     1250   1250  13025234  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2309   3559  13032097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_0\/main_0
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13032215p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025234  RISE       1
\Impresora:BUART:rx_state_0\/main_0    macrocell75   4691   5941  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_0
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13032215p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025234  RISE       1
\Impresora:BUART:rx_load_fifo\/main_0  macrocell76   4691   5941  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_3\/main_0
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13032215p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025234  RISE       1
\Impresora:BUART:rx_state_3\/main_0    macrocell77   4691   5941  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_status_3\/main_0
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13032215p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025234  RISE       1
\Impresora:BUART:rx_status_3\/main_0   macrocell83   4691   5941  13032215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13032233p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                model name   delay     AT     slack  edge  Fanout
----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell89   1250   1250  13023887  RISE       1
\PC:BUART:txn\/main_5   macrocell85   4673   5923  13032233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell85         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13032272p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell86   1250   1250  13023379  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell87   4635   5885  13032272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13032289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell86   1250   1250  13023379  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell86   4618   5868  13032289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13032289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell86   1250   1250  13023379  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell88   4618   5868  13032289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Impresora:BUART:rx_state_0\/main_7
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13032393p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                           macrocell82   1250   1250  13028096  RISE       1
\Impresora:BUART:rx_state_0\/main_7  macrocell75   4514   5764  13032393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Impresora:BUART:rx_status_3\/main_7
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13032393p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                            macrocell82   1250   1250  13028096  RISE       1
\Impresora:BUART:rx_status_3\/main_7  macrocell83   4514   5764  13032393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13032436p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell91   1250   1250  13024901  RISE       1
\PC:BUART:rx_state_2\/main_1  macrocell94   4471   5721  13032436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032436p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5721
-------------------------------------   ---- 
End-of-path arrival time (ps)           5721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell91   1250   1250  13024901  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell96   4471   5721  13032436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 13032508p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  13024689  RISE       1
\PC:BUART:tx_bitclk\/main_0                 macrocell89     3139   5649  13032508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell89         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13032545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031984  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell94   3672   5612  13032545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:txn\/main_1
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13032638p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q  macrocell70   1250   1250  13024376  RISE       1
\Impresora:BUART:txn\/main_1    macrocell69   4268   5518  13032638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_0\/main_1
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13032735p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell75   1250   1250  13025768  RISE       1
\Impresora:BUART:rx_state_0\/main_1  macrocell75   4172   5422  13032735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_1
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13032735p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q         macrocell75   1250   1250  13025768  RISE       1
\Impresora:BUART:rx_load_fifo\/main_1  macrocell76   4172   5422  13032735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_3\/main_1
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13032735p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell75   1250   1250  13025768  RISE       1
\Impresora:BUART:rx_state_3\/main_1  macrocell77   4172   5422  13032735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_status_3\/main_1
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13032735p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q        macrocell75   1250   1250  13025768  RISE       1
\Impresora:BUART:rx_status_3\/main_1  macrocell83   4172   5422  13032735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13032749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell93   1250   1250  13025764  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell91   4157   5407  13032749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13032749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell93   1250   1250  13025764  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell92   4157   5407  13032749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13032749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell93   1250   1250  13025764  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell93   4157   5407  13032749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13032749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell93   1250   1250  13025764  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell99   4157   5407  13032749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_0
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13032764p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025234  RISE       1
\Impresora:BUART:rx_state_2\/main_0    macrocell78   4143   5393  13032764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032764p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q        macrocell74   1250   1250  13025234  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_0  macrocell80   4143   5393  13032764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13032796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell89   1250   1250  13023887  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell86   4110   5360  13032796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13032796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell89   1250   1250  13023887  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell88   4110   5360  13032796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:txn\/main_2
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13032817p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q  macrocell71   1250   1250  13024555  RISE       1
\Impresora:BUART:txn\/main_2    macrocell69   4090   5340  13032817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Impresora:BUART:tx_bitclk\/main_0
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 13032822p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   2510   2510  13024652  RISE       1
\Impresora:BUART:tx_bitclk\/main_0                 macrocell73     2825   5335  13032822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13032958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell87   1250   1250  13024049  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell86   3948   5198  13032958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13032958p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell87   1250   1250  13024049  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell88   3948   5198  13032958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:txn\/main_4
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13032992p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5164
-------------------------------------   ---- 
End-of-path arrival time (ps)           5164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q  macrocell72   1250   1250  13024730  RISE       1
\Impresora:BUART:txn\/main_4    macrocell69   3914   5164  13032992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 13033151p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell99    1250   1250  13033151  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell6   6765   8015  13033151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell6        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033284p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033284  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_0   macrocell79   2933   4873  13033284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033284p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033284  RISE       1
MODIN5_1/main_0                             macrocell81   2933   4873  13033284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033284p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033284  RISE       1
MODIN5_0/main_0                             macrocell82   2933   4873  13033284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_0
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033290p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033290  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_2   macrocell79   2927   4867  13033290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_1   macrocell79   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
MODIN5_1/main_1                             macrocell81   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
MODIN5_0/main_1                             macrocell82   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_2\/main_1
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell75   1250   1250  13025768  RISE       1
\Impresora:BUART:rx_state_2\/main_1  macrocell78   3609   4859  13033298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q               macrocell75   1250   1250  13025768  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_1  macrocell80   3609   4859  13033298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell93   1250   1250  13025764  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell94   3607   4857  13033299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033299p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4857
-------------------------------------   ---- 
End-of-path arrival time (ps)           4857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell93   1250   1250  13025764  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell96   3607   4857  13033299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033319p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033319  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell95   2897   4837  13033319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033319p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033319  RISE       1
MODIN9_1/main_1                      macrocell97   2897   4837  13033319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033319p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033319  RISE       1
MODIN9_0/main_1                      macrocell98   2897   4837  13033319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033320  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell95   2897   4837  13033320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033320  RISE       1
MODIN9_1/main_0                      macrocell97   2897   4837  13033320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033320p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033320  RISE       1
MODIN9_0/main_0                      macrocell98   2897   4837  13033320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033335p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033335  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell95   2881   4821  13033335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_2\/main_2
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033339p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13031779  RISE       1
\Impresora:BUART:rx_state_2\/main_2   macrocell78   3568   4818  13033339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_0\/main_2
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13031779  RISE       1
\Impresora:BUART:rx_state_0\/main_2   macrocell75   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_2
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q   macrocell79   1250   1250  13031779  RISE       1
\Impresora:BUART:rx_load_fifo\/main_2  macrocell76   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_3\/main_2
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13031779  RISE       1
\Impresora:BUART:rx_state_3\/main_2   macrocell77   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_status_3\/main_2
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13031779  RISE       1
\Impresora:BUART:rx_status_3\/main_2  macrocell83   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_0\/main_10
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033386p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033386  RISE       1
\Impresora:BUART:rx_state_0\/main_10        macrocell75   2831   4771  13033386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_load_fifo\/main_7
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033386p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033386  RISE       1
\Impresora:BUART:rx_load_fifo\/main_7       macrocell76   2831   4771  13033386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_3\/main_7
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033386p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033386  RISE       1
\Impresora:BUART:rx_state_3\/main_7         macrocell77   2831   4771  13033386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_2\/main_9
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033408p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033386  RISE       1
\Impresora:BUART:rx_state_2\/main_9         macrocell78   2808   4748  13033408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_0\/main_9
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Impresora:BUART:rx_state_0\/main_9         macrocell75   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_load_fifo\/main_6
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Impresora:BUART:rx_load_fifo\/main_6       macrocell76   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_3\/main_6
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033418p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Impresora:BUART:rx_state_3\/main_6         macrocell77   2798   4738  13033418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\PC:BUART:rx_state_0\/main_9         macrocell91   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell92   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell93   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_0\/main_8
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Impresora:BUART:rx_state_0\/main_8         macrocell75   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_load_fifo\/main_5
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Impresora:BUART:rx_load_fifo\/main_5       macrocell76   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_3\/main_5
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Impresora:BUART:rx_state_3\/main_5         macrocell77   2795   4735  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\PC:BUART:rx_state_2\/main_8         macrocell94   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_2\/main_8
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033431p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033418  RISE       1
\Impresora:BUART:rx_state_2\/main_8         macrocell78   2786   4726  13033431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_2\/main_7
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033434p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033422  RISE       1
\Impresora:BUART:rx_state_2\/main_7         macrocell78   2782   4722  13033434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033483p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell87   1250   1250  13024049  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell87   3424   4674  13033483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033568p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\PC:BUART:rx_state_0\/main_10        macrocell91   2649   4589  13033568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13033568p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell92   2649   4589  13033568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13033568p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell93   2649   4589  13033568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\PC:BUART:rx_state_2\/main_9         macrocell94   2641   4581  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033655p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell89   1250   1250  13023887  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell87   3252   4502  13033655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_1\/main_3
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13033669p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell73   1250   1250  13025449  RISE       1
\Impresora:BUART:tx_state_1\/main_3  macrocell70   3238   4488  13033669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_0\/main_4
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13033669p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell73   1250   1250  13025449  RISE       1
\Impresora:BUART:tx_state_0\/main_4  macrocell71   3238   4488  13033669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_2\/main_3
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13033669p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell73   1250   1250  13025449  RISE       1
\Impresora:BUART:tx_state_2\/main_3  macrocell72   3238   4488  13033669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                    macrocell97   1250   1250  13028972  RISE       1
\PC:BUART:rx_state_0\/main_6  macrocell91   3231   4481  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4481
-------------------------------------   ---- 
End-of-path arrival time (ps)           4481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                     macrocell97   1250   1250  13028972  RISE       1
\PC:BUART:rx_status_3\/main_6  macrocell99   3231   4481  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                    macrocell98   1250   1250  13028974  RISE       1
\PC:BUART:rx_state_0\/main_7  macrocell91   3229   4479  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                     macrocell98   1250   1250  13028974  RISE       1
\PC:BUART:rx_status_3\/main_7  macrocell99   3229   4479  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell82   1250   1250  13028096  RISE       1
MODIN5_1/main_4  macrocell81   3205   4455  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033702p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell82   1250   1250  13028096  RISE       1
MODIN5_0/main_3  macrocell82   3205   4455  13033702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Impresora:BUART:rx_state_0\/main_6
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033708p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                           macrocell81   1250   1250  13029001  RISE       1
\Impresora:BUART:rx_state_0\/main_6  macrocell75   3199   4449  13033708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Impresora:BUART:rx_status_3\/main_6
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13033708p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                            macrocell81   1250   1250  13029001  RISE       1
\Impresora:BUART:rx_status_3\/main_6  macrocell83   3199   4449  13033708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:txn\/main_5
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13033711p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q  macrocell73   1250   1250  13025449  RISE       1
\Impresora:BUART:txn\/main_5   macrocell69   3196   4446  13033711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13033811p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell88   1250   1250  13024910  RISE       1
\PC:BUART:txn\/main_4    macrocell85   3096   4346  13033811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell85         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell88   1250   1250  13024910  RISE       1
\PC:BUART:tx_state_1\/main_2  macrocell86   3087   4337  13033819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell86         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell88   1250   1250  13024910  RISE       1
\PC:BUART:tx_state_2\/main_2  macrocell88   3087   4337  13033819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:txn\/q
Path End       : \Impresora:BUART:txn\/main_0
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13033882p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4274
-------------------------------------   ---- 
End-of-path arrival time (ps)           4274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:txn\/q       macrocell69   1250   1250  13033882  RISE       1
\Impresora:BUART:txn\/main_0  macrocell69   3024   4274  13033882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 13033948p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4209
-------------------------------------   ---- 
End-of-path arrival time (ps)           4209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell88         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell88   1250   1250  13024910  RISE       1
\PC:BUART:tx_state_0\/main_3  macrocell87   2959   4209  13033948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell87         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_1\/main_0
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034255p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell70   1250   1250  13024376  RISE       1
\Impresora:BUART:tx_state_1\/main_0  macrocell70   2652   3902  13034255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_0\/main_0
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13034255p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell70   1250   1250  13024376  RISE       1
\Impresora:BUART:tx_state_0\/main_0  macrocell71   2652   3902  13034255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_2\/main_0
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034255p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3902
-------------------------------------   ---- 
End-of-path arrival time (ps)           3902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell70   1250   1250  13024376  RISE       1
\Impresora:BUART:tx_state_2\/main_0  macrocell72   2652   3902  13034255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_2\/main_3
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell77   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_2\/main_3  macrocell78   2609   3859  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034297p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q               macrocell77   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_2  macrocell80   2609   3859  13034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_2\/main_4
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell78   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_2\/main_4  macrocell78   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q               macrocell78   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_3  macrocell80   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_0\/main_4
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell78   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_0\/main_4  macrocell75   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_4
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q         macrocell78   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_load_fifo\/main_4  macrocell76   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_3\/main_4
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell78   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_3\/main_4  macrocell77   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_status_3\/main_4
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q        macrocell78   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_status_3\/main_4  macrocell83   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_0\/main_3
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell77   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_0\/main_3  macrocell75   2604   3854  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_3
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q         macrocell77   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_load_fifo\/main_3  macrocell76   2604   3854  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_3\/main_3
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell77   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_state_3\/main_3  macrocell77   2604   3854  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_status_3\/main_3
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q        macrocell77   1250   1250  13026768  RISE       1
\Impresora:BUART:rx_status_3\/main_3  macrocell83   2604   3854  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell94   1250   1250  13026791  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell91   2584   3834  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell91         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell94   1250   1250  13026791  RISE       1
\PC:BUART:rx_load_fifo\/main_4  macrocell92   2584   3834  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell94   1250   1250  13026791  RISE       1
\PC:BUART:rx_state_3\/main_4  macrocell93   2584   3834  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell93         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 13034323p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell94   1250   1250  13026791  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell99   2584   3834  13034323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell99         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell94   1250   1250  13026791  RISE       1
\PC:BUART:rx_state_2\/main_4  macrocell94   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell94   1250   1250  13026791  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell96   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell96         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_6
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_last\/q          macrocell84   1250   1250  13034588  RISE       1
\Impresora:BUART:rx_state_2\/main_6  macrocell78   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 13034598p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell100        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PC:BUART:rx_last\/q          macrocell100   1250   1250  13034598  RISE       1
\PC:BUART:rx_state_2\/main_6  macrocell94    2309   3559  13034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell94         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034602p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell97   1250   1250  13028972  RISE       1
MODIN9_1/main_3  macrocell97   2305   3555  13034602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell98   1250   1250  13028974  RISE       1
MODIN9_1/main_4  macrocell97   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell97         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13034604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell98   1250   1250  13028974  RISE       1
MODIN9_0/main_3  macrocell98   2303   3553  13034604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell98         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell81   1250   1250  13029001  RISE       1
MODIN5_1/main_3  macrocell81   2299   3549  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_1\/main_1
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell71   1250   1250  13024555  RISE       1
\Impresora:BUART:tx_state_1\/main_1  macrocell70   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_0\/main_1
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell71   1250   1250  13024555  RISE       1
\Impresora:BUART:tx_state_0\/main_1  macrocell71   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_2\/main_1
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell71   1250   1250  13024555  RISE       1
\Impresora:BUART:tx_state_2\/main_1  macrocell72   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_1\/main_2
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell72   1250   1250  13024730  RISE       1
\Impresora:BUART:tx_state_1\/main_2  macrocell70   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_0\/main_3
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell72   1250   1250  13024730  RISE       1
\Impresora:BUART:tx_state_0\/main_3  macrocell71   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_2\/main_2
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell72   1250   1250  13024730  RISE       1
\Impresora:BUART:tx_state_2\/main_2  macrocell72   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   13041667
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell85         0      0  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\PC:BUART:txn\/q       macrocell85   1250   1250  13034612  RISE       1
\PC:BUART:txn\/main_0  macrocell85   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell85         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_status_3\/q
Path End       : \Impresora:BUART:sRX:RxSts\/status_3
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13037023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_status_3\/q       macrocell83    1250   1250  13037023  RISE       1
\Impresora:BUART:sRX:RxSts\/status_3  statusicell4   2894   4144  13037023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21732527p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11283
-------------------------------------   ----- 
End-of-path arrival time (ps)           11283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                      macrocell50     1250   1250  21732527  RISE       1
\Surtidor:BUART:counter_load_not\/main_0           macrocell2      4381   5631  21732527  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell2      3350   8981  21732527  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11283  21732527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21732955p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11685
-------------------------------------   ----- 
End-of-path arrival time (ps)           11685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q            macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_counter_load\/main_1  macrocell6    4765   6015  21732955  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell6    3350   9365  21732955  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell    2321  11685  21732955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21733526p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  21733526  RISE       1
\Surtidor:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      2302   4812  21733526  RISE       1
\Surtidor:BUART:tx_bitclk_enable_pre\/q           macrocell3      3350   8162  21733526  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2302  10464  21733526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sTX:TxSts\/status_0
Capture Clock  : \Surtidor:BUART:sTX:TxSts\/clock
Path slack     : 21735794p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13706
-------------------------------------   ----- 
End-of-path arrival time (ps)           13706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  21735794  RISE       1
\Surtidor:BUART:tx_status_0\/main_2                 macrocell4      4464   8044  21735794  RISE       1
\Surtidor:BUART:tx_status_0\/q                      macrocell4      3350  11394  21735794  RISE       1
\Surtidor:BUART:sTX:TxSts\/status_0                 statusicell1    2312  13706  21735794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sRX:RxSts\/status_4
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21737316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  21737316  RISE       1
\Surtidor:BUART:rx_status_4\/main_1                 macrocell8      2937   6517  21737316  RISE       1
\Surtidor:BUART:rx_status_4\/q                      macrocell8      3350   9867  21737316  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_4                 statusicell2    2317  12184  21737316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21737671p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                macrocell50     1250   1250  21732527  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5069   6319  21737671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21737717p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                macrocell51     1250   1250  21732566  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5023   6273  21737717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21737951p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell56     1250   1250  21732955  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4789   6039  21737951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21737995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8495
-------------------------------------   ---- 
End-of-path arrival time (ps)           8495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_state_2\/main_1  macrocell59   7245   8495  21737995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21737995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8495
-------------------------------------   ---- 
End-of-path arrival time (ps)           8495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q               macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_1  macrocell61   7245   8495  21737995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell61         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:tx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21738446p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  21735794  RISE       1
\Surtidor:BUART:tx_state_0\/main_2                  macrocell51     4464   8044  21738446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21738585p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell54     1250   1250  21733570  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4155   5405  21738585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21738685p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5305
-------------------------------------   ---- 
End-of-path arrival time (ps)           5305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell60     1250   1250  21738685  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4055   5305  21738685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21738920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7570
-------------------------------------   ---- 
End-of-path arrival time (ps)           7570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_state_0\/main_1  macrocell56   6320   7570  21738920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_1
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21738920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7570
-------------------------------------   ---- 
End-of-path arrival time (ps)           7570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q         macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_1  macrocell57   6320   7570  21738920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21738920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7570
-------------------------------------   ---- 
End-of-path arrival time (ps)           7570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_state_3\/main_1  macrocell58   6320   7570  21738920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21738920p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7570
-------------------------------------   ---- 
End-of-path arrival time (ps)           7570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_status_3\/main_1  macrocell65   6320   7570  21738920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21739692p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q             macrocell68   1250   1250  21739692  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_7  macrocell66   5548   6798  21739692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21739692p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6798
-------------------------------------   ---- 
End-of-path arrival time (ps)           6798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q       macrocell68   1250   1250  21739692  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_6  macrocell68   5548   6798  21739692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Surtidor:BUART:txn\/main_3
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21739804p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6686
-------------------------------------   ---- 
End-of-path arrival time (ps)           6686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  21739804  RISE       1
\Surtidor:BUART:txn\/main_3                macrocell49     2316   6686  21739804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21740101p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_state_2\/main_3  macrocell59   5139   6389  21740101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21740101p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q               macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_2  macrocell61   5139   6389  21740101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell61         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:txn\/main_1
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21740171p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q  macrocell50   1250   1250  21732527  RISE       1
\Surtidor:BUART:txn\/main_1    macrocell49   5069   6319  21740171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21740209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell51   1250   1250  21732566  RISE       1
\Surtidor:BUART:tx_state_1\/main_1  macrocell50   5031   6281  21740209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21740209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell51   1250   1250  21732566  RISE       1
\Surtidor:BUART:tx_state_0\/main_1  macrocell51   5031   6281  21740209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21740209p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell51   1250   1250  21732566  RISE       1
\Surtidor:BUART:tx_state_2\/main_1  macrocell52   5031   6281  21740209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21740236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_status_2\/main_2  macrocell64   5004   6254  21740236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_2  macrocell66   5004   6254  21740236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21740236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6254
-------------------------------------   ---- 
End-of-path arrival time (ps)           6254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q    macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell68   5004   6254  21740236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21740475p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_status_2\/main_1  macrocell64   4765   6015  21740475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740475p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_1  macrocell66   4765   6015  21740475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21740475p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q          macrocell56   1250   1250  21732955  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_1  macrocell68   4765   6015  21740475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21740859p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q          macrocell50   1250   1250  21732527  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_1  macrocell55   4381   5631  21740859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21740897p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q          macrocell51   1250   1250  21732566  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_2  macrocell55   4343   5593  21740897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21741025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_state_0\/main_4  macrocell56   4215   5465  21741025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_3
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21741025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q         macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_3  macrocell57   4215   5465  21741025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21741025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_state_3\/main_3  macrocell58   4215   5465  21741025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21741025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_status_3\/main_4  macrocell65   4215   5465  21741025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21741090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_status_2\/main_0   macrocell64   4150   5400  21741090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_0  macrocell66   4150   5400  21741090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21741090p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q   macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_0  macrocell68   4150   5400  21741090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21741119p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_state_0\/main_0    macrocell56   4121   5371  21741119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_0
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21741119p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_0  macrocell57   4121   5371  21741119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21741119p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_state_3\/main_0    macrocell58   4121   5371  21741119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21741119p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_status_3\/main_0   macrocell65   4121   5371  21741119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21741254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_state_0\/main_2   macrocell56   3986   5236  21741254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_2
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21741254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q   macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_2  macrocell57   3986   5236  21741254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21741254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_state_3\/main_2   macrocell58   3986   5236  21741254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21741254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_status_3\/main_2  macrocell65   3986   5236  21741254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21741431p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell50   1250   1250  21732527  RISE       1
\Surtidor:BUART:tx_state_1\/main_0  macrocell50   3809   5059  21741431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21741431p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell50   1250   1250  21732527  RISE       1
\Surtidor:BUART:tx_state_0\/main_0  macrocell51   3809   5059  21741431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21741431p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell50   1250   1250  21732527  RISE       1
\Surtidor:BUART:tx_state_2\/main_0  macrocell52   3809   5059  21741431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:txn\/main_2
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21741476p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q  macrocell51   1250   1250  21732566  RISE       1
\Surtidor:BUART:txn\/main_2    macrocell49   3764   5014  21741476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21741577p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_status_2\/main_3  macrocell64   3663   4913  21741577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741577p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q                macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_4  macrocell66   3663   4913  21741577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21741577p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q          macrocell58   1250   1250  21734056  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_4  macrocell68   3663   4913  21741577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_0
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741623p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21741623  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_2   macrocell60   2927   4867  21741623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741626  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_1   macrocell60   2924   4864  21741626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21741626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741626  RISE       1
MODIN1_1/main_1                            macrocell62   2924   4864  21741626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21741626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741626  RISE       1
MODIN1_0/main_1                            macrocell63   2924   4864  21741626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741628  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_0   macrocell60   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741628  RISE       1
MODIN1_1/main_0                            macrocell62   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741628  RISE       1
MODIN1_0/main_0                            macrocell63   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Surtidor:BUART:tx_bitclk\/main_0
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21741678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  21733526  RISE       1
\Surtidor:BUART:tx_bitclk\/main_0                 macrocell53     2302   4812  21741678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell53         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21741872p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_status_2\/main_4  macrocell64   3368   4618  21741872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741872p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q                macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_5  macrocell66   3368   4618  21741872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21741872p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q          macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_5  macrocell68   3368   4618  21741872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21741891p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_state_0\/main_5  macrocell56   3349   4599  21741891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_4
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21741891p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q         macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_4  macrocell57   3349   4599  21741891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell57         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21741891p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_state_3\/main_4  macrocell58   3349   4599  21741891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21741891p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4599
-------------------------------------   ---- 
End-of-path arrival time (ps)           4599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_status_3\/main_5  macrocell65   3349   4599  21741891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:txn\/main_5
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q  macrocell53   1250   1250  21733982  RISE       1
\Surtidor:BUART:txn\/main_5   macrocell49   3079   4329  21742161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21742161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell53   1250   1250  21733982  RISE       1
\Surtidor:BUART:tx_state_1\/main_3  macrocell50   3079   4329  21742161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21742161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell53   1250   1250  21733982  RISE       1
\Surtidor:BUART:tx_state_0\/main_4  macrocell51   3079   4329  21742161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21742161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell53   1250   1250  21733982  RISE       1
\Surtidor:BUART:tx_state_2\/main_3  macrocell52   3079   4329  21742161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:txn\/main_4
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q  macrocell52   1250   1250  21733850  RISE       1
\Surtidor:BUART:txn\/main_4    macrocell49   3059   4309  21742181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742182p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q          macrocell52   1250   1250  21733850  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_3  macrocell55   3058   4308  21742182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21742207p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21742207  RISE       1
\Surtidor:BUART:rx_state_0\/main_6         macrocell56   2343   4283  21742207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21742207p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4283
-------------------------------------   ---- 
End-of-path arrival time (ps)           4283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21742207  RISE       1
\Surtidor:BUART:rx_state_3\/main_5         macrocell58   2343   4283  21742207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_0\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21742217p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21742217  RISE       1
\Surtidor:BUART:rx_state_0\/main_7         macrocell56   2333   4273  21742217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_3\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21742217p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21742217  RISE       1
\Surtidor:BUART:rx_state_3\/main_6         macrocell58   2333   4273  21742217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_0\/main_8
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21742231p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21742231  RISE       1
\Surtidor:BUART:rx_state_0\/main_8         macrocell56   2319   4259  21742231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_3\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21742231p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21742231  RISE       1
\Surtidor:BUART:rx_state_3\/main_7         macrocell58   2319   4259  21742231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21742284p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell52   1250   1250  21733850  RISE       1
\Surtidor:BUART:tx_state_1\/main_2  macrocell50   2956   4206  21742284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21742284p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell52   1250   1250  21733850  RISE       1
\Surtidor:BUART:tx_state_0\/main_3  macrocell51   2956   4206  21742284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21742284p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell52   1250   1250  21733850  RISE       1
\Surtidor:BUART:tx_state_2\/main_2  macrocell52   2956   4206  21742284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742314p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q           macrocell53   1250   1250  21733982  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_4  macrocell55   2926   4176  21742314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21742348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_state_2\/main_0    macrocell59   2892   4142  21742348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21742348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4142
-------------------------------------   ---- 
End-of-path arrival time (ps)           4142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q        macrocell54   1250   1250  21733570  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_0  macrocell61   2892   4142  21742348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell61         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:txn\/main_0
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q       macrocell49   1250   1250  21742450  RISE       1
\Surtidor:BUART:txn\/main_0  macrocell49   2790   4040  21742450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742459p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q                 macrocell49   1250   1250  21742450  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_0  macrocell55   2781   4031  21742459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21742610p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell62         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell62   1250   1250  21736197  RISE       1
MODIN1_1/main_3  macrocell62   2630   3880  21742610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21742612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell63   1250   1250  21736193  RISE       1
MODIN1_1/main_4  macrocell62   2628   3878  21742612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell62         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21742612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell63         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell63   1250   1250  21736193  RISE       1
MODIN1_0/main_3  macrocell63   2628   3878  21742612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell63         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21742937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q  macrocell66   1250   1250  21742937  RISE       1
\Surtidor:BUART:rx_status_2\/main_5     macrocell64   2303   3553  21742937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q       macrocell66   1250   1250  21742937  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_6  macrocell66   2303   3553  21742937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell66         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21742938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_last\/q          macrocell67   1250   1250  21742938  RISE       1
\Surtidor:BUART:rx_state_2\/main_6  macrocell59   2302   3552  21742938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:txn\/main_7
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q  macrocell55   1250   1250  21742941  RISE       1
\Surtidor:BUART:txn\/main_7       macrocell49   2299   3549  21742941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell49         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q       macrocell55   1250   1250  21742941  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_5  macrocell55   2295   3545  21742945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21742946p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_state_2\/main_4  macrocell59   2294   3544  21742946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21742946p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q               macrocell59   1250   1250  21734351  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_3  macrocell61   2294   3544  21742946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell61         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21742951p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell60   1250   1250  21738685  RISE       1
\Surtidor:BUART:rx_state_2\/main_2   macrocell59   2289   3539  21742951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell59         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_load_fifo\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21743311p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell57         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_load_fifo\/q            macrocell57     1250   1250  21739360  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2309   3559  21743311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_2\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_2
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21745345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_2\/q       macrocell64    1250   1250  21745345  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_2  statusicell2   2905   4155  21745345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_3\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_3
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21745356p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_3\/q       macrocell65    1250   1250  21745356  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_3  statusicell2   2894   4144  21745356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62487281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell16   2290   2290  62487281  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1        macrocell46      2895   5185  62487281  RISE       1
\Timer_1:TimerUDB:status_tc\/q             macrocell46      3350   8535  62487281  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0  statusicell11    3684  12219  62487281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell11       0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 62488950p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell17   2290   2290  62488950  RISE       1
\Timer_2:TimerUDB:status_tc\/main_1        macrocell47      2598   4888  62488950  RISE       1
\Timer_2:TimerUDB:status_tc\/q             macrocell47      3350   8238  62488950  RISE       1
\Timer_2:TimerUDB:rstSts:stsreg\/status_0  statusicell12    2312  10550  62488950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:rstSts:stsreg\/clock                     statusicell12       0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_2:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62489071p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_2:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell17   2290   2290  62488950  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell17   2579   4869  62489071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62489368p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell16   2290   2290  62487281  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell16   2282   4572  62489368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_2:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62489937p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2     1210   1210  62489801  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell17   2793   4003  62489937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 62490429p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   62500000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         62493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  62488070  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell16   2301   3511  62490429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT8:timerdp:u0\/clock                    datapathcell16      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

