// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/30/2019 06:23:16"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module prueba3 (
	reset,
	clk,
	salidaPrueba,
	estado1,
	estado2,
	estado3,
	estado4);
input 	reset;
input 	clk;
output 	[15:0] salidaPrueba;
output 	[6:0] estado1;
output 	[6:0] estado2;
output 	[6:0] estado3;
output 	[6:0] estado4;

// Design Ports Information
// salidaPrueba[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[8]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[9]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[10]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[11]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[12]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[13]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[14]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salidaPrueba[15]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[0]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[1]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[2]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[5]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado1[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[0]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[3]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[4]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado2[6]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado3[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado4[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a7 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a5 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a3 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a2 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a1 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 ;
wire \MuxAluSrcA|salidaMuxSrcA[0]~0_combout ;
wire \aMuxAluSrcB|Mux30~0_combout ;
wire \aMuxAluSrcB|Mux29~0_combout ;
wire \aMuxAluSrcB|Mux28~0_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[4]~4_combout ;
wire \aMuxAluSrcB|Mux26~0_combout ;
wire \aMuxAluSrcB|Mux25~0_combout ;
wire \aMuxAluSrcB|Mux24~0_combout ;
wire \aMuxAluSrcB|Mux23~0_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[9]~9_combout ;
wire \aMuxAluSrcB|Mux21~0_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[11]~11_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[12]~12_combout ;
wire \aMuxAluSrcB|Mux18~0_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[14]~14_combout ;
wire \clk~combout ;
wire \reset~combout ;
wire \unidadControl|state~21_combout ;
wire \unidadControl|state.Execute~regout ;
wire \unidadControl|state~20_combout ;
wire \unidadControl|state.aluWriteBack~regout ;
wire \unidadControl|state~18_combout ;
wire \unidadControl|state.fetch~regout ;
wire \unidadControl|state~19_combout ;
wire \unidadControl|state.decode~regout ;
wire \unidadControl|aluSrcB~0_combout ;
wire \aMuxAluSrcB|Mux31~0_combout ;
wire \aAlu|Add0~0_combout ;
wire \unidadControl|pcWrite~0_combout ;
wire \unidadControl|pcWrite~regout ;
wire \unidadControl|aluSrcA~regout ;
wire \MuxAluSrcA|salidaMuxSrcA[1]~1_combout ;
wire \aAlu|Add0~1 ;
wire \aAlu|Add0~2_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[2]~2_combout ;
wire \aAlu|Add0~3 ;
wire \aAlu|Add0~4_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[3]~3_combout ;
wire \aAlu|Add0~5 ;
wire \aAlu|Add0~6_combout ;
wire \aMuxAluSrcB|Mux27~0_combout ;
wire \aAlu|Add0~7 ;
wire \aAlu|Add0~8_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[5]~5_combout ;
wire \aAlu|Add0~9 ;
wire \aAlu|Add0~10_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[6]~6_combout ;
wire \aAlu|Add0~11 ;
wire \aAlu|Add0~12_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[7]~7_combout ;
wire \aAlu|Add0~13 ;
wire \aAlu|Add0~14_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[8]~8_combout ;
wire \aAlu|Add0~15 ;
wire \aAlu|Add0~16_combout ;
wire \unidadControl|regWrite~feeder_combout ;
wire \unidadControl|regWrite~regout ;
wire \MuxAluSrcA|salidaMuxSrcA[10]~10_combout ;
wire \aAlu|Add0~17 ;
wire \aAlu|Add0~19 ;
wire \aAlu|Add0~20_combout ;
wire \aMuxAluSrcB|Mux19~0_combout ;
wire \aAlu|Add0~21 ;
wire \aAlu|Add0~23 ;
wire \aAlu|Add0~24_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[13]~13_combout ;
wire \aAlu|Add0~25 ;
wire \aAlu|Add0~26_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 ;
wire \aMuxAluSrcB|Mux16~0_combout ;
wire \MuxAluSrcA|salidaMuxSrcA[15]~15_combout ;
wire \aAlu|Add0~27 ;
wire \aAlu|Add0~29 ;
wire \aAlu|Add0~30_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 ;
wire \aMuxAluSrcB|Mux17~0_combout ;
wire \aAlu|Add0~28_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a11 ;
wire \aMuxAluSrcB|Mux20~0_combout ;
wire \aAlu|Add0~22_combout ;
wire \registerFile|array_reg_rtl_0|auto_generated|ram_block1a9 ;
wire \aMuxAluSrcB|Mux22~0_combout ;
wire \aAlu|Add0~18_combout ;
wire \unidadControl|estado4[0]~0_combout ;
wire \unidadControl|WideOr8~combout ;
wire \unidadControl|estado4[3]~feeder_combout ;
wire \unidadControl|estado4[4]~feeder_combout ;
wire \unidadControl|estado4[5]~3_combout ;
wire \unidadControl|estado4[6]~feeder_combout ;
wire [6:0] \unidadControl|estado4 ;
wire [31:0] \cPC|pcAc ;
wire [31:0] \regAluOut|temp ;
wire [1:0] \unidadControl|aluSrcB ;

wire [15:0] \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a1  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a2  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a3  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a4  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a5  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a6  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a7  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a8  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a9  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a10  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a11  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a12  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a13  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a14  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \registerFile|array_reg_rtl_0|auto_generated|ram_block1a15  = \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: M4K_X41_Y10
cycloneii_ram_block \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\unidadControl|regWrite~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(\clk~combout ),
	.ena0(\unidadControl|regWrite~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\regAluOut|temp [15],\regAluOut|temp [14],\regAluOut|temp [13],\regAluOut|temp [12],\regAluOut|temp [11],\regAluOut|temp [10],\regAluOut|temp [9],\regAluOut|temp [8],\regAluOut|temp [7],\regAluOut|temp [6],\regAluOut|temp [5],\regAluOut|temp [4],\regAluOut|temp [3],\regAluOut|temp [2],\regAluOut|temp [1],\regAluOut|temp [0]}),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .init_file = "db/prueba3.ram0_RegFile_be88a862.hdl.mif";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_vch1:auto_generated|ALTSYNCRAM";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \registerFile|array_reg_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 32'h00000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N2
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[0]~0 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[0]~0_combout  = (\cPC|pcAc [0] & !\unidadControl|aluSrcA~regout )

	.dataa(\cPC|pcAc [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[0]~0 .lut_mask = 16'h00AA;
defparam \MuxAluSrcA|salidaMuxSrcA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N10
cycloneii_lcell_comb \aMuxAluSrcB|Mux30~0 (
// Equation(s):
// \aMuxAluSrcB|Mux30~0_combout  = (\unidadControl|aluSrcB [1]) # ((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a1  & !\unidadControl|aluSrcB [0]))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a1 ),
	.datab(vcc),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(\unidadControl|aluSrcB [0]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux30~0 .lut_mask = 16'hF0FA;
defparam \aMuxAluSrcB|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N20
cycloneii_lcell_comb \aMuxAluSrcB|Mux29~0 (
// Equation(s):
// \aMuxAluSrcB|Mux29~0_combout  = (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a2  & (!\unidadControl|aluSrcB [0] & !\unidadControl|aluSrcB [1]))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(vcc),
	.datad(\unidadControl|aluSrcB [1]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux29~0 .lut_mask = 16'h0022;
defparam \aMuxAluSrcB|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N30
cycloneii_lcell_comb \aMuxAluSrcB|Mux28~0 (
// Equation(s):
// \aMuxAluSrcB|Mux28~0_combout  = (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a3  & (!\unidadControl|aluSrcB [0] & !\unidadControl|aluSrcB [1]))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux28~0 .lut_mask = 16'h0202;
defparam \aMuxAluSrcB|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N4
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[4]~4 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[4]~4_combout  = (\cPC|pcAc [4] & !\unidadControl|aluSrcA~regout )

	.dataa(\cPC|pcAc [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[4]~4 .lut_mask = 16'h00AA;
defparam \MuxAluSrcA|salidaMuxSrcA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N26
cycloneii_lcell_comb \aMuxAluSrcB|Mux26~0 (
// Equation(s):
// \aMuxAluSrcB|Mux26~0_combout  = (\unidadControl|aluSrcB [1]) # ((!\unidadControl|aluSrcB [0] & \registerFile|array_reg_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(vcc),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\unidadControl|aluSrcB [1]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux26~0 .lut_mask = 16'hFF30;
defparam \aMuxAluSrcB|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N8
cycloneii_lcell_comb \aMuxAluSrcB|Mux25~0 (
// Equation(s):
// \aMuxAluSrcB|Mux25~0_combout  = (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a6  & (!\unidadControl|aluSrcB [0] & !\unidadControl|aluSrcB [1]))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux25~0 .lut_mask = 16'h0202;
defparam \aMuxAluSrcB|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N2
cycloneii_lcell_comb \aMuxAluSrcB|Mux24~0 (
// Equation(s):
// \aMuxAluSrcB|Mux24~0_combout  = (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a7  & (!\unidadControl|aluSrcB [0] & !\unidadControl|aluSrcB [1]))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux24~0 .lut_mask = 16'h0202;
defparam \aMuxAluSrcB|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N0
cycloneii_lcell_comb \aMuxAluSrcB|Mux23~0 (
// Equation(s):
// \aMuxAluSrcB|Mux23~0_combout  = (!\unidadControl|aluSrcB [0] & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a8  & !\unidadControl|aluSrcB [1]))

	.dataa(vcc),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\unidadControl|aluSrcB [1]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux23~0 .lut_mask = 16'h0030;
defparam \aMuxAluSrcB|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N22
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[9]~9 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[9]~9_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\unidadControl|aluSrcA~regout ),
	.datad(\cPC|pcAc [9]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[9]~9 .lut_mask = 16'h0F00;
defparam \MuxAluSrcA|salidaMuxSrcA[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N12
cycloneii_lcell_comb \aMuxAluSrcB|Mux21~0 (
// Equation(s):
// \aMuxAluSrcB|Mux21~0_combout  = (!\unidadControl|aluSrcB [0] & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a10  & !\unidadControl|aluSrcB [1]))

	.dataa(vcc),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\unidadControl|aluSrcB [1]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux21~0 .lut_mask = 16'h0030;
defparam \aMuxAluSrcB|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N26
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[11]~11 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[11]~11_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [11])

	.dataa(vcc),
	.datab(\unidadControl|aluSrcA~regout ),
	.datac(vcc),
	.datad(\cPC|pcAc [11]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[11]~11 .lut_mask = 16'h3300;
defparam \MuxAluSrcA|salidaMuxSrcA[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N14
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[12]~12 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[12]~12_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [12])

	.dataa(vcc),
	.datab(\unidadControl|aluSrcA~regout ),
	.datac(vcc),
	.datad(\cPC|pcAc [12]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[12]~12 .lut_mask = 16'h3300;
defparam \MuxAluSrcA|salidaMuxSrcA[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N22
cycloneii_lcell_comb \aMuxAluSrcB|Mux18~0 (
// Equation(s):
// \aMuxAluSrcB|Mux18~0_combout  = (\unidadControl|aluSrcB [1]) # ((!\unidadControl|aluSrcB [0] & \registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(vcc),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\unidadControl|aluSrcB [1]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux18~0 .lut_mask = 16'hFF30;
defparam \aMuxAluSrcB|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N16
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[14]~14 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[14]~14_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [14])

	.dataa(vcc),
	.datab(\unidadControl|aluSrcA~regout ),
	.datac(vcc),
	.datad(\cPC|pcAc [14]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[14]~14 .lut_mask = 16'h3300;
defparam \MuxAluSrcA|salidaMuxSrcA[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N6
cycloneii_lcell_comb \unidadControl|state~21 (
// Equation(s):
// \unidadControl|state~21_combout  = (\unidadControl|state.decode~regout  & !\reset~combout )

	.dataa(\unidadControl|state.decode~regout ),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\unidadControl|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|state~21 .lut_mask = 16'h0A0A;
defparam \unidadControl|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N7
cycloneii_lcell_ff \unidadControl|state.Execute (
	.clk(\clk~combout ),
	.datain(\unidadControl|state~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|state.Execute~regout ));

// Location: LCCOMB_X49_Y10_N26
cycloneii_lcell_comb \unidadControl|state~20 (
// Equation(s):
// \unidadControl|state~20_combout  = (!\reset~combout  & \unidadControl|state.Execute~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\unidadControl|state.Execute~regout ),
	.cin(gnd),
	.combout(\unidadControl|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|state~20 .lut_mask = 16'h0F00;
defparam \unidadControl|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N27
cycloneii_lcell_ff \unidadControl|state.aluWriteBack (
	.clk(\clk~combout ),
	.datain(\unidadControl|state~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|state.aluWriteBack~regout ));

// Location: LCCOMB_X49_Y10_N22
cycloneii_lcell_comb \unidadControl|state~18 (
// Equation(s):
// \unidadControl|state~18_combout  = (!\reset~combout  & !\unidadControl|state.aluWriteBack~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\unidadControl|state.aluWriteBack~regout ),
	.cin(gnd),
	.combout(\unidadControl|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|state~18 .lut_mask = 16'h000F;
defparam \unidadControl|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N23
cycloneii_lcell_ff \unidadControl|state.fetch (
	.clk(\clk~combout ),
	.datain(\unidadControl|state~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|state.fetch~regout ));

// Location: LCCOMB_X49_Y10_N20
cycloneii_lcell_comb \unidadControl|state~19 (
// Equation(s):
// \unidadControl|state~19_combout  = (!\reset~combout  & !\unidadControl|state.fetch~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\unidadControl|state.fetch~regout ),
	.cin(gnd),
	.combout(\unidadControl|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|state~19 .lut_mask = 16'h000F;
defparam \unidadControl|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N21
cycloneii_lcell_ff \unidadControl|state.decode (
	.clk(\clk~combout ),
	.datain(\unidadControl|state~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|state.decode~regout ));

// Location: LCFF_X43_Y10_N15
cycloneii_lcell_ff \unidadControl|aluSrcB[1] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\unidadControl|state.decode~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|aluSrcB [1]));

// Location: LCCOMB_X49_Y10_N4
cycloneii_lcell_comb \unidadControl|aluSrcB~0 (
// Equation(s):
// \unidadControl|aluSrcB~0_combout  = (\unidadControl|state.decode~regout ) # (!\unidadControl|state.fetch~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\unidadControl|state.decode~regout ),
	.datad(\unidadControl|state.fetch~regout ),
	.cin(gnd),
	.combout(\unidadControl|aluSrcB~0_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|aluSrcB~0 .lut_mask = 16'hF0FF;
defparam \unidadControl|aluSrcB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y10_N29
cycloneii_lcell_ff \unidadControl|aluSrcB[0] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\unidadControl|aluSrcB~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|aluSrcB [0]));

// Location: LCCOMB_X43_Y10_N4
cycloneii_lcell_comb \aMuxAluSrcB|Mux31~0 (
// Equation(s):
// \aMuxAluSrcB|Mux31~0_combout  = (!\unidadControl|aluSrcB [1] & ((\registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\unidadControl|aluSrcB [0])))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(vcc),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(\unidadControl|aluSrcB [0]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux31~0 .lut_mask = 16'h0F0A;
defparam \aMuxAluSrcB|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N0
cycloneii_lcell_comb \aAlu|Add0~0 (
// Equation(s):
// \aAlu|Add0~0_combout  = (\MuxAluSrcA|salidaMuxSrcA[0]~0_combout  & (\aMuxAluSrcB|Mux31~0_combout  $ (VCC))) # (!\MuxAluSrcA|salidaMuxSrcA[0]~0_combout  & (\aMuxAluSrcB|Mux31~0_combout  & VCC))
// \aAlu|Add0~1  = CARRY((\MuxAluSrcA|salidaMuxSrcA[0]~0_combout  & \aMuxAluSrcB|Mux31~0_combout ))

	.dataa(\MuxAluSrcA|salidaMuxSrcA[0]~0_combout ),
	.datab(\aMuxAluSrcB|Mux31~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\aAlu|Add0~0_combout ),
	.cout(\aAlu|Add0~1 ));
// synopsys translate_off
defparam \aAlu|Add0~0 .lut_mask = 16'h6688;
defparam \aAlu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N24
cycloneii_lcell_comb \unidadControl|pcWrite~0 (
// Equation(s):
// \unidadControl|pcWrite~0_combout  = !\unidadControl|state.fetch~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|state.fetch~regout ),
	.cin(gnd),
	.combout(\unidadControl|pcWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|pcWrite~0 .lut_mask = 16'h00FF;
defparam \unidadControl|pcWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N25
cycloneii_lcell_ff \unidadControl|pcWrite (
	.clk(\clk~combout ),
	.datain(\unidadControl|pcWrite~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|pcWrite~regout ));

// Location: LCFF_X45_Y10_N13
cycloneii_lcell_ff \cPC|pcAc[0] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [0]));

// Location: LCFF_X45_Y10_N23
cycloneii_lcell_ff \unidadControl|aluSrcA (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\unidadControl|state.Execute~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|aluSrcA~regout ));

// Location: LCCOMB_X45_Y10_N8
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[1]~1 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[1]~1_combout  = (\cPC|pcAc [1] & !\unidadControl|aluSrcA~regout )

	.dataa(vcc),
	.datab(\cPC|pcAc [1]),
	.datac(vcc),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[1]~1 .lut_mask = 16'h00CC;
defparam \MuxAluSrcA|salidaMuxSrcA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N2
cycloneii_lcell_comb \aAlu|Add0~2 (
// Equation(s):
// \aAlu|Add0~2_combout  = (\aMuxAluSrcB|Mux30~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[1]~1_combout  & (\aAlu|Add0~1  & VCC)) # (!\MuxAluSrcA|salidaMuxSrcA[1]~1_combout  & (!\aAlu|Add0~1 )))) # (!\aMuxAluSrcB|Mux30~0_combout  & 
// ((\MuxAluSrcA|salidaMuxSrcA[1]~1_combout  & (!\aAlu|Add0~1 )) # (!\MuxAluSrcA|salidaMuxSrcA[1]~1_combout  & ((\aAlu|Add0~1 ) # (GND)))))
// \aAlu|Add0~3  = CARRY((\aMuxAluSrcB|Mux30~0_combout  & (!\MuxAluSrcA|salidaMuxSrcA[1]~1_combout  & !\aAlu|Add0~1 )) # (!\aMuxAluSrcB|Mux30~0_combout  & ((!\aAlu|Add0~1 ) # (!\MuxAluSrcA|salidaMuxSrcA[1]~1_combout ))))

	.dataa(\aMuxAluSrcB|Mux30~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~1 ),
	.combout(\aAlu|Add0~2_combout ),
	.cout(\aAlu|Add0~3 ));
// synopsys translate_off
defparam \aAlu|Add0~2 .lut_mask = 16'h9617;
defparam \aAlu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N15
cycloneii_lcell_ff \cPC|pcAc[1] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [1]));

// Location: LCCOMB_X45_Y10_N20
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[2]~2 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[2]~2_combout  = (\cPC|pcAc [2] & !\unidadControl|aluSrcA~regout )

	.dataa(\cPC|pcAc [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[2]~2 .lut_mask = 16'h00AA;
defparam \MuxAluSrcA|salidaMuxSrcA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N4
cycloneii_lcell_comb \aAlu|Add0~4 (
// Equation(s):
// \aAlu|Add0~4_combout  = ((\aMuxAluSrcB|Mux29~0_combout  $ (\MuxAluSrcA|salidaMuxSrcA[2]~2_combout  $ (!\aAlu|Add0~3 )))) # (GND)
// \aAlu|Add0~5  = CARRY((\aMuxAluSrcB|Mux29~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[2]~2_combout ) # (!\aAlu|Add0~3 ))) # (!\aMuxAluSrcB|Mux29~0_combout  & (\MuxAluSrcA|salidaMuxSrcA[2]~2_combout  & !\aAlu|Add0~3 )))

	.dataa(\aMuxAluSrcB|Mux29~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~3 ),
	.combout(\aAlu|Add0~4_combout ),
	.cout(\aAlu|Add0~5 ));
// synopsys translate_off
defparam \aAlu|Add0~4 .lut_mask = 16'h698E;
defparam \aAlu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N25
cycloneii_lcell_ff \cPC|pcAc[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [2]));

// Location: LCCOMB_X45_Y10_N30
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[3]~3 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[3]~3_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [3])

	.dataa(vcc),
	.datab(\unidadControl|aluSrcA~regout ),
	.datac(vcc),
	.datad(\cPC|pcAc [3]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[3]~3 .lut_mask = 16'h3300;
defparam \MuxAluSrcA|salidaMuxSrcA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N6
cycloneii_lcell_comb \aAlu|Add0~6 (
// Equation(s):
// \aAlu|Add0~6_combout  = (\aMuxAluSrcB|Mux28~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[3]~3_combout  & (\aAlu|Add0~5  & VCC)) # (!\MuxAluSrcA|salidaMuxSrcA[3]~3_combout  & (!\aAlu|Add0~5 )))) # (!\aMuxAluSrcB|Mux28~0_combout  & 
// ((\MuxAluSrcA|salidaMuxSrcA[3]~3_combout  & (!\aAlu|Add0~5 )) # (!\MuxAluSrcA|salidaMuxSrcA[3]~3_combout  & ((\aAlu|Add0~5 ) # (GND)))))
// \aAlu|Add0~7  = CARRY((\aMuxAluSrcB|Mux28~0_combout  & (!\MuxAluSrcA|salidaMuxSrcA[3]~3_combout  & !\aAlu|Add0~5 )) # (!\aMuxAluSrcB|Mux28~0_combout  & ((!\aAlu|Add0~5 ) # (!\MuxAluSrcA|salidaMuxSrcA[3]~3_combout ))))

	.dataa(\aMuxAluSrcB|Mux28~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[3]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~5 ),
	.combout(\aAlu|Add0~6_combout ),
	.cout(\aAlu|Add0~7 ));
// synopsys translate_off
defparam \aAlu|Add0~6 .lut_mask = 16'h9617;
defparam \aAlu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N7
cycloneii_lcell_ff \cPC|pcAc[3] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [3]));

// Location: LCCOMB_X43_Y10_N16
cycloneii_lcell_comb \aMuxAluSrcB|Mux27~0 (
// Equation(s):
// \aMuxAluSrcB|Mux27~0_combout  = (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a4  & (!\unidadControl|aluSrcB [0] & !\unidadControl|aluSrcB [1]))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux27~0 .lut_mask = 16'h0202;
defparam \aMuxAluSrcB|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N8
cycloneii_lcell_comb \aAlu|Add0~8 (
// Equation(s):
// \aAlu|Add0~8_combout  = ((\MuxAluSrcA|salidaMuxSrcA[4]~4_combout  $ (\aMuxAluSrcB|Mux27~0_combout  $ (!\aAlu|Add0~7 )))) # (GND)
// \aAlu|Add0~9  = CARRY((\MuxAluSrcA|salidaMuxSrcA[4]~4_combout  & ((\aMuxAluSrcB|Mux27~0_combout ) # (!\aAlu|Add0~7 ))) # (!\MuxAluSrcA|salidaMuxSrcA[4]~4_combout  & (\aMuxAluSrcB|Mux27~0_combout  & !\aAlu|Add0~7 )))

	.dataa(\MuxAluSrcA|salidaMuxSrcA[4]~4_combout ),
	.datab(\aMuxAluSrcB|Mux27~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~7 ),
	.combout(\aAlu|Add0~8_combout ),
	.cout(\aAlu|Add0~9 ));
// synopsys translate_off
defparam \aAlu|Add0~8 .lut_mask = 16'h698E;
defparam \aAlu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N17
cycloneii_lcell_ff \cPC|pcAc[4] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [4]));

// Location: LCCOMB_X45_Y10_N10
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[5]~5 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[5]~5_combout  = (\cPC|pcAc [5] & !\unidadControl|aluSrcA~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cPC|pcAc [5]),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[5]~5 .lut_mask = 16'h00F0;
defparam \MuxAluSrcA|salidaMuxSrcA[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N10
cycloneii_lcell_comb \aAlu|Add0~10 (
// Equation(s):
// \aAlu|Add0~10_combout  = (\aMuxAluSrcB|Mux26~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[5]~5_combout  & (\aAlu|Add0~9  & VCC)) # (!\MuxAluSrcA|salidaMuxSrcA[5]~5_combout  & (!\aAlu|Add0~9 )))) # (!\aMuxAluSrcB|Mux26~0_combout  & 
// ((\MuxAluSrcA|salidaMuxSrcA[5]~5_combout  & (!\aAlu|Add0~9 )) # (!\MuxAluSrcA|salidaMuxSrcA[5]~5_combout  & ((\aAlu|Add0~9 ) # (GND)))))
// \aAlu|Add0~11  = CARRY((\aMuxAluSrcB|Mux26~0_combout  & (!\MuxAluSrcA|salidaMuxSrcA[5]~5_combout  & !\aAlu|Add0~9 )) # (!\aMuxAluSrcB|Mux26~0_combout  & ((!\aAlu|Add0~9 ) # (!\MuxAluSrcA|salidaMuxSrcA[5]~5_combout ))))

	.dataa(\aMuxAluSrcB|Mux26~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[5]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~9 ),
	.combout(\aAlu|Add0~10_combout ),
	.cout(\aAlu|Add0~11 ));
// synopsys translate_off
defparam \aAlu|Add0~10 .lut_mask = 16'h9617;
defparam \aAlu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N11
cycloneii_lcell_ff \cPC|pcAc[5] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [5]));

// Location: LCCOMB_X45_Y10_N18
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[6]~6 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[6]~6_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [6])

	.dataa(vcc),
	.datab(\unidadControl|aluSrcA~regout ),
	.datac(vcc),
	.datad(\cPC|pcAc [6]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[6]~6 .lut_mask = 16'h3300;
defparam \MuxAluSrcA|salidaMuxSrcA[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N12
cycloneii_lcell_comb \aAlu|Add0~12 (
// Equation(s):
// \aAlu|Add0~12_combout  = ((\aMuxAluSrcB|Mux25~0_combout  $ (\MuxAluSrcA|salidaMuxSrcA[6]~6_combout  $ (!\aAlu|Add0~11 )))) # (GND)
// \aAlu|Add0~13  = CARRY((\aMuxAluSrcB|Mux25~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[6]~6_combout ) # (!\aAlu|Add0~11 ))) # (!\aMuxAluSrcB|Mux25~0_combout  & (\MuxAluSrcA|salidaMuxSrcA[6]~6_combout  & !\aAlu|Add0~11 )))

	.dataa(\aMuxAluSrcB|Mux25~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[6]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~11 ),
	.combout(\aAlu|Add0~12_combout ),
	.cout(\aAlu|Add0~13 ));
// synopsys translate_off
defparam \aAlu|Add0~12 .lut_mask = 16'h698E;
defparam \aAlu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y10_N13
cycloneii_lcell_ff \cPC|pcAc[6] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [6]));

// Location: LCCOMB_X45_Y10_N0
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[7]~7 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[7]~7_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [7])

	.dataa(vcc),
	.datab(\unidadControl|aluSrcA~regout ),
	.datac(vcc),
	.datad(\cPC|pcAc [7]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[7]~7 .lut_mask = 16'h3300;
defparam \MuxAluSrcA|salidaMuxSrcA[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N14
cycloneii_lcell_comb \aAlu|Add0~14 (
// Equation(s):
// \aAlu|Add0~14_combout  = (\aMuxAluSrcB|Mux24~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[7]~7_combout  & (\aAlu|Add0~13  & VCC)) # (!\MuxAluSrcA|salidaMuxSrcA[7]~7_combout  & (!\aAlu|Add0~13 )))) # (!\aMuxAluSrcB|Mux24~0_combout  & 
// ((\MuxAluSrcA|salidaMuxSrcA[7]~7_combout  & (!\aAlu|Add0~13 )) # (!\MuxAluSrcA|salidaMuxSrcA[7]~7_combout  & ((\aAlu|Add0~13 ) # (GND)))))
// \aAlu|Add0~15  = CARRY((\aMuxAluSrcB|Mux24~0_combout  & (!\MuxAluSrcA|salidaMuxSrcA[7]~7_combout  & !\aAlu|Add0~13 )) # (!\aMuxAluSrcB|Mux24~0_combout  & ((!\aAlu|Add0~13 ) # (!\MuxAluSrcA|salidaMuxSrcA[7]~7_combout ))))

	.dataa(\aMuxAluSrcB|Mux24~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[7]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~13 ),
	.combout(\aAlu|Add0~14_combout ),
	.cout(\aAlu|Add0~15 ));
// synopsys translate_off
defparam \aAlu|Add0~14 .lut_mask = 16'h9617;
defparam \aAlu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y10_N15
cycloneii_lcell_ff \cPC|pcAc[7] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [7]));

// Location: LCCOMB_X45_Y10_N28
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[8]~8 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[8]~8_combout  = (\cPC|pcAc [8] & !\unidadControl|aluSrcA~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cPC|pcAc [8]),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[8]~8 .lut_mask = 16'h00F0;
defparam \MuxAluSrcA|salidaMuxSrcA[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N16
cycloneii_lcell_comb \aAlu|Add0~16 (
// Equation(s):
// \aAlu|Add0~16_combout  = ((\aMuxAluSrcB|Mux23~0_combout  $ (\MuxAluSrcA|salidaMuxSrcA[8]~8_combout  $ (!\aAlu|Add0~15 )))) # (GND)
// \aAlu|Add0~17  = CARRY((\aMuxAluSrcB|Mux23~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[8]~8_combout ) # (!\aAlu|Add0~15 ))) # (!\aMuxAluSrcB|Mux23~0_combout  & (\MuxAluSrcA|salidaMuxSrcA[8]~8_combout  & !\aAlu|Add0~15 )))

	.dataa(\aMuxAluSrcB|Mux23~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[8]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~15 ),
	.combout(\aAlu|Add0~16_combout ),
	.cout(\aAlu|Add0~17 ));
// synopsys translate_off
defparam \aAlu|Add0~16 .lut_mask = 16'h698E;
defparam \aAlu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N29
cycloneii_lcell_ff \cPC|pcAc[8] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [8]));

// Location: LCCOMB_X49_Y10_N30
cycloneii_lcell_comb \unidadControl|regWrite~feeder (
// Equation(s):
// \unidadControl|regWrite~feeder_combout  = \unidadControl|state.aluWriteBack~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|state.aluWriteBack~regout ),
	.cin(gnd),
	.combout(\unidadControl|regWrite~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|regWrite~feeder .lut_mask = 16'hFF00;
defparam \unidadControl|regWrite~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N31
cycloneii_lcell_ff \unidadControl|regWrite (
	.clk(\clk~combout ),
	.datain(\unidadControl|regWrite~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|regWrite~regout ));

// Location: LCFF_X45_Y10_N31
cycloneii_lcell_ff \regAluOut|temp[0] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [0]));

// Location: LCFF_X45_Y10_N27
cycloneii_lcell_ff \regAluOut|temp[1] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [1]));

// Location: LCFF_X45_Y10_N1
cycloneii_lcell_ff \regAluOut|temp[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [2]));

// Location: LCFF_X44_Y10_N7
cycloneii_lcell_ff \regAluOut|temp[3] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [3]));

// Location: LCFF_X44_Y10_N9
cycloneii_lcell_ff \regAluOut|temp[4] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [4]));

// Location: LCFF_X44_Y10_N11
cycloneii_lcell_ff \regAluOut|temp[5] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [5]));

// Location: LCFF_X45_Y10_N5
cycloneii_lcell_ff \regAluOut|temp[6] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [6]));

// Location: LCFF_X44_Y10_N1
cycloneii_lcell_ff \regAluOut|temp[7] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [7]));

// Location: LCFF_X44_Y10_N17
cycloneii_lcell_ff \regAluOut|temp[8] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [8]));

// Location: LCFF_X44_Y10_N19
cycloneii_lcell_ff \regAluOut|temp[9] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [9]));

// Location: LCFF_X45_Y10_N9
cycloneii_lcell_ff \cPC|pcAc[10] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [10]));

// Location: LCCOMB_X45_Y10_N6
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[10]~10 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[10]~10_combout  = (\cPC|pcAc [10] & !\unidadControl|aluSrcA~regout )

	.dataa(vcc),
	.datab(\cPC|pcAc [10]),
	.datac(vcc),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[10]~10 .lut_mask = 16'h00CC;
defparam \MuxAluSrcA|salidaMuxSrcA[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N18
cycloneii_lcell_comb \aAlu|Add0~18 (
// Equation(s):
// \aAlu|Add0~18_combout  = (\MuxAluSrcA|salidaMuxSrcA[9]~9_combout  & ((\aMuxAluSrcB|Mux22~0_combout  & (\aAlu|Add0~17  & VCC)) # (!\aMuxAluSrcB|Mux22~0_combout  & (!\aAlu|Add0~17 )))) # (!\MuxAluSrcA|salidaMuxSrcA[9]~9_combout  & 
// ((\aMuxAluSrcB|Mux22~0_combout  & (!\aAlu|Add0~17 )) # (!\aMuxAluSrcB|Mux22~0_combout  & ((\aAlu|Add0~17 ) # (GND)))))
// \aAlu|Add0~19  = CARRY((\MuxAluSrcA|salidaMuxSrcA[9]~9_combout  & (!\aMuxAluSrcB|Mux22~0_combout  & !\aAlu|Add0~17 )) # (!\MuxAluSrcA|salidaMuxSrcA[9]~9_combout  & ((!\aAlu|Add0~17 ) # (!\aMuxAluSrcB|Mux22~0_combout ))))

	.dataa(\MuxAluSrcA|salidaMuxSrcA[9]~9_combout ),
	.datab(\aMuxAluSrcB|Mux22~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~17 ),
	.combout(\aAlu|Add0~18_combout ),
	.cout(\aAlu|Add0~19 ));
// synopsys translate_off
defparam \aAlu|Add0~18 .lut_mask = 16'h9617;
defparam \aAlu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N20
cycloneii_lcell_comb \aAlu|Add0~20 (
// Equation(s):
// \aAlu|Add0~20_combout  = ((\aMuxAluSrcB|Mux21~0_combout  $ (\MuxAluSrcA|salidaMuxSrcA[10]~10_combout  $ (!\aAlu|Add0~19 )))) # (GND)
// \aAlu|Add0~21  = CARRY((\aMuxAluSrcB|Mux21~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[10]~10_combout ) # (!\aAlu|Add0~19 ))) # (!\aMuxAluSrcB|Mux21~0_combout  & (\MuxAluSrcA|salidaMuxSrcA[10]~10_combout  & !\aAlu|Add0~19 )))

	.dataa(\aMuxAluSrcB|Mux21~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[10]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~19 ),
	.combout(\aAlu|Add0~20_combout ),
	.cout(\aAlu|Add0~21 ));
// synopsys translate_off
defparam \aAlu|Add0~20 .lut_mask = 16'h698E;
defparam \aAlu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y10_N21
cycloneii_lcell_ff \regAluOut|temp[10] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [10]));

// Location: LCCOMB_X43_Y10_N24
cycloneii_lcell_comb \aMuxAluSrcB|Mux19~0 (
// Equation(s):
// \aMuxAluSrcB|Mux19~0_combout  = (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a12  & (!\unidadControl|aluSrcB [0] & !\unidadControl|aluSrcB [1]))

	.dataa(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux19~0 .lut_mask = 16'h0202;
defparam \aMuxAluSrcB|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N22
cycloneii_lcell_comb \aAlu|Add0~22 (
// Equation(s):
// \aAlu|Add0~22_combout  = (\MuxAluSrcA|salidaMuxSrcA[11]~11_combout  & ((\aMuxAluSrcB|Mux20~0_combout  & (\aAlu|Add0~21  & VCC)) # (!\aMuxAluSrcB|Mux20~0_combout  & (!\aAlu|Add0~21 )))) # (!\MuxAluSrcA|salidaMuxSrcA[11]~11_combout  & 
// ((\aMuxAluSrcB|Mux20~0_combout  & (!\aAlu|Add0~21 )) # (!\aMuxAluSrcB|Mux20~0_combout  & ((\aAlu|Add0~21 ) # (GND)))))
// \aAlu|Add0~23  = CARRY((\MuxAluSrcA|salidaMuxSrcA[11]~11_combout  & (!\aMuxAluSrcB|Mux20~0_combout  & !\aAlu|Add0~21 )) # (!\MuxAluSrcA|salidaMuxSrcA[11]~11_combout  & ((!\aAlu|Add0~21 ) # (!\aMuxAluSrcB|Mux20~0_combout ))))

	.dataa(\MuxAluSrcA|salidaMuxSrcA[11]~11_combout ),
	.datab(\aMuxAluSrcB|Mux20~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~21 ),
	.combout(\aAlu|Add0~22_combout ),
	.cout(\aAlu|Add0~23 ));
// synopsys translate_off
defparam \aAlu|Add0~22 .lut_mask = 16'h9617;
defparam \aAlu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N24
cycloneii_lcell_comb \aAlu|Add0~24 (
// Equation(s):
// \aAlu|Add0~24_combout  = ((\MuxAluSrcA|salidaMuxSrcA[12]~12_combout  $ (\aMuxAluSrcB|Mux19~0_combout  $ (!\aAlu|Add0~23 )))) # (GND)
// \aAlu|Add0~25  = CARRY((\MuxAluSrcA|salidaMuxSrcA[12]~12_combout  & ((\aMuxAluSrcB|Mux19~0_combout ) # (!\aAlu|Add0~23 ))) # (!\MuxAluSrcA|salidaMuxSrcA[12]~12_combout  & (\aMuxAluSrcB|Mux19~0_combout  & !\aAlu|Add0~23 )))

	.dataa(\MuxAluSrcA|salidaMuxSrcA[12]~12_combout ),
	.datab(\aMuxAluSrcB|Mux19~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~23 ),
	.combout(\aAlu|Add0~24_combout ),
	.cout(\aAlu|Add0~25 ));
// synopsys translate_off
defparam \aAlu|Add0~24 .lut_mask = 16'h698E;
defparam \aAlu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X45_Y10_N21
cycloneii_lcell_ff \regAluOut|temp[12] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [12]));

// Location: LCFF_X44_Y10_N27
cycloneii_lcell_ff \cPC|pcAc[13] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [13]));

// Location: LCCOMB_X45_Y10_N12
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[13]~13 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[13]~13_combout  = (!\unidadControl|aluSrcA~regout  & \cPC|pcAc [13])

	.dataa(vcc),
	.datab(\unidadControl|aluSrcA~regout ),
	.datac(vcc),
	.datad(\cPC|pcAc [13]),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[13]~13 .lut_mask = 16'h3300;
defparam \MuxAluSrcA|salidaMuxSrcA[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N26
cycloneii_lcell_comb \aAlu|Add0~26 (
// Equation(s):
// \aAlu|Add0~26_combout  = (\aMuxAluSrcB|Mux18~0_combout  & ((\MuxAluSrcA|salidaMuxSrcA[13]~13_combout  & (\aAlu|Add0~25  & VCC)) # (!\MuxAluSrcA|salidaMuxSrcA[13]~13_combout  & (!\aAlu|Add0~25 )))) # (!\aMuxAluSrcB|Mux18~0_combout  & 
// ((\MuxAluSrcA|salidaMuxSrcA[13]~13_combout  & (!\aAlu|Add0~25 )) # (!\MuxAluSrcA|salidaMuxSrcA[13]~13_combout  & ((\aAlu|Add0~25 ) # (GND)))))
// \aAlu|Add0~27  = CARRY((\aMuxAluSrcB|Mux18~0_combout  & (!\MuxAluSrcA|salidaMuxSrcA[13]~13_combout  & !\aAlu|Add0~25 )) # (!\aMuxAluSrcB|Mux18~0_combout  & ((!\aAlu|Add0~25 ) # (!\MuxAluSrcA|salidaMuxSrcA[13]~13_combout ))))

	.dataa(\aMuxAluSrcB|Mux18~0_combout ),
	.datab(\MuxAluSrcA|salidaMuxSrcA[13]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~25 ),
	.combout(\aAlu|Add0~26_combout ),
	.cout(\aAlu|Add0~27 ));
// synopsys translate_off
defparam \aAlu|Add0~26 .lut_mask = 16'h9617;
defparam \aAlu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X43_Y10_N21
cycloneii_lcell_ff \regAluOut|temp[13] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [13]));

// Location: LCCOMB_X43_Y10_N28
cycloneii_lcell_comb \aMuxAluSrcB|Mux16~0 (
// Equation(s):
// \aMuxAluSrcB|Mux16~0_combout  = (\unidadControl|aluSrcB [1]) # ((!\unidadControl|aluSrcB [0] & \registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(vcc),
	.datab(\unidadControl|aluSrcB [1]),
	.datac(\unidadControl|aluSrcB [0]),
	.datad(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux16~0 .lut_mask = 16'hCFCC;
defparam \aMuxAluSrcB|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N24
cycloneii_lcell_comb \MuxAluSrcA|salidaMuxSrcA[15]~15 (
// Equation(s):
// \MuxAluSrcA|salidaMuxSrcA[15]~15_combout  = (\cPC|pcAc [15] & !\unidadControl|aluSrcA~regout )

	.dataa(\cPC|pcAc [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|aluSrcA~regout ),
	.cin(gnd),
	.combout(\MuxAluSrcA|salidaMuxSrcA[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MuxAluSrcA|salidaMuxSrcA[15]~15 .lut_mask = 16'h00AA;
defparam \MuxAluSrcA|salidaMuxSrcA[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N28
cycloneii_lcell_comb \aAlu|Add0~28 (
// Equation(s):
// \aAlu|Add0~28_combout  = ((\MuxAluSrcA|salidaMuxSrcA[14]~14_combout  $ (\aMuxAluSrcB|Mux17~0_combout  $ (!\aAlu|Add0~27 )))) # (GND)
// \aAlu|Add0~29  = CARRY((\MuxAluSrcA|salidaMuxSrcA[14]~14_combout  & ((\aMuxAluSrcB|Mux17~0_combout ) # (!\aAlu|Add0~27 ))) # (!\MuxAluSrcA|salidaMuxSrcA[14]~14_combout  & (\aMuxAluSrcB|Mux17~0_combout  & !\aAlu|Add0~27 )))

	.dataa(\MuxAluSrcA|salidaMuxSrcA[14]~14_combout ),
	.datab(\aMuxAluSrcB|Mux17~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\aAlu|Add0~27 ),
	.combout(\aAlu|Add0~28_combout ),
	.cout(\aAlu|Add0~29 ));
// synopsys translate_off
defparam \aAlu|Add0~28 .lut_mask = 16'h698E;
defparam \aAlu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N30
cycloneii_lcell_comb \aAlu|Add0~30 (
// Equation(s):
// \aAlu|Add0~30_combout  = \aMuxAluSrcB|Mux16~0_combout  $ (\aAlu|Add0~29  $ (\MuxAluSrcA|salidaMuxSrcA[15]~15_combout ))

	.dataa(vcc),
	.datab(\aMuxAluSrcB|Mux16~0_combout ),
	.datac(vcc),
	.datad(\MuxAluSrcA|salidaMuxSrcA[15]~15_combout ),
	.cin(\aAlu|Add0~29 ),
	.combout(\aAlu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \aAlu|Add0~30 .lut_mask = 16'hC33C;
defparam \aAlu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X44_Y10_N5
cycloneii_lcell_ff \regAluOut|temp[15] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [15]));

// Location: LCCOMB_X43_Y10_N14
cycloneii_lcell_comb \aMuxAluSrcB|Mux17~0 (
// Equation(s):
// \aMuxAluSrcB|Mux17~0_combout  = (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a14  & (!\unidadControl|aluSrcB [1] & !\unidadControl|aluSrcB [0]))

	.dataa(vcc),
	.datab(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\unidadControl|aluSrcB [1]),
	.datad(\unidadControl|aluSrcB [0]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux17~0 .lut_mask = 16'h000C;
defparam \aMuxAluSrcB|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y10_N29
cycloneii_lcell_ff \regAluOut|temp[14] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [14]));

// Location: LCCOMB_X43_Y10_N6
cycloneii_lcell_comb \aMuxAluSrcB|Mux20~0 (
// Equation(s):
// \aMuxAluSrcB|Mux20~0_combout  = (\unidadControl|aluSrcB [1]) # ((!\unidadControl|aluSrcB [0] & \registerFile|array_reg_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(vcc),
	.datab(\unidadControl|aluSrcB [0]),
	.datac(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\unidadControl|aluSrcB [1]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux20~0 .lut_mask = 16'hFF30;
defparam \aMuxAluSrcB|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N19
cycloneii_lcell_ff \regAluOut|temp[11] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regAluOut|temp [11]));

// Location: LCCOMB_X43_Y10_N18
cycloneii_lcell_comb \aMuxAluSrcB|Mux22~0 (
// Equation(s):
// \aMuxAluSrcB|Mux22~0_combout  = (!\unidadControl|aluSrcB [1] & (\registerFile|array_reg_rtl_0|auto_generated|ram_block1a9  & !\unidadControl|aluSrcB [0]))

	.dataa(vcc),
	.datab(\unidadControl|aluSrcB [1]),
	.datac(\registerFile|array_reg_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\unidadControl|aluSrcB [0]),
	.cin(gnd),
	.combout(\aMuxAluSrcB|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \aMuxAluSrcB|Mux22~0 .lut_mask = 16'h0030;
defparam \aMuxAluSrcB|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N3
cycloneii_lcell_ff \cPC|pcAc[9] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [9]));

// Location: LCFF_X44_Y10_N23
cycloneii_lcell_ff \cPC|pcAc[11] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [11]));

// Location: LCFF_X44_Y10_N25
cycloneii_lcell_ff \cPC|pcAc[12] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [12]));

// Location: LCFF_X44_Y10_N3
cycloneii_lcell_ff \cPC|pcAc[14] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\aAlu|Add0~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [14]));

// Location: LCFF_X44_Y10_N31
cycloneii_lcell_ff \cPC|pcAc[15] (
	.clk(\clk~combout ),
	.datain(\aAlu|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\unidadControl|pcWrite~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cPC|pcAc [15]));

// Location: LCCOMB_X49_Y10_N16
cycloneii_lcell_comb \unidadControl|estado4[0]~0 (
// Equation(s):
// \unidadControl|estado4[0]~0_combout  = !\unidadControl|state.fetch~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|state.fetch~regout ),
	.cin(gnd),
	.combout(\unidadControl|estado4[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|estado4[0]~0 .lut_mask = 16'h00FF;
defparam \unidadControl|estado4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N17
cycloneii_lcell_ff \unidadControl|estado4[0] (
	.clk(\clk~combout ),
	.datain(\unidadControl|estado4[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|estado4 [0]));

// Location: LCFF_X49_Y10_N3
cycloneii_lcell_ff \unidadControl|estado4[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\unidadControl|state.decode~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|estado4 [2]));

// Location: LCCOMB_X49_Y10_N28
cycloneii_lcell_comb \unidadControl|WideOr8 (
// Equation(s):
// \unidadControl|WideOr8~combout  = (!\unidadControl|state.aluWriteBack~regout  & !\unidadControl|state.decode~regout )

	.dataa(vcc),
	.datab(\unidadControl|state.aluWriteBack~regout ),
	.datac(\unidadControl|state.decode~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\unidadControl|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|WideOr8 .lut_mask = 16'h0303;
defparam \unidadControl|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N0
cycloneii_lcell_comb \unidadControl|estado4[3]~feeder (
// Equation(s):
// \unidadControl|estado4[3]~feeder_combout  = \unidadControl|WideOr8~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|WideOr8~combout ),
	.cin(gnd),
	.combout(\unidadControl|estado4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|estado4[3]~feeder .lut_mask = 16'hFF00;
defparam \unidadControl|estado4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N1
cycloneii_lcell_ff \unidadControl|estado4[3] (
	.clk(\clk~combout ),
	.datain(\unidadControl|estado4[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|estado4 [3]));

// Location: LCCOMB_X49_Y10_N18
cycloneii_lcell_comb \unidadControl|estado4[4]~feeder (
// Equation(s):
// \unidadControl|estado4[4]~feeder_combout  = \unidadControl|WideOr8~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|WideOr8~combout ),
	.cin(gnd),
	.combout(\unidadControl|estado4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|estado4[4]~feeder .lut_mask = 16'hFF00;
defparam \unidadControl|estado4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N19
cycloneii_lcell_ff \unidadControl|estado4[4] (
	.clk(\clk~combout ),
	.datain(\unidadControl|estado4[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|estado4 [4]));

// Location: LCCOMB_X49_Y10_N12
cycloneii_lcell_comb \unidadControl|estado4[5]~3 (
// Equation(s):
// \unidadControl|estado4[5]~3_combout  = !\unidadControl|state.aluWriteBack~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|state.aluWriteBack~regout ),
	.cin(gnd),
	.combout(\unidadControl|estado4[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|estado4[5]~3 .lut_mask = 16'h00FF;
defparam \unidadControl|estado4[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N13
cycloneii_lcell_ff \unidadControl|estado4[5] (
	.clk(\clk~combout ),
	.datain(\unidadControl|estado4[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|estado4 [5]));

// Location: LCCOMB_X49_Y10_N10
cycloneii_lcell_comb \unidadControl|estado4[6]~feeder (
// Equation(s):
// \unidadControl|estado4[6]~feeder_combout  = \unidadControl|WideOr8~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\unidadControl|WideOr8~combout ),
	.cin(gnd),
	.combout(\unidadControl|estado4[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \unidadControl|estado4[6]~feeder .lut_mask = 16'hFF00;
defparam \unidadControl|estado4[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N11
cycloneii_lcell_ff \unidadControl|estado4[6] (
	.clk(\clk~combout ),
	.datain(\unidadControl|estado4[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\unidadControl|estado4 [6]));

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[0]~I (
	.datain(\cPC|pcAc [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[0]));
// synopsys translate_off
defparam \salidaPrueba[0]~I .input_async_reset = "none";
defparam \salidaPrueba[0]~I .input_power_up = "low";
defparam \salidaPrueba[0]~I .input_register_mode = "none";
defparam \salidaPrueba[0]~I .input_sync_reset = "none";
defparam \salidaPrueba[0]~I .oe_async_reset = "none";
defparam \salidaPrueba[0]~I .oe_power_up = "low";
defparam \salidaPrueba[0]~I .oe_register_mode = "none";
defparam \salidaPrueba[0]~I .oe_sync_reset = "none";
defparam \salidaPrueba[0]~I .operation_mode = "output";
defparam \salidaPrueba[0]~I .output_async_reset = "none";
defparam \salidaPrueba[0]~I .output_power_up = "low";
defparam \salidaPrueba[0]~I .output_register_mode = "none";
defparam \salidaPrueba[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[1]~I (
	.datain(\cPC|pcAc [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[1]));
// synopsys translate_off
defparam \salidaPrueba[1]~I .input_async_reset = "none";
defparam \salidaPrueba[1]~I .input_power_up = "low";
defparam \salidaPrueba[1]~I .input_register_mode = "none";
defparam \salidaPrueba[1]~I .input_sync_reset = "none";
defparam \salidaPrueba[1]~I .oe_async_reset = "none";
defparam \salidaPrueba[1]~I .oe_power_up = "low";
defparam \salidaPrueba[1]~I .oe_register_mode = "none";
defparam \salidaPrueba[1]~I .oe_sync_reset = "none";
defparam \salidaPrueba[1]~I .operation_mode = "output";
defparam \salidaPrueba[1]~I .output_async_reset = "none";
defparam \salidaPrueba[1]~I .output_power_up = "low";
defparam \salidaPrueba[1]~I .output_register_mode = "none";
defparam \salidaPrueba[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[2]~I (
	.datain(\cPC|pcAc [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[2]));
// synopsys translate_off
defparam \salidaPrueba[2]~I .input_async_reset = "none";
defparam \salidaPrueba[2]~I .input_power_up = "low";
defparam \salidaPrueba[2]~I .input_register_mode = "none";
defparam \salidaPrueba[2]~I .input_sync_reset = "none";
defparam \salidaPrueba[2]~I .oe_async_reset = "none";
defparam \salidaPrueba[2]~I .oe_power_up = "low";
defparam \salidaPrueba[2]~I .oe_register_mode = "none";
defparam \salidaPrueba[2]~I .oe_sync_reset = "none";
defparam \salidaPrueba[2]~I .operation_mode = "output";
defparam \salidaPrueba[2]~I .output_async_reset = "none";
defparam \salidaPrueba[2]~I .output_power_up = "low";
defparam \salidaPrueba[2]~I .output_register_mode = "none";
defparam \salidaPrueba[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[3]~I (
	.datain(\cPC|pcAc [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[3]));
// synopsys translate_off
defparam \salidaPrueba[3]~I .input_async_reset = "none";
defparam \salidaPrueba[3]~I .input_power_up = "low";
defparam \salidaPrueba[3]~I .input_register_mode = "none";
defparam \salidaPrueba[3]~I .input_sync_reset = "none";
defparam \salidaPrueba[3]~I .oe_async_reset = "none";
defparam \salidaPrueba[3]~I .oe_power_up = "low";
defparam \salidaPrueba[3]~I .oe_register_mode = "none";
defparam \salidaPrueba[3]~I .oe_sync_reset = "none";
defparam \salidaPrueba[3]~I .operation_mode = "output";
defparam \salidaPrueba[3]~I .output_async_reset = "none";
defparam \salidaPrueba[3]~I .output_power_up = "low";
defparam \salidaPrueba[3]~I .output_register_mode = "none";
defparam \salidaPrueba[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[4]~I (
	.datain(\cPC|pcAc [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[4]));
// synopsys translate_off
defparam \salidaPrueba[4]~I .input_async_reset = "none";
defparam \salidaPrueba[4]~I .input_power_up = "low";
defparam \salidaPrueba[4]~I .input_register_mode = "none";
defparam \salidaPrueba[4]~I .input_sync_reset = "none";
defparam \salidaPrueba[4]~I .oe_async_reset = "none";
defparam \salidaPrueba[4]~I .oe_power_up = "low";
defparam \salidaPrueba[4]~I .oe_register_mode = "none";
defparam \salidaPrueba[4]~I .oe_sync_reset = "none";
defparam \salidaPrueba[4]~I .operation_mode = "output";
defparam \salidaPrueba[4]~I .output_async_reset = "none";
defparam \salidaPrueba[4]~I .output_power_up = "low";
defparam \salidaPrueba[4]~I .output_register_mode = "none";
defparam \salidaPrueba[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[5]~I (
	.datain(\cPC|pcAc [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[5]));
// synopsys translate_off
defparam \salidaPrueba[5]~I .input_async_reset = "none";
defparam \salidaPrueba[5]~I .input_power_up = "low";
defparam \salidaPrueba[5]~I .input_register_mode = "none";
defparam \salidaPrueba[5]~I .input_sync_reset = "none";
defparam \salidaPrueba[5]~I .oe_async_reset = "none";
defparam \salidaPrueba[5]~I .oe_power_up = "low";
defparam \salidaPrueba[5]~I .oe_register_mode = "none";
defparam \salidaPrueba[5]~I .oe_sync_reset = "none";
defparam \salidaPrueba[5]~I .operation_mode = "output";
defparam \salidaPrueba[5]~I .output_async_reset = "none";
defparam \salidaPrueba[5]~I .output_power_up = "low";
defparam \salidaPrueba[5]~I .output_register_mode = "none";
defparam \salidaPrueba[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[6]~I (
	.datain(\cPC|pcAc [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[6]));
// synopsys translate_off
defparam \salidaPrueba[6]~I .input_async_reset = "none";
defparam \salidaPrueba[6]~I .input_power_up = "low";
defparam \salidaPrueba[6]~I .input_register_mode = "none";
defparam \salidaPrueba[6]~I .input_sync_reset = "none";
defparam \salidaPrueba[6]~I .oe_async_reset = "none";
defparam \salidaPrueba[6]~I .oe_power_up = "low";
defparam \salidaPrueba[6]~I .oe_register_mode = "none";
defparam \salidaPrueba[6]~I .oe_sync_reset = "none";
defparam \salidaPrueba[6]~I .operation_mode = "output";
defparam \salidaPrueba[6]~I .output_async_reset = "none";
defparam \salidaPrueba[6]~I .output_power_up = "low";
defparam \salidaPrueba[6]~I .output_register_mode = "none";
defparam \salidaPrueba[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[7]~I (
	.datain(\cPC|pcAc [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[7]));
// synopsys translate_off
defparam \salidaPrueba[7]~I .input_async_reset = "none";
defparam \salidaPrueba[7]~I .input_power_up = "low";
defparam \salidaPrueba[7]~I .input_register_mode = "none";
defparam \salidaPrueba[7]~I .input_sync_reset = "none";
defparam \salidaPrueba[7]~I .oe_async_reset = "none";
defparam \salidaPrueba[7]~I .oe_power_up = "low";
defparam \salidaPrueba[7]~I .oe_register_mode = "none";
defparam \salidaPrueba[7]~I .oe_sync_reset = "none";
defparam \salidaPrueba[7]~I .operation_mode = "output";
defparam \salidaPrueba[7]~I .output_async_reset = "none";
defparam \salidaPrueba[7]~I .output_power_up = "low";
defparam \salidaPrueba[7]~I .output_register_mode = "none";
defparam \salidaPrueba[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[8]~I (
	.datain(\cPC|pcAc [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[8]));
// synopsys translate_off
defparam \salidaPrueba[8]~I .input_async_reset = "none";
defparam \salidaPrueba[8]~I .input_power_up = "low";
defparam \salidaPrueba[8]~I .input_register_mode = "none";
defparam \salidaPrueba[8]~I .input_sync_reset = "none";
defparam \salidaPrueba[8]~I .oe_async_reset = "none";
defparam \salidaPrueba[8]~I .oe_power_up = "low";
defparam \salidaPrueba[8]~I .oe_register_mode = "none";
defparam \salidaPrueba[8]~I .oe_sync_reset = "none";
defparam \salidaPrueba[8]~I .operation_mode = "output";
defparam \salidaPrueba[8]~I .output_async_reset = "none";
defparam \salidaPrueba[8]~I .output_power_up = "low";
defparam \salidaPrueba[8]~I .output_register_mode = "none";
defparam \salidaPrueba[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[9]~I (
	.datain(\cPC|pcAc [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[9]));
// synopsys translate_off
defparam \salidaPrueba[9]~I .input_async_reset = "none";
defparam \salidaPrueba[9]~I .input_power_up = "low";
defparam \salidaPrueba[9]~I .input_register_mode = "none";
defparam \salidaPrueba[9]~I .input_sync_reset = "none";
defparam \salidaPrueba[9]~I .oe_async_reset = "none";
defparam \salidaPrueba[9]~I .oe_power_up = "low";
defparam \salidaPrueba[9]~I .oe_register_mode = "none";
defparam \salidaPrueba[9]~I .oe_sync_reset = "none";
defparam \salidaPrueba[9]~I .operation_mode = "output";
defparam \salidaPrueba[9]~I .output_async_reset = "none";
defparam \salidaPrueba[9]~I .output_power_up = "low";
defparam \salidaPrueba[9]~I .output_register_mode = "none";
defparam \salidaPrueba[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[10]~I (
	.datain(\cPC|pcAc [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[10]));
// synopsys translate_off
defparam \salidaPrueba[10]~I .input_async_reset = "none";
defparam \salidaPrueba[10]~I .input_power_up = "low";
defparam \salidaPrueba[10]~I .input_register_mode = "none";
defparam \salidaPrueba[10]~I .input_sync_reset = "none";
defparam \salidaPrueba[10]~I .oe_async_reset = "none";
defparam \salidaPrueba[10]~I .oe_power_up = "low";
defparam \salidaPrueba[10]~I .oe_register_mode = "none";
defparam \salidaPrueba[10]~I .oe_sync_reset = "none";
defparam \salidaPrueba[10]~I .operation_mode = "output";
defparam \salidaPrueba[10]~I .output_async_reset = "none";
defparam \salidaPrueba[10]~I .output_power_up = "low";
defparam \salidaPrueba[10]~I .output_register_mode = "none";
defparam \salidaPrueba[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[11]~I (
	.datain(\cPC|pcAc [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[11]));
// synopsys translate_off
defparam \salidaPrueba[11]~I .input_async_reset = "none";
defparam \salidaPrueba[11]~I .input_power_up = "low";
defparam \salidaPrueba[11]~I .input_register_mode = "none";
defparam \salidaPrueba[11]~I .input_sync_reset = "none";
defparam \salidaPrueba[11]~I .oe_async_reset = "none";
defparam \salidaPrueba[11]~I .oe_power_up = "low";
defparam \salidaPrueba[11]~I .oe_register_mode = "none";
defparam \salidaPrueba[11]~I .oe_sync_reset = "none";
defparam \salidaPrueba[11]~I .operation_mode = "output";
defparam \salidaPrueba[11]~I .output_async_reset = "none";
defparam \salidaPrueba[11]~I .output_power_up = "low";
defparam \salidaPrueba[11]~I .output_register_mode = "none";
defparam \salidaPrueba[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[12]~I (
	.datain(\cPC|pcAc [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[12]));
// synopsys translate_off
defparam \salidaPrueba[12]~I .input_async_reset = "none";
defparam \salidaPrueba[12]~I .input_power_up = "low";
defparam \salidaPrueba[12]~I .input_register_mode = "none";
defparam \salidaPrueba[12]~I .input_sync_reset = "none";
defparam \salidaPrueba[12]~I .oe_async_reset = "none";
defparam \salidaPrueba[12]~I .oe_power_up = "low";
defparam \salidaPrueba[12]~I .oe_register_mode = "none";
defparam \salidaPrueba[12]~I .oe_sync_reset = "none";
defparam \salidaPrueba[12]~I .operation_mode = "output";
defparam \salidaPrueba[12]~I .output_async_reset = "none";
defparam \salidaPrueba[12]~I .output_power_up = "low";
defparam \salidaPrueba[12]~I .output_register_mode = "none";
defparam \salidaPrueba[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[13]~I (
	.datain(\cPC|pcAc [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[13]));
// synopsys translate_off
defparam \salidaPrueba[13]~I .input_async_reset = "none";
defparam \salidaPrueba[13]~I .input_power_up = "low";
defparam \salidaPrueba[13]~I .input_register_mode = "none";
defparam \salidaPrueba[13]~I .input_sync_reset = "none";
defparam \salidaPrueba[13]~I .oe_async_reset = "none";
defparam \salidaPrueba[13]~I .oe_power_up = "low";
defparam \salidaPrueba[13]~I .oe_register_mode = "none";
defparam \salidaPrueba[13]~I .oe_sync_reset = "none";
defparam \salidaPrueba[13]~I .operation_mode = "output";
defparam \salidaPrueba[13]~I .output_async_reset = "none";
defparam \salidaPrueba[13]~I .output_power_up = "low";
defparam \salidaPrueba[13]~I .output_register_mode = "none";
defparam \salidaPrueba[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[14]~I (
	.datain(\cPC|pcAc [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[14]));
// synopsys translate_off
defparam \salidaPrueba[14]~I .input_async_reset = "none";
defparam \salidaPrueba[14]~I .input_power_up = "low";
defparam \salidaPrueba[14]~I .input_register_mode = "none";
defparam \salidaPrueba[14]~I .input_sync_reset = "none";
defparam \salidaPrueba[14]~I .oe_async_reset = "none";
defparam \salidaPrueba[14]~I .oe_power_up = "low";
defparam \salidaPrueba[14]~I .oe_register_mode = "none";
defparam \salidaPrueba[14]~I .oe_sync_reset = "none";
defparam \salidaPrueba[14]~I .operation_mode = "output";
defparam \salidaPrueba[14]~I .output_async_reset = "none";
defparam \salidaPrueba[14]~I .output_power_up = "low";
defparam \salidaPrueba[14]~I .output_register_mode = "none";
defparam \salidaPrueba[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salidaPrueba[15]~I (
	.datain(\cPC|pcAc [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salidaPrueba[15]));
// synopsys translate_off
defparam \salidaPrueba[15]~I .input_async_reset = "none";
defparam \salidaPrueba[15]~I .input_power_up = "low";
defparam \salidaPrueba[15]~I .input_register_mode = "none";
defparam \salidaPrueba[15]~I .input_sync_reset = "none";
defparam \salidaPrueba[15]~I .oe_async_reset = "none";
defparam \salidaPrueba[15]~I .oe_power_up = "low";
defparam \salidaPrueba[15]~I .oe_register_mode = "none";
defparam \salidaPrueba[15]~I .oe_sync_reset = "none";
defparam \salidaPrueba[15]~I .operation_mode = "output";
defparam \salidaPrueba[15]~I .output_async_reset = "none";
defparam \salidaPrueba[15]~I .output_power_up = "low";
defparam \salidaPrueba[15]~I .output_register_mode = "none";
defparam \salidaPrueba[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[0]));
// synopsys translate_off
defparam \estado1[0]~I .input_async_reset = "none";
defparam \estado1[0]~I .input_power_up = "low";
defparam \estado1[0]~I .input_register_mode = "none";
defparam \estado1[0]~I .input_sync_reset = "none";
defparam \estado1[0]~I .oe_async_reset = "none";
defparam \estado1[0]~I .oe_power_up = "low";
defparam \estado1[0]~I .oe_register_mode = "none";
defparam \estado1[0]~I .oe_sync_reset = "none";
defparam \estado1[0]~I .operation_mode = "output";
defparam \estado1[0]~I .output_async_reset = "none";
defparam \estado1[0]~I .output_power_up = "low";
defparam \estado1[0]~I .output_register_mode = "none";
defparam \estado1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[1]));
// synopsys translate_off
defparam \estado1[1]~I .input_async_reset = "none";
defparam \estado1[1]~I .input_power_up = "low";
defparam \estado1[1]~I .input_register_mode = "none";
defparam \estado1[1]~I .input_sync_reset = "none";
defparam \estado1[1]~I .oe_async_reset = "none";
defparam \estado1[1]~I .oe_power_up = "low";
defparam \estado1[1]~I .oe_register_mode = "none";
defparam \estado1[1]~I .oe_sync_reset = "none";
defparam \estado1[1]~I .operation_mode = "output";
defparam \estado1[1]~I .output_async_reset = "none";
defparam \estado1[1]~I .output_power_up = "low";
defparam \estado1[1]~I .output_register_mode = "none";
defparam \estado1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[2]));
// synopsys translate_off
defparam \estado1[2]~I .input_async_reset = "none";
defparam \estado1[2]~I .input_power_up = "low";
defparam \estado1[2]~I .input_register_mode = "none";
defparam \estado1[2]~I .input_sync_reset = "none";
defparam \estado1[2]~I .oe_async_reset = "none";
defparam \estado1[2]~I .oe_power_up = "low";
defparam \estado1[2]~I .oe_register_mode = "none";
defparam \estado1[2]~I .oe_sync_reset = "none";
defparam \estado1[2]~I .operation_mode = "output";
defparam \estado1[2]~I .output_async_reset = "none";
defparam \estado1[2]~I .output_power_up = "low";
defparam \estado1[2]~I .output_register_mode = "none";
defparam \estado1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[3]));
// synopsys translate_off
defparam \estado1[3]~I .input_async_reset = "none";
defparam \estado1[3]~I .input_power_up = "low";
defparam \estado1[3]~I .input_register_mode = "none";
defparam \estado1[3]~I .input_sync_reset = "none";
defparam \estado1[3]~I .oe_async_reset = "none";
defparam \estado1[3]~I .oe_power_up = "low";
defparam \estado1[3]~I .oe_register_mode = "none";
defparam \estado1[3]~I .oe_sync_reset = "none";
defparam \estado1[3]~I .operation_mode = "output";
defparam \estado1[3]~I .output_async_reset = "none";
defparam \estado1[3]~I .output_power_up = "low";
defparam \estado1[3]~I .output_register_mode = "none";
defparam \estado1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[4]));
// synopsys translate_off
defparam \estado1[4]~I .input_async_reset = "none";
defparam \estado1[4]~I .input_power_up = "low";
defparam \estado1[4]~I .input_register_mode = "none";
defparam \estado1[4]~I .input_sync_reset = "none";
defparam \estado1[4]~I .oe_async_reset = "none";
defparam \estado1[4]~I .oe_power_up = "low";
defparam \estado1[4]~I .oe_register_mode = "none";
defparam \estado1[4]~I .oe_sync_reset = "none";
defparam \estado1[4]~I .operation_mode = "output";
defparam \estado1[4]~I .output_async_reset = "none";
defparam \estado1[4]~I .output_power_up = "low";
defparam \estado1[4]~I .output_register_mode = "none";
defparam \estado1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[5]));
// synopsys translate_off
defparam \estado1[5]~I .input_async_reset = "none";
defparam \estado1[5]~I .input_power_up = "low";
defparam \estado1[5]~I .input_register_mode = "none";
defparam \estado1[5]~I .input_sync_reset = "none";
defparam \estado1[5]~I .oe_async_reset = "none";
defparam \estado1[5]~I .oe_power_up = "low";
defparam \estado1[5]~I .oe_register_mode = "none";
defparam \estado1[5]~I .oe_sync_reset = "none";
defparam \estado1[5]~I .operation_mode = "output";
defparam \estado1[5]~I .output_async_reset = "none";
defparam \estado1[5]~I .output_power_up = "low";
defparam \estado1[5]~I .output_register_mode = "none";
defparam \estado1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado1[6]));
// synopsys translate_off
defparam \estado1[6]~I .input_async_reset = "none";
defparam \estado1[6]~I .input_power_up = "low";
defparam \estado1[6]~I .input_register_mode = "none";
defparam \estado1[6]~I .input_sync_reset = "none";
defparam \estado1[6]~I .oe_async_reset = "none";
defparam \estado1[6]~I .oe_power_up = "low";
defparam \estado1[6]~I .oe_register_mode = "none";
defparam \estado1[6]~I .oe_sync_reset = "none";
defparam \estado1[6]~I .operation_mode = "output";
defparam \estado1[6]~I .output_async_reset = "none";
defparam \estado1[6]~I .output_power_up = "low";
defparam \estado1[6]~I .output_register_mode = "none";
defparam \estado1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[0]));
// synopsys translate_off
defparam \estado2[0]~I .input_async_reset = "none";
defparam \estado2[0]~I .input_power_up = "low";
defparam \estado2[0]~I .input_register_mode = "none";
defparam \estado2[0]~I .input_sync_reset = "none";
defparam \estado2[0]~I .oe_async_reset = "none";
defparam \estado2[0]~I .oe_power_up = "low";
defparam \estado2[0]~I .oe_register_mode = "none";
defparam \estado2[0]~I .oe_sync_reset = "none";
defparam \estado2[0]~I .operation_mode = "output";
defparam \estado2[0]~I .output_async_reset = "none";
defparam \estado2[0]~I .output_power_up = "low";
defparam \estado2[0]~I .output_register_mode = "none";
defparam \estado2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[1]));
// synopsys translate_off
defparam \estado2[1]~I .input_async_reset = "none";
defparam \estado2[1]~I .input_power_up = "low";
defparam \estado2[1]~I .input_register_mode = "none";
defparam \estado2[1]~I .input_sync_reset = "none";
defparam \estado2[1]~I .oe_async_reset = "none";
defparam \estado2[1]~I .oe_power_up = "low";
defparam \estado2[1]~I .oe_register_mode = "none";
defparam \estado2[1]~I .oe_sync_reset = "none";
defparam \estado2[1]~I .operation_mode = "output";
defparam \estado2[1]~I .output_async_reset = "none";
defparam \estado2[1]~I .output_power_up = "low";
defparam \estado2[1]~I .output_register_mode = "none";
defparam \estado2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[2]));
// synopsys translate_off
defparam \estado2[2]~I .input_async_reset = "none";
defparam \estado2[2]~I .input_power_up = "low";
defparam \estado2[2]~I .input_register_mode = "none";
defparam \estado2[2]~I .input_sync_reset = "none";
defparam \estado2[2]~I .oe_async_reset = "none";
defparam \estado2[2]~I .oe_power_up = "low";
defparam \estado2[2]~I .oe_register_mode = "none";
defparam \estado2[2]~I .oe_sync_reset = "none";
defparam \estado2[2]~I .operation_mode = "output";
defparam \estado2[2]~I .output_async_reset = "none";
defparam \estado2[2]~I .output_power_up = "low";
defparam \estado2[2]~I .output_register_mode = "none";
defparam \estado2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[3]));
// synopsys translate_off
defparam \estado2[3]~I .input_async_reset = "none";
defparam \estado2[3]~I .input_power_up = "low";
defparam \estado2[3]~I .input_register_mode = "none";
defparam \estado2[3]~I .input_sync_reset = "none";
defparam \estado2[3]~I .oe_async_reset = "none";
defparam \estado2[3]~I .oe_power_up = "low";
defparam \estado2[3]~I .oe_register_mode = "none";
defparam \estado2[3]~I .oe_sync_reset = "none";
defparam \estado2[3]~I .operation_mode = "output";
defparam \estado2[3]~I .output_async_reset = "none";
defparam \estado2[3]~I .output_power_up = "low";
defparam \estado2[3]~I .output_register_mode = "none";
defparam \estado2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[4]));
// synopsys translate_off
defparam \estado2[4]~I .input_async_reset = "none";
defparam \estado2[4]~I .input_power_up = "low";
defparam \estado2[4]~I .input_register_mode = "none";
defparam \estado2[4]~I .input_sync_reset = "none";
defparam \estado2[4]~I .oe_async_reset = "none";
defparam \estado2[4]~I .oe_power_up = "low";
defparam \estado2[4]~I .oe_register_mode = "none";
defparam \estado2[4]~I .oe_sync_reset = "none";
defparam \estado2[4]~I .operation_mode = "output";
defparam \estado2[4]~I .output_async_reset = "none";
defparam \estado2[4]~I .output_power_up = "low";
defparam \estado2[4]~I .output_register_mode = "none";
defparam \estado2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[5]));
// synopsys translate_off
defparam \estado2[5]~I .input_async_reset = "none";
defparam \estado2[5]~I .input_power_up = "low";
defparam \estado2[5]~I .input_register_mode = "none";
defparam \estado2[5]~I .input_sync_reset = "none";
defparam \estado2[5]~I .oe_async_reset = "none";
defparam \estado2[5]~I .oe_power_up = "low";
defparam \estado2[5]~I .oe_register_mode = "none";
defparam \estado2[5]~I .oe_sync_reset = "none";
defparam \estado2[5]~I .operation_mode = "output";
defparam \estado2[5]~I .output_async_reset = "none";
defparam \estado2[5]~I .output_power_up = "low";
defparam \estado2[5]~I .output_register_mode = "none";
defparam \estado2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado2[6]));
// synopsys translate_off
defparam \estado2[6]~I .input_async_reset = "none";
defparam \estado2[6]~I .input_power_up = "low";
defparam \estado2[6]~I .input_register_mode = "none";
defparam \estado2[6]~I .input_sync_reset = "none";
defparam \estado2[6]~I .oe_async_reset = "none";
defparam \estado2[6]~I .oe_power_up = "low";
defparam \estado2[6]~I .oe_register_mode = "none";
defparam \estado2[6]~I .oe_sync_reset = "none";
defparam \estado2[6]~I .operation_mode = "output";
defparam \estado2[6]~I .output_async_reset = "none";
defparam \estado2[6]~I .output_power_up = "low";
defparam \estado2[6]~I .output_register_mode = "none";
defparam \estado2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[0]));
// synopsys translate_off
defparam \estado3[0]~I .input_async_reset = "none";
defparam \estado3[0]~I .input_power_up = "low";
defparam \estado3[0]~I .input_register_mode = "none";
defparam \estado3[0]~I .input_sync_reset = "none";
defparam \estado3[0]~I .oe_async_reset = "none";
defparam \estado3[0]~I .oe_power_up = "low";
defparam \estado3[0]~I .oe_register_mode = "none";
defparam \estado3[0]~I .oe_sync_reset = "none";
defparam \estado3[0]~I .operation_mode = "output";
defparam \estado3[0]~I .output_async_reset = "none";
defparam \estado3[0]~I .output_power_up = "low";
defparam \estado3[0]~I .output_register_mode = "none";
defparam \estado3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[1]));
// synopsys translate_off
defparam \estado3[1]~I .input_async_reset = "none";
defparam \estado3[1]~I .input_power_up = "low";
defparam \estado3[1]~I .input_register_mode = "none";
defparam \estado3[1]~I .input_sync_reset = "none";
defparam \estado3[1]~I .oe_async_reset = "none";
defparam \estado3[1]~I .oe_power_up = "low";
defparam \estado3[1]~I .oe_register_mode = "none";
defparam \estado3[1]~I .oe_sync_reset = "none";
defparam \estado3[1]~I .operation_mode = "output";
defparam \estado3[1]~I .output_async_reset = "none";
defparam \estado3[1]~I .output_power_up = "low";
defparam \estado3[1]~I .output_register_mode = "none";
defparam \estado3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[2]));
// synopsys translate_off
defparam \estado3[2]~I .input_async_reset = "none";
defparam \estado3[2]~I .input_power_up = "low";
defparam \estado3[2]~I .input_register_mode = "none";
defparam \estado3[2]~I .input_sync_reset = "none";
defparam \estado3[2]~I .oe_async_reset = "none";
defparam \estado3[2]~I .oe_power_up = "low";
defparam \estado3[2]~I .oe_register_mode = "none";
defparam \estado3[2]~I .oe_sync_reset = "none";
defparam \estado3[2]~I .operation_mode = "output";
defparam \estado3[2]~I .output_async_reset = "none";
defparam \estado3[2]~I .output_power_up = "low";
defparam \estado3[2]~I .output_register_mode = "none";
defparam \estado3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[3]));
// synopsys translate_off
defparam \estado3[3]~I .input_async_reset = "none";
defparam \estado3[3]~I .input_power_up = "low";
defparam \estado3[3]~I .input_register_mode = "none";
defparam \estado3[3]~I .input_sync_reset = "none";
defparam \estado3[3]~I .oe_async_reset = "none";
defparam \estado3[3]~I .oe_power_up = "low";
defparam \estado3[3]~I .oe_register_mode = "none";
defparam \estado3[3]~I .oe_sync_reset = "none";
defparam \estado3[3]~I .operation_mode = "output";
defparam \estado3[3]~I .output_async_reset = "none";
defparam \estado3[3]~I .output_power_up = "low";
defparam \estado3[3]~I .output_register_mode = "none";
defparam \estado3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[4]));
// synopsys translate_off
defparam \estado3[4]~I .input_async_reset = "none";
defparam \estado3[4]~I .input_power_up = "low";
defparam \estado3[4]~I .input_register_mode = "none";
defparam \estado3[4]~I .input_sync_reset = "none";
defparam \estado3[4]~I .oe_async_reset = "none";
defparam \estado3[4]~I .oe_power_up = "low";
defparam \estado3[4]~I .oe_register_mode = "none";
defparam \estado3[4]~I .oe_sync_reset = "none";
defparam \estado3[4]~I .operation_mode = "output";
defparam \estado3[4]~I .output_async_reset = "none";
defparam \estado3[4]~I .output_power_up = "low";
defparam \estado3[4]~I .output_register_mode = "none";
defparam \estado3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[5]));
// synopsys translate_off
defparam \estado3[5]~I .input_async_reset = "none";
defparam \estado3[5]~I .input_power_up = "low";
defparam \estado3[5]~I .input_register_mode = "none";
defparam \estado3[5]~I .input_sync_reset = "none";
defparam \estado3[5]~I .oe_async_reset = "none";
defparam \estado3[5]~I .oe_power_up = "low";
defparam \estado3[5]~I .oe_register_mode = "none";
defparam \estado3[5]~I .oe_sync_reset = "none";
defparam \estado3[5]~I .operation_mode = "output";
defparam \estado3[5]~I .output_async_reset = "none";
defparam \estado3[5]~I .output_power_up = "low";
defparam \estado3[5]~I .output_register_mode = "none";
defparam \estado3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado3[6]));
// synopsys translate_off
defparam \estado3[6]~I .input_async_reset = "none";
defparam \estado3[6]~I .input_power_up = "low";
defparam \estado3[6]~I .input_register_mode = "none";
defparam \estado3[6]~I .input_sync_reset = "none";
defparam \estado3[6]~I .oe_async_reset = "none";
defparam \estado3[6]~I .oe_power_up = "low";
defparam \estado3[6]~I .oe_register_mode = "none";
defparam \estado3[6]~I .oe_sync_reset = "none";
defparam \estado3[6]~I .operation_mode = "output";
defparam \estado3[6]~I .output_async_reset = "none";
defparam \estado3[6]~I .output_power_up = "low";
defparam \estado3[6]~I .output_register_mode = "none";
defparam \estado3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[0]~I (
	.datain(\unidadControl|estado4 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[0]));
// synopsys translate_off
defparam \estado4[0]~I .input_async_reset = "none";
defparam \estado4[0]~I .input_power_up = "low";
defparam \estado4[0]~I .input_register_mode = "none";
defparam \estado4[0]~I .input_sync_reset = "none";
defparam \estado4[0]~I .oe_async_reset = "none";
defparam \estado4[0]~I .oe_power_up = "low";
defparam \estado4[0]~I .oe_register_mode = "none";
defparam \estado4[0]~I .oe_sync_reset = "none";
defparam \estado4[0]~I .operation_mode = "output";
defparam \estado4[0]~I .output_async_reset = "none";
defparam \estado4[0]~I .output_power_up = "low";
defparam \estado4[0]~I .output_register_mode = "none";
defparam \estado4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[1]));
// synopsys translate_off
defparam \estado4[1]~I .input_async_reset = "none";
defparam \estado4[1]~I .input_power_up = "low";
defparam \estado4[1]~I .input_register_mode = "none";
defparam \estado4[1]~I .input_sync_reset = "none";
defparam \estado4[1]~I .oe_async_reset = "none";
defparam \estado4[1]~I .oe_power_up = "low";
defparam \estado4[1]~I .oe_register_mode = "none";
defparam \estado4[1]~I .oe_sync_reset = "none";
defparam \estado4[1]~I .operation_mode = "output";
defparam \estado4[1]~I .output_async_reset = "none";
defparam \estado4[1]~I .output_power_up = "low";
defparam \estado4[1]~I .output_register_mode = "none";
defparam \estado4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[2]~I (
	.datain(\unidadControl|estado4 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[2]));
// synopsys translate_off
defparam \estado4[2]~I .input_async_reset = "none";
defparam \estado4[2]~I .input_power_up = "low";
defparam \estado4[2]~I .input_register_mode = "none";
defparam \estado4[2]~I .input_sync_reset = "none";
defparam \estado4[2]~I .oe_async_reset = "none";
defparam \estado4[2]~I .oe_power_up = "low";
defparam \estado4[2]~I .oe_register_mode = "none";
defparam \estado4[2]~I .oe_sync_reset = "none";
defparam \estado4[2]~I .operation_mode = "output";
defparam \estado4[2]~I .output_async_reset = "none";
defparam \estado4[2]~I .output_power_up = "low";
defparam \estado4[2]~I .output_register_mode = "none";
defparam \estado4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[3]~I (
	.datain(\unidadControl|estado4 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[3]));
// synopsys translate_off
defparam \estado4[3]~I .input_async_reset = "none";
defparam \estado4[3]~I .input_power_up = "low";
defparam \estado4[3]~I .input_register_mode = "none";
defparam \estado4[3]~I .input_sync_reset = "none";
defparam \estado4[3]~I .oe_async_reset = "none";
defparam \estado4[3]~I .oe_power_up = "low";
defparam \estado4[3]~I .oe_register_mode = "none";
defparam \estado4[3]~I .oe_sync_reset = "none";
defparam \estado4[3]~I .operation_mode = "output";
defparam \estado4[3]~I .output_async_reset = "none";
defparam \estado4[3]~I .output_power_up = "low";
defparam \estado4[3]~I .output_register_mode = "none";
defparam \estado4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[4]~I (
	.datain(\unidadControl|estado4 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[4]));
// synopsys translate_off
defparam \estado4[4]~I .input_async_reset = "none";
defparam \estado4[4]~I .input_power_up = "low";
defparam \estado4[4]~I .input_register_mode = "none";
defparam \estado4[4]~I .input_sync_reset = "none";
defparam \estado4[4]~I .oe_async_reset = "none";
defparam \estado4[4]~I .oe_power_up = "low";
defparam \estado4[4]~I .oe_register_mode = "none";
defparam \estado4[4]~I .oe_sync_reset = "none";
defparam \estado4[4]~I .operation_mode = "output";
defparam \estado4[4]~I .output_async_reset = "none";
defparam \estado4[4]~I .output_power_up = "low";
defparam \estado4[4]~I .output_register_mode = "none";
defparam \estado4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[5]~I (
	.datain(\unidadControl|estado4 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[5]));
// synopsys translate_off
defparam \estado4[5]~I .input_async_reset = "none";
defparam \estado4[5]~I .input_power_up = "low";
defparam \estado4[5]~I .input_register_mode = "none";
defparam \estado4[5]~I .input_sync_reset = "none";
defparam \estado4[5]~I .oe_async_reset = "none";
defparam \estado4[5]~I .oe_power_up = "low";
defparam \estado4[5]~I .oe_register_mode = "none";
defparam \estado4[5]~I .oe_sync_reset = "none";
defparam \estado4[5]~I .operation_mode = "output";
defparam \estado4[5]~I .output_async_reset = "none";
defparam \estado4[5]~I .output_power_up = "low";
defparam \estado4[5]~I .output_register_mode = "none";
defparam \estado4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado4[6]~I (
	.datain(\unidadControl|estado4 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado4[6]));
// synopsys translate_off
defparam \estado4[6]~I .input_async_reset = "none";
defparam \estado4[6]~I .input_power_up = "low";
defparam \estado4[6]~I .input_register_mode = "none";
defparam \estado4[6]~I .input_sync_reset = "none";
defparam \estado4[6]~I .oe_async_reset = "none";
defparam \estado4[6]~I .oe_power_up = "low";
defparam \estado4[6]~I .oe_register_mode = "none";
defparam \estado4[6]~I .oe_sync_reset = "none";
defparam \estado4[6]~I .operation_mode = "output";
defparam \estado4[6]~I .output_async_reset = "none";
defparam \estado4[6]~I .output_power_up = "low";
defparam \estado4[6]~I .output_register_mode = "none";
defparam \estado4[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
