/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [43:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [39:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  reg [5:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [20:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_66z;
  wire [24:0] celloutsig_0_67z;
  wire [8:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [24:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~(celloutsig_0_11z ^ celloutsig_0_4z);
  reg [17:0] _03_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 18'h00000;
    else _03_ <= { celloutsig_0_0z[8:1], celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_4z };
  assign { _01_[17:7], _00_, _01_[5:0] } = _03_;
  assign celloutsig_0_67z = { in_data[77:54], celloutsig_0_10z } / { 1'h1, celloutsig_0_57z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_57z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_6z[4:1], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_15z, celloutsig_0_1z[39:1], in_data[0] };
  assign celloutsig_0_6z = celloutsig_0_1z[20:12] / { 1'h1, celloutsig_0_1z[9:6], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_6z[7:5] / { 1'h1, celloutsig_0_7z[3:2] };
  assign celloutsig_0_2z = celloutsig_0_0z[5:3] / { 1'h1, celloutsig_0_1z[6:5] };
  assign celloutsig_0_57z = { celloutsig_0_8z[8:3], celloutsig_0_33z } == celloutsig_0_30z[19:2];
  assign celloutsig_1_2z = { celloutsig_1_1z[13:1], celloutsig_1_0z, celloutsig_1_0z } == { in_data[166], celloutsig_1_1z };
  assign celloutsig_0_27z = celloutsig_0_16z[41:33] == { celloutsig_0_12z, celloutsig_0_26z };
  assign celloutsig_0_4z = { celloutsig_0_1z[18:12], celloutsig_0_3z } >= in_data[14:7];
  assign celloutsig_0_9z = celloutsig_0_0z[9:6] >= { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[93:85] && celloutsig_0_0z[9:1];
  assign celloutsig_0_5z = { in_data[55:50], celloutsig_0_3z } && { celloutsig_0_1z[7:5], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_10z = celloutsig_1_1z[10:8] && celloutsig_1_7z[22:20];
  assign celloutsig_0_10z = { celloutsig_0_1z[36:23], celloutsig_0_2z } && { in_data[44:31], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_1z[3:2], celloutsig_0_7z, celloutsig_0_5z } && { celloutsig_0_0z[5:4], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[158] & ~(in_data[191]);
  assign celloutsig_0_0z = in_data[75:66] % { 1'h1, in_data[56:48] };
  assign celloutsig_1_7z = { celloutsig_1_3z[8:3], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z[4:1], celloutsig_1_5z[2], celloutsig_1_3z } % { 1'h1, in_data[133:124], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[49:11] };
  assign celloutsig_1_14z = celloutsig_1_3z[2:0] != { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_1_18z = - { celloutsig_1_17z[3:2], celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_1_19z = - { celloutsig_1_7z[3:2], celloutsig_1_4z };
  assign celloutsig_0_21z = - celloutsig_0_0z[5:0];
  assign celloutsig_0_30z = - { celloutsig_0_16z[22:4], celloutsig_0_27z, celloutsig_0_4z };
  assign celloutsig_0_31z = - { celloutsig_0_28z[5:2], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_1z = ~ { in_data[127:115], celloutsig_1_0z };
  assign celloutsig_1_11z = ~ celloutsig_1_1z[2:0];
  assign celloutsig_0_66z = { celloutsig_0_2z[1:0], celloutsig_0_11z, celloutsig_0_47z, celloutsig_0_3z } | { _01_[7], _00_, _01_[5:4], celloutsig_0_38z };
  assign celloutsig_1_17z = celloutsig_1_3z[11:6] | { celloutsig_1_8z[3], celloutsig_1_5z[4:1], celloutsig_1_5z[2] };
  assign celloutsig_0_38z = ^ celloutsig_0_28z[8:0];
  assign celloutsig_0_47z = ^ { celloutsig_0_30z[8:4], celloutsig_0_11z };
  assign celloutsig_1_4z = ^ celloutsig_1_1z[6:4];
  assign celloutsig_0_13z = ^ celloutsig_0_6z[6:2];
  assign celloutsig_0_7z = { celloutsig_0_6z[7:6], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } >> in_data[66:62];
  assign celloutsig_1_3z = { in_data[109:101], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >> in_data[173:162];
  assign celloutsig_1_8z = celloutsig_1_1z[8:4] >> { celloutsig_1_5z[4:1], celloutsig_1_5z[2] };
  assign celloutsig_0_8z = { celloutsig_0_1z[7:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_6z[6:2] >> { celloutsig_0_1z[33:30], celloutsig_0_9z };
  assign celloutsig_0_26z = { celloutsig_0_17z[2], celloutsig_0_17z } - { celloutsig_0_7z[3:1], celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_1z[29:22], celloutsig_0_13z, celloutsig_0_13z } - celloutsig_0_8z[10:1];
  assign celloutsig_0_33z = { celloutsig_0_0z[8:4], celloutsig_0_31z } ~^ celloutsig_0_8z[12:1];
  assign celloutsig_0_22z = { celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_3z } ~^ celloutsig_0_8z[12:1];
  always_latch
    if (!clkin_data[32]) celloutsig_0_25z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_25z = celloutsig_0_22z[10:5];
  assign { celloutsig_1_5z[1], celloutsig_1_5z[4:2] } = ~ { celloutsig_1_4z, celloutsig_1_3z[3:2], celloutsig_1_2z };
  assign _01_[6] = _00_;
  assign celloutsig_1_5z[0] = celloutsig_1_5z[2];
  assign { out_data[133:128], out_data[98:96], out_data[36:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
