
---------- Begin Simulation Statistics ----------
final_tick                                 4274058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164064                       # Simulator instruction rate (inst/s)
host_mem_usage                                8740220                       # Number of bytes of host memory used
host_op_rate                                   310566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    40.40                       # Real time elapsed on the host
host_tick_rate                               79789190                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003224                       # Number of seconds simulated
sim_ticks                                  3223510500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26549                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7010259                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4116536                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.145486                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.145486                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            728711                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           401529                       # number of floating regfile writes
system.switch_cpus.idleCycles                  555125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        76217                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1252528                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.924991                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2322787                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             782281                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1129486                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       1621093                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1108                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       837896                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     13284361                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1540506                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       124687                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12410456                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        112181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          57019                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        127695                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          751                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        54044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        22173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          15746094                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12319094                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.569845                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8972827                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.910820                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12355737                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17988413                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9669171                       # number of integer regfile writes
system.switch_cpus.ipc                       0.872992                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.872992                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       357164      2.85%      2.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9461102     75.48%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        11819      0.09%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         25512      0.20%     78.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18143      0.14%     78.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1818      0.01%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        11269      0.09%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        86047      0.69%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         2762      0.02%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        80398      0.64%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       109876      0.88%     81.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         6486      0.05%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           55      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           32      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           11      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1440401     11.49%     92.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       736441      5.88%     98.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       128745      1.03%     99.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        57047      0.46%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12535143                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          549822                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1080750                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       508648                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       704850                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              226245                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018049                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          180888     79.95%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              4      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           3946      1.74%     81.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp             12      0.01%     81.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           2252      1.00%     82.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2432      1.07%     83.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          213      0.09%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          13276      5.87%     89.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11930      5.27%     95.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         8434      3.73%     98.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2858      1.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       11854402                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     30122086                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     11810446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     15078418                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           13282384                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12535143                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2498202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        14409                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          823                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3220372                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5891896                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.127523                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.438161                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2685368     45.58%     45.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       405805      6.89%     52.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       522126      8.86%     61.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       547803      9.30%     70.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       511644      8.68%     79.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       434026      7.37%     86.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       412406      7.00%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       231209      3.92%     97.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       141509      2.40%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5891896                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.944331                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        47498                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        57455                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      1621093                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       837896                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         4935240                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  6447021                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    7520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          103                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        50714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1230                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       101785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1230                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.dcache.demand_hits::.switch_cpus.data      1920252                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1920252                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1923281                       # number of overall hits
system.cpu.dcache.overall_hits::total         1923281                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        99009                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99009                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        99070                       # number of overall misses
system.cpu.dcache.overall_misses::total         99070                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5943385496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5943385496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5943385496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5943385496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2019261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2019261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2022351                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2022351                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.049032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.048988                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048988                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60028.739771                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60028.739771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59991.778500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59991.778500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       183464                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          476                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2804                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.429387                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13588                       # number of writebacks
system.cpu.dcache.writebacks::total             13588                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        67232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        67232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        31777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31777                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        31803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31803                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1907833996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1907833996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1909400496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1909400496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015737                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015737                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.015726                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015726                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 60038.203606                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60038.203606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 60038.376757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60038.376757                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1240036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1240036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        91117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         91117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5380429000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5380429000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1331153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1331153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.068450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59049.672399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59049.672399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        67213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        67213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        23904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23904                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1353500500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1353500500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56622.343541                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56622.343541                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680216                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    562956496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    562956496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71332.551445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71332.551445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7873                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    554333496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    554333496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70409.436809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70409.436809                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3029                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3029                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           61                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3090                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3090                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.019741                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.019741                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1566500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1566500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.008414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        60250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        60250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2170302                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.149593                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    28.319346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   995.680654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.027656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.972344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4076487                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4076487                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst       962262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           962262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst       962262                       # number of overall hits
system.cpu.icache.overall_hits::total          962262                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        22295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        22295                       # number of overall misses
system.cpu.icache.overall_misses::total         22295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    895242000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    895242000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    895242000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    895242000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst       984557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       984557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       984557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       984557                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.022645                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022645                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.022645                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022645                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 40154.384391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40154.384391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 40154.384391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40154.384391                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1965                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        18916                       # number of writebacks
system.cpu.icache.writebacks::total             18916                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3014                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3014                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3014                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3014                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        19281                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19281                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        19281                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19281                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    728986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    728986500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    728986500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    728986500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.019583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.019583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37808.542088                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37808.542088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37808.542088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37808.542088                       # average overall mshr miss latency
system.cpu.icache.replacements                  18916                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       962262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          962262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        22295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    895242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    895242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       984557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       984557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.022645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022645                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 40154.384391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40154.384391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3014                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3014                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        19281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19281                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    728986500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    728986500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.019583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37808.542088                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37808.542088                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           926.804418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2315112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19956                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.010824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   218.763864                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   708.040554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.213637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.691446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1988394                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1988394                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3223510500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        12201                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        10344                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22545                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        12201                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        10344                       # number of overall hits
system.l2.overall_hits::total                   22545                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7052                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21441                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28493                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7052                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21441                       # number of overall misses
system.l2.overall_misses::total                 28493                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    570592500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1751394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2321986500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    570592500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1751394000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2321986500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        19253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        31785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51038                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        19253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        31785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51038                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.366281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.674563                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.558270                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.366281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.674563                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.558270                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80912.152581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81684.343081                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81493.226406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80912.152581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81684.343081                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81493.226406                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6431                       # number of writebacks
system.l2.writebacks::total                      6431                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    499953000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1536927000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2036880000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    499953000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1536927000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2036880000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.366177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.674532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.558212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.366177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.674532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.558212                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70915.319149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71685.027985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71494.559495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70915.319149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71685.027985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71494.559495                       # average overall mshr miss latency
system.l2.replacements                          27734                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13588                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13588                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13588                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18891                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18891                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18891                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           42                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            42                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               18                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1119                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    530347000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     530347000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.857561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.857561                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78721.537776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78721.537776                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    462977000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    462977000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.857561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.857561                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68721.537776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68721.537776                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        12201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7052                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    570592500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    570592500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        19253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19253                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.366281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.366281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80912.152581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80912.152581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7050                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    499953000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    499953000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.366177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.366177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70915.319149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70915.319149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9225                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1221047000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1221047000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        23929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.614485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.614485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83041.825354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83041.825354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1073950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1073950000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.614443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.614443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73042.916412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73042.916412                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8045.881510                       # Cycle average of tags in use
system.l2.tags.total_refs                      115541                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.216083                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     287.820265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.324184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       987.943207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1976.196818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4711.597035                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.120599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.241235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.575146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982163                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2676                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    843280                       # Number of tag accesses
system.l2.tags.data_accesses                   843280                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000378576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          388                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          388                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62965                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6030                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28489                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6431                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28489                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6431                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28489                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.293814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.736123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.472116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             28      7.22%      7.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           193     49.74%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            81     20.88%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           51     13.14%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           10      2.58%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           14      3.61%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      1.03%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      1.03%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.518041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.493341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.927437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              290     74.74%     74.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.06%     76.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               79     20.36%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.32%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1823296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               411584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    565.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    127.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3223350000                       # Total gap between requests
system.mem_ctrls.avgGap                      92306.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       451136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1371072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       410176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 139951769.972519099712                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 425335050.095230042934                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 127245126.082263424993                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7049                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6431                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    209975250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    654708750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  76118580500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29787.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30536.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11836196.63                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       451136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1372160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1823296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       451136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       451136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       411584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       411584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7049                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28489                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6431                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6431                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    139951770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    425672570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        565624340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    139951770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    139951770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    127681917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       127681917                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    127681917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    139951770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    425672570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       693306257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28472                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6409                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          295                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          460                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               330834000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             142360000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          864684000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11619.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30369.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21412                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4310                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   243.736652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   148.824407                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   283.240548                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3898     42.56%     42.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2667     29.12%     71.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          749      8.18%     79.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          448      4.89%     84.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          278      3.04%     87.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          190      2.07%     89.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          143      1.56%     91.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           94      1.03%     92.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          692      7.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1822208                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             410176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              565.286820                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              127.245126                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.41                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        33458040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        17783370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      107471280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17648820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 253846320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1308830010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    135596160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1874634000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   581.550456                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    340420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    107380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2775710500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        31937220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        16975035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       95818800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15806160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 253846320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1185000360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    239826240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1839210135                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   570.561236                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    612334250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    107380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2503796250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21752                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6431                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20117                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6737                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21752                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        83526                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        83526                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  83526                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2234880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2234880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2234880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28489                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87228000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          151477250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1562242                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1092955                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        65133                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       601156                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          580020                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     96.484107                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          101420                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          135                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       179993                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        72159                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       107834                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        12226                       # Number of mispredicted indirect branches.
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       279763                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.altMatchProviderCorrect         4383                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect         1084                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalProviderCorrect       519281                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        22866                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWrong         2219                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong          698                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalProviderWrong         9881                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit         9843                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit         1796                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::1        82795                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::2        56052                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::3        46056                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::4        40661                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::5        33705                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::6        27541                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::7        22421                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.altMatchProvider::0       152100                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::1        41751                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::2        25343                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::3        28588                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::4        24564                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::5        20030                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::6        16855                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.commit.commitSquashedInsts      2469075                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        55270                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5542912                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.945936                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.749245                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2880298     51.96%     51.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       582257     10.50%     62.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       396397      7.15%     69.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       544248      9.82%     79.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       149920      2.70%     82.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       165278      2.98%     85.12% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        88073      1.59%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        67678      1.22%     87.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       668763     12.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5542912                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       668763                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1282716                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2489211                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1763922                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        299016                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          57019                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       570079                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         11110                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       13970253                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         51511                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             1536880                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              782982                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3040                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1291                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1434704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                7562183                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1562242                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       753599                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4380111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          135752                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1114                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         7945                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            984559                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         22691                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5891896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.468371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.375780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3578902     60.74%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            98708      1.68%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           114925      1.95%     64.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           115806      1.97%     66.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           276024      4.68%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           154508      2.62%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           134907      2.29%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           163598      2.78%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1254518     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5891896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.242320                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.172973                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses              985801                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  2611                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              198597                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          330211                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          751                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         150455                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2960                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2330                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4274058000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          57019                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1415406                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1559192                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        16610                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1918424                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        925227                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       13724993                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         13642                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         345107                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          30036                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         493877                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          405                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     15739857                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            34765390                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         20236532                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            838233                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          3074876                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1030                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1027                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1248252                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 18114375                       # The number of ROB reads
system.switch_cpus.rob.writes                26861049                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             43209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18916                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39500                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7856                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7856                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19281                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        57449                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        95391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                152840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2442752                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2903872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5346624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27762                       # Total snoops (count)
system.tol2bus.snoopTraffic                    413376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            78818                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.017052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.129466                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  77474     98.29%     98.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1344      1.71%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78818                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4274058000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           83396500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28926986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47692488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
