I 000053 55 6923          1724666614922 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 35 ))
	(_version v41)
	(_time 1724666614923 2024.08.26 19:03:34)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724666614907)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 42 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 43 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 44 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 45 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 46 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 48 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 49 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 50 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 51 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 52 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 53 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 54 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 55 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 56 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 57 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 58 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 60 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 61 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 64 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 65 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 66 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 67 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 68 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 69 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 70 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 71 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 82 (_entity (_out (_string \"00000000"\)))))
			)
		)
	)
	(_instantiation U1 0 96 (_component DCM_SP )
		(_use (_entity spartan3a dcm_sp)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 4)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 0)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_object
		(_type (_internal ~BIT_VECTOR~13 0 42 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 43 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 53 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 54 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 55 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 56 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 57 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 58 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
)
I 000053 55 8243          1724760155401 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 42 ))
	(_version v41)
	(_time 1724760155402 2024.08.27 21:02:35)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724760155388)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 49 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 50 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 51 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 55 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 58 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 59 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 60 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 61 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 62 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 63 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 65 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 68 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 71 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 89 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 94 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 117 (_component DCM_SP )
		(_generic
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET66))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 132 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET66))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 49 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 50 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET66 ~extieee.std_logic_1164.std_ulogic 0 101 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
)
I 000053 55 8243          1724760329663 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 42 ))
	(_version v41)
	(_time 1724760329664 2024.08.27 21:05:29)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724760155387)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 49 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 50 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 51 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 55 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 58 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 59 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 60 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 61 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 62 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 63 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 65 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 68 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 71 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 89 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 94 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 117 (_component DCM_SP )
		(_generic
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET66))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 132 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET66))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 49 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 50 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET66 ~extieee.std_logic_1164.std_ulogic 0 101 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
)
I 000053 55 8243          1724760425676 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 42 ))
	(_version v41)
	(_time 1724760425677 2024.08.27 21:07:05)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724760155387)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 49 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 50 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 51 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 55 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 58 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 59 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 60 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 61 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 62 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 63 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 65 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 68 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 71 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 89 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 94 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 117 (_component DCM_SP )
		(_generic
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET66))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 132 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET66))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 49 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 50 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET66 ~extieee.std_logic_1164.std_ulogic 0 101 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
)
I 000053 55 8271          1724936886460 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 42 ))
	(_version v41)
	(_time 1724936886461 2024.08.29 22:08:06)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724760155387)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 49 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 50 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 51 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 55 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 58 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 59 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 60 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 61 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 62 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 63 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 65 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 68 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 71 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 89 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 94 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 117 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET66))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 133 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET66))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 49 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 50 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET66 ~extieee.std_logic_1164.std_ulogic 0 101 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
)
I 000053 55 8271          1724936895086 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 42 ))
	(_version v41)
	(_time 1724936895087 2024.08.29 22:08:15)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724760155387)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 49 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 50 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 51 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 55 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 56 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 58 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 59 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 60 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 61 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 62 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 63 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 65 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 66 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 67 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 68 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 71 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 89 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 94 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 117 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET66))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 133 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET66))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 49 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 50 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 60 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET66 ~extieee.std_logic_1164.std_ulogic 0 101 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
)
I 000053 55 8537          1724937200098 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1724937200099 2024.08.29 22:13:20)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200080)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET66))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET66))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET66 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000053 55 8537          1724937203272 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1724937203273 2024.08.29 22:13:23)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET66))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET66))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET66 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000053 55 8540          1725018616733 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1725018616734 2024.08.30 20:50:16)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET257))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET257))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET257 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000053 55 8540          1725065158176 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1725065158177 2024.08.31 09:45:58)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET257))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET257))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET257 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000053 55 8540          1725327216212 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1725327216213 2024.09.03 10:33:36)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET257))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET257))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET257 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000053 55 8540          1725681450699 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1725681450700 2024.09.07 12:57:30)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET257))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET257))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET257 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000053 55 8540          1725862591443 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1725862591444 2024.09.09 15:16:31)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET257))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET257))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET257 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000048 55 1584          1725863117493 kingdom
(_unit VHDL (counter1hzfor250mhz 0 30 (kingdom 0 39 ))
	(_version v41)
	(_time 1725863117494 2024.09.09 15:25:17)
	(_source (\./src/counter1HzFor250MHz.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_entity
		(_time 1725863037522)
	)
	(_object
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal clk1Hz ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_constant (_internal cntLimit ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 125000000)))))
		(_type (_internal ~INTEGER~range~0~to~cntLimit-1~13 0 43 (_scalar (_to (i 0)(i 124999999)))))
		(_signal (_internal clkCnt ~INTEGER~range~0~to~cntLimit-1~13 0 43 (_architecture (_uni ((i 0))))))
		(_signal (_internal sigClk ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((clk1Hz)(sigClk)))(_target(2))(_sensitivity(4)))))
			(makesigClk(_architecture 1 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(3)(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . kingdom 2 -1
	)
)
I 000053 55 8540          1725864588859 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1725864588860 2024.09.09 15:49:48)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET257))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET257))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET257 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
I 000048 55 1584          1725864588995 kingdom
(_unit VHDL (counter1hzfor250mhz 0 30 (kingdom 0 39 ))
	(_version v41)
	(_time 1725864588996 2024.09.09 15:49:48)
	(_source (\./src/counter1HzFor250MHz.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_entity
		(_time 1725863037522)
	)
	(_object
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal clk1Hz ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_constant (_internal cntLimit ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 125000000)))))
		(_type (_internal ~INTEGER~range~0~to~cntLimit-1~13 0 43 (_scalar (_to (i 0)(i 124999999)))))
		(_signal (_internal clkCnt ~INTEGER~range~0~to~cntLimit-1~13 0 43 (_architecture (_uni ((i 0))))))
		(_signal (_internal sigClk ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((clk1Hz)(sigClk)))(_target(2))(_sensitivity(4)))))
			(makesigClk(_architecture 1 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(3)(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . kingdom 2 -1
	)
)
V 000053 55 8540          1733164672423 DCMBlockTest
(_unit VHDL (dcmblocktest 0 32 (dcmblocktest 0 43 ))
	(_version v41)
	(_time 1733164672424 2024.12.03 03:37:52)
	(_source (\./compile/DCMBlockTest.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(vital_timing)))
	(_parameters dbg)
	(_entity
		(_time 1724937200079)
	)
	(_component
		(DCM_SP
			(_object
				(_generic (_internal FACTORY_JF ~BIT_VECTOR~13 0 50 (_entity -1 (_string \X"C080"\))))
				(_generic (_internal InstancePath ~STRING~13 0 51 (_entity -1 (_string \"*"\))))
				(_generic (_internal MsgOn ~extSTD.STANDARD.BOOLEAN 0 52 (_entity -1 ((i 0)))))
				(_generic (_internal TimingChecksOn ~extSTD.STANDARD.BOOLEAN 0 53 (_entity -1 ((i 0)))))
				(_generic (_internal Xon ~extSTD.STANDARD.BOOLEAN 0 54 (_entity -1 ((i 1)))))
				(_generic (_internal CLKDV_DIVIDE ~extSTD.STANDARD.REAL 0 56 (_entity -1 ((d 4611686018427387904)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 0 57 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 0 58 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_DIVIDE_BY_2 ~extSTD.STANDARD.BOOLEAN 0 59 (_entity -1 ((i 0)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 0 60 (_entity -1 ((d 0)))))
				(_generic (_internal CLKOUT_PHASE_SHIFT ~STRING~131 0 61 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal CLK_FEEDBACK ~STRING~132 0 62 (_entity -1 (_string \"1X"\))))
				(_generic (_internal DESKEW_ADJUST ~STRING~133 0 63 (_entity -1 (_string \"SYSTEM_SYNCHRONOUS"\))))
				(_generic (_internal DFS_FREQUENCY_MODE ~STRING~134 0 64 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DLL_FREQUENCY_MODE ~STRING~135 0 65 (_entity -1 (_string \"LOW"\))))
				(_generic (_internal DSS_MODE ~STRING~136 0 66 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal DUTY_CYCLE_CORRECTION ~extSTD.STANDARD.BOOLEAN 0 67 (_entity -1 ((i 1)))))
				(_generic (_internal PHASE_SHIFT ~extSTD.STANDARD.INTEGER 0 68 (_entity -1 ((i 0)))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 0 69 (_entity -1 ((i 0)))))
				(_port (_internal CLKFB ~extieee.std_logic_1164.std_ulogic 0 72 (_entity (_in ((i 2))))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.std_ulogic 0 73 (_entity (_in ((i 2))))))
				(_port (_internal DSSEN ~extieee.std_logic_1164.std_ulogic 0 74 (_entity (_in ((i 2))))))
				(_port (_internal PSCLK ~extieee.std_logic_1164.std_ulogic 0 75 (_entity (_in ((i 2))))))
				(_port (_internal PSEN ~extieee.std_logic_1164.std_ulogic 0 76 (_entity (_in ((i 2))))))
				(_port (_internal PSINCDEC ~extieee.std_logic_1164.std_ulogic 0 77 (_entity (_in ((i 2))))))
				(_port (_internal RST ~extieee.std_logic_1164.std_ulogic 0 78 (_entity (_in ((i 2))))))
				(_port (_internal CLK0 ~extieee.std_logic_1164.std_ulogic 0 79 (_entity (_out ((i 2))))))
				(_port (_internal CLK180 ~extieee.std_logic_1164.std_ulogic 0 80 (_entity (_out ((i 2))))))
				(_port (_internal CLK270 ~extieee.std_logic_1164.std_ulogic 0 81 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X ~extieee.std_logic_1164.std_ulogic 0 82 (_entity (_out ((i 2))))))
				(_port (_internal CLK2X180 ~extieee.std_logic_1164.std_ulogic 0 83 (_entity (_out ((i 2))))))
				(_port (_internal CLK90 ~extieee.std_logic_1164.std_ulogic 0 84 (_entity (_out ((i 2))))))
				(_port (_internal CLKDV ~extieee.std_logic_1164.std_ulogic 0 85 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.std_ulogic 0 86 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.std_ulogic 0 87 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_out ((i 2))))))
				(_port (_internal PSDONE ~extieee.std_logic_1164.std_ulogic 0 89 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~std_logic_vector{7~downto~0}~13 0 90 (_entity (_out (_string \"00000000"\)))))
			)
		)
		(INV
			(_object
				(_port (_internal I ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_in ))))
				(_port (_internal O ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 118 (_component DCM_SP )
		(_generic
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MULTIPLY)((i 5)))
			((CLKIN_PERIOD)((d 4625365702295525786)))
		)
		(_port
			((CLKFB)(originFB))
			((CLKIN)(inputClk))
			((RST)(NET257))
			((CLK0)(originFB))
			((CLKDV)(clk25MHz))
			((CLKFX)(clk250MHz))
			((LOCKED)(clkOn))
		)
		(_use (_entity spartan3a dcm_sp dcm_sp_v)
			(_generic
				((TimingChecksOn)((i 0)))
				((Xon)((i 1)))
				((MsgOn)((i 0)))
				((CLKDV_DIVIDE)((d 4611686018427387904)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 5)))
				((CLKIN_DIVIDE_BY_2)((i 0)))
				((CLKIN_PERIOD)((d 4625365702295525786)))
				((CLKOUT_PHASE_SHIFT)(_string \"NONE"\))
				((CLK_FEEDBACK)(_string \"1X"\))
				((DESKEW_ADJUST)(_string \"SYSTEM_SYNCHRONOUS"\))
				((DFS_FREQUENCY_MODE)(_string \"LOW"\))
				((DLL_FREQUENCY_MODE)(_string \"LOW"\))
				((DSS_MODE)(_string \"NONE"\))
				((DUTY_CYCLE_CORRECTION)((i 1)))
				((FACTORY_JF)(_string \X"C080"\))
			)
			(_port
				((CLK0)(CLK0))
				((CLK180)(CLK180))
				((CLK270)(CLK270))
				((CLK2X)(CLK2X))
				((CLK2X180)(CLK2X180))
				((CLK90)(CLK90))
				((CLKDV)(CLKDV))
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((LOCKED)(LOCKED))
				((PSDONE)(PSDONE))
				((STATUS)(STATUS))
				((CLKFB)(CLKFB))
				((CLKIN)(CLKIN))
				((DSSEN)(DSSEN))
				((PSCLK)(PSCLK))
				((PSEN)(PSEN))
				((PSINCDEC)(PSINCDEC))
				((RST)(RST))
			)
		)
	)
	(_instantiation U2 0 134 (_component INV )
		(_port
			((I)(nReset))
			((O)(NET257))
		)
		(_use (_entity spartan3a inv)
			(_port
				((O)(O))
				((I)(I))
			)
		)
	)
	(_object
		(_port (_internal inputClk ~extieee.std_logic_1164.std_ulogic 0 34 (_entity (_in ))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_ulogic 0 35 (_entity (_in ))))
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_ulogic 0 36 (_entity (_out ))))
		(_port (_internal clk25Mhz ~extieee.std_logic_1164.std_ulogic 0 37 (_entity (_out ))))
		(_port (_internal clkOn ~extieee.std_logic_1164.std_ulogic 0 38 (_entity (_out ))))
		(_port (_internal originOut ~extieee.std_logic_1164.std_ulogic 0 39 (_entity (_out ))))
		(_type (_internal ~BIT_VECTOR~13 0 50 (_array ~extSTD.STANDARD.BIT ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~STRING~13 0 51 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~131 0 61 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~132 0 62 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~133 0 63 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~134 0 64 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~135 0 65 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~STRING~136 0 66 (_array ~extSTD.STANDARD.CHARACTER ((_uto (i 1)(i 2147483647))))))
		(_type (_internal ~std_logic_vector{7~downto~0}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
		(_signal (_internal NET257 ~extieee.std_logic_1164.std_ulogic 0 102 (_architecture (_uni ))))
		(_signal (_internal originFB ~extieee.std_logic_1164.std_ulogic 0 103 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((originOut)(originFB)))(_target(5))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
		(_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
	)
	(_model . DCMBlockTest 1 -1
	)
)
V 000048 55 1584          1733164672592 kingdom
(_unit VHDL (counter1hzfor250mhz 0 30 (kingdom 0 39 ))
	(_version v41)
	(_time 1733164672593 2024.12.03 03:37:52)
	(_source (\./src/counter1HzFor250MHz.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned))(ieee(std_logic_arith)))
	(_parameters dbg)
	(_entity
		(_time 1725863037522)
	)
	(_object
		(_port (_internal clk250MHz ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
		(_port (_internal nReset ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
		(_port (_internal clk1Hz ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
		(_constant (_internal cntLimit ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 125000000)))))
		(_type (_internal ~INTEGER~range~0~to~cntLimit-1~13 0 43 (_scalar (_to (i 0)(i 124999999)))))
		(_signal (_internal clkCnt ~INTEGER~range~0~to~cntLimit-1~13 0 43 (_architecture (_uni ((i 0))))))
		(_signal (_internal sigClk ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_alias((clk1Hz)(sigClk)))(_target(2))(_sensitivity(4)))))
			(makesigClk(_architecture 1 0 50 (_process (_simple)(_target(3)(4))(_sensitivity(3)(4)(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 0))
		)
		(_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
		(_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
	)
	(_model . kingdom 2 -1
	)
)
