INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:50:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.811ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.902ns (30.899%)  route 4.254ns (69.101%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1561, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X26Y89         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y89         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=47, routed)          0.433     1.157    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X27Y88         LUT4 (Prop_lut4_I0_O)        0.043     1.200 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.200    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X27Y88         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.287     1.487 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/O[3]
                         net (fo=10, routed)          0.400     1.887    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_4
    SLICE_X25Y89         LUT3 (Prop_lut3_I1_O)        0.120     2.007 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.505     2.512    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X28Y88         LUT6 (Prop_lut6_I2_O)        0.043     2.555 f  lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_3/O
                         net (fo=3, routed)           0.303     2.858    lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_3_n_0
    SLICE_X25Y88         LUT5 (Prop_lut5_I4_O)        0.043     2.901 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_16/O
                         net (fo=15, routed)          0.674     3.575    lsq1/handshake_lsq_lsq1_core/dataReg_reg[28]
    SLICE_X25Y92         LUT5 (Prop_lut5_I1_O)        0.043     3.618 f  lsq1/handshake_lsq_lsq1_core/excRt_c4_reg[1]_srl4_i_2/O
                         net (fo=4, routed)           0.307     3.925    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X26Y93         LUT5 (Prop_lut5_I3_O)        0.043     3.968 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.223     4.191    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X24Y93         LUT3 (Prop_lut3_I0_O)        0.043     4.234 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.234    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X24Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.421 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.421    addf0/operator/ltOp_carry__2_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.548 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.187     4.735    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X25Y95         LUT6 (Prop_lut6_I5_O)        0.130     4.865 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.298     5.163    addf0/operator/p_1_in[0]
    SLICE_X23Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.425 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.425    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X23Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.578 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, routed)           0.430     6.008    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[1]
    SLICE_X23Y96         LUT5 (Prop_lut5_I3_O)        0.119     6.127 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.141     6.268    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X23Y96         LUT3 (Prop_lut3_I1_O)        0.043     6.311 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.352     6.664    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X23Y96         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1561, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X23Y96         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X23Y96         FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                 -1.811    




