// Seed: 4113930672
module module_0 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wire id_11,
    input uwire id_12
);
  assign id_3 = 1'd0;
endmodule
module module_1 #(
    parameter id_1  = 32'd52,
    parameter id_10 = 32'd70
) (
    input  wire id_0,
    input  tri  _id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri0 id_4,
    input  tri  id_5,
    input  tri1 id_6,
    input  wand id_7
);
  integer [id_1 : 1  !=  -1] id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_2,
      id_2,
      id_5,
      id_2,
      id_7,
      id_2,
      id_4,
      id_2,
      id_6,
      id_6
  );
  assign modCall_1.id_10 = 0;
  parameter id_10 = 1;
  logic id_11;
  ;
  wire id_12;
  wire id_13;
  defparam id_10.id_10 = id_10 | -1 == 1 | (-1) == id_10;
endmodule
