module fish (
    input reg[15:0] data_in,
    input clk,
    output reg [12:0] addr_out
);
    
endmodule