# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../mealy_seq_det.srcs/sim_1/new/mealy_tb.vhd" \

# Do not sort compile order
nosort
