Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jan 29 06:17:16 2016
| Host         : athena running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zed_channel_timing_summary_routed.rpt -rpx zed_channel_timing_summary_routed.rpx
| Design       : zed_channel
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 47 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.262        0.000                      0                  505        0.080        0.000                      0                  505        1.333        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
CLK_320       {0.000 1.500}        3.000           333.333         
CLK_40        {0.000 12.500}       25.000          40.000          
s00_axi_aclk  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_320                                                                                                                                                         1.333        0.000                       0                     3  
CLK_40             18.564        0.000                      0                  320        0.080        0.000                      0                  320       12.000        0.000                       0                   174  
s00_axi_aclk       20.932        0.000                      0                  118        0.212        0.000                      0                  118       12.000        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s00_axi_aclk  CLK_40             18.262        0.000                      0                  201        0.201        0.000                      0                  201  
CLK_40        s00_axi_aclk       20.306        0.000                      0                   32        0.135        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_320
  To Clock:  CLK_320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_320
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { CLK_320 }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y52  selectio_deserializer/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y52  selectio_deserializer/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     OSERDESE2/CLK   n/a            1.667         3.000       1.333      OLOGIC_X1Y2   selectio_serializer/inst/pins[0].oserdese2_master/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_40
  To Clock:  CLK_40

Setup :            0  Failing Endpoints,  Worst Slack       18.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.564ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.315ns (21.347%)  route 4.845ns (78.653%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 29.891 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.185    11.613    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.674    29.891    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/C
                         clock pessimism              0.527    30.418    
                         clock uncertainty           -0.035    30.383    
    SLICE_X110Y71        FDRE (Setup_fdre_C_CE)      -0.205    30.178    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 18.564    

Slack (MET) :             18.564ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.315ns (21.347%)  route 4.845ns (78.653%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 29.891 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.185    11.613    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.674    29.891    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/C
                         clock pessimism              0.527    30.418    
                         clock uncertainty           -0.035    30.383    
    SLICE_X110Y71        FDRE (Setup_fdre_C_CE)      -0.205    30.178    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 18.564    

Slack (MET) :             18.574ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 1.315ns (21.378%)  route 4.836ns (78.622%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 29.891 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.176    11.604    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.674    29.891    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X111Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/C
                         clock pessimism              0.527    30.418    
                         clock uncertainty           -0.035    30.383    
    SLICE_X111Y71        FDRE (Setup_fdre_C_CE)      -0.205    30.178    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                 18.574    

Slack (MET) :             18.689ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.323ns (21.501%)  route 4.830ns (78.499%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 29.815 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.080     7.952    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X107Y69        LUT3 (Prop_lut3_I2_O)        0.296     8.248 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[3]_i_7/O
                         net (fo=7, routed)           0.591     8.839    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/mdec_data_out_type_ff_reg[0]
    SLICE_X108Y67        LUT5 (Prop_lut5_I4_O)        0.124     8.963 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_12/O
                         net (fo=8, routed)           1.491    10.454    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_12_n_0
    SLICE_X105Y70        LUT5 (Prop_lut5_I4_O)        0.152    10.606 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[10]_i_3/O
                         net (fo=1, routed)           0.669    11.274    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[10]_i_3_n_0
    SLICE_X105Y70        LUT6 (Prop_lut6_I1_O)        0.332    11.606 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[10]_i_1/O
                         net (fo=1, routed)           0.000    11.606    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[10]_i_1_n_0
    SLICE_X105Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.598    29.815    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X105Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[10]/C
                         clock pessimism              0.487    30.302    
                         clock uncertainty           -0.035    30.267    
    SLICE_X105Y70        FDRE (Setup_fdre_C_D)        0.029    30.296    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[10]
  -------------------------------------------------------------------
                         required time                         30.296    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                 18.689    

Slack (MET) :             18.706ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 1.140ns (18.557%)  route 5.003ns (81.443%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 29.815 - 25.000 ) 
    Source Clock Delay      (SCD):    5.447ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.857     5.447    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDRE (Prop_fdre_C_Q)         0.518     5.965 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=115, routed)         2.608     8.573    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/out[1]
    SLICE_X105Y67        LUT5 (Prop_lut5_I3_O)        0.124     8.697 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_9/O
                         net (fo=24, routed)          1.954    10.652    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[11]_i_9_n_0
    SLICE_X104Y70        LUT5 (Prop_lut5_I1_O)        0.150    10.802 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[8]_i_3/O
                         net (fo=1, routed)           0.440    11.242    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[8]_i_3_n_0
    SLICE_X105Y69        LUT6 (Prop_lut6_I1_O)        0.348    11.590 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[8]_i_1/O
                         net (fo=1, routed)           0.000    11.590    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out[8]_i_1_n_0
    SLICE_X105Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.598    29.815    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X105Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[8]/C
                         clock pessimism              0.487    30.302    
                         clock uncertainty           -0.035    30.267    
    SLICE_X105Y69        FDRE (Setup_fdre_C_D)        0.029    30.296    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/time_out_reg[8]
  -------------------------------------------------------------------
                         required time                         30.296    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                 18.706    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.315ns (21.850%)  route 4.703ns (78.150%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 29.892 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.043    11.471    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.675    29.892    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/C
                         clock pessimism              0.527    30.419    
                         clock uncertainty           -0.035    30.384    
    SLICE_X110Y69        FDRE (Setup_fdre_C_CE)      -0.205    30.179    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]
  -------------------------------------------------------------------
                         required time                         30.179    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.315ns (21.850%)  route 4.703ns (78.150%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 29.892 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.043    11.471    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.675    29.892    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/C
                         clock pessimism              0.527    30.419    
                         clock uncertainty           -0.035    30.384    
    SLICE_X110Y69        FDRE (Setup_fdre_C_CE)      -0.205    30.179    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]
  -------------------------------------------------------------------
                         required time                         30.179    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.315ns (21.850%)  route 4.703ns (78.150%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 29.892 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.043    11.471    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.675    29.892    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/C
                         clock pessimism              0.527    30.419    
                         clock uncertainty           -0.035    30.384    
    SLICE_X110Y69        FDRE (Setup_fdre_C_CE)      -0.205    30.179    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]
  -------------------------------------------------------------------
                         required time                         30.179    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.707ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.315ns (21.850%)  route 4.703ns (78.150%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 29.892 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.043    11.471    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.675    29.892    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/C
                         clock pessimism              0.527    30.419    
                         clock uncertainty           -0.035    30.384    
    SLICE_X110Y69        FDRE (Setup_fdre_C_CE)      -0.205    30.179    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]
  -------------------------------------------------------------------
                         required time                         30.179    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                 18.707    

Slack (MET) :             18.772ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 1.315ns (21.954%)  route 4.675ns (78.046%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 29.892 - 25.000 ) 
    Source Clock Delay      (SCD):    5.453ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.863     5.453    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/CLK_40
    SLICE_X113Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.419     5.872 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_type_ff_reg[2]/Q
                         net (fo=60, routed)          2.294     8.166    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/zynq_in[sym_recieved_type][2]
    SLICE_X113Y67        LUT3 (Prop_lut3_I2_O)        0.322     8.488 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_17/O
                         net (fo=1, routed)           0.436     8.925    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/state1
    SLICE_X113Y67        LUT6 (Prop_lut6_I5_O)        0.326     9.251 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status[7]_i_11/O
                         net (fo=1, routed)           0.291     9.542    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/slv_reg3_reg[8]_0
    SLICE_X113Y67        LUT6 (Prop_lut6_I4_O)        0.124     9.666 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/status[7]_i_5/O
                         net (fo=1, routed)           0.639    10.304    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]_1
    SLICE_X112Y67        LUT6 (Prop_lut6_I2_O)        0.124    10.428 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.014    11.443    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.675    29.892    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/C
                         clock pessimism              0.527    30.419    
                         clock uncertainty           -0.035    30.384    
    SLICE_X112Y69        FDRE (Setup_fdre_C_CE)      -0.169    30.215    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]
  -------------------------------------------------------------------
                         required time                         30.215    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                 18.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.603     1.666    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[6]/Q
                         net (fo=4, routed)           0.197     2.005    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.912     2.233    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491     1.742    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.925    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.342%)  route 0.237ns (62.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.606     1.669    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40
    SLICE_X105Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDRE (Prop_fdre_C_Q)         0.141     1.810 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[6]/Q
                         net (fo=3, routed)           0.237     2.047    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X5Y12         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.916     2.237    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.512     1.725    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.908    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_stb_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_wdata_stb_del_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.632     1.695    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X107Y62        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_stb_reg/Q
                         net (fo=4, routed)           0.079     1.915    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/zynq_out[rcv_memb_wdata_stb]
    SLICE_X107Y62        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_wdata_stb_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.901     2.222    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40
    SLICE_X107Y62        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_wdata_stb_del_reg/C
                         clock pessimism             -0.526     1.695    
    SLICE_X107Y62        FDRE (Hold_fdre_C_D)         0.075     1.770    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_wdata_stb_del_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.902%)  route 0.263ns (65.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.603     1.666    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[5]/Q
                         net (fo=5, routed)           0.263     2.070    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.912     2.233    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.491     1.742    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.925    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.212ns (37.545%)  route 0.353ns (62.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.634     1.697    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.861 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/Q
                         net (fo=9, routed)           0.353     2.214    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/sym_to_send_type[2]
    SLICE_X112Y47        LUT4 (Prop_lut4_I3_O)        0.048     2.262 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[1]_i_1_n_0
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.914     2.235    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/CLK_40
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[1]/C
                         clock pessimism             -0.257     1.978    
    SLICE_X112Y47        FDRE (Hold_fdre_C_D)         0.131     2.109    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.212ns (37.281%)  route 0.357ns (62.719%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.634     1.697    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.861 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/Q
                         net (fo=9, routed)           0.357     2.218    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/sym_to_send_type[2]
    SLICE_X112Y47        LUT4 (Prop_lut4_I0_O)        0.048     2.266 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[3]_i_1/O
                         net (fo=1, routed)           0.000     2.266    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[3]_i_1_n_0
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.914     2.235    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/CLK_40
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[3]/C
                         clock pessimism             -0.257     1.978    
    SLICE_X112Y47        FDRE (Hold_fdre_C_D)         0.131     2.109    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.189ns (62.095%)  route 0.115ns (37.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.603     1.666    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[2]/Q
                         net (fo=7, routed)           0.115     1.923    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg__0[2]
    SLICE_X102Y66        LUT5 (Prop_lut5_I1_O)        0.048     1.971 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.971    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/plusOp[4]
    SLICE_X102Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.871     2.192    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X102Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[4]/C
                         clock pessimism             -0.512     1.679    
    SLICE_X102Y66        FDRE (Hold_fdre_C_D)         0.131     1.810    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.211%)  route 0.353ns (62.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.634     1.697    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.861 f  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/Q
                         net (fo=9, routed)           0.353     2.214    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/sym_to_send_type[2]
    SLICE_X112Y47        LUT4 (Prop_lut4_I0_O)        0.045     2.259 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     2.259    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[0]_i_1_n_0
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.914     2.235    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/CLK_40
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[0]/C
                         clock pessimism             -0.257     1.978    
    SLICE_X112Y47        FDRE (Hold_fdre_C_D)         0.120     2.098    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.209ns (36.948%)  route 0.357ns (63.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.634     1.697    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y60        FDRE (Prop_fdre_C_Q)         0.164     1.861 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/Q
                         net (fo=9, routed)           0.357     2.218    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/sym_to_send_type[2]
    SLICE_X112Y47        LUT4 (Prop_lut4_I1_O)        0.045     2.263 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     2.263    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff[2]_i_1_n_0
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.914     2.235    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/CLK_40
    SLICE_X112Y47        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[2]/C
                         clock pessimism             -0.257     1.978    
    SLICE_X112Y47        FDRE (Hold_fdre_C_D)         0.121     2.099    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/menc_nibble_inst/menc_data_out_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.603     1.666    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y66        FDRE (Prop_fdre_C_Q)         0.141     1.807 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[2]/Q
                         net (fo=7, routed)           0.115     1.923    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg__0[2]
    SLICE_X102Y66        LUT4 (Prop_lut4_I3_O)        0.045     1.968 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.968    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/plusOp[3]
    SLICE_X102Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.871     2.192    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X102Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[3]/C
                         clock pessimism             -0.512     1.679    
    SLICE_X102Y66        FDRE (Hold_fdre_C_D)         0.121     1.800    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLK_40 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y13    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y13    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  CLK_40_IBUF_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         25.000      23.333     ILOGIC_X1Y52    selectio_deserializer/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y2     selectio_serializer/inst/pins[0].oserdese2_master/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X111Y71   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y52   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/align_deser_data_inst/deser_data_15to0_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y59   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y59   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X106Y60   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mema_addr_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X109Y60   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/mdec_nibble_inst/mdec_data_out_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X107Y62   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_wdata_stb_del_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X109Y62   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/sw_rcv_mema_incr_del1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X107Y60   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X107Y60   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X107Y62   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/rcv_memb_wdata_stb_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y71   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y71   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y69   hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       20.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.932ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.842ns (22.381%)  route 2.920ns (77.619%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.857     5.116    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.419     5.535 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           0.797     6.332    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_awready
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.631 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.978     7.609    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           1.145     8.878    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X109Y67        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y67        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.457    30.051    
                         clock uncertainty           -0.035    30.015    
    SLICE_X109Y67        FDRE (Setup_fdre_C_CE)      -0.205    29.810    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         29.810    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 20.932    

Slack (MET) :             20.932ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.842ns (22.381%)  route 2.920ns (77.619%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.857     5.116    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.419     5.535 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           0.797     6.332    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_awready
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.631 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.978     7.609    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           1.145     8.878    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X109Y67        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y67        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism              0.457    30.051    
                         clock uncertainty           -0.035    30.015    
    SLICE_X109Y67        FDRE (Setup_fdre_C_CE)      -0.205    29.810    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         29.810    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 20.932    

Slack (MET) :             20.939ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.704ns (17.656%)  route 3.283ns (82.344%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.861     5.120    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y65        FDSE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDSE (Prop_fdse_C_Q)         0.456     5.576 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          2.042     7.618    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_araddr[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.742 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           1.242     8.983    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_mema_packet_length32_FF_reg[7]
    SLICE_X113Y80        LUT6 (Prop_lut6_I0_O)        0.124     9.107 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     9.107    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[23]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.457    30.051    
                         clock uncertainty           -0.035    30.015    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.031    30.046    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         30.046    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                 20.939    

Slack (MET) :             21.021ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.580ns (14.865%)  route 3.322ns (85.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.863     5.122    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.456     5.578 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=37, routed)          3.322     8.899    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_arready
    SLICE_X113Y80        LUT6 (Prop_lut6_I4_O)        0.124     9.023 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.023    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[21]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.457    30.051    
                         clock uncertainty           -0.035    30.015    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.029    30.044    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                 21.021    

Slack (MET) :             21.031ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.580ns (14.892%)  route 3.315ns (85.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.863     5.122    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.456     5.578 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=37, routed)          3.315     8.892    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_arready
    SLICE_X113Y80        LUT6 (Prop_lut6_I4_O)        0.124     9.016 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.016    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.457    30.051    
                         clock uncertainty           -0.035    30.015    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.032    30.047    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         30.047    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                 21.031    

Slack (MET) :             21.070ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.842ns (23.245%)  route 2.780ns (76.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.592ns = ( 29.592 - 25.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.857     5.116    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.419     5.535 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           0.797     6.332    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_awready
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.631 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           0.978     7.609    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X112Y71        LUT2 (Prop_lut2_I0_O)        0.124     7.733 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           1.005     8.738    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0
    SLICE_X109Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.676    29.592    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.457    30.049    
                         clock uncertainty           -0.035    30.013    
    SLICE_X109Y68        FDRE (Setup_fdre_C_CE)      -0.205    29.808    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         29.808    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                 21.070    

Slack (MET) :             21.253ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.984%)  route 3.004ns (81.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 29.591 - 25.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.861     5.120    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y65        FDSE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDSE (Prop_fdse_C_Q)         0.456     5.576 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          1.861     7.437    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_araddr[1]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           1.143     8.704    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[4]_1
    SLICE_X113Y72        LUT6 (Prop_lut6_I0_O)        0.124     8.828 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     8.828    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.675    29.591    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.497    30.088    
                         clock uncertainty           -0.035    30.052    
    SLICE_X113Y72        FDRE (Setup_fdre_C_D)        0.029    30.081    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         30.081    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 21.253    

Slack (MET) :             21.258ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.580ns (15.818%)  route 3.087ns (84.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.863     5.122    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.456     5.578 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=37, routed)          3.087     8.664    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_arready
    SLICE_X113Y80        LUT6 (Prop_lut6_I4_O)        0.124     8.788 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     8.788    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[27]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.457    30.051    
                         clock uncertainty           -0.035    30.015    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.031    30.046    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         30.046    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                 21.258    

Slack (MET) :             21.331ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.842ns (24.809%)  route 2.552ns (75.191%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 29.588 - 25.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.857     5.116    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.419     5.535 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           0.797     6.332    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_awready
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.631 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.119     7.750    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.124     7.874 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.636     8.510    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X108Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.672    29.588    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.457    30.045    
                         clock uncertainty           -0.035    30.009    
    SLICE_X108Y72        FDRE (Setup_fdre_C_CE)      -0.169    29.840    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                 21.331    

Slack (MET) :             21.331ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.842ns (24.809%)  route 2.552ns (75.191%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 29.588 - 25.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.857     5.116    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.419     5.535 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           0.797     6.332    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_awready
    SLICE_X112Y68        LUT6 (Prop_lut6_I1_O)        0.299     6.631 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.119     7.750    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X113Y71        LUT2 (Prop_lut2_I0_O)        0.124     7.874 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.636     8.510    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X108Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.672    29.588    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.457    30.045    
                         clock uncertainty           -0.035    30.009    
    SLICE_X108Y72        FDRE (Setup_fdre_C_CE)      -0.169    29.840    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         29.840    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                 21.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.630     1.534    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=2, routed)           0.117     1.792    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[21]
    SLICE_X113Y80        LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.837    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[21]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.900     2.052    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.518     1.534    
    SLICE_X113Y80        FDRE (Hold_fdre_C_D)         0.091     1.625    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.627     1.531    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y77        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=2, routed)           0.124     1.796    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[17]
    SLICE_X109Y77        LUT6 (Prop_lut6_I5_O)        0.045     1.841 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.841    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[17]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.894     2.046    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y77        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.092     1.623    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.631     1.535    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.128     1.663 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=8, routed)           0.098     1.761    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_awready
    SLICE_X113Y68        LUT5 (Prop_lut5_I3_O)        0.099     1.860 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr[3]_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.901     2.053    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
                         clock pessimism             -0.518     1.535    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092     1.627    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.631     1.535    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.128     1.663 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           0.116     1.779    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_wready
    SLICE_X113Y68        LUT6 (Prop_lut6_I3_O)        0.098     1.877 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.877    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_i_1_n_0
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.901     2.053    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.518     1.535    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.092     1.627    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.901%)  route 0.172ns (48.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.634     1.538    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=37, routed)          0.172     1.852    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_arready
    SLICE_X113Y64        LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.897    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1_n_0
    SLICE_X113Y64        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.905     2.057    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y64        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X113Y64        FDRE (Hold_fdre_C_D)         0.091     1.644    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.628     1.532    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141     1.673 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.168     1.841    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[12]
    SLICE_X113Y72        LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.886    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.897     2.049    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.517     1.532    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.091     1.623    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.630     1.534    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=2, routed)           0.168     1.843    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[8]
    SLICE_X113Y69        LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.888    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1_n_0
    SLICE_X113Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.900     2.052    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.518     1.534    
    SLICE_X113Y69        FDRE (Hold_fdre_C_D)         0.091     1.625    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.633     1.537    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     1.678 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.168     1.846    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[6]
    SLICE_X113Y66        LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.891    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1_n_0
    SLICE_X113Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.903     2.055    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.518     1.537    
    SLICE_X113Y66        FDRE (Hold_fdre_C_D)         0.091     1.628    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.634     1.538    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141     1.679 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=2, routed)           0.170     1.849    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[2]
    SLICE_X113Y63        LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.894    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1_n_0
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.905     2.057    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.519     1.538    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.092     1.630    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.627     1.531    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y77        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDRE (Prop_fdre_C_Q)         0.141     1.672 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/Q
                         net (fo=2, routed)           0.170     1.842    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_rdata[16]
    SLICE_X109Y77        LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.887    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[16]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.894     2.046    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y77        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X109Y77        FDRE (Hold_fdre_C_D)         0.091     1.622    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  s00_axi_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X109Y80  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X113Y80  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X113Y80  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X106Y73  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X113Y64  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y64  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X106Y73  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y66  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X106Y73  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X106Y73  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X109Y80  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X110Y76  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y64  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X113Y63  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rvalid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  CLK_40

Setup :            0  Failing Endpoints,  Worst Slack       18.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.262ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.743ns (13.074%)  route 4.940ns (86.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.115    10.797    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X102Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X102Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[2]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X102Y65        FDRE (Setup_fdre_C_R)       -0.726    29.059    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                 18.262    

Slack (MET) :             18.313ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 0.839ns (12.876%)  route 5.677ns (87.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 29.901 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.447     8.980    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/dataout3[0]
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.296     9.276 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send[3]_i_2/O
                         net (fo=7, routed)           2.230    11.506    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send[3]_i_2_n_0
    SLICE_X112Y60        LUT6 (Prop_lut6_I4_O)        0.124    11.630 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type[2]_i_1/O
                         net (fo=1, routed)           0.000    11.630    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type[2]_i_1_n_0
    SLICE_X112Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.684    29.901    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y60        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]/C
                         clock pessimism              0.000    29.901    
                         clock uncertainty           -0.035    29.866    
    SLICE_X112Y60        FDRE (Setup_fdre_C_D)        0.077    29.943    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/sym_to_send_type_reg[2]
  -------------------------------------------------------------------
                         required time                         29.943    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                 18.313    

Slack (MET) :             18.315ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.743ns (13.196%)  route 4.888ns (86.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.062    10.744    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X104Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X104Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[3]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X104Y65        FDRE (Setup_fdre_C_R)       -0.726    29.059    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 18.315    

Slack (MET) :             18.315ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.743ns (13.196%)  route 4.888ns (86.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.062    10.744    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X104Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X104Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[4]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X104Y65        FDRE (Setup_fdre_C_R)       -0.726    29.059    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 18.315    

Slack (MET) :             18.315ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.743ns (13.196%)  route 4.888ns (86.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.062    10.744    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X104Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X104Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[5]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X104Y65        FDRE (Setup_fdre_C_R)       -0.726    29.059    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.059    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                 18.315    

Slack (MET) :             18.357ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.743ns (13.074%)  route 4.940ns (86.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.115    10.797    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[0]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X103Y65        FDRE (Setup_fdre_C_R)       -0.631    29.154    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                 18.357    

Slack (MET) :             18.357ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.743ns (13.074%)  route 4.940ns (86.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.115    10.797    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[1]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X103Y65        FDRE (Setup_fdre_C_R)       -0.631    29.154    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                 18.357    

Slack (MET) :             18.357ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.743ns (13.074%)  route 4.940ns (86.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.115    10.797    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[6]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X103Y65        FDRE (Setup_fdre_C_R)       -0.631    29.154    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                 18.357    

Slack (MET) :             18.357ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 0.743ns (13.074%)  route 4.940ns (86.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 29.820 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          3.826     9.358    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/FSM_sequential_state_reg[0]_0[5]
    SLICE_X106Y66        LUT3 (Prop_lut3_I0_O)        0.324     9.682 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt[7]_i_1/O
                         net (fo=9, routed)           1.115    10.797    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/slv_reg3_reg[15][0]
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.603    29.820    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[7]/C
                         clock pessimism              0.000    29.820    
                         clock uncertainty           -0.035    29.785    
    SLICE_X103Y65        FDRE (Setup_fdre_C_R)       -0.631    29.154    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.154    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                 18.357    

Slack (MET) :             18.391ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK_40 rise@25.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        6.146ns  (logic 0.715ns (11.633%)  route 5.431ns (88.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 29.891 - 25.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.158    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.259 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.855     5.114    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.419     5.533 f  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          4.246     9.779    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/dataout3[0]
    SLICE_X112Y67        LUT6 (Prop_lut6_I5_O)        0.296    10.075 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1/O
                         net (fo=8, routed)           1.185    11.260    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status[7]_i_1_n_0
    SLICE_X110Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)    25.000    25.000 r  
    C17                                               0.000    25.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000    25.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.833    25.833 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.293    28.127    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.218 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.674    29.891    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]/C
                         clock pessimism              0.000    29.891    
                         clock uncertainty           -0.035    29.856    
    SLICE_X110Y71        FDRE (Setup_fdre_C_CE)      -0.205    29.651    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[6]
  -------------------------------------------------------------------
                         required time                         29.651    
                         arrival time                         -11.260    
  -------------------------------------------------------------------
                         slack                                 18.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.164ns (13.284%)  route 1.071ns (86.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.627     1.531    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y72        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q
                         net (fo=1, routed)           1.071     2.766    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[29]
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.912     2.233    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.233    
                         clock uncertainty            0.035     2.269    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     2.565    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.141ns (11.385%)  route 1.098ns (88.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.630     1.534    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y68        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.141     1.675 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           1.098     2.773    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.912     2.233    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.233    
                         clock uncertainty            0.035     2.269    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.565    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/sw_rcv_mema_incr_del1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.141ns (13.961%)  route 0.869ns (86.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.629     1.533    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q
                         net (fo=2, routed)           0.869     2.543    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/dataout3[0]
    SLICE_X109Y62        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/sw_rcv_mema_incr_del1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.901     2.222    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40
    SLICE_X109Y62        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/sw_rcv_mema_incr_del1_reg/C
                         clock pessimism              0.000     2.222    
                         clock uncertainty            0.035     2.257    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.070     2.327    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/sw_rcv_mema_incr_del1_reg
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.128ns (14.541%)  route 0.752ns (85.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.629     1.533    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.128     1.661 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          0.752     2.413    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/dataout3[0]
    SLICE_X111Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.902     2.223    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X111Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[4]/C
                         clock pessimism              0.000     2.223    
                         clock uncertainty            0.035     2.258    
    SLICE_X111Y65        FDRE (Hold_fdre_C_R)        -0.071     2.187    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/sw_send_mema_incr_del1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.141ns (14.241%)  route 0.849ns (85.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.629     1.533    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDRE (Prop_fdre_C_Q)         0.141     1.674 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=2, routed)           0.849     2.523    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/dataout3[0]
    SLICE_X103Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/sw_send_mema_incr_del1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.868     2.189    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X103Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/sw_send_mema_incr_del1_reg/C
                         clock pessimism              0.000     2.189    
                         clock uncertainty            0.035     2.224    
    SLICE_X103Y69        FDRE (Hold_fdre_C_D)         0.070     2.294    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/sw_send_mema_incr_del1_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.128ns (14.470%)  route 0.757ns (85.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.629     1.533    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.128     1.661 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          0.757     2.418    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/dataout3[0]
    SLICE_X110Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.902     2.223    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000     2.223    
                         clock uncertainty            0.035     2.258    
    SLICE_X110Y65        FDRE (Hold_fdre_C_R)        -0.071     2.187    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.148ns (12.189%)  route 1.066ns (87.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.627     1.531    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.148     1.679 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q
                         net (fo=1, routed)           1.066     2.745    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.912     2.233    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.233    
                         clock uncertainty            0.035     2.269    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.243     2.512    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.128ns (13.887%)  route 0.794ns (86.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.629     1.533    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y70        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.128     1.661 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=64, routed)          0.794     2.455    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/dataout3[0]
    SLICE_X112Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.901     2.222    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     2.222    
                         clock uncertainty            0.035     2.257    
    SLICE_X112Y66        FDRE (Hold_fdre_C_R)        -0.044     2.213    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.164ns (12.868%)  route 1.110ns (87.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.629     1.533    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDRE (Prop_fdre_C_Q)         0.164     1.697 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=1, routed)           1.110     2.808    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.912     2.233    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.233    
                         clock uncertainty            0.035     2.269    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.565    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_40 rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.164ns (12.810%)  route 1.116ns (87.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.878    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.627     1.531    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X108Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y71        FDRE (Prop_fdre_C_Q)         0.164     1.695 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           1.116     2.811    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.385     0.385 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.292    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.912     2.233    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.233    
                         clock uncertainty            0.035     2.269    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     2.565    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_40
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack       20.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.306ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.130ns (29.232%)  route 2.736ns (70.768%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 29.591 - 25.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.822     5.413    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882     6.295 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.659     7.954    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/douta[6]
    SLICE_X110Y70        LUT6 (Prop_lut6_I1_O)        0.124     8.078 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[14]_i_2/O
                         net (fo=1, routed)           1.077     9.154    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[6]
    SLICE_X110Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.278 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     9.278    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1_n_0
    SLICE_X110Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.675    29.591    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000    29.591    
                         clock uncertainty           -0.035    29.555    
    SLICE_X110Y72        FDRE (Setup_fdre_C_D)        0.029    29.584    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         29.584    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 20.306    

Slack (MET) :             20.441ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.130ns (30.248%)  route 2.606ns (69.752%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 29.590 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.816     5.407    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      0.882     6.289 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           1.425     7.713    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/datain0[20]
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_rdata[20]_i_2/O
                         net (fo=1, routed)           1.181     9.018    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_mema_packet_length32_FF_reg[4]
    SLICE_X110Y76        LUT6 (Prop_lut6_I0_O)        0.124     9.142 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     9.142    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[20]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.674    29.590    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y76        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    29.590    
                         clock uncertainty           -0.035    29.554    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.029    29.583    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         29.583    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 20.441    

Slack (MET) :             20.549ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.130ns (30.737%)  route 2.546ns (69.263%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 29.593 - 25.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.822     5.413    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.882     6.295 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=1, routed)           1.594     7.889    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/douta[2]
    SLICE_X111Y69        LUT6 (Prop_lut6_I1_O)        0.124     8.013 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.952     8.965    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[2]
    SLICE_X112Y71        LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     9.089    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0
    SLICE_X112Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.677    29.593    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    29.593    
                         clock uncertainty           -0.035    29.557    
    SLICE_X112Y71        FDRE (Setup_fdre_C_D)        0.081    29.638    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         29.638    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                 20.549    

Slack (MET) :             20.595ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.840ns (23.717%)  route 2.702ns (76.283%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 29.590 - 25.000 ) 
    Source Clock Delay      (SCD):    5.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.858     5.448    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40
    SLICE_X107Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.419     5.867 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[2]/Q
                         net (fo=8, routed)           1.479     7.346    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/datain3[26]
    SLICE_X107Y66        LUT6 (Prop_lut6_I0_O)        0.297     7.643 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           1.223     8.866    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_addr_cnt_reg[2]
    SLICE_X110Y76        LUT6 (Prop_lut6_I0_O)        0.124     8.990 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     8.990    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[26]_i_1_n_0
    SLICE_X110Y76        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.674    29.590    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y76        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    29.590    
                         clock uncertainty           -0.035    29.554    
    SLICE_X110Y76        FDRE (Setup_fdre_C_D)        0.031    29.585    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         29.585    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 20.595    

Slack (MET) :             20.642ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.130ns (31.903%)  route 2.412ns (68.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.816     5.407    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      0.882     6.289 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[30]
                         net (fo=1, routed)           1.255     7.544    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[8]
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.124     7.668 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           1.157     8.825    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_addr_cnt_reg[6]
    SLICE_X113Y80        LUT6 (Prop_lut6_I0_O)        0.124     8.949 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     8.949    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    29.594    
                         clock uncertainty           -0.035    29.558    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.032    29.590    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         29.590    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                 20.642    

Slack (MET) :             20.669ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 1.130ns (32.202%)  route 2.379ns (67.798%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 29.591 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.816     5.407    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      0.882     6.289 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           1.376     7.665    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[3]
    SLICE_X107Y71        LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           1.003     8.792    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_addr_cnt_reg[1]
    SLICE_X109Y80        LUT6 (Prop_lut6_I0_O)        0.124     8.916 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     8.916    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[25]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.675    29.591    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X109Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    29.591    
                         clock uncertainty           -0.035    29.555    
    SLICE_X109Y80        FDRE (Setup_fdre_C_D)        0.029    29.584    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         29.584    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 20.669    

Slack (MET) :             20.694ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.130ns (32.442%)  route 2.353ns (67.558%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.822     5.413    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.882     6.295 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[23]
                         net (fo=1, routed)           1.112     7.406    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[9]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.124     7.530 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           1.242     8.772    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_mema_packet_length32_FF_reg[7]
    SLICE_X113Y80        LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     8.896    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[23]_i_1_n_0
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y80        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000    29.594    
                         clock uncertainty           -0.035    29.558    
    SLICE_X113Y80        FDRE (Setup_fdre_C_D)        0.031    29.589    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         29.589    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                 20.694    

Slack (MET) :             20.710ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.130ns (32.478%)  route 2.349ns (67.522%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 29.599 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.816     5.407    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.289 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.014     7.302    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[1]
    SLICE_X107Y66        LUT6 (Prop_lut6_I5_O)        0.124     7.426 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           1.335     8.762    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_addr_cnt_overflow_FF_reg
    SLICE_X113Y65        LUT6 (Prop_lut6_I0_O)        0.124     8.886 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     8.886    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1_n_0
    SLICE_X113Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.683    29.599    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    29.599    
                         clock uncertainty           -0.035    29.563    
    SLICE_X113Y65        FDRE (Setup_fdre_C_D)        0.032    29.595    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         29.595    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 20.710    

Slack (MET) :             20.716ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.130ns (32.644%)  route 2.332ns (67.356%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 29.591 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.816     5.407    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882     6.289 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.189     7.477    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[4]
    SLICE_X110Y68        LUT6 (Prop_lut6_I5_O)        0.124     7.601 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[12]_i_2/O
                         net (fo=1, routed)           1.143     8.744    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[4]_1
    SLICE_X113Y72        LUT6 (Prop_lut6_I0_O)        0.124     8.868 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     8.868    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1_n_0
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.675    29.591    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000    29.591    
                         clock uncertainty           -0.035    29.555    
    SLICE_X113Y72        FDRE (Setup_fdre_C_D)        0.029    29.584    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         29.584    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                 20.716    

Slack (MET) :             20.732ns  (required time - arrival time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (s00_axi_aclk rise@25.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 1.130ns (32.764%)  route 2.319ns (67.236%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.594ns = ( 29.594 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.489    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.590 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.816     5.407    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y13         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.882     6.289 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           1.522     7.810    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[0]
    SLICE_X111Y69        LUT6 (Prop_lut6_I5_O)        0.124     7.934 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.797     8.731    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[0]_0
    SLICE_X113Y69        LUT6 (Prop_lut6_I0_O)        0.124     8.855 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     8.855    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1_n_0
    SLICE_X113Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     25.000    25.000 r  
    AA7                                               0.000    25.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    25.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.853    25.853 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    27.825    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.916 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.678    29.594    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    29.594    
                         clock uncertainty           -0.035    29.558    
    SLICE_X113Y69        FDRE (Setup_fdre_C_D)        0.029    29.587    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         29.587    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 20.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_packet_length32_FF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.231ns (37.571%)  route 0.384ns (62.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.630     1.693    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X106Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_packet_length32_FF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_mema_packet_length32_FF_reg[3]/Q
                         net (fo=3, routed)           0.212     2.046    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/datain3[19]
    SLICE_X107Y68        LUT6 (Prop_lut6_I0_O)        0.045     2.091 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           0.172     2.263    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_mema_packet_length32_FF_reg[3]
    SLICE_X107Y72        LUT6 (Prop_lut6_I0_O)        0.045     2.308 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     2.308    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[19]_i_1_n_0
    SLICE_X107Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.894     2.046    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X107Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.035     2.082    
    SLICE_X107Y72        FDRE (Hold_fdre_C_D)         0.091     2.173    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.231ns (36.961%)  route 0.394ns (63.039%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.626     1.689    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDRE (Prop_fdre_C_Q)         0.141     1.830 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[7]/Q
                         net (fo=3, routed)           0.137     1.967    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/datain3[15]
    SLICE_X110Y70        LUT6 (Prop_lut6_I0_O)        0.045     2.012 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[15]_i_2/O
                         net (fo=1, routed)           0.257     2.269    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[7]
    SLICE_X110Y72        LUT6 (Prop_lut6_I0_O)        0.045     2.314 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.314    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1_n_0
    SLICE_X110Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.897     2.049    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X110Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.035     2.085    
    SLICE_X110Y72        FDRE (Hold_fdre_C_D)         0.092     2.177    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.231ns (34.430%)  route 0.440ns (65.570%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.628     1.691    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X110Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[3]/Q
                         net (fo=4, routed)           0.230     2.062    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/datain3[11]
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.045     2.107 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[11]_i_2/O
                         net (fo=1, routed)           0.210     2.317    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[3]
    SLICE_X112Y71        LUT6 (Prop_lut6_I0_O)        0.045     2.362 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     2.362    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1_n_0
    SLICE_X112Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.898     2.050    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.035     2.086    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.121     2.207    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.254ns (38.207%)  route 0.411ns (61.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.628     1.691    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X112Y69        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164     1.855 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[5]/Q
                         net (fo=3, routed)           0.244     2.100    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/datain3[13]
    SLICE_X113Y69        LUT6 (Prop_lut6_I0_O)        0.045     2.145 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.166     2.311    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[5]
    SLICE_X113Y72        LUT6 (Prop_lut6_I0_O)        0.045     2.356 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.356    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1_n_0
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.897     2.049    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y72        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     2.049    
                         clock uncertainty            0.035     2.085    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.092     2.177    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.231ns (32.644%)  route 0.477ns (67.356%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.626     1.689    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/CLK_40
    SLICE_X111Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141     1.830 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/status_reg[2]/Q
                         net (fo=3, routed)           0.163     1.993    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/datain3[10]
    SLICE_X111Y69        LUT6 (Prop_lut6_I0_O)        0.045     2.038 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/MasterFSM_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.314     2.352    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/status_reg[2]
    SLICE_X112Y71        LUT6 (Prop_lut6_I0_O)        0.045     2.397 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.397    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1_n_0
    SLICE_X112Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.898     2.050    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X112Y71        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     2.050    
                         clock uncertainty            0.035     2.086    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.121     2.207    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_full_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.231ns (33.477%)  route 0.459ns (66.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.631     1.694    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40
    SLICE_X107Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_full_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y65        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_full_FF_reg/Q
                         net (fo=5, routed)           0.278     2.113    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata_reg[4][0]
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.045     2.158 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.181     2.339    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_full_FF_reg
    SLICE_X113Y65        LUT6 (Prop_lut6_I0_O)        0.045     2.384 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.384    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1_n_0
    SLICE_X113Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.904     2.056    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y65        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.035     2.092    
    SLICE_X113Y65        FDRE (Hold_fdre_C_D)         0.092     2.184    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.254ns (34.659%)  route 0.479ns (65.341%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.631     1.694    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40
    SLICE_X108Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[0]/Q
                         net (fo=10, routed)          0.244     2.103    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/datain3[24]
    SLICE_X106Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.148 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.234     2.382    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_addr_cnt_reg[0]_0
    SLICE_X106Y73        LUT6 (Prop_lut6_I0_O)        0.045     2.427 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     2.427    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[24]_i_1_n_0
    SLICE_X106Y73        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.892     2.044    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y73        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.080    
    SLICE_X106Y73        FDRE (Hold_fdre_C_D)         0.092     2.172    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_overflow_FF_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.254ns (31.048%)  route 0.564ns (68.952%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.630     1.693    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/CLK_40
    SLICE_X108Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_overflow_FF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.164     1.857 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_overflow_FF_reg/Q
                         net (fo=2, routed)           0.292     2.150    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/send_memb_addr_cnt_overflow_FF
    SLICE_X108Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.195 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_send_mem_inst/axi_rdata[1]_i_2/O
                         net (fo=1, routed)           0.272     2.466    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/send_memb_addr_cnt_overflow_FF_reg
    SLICE_X113Y63        LUT6 (Prop_lut6_I0_O)        0.045     2.511 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.511    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1_n_0
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.905     2.057    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.092     2.185    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.231ns (28.301%)  route 0.585ns (71.699%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.631     1.694    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/CLK_40
    SLICE_X107Y63        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_memb_addr_cnt_reg[7]/Q
                         net (fo=4, routed)           0.325     2.161    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/datain3[31]
    SLICE_X106Y70        LUT6 (Prop_lut6_I0_O)        0.045     2.206 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.260     2.465    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/rcv_memb_addr_cnt_reg[7]
    SLICE_X106Y73        LUT6 (Prop_lut6_I0_O)        0.045     2.510 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     2.510    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0
    SLICE_X106Y73        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.892     2.044    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X106Y73        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.080    
    SLICE_X106Y73        FDRE (Hold_fdre_C_D)         0.092     2.172    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - CLK_40 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.294ns (35.974%)  route 0.523ns (64.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_40 rise edge)     0.000     0.000 r  
    C17                                               0.000     0.000 r  CLK_40 (IN)
                         net (fo=0)                   0.000     0.000    CLK_40
    C17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  CLK_40_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.038    CLK_40_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.064 r  CLK_40_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.640     1.704    hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.908 r  hgc_zed_ip_channel_0/U0/hgc_zed_channel_inst/ctrl_rcv_mem_inst/rcv_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           0.427     2.335    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram[2]
    SLICE_X110Y66        LUT5 (Prop_lut5_I0_O)        0.045     2.380 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_2/O
                         net (fo=1, routed)           0.096     2.476    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_2_n_0
    SLICE_X113Y66        LUT6 (Prop_lut6_I0_O)        0.045     2.521 r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.521    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1_n_0
    SLICE_X113Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AA7                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    AA7                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.123    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.903     2.055    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X113Y66        FDRE                                         r  hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.091    
    SLICE_X113Y66        FDRE (Hold_fdre_C_D)         0.091     2.182    hgc_zed_ip_channel_0/U0/hgc_zed_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.339    





