[12/07 19:08:30      0s] 
[12/07 19:08:30      0s] Cadence Innovus(TM) Implementation System.
[12/07 19:08:30      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/07 19:08:30      0s] 
[12/07 19:08:30      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[12/07 19:08:30      0s] Options:	-stylus -files run_innovus.tcl 
[12/07 19:08:30      0s] Date:		Thu Dec  7 19:08:30 2023
[12/07 19:08:30      0s] Host:		arc-schaumont-class-vm (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel Xeon Processor (Cascadelake) 16384KB)
[12/07 19:08:30      0s] OS:		Red Hat Enterprise Linux Server 7.9 (Maipo)
[12/07 19:08:30      0s] 
[12/07 19:08:30      0s] License:
[12/07 19:08:30      0s] 		[19:08:30.456105] Configured Lic search path (21.01-s002): 5280@arclic02.wpi.edu
[12/07 19:08:30      0s] 
[12/07 19:08:30      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/07 19:08:30      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[12/07 19:08:39      8s] 
[12/07 19:08:39      8s] 
[12/07 19:08:44     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[12/07 19:08:46     15s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[12/07 19:08:46     15s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[12/07 19:08:46     15s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[12/07 19:08:46     15s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[12/07 19:08:46     15s] @(#)CDS: CPE v21.18-s053
[12/07 19:08:46     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[12/07 19:08:46     15s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/07 19:08:46     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/07 19:08:46     15s] @(#)CDS: RCDB 11.15.0
[12/07 19:08:46     15s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/07 19:08:46     15s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[12/07 19:08:46     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd.

[12/07 19:08:46     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd.
[12/07 19:08:46     15s] 
[12/07 19:08:46     15s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[12/07 19:08:48     17s] 
[12/07 19:08:48     17s] **INFO:  MMMC transition support version v31-84 
[12/07 19:08:48     17s] 
[12/07 19:08:52     20s] #@ Processing -files option
[12/07 19:08:52     20s] @innovus 1> source run_innovus.tcl
[12/07 19:08:52     20s] #@ Begin verbose source (pre): source run_innovus.tcl
[12/07 19:08:52     20s] @@file 1: set_db init_power_nets  VDD
[12/07 19:08:52     20s] @@file 2: set_db init_ground_nets VSS
[12/07 19:08:52     20s] @file 3:
[12/07 19:08:52     20s] @file 4: source ./syndb/final.invs_setup.tcl
[12/07 19:08:52     20s] #@ Begin verbose source ./syndb/final.invs_setup.tcl (pre)
[12/07 19:08:52     20s] @file 1: ################################################################################
[12/07 19:08:52     20s] @file 2: #
[12/07 19:08:52     20s] @file 3: # Innovus setup file
[12/07 19:08:52     20s] @file 4: # Created by Genus(TM) Synthesis Solution 21.18-s082_1
[12/07 19:08:52     20s] @file 5: #   on 12/07/2023 19:07:13
[12/07 19:08:52     20s] @file 6: #
[12/07 19:08:52     20s] @file 7: ################################################################################
[12/07 19:08:52     20s] @file 8: #
[12/07 19:08:52     20s] @file 9: # Genus(TM) Synthesis Solution setup file
[12/07 19:08:52     20s] @file 10: # This file can only be run in Innovus Common UI mode.
[12/07 19:08:52     20s] @file 11: #
[12/07 19:08:52     20s] @file 12: ################################################################################
[12/07 19:08:52     20s] @file 13:
[12/07 19:08:52     20s] @file 14:
[12/07 19:08:52     20s] @file 15: # Version Check
[12/07 19:08:52     20s] @file 16: ###########################################################
[12/07 19:08:52     20s] @file 17:
[12/07 19:08:52     20s] @file 18: namespace eval ::genus_innovus_version_check { 
[12/07 19:08:52     20s]         set minimum_version 21
[12/07 19:08:52     20s]         set maximum_version 22
[12/07 19:08:52     20s]         regexp {\d\d} [get_db program_version] this_version
[12/07 19:08:52     20s]         puts "Checking Innovus major version against Genus expectations ..."
[12/07 19:08:52     20s]         if { $this_version < $minimum_version || $this_version > $maximum_version } {
[12/07 19:08:52     20s]           error "**ERROR: this operation requires Innovus major version to be between '$minimum_version' and '$maximum_version'."
[12/07 19:08:52     20s]         }
[12/07 19:08:52     20s]       }
[12/07 19:08:52     20s] Checking Innovus major version against Genus expectations ...
[12/07 19:08:52     20s] @file 27:
[12/07 19:08:52     20s] @file 28: set _t0 [clock seconds]
[12/07 19:08:52     20s] @file 29: puts [format  {%%%s Begin Genus to Innovus Setup (%s)} \# [clock format $_t0 -format {%m/%d %H:%M:%S}]]
[12/07 19:08:52     20s] %# Begin Genus to Innovus Setup (12/07 19:08:52)
[12/07 19:08:52     20s] @@file 30: set_db read_physical_allow_multiple_port_pin_without_must_join true
[12/07 19:08:52     20s] @@file 31: set_db must_join_all_ports true
[12/07 19:08:52     20s] @@file 32: set_db init_ground_nets VSS
[12/07 19:08:52     20s] @@file 33: set_db init_power_nets VDD
[12/07 19:08:52     20s] @@file 34: set_db timing_cap_unit 1pf
[12/07 19:08:52     20s] @@file 35: set_db timing_time_unit 1ns
[12/07 19:08:52     20s] @file 36:
[12/07 19:08:52     20s] @file 37:
[12/07 19:08:52     20s] @file 38: # Design Import
[12/07 19:08:52     20s] @file 39: ################################################################################
[12/07 19:08:52     20s] @file 40: source -quiet /opt/cadence/GENUS211/tools.lnx86/lib/cdn/rc/edi/innovus_procs_common_ui.tcl
[12/07 19:08:52     20s] @file 41: ## Reading FlowKit settings file
[12/07 19:08:52     20s] @file 42: source ./syndb/final.flowkit_settings.tcl
[12/07 19:08:52     20s] #@ Begin verbose source ./syndb/final.flowkit_settings.tcl (pre)
[12/07 19:08:52     20s] @file 1: #############################################################
[12/07 19:08:52     20s] @file 2: #####   FLOW WRITE   ########################################
[12/07 19:08:52     20s] @file 3: ##
[12/07 19:08:52     20s] @file 4: ## Written by Genus(TM) Synthesis Solution version 21.18-s082_1
[12/07 19:08:52     20s] @file 5: ## flowkit v21.12-s019_1
[12/07 19:08:52     20s] @file 6: ## Written on 19:07:10 07-Dec 2023
[12/07 19:08:52     20s] @file 7: #############################################################
[12/07 19:08:52     20s] @file 8: #####   Flow Definitions   ##################################
[12/07 19:08:52     20s] @file 9:
[12/07 19:08:52     20s] @file 10: #############################################################
[12/07 19:08:52     20s] @file 11: #####   Step Definitions   ##################################
[12/07 19:08:52     20s] @file 12:
[12/07 19:08:52     20s] @file 13:
[12/07 19:08:52     20s] @file 14: #############################################################
[12/07 19:08:52     20s] @file 15: #####   Attribute Definitions   #############################
[12/07 19:08:52     20s] @file 16:
[12/07 19:08:52     20s] @file 17: if {[is_attribute flow_edit_end_steps -obj_type root]} {
[12/07 19:08:52     20s] @@file 17: set_db flow_edit_end_steps {}
[12/07 19:08:52     20s] @file 17: }
[12/07 19:08:52     20s] @file 18: if {[is_attribute flow_edit_start_steps -obj_type root]} {
[12/07 19:08:52     20s] @@file 18: set_db flow_edit_start_steps {}
[12/07 19:08:52     20s] @file 18: }
[12/07 19:08:52     20s] @file 19: if {[is_attribute flow_footer_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 19: set_db flow_footer_tcl {}
[12/07 19:08:52     20s] @file 19: }
[12/07 19:08:52     20s] @file 20: if {[is_attribute flow_header_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 20: set_db flow_header_tcl {}
[12/07 19:08:52     20s] @file 20: }
[12/07 19:08:52     20s] @file 21: if {[is_attribute flow_metadata -obj_type root]} {
[12/07 19:08:52     20s] @@file 21: set_db flow_metadata {}
[12/07 19:08:52     20s] @file 21: }
[12/07 19:08:52     20s] @file 22: if {[is_attribute flow_setup_config -obj_type root]} {
[12/07 19:08:52     20s] @@file 22: set_db flow_setup_config {HUDDLE {!!map {}}}
[12/07 19:08:52     20s] @file 22: }
[12/07 19:08:52     20s] @file 23: if {[is_attribute flow_step_begin_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 23: set_db flow_step_begin_tcl {}
[12/07 19:08:52     20s] @file 23: }
[12/07 19:08:52     20s] @file 24: if {[is_attribute flow_step_check_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 24: set_db flow_step_check_tcl {}
[12/07 19:08:52     20s] @file 24: }
[12/07 19:08:52     20s] @file 25: if {[is_attribute flow_step_end_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 25: set_db flow_step_end_tcl {}
[12/07 19:08:52     20s] @file 25: }
[12/07 19:08:52     20s] @file 26: if {[is_attribute flow_step_order -obj_type root]} {
[12/07 19:08:52     20s] @@file 26: set_db flow_step_order {}
[12/07 19:08:52     20s] @file 26: }
[12/07 19:08:52     20s] @file 27: if {[is_attribute flow_summary_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 27: set_db flow_summary_tcl {}
[12/07 19:08:52     20s] @file 27: }
[12/07 19:08:52     20s] @file 28: if {[is_attribute flow_template_feature_definition -obj_type root]} {
[12/07 19:08:52     20s] @@file 28: set_db flow_template_feature_definition {}
[12/07 19:08:52     20s] @file 28: }
[12/07 19:08:52     20s] @file 29: if {[is_attribute flow_template_type -obj_type root]} {
[12/07 19:08:52     20s] @@file 29: set_db flow_template_type {}
[12/07 19:08:52     20s] @file 29: }
[12/07 19:08:52     20s] @file 30: if {[is_attribute flow_template_tools -obj_type root]} {
[12/07 19:08:52     20s] @@file 30: set_db flow_template_tools {}
[12/07 19:08:52     20s] @file 30: }
[12/07 19:08:52     20s] @file 31: if {[is_attribute flow_template_version -obj_type root]} {
[12/07 19:08:52     20s] @@file 31: set_db flow_template_version {}
[12/07 19:08:52     20s] @file 31: }
[12/07 19:08:52     20s] @file 32: if {[is_attribute flow_user_templates -obj_type root]} {
[12/07 19:08:52     20s] @@file 32: set_db flow_user_templates {}
[12/07 19:08:52     20s] @file 32: }
[12/07 19:08:52     20s] @file 34:
[12/07 19:08:52     20s] @file 35: #############################################################
[12/07 19:08:52     20s] @file 36: #####   Flow History   ######################################
[12/07 19:08:52     20s] @file 37:
[12/07 19:08:52     20s] @file 38: if {[is_attribute flow_user_templates -obj_type root]} {
[12/07 19:08:52     20s] @@file 38: set_db flow_user_templates {}
[12/07 19:08:52     20s] @file 38: }
[12/07 19:08:52     20s] @file 39: if {[is_attribute flow_plugin_steps -obj_type root]} {
[12/07 19:08:52     20s] @@file 39: set_db flow_plugin_steps {}
[12/07 19:08:52     20s] @file 39: }
[12/07 19:08:52     20s] @file 40: if {[is_attribute flow_template_type -obj_type root]} {
[12/07 19:08:52     20s] @@file 40: set_db flow_template_type {}
[12/07 19:08:52     20s] @file 40: }
[12/07 19:08:52     20s] @file 41: if {[is_attribute flow_template_tools -obj_type root]} {
[12/07 19:08:52     20s] @@file 41: set_db flow_template_tools {}
[12/07 19:08:52     20s] @file 41: }
[12/07 19:08:52     20s] @file 42: if {[is_attribute flow_template_version -obj_type root]} {
[12/07 19:08:52     20s] @@file 42: set_db flow_template_version {}
[12/07 19:08:52     20s] @file 42: }
[12/07 19:08:52     20s] @file 43: if {[is_attribute flow_template_feature_definition -obj_type root]} {
[12/07 19:08:52     20s] @@file 43: set_db flow_template_feature_definition {}
[12/07 19:08:52     20s] @file 43: }
[12/07 19:08:52     20s] @file 44: if {[is_attribute flow_remark -obj_type root]} {
[12/07 19:08:52     20s] @@file 44: set_db flow_remark {}
[12/07 19:08:52     20s] @file 44: }
[12/07 19:08:52     20s] @file 45: if {[is_attribute flow_features -obj_type root]} {
[12/07 19:08:52     20s] @@file 45: set_db flow_features {}
[12/07 19:08:52     20s] @file 45: }
[12/07 19:08:52     20s] @file 46: if {[is_attribute flow_feature_values -obj_type root]} {
[12/07 19:08:52     20s] @@file 46: set_db flow_feature_values {}
[12/07 19:08:52     20s] @file 46: }
[12/07 19:08:52     20s] @file 47: if {[is_attribute flow_write_db_args -obj_type root]} {
[12/07 19:08:52     20s] @@file 47: set_db flow_write_db_args {}
[12/07 19:08:52     20s] @file 47: }
[12/07 19:08:52     20s] @file 48: if {[is_attribute flow_write_db_sdc -obj_type root]} {
[12/07 19:08:52     20s] @@file 48: set_db flow_write_db_sdc true
[12/07 19:08:52     20s] @file 48: }
[12/07 19:08:52     20s] @file 49: if {[is_attribute flow_write_db_common -obj_type root]} {
[12/07 19:08:52     20s] @@file 49: set_db flow_write_db_common false
[12/07 19:08:52     20s] @file 49: }
[12/07 19:08:52     20s] @file 50: if {[is_attribute flow_post_db_overwrite -obj_type root]} {
[12/07 19:08:52     20s] @@file 50: set_db flow_post_db_overwrite {}
[12/07 19:08:52     20s] @file 50: }
[12/07 19:08:52     20s] @file 51: if {[is_attribute flow_step_order -obj_type root]} {
[12/07 19:08:52     20s] @@file 51: set_db flow_step_order {}
[12/07 19:08:52     20s] @file 51: }
[12/07 19:08:52     20s] @file 52: if {[is_attribute flow_step_begin_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 52: set_db flow_step_begin_tcl {}
[12/07 19:08:52     20s] @file 52: }
[12/07 19:08:52     20s] @file 53: if {[is_attribute flow_step_end_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 53: set_db flow_step_end_tcl {}
[12/07 19:08:52     20s] @file 53: }
[12/07 19:08:52     20s] @file 54: if {[is_attribute flow_step_last -obj_type root]} {
[12/07 19:08:52     20s] @@file 54: set_db flow_step_last {}
[12/07 19:08:52     20s] @file 54: }
[12/07 19:08:52     20s] @file 55: if {[is_attribute flow_step_current -obj_type root]} {
[12/07 19:08:52     20s] @@file 55: set_db flow_step_current {}
[12/07 19:08:52     20s] @file 55: }
[12/07 19:08:52     20s] @file 56: if {[is_attribute flow_step_canonical_current -obj_type root]} {
[12/07 19:08:52     20s] @@file 56: set_db flow_step_canonical_current {}
[12/07 19:08:52     20s] @file 56: }
[12/07 19:08:52     20s] @file 57: if {[is_attribute flow_step_next -obj_type root]} {
[12/07 19:08:52     20s] @@file 57: set_db flow_step_next {}
[12/07 19:08:52     20s] @file 57: }
[12/07 19:08:52     20s] @file 58: if {[is_attribute flow_working_directory -obj_type root]} {
[12/07 19:08:52     20s] @@file 58: set_db flow_working_directory .
[12/07 19:08:52     20s] @file 58: }
[12/07 19:08:52     20s] @file 59: if {[is_attribute flow_branch -obj_type root]} {
[12/07 19:08:52     20s] @@file 59: set_db flow_branch {}
[12/07 19:08:52     20s] @file 59: }
[12/07 19:08:52     20s] @file 60: if {[is_attribute flow_caller_data -obj_type root]} {
[12/07 19:08:52     20s] @@file 60: set_db flow_caller_data {}
[12/07 19:08:52     20s] @file 60: }
[12/07 19:08:52     20s] @file 61: if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {
[12/07 19:08:52     20s] @@file 61: set_db flow_metrics_snapshot_uuid a4d080da-8dee-4fd8-8669-c2945afd480f
[12/07 19:08:52     20s] @file 61: }
[12/07 19:08:52     20s] @file 62: if {[is_attribute flow_starting_db -obj_type root]} {
[12/07 19:08:52     20s] @@file 62: set_db flow_starting_db {}
[12/07 19:08:52     20s] @file 62: }
[12/07 19:08:52     20s] @file 63: if {[is_attribute flow_db_directory -obj_type root]} {
[12/07 19:08:52     20s] @@file 63: set_db flow_db_directory dbs
[12/07 19:08:52     20s] @file 63: }
[12/07 19:08:52     20s] @file 64: if {[is_attribute flow_report_directory -obj_type root]} {
[12/07 19:08:52     20s] @@file 64: set_db flow_report_directory reports
[12/07 19:08:52     20s] @file 64: }
[12/07 19:08:52     20s] @file 65: if {[is_attribute flow_log_directory -obj_type root]} {
[12/07 19:08:52     20s] @@file 65: set_db flow_log_directory logs
[12/07 19:08:52     20s] @file 65: }
[12/07 19:08:52     20s] @file 66: if {[is_attribute flow_mail_to -obj_type root]} {
[12/07 19:08:52     20s] @@file 66: set_db flow_mail_to {}
[12/07 19:08:52     20s] @file 66: }
[12/07 19:08:52     20s] @file 67: if {[is_attribute flow_exit_when_done -obj_type root]} {
[12/07 19:08:52     20s] @@file 67: set_db flow_exit_when_done false
[12/07 19:08:52     20s] @file 67: }
[12/07 19:08:52     20s] @file 68: if {[is_attribute flow_mail_on_error -obj_type root]} {
[12/07 19:08:52     20s] @@file 68: set_db flow_mail_on_error false
[12/07 19:08:52     20s] @file 68: }
[12/07 19:08:52     20s] @file 69: if {[is_attribute flow_summary_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 69: set_db flow_summary_tcl {}
[12/07 19:08:52     20s] @file 69: }
[12/07 19:08:52     20s] @file 70: if {[is_attribute flow_history -obj_type root]} {
[12/07 19:08:52     20s] @@file 70: set_db flow_history {}
[12/07 19:08:52     20s] @file 70: }
[12/07 19:08:52     20s] @file 71: if {[is_attribute flow_step_last_status -obj_type root]} {
[12/07 19:08:52     20s] @@file 71: set_db flow_step_last_status not_run
[12/07 19:08:52     20s] @file 71: }
[12/07 19:08:52     20s] @file 72: if {[is_attribute flow_step_last_msg -obj_type root]} {
[12/07 19:08:52     20s] @@file 72: set_db flow_step_last_msg {}
[12/07 19:08:52     20s] @file 72: }
[12/07 19:08:52     20s] @file 73: if {[is_attribute flow_run_tag -obj_type root]} {
[12/07 19:08:52     20s] @@file 73: set_db flow_run_tag {}
[12/07 19:08:52     20s] @file 73: }
[12/07 19:08:52     20s] @file 74: if {[is_attribute flow_current_cache -obj_type root]} {
[12/07 19:08:52     20s] @@file 74: set_db flow_current_cache {}
[12/07 19:08:52     20s] @file 74: }
[12/07 19:08:52     20s] @file 75: if {[is_attribute flow_step_order_cache -obj_type root]} {
[12/07 19:08:52     20s] @@file 75: set_db flow_step_order_cache {}
[12/07 19:08:52     20s] @file 75: }
[12/07 19:08:52     20s] @file 76: if {[is_attribute flow_step_results_cache -obj_type root]} {
[12/07 19:08:52     20s] @@file 76: set_db flow_step_results_cache {}
[12/07 19:08:52     20s] @file 76: }
[12/07 19:08:52     20s] @file 77: if {[is_attribute flow_metadata -obj_type root]} {
[12/07 19:08:52     20s] @@file 77: set_db flow_metadata {}
[12/07 19:08:52     20s] @file 77: }
[12/07 19:08:52     20s] @file 78: if {[is_attribute flow_execute_in_global -obj_type root]} {
[12/07 19:08:52     20s] @@file 78: set_db flow_execute_in_global true
[12/07 19:08:52     20s] @file 78: }
[12/07 19:08:52     20s] @file 79: if {[is_attribute flow_overwrite_db -obj_type root]} {
[12/07 19:08:52     20s] @@file 79: set_db flow_overwrite_db false
[12/07 19:08:52     20s] @file 79: }
[12/07 19:08:52     20s] @file 80: if {[is_attribute flow_print_run_information -obj_type root]} {
[12/07 19:08:52     20s] @@file 80: set_db flow_print_run_information false
[12/07 19:08:52     20s] @file 80: }
[12/07 19:08:52     20s] @file 81: if {[is_attribute flow_verbose -obj_type root]} {
[12/07 19:08:52     20s] @@file 81: set_db flow_verbose true
[12/07 19:08:52     20s] @file 81: }
[12/07 19:08:52     20s] @file 82: if {[is_attribute flow_print_run_information_full -obj_type root]} {
[12/07 19:08:52     20s] @@file 82: set_db flow_print_run_information_full false
[12/07 19:08:52     20s] @file 82: }
[12/07 19:08:52     20s] @file 83: if {[is_attribute flow_header_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 83: set_db flow_header_tcl {}
[12/07 19:08:52     20s] @file 83: }
[12/07 19:08:52     20s] @file 84: if {[is_attribute flow_footer_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 84: set_db flow_footer_tcl {}
[12/07 19:08:52     20s] @file 84: }
[12/07 19:08:52     20s] @file 85: if {[is_attribute flow_init_header_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 85: set_db flow_init_header_tcl {}
[12/07 19:08:52     20s] @file 85: }
[12/07 19:08:52     20s] @file 86: if {[is_attribute flow_init_footer_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 86: set_db flow_init_footer_tcl {}
[12/07 19:08:52     20s] @file 86: }
[12/07 19:08:52     20s] @file 87: if {[is_attribute flow_edit_start_steps -obj_type root]} {
[12/07 19:08:52     20s] @@file 87: set_db flow_edit_start_steps {}
[12/07 19:08:52     20s] @file 87: }
[12/07 19:08:52     20s] @file 88: if {[is_attribute flow_edit_end_steps -obj_type root]} {
[12/07 19:08:52     20s] @@file 88: set_db flow_edit_end_steps {}
[12/07 19:08:52     20s] @file 88: }
[12/07 19:08:52     20s] @file 89: if {[is_attribute flow_step_last_number -obj_type root]} {
[12/07 19:08:52     20s] @@file 89: set_db flow_step_last_number 0
[12/07 19:08:52     20s] @file 89: }
[12/07 19:08:52     20s] @file 90: if {[is_attribute flow_autoload_applets -obj_type root]} {
[12/07 19:08:52     20s] @@file 90: set_db flow_autoload_applets false
[12/07 19:08:52     20s] @file 90: }
[12/07 19:08:52     20s] @file 91: if {[is_attribute flow_autoload_dir -obj_type root]} {
[12/07 19:08:52     20s] @@file 91: set_db flow_autoload_dir error
[12/07 19:08:52     20s] @file 91: }
[12/07 19:08:52     20s] @file 92: if {[is_attribute flow_skip_auto_db_save -obj_type root]} {
[12/07 19:08:52     20s] @@file 92: set_db flow_skip_auto_db_save true
[12/07 19:08:52     20s] @file 92: }
[12/07 19:08:52     20s] @file 93: if {[is_attribute flow_skip_auto_generate_metrics -obj_type root]} {
[12/07 19:08:52     20s] @@file 93: set_db flow_skip_auto_generate_metrics false
[12/07 19:08:52     20s] @file 93: }
[12/07 19:08:52     20s] @file 94: if {[is_attribute flow_top -obj_type root]} {
[12/07 19:08:52     20s] @@file 94: set_db flow_top {}
[12/07 19:08:52     20s] @file 94: }
[12/07 19:08:52     20s] @file 95: if {[is_attribute flow_hier_path -obj_type root]} {
[12/07 19:08:52     20s] @@file 95: set_db flow_hier_path {}
[12/07 19:08:52     20s] @file 95: }
[12/07 19:08:52     20s] @file 96: if {[is_attribute flow_schedule -obj_type root]} {
[12/07 19:08:52     20s] @@file 96: set_db flow_schedule {}
[12/07 19:08:52     20s] @file 96: }
[12/07 19:08:52     20s] @file 97: if {[is_attribute flow_step_check_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 97: set_db flow_step_check_tcl {}
[12/07 19:08:52     20s] @file 97: }
[12/07 19:08:52     20s] @file 98: if {[is_attribute flow_script -obj_type root]} {
[12/07 19:08:52     20s] @@file 98: set_db flow_script {}
[12/07 19:08:52     20s] @file 98: }
[12/07 19:08:52     20s] @file 99: if {[is_attribute flow_yaml_script -obj_type root]} {
[12/07 19:08:52     20s] @@file 99: set_db flow_yaml_script {}
[12/07 19:08:52     20s] @file 99: }
[12/07 19:08:52     20s] @file 100: if {[is_attribute flow_cla_enabled_features -obj_type root]} {
[12/07 19:08:52     20s] @@file 100: set_db flow_cla_enabled_features {}
[12/07 19:08:52     20s] @file 100: }
[12/07 19:08:52     20s] @file 101: if {[is_attribute flow_cla_inject_tcl -obj_type root]} {
[12/07 19:08:52     20s] @@file 101: set_db flow_cla_inject_tcl {}
[12/07 19:08:52     20s] @file 101: }
[12/07 19:08:52     20s] @file 102: if {[is_attribute flow_error_message -obj_type root]} {
[12/07 19:08:52     20s] @@file 102: set_db flow_error_message {}
[12/07 19:08:52     20s] @file 102: }
[12/07 19:08:52     20s] @file 103: if {[is_attribute flow_error_errorinfo -obj_type root]} {
[12/07 19:08:52     20s] @@file 103: set_db flow_error_errorinfo {}
[12/07 19:08:52     20s] @file 103: }
[12/07 19:08:52     20s] @file 104: if {[is_attribute flow_exclude_time_for_init_flow -obj_type root]} {
[12/07 19:08:52     20s] @@file 104: set_db flow_exclude_time_for_init_flow false
[12/07 19:08:52     20s] @file 104: }
[12/07 19:08:52     20s] @file 105: if {[is_attribute flow_error_write_db -obj_type root]} {
[12/07 19:08:52     20s] @@file 105: set_db flow_error_write_db true
[12/07 19:08:52     20s] @file 105: }
[12/07 19:08:52     20s] @file 106: if {[is_attribute flow_advanced_metric_isolation -obj_type root]} {
[12/07 19:08:52     20s] @@file 106: set_db flow_advanced_metric_isolation flow
[12/07 19:08:52     20s] @file 106: }
[12/07 19:08:52     20s] @file 107: if {[is_attribute flow_yaml_root -obj_type root]} {
[12/07 19:08:52     20s] @@file 107: set_db flow_yaml_root {}
[12/07 19:08:52     20s] @file 107: }
[12/07 19:08:52     20s] @file 108: if {[is_attribute flow_yaml_root_dir -obj_type root]} {
[12/07 19:08:52     20s] @@file 108: set_db flow_yaml_root_dir {}
[12/07 19:08:52     20s] @file 108: }
[12/07 19:08:52     20s] @file 109: if {[is_attribute flow_setup_config -obj_type root]} {
[12/07 19:08:52     20s] @@file 109: set_db flow_setup_config {HUDDLE {!!map {}}}
[12/07 19:08:52     20s] @file 109: }
[12/07 19:08:52     20s] @file 111: #############################################################
[12/07 19:08:52     20s] @file 112: #####   User Defined Attributes   ###########################
[12/07 19:08:52     20s] @file 113:
[12/07 19:08:52     20s] #@ End verbose source ./syndb/final.flowkit_settings.tcl
[12/07 19:08:52     20s] @file 43:
[12/07 19:08:52     20s] @file 44: source ./syndb/final.invs_init.tcl
[12/07 19:08:52     20s] #@ Begin verbose source ./syndb/final.invs_init.tcl (pre)
[12/07 19:08:52     20s] @file 1: ################################################################################
[12/07 19:08:52     20s] @file 2: #
[12/07 19:08:52     20s] @file 3: # Init setup file
[12/07 19:08:52     20s] @file 4: # Created by Genus(TM) Synthesis Solution on 12/07/2023 19:07:13
[12/07 19:08:52     20s] @file 5: #
[12/07 19:08:52     20s] @file 6: ################################################################################
[12/07 19:08:52     20s] @file 7: if { ![is_common_ui_mode] } {...}
[12/07 19:08:52     20s] @file 8:
[12/07 19:08:52     20s] @@file 9: read_mmmc ./syndb/final.mmmc.tcl
[12/07 19:08:52     20s] #@ Begin verbose source ./syndb/final.mmmc.tcl (pre)
[12/07 19:08:52     20s] @file 1: #################################################################################
[12/07 19:08:52     20s] @file 2: #
[12/07 19:08:52     20s] @file 3: # Created by Genus(TM) Synthesis Solution 21.18-s082_1 on Thu Dec 07 19:07:07 EST 2023
[12/07 19:08:52     20s] @file 4: #
[12/07 19:08:52     20s] @file 5: #################################################################################
[12/07 19:08:52     20s] @file 6:
[12/07 19:08:52     20s] @file 7: ## library_sets
[12/07 19:08:52     20s] @@file 8: create_library_set -name default_libs \
[12/07 19:08:52     20s]     -timing { /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib }
[12/07 19:08:52     20s] @file 10:
[12/07 19:08:52     20s] @file 11: ## opcond
[12/07 19:08:52     20s] @@file 12: create_opcond -name op_cond_default \
[12/07 19:08:52     20s]     -process 1.0 \
[12/07 19:08:52     20s]     -voltage 1.0 \
[12/07 19:08:52     20s]     -temperature 125.0
[12/07 19:08:52     20s] @file 16:
[12/07 19:08:52     20s] @file 17: ## timing_condition
[12/07 19:08:52     20s] @@file 18: create_timing_condition -name default_tc \
[12/07 19:08:52     20s]     -opcond op_cond_default \
[12/07 19:08:52     20s]     -library_sets { default_libs }
[12/07 19:08:52     20s] @file 21:
[12/07 19:08:52     20s] @file 22: ## rc_corner
[12/07 19:08:52     20s] @@file 23: create_rc_corner -name default_rc \
[12/07 19:08:52     20s]     -temperature 125.0 \
[12/07 19:08:52     20s]     -qrc_tech /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch \
[12/07 19:08:52     20s]     -pre_route_res 1.0 \
[12/07 19:08:52     20s]     -pre_route_cap 1.0 \
[12/07 19:08:52     20s]     -pre_route_clock_res 0.0 \
[12/07 19:08:52     20s]     -pre_route_clock_cap 0.0 \
[12/07 19:08:52     20s]     -post_route_res {1.0 1.0 1.0} \
[12/07 19:08:52     20s]     -post_route_cap {1.0 1.0 1.0} \
[12/07 19:08:52     20s]     -post_route_cross_cap {1.0 1.0 1.0} \
[12/07 19:08:52     20s]     -post_route_clock_res {1.0 1.0 1.0} \
[12/07 19:08:52     20s]     -post_route_clock_cap {1.0 1.0 1.0} \
[12/07 19:08:52     20s]     -post_route_clock_cross_cap {1.0 1.0 1.0}
[12/07 19:08:52     20s] @file 36:
[12/07 19:08:52     20s] @file 37: ## delay_corner
[12/07 19:08:52     20s] @@file 38: create_delay_corner -name default_dc \
[12/07 19:08:52     20s]     -early_timing_condition { default_tc } \
[12/07 19:08:52     20s]     -late_timing_condition { default_tc } \
[12/07 19:08:52     20s]     -early_rc_corner default_rc \
[12/07 19:08:52     20s]     -late_rc_corner default_rc
[12/07 19:08:52     20s] @file 43:
[12/07 19:08:52     20s] @file 44: ## constraint_mode
[12/07 19:08:52     20s] @@file 45: create_constraint_mode -name default_const \
[12/07 19:08:52     20s]     -sdc_files { ./syndb/final.default_const.sdc }
[12/07 19:08:52     20s] @file 47:
[12/07 19:08:52     20s] @file 48: ## analysis_view
[12/07 19:08:52     20s] @@file 49: create_analysis_view -name func_default \
[12/07 19:08:52     20s]     -constraint_mode default_const \
[12/07 19:08:52     20s]     -delay_corner default_dc
[12/07 19:08:52     20s] @file 52:
[12/07 19:08:52     20s] @file 53: ## set_analysis_view
[12/07 19:08:52     20s] @@file 54: set_analysis_view -setup { func_default } \
[12/07 19:08:52     20s]                   -hold { func_default }
[12/07 19:08:52     20s] #@ End verbose source ./syndb/final.mmmc.tcl
[12/07 19:08:52     20s] Reading default_libs timing library '/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v2_basicCells.lib)
[12/07 19:08:52     20s] Read 489 cells in library 'fast_vdd1v2' 
[12/07 19:08:52     21s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=783.0M, current mem=739.2M)
[12/07 19:08:52     21s] @file 10:
[12/07 19:08:52     21s] @@file 11: read_physical -lef {/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef}
[12/07 19:08:52     21s] 
[12/07 19:08:52     21s] Loading LEF file /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef ...
[12/07 19:08:52     21s] 
[12/07 19:08:52     21s] Loading LEF file /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef ...
[12/07 19:08:52     21s] Set DBUPerIGU to M2 pitch 400.
[12/07 19:08:52     21s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 19:08:52     21s] Type 'man IMPLF-200' for more detail.
[12/07 19:08:52     21s] 
[12/07 19:08:52     21s] ##  Check design process and node:  
[12/07 19:08:52     21s] ##  Both design process and tech node are not set.
[12/07 19:08:52     21s] 
[12/07 19:08:52     21s] @file 12:
[12/07 19:08:52     21s] @@file 13: read_netlist ./syndb/final.v
[12/07 19:08:52     21s] #% Begin Load netlist data ... (date=12/07 19:08:52, mem=748.0M)
[12/07 19:08:52     21s] *** Begin netlist parsing (mem=1018.1M) ***
[12/07 19:08:53     21s] Created 489 new cells from 1 timing libraries.
[12/07 19:08:53     21s] Reading netlist ...
[12/07 19:08:53     21s] Backslashed names will retain backslash and a trailing blank character.
[12/07 19:08:53     21s] Reading verilog netlist './syndb/final.v'
[12/07 19:08:53     21s] 
[12/07 19:08:53     21s] *** Memory Usage v#1 (Current mem = 1030.051M, initial mem = 487.109M) ***
[12/07 19:08:53     21s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=1030.1M) ***
[12/07 19:08:53     21s] #% End Load netlist data ... (date=12/07 19:08:53, total cpu=0:00:00.2, real=0:00:01.0, peak res=764.9M, current mem=764.9M)
[12/07 19:08:53     21s] Top level cell is filter_top.
[12/07 19:08:53     21s] Hooked 489 DB cells to tlib cells.
[12/07 19:08:53     22s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=769.7M, current mem=769.7M)
[12/07 19:08:53     22s] Starting recursive module instantiation check.
[12/07 19:08:53     22s] No recursion found.
[12/07 19:08:53     22s] Building hierarchical netlist for Cell filter_top ...
[12/07 19:08:53     22s] *** Netlist is unique.
[12/07 19:08:53     22s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[12/07 19:08:53     22s] ** info: there are 588 modules.
[12/07 19:08:53     22s] ** info: there are 23566 stdCell insts.
[12/07 19:08:53     22s] 
[12/07 19:08:53     22s] *** Memory Usage v#1 (Current mem = 1095.477M, initial mem = 487.109M) ***
[12/07 19:08:53     22s] @file 14:
[12/07 19:08:53     22s] @@file 15: init_design
[12/07 19:08:53     22s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 19:08:53     22s] Type 'man IMPFP-3961' for more detail.
[12/07 19:08:53     22s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 19:08:53     22s] Type 'man IMPFP-3961' for more detail.
[12/07 19:08:53     22s] Start create_tracks
[12/07 19:08:54     22s] 
[12/07 19:08:54     22s] Trim Metal Layers:
[12/07 19:08:54     22s] __QRC_SADV_USE_LE__ is set 0
[12/07 19:08:54     22s] Extraction setup Started 
[12/07 19:08:54     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/07 19:08:54     22s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[12/07 19:08:54     23s] Metal Layer Id 1 is Metal1 
[12/07 19:08:54     23s] Metal Layer Id 2 is Metal2 
[12/07 19:08:54     23s] Metal Layer Id 3 is Metal3 
[12/07 19:08:54     23s] Metal Layer Id 4 is Metal4 
[12/07 19:08:54     23s] Metal Layer Id 5 is Metal5 
[12/07 19:08:54     23s] Metal Layer Id 6 is Metal6 
[12/07 19:08:54     23s] Metal Layer Id 7 is Metal7 
[12/07 19:08:54     23s] Metal Layer Id 8 is Metal8 
[12/07 19:08:54     23s] Metal Layer Id 9 is Metal9 
[12/07 19:08:54     23s] Metal Layer Id 10 is Metal10 
[12/07 19:08:54     23s] Metal Layer Id 11 is Metal11 
[12/07 19:08:54     23s] Via Layer Id 33 is Cont 
[12/07 19:08:54     23s] Via Layer Id 34 is Via1 
[12/07 19:08:54     23s] Via Layer Id 35 is Via2 
[12/07 19:08:54     23s] Via Layer Id 36 is Via3 
[12/07 19:08:54     23s] Via Layer Id 37 is Via4 
[12/07 19:08:54     23s] Via Layer Id 38 is Via5 
[12/07 19:08:54     23s] Via Layer Id 39 is Via6 
[12/07 19:08:54     23s] Via Layer Id 40 is Via7 
[12/07 19:08:54     23s] Via Layer Id 41 is Via8 
[12/07 19:08:54     23s] Via Layer Id 42 is Via9 
[12/07 19:08:54     23s] Via Layer Id 43 is Via10 
[12/07 19:08:54     23s] Via Layer Id 44 is Bondpad 
[12/07 19:08:54     23s] 
[12/07 19:08:54     23s] Trim Metal Layers:
[12/07 19:08:54     23s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[12/07 19:08:54     23s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[12/07 19:08:54     23s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[12/07 19:08:54     23s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[12/07 19:08:54     23s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[12/07 19:08:54     23s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[12/07 19:08:54     23s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[12/07 19:08:54     23s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[12/07 19:08:54     23s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[12/07 19:08:54     23s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[12/07 19:08:54     23s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[12/07 19:08:54     23s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[12/07 19:08:54     23s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[12/07 19:08:54     23s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[12/07 19:08:54     23s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[12/07 19:08:54     23s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[12/07 19:08:54     23s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[12/07 19:08:54     23s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[12/07 19:08:54     23s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[12/07 19:08:54     23s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[12/07 19:08:54     23s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[12/07 19:08:54     23s] Metal Layer Id 1 mapped to 5 
[12/07 19:08:54     23s] Via Layer Id 1 mapped to 6 
[12/07 19:08:54     23s] Metal Layer Id 2 mapped to 7 
[12/07 19:08:54     23s] Via Layer Id 2 mapped to 8 
[12/07 19:08:54     23s] Metal Layer Id 3 mapped to 9 
[12/07 19:08:54     23s] Via Layer Id 3 mapped to 10 
[12/07 19:08:54     23s] Metal Layer Id 4 mapped to 11 
[12/07 19:08:54     23s] Via Layer Id 4 mapped to 12 
[12/07 19:08:54     23s] Metal Layer Id 5 mapped to 13 
[12/07 19:08:54     23s] Via Layer Id 5 mapped to 14 
[12/07 19:08:54     23s] Metal Layer Id 6 mapped to 15 
[12/07 19:08:54     23s] Via Layer Id 6 mapped to 16 
[12/07 19:08:54     23s] Metal Layer Id 7 mapped to 17 
[12/07 19:08:54     23s] Via Layer Id 7 mapped to 18 
[12/07 19:08:54     23s] Generating auto layer map file.
[12/07 19:08:54     23s] Metal Layer Id 8 mapped to 19 
[12/07 19:08:54     23s] Via Layer Id 8 mapped to 20 
[12/07 19:08:54     23s] Metal Layer Id 9 mapped to 21 
[12/07 19:08:54     23s] Via Layer Id 9 mapped to 22 
[12/07 19:08:54     23s] Metal Layer Id 10 mapped to 23 
[12/07 19:08:54     23s] Via Layer Id 10 mapped to 24 
[12/07 19:08:54     23s] Metal Layer Id 11 mapped to 25 
[12/07 19:08:55     23s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[12/07 19:08:55     23s] eee: Reading patterns meta data.
[12/07 19:08:55     23s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[12/07 19:08:55     23s] Restore PreRoute Pattern Extraction data failed.
[12/07 19:08:55     23s] Importing multi-corner technology file(s) for preRoute extraction...
[12/07 19:08:55     23s] /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch
[12/07 19:08:55     23s] Metal Layer Id 1 is Metal1 
[12/07 19:08:55     23s] Metal Layer Id 2 is Metal2 
[12/07 19:08:55     23s] Metal Layer Id 3 is Metal3 
[12/07 19:08:55     23s] Metal Layer Id 4 is Metal4 
[12/07 19:08:55     23s] Metal Layer Id 5 is Metal5 
[12/07 19:08:55     23s] Metal Layer Id 6 is Metal6 
[12/07 19:08:55     23s] Metal Layer Id 7 is Metal7 
[12/07 19:08:55     23s] Metal Layer Id 8 is Metal8 
[12/07 19:08:55     23s] Metal Layer Id 9 is Metal9 
[12/07 19:08:55     23s] Metal Layer Id 10 is Metal10 
[12/07 19:08:55     23s] Metal Layer Id 11 is Metal11 
[12/07 19:08:55     23s] Via Layer Id 33 is Cont 
[12/07 19:08:55     23s] Via Layer Id 34 is Via1 
[12/07 19:08:55     23s] Via Layer Id 35 is Via2 
[12/07 19:08:55     23s] Via Layer Id 36 is Via3 
[12/07 19:08:55     23s] Via Layer Id 37 is Via4 
[12/07 19:08:55     23s] Via Layer Id 38 is Via5 
[12/07 19:08:55     23s] Via Layer Id 39 is Via6 
[12/07 19:08:55     23s] Via Layer Id 40 is Via7 
[12/07 19:08:55     23s] Via Layer Id 41 is Via8 
[12/07 19:08:55     23s] Via Layer Id 42 is Via9 
[12/07 19:08:55     23s] Via Layer Id 43 is Via10 
[12/07 19:08:55     23s] Via Layer Id 44 is Bondpad 
[12/07 19:08:55     23s] 
[12/07 19:08:55     23s] Trim Metal Layers:
[12/07 19:08:55     23s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[12/07 19:08:55     23s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[12/07 19:08:55     23s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[12/07 19:08:55     23s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[12/07 19:08:55     23s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[12/07 19:08:55     23s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[12/07 19:08:55     23s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[12/07 19:08:55     23s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[12/07 19:08:55     23s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[12/07 19:08:55     23s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[12/07 19:08:55     23s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[12/07 19:08:55     23s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[12/07 19:08:55     23s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[12/07 19:08:55     23s] Generating auto layer map file.
[12/07 19:08:55     23s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[12/07 19:08:55     23s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[12/07 19:08:55     23s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[12/07 19:08:55     23s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[12/07 19:08:55     23s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[12/07 19:08:55     23s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[12/07 19:08:55     23s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[12/07 19:08:55     23s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[12/07 19:08:55     23s] Metal Layer Id 1 mapped to 5 
[12/07 19:08:55     23s] Via Layer Id 1 mapped to 6 
[12/07 19:08:55     23s] Metal Layer Id 2 mapped to 7 
[12/07 19:08:55     23s] Via Layer Id 2 mapped to 8 
[12/07 19:08:55     23s] Metal Layer Id 3 mapped to 9 
[12/07 19:08:55     23s] Via Layer Id 3 mapped to 10 
[12/07 19:08:55     23s] Metal Layer Id 4 mapped to 11 
[12/07 19:08:55     23s] Via Layer Id 4 mapped to 12 
[12/07 19:08:55     23s] Metal Layer Id 5 mapped to 13 
[12/07 19:08:55     23s] Via Layer Id 5 mapped to 14 
[12/07 19:08:55     23s] Metal Layer Id 6 mapped to 15 
[12/07 19:08:55     23s] Via Layer Id 6 mapped to 16 
[12/07 19:08:55     23s] Metal Layer Id 7 mapped to 17 
[12/07 19:08:55     23s] Via Layer Id 7 mapped to 18 
[12/07 19:08:55     23s] Metal Layer Id 8 mapped to 19 
[12/07 19:08:55     23s] Via Layer Id 8 mapped to 20 
[12/07 19:08:55     23s] Metal Layer Id 9 mapped to 21 
[12/07 19:08:55     23s] Via Layer Id 9 mapped to 22 
[12/07 19:08:55     23s] Metal Layer Id 10 mapped to 23 
[12/07 19:08:55     23s] Via Layer Id 10 mapped to 24 
[12/07 19:08:55     23s] Metal Layer Id 11 mapped to 25 
[12/07 19:08:58     26s] Completed (cpu: 0:00:03.7 real: 0:00:04.0)
[12/07 19:08:58     26s] Set Shrink Factor to 1.00000
[12/07 19:08:58     26s] Summary of Active RC-Corners : 
[12/07 19:08:58     26s]  
[12/07 19:08:58     26s]  Analysis View: func_default
[12/07 19:08:58     26s]     RC-Corner Name        : default_rc
[12/07 19:08:58     26s]     RC-Corner Index       : 0
[12/07 19:08:58     26s]     RC-Corner Temperature : 125 Celsius
[12/07 19:08:58     26s]     RC-Corner Cap Table   : ''
[12/07 19:08:58     26s]     RC-Corner PreRoute Res Factor         : 1
[12/07 19:08:58     26s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 19:08:58     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 19:08:58     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 19:08:58     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 19:08:58     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 19:08:58     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 19:08:58     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[12/07 19:08:58     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[12/07 19:08:58     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 19:08:58     26s]     RC-Corner Technology file: '/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch'
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] Trim Metal Layers:
[12/07 19:08:58     26s] LayerId::1 widthSet size::1
[12/07 19:08:58     26s] LayerId::2 widthSet size::1
[12/07 19:08:58     26s] LayerId::3 widthSet size::1
[12/07 19:08:58     26s] LayerId::4 widthSet size::1
[12/07 19:08:58     26s] LayerId::5 widthSet size::1
[12/07 19:08:58     26s] LayerId::6 widthSet size::1
[12/07 19:08:58     26s] LayerId::7 widthSet size::1
[12/07 19:08:58     26s] LayerId::8 widthSet size::1
[12/07 19:08:58     26s] LayerId::9 widthSet size::1
[12/07 19:08:58     26s] LayerId::10 widthSet size::1
[12/07 19:08:58     26s] LayerId::11 widthSet size::1
[12/07 19:08:58     26s] eee: pegSigSF::1.070000
[12/07 19:08:58     26s] Updating RC grid for preRoute extraction ...
[12/07 19:08:58     26s] Initializing multi-corner resistance tables ...
[12/07 19:08:58     26s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:08:58     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:08:58     26s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[12/07 19:08:58     26s] *Info: initialize multi-corner CTS.
[12/07 19:08:58     26s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1064.6M, current mem=861.1M)
[12/07 19:08:58     26s] Reading timing constraints file './syndb/final.default_const.sdc' ...
[12/07 19:08:58     26s] Current (total cpu=0:00:26.4, real=0:00:28.0, peak res=1119.6M, current mem=1119.6M)
[12/07 19:08:58     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./syndb/final.default_const.sdc, Line 9).
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./syndb/final.default_const.sdc, Line 10).
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] filter_top
[12/07 19:08:58     26s] INFO (CTE): Reading of timing constraints file ./syndb/final.default_const.sdc completed, with 2 WARNING
[12/07 19:08:58     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1138.4M, current mem=1138.4M)
[12/07 19:08:58     26s] Current (total cpu=0:00:26.5, real=0:00:28.0, peak res=1138.4M, current mem=1138.4M)
[12/07 19:08:58     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:08:58     26s] Summary for sequential cells identification: 
[12/07 19:08:58     26s]   Identified SBFF number: 104
[12/07 19:08:58     26s]   Identified MBFF number: 0
[12/07 19:08:58     26s]   Identified SB Latch number: 0
[12/07 19:08:58     26s]   Identified MB Latch number: 0
[12/07 19:08:58     26s]   Not identified SBFF number: 16
[12/07 19:08:58     26s]   Not identified MBFF number: 0
[12/07 19:08:58     26s]   Not identified SB Latch number: 0
[12/07 19:08:58     26s]   Not identified MB Latch number: 0
[12/07 19:08:58     26s]   Number of sequential cells which are not FFs: 32
[12/07 19:08:58     26s] Total number of combinational cells: 318
[12/07 19:08:58     26s] Total number of sequential cells: 152
[12/07 19:08:58     26s] Total number of tristate cells: 10
[12/07 19:08:58     26s] Total number of level shifter cells: 0
[12/07 19:08:58     26s] Total number of power gating cells: 0
[12/07 19:08:58     26s] Total number of isolation cells: 0
[12/07 19:08:58     26s] Total number of power switch cells: 0
[12/07 19:08:58     26s] Total number of pulse generator cells: 0
[12/07 19:08:58     26s] Total number of always on buffers: 0
[12/07 19:08:58     26s] Total number of retention cells: 0
[12/07 19:08:58     26s] Total number of physical cells: 9
[12/07 19:08:58     26s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[12/07 19:08:58     26s] Total number of usable buffers: 16
[12/07 19:08:58     26s] List of unusable buffers:
[12/07 19:08:58     26s] Total number of unusable buffers: 0
[12/07 19:08:58     26s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[12/07 19:08:58     26s] Total number of usable inverters: 19
[12/07 19:08:58     26s] List of unusable inverters:
[12/07 19:08:58     26s] Total number of unusable inverters: 0
[12/07 19:08:58     26s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[12/07 19:08:58     26s] Total number of identified usable delay cells: 8
[12/07 19:08:58     26s] List of identified unusable delay cells:
[12/07 19:08:58     26s] Total number of identified unusable delay cells: 0
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Deleting Cell Server End ...
[12/07 19:08:58     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1159.3M, current mem=1159.3M)
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:08:58     26s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:08:58     26s] Summary for sequential cells identification: 
[12/07 19:08:58     26s]   Identified SBFF number: 104
[12/07 19:08:58     26s]   Identified MBFF number: 0
[12/07 19:08:58     26s]   Identified SB Latch number: 0
[12/07 19:08:58     26s]   Identified MB Latch number: 0
[12/07 19:08:58     26s]   Not identified SBFF number: 16
[12/07 19:08:58     26s]   Not identified MBFF number: 0
[12/07 19:08:58     26s]   Not identified SB Latch number: 0
[12/07 19:08:58     26s]   Not identified MB Latch number: 0
[12/07 19:08:58     26s]   Number of sequential cells which are not FFs: 32
[12/07 19:08:58     26s]  Visiting view : func_default
[12/07 19:08:58     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:08:58     26s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:08:58     26s]  Visiting view : func_default
[12/07 19:08:58     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:08:58     26s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:08:58     26s] TLC MultiMap info (StdDelay):
[12/07 19:08:58     26s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:08:58     26s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:08:58     26s]  Setting StdDelay to: 9.9ps
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] TimeStamp Deleting Cell Server End ...
[12/07 19:08:58     26s] #@ End verbose source ./syndb/final.invs_init.tcl
[12/07 19:08:58     26s] @file 45:
[12/07 19:08:58     26s] @file 46: # Reading metrics file
[12/07 19:08:58     26s] @file 47: ################################################################################
[12/07 19:08:58     26s] @@file 48: read_metric -id current ./syndb/final.metrics.json
[12/07 19:08:58     26s] @file 49:
[12/07 19:08:58     26s] @file 50: ## Reading common preserve file for dont_touch and dont_use preserve settings
[12/07 19:08:58     26s] @file 51: source -quiet ./syndb/final.preserve.tcl
[12/07 19:08:58     26s] @file 52:
[12/07 19:08:58     26s] @file 53: ## Reading Innovus Mode attributes file
[12/07 19:08:58     26s] @file 54: pqos_eval {rcp::read_taf ./syndb/final.mode_attributes.taf.gz}
[12/07 19:08:58     26s] %# Begin ::rcp::silent_eval (12/07 19:08:58, mem=1465.50M)
[12/07 19:08:58     26s] %# End ::rcp::silent_eval (12/07 19:08:58, total cpu=03:00:00, real=03:00:00, peak res=1161.83M, current mem=1465.50M)
[12/07 19:08:58     26s] (final.mode_attributes.taf.gz): Summary count of attributes that could be applied
[12/07 19:08:58     26s] could_apply(design_bottom_routing_layer) = 1
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] [final.mode_attributes.taf.gz]: applied 1 attributes with 0 problems.
[12/07 19:08:58     26s] @file 55:
[12/07 19:08:58     26s] @file 56:
[12/07 19:08:58     26s] @file 57: # Mode Setup
[12/07 19:08:58     26s] @file 58: ################################################################################
[12/07 19:08:58     26s] @file 59: source ./syndb/final.mode
[12/07 19:08:58     26s] #@ Begin verbose source ./syndb/final.mode (pre)
[12/07 19:08:58     26s] @file 1: ################################################################################
[12/07 19:08:58     26s] @file 2: #
[12/07 19:08:58     26s] @file 3: # Innovus mode file
[12/07 19:08:58     26s] @file 4: # Created by Genus(TM) Synthesis Solution on 12/07/2023 19:07:09
[12/07 19:08:58     26s] @file 5: #
[12/07 19:08:58     26s] @file 6: ################################################################################
[12/07 19:08:58     26s] @file 7:
[12/07 19:08:58     26s] @file 8:
[12/07 19:08:58     26s] @file 9: # General Mode Settings
[12/07 19:08:58     26s] @file 10: ################################################################################
[12/07 19:08:58     26s] @file 11:
[12/07 19:08:58     26s] @@file 12: set_db timing_apply_default_primary_input_assertion false
[12/07 19:08:58     26s] @@file 13: set_db timing_analysis_async_checks no_async
[12/07 19:08:58     26s] @@file 14: set_db extract_rc_layer_independent 1
[12/07 19:08:58     26s] @@file 15: set_db place_global_reorder_scan false
[12/07 19:08:58     26s] #@ End verbose source ./syndb/final.mode
[12/07 19:08:58     26s] @file 60:
[12/07 19:08:58     26s] @file 61:
[12/07 19:08:58     26s] @file 62: # MSV Setup
[12/07 19:08:58     26s] @file 63: ################################################################################
[12/07 19:08:58     26s] @file 64:
[12/07 19:08:58     26s] @file 65: # Source cell padding from Genus
[12/07 19:08:58     26s] @file 66: ################################################################################
[12/07 19:08:58     26s] @file 67: source -quiet ./syndb/final.cell_pad.tcl 
[12/07 19:08:58     26s] @file 68:
[12/07 19:08:58     26s] @file 69:
[12/07 19:08:58     26s] @file 70: # Reading write_name_mapping file
[12/07 19:08:58     26s] @file 71: ################################################################################
[12/07 19:08:58     26s] @file 72:
[12/07 19:08:58     26s] @file 73: if { [is_attribute -obj_type port original_name] &&
[12/07 19:08:58     26s] @file 74:            [is_attribute -obj_type pin original_name] &&
[12/07 19:08:58     26s] @file 75:            [is_attribute -obj_type pin is_phase_inverted]} {
[12/07 19:08:58     26s] @file 76: source ./syndb/final.wnm_attrs.tcl
[12/07 19:08:58     26s] #@ Begin verbose source ./syndb/final.wnm_attrs.tcl (pre)
[12/07 19:08:58     26s] @file 1: catch {set_db port:filter_top/Clk .original_name Clk}
[12/07 19:08:58     26s] @file 2: catch {set_db port:filter_top/Reset .original_name Reset}
[12/07 19:08:58     26s] @file 3: catch {set_db {port:filter_top/Din[11]} .original_name {Din[11]}}
[12/07 19:08:58     26s] @file 4: catch {set_db {port:filter_top/Din[10]} .original_name {Din[10]}}
[12/07 19:08:58     26s] @file 5: catch {set_db {port:filter_top/Din[9]} .original_name {Din[9]}}
[12/07 19:08:58     26s] @file 6: catch {set_db {port:filter_top/Din[8]} .original_name {Din[8]}}
[12/07 19:08:58     26s] @file 7: catch {set_db {port:filter_top/Din[7]} .original_name {Din[7]}}
[12/07 19:08:58     26s] @file 8: catch {set_db {port:filter_top/Din[6]} .original_name {Din[6]}}
[12/07 19:08:58     26s] @file 9: catch {set_db {port:filter_top/Din[5]} .original_name {Din[5]}}
[12/07 19:08:58     26s] @file 10: catch {set_db {port:filter_top/Din[4]} .original_name {Din[4]}}
[12/07 19:08:58     26s] @file 11: catch {set_db {port:filter_top/Din[3]} .original_name {Din[3]}}
[12/07 19:08:58     26s] @file 12: catch {set_db {port:filter_top/Din[2]} .original_name {Din[2]}}
[12/07 19:08:58     26s] @file 13: catch {set_db {port:filter_top/Din[1]} .original_name {Din[1]}}
[12/07 19:08:58     26s] @file 14: catch {set_db {port:filter_top/Din[0]} .original_name {Din[0]}}
[12/07 19:08:58     26s] @file 15: catch {set_db port:filter_top/SCK .original_name SCK}
[12/07 19:08:58     26s] @file 16: catch {set_db port:filter_top/CS .original_name CS}
[12/07 19:08:58     26s] @file 17: catch {set_db port:filter_top/MOSI .original_name MOSI}
[12/07 19:08:58     26s] @file 18: catch {set_db {port:filter_top/Dout[11]} .original_name {Dout[11]}}
[12/07 19:08:58     26s] @file 19: catch {set_db {port:filter_top/Dout[10]} .original_name {Dout[10]}}
[12/07 19:08:58     26s] @file 20: catch {set_db {port:filter_top/Dout[9]} .original_name {Dout[9]}}
[12/07 19:08:58     26s] @file 21: catch {set_db {port:filter_top/Dout[8]} .original_name {Dout[8]}}
[12/07 19:08:58     26s] @file 22: catch {set_db {port:filter_top/Dout[7]} .original_name {Dout[7]}}
[12/07 19:08:58     26s] @file 23: catch {set_db {port:filter_top/Dout[6]} .original_name {Dout[6]}}
[12/07 19:08:58     26s] @file 24: catch {set_db {port:filter_top/Dout[5]} .original_name {Dout[5]}}
[12/07 19:08:58     26s] @file 25: catch {set_db {port:filter_top/Dout[4]} .original_name {Dout[4]}}
[12/07 19:08:58     26s] @file 26: catch {set_db {port:filter_top/Dout[3]} .original_name {Dout[3]}}
[12/07 19:08:58     26s] @file 27: catch {set_db {port:filter_top/Dout[2]} .original_name {Dout[2]}}
[12/07 19:08:58     26s] @file 28: catch {set_db {port:filter_top/Dout[1]} .original_name {Dout[1]}}
[12/07 19:08:58     26s] @file 29: catch {set_db {port:filter_top/Dout[0]} .original_name {Dout[0]}}
[12/07 19:08:58     26s] @file 30: catch {set_db port:filter_top/MISO .original_name MISO}
[12/07 19:08:58     26s] @file 31: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][0]/Q} .original_name {fir_filter/coefficients_r_reg[0][0]/Q}}
[12/07 19:08:58     26s] @file 32: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][1]/Q} .original_name {fir_filter/coefficients_r_reg[0][1]/Q}}
[12/07 19:08:58     26s] @file 33: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][2]/Q} .original_name {fir_filter/coefficients_r_reg[0][2]/Q}}
[12/07 19:08:58     26s] @file 34: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][3]/Q} .original_name {fir_filter/coefficients_r_reg[0][3]/Q}}
[12/07 19:08:58     26s] @file 35: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][4]/Q} .original_name {fir_filter/coefficients_r_reg[0][4]/Q}}
[12/07 19:08:58     26s] @file 36: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][5]/Q} .original_name {fir_filter/coefficients_r_reg[0][5]/Q}}
[12/07 19:08:58     26s] @file 37: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][6]/Q} .original_name {fir_filter/coefficients_r_reg[0][6]/Q}}
[12/07 19:08:58     26s] @file 38: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][7]/Q} .original_name {fir_filter/coefficients_r_reg[0][7]/Q}}
[12/07 19:08:58     26s] @file 39: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][8]/Q} .original_name {fir_filter/coefficients_r_reg[0][8]/Q}}
[12/07 19:08:58     26s] @file 40: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][9]/Q} .original_name {fir_filter/coefficients_r_reg[0][9]/Q}}
[12/07 19:08:58     26s] @file 41: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][10]/Q} .original_name {fir_filter/coefficients_r_reg[0][10]/Q}}
[12/07 19:08:58     26s] @file 42: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[0][11]/Q} .original_name {fir_filter/coefficients_r_reg[0][11]/Q}}
[12/07 19:08:58     26s] @file 43: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][0]/Q} .original_name {fir_filter/coefficients_r_reg[1][0]/Q}}
[12/07 19:08:58     26s] @file 44: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][1]/Q} .original_name {fir_filter/coefficients_r_reg[1][1]/Q}}
[12/07 19:08:58     26s] @file 45: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][2]/Q} .original_name {fir_filter/coefficients_r_reg[1][2]/Q}}
[12/07 19:08:58     26s] @file 46: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][3]/Q} .original_name {fir_filter/coefficients_r_reg[1][3]/Q}}
[12/07 19:08:58     26s] @file 47: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][4]/Q} .original_name {fir_filter/coefficients_r_reg[1][4]/Q}}
[12/07 19:08:58     26s] @file 48: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][5]/Q} .original_name {fir_filter/coefficients_r_reg[1][5]/Q}}
[12/07 19:08:58     26s] @file 49: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][6]/Q} .original_name {fir_filter/coefficients_r_reg[1][6]/Q}}
[12/07 19:08:58     26s] @file 50: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][7]/Q} .original_name {fir_filter/coefficients_r_reg[1][7]/Q}}
[12/07 19:08:58     26s] @file 51: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][8]/Q} .original_name {fir_filter/coefficients_r_reg[1][8]/Q}}
[12/07 19:08:58     26s] @file 52: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][9]/Q} .original_name {fir_filter/coefficients_r_reg[1][9]/Q}}
[12/07 19:08:58     26s] @file 53: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][10]/Q} .original_name {fir_filter/coefficients_r_reg[1][10]/Q}}
[12/07 19:08:58     26s] @file 54: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[1][11]/Q} .original_name {fir_filter/coefficients_r_reg[1][11]/Q}}
[12/07 19:08:58     26s] @file 55: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][0]/Q} .original_name {fir_filter/coefficients_r_reg[2][0]/Q}}
[12/07 19:08:58     26s] @file 56: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][1]/Q} .original_name {fir_filter/coefficients_r_reg[2][1]/Q}}
[12/07 19:08:58     26s] @file 57: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][2]/Q} .original_name {fir_filter/coefficients_r_reg[2][2]/Q}}
[12/07 19:08:58     26s] @file 58: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][3]/Q} .original_name {fir_filter/coefficients_r_reg[2][3]/Q}}
[12/07 19:08:58     26s] @file 59: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][4]/Q} .original_name {fir_filter/coefficients_r_reg[2][4]/Q}}
[12/07 19:08:58     26s] @file 60: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][5]/Q} .original_name {fir_filter/coefficients_r_reg[2][5]/Q}}
[12/07 19:08:58     26s] @file 61: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][6]/Q} .original_name {fir_filter/coefficients_r_reg[2][6]/Q}}
[12/07 19:08:58     26s] @file 62: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][7]/Q} .original_name {fir_filter/coefficients_r_reg[2][7]/Q}}
[12/07 19:08:58     26s] @file 63: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][8]/Q} .original_name {fir_filter/coefficients_r_reg[2][8]/Q}}
[12/07 19:08:58     26s] @file 64: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][9]/Q} .original_name {fir_filter/coefficients_r_reg[2][9]/Q}}
[12/07 19:08:58     26s] @file 65: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][10]/Q} .original_name {fir_filter/coefficients_r_reg[2][10]/Q}}
[12/07 19:08:58     26s] @file 66: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[2][11]/Q} .original_name {fir_filter/coefficients_r_reg[2][11]/Q}}
[12/07 19:08:58     26s] @file 67: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][0]/Q} .original_name {fir_filter/coefficients_r_reg[3][0]/Q}}
[12/07 19:08:58     26s] @file 68: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][1]/Q} .original_name {fir_filter/coefficients_r_reg[3][1]/Q}}
[12/07 19:08:58     26s] @file 69: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][2]/Q} .original_name {fir_filter/coefficients_r_reg[3][2]/Q}}
[12/07 19:08:58     26s] @file 70: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][3]/Q} .original_name {fir_filter/coefficients_r_reg[3][3]/Q}}
[12/07 19:08:58     26s] @file 71: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][4]/Q} .original_name {fir_filter/coefficients_r_reg[3][4]/Q}}
[12/07 19:08:58     26s] @file 72: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][5]/Q} .original_name {fir_filter/coefficients_r_reg[3][5]/Q}}
[12/07 19:08:58     26s] @file 73: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][6]/Q} .original_name {fir_filter/coefficients_r_reg[3][6]/Q}}
[12/07 19:08:58     26s] @file 74: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][7]/Q} .original_name {fir_filter/coefficients_r_reg[3][7]/Q}}
[12/07 19:08:58     26s] @file 75: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][8]/Q} .original_name {fir_filter/coefficients_r_reg[3][8]/Q}}
[12/07 19:08:58     26s] @file 76: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][9]/Q} .original_name {fir_filter/coefficients_r_reg[3][9]/Q}}
[12/07 19:08:58     26s] @file 77: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][10]/Q} .original_name {fir_filter/coefficients_r_reg[3][10]/Q}}
[12/07 19:08:58     26s] @file 78: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[3][11]/Q} .original_name {fir_filter/coefficients_r_reg[3][11]/Q}}
[12/07 19:08:58     26s] @file 79: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][0]/Q} .original_name {fir_filter/coefficients_r_reg[4][0]/Q}}
[12/07 19:08:58     26s] @file 80: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][1]/Q} .original_name {fir_filter/coefficients_r_reg[4][1]/Q}}
[12/07 19:08:58     26s] @file 81: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][2]/Q} .original_name {fir_filter/coefficients_r_reg[4][2]/Q}}
[12/07 19:08:58     26s] @file 82: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][3]/Q} .original_name {fir_filter/coefficients_r_reg[4][3]/Q}}
[12/07 19:08:58     26s] @file 83: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][4]/Q} .original_name {fir_filter/coefficients_r_reg[4][4]/Q}}
[12/07 19:08:58     26s] @file 84: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][5]/Q} .original_name {fir_filter/coefficients_r_reg[4][5]/Q}}
[12/07 19:08:58     26s] @file 85: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][6]/Q} .original_name {fir_filter/coefficients_r_reg[4][6]/Q}}
[12/07 19:08:58     26s] @file 86: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][7]/Q} .original_name {fir_filter/coefficients_r_reg[4][7]/Q}}
[12/07 19:08:58     26s] @file 87: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][8]/Q} .original_name {fir_filter/coefficients_r_reg[4][8]/Q}}
[12/07 19:08:58     26s] @file 88: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][9]/Q} .original_name {fir_filter/coefficients_r_reg[4][9]/Q}}
[12/07 19:08:58     26s] @file 89: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][10]/Q} .original_name {fir_filter/coefficients_r_reg[4][10]/Q}}
[12/07 19:08:58     26s] @file 90: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[4][11]/Q} .original_name {fir_filter/coefficients_r_reg[4][11]/Q}}
[12/07 19:08:58     26s] @file 91: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][0]/Q} .original_name {fir_filter/coefficients_r_reg[5][0]/Q}}
[12/07 19:08:58     26s] @file 92: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][1]/Q} .original_name {fir_filter/coefficients_r_reg[5][1]/Q}}
[12/07 19:08:58     26s] @file 93: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][2]/Q} .original_name {fir_filter/coefficients_r_reg[5][2]/Q}}
[12/07 19:08:58     26s] @file 94: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][3]/Q} .original_name {fir_filter/coefficients_r_reg[5][3]/Q}}
[12/07 19:08:58     26s] @file 95: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][4]/Q} .original_name {fir_filter/coefficients_r_reg[5][4]/Q}}
[12/07 19:08:58     26s] @file 96: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][5]/Q} .original_name {fir_filter/coefficients_r_reg[5][5]/Q}}
[12/07 19:08:58     26s] @file 97: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][6]/Q} .original_name {fir_filter/coefficients_r_reg[5][6]/Q}}
[12/07 19:08:58     26s] @file 98: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][7]/Q} .original_name {fir_filter/coefficients_r_reg[5][7]/Q}}
[12/07 19:08:58     26s] @file 99: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][8]/Q} .original_name {fir_filter/coefficients_r_reg[5][8]/Q}}
[12/07 19:08:58     26s] @file 100: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][9]/Q} .original_name {fir_filter/coefficients_r_reg[5][9]/Q}}
[12/07 19:08:58     26s] @file 101: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][10]/Q} .original_name {fir_filter/coefficients_r_reg[5][10]/Q}}
[12/07 19:08:58     26s] @file 102: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[5][11]/Q} .original_name {fir_filter/coefficients_r_reg[5][11]/Q}}
[12/07 19:08:58     26s] @file 103: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][0]/Q} .original_name {fir_filter/coefficients_r_reg[6][0]/Q}}
[12/07 19:08:58     26s] @file 104: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][1]/Q} .original_name {fir_filter/coefficients_r_reg[6][1]/Q}}
[12/07 19:08:58     26s] @file 105: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][2]/Q} .original_name {fir_filter/coefficients_r_reg[6][2]/Q}}
[12/07 19:08:58     26s] @file 106: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][3]/Q} .original_name {fir_filter/coefficients_r_reg[6][3]/Q}}
[12/07 19:08:58     26s] @file 107: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][4]/Q} .original_name {fir_filter/coefficients_r_reg[6][4]/Q}}
[12/07 19:08:58     26s] @file 108: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][5]/Q} .original_name {fir_filter/coefficients_r_reg[6][5]/Q}}
[12/07 19:08:58     26s] @file 109: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][6]/Q} .original_name {fir_filter/coefficients_r_reg[6][6]/Q}}
[12/07 19:08:58     26s] @file 110: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][7]/Q} .original_name {fir_filter/coefficients_r_reg[6][7]/Q}}
[12/07 19:08:58     26s] @file 111: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][8]/Q} .original_name {fir_filter/coefficients_r_reg[6][8]/Q}}
[12/07 19:08:58     26s] @file 112: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][9]/Q} .original_name {fir_filter/coefficients_r_reg[6][9]/Q}}
[12/07 19:08:58     26s] @file 113: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][10]/Q} .original_name {fir_filter/coefficients_r_reg[6][10]/Q}}
[12/07 19:08:58     26s] @file 114: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[6][11]/Q} .original_name {fir_filter/coefficients_r_reg[6][11]/Q}}
[12/07 19:08:58     26s] @file 115: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][0]/Q} .original_name {fir_filter/coefficients_r_reg[7][0]/Q}}
[12/07 19:08:58     26s] @file 116: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][1]/Q} .original_name {fir_filter/coefficients_r_reg[7][1]/Q}}
[12/07 19:08:58     26s] @file 117: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][2]/Q} .original_name {fir_filter/coefficients_r_reg[7][2]/Q}}
[12/07 19:08:58     26s] @file 118: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][3]/Q} .original_name {fir_filter/coefficients_r_reg[7][3]/Q}}
[12/07 19:08:58     26s] @file 119: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][4]/Q} .original_name {fir_filter/coefficients_r_reg[7][4]/Q}}
[12/07 19:08:58     26s] @file 120: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][5]/Q} .original_name {fir_filter/coefficients_r_reg[7][5]/Q}}
[12/07 19:08:58     26s] @file 121: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][6]/Q} .original_name {fir_filter/coefficients_r_reg[7][6]/Q}}
[12/07 19:08:58     26s] @file 122: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][7]/Q} .original_name {fir_filter/coefficients_r_reg[7][7]/Q}}
[12/07 19:08:58     26s] @file 123: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][8]/Q} .original_name {fir_filter/coefficients_r_reg[7][8]/Q}}
[12/07 19:08:58     26s] @file 124: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][9]/Q} .original_name {fir_filter/coefficients_r_reg[7][9]/Q}}
[12/07 19:08:58     26s] @file 125: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][10]/Q} .original_name {fir_filter/coefficients_r_reg[7][10]/Q}}
[12/07 19:08:58     26s] @file 126: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[7][11]/Q} .original_name {fir_filter/coefficients_r_reg[7][11]/Q}}
[12/07 19:08:58     26s] @file 127: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][0]/Q} .original_name {fir_filter/coefficients_r_reg[8][0]/Q}}
[12/07 19:08:58     26s] @file 128: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][1]/Q} .original_name {fir_filter/coefficients_r_reg[8][1]/Q}}
[12/07 19:08:58     26s] @file 129: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][2]/Q} .original_name {fir_filter/coefficients_r_reg[8][2]/Q}}
[12/07 19:08:58     26s] @file 130: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][3]/Q} .original_name {fir_filter/coefficients_r_reg[8][3]/Q}}
[12/07 19:08:58     26s] @file 131: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][4]/Q} .original_name {fir_filter/coefficients_r_reg[8][4]/Q}}
[12/07 19:08:58     26s] @file 132: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][5]/Q} .original_name {fir_filter/coefficients_r_reg[8][5]/Q}}
[12/07 19:08:58     26s] @file 133: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][6]/Q} .original_name {fir_filter/coefficients_r_reg[8][6]/Q}}
[12/07 19:08:58     26s] @file 134: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][7]/Q} .original_name {fir_filter/coefficients_r_reg[8][7]/Q}}
[12/07 19:08:58     26s] @file 135: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][8]/Q} .original_name {fir_filter/coefficients_r_reg[8][8]/Q}}
[12/07 19:08:58     26s] @file 136: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][9]/Q} .original_name {fir_filter/coefficients_r_reg[8][9]/Q}}
[12/07 19:08:58     26s] @file 137: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][10]/Q} .original_name {fir_filter/coefficients_r_reg[8][10]/Q}}
[12/07 19:08:58     26s] @file 138: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[8][11]/Q} .original_name {fir_filter/coefficients_r_reg[8][11]/Q}}
[12/07 19:08:58     26s] @file 139: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][0]/Q} .original_name {fir_filter/coefficients_r_reg[9][0]/Q}}
[12/07 19:08:58     26s] @file 140: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][1]/Q} .original_name {fir_filter/coefficients_r_reg[9][1]/Q}}
[12/07 19:08:58     26s] @file 141: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][2]/Q} .original_name {fir_filter/coefficients_r_reg[9][2]/Q}}
[12/07 19:08:58     26s] @file 142: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][3]/Q} .original_name {fir_filter/coefficients_r_reg[9][3]/Q}}
[12/07 19:08:58     26s] @file 143: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][4]/Q} .original_name {fir_filter/coefficients_r_reg[9][4]/Q}}
[12/07 19:08:58     26s] @file 144: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][5]/Q} .original_name {fir_filter/coefficients_r_reg[9][5]/Q}}
[12/07 19:08:58     26s] @file 145: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][6]/Q} .original_name {fir_filter/coefficients_r_reg[9][6]/Q}}
[12/07 19:08:58     26s] @file 146: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][7]/Q} .original_name {fir_filter/coefficients_r_reg[9][7]/Q}}
[12/07 19:08:58     26s] @file 147: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][8]/Q} .original_name {fir_filter/coefficients_r_reg[9][8]/Q}}
[12/07 19:08:58     26s] @file 148: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][9]/Q} .original_name {fir_filter/coefficients_r_reg[9][9]/Q}}
[12/07 19:08:58     26s] @file 149: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][10]/Q} .original_name {fir_filter/coefficients_r_reg[9][10]/Q}}
[12/07 19:08:58     26s] @file 150: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[9][11]/Q} .original_name {fir_filter/coefficients_r_reg[9][11]/Q}}
[12/07 19:08:58     26s] @file 151: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][0]/Q} .original_name {fir_filter/coefficients_r_reg[10][0]/Q}}
[12/07 19:08:58     26s] @file 152: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][1]/Q} .original_name {fir_filter/coefficients_r_reg[10][1]/Q}}
[12/07 19:08:58     26s] @file 153: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][2]/Q} .original_name {fir_filter/coefficients_r_reg[10][2]/Q}}
[12/07 19:08:58     26s] @file 154: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][3]/Q} .original_name {fir_filter/coefficients_r_reg[10][3]/Q}}
[12/07 19:08:58     26s] @file 155: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][4]/Q} .original_name {fir_filter/coefficients_r_reg[10][4]/Q}}
[12/07 19:08:58     26s] @file 156: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][5]/Q} .original_name {fir_filter/coefficients_r_reg[10][5]/Q}}
[12/07 19:08:58     26s] @file 157: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][6]/Q} .original_name {fir_filter/coefficients_r_reg[10][6]/Q}}
[12/07 19:08:58     26s] @file 158: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][7]/Q} .original_name {fir_filter/coefficients_r_reg[10][7]/Q}}
[12/07 19:08:58     26s] @file 159: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][8]/Q} .original_name {fir_filter/coefficients_r_reg[10][8]/Q}}
[12/07 19:08:58     26s] @file 160: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][9]/Q} .original_name {fir_filter/coefficients_r_reg[10][9]/Q}}
[12/07 19:08:58     26s] @file 161: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][10]/Q} .original_name {fir_filter/coefficients_r_reg[10][10]/Q}}
[12/07 19:08:58     26s] @file 162: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[10][11]/Q} .original_name {fir_filter/coefficients_r_reg[10][11]/Q}}
[12/07 19:08:58     26s] @file 163: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][0]/Q} .original_name {fir_filter/coefficients_r_reg[11][0]/Q}}
[12/07 19:08:58     26s] @file 164: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][1]/Q} .original_name {fir_filter/coefficients_r_reg[11][1]/Q}}
[12/07 19:08:58     26s] @file 165: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][2]/Q} .original_name {fir_filter/coefficients_r_reg[11][2]/Q}}
[12/07 19:08:58     26s] @file 166: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][3]/Q} .original_name {fir_filter/coefficients_r_reg[11][3]/Q}}
[12/07 19:08:58     26s] @file 167: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][4]/Q} .original_name {fir_filter/coefficients_r_reg[11][4]/Q}}
[12/07 19:08:58     26s] @file 168: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][5]/Q} .original_name {fir_filter/coefficients_r_reg[11][5]/Q}}
[12/07 19:08:58     26s] @file 169: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][6]/Q} .original_name {fir_filter/coefficients_r_reg[11][6]/Q}}
[12/07 19:08:58     26s] @file 170: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][7]/Q} .original_name {fir_filter/coefficients_r_reg[11][7]/Q}}
[12/07 19:08:58     26s] @file 171: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][8]/Q} .original_name {fir_filter/coefficients_r_reg[11][8]/Q}}
[12/07 19:08:58     26s] @file 172: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][9]/Q} .original_name {fir_filter/coefficients_r_reg[11][9]/Q}}
[12/07 19:08:58     26s] @file 173: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][10]/Q} .original_name {fir_filter/coefficients_r_reg[11][10]/Q}}
[12/07 19:08:58     26s] @file 174: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[11][11]/Q} .original_name {fir_filter/coefficients_r_reg[11][11]/Q}}
[12/07 19:08:58     26s] @file 175: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][0]/Q} .original_name {fir_filter/coefficients_r_reg[12][0]/Q}}
[12/07 19:08:58     26s] @file 176: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][1]/Q} .original_name {fir_filter/coefficients_r_reg[12][1]/Q}}
[12/07 19:08:58     26s] @file 177: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][2]/Q} .original_name {fir_filter/coefficients_r_reg[12][2]/Q}}
[12/07 19:08:58     26s] @file 178: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][3]/Q} .original_name {fir_filter/coefficients_r_reg[12][3]/Q}}
[12/07 19:08:58     26s] @file 179: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][4]/Q} .original_name {fir_filter/coefficients_r_reg[12][4]/Q}}
[12/07 19:08:58     26s] @file 180: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][5]/Q} .original_name {fir_filter/coefficients_r_reg[12][5]/Q}}
[12/07 19:08:58     26s] @file 181: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][6]/Q} .original_name {fir_filter/coefficients_r_reg[12][6]/Q}}
[12/07 19:08:58     26s] @file 182: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][7]/Q} .original_name {fir_filter/coefficients_r_reg[12][7]/Q}}
[12/07 19:08:58     26s] @file 183: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][8]/Q} .original_name {fir_filter/coefficients_r_reg[12][8]/Q}}
[12/07 19:08:58     26s] @file 184: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][9]/Q} .original_name {fir_filter/coefficients_r_reg[12][9]/Q}}
[12/07 19:08:58     26s] @file 185: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][10]/Q} .original_name {fir_filter/coefficients_r_reg[12][10]/Q}}
[12/07 19:08:58     26s] @file 186: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[12][11]/Q} .original_name {fir_filter/coefficients_r_reg[12][11]/Q}}
[12/07 19:08:58     26s] @file 187: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][0]/Q} .original_name {fir_filter/coefficients_r_reg[13][0]/Q}}
[12/07 19:08:58     26s] @file 188: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][1]/Q} .original_name {fir_filter/coefficients_r_reg[13][1]/Q}}
[12/07 19:08:58     26s] @file 189: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][2]/Q} .original_name {fir_filter/coefficients_r_reg[13][2]/Q}}
[12/07 19:08:58     26s] @file 190: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][3]/Q} .original_name {fir_filter/coefficients_r_reg[13][3]/Q}}
[12/07 19:08:58     26s] @file 191: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][4]/Q} .original_name {fir_filter/coefficients_r_reg[13][4]/Q}}
[12/07 19:08:58     26s] @file 192: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][5]/Q} .original_name {fir_filter/coefficients_r_reg[13][5]/Q}}
[12/07 19:08:58     26s] @file 193: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][6]/Q} .original_name {fir_filter/coefficients_r_reg[13][6]/Q}}
[12/07 19:08:58     26s] @file 194: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][7]/Q} .original_name {fir_filter/coefficients_r_reg[13][7]/Q}}
[12/07 19:08:58     26s] @file 195: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][8]/Q} .original_name {fir_filter/coefficients_r_reg[13][8]/Q}}
[12/07 19:08:58     26s] @file 196: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][9]/Q} .original_name {fir_filter/coefficients_r_reg[13][9]/Q}}
[12/07 19:08:58     26s] @file 197: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][10]/Q} .original_name {fir_filter/coefficients_r_reg[13][10]/Q}}
[12/07 19:08:58     26s] @file 198: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[13][11]/Q} .original_name {fir_filter/coefficients_r_reg[13][11]/Q}}
[12/07 19:08:58     26s] @file 199: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][0]/Q} .original_name {fir_filter/coefficients_r_reg[14][0]/Q}}
[12/07 19:08:58     26s] @file 200: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][1]/Q} .original_name {fir_filter/coefficients_r_reg[14][1]/Q}}
[12/07 19:08:58     26s] @file 201: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][2]/Q} .original_name {fir_filter/coefficients_r_reg[14][2]/Q}}
[12/07 19:08:58     26s] @file 202: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][3]/Q} .original_name {fir_filter/coefficients_r_reg[14][3]/Q}}
[12/07 19:08:58     26s] @file 203: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][4]/Q} .original_name {fir_filter/coefficients_r_reg[14][4]/Q}}
[12/07 19:08:58     26s] @file 204: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][5]/Q} .original_name {fir_filter/coefficients_r_reg[14][5]/Q}}
[12/07 19:08:58     26s] @file 205: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][6]/Q} .original_name {fir_filter/coefficients_r_reg[14][6]/Q}}
[12/07 19:08:58     26s] @file 206: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][7]/Q} .original_name {fir_filter/coefficients_r_reg[14][7]/Q}}
[12/07 19:08:58     26s] @file 207: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][8]/Q} .original_name {fir_filter/coefficients_r_reg[14][8]/Q}}
[12/07 19:08:58     26s] @file 208: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][9]/Q} .original_name {fir_filter/coefficients_r_reg[14][9]/Q}}
[12/07 19:08:58     26s] @file 209: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][10]/Q} .original_name {fir_filter/coefficients_r_reg[14][10]/Q}}
[12/07 19:08:58     26s] @file 210: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[14][11]/Q} .original_name {fir_filter/coefficients_r_reg[14][11]/Q}}
[12/07 19:08:58     26s] @file 211: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][0]/Q} .original_name {fir_filter/coefficients_r_reg[15][0]/Q}}
[12/07 19:08:58     26s] @file 212: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][1]/Q} .original_name {fir_filter/coefficients_r_reg[15][1]/Q}}
[12/07 19:08:58     26s] @file 213: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][2]/Q} .original_name {fir_filter/coefficients_r_reg[15][2]/Q}}
[12/07 19:08:58     26s] @file 214: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][3]/Q} .original_name {fir_filter/coefficients_r_reg[15][3]/Q}}
[12/07 19:08:58     26s] @file 215: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][4]/Q} .original_name {fir_filter/coefficients_r_reg[15][4]/Q}}
[12/07 19:08:58     26s] @file 216: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][5]/Q} .original_name {fir_filter/coefficients_r_reg[15][5]/Q}}
[12/07 19:08:58     26s] @file 217: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][6]/Q} .original_name {fir_filter/coefficients_r_reg[15][6]/Q}}
[12/07 19:08:58     26s] @file 218: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][7]/Q} .original_name {fir_filter/coefficients_r_reg[15][7]/Q}}
[12/07 19:08:58     26s] @file 219: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][8]/Q} .original_name {fir_filter/coefficients_r_reg[15][8]/Q}}
[12/07 19:08:58     26s] @file 220: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][9]/Q} .original_name {fir_filter/coefficients_r_reg[15][9]/Q}}
[12/07 19:08:58     26s] @file 221: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][10]/Q} .original_name {fir_filter/coefficients_r_reg[15][10]/Q}}
[12/07 19:08:58     26s] @file 222: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[15][11]/Q} .original_name {fir_filter/coefficients_r_reg[15][11]/Q}}
[12/07 19:08:58     26s] @file 223: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][0]/Q} .original_name {fir_filter/coefficients_r_reg[16][0]/Q}}
[12/07 19:08:58     26s] @file 224: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][1]/Q} .original_name {fir_filter/coefficients_r_reg[16][1]/Q}}
[12/07 19:08:58     26s] @file 225: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][2]/Q} .original_name {fir_filter/coefficients_r_reg[16][2]/Q}}
[12/07 19:08:58     26s] @file 226: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][3]/Q} .original_name {fir_filter/coefficients_r_reg[16][3]/Q}}
[12/07 19:08:58     26s] @file 227: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][4]/Q} .original_name {fir_filter/coefficients_r_reg[16][4]/Q}}
[12/07 19:08:58     26s] @file 228: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][5]/Q} .original_name {fir_filter/coefficients_r_reg[16][5]/Q}}
[12/07 19:08:58     26s] @file 229: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][6]/Q} .original_name {fir_filter/coefficients_r_reg[16][6]/Q}}
[12/07 19:08:58     26s] @file 230: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][7]/Q} .original_name {fir_filter/coefficients_r_reg[16][7]/Q}}
[12/07 19:08:58     26s] @file 231: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][8]/Q} .original_name {fir_filter/coefficients_r_reg[16][8]/Q}}
[12/07 19:08:58     26s] @file 232: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][9]/Q} .original_name {fir_filter/coefficients_r_reg[16][9]/Q}}
[12/07 19:08:58     26s] @file 233: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][10]/Q} .original_name {fir_filter/coefficients_r_reg[16][10]/Q}}
[12/07 19:08:58     26s] @file 234: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[16][11]/Q} .original_name {fir_filter/coefficients_r_reg[16][11]/Q}}
[12/07 19:08:58     26s] @file 235: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][0]/Q} .original_name {fir_filter/coefficients_r_reg[17][0]/Q}}
[12/07 19:08:58     26s] @file 236: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][1]/Q} .original_name {fir_filter/coefficients_r_reg[17][1]/Q}}
[12/07 19:08:58     26s] @file 237: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][2]/Q} .original_name {fir_filter/coefficients_r_reg[17][2]/Q}}
[12/07 19:08:58     26s] @file 238: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][3]/Q} .original_name {fir_filter/coefficients_r_reg[17][3]/Q}}
[12/07 19:08:58     26s] @file 239: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][4]/Q} .original_name {fir_filter/coefficients_r_reg[17][4]/Q}}
[12/07 19:08:58     26s] @file 240: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][5]/Q} .original_name {fir_filter/coefficients_r_reg[17][5]/Q}}
[12/07 19:08:58     26s] @file 241: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][6]/Q} .original_name {fir_filter/coefficients_r_reg[17][6]/Q}}
[12/07 19:08:58     26s] @file 242: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][7]/Q} .original_name {fir_filter/coefficients_r_reg[17][7]/Q}}
[12/07 19:08:58     26s] @file 243: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][8]/Q} .original_name {fir_filter/coefficients_r_reg[17][8]/Q}}
[12/07 19:08:58     26s] @file 244: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][9]/Q} .original_name {fir_filter/coefficients_r_reg[17][9]/Q}}
[12/07 19:08:58     26s] @file 245: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][10]/Q} .original_name {fir_filter/coefficients_r_reg[17][10]/Q}}
[12/07 19:08:58     26s] @file 246: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[17][11]/Q} .original_name {fir_filter/coefficients_r_reg[17][11]/Q}}
[12/07 19:08:58     26s] @file 247: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][0]/Q} .original_name {fir_filter/coefficients_r_reg[18][0]/Q}}
[12/07 19:08:58     26s] @file 248: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][1]/Q} .original_name {fir_filter/coefficients_r_reg[18][1]/Q}}
[12/07 19:08:58     26s] @file 249: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][2]/Q} .original_name {fir_filter/coefficients_r_reg[18][2]/Q}}
[12/07 19:08:58     26s] @file 250: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][3]/Q} .original_name {fir_filter/coefficients_r_reg[18][3]/Q}}
[12/07 19:08:58     26s] @file 251: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][4]/Q} .original_name {fir_filter/coefficients_r_reg[18][4]/Q}}
[12/07 19:08:58     26s] @file 252: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][5]/Q} .original_name {fir_filter/coefficients_r_reg[18][5]/Q}}
[12/07 19:08:58     26s] @file 253: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][6]/Q} .original_name {fir_filter/coefficients_r_reg[18][6]/Q}}
[12/07 19:08:58     26s] @file 254: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][7]/Q} .original_name {fir_filter/coefficients_r_reg[18][7]/Q}}
[12/07 19:08:58     26s] @file 255: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][8]/Q} .original_name {fir_filter/coefficients_r_reg[18][8]/Q}}
[12/07 19:08:58     26s] @file 256: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][9]/Q} .original_name {fir_filter/coefficients_r_reg[18][9]/Q}}
[12/07 19:08:58     26s] @file 257: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][10]/Q} .original_name {fir_filter/coefficients_r_reg[18][10]/Q}}
[12/07 19:08:58     26s] @file 258: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[18][11]/Q} .original_name {fir_filter/coefficients_r_reg[18][11]/Q}}
[12/07 19:08:58     26s] @file 259: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][0]/Q} .original_name {fir_filter/coefficients_r_reg[19][0]/Q}}
[12/07 19:08:58     26s] @file 260: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][1]/Q} .original_name {fir_filter/coefficients_r_reg[19][1]/Q}}
[12/07 19:08:58     26s] @file 261: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][2]/Q} .original_name {fir_filter/coefficients_r_reg[19][2]/Q}}
[12/07 19:08:58     26s] @file 262: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][3]/Q} .original_name {fir_filter/coefficients_r_reg[19][3]/Q}}
[12/07 19:08:58     26s] @file 263: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][4]/Q} .original_name {fir_filter/coefficients_r_reg[19][4]/Q}}
[12/07 19:08:58     26s] @file 264: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][5]/Q} .original_name {fir_filter/coefficients_r_reg[19][5]/Q}}
[12/07 19:08:58     26s] @file 265: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][6]/Q} .original_name {fir_filter/coefficients_r_reg[19][6]/Q}}
[12/07 19:08:58     26s] @file 266: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][7]/Q} .original_name {fir_filter/coefficients_r_reg[19][7]/Q}}
[12/07 19:08:58     26s] @file 267: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][8]/Q} .original_name {fir_filter/coefficients_r_reg[19][8]/Q}}
[12/07 19:08:58     26s] @file 268: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][9]/Q} .original_name {fir_filter/coefficients_r_reg[19][9]/Q}}
[12/07 19:08:58     26s] @file 269: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][10]/Q} .original_name {fir_filter/coefficients_r_reg[19][10]/Q}}
[12/07 19:08:58     26s] @file 270: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[19][11]/Q} .original_name {fir_filter/coefficients_r_reg[19][11]/Q}}
[12/07 19:08:58     26s] @file 271: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][0]/Q} .original_name {fir_filter/coefficients_r_reg[20][0]/Q}}
[12/07 19:08:58     26s] @file 272: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][1]/Q} .original_name {fir_filter/coefficients_r_reg[20][1]/Q}}
[12/07 19:08:58     26s] @file 273: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][2]/Q} .original_name {fir_filter/coefficients_r_reg[20][2]/Q}}
[12/07 19:08:58     26s] @file 274: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][3]/Q} .original_name {fir_filter/coefficients_r_reg[20][3]/Q}}
[12/07 19:08:58     26s] @file 275: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][4]/Q} .original_name {fir_filter/coefficients_r_reg[20][4]/Q}}
[12/07 19:08:58     26s] @file 276: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][5]/Q} .original_name {fir_filter/coefficients_r_reg[20][5]/Q}}
[12/07 19:08:58     26s] @file 277: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][6]/Q} .original_name {fir_filter/coefficients_r_reg[20][6]/Q}}
[12/07 19:08:58     26s] @file 278: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][7]/Q} .original_name {fir_filter/coefficients_r_reg[20][7]/Q}}
[12/07 19:08:58     26s] @file 279: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][8]/Q} .original_name {fir_filter/coefficients_r_reg[20][8]/Q}}
[12/07 19:08:58     26s] @file 280: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][9]/Q} .original_name {fir_filter/coefficients_r_reg[20][9]/Q}}
[12/07 19:08:58     26s] @file 281: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][10]/Q} .original_name {fir_filter/coefficients_r_reg[20][10]/Q}}
[12/07 19:08:58     26s] @file 282: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[20][11]/Q} .original_name {fir_filter/coefficients_r_reg[20][11]/Q}}
[12/07 19:08:58     26s] @file 283: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][0]/Q} .original_name {fir_filter/coefficients_r_reg[21][0]/Q}}
[12/07 19:08:58     26s] @file 284: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][1]/Q} .original_name {fir_filter/coefficients_r_reg[21][1]/Q}}
[12/07 19:08:58     26s] @file 285: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][2]/Q} .original_name {fir_filter/coefficients_r_reg[21][2]/Q}}
[12/07 19:08:58     26s] @file 286: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][3]/Q} .original_name {fir_filter/coefficients_r_reg[21][3]/Q}}
[12/07 19:08:58     26s] @file 287: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][4]/Q} .original_name {fir_filter/coefficients_r_reg[21][4]/Q}}
[12/07 19:08:58     26s] @file 288: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][5]/Q} .original_name {fir_filter/coefficients_r_reg[21][5]/Q}}
[12/07 19:08:58     26s] @file 289: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][6]/Q} .original_name {fir_filter/coefficients_r_reg[21][6]/Q}}
[12/07 19:08:58     26s] @file 290: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][7]/Q} .original_name {fir_filter/coefficients_r_reg[21][7]/Q}}
[12/07 19:08:58     26s] @file 291: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][8]/Q} .original_name {fir_filter/coefficients_r_reg[21][8]/Q}}
[12/07 19:08:58     26s] @file 292: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][9]/Q} .original_name {fir_filter/coefficients_r_reg[21][9]/Q}}
[12/07 19:08:58     26s] @file 293: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][10]/Q} .original_name {fir_filter/coefficients_r_reg[21][10]/Q}}
[12/07 19:08:58     26s] @file 294: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[21][11]/Q} .original_name {fir_filter/coefficients_r_reg[21][11]/Q}}
[12/07 19:08:58     26s] @file 295: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][0]/Q} .original_name {fir_filter/coefficients_r_reg[22][0]/Q}}
[12/07 19:08:58     26s] @file 296: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][1]/Q} .original_name {fir_filter/coefficients_r_reg[22][1]/Q}}
[12/07 19:08:58     26s] @file 297: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][2]/Q} .original_name {fir_filter/coefficients_r_reg[22][2]/Q}}
[12/07 19:08:58     26s] @file 298: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][3]/Q} .original_name {fir_filter/coefficients_r_reg[22][3]/Q}}
[12/07 19:08:58     26s] @file 299: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][4]/Q} .original_name {fir_filter/coefficients_r_reg[22][4]/Q}}
[12/07 19:08:58     26s] @file 300: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][5]/Q} .original_name {fir_filter/coefficients_r_reg[22][5]/Q}}
[12/07 19:08:58     26s] @file 301: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][6]/Q} .original_name {fir_filter/coefficients_r_reg[22][6]/Q}}
[12/07 19:08:58     26s] @file 302: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][7]/Q} .original_name {fir_filter/coefficients_r_reg[22][7]/Q}}
[12/07 19:08:58     26s] @file 303: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][8]/Q} .original_name {fir_filter/coefficients_r_reg[22][8]/Q}}
[12/07 19:08:58     26s] @file 304: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][9]/Q} .original_name {fir_filter/coefficients_r_reg[22][9]/Q}}
[12/07 19:08:58     26s] @file 305: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][10]/Q} .original_name {fir_filter/coefficients_r_reg[22][10]/Q}}
[12/07 19:08:58     26s] @file 306: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[22][11]/Q} .original_name {fir_filter/coefficients_r_reg[22][11]/Q}}
[12/07 19:08:58     26s] @file 307: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][0]/Q} .original_name {fir_filter/coefficients_r_reg[23][0]/Q}}
[12/07 19:08:58     26s] @file 308: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][1]/Q} .original_name {fir_filter/coefficients_r_reg[23][1]/Q}}
[12/07 19:08:58     26s] @file 309: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][2]/Q} .original_name {fir_filter/coefficients_r_reg[23][2]/Q}}
[12/07 19:08:58     26s] @file 310: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][3]/Q} .original_name {fir_filter/coefficients_r_reg[23][3]/Q}}
[12/07 19:08:58     26s] @file 311: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][4]/Q} .original_name {fir_filter/coefficients_r_reg[23][4]/Q}}
[12/07 19:08:58     26s] @file 312: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][5]/Q} .original_name {fir_filter/coefficients_r_reg[23][5]/Q}}
[12/07 19:08:58     26s] @file 313: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][6]/Q} .original_name {fir_filter/coefficients_r_reg[23][6]/Q}}
[12/07 19:08:58     26s] @file 314: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][7]/Q} .original_name {fir_filter/coefficients_r_reg[23][7]/Q}}
[12/07 19:08:58     26s] @file 315: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][8]/Q} .original_name {fir_filter/coefficients_r_reg[23][8]/Q}}
[12/07 19:08:58     26s] @file 316: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][9]/Q} .original_name {fir_filter/coefficients_r_reg[23][9]/Q}}
[12/07 19:08:58     26s] @file 317: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][10]/Q} .original_name {fir_filter/coefficients_r_reg[23][10]/Q}}
[12/07 19:08:58     26s] @file 318: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[23][11]/Q} .original_name {fir_filter/coefficients_r_reg[23][11]/Q}}
[12/07 19:08:58     26s] @file 319: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][0]/Q} .original_name {fir_filter/coefficients_r_reg[24][0]/Q}}
[12/07 19:08:58     26s] @file 320: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][1]/Q} .original_name {fir_filter/coefficients_r_reg[24][1]/Q}}
[12/07 19:08:58     26s] @file 321: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][2]/Q} .original_name {fir_filter/coefficients_r_reg[24][2]/Q}}
[12/07 19:08:58     26s] @file 322: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][3]/Q} .original_name {fir_filter/coefficients_r_reg[24][3]/Q}}
[12/07 19:08:58     26s] @file 323: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][4]/Q} .original_name {fir_filter/coefficients_r_reg[24][4]/Q}}
[12/07 19:08:58     26s] @file 324: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][5]/Q} .original_name {fir_filter/coefficients_r_reg[24][5]/Q}}
[12/07 19:08:58     26s] @file 325: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][6]/Q} .original_name {fir_filter/coefficients_r_reg[24][6]/Q}}
[12/07 19:08:58     26s] @file 326: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][7]/Q} .original_name {fir_filter/coefficients_r_reg[24][7]/Q}}
[12/07 19:08:58     26s] @file 327: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][8]/Q} .original_name {fir_filter/coefficients_r_reg[24][8]/Q}}
[12/07 19:08:58     26s] @file 328: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][9]/Q} .original_name {fir_filter/coefficients_r_reg[24][9]/Q}}
[12/07 19:08:58     26s] @file 329: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][10]/Q} .original_name {fir_filter/coefficients_r_reg[24][10]/Q}}
[12/07 19:08:58     26s] @file 330: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[24][11]/Q} .original_name {fir_filter/coefficients_r_reg[24][11]/Q}}
[12/07 19:08:58     26s] @file 331: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][0]/Q} .original_name {fir_filter/coefficients_r_reg[25][0]/Q}}
[12/07 19:08:58     26s] @file 332: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][1]/Q} .original_name {fir_filter/coefficients_r_reg[25][1]/Q}}
[12/07 19:08:58     26s] @file 333: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][2]/Q} .original_name {fir_filter/coefficients_r_reg[25][2]/Q}}
[12/07 19:08:58     26s] @file 334: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][3]/Q} .original_name {fir_filter/coefficients_r_reg[25][3]/Q}}
[12/07 19:08:58     26s] @file 335: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][4]/Q} .original_name {fir_filter/coefficients_r_reg[25][4]/Q}}
[12/07 19:08:58     26s] @file 336: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][5]/Q} .original_name {fir_filter/coefficients_r_reg[25][5]/Q}}
[12/07 19:08:58     26s] @file 337: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][6]/Q} .original_name {fir_filter/coefficients_r_reg[25][6]/Q}}
[12/07 19:08:58     26s] @file 338: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][7]/Q} .original_name {fir_filter/coefficients_r_reg[25][7]/Q}}
[12/07 19:08:58     26s] @file 339: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][8]/Q} .original_name {fir_filter/coefficients_r_reg[25][8]/Q}}
[12/07 19:08:58     26s] @file 340: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][9]/Q} .original_name {fir_filter/coefficients_r_reg[25][9]/Q}}
[12/07 19:08:58     26s] @file 341: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][10]/Q} .original_name {fir_filter/coefficients_r_reg[25][10]/Q}}
[12/07 19:08:58     26s] @file 342: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[25][11]/Q} .original_name {fir_filter/coefficients_r_reg[25][11]/Q}}
[12/07 19:08:58     26s] @file 343: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][0]/Q} .original_name {fir_filter/coefficients_r_reg[26][0]/Q}}
[12/07 19:08:58     26s] @file 344: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][1]/Q} .original_name {fir_filter/coefficients_r_reg[26][1]/Q}}
[12/07 19:08:58     26s] @file 345: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][2]/Q} .original_name {fir_filter/coefficients_r_reg[26][2]/Q}}
[12/07 19:08:58     26s] @file 346: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][3]/Q} .original_name {fir_filter/coefficients_r_reg[26][3]/Q}}
[12/07 19:08:58     26s] @file 347: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][4]/Q} .original_name {fir_filter/coefficients_r_reg[26][4]/Q}}
[12/07 19:08:58     26s] @file 348: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][5]/Q} .original_name {fir_filter/coefficients_r_reg[26][5]/Q}}
[12/07 19:08:58     26s] @file 349: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][6]/Q} .original_name {fir_filter/coefficients_r_reg[26][6]/Q}}
[12/07 19:08:58     26s] @file 350: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][7]/Q} .original_name {fir_filter/coefficients_r_reg[26][7]/Q}}
[12/07 19:08:58     26s] @file 351: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][8]/Q} .original_name {fir_filter/coefficients_r_reg[26][8]/Q}}
[12/07 19:08:58     26s] @file 352: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][9]/Q} .original_name {fir_filter/coefficients_r_reg[26][9]/Q}}
[12/07 19:08:58     26s] @file 353: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][10]/Q} .original_name {fir_filter/coefficients_r_reg[26][10]/Q}}
[12/07 19:08:58     26s] @file 354: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[26][11]/Q} .original_name {fir_filter/coefficients_r_reg[26][11]/Q}}
[12/07 19:08:58     26s] @file 355: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][0]/Q} .original_name {fir_filter/coefficients_r_reg[27][0]/Q}}
[12/07 19:08:58     26s] @file 356: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][1]/Q} .original_name {fir_filter/coefficients_r_reg[27][1]/Q}}
[12/07 19:08:58     26s] @file 357: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][2]/Q} .original_name {fir_filter/coefficients_r_reg[27][2]/Q}}
[12/07 19:08:58     26s] @file 358: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][3]/Q} .original_name {fir_filter/coefficients_r_reg[27][3]/Q}}
[12/07 19:08:58     26s] @file 359: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][4]/Q} .original_name {fir_filter/coefficients_r_reg[27][4]/Q}}
[12/07 19:08:58     26s] @file 360: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][5]/Q} .original_name {fir_filter/coefficients_r_reg[27][5]/Q}}
[12/07 19:08:58     26s] @file 361: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][6]/Q} .original_name {fir_filter/coefficients_r_reg[27][6]/Q}}
[12/07 19:08:58     26s] @file 362: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][7]/Q} .original_name {fir_filter/coefficients_r_reg[27][7]/Q}}
[12/07 19:08:58     26s] @file 363: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][8]/Q} .original_name {fir_filter/coefficients_r_reg[27][8]/Q}}
[12/07 19:08:58     26s] @file 364: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][9]/Q} .original_name {fir_filter/coefficients_r_reg[27][9]/Q}}
[12/07 19:08:58     26s] @file 365: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][10]/Q} .original_name {fir_filter/coefficients_r_reg[27][10]/Q}}
[12/07 19:08:58     26s] @file 366: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[27][11]/Q} .original_name {fir_filter/coefficients_r_reg[27][11]/Q}}
[12/07 19:08:58     26s] @file 367: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][0]/Q} .original_name {fir_filter/coefficients_r_reg[28][0]/Q}}
[12/07 19:08:58     26s] @file 368: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][1]/Q} .original_name {fir_filter/coefficients_r_reg[28][1]/Q}}
[12/07 19:08:58     26s] @file 369: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][2]/Q} .original_name {fir_filter/coefficients_r_reg[28][2]/Q}}
[12/07 19:08:58     26s] @file 370: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][3]/Q} .original_name {fir_filter/coefficients_r_reg[28][3]/Q}}
[12/07 19:08:58     26s] @file 371: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][4]/Q} .original_name {fir_filter/coefficients_r_reg[28][4]/Q}}
[12/07 19:08:58     26s] @file 372: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][5]/Q} .original_name {fir_filter/coefficients_r_reg[28][5]/Q}}
[12/07 19:08:58     26s] @file 373: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][6]/Q} .original_name {fir_filter/coefficients_r_reg[28][6]/Q}}
[12/07 19:08:58     26s] @file 374: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][7]/Q} .original_name {fir_filter/coefficients_r_reg[28][7]/Q}}
[12/07 19:08:58     26s] @file 375: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][8]/Q} .original_name {fir_filter/coefficients_r_reg[28][8]/Q}}
[12/07 19:08:58     26s] @file 376: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][9]/Q} .original_name {fir_filter/coefficients_r_reg[28][9]/Q}}
[12/07 19:08:58     26s] @file 377: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][10]/Q} .original_name {fir_filter/coefficients_r_reg[28][10]/Q}}
[12/07 19:08:58     26s] @file 378: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[28][11]/Q} .original_name {fir_filter/coefficients_r_reg[28][11]/Q}}
[12/07 19:08:58     26s] @file 379: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][0]/Q} .original_name {fir_filter/coefficients_r_reg[29][0]/Q}}
[12/07 19:08:58     26s] @file 380: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][1]/Q} .original_name {fir_filter/coefficients_r_reg[29][1]/Q}}
[12/07 19:08:58     26s] @file 381: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][2]/Q} .original_name {fir_filter/coefficients_r_reg[29][2]/Q}}
[12/07 19:08:58     26s] @file 382: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][3]/Q} .original_name {fir_filter/coefficients_r_reg[29][3]/Q}}
[12/07 19:08:58     26s] @file 383: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][4]/Q} .original_name {fir_filter/coefficients_r_reg[29][4]/Q}}
[12/07 19:08:58     26s] @file 384: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][5]/Q} .original_name {fir_filter/coefficients_r_reg[29][5]/Q}}
[12/07 19:08:58     26s] @file 385: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][6]/Q} .original_name {fir_filter/coefficients_r_reg[29][6]/Q}}
[12/07 19:08:58     26s] @file 386: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][7]/Q} .original_name {fir_filter/coefficients_r_reg[29][7]/Q}}
[12/07 19:08:58     26s] @file 387: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][8]/Q} .original_name {fir_filter/coefficients_r_reg[29][8]/Q}}
[12/07 19:08:58     26s] @file 388: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][9]/Q} .original_name {fir_filter/coefficients_r_reg[29][9]/Q}}
[12/07 19:08:58     26s] @file 389: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][10]/Q} .original_name {fir_filter/coefficients_r_reg[29][10]/Q}}
[12/07 19:08:58     26s] @file 390: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[29][11]/Q} .original_name {fir_filter/coefficients_r_reg[29][11]/Q}}
[12/07 19:08:58     26s] @file 391: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][0]/Q} .original_name {fir_filter/coefficients_r_reg[30][0]/Q}}
[12/07 19:08:58     26s] @file 392: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][1]/Q} .original_name {fir_filter/coefficients_r_reg[30][1]/Q}}
[12/07 19:08:58     26s] @file 393: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][2]/Q} .original_name {fir_filter/coefficients_r_reg[30][2]/Q}}
[12/07 19:08:58     26s] @file 394: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][3]/Q} .original_name {fir_filter/coefficients_r_reg[30][3]/Q}}
[12/07 19:08:58     26s] @file 395: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][4]/Q} .original_name {fir_filter/coefficients_r_reg[30][4]/Q}}
[12/07 19:08:58     26s] @file 396: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][5]/Q} .original_name {fir_filter/coefficients_r_reg[30][5]/Q}}
[12/07 19:08:58     26s] @file 397: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][6]/Q} .original_name {fir_filter/coefficients_r_reg[30][6]/Q}}
[12/07 19:08:58     26s] @file 398: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][7]/Q} .original_name {fir_filter/coefficients_r_reg[30][7]/Q}}
[12/07 19:08:58     26s] @file 399: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][8]/Q} .original_name {fir_filter/coefficients_r_reg[30][8]/Q}}
[12/07 19:08:58     26s] @file 400: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][9]/Q} .original_name {fir_filter/coefficients_r_reg[30][9]/Q}}
[12/07 19:08:58     26s] @file 401: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][10]/Q} .original_name {fir_filter/coefficients_r_reg[30][10]/Q}}
[12/07 19:08:58     26s] @file 402: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[30][11]/Q} .original_name {fir_filter/coefficients_r_reg[30][11]/Q}}
[12/07 19:08:58     26s] @file 403: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][0]/Q} .original_name {fir_filter/coefficients_r_reg[31][0]/Q}}
[12/07 19:08:58     26s] @file 404: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][1]/Q} .original_name {fir_filter/coefficients_r_reg[31][1]/Q}}
[12/07 19:08:58     26s] @file 405: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][2]/Q} .original_name {fir_filter/coefficients_r_reg[31][2]/Q}}
[12/07 19:08:58     26s] @file 406: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][3]/Q} .original_name {fir_filter/coefficients_r_reg[31][3]/Q}}
[12/07 19:08:58     26s] @file 407: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][4]/Q} .original_name {fir_filter/coefficients_r_reg[31][4]/Q}}
[12/07 19:08:58     26s] @file 408: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][5]/Q} .original_name {fir_filter/coefficients_r_reg[31][5]/Q}}
[12/07 19:08:58     26s] @file 409: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][6]/Q} .original_name {fir_filter/coefficients_r_reg[31][6]/Q}}
[12/07 19:08:58     26s] @file 410: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][7]/Q} .original_name {fir_filter/coefficients_r_reg[31][7]/Q}}
[12/07 19:08:58     26s] @file 411: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][8]/Q} .original_name {fir_filter/coefficients_r_reg[31][8]/Q}}
[12/07 19:08:58     26s] @file 412: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][9]/Q} .original_name {fir_filter/coefficients_r_reg[31][9]/Q}}
[12/07 19:08:58     26s] @file 413: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][10]/Q} .original_name {fir_filter/coefficients_r_reg[31][10]/Q}}
[12/07 19:08:58     26s] @file 414: catch {set_db {pin:filter_top/fir_filter/coefficients_r_reg[31][11]/Q} .original_name {fir_filter/coefficients_r_reg[31][11]/Q}}
[12/07 19:08:58     26s] @file 415: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][1]/Q} .original_name {fir_filter/sum_r_reg[0][1]/Q}}
[12/07 19:08:58     26s] @file 416: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][2]/Q} .original_name {fir_filter/sum_r_reg[0][2]/Q}}
[12/07 19:08:58     26s] @file 417: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][3]/Q} .original_name {fir_filter/sum_r_reg[0][3]/Q}}
[12/07 19:08:58     26s] @file 418: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][4]/Q} .original_name {fir_filter/sum_r_reg[0][4]/Q}}
[12/07 19:08:58     26s] @file 419: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][5]/Q} .original_name {fir_filter/sum_r_reg[0][5]/Q}}
[12/07 19:08:58     26s] @file 420: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][6]/Q} .original_name {fir_filter/sum_r_reg[0][6]/Q}}
[12/07 19:08:58     26s] @file 421: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][7]/Q} .original_name {fir_filter/sum_r_reg[0][7]/Q}}
[12/07 19:08:58     26s] @file 422: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][8]/Q} .original_name {fir_filter/sum_r_reg[0][8]/Q}}
[12/07 19:08:58     26s] @file 423: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][9]/Q} .original_name {fir_filter/sum_r_reg[0][9]/Q}}
[12/07 19:08:58     26s] @file 424: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][10]/Q} .original_name {fir_filter/sum_r_reg[0][10]/Q}}
[12/07 19:08:58     26s] @file 425: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][11]/Q} .original_name {fir_filter/sum_r_reg[0][11]/Q}}
[12/07 19:08:58     26s] @file 426: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][12]/Q} .original_name {fir_filter/sum_r_reg[0][12]/Q}}
[12/07 19:08:58     26s] @file 427: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][13]/Q} .original_name {fir_filter/sum_r_reg[0][13]/Q}}
[12/07 19:08:58     26s] @file 428: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][14]/Q} .original_name {fir_filter/sum_r_reg[0][14]/Q}}
[12/07 19:08:58     26s] @file 429: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][15]/Q} .original_name {fir_filter/sum_r_reg[0][15]/Q}}
[12/07 19:08:58     26s] @file 430: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][16]/Q} .original_name {fir_filter/sum_r_reg[0][16]/Q}}
[12/07 19:08:58     26s] @file 431: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][17]/Q} .original_name {fir_filter/sum_r_reg[0][17]/Q}}
[12/07 19:08:58     26s] @file 432: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][18]/Q} .original_name {fir_filter/sum_r_reg[0][18]/Q}}
[12/07 19:08:58     26s] @file 433: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][19]/Q} .original_name {fir_filter/sum_r_reg[0][19]/Q}}
[12/07 19:08:58     26s] @file 434: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][20]/Q} .original_name {fir_filter/sum_r_reg[0][20]/Q}}
[12/07 19:08:58     26s] @file 435: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][21]/Q} .original_name {fir_filter/sum_r_reg[0][21]/Q}}
[12/07 19:08:58     26s] @file 436: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][22]/Q} .original_name {fir_filter/sum_r_reg[0][22]/Q}}
[12/07 19:08:58     26s] @file 437: catch {set_db {pin:filter_top/fir_filter/din_r_reg[0]/Q} .original_name {fir_filter/din_r_reg[0]/Q}}
[12/07 19:08:58     26s] @file 438: catch {set_db {pin:filter_top/fir_filter/din_r_reg[1]/Q} .original_name {fir_filter/din_r_reg[1]/Q}}
[12/07 19:08:58     26s] @file 439: catch {set_db {pin:filter_top/fir_filter/din_r_reg[1]/QN} .original_name {fir_filter/din_r_reg[1]/Q}}
[12/07 19:08:58     26s] @file 440: catch {set_db {pin:filter_top/fir_filter/din_r_reg[2]/Q} .original_name {fir_filter/din_r_reg[2]/Q}}
[12/07 19:08:58     26s] @file 441: catch {set_db {pin:filter_top/fir_filter/din_r_reg[2]/QN} .original_name {fir_filter/din_r_reg[2]/Q}}
[12/07 19:08:58     26s] @file 442: catch {set_db {pin:filter_top/fir_filter/din_r_reg[3]/Q} .original_name {fir_filter/din_r_reg[3]/Q}}
[12/07 19:08:58     26s] @file 443: catch {set_db {pin:filter_top/fir_filter/din_r_reg[3]/QN} .original_name {fir_filter/din_r_reg[3]/Q}}
[12/07 19:08:58     26s] @file 444: catch {set_db {pin:filter_top/fir_filter/din_r_reg[4]/Q} .original_name {fir_filter/din_r_reg[4]/Q}}
[12/07 19:08:58     26s] @file 445: catch {set_db {pin:filter_top/fir_filter/din_r_reg[4]/QN} .original_name {fir_filter/din_r_reg[4]/Q}}
[12/07 19:08:58     26s] @file 446: catch {set_db {pin:filter_top/fir_filter/din_r_reg[5]/Q} .original_name {fir_filter/din_r_reg[5]/Q}}
[12/07 19:08:58     26s] @file 447: catch {set_db {pin:filter_top/fir_filter/din_r_reg[5]/QN} .original_name {fir_filter/din_r_reg[5]/Q}}
[12/07 19:08:58     26s] @file 448: catch {set_db {pin:filter_top/fir_filter/din_r_reg[6]/Q} .original_name {fir_filter/din_r_reg[6]/Q}}
[12/07 19:08:58     26s] @file 449: catch {set_db {pin:filter_top/fir_filter/din_r_reg[6]/QN} .original_name {fir_filter/din_r_reg[6]/Q}}
[12/07 19:08:58     26s] @file 450: catch {set_db {pin:filter_top/fir_filter/din_r_reg[7]/Q} .original_name {fir_filter/din_r_reg[7]/Q}}
[12/07 19:08:58     26s] @file 451: catch {set_db {pin:filter_top/fir_filter/din_r_reg[7]/QN} .original_name {fir_filter/din_r_reg[7]/Q}}
[12/07 19:08:58     26s] @file 452: catch {set_db {pin:filter_top/fir_filter/din_r_reg[8]/Q} .original_name {fir_filter/din_r_reg[8]/Q}}
[12/07 19:08:58     26s] @file 453: catch {set_db {pin:filter_top/fir_filter/din_r_reg[8]/QN} .original_name {fir_filter/din_r_reg[8]/Q}}
[12/07 19:08:58     26s] @file 454: catch {set_db {pin:filter_top/fir_filter/din_r_reg[9]/Q} .original_name {fir_filter/din_r_reg[9]/Q}}
[12/07 19:08:58     26s] @file 455: catch {set_db {pin:filter_top/fir_filter/din_r_reg[9]/QN} .original_name {fir_filter/din_r_reg[9]/Q}}
[12/07 19:08:58     26s] @file 456: catch {set_db {pin:filter_top/fir_filter/din_r_reg[10]/Q} .original_name {fir_filter/din_r_reg[10]/Q}}
[12/07 19:08:58     26s] @file 457: catch {set_db {pin:filter_top/fir_filter/din_r_reg[10]/QN} .original_name {fir_filter/din_r_reg[10]/Q}}
[12/07 19:08:58     26s] @file 458: catch {set_db {pin:filter_top/fir_filter/din_r_reg[11]/Q} .original_name {fir_filter/din_r_reg[11]/Q}}
[12/07 19:08:58     26s] @file 459: catch {set_db {pin:filter_top/fir_filter/din_r_reg[11]/QN} .original_name {fir_filter/din_r_reg[11]/Q}}
[12/07 19:08:58     26s] @file 460: catch {set_db {pin:filter_top/fir_filter/read_value_reg[0]/Q} .original_name {fir_filter/read_value_reg[0]/Q}}
[12/07 19:08:58     26s] @file 461: catch {set_db {pin:filter_top/fir_filter/read_value_reg[1]/Q} .original_name {fir_filter/read_value_reg[1]/Q}}
[12/07 19:08:58     26s] @file 462: catch {set_db {pin:filter_top/fir_filter/read_value_reg[2]/Q} .original_name {fir_filter/read_value_reg[2]/Q}}
[12/07 19:08:58     26s] @file 463: catch {set_db {pin:filter_top/fir_filter/read_value_reg[3]/Q} .original_name {fir_filter/read_value_reg[3]/Q}}
[12/07 19:08:58     26s] @file 464: catch {set_db {pin:filter_top/fir_filter/read_value_reg[4]/Q} .original_name {fir_filter/read_value_reg[4]/Q}}
[12/07 19:08:58     26s] @file 465: catch {set_db {pin:filter_top/fir_filter/read_value_reg[5]/Q} .original_name {fir_filter/read_value_reg[5]/Q}}
[12/07 19:08:58     26s] @file 466: catch {set_db {pin:filter_top/fir_filter/read_value_reg[6]/Q} .original_name {fir_filter/read_value_reg[6]/Q}}
[12/07 19:08:58     26s] @file 467: catch {set_db {pin:filter_top/fir_filter/read_value_reg[7]/Q} .original_name {fir_filter/read_value_reg[7]/Q}}
[12/07 19:08:58     26s] @file 468: catch {set_db {pin:filter_top/fir_filter/read_value_reg[8]/Q} .original_name {fir_filter/read_value_reg[8]/Q}}
[12/07 19:08:58     26s] @file 469: catch {set_db {pin:filter_top/fir_filter/read_value_reg[9]/Q} .original_name {fir_filter/read_value_reg[9]/Q}}
[12/07 19:08:58     26s] @file 470: catch {set_db {pin:filter_top/fir_filter/read_value_reg[10]/Q} .original_name {fir_filter/read_value_reg[10]/Q}}
[12/07 19:08:58     26s] @file 471: catch {set_db {pin:filter_top/fir_filter/read_value_reg[11]/Q} .original_name {fir_filter/read_value_reg[11]/Q}}
[12/07 19:08:58     26s] @file 472: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][0]/Q} .original_name {fir_filter/sum_r_reg[0][0]/Q}}
[12/07 19:08:58     26s] @file 473: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[0][0]/QN} .original_name {fir_filter/sum_r_reg[0][0]/Q}}
[12/07 19:08:58     26s] @file 474: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][0]/Q} .original_name {fir_filter/sum_r_reg[1][0]/Q}}
[12/07 19:08:58     26s] @file 475: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][0]/QN} .original_name {fir_filter/sum_r_reg[1][0]/Q}}
[12/07 19:08:58     26s] @file 476: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][1]/Q} .original_name {fir_filter/sum_r_reg[1][1]/Q}}
[12/07 19:08:58     26s] @file 477: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][2]/Q} .original_name {fir_filter/sum_r_reg[1][2]/Q}}
[12/07 19:08:58     26s] @file 478: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][3]/Q} .original_name {fir_filter/sum_r_reg[1][3]/Q}}
[12/07 19:08:58     26s] @file 479: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][4]/Q} .original_name {fir_filter/sum_r_reg[1][4]/Q}}
[12/07 19:08:58     26s] @file 480: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][5]/Q} .original_name {fir_filter/sum_r_reg[1][5]/Q}}
[12/07 19:08:58     26s] @file 481: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][6]/Q} .original_name {fir_filter/sum_r_reg[1][6]/Q}}
[12/07 19:08:58     26s] @file 482: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][7]/Q} .original_name {fir_filter/sum_r_reg[1][7]/Q}}
[12/07 19:08:58     26s] @file 483: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][8]/Q} .original_name {fir_filter/sum_r_reg[1][8]/Q}}
[12/07 19:08:58     26s] @file 484: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][9]/Q} .original_name {fir_filter/sum_r_reg[1][9]/Q}}
[12/07 19:08:58     26s] @file 485: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][10]/Q} .original_name {fir_filter/sum_r_reg[1][10]/Q}}
[12/07 19:08:58     26s] @file 486: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][11]/Q} .original_name {fir_filter/sum_r_reg[1][11]/Q}}
[12/07 19:08:58     26s] @file 487: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][12]/Q} .original_name {fir_filter/sum_r_reg[1][12]/Q}}
[12/07 19:08:58     26s] @file 488: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][13]/Q} .original_name {fir_filter/sum_r_reg[1][13]/Q}}
[12/07 19:08:58     26s] @file 489: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][14]/Q} .original_name {fir_filter/sum_r_reg[1][14]/Q}}
[12/07 19:08:58     26s] @file 490: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][15]/Q} .original_name {fir_filter/sum_r_reg[1][15]/Q}}
[12/07 19:08:58     26s] @file 491: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][16]/Q} .original_name {fir_filter/sum_r_reg[1][16]/Q}}
[12/07 19:08:58     26s] @file 492: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][17]/Q} .original_name {fir_filter/sum_r_reg[1][17]/Q}}
[12/07 19:08:58     26s] @file 493: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][18]/Q} .original_name {fir_filter/sum_r_reg[1][18]/Q}}
[12/07 19:08:58     26s] @file 494: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][19]/Q} .original_name {fir_filter/sum_r_reg[1][19]/Q}}
[12/07 19:08:58     26s] @file 495: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][20]/Q} .original_name {fir_filter/sum_r_reg[1][20]/Q}}
[12/07 19:08:58     26s] @file 496: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][21]/Q} .original_name {fir_filter/sum_r_reg[1][21]/Q}}
[12/07 19:08:58     26s] @file 497: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[1][22]/Q} .original_name {fir_filter/sum_r_reg[1][22]/QN}}
[12/07 19:08:58     26s] @file 498: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][0]/Q} .original_name {fir_filter/sum_r_reg[2][0]/Q}}
[12/07 19:08:58     26s] @file 499: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][0]/QN} .original_name {fir_filter/sum_r_reg[2][0]/Q}}
[12/07 19:08:58     26s] @file 500: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][1]/Q} .original_name {fir_filter/sum_r_reg[2][1]/Q}}
[12/07 19:08:58     26s] @file 501: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][2]/Q} .original_name {fir_filter/sum_r_reg[2][2]/Q}}
[12/07 19:08:58     26s] @file 502: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][3]/Q} .original_name {fir_filter/sum_r_reg[2][3]/Q}}
[12/07 19:08:58     26s] @file 503: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][4]/Q} .original_name {fir_filter/sum_r_reg[2][4]/Q}}
[12/07 19:08:58     26s] @file 504: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][5]/Q} .original_name {fir_filter/sum_r_reg[2][5]/Q}}
[12/07 19:08:58     26s] @file 505: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][6]/Q} .original_name {fir_filter/sum_r_reg[2][6]/Q}}
[12/07 19:08:58     26s] @file 506: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][7]/Q} .original_name {fir_filter/sum_r_reg[2][7]/Q}}
[12/07 19:08:58     26s] @file 507: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][8]/Q} .original_name {fir_filter/sum_r_reg[2][8]/Q}}
[12/07 19:08:58     26s] @file 508: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][9]/Q} .original_name {fir_filter/sum_r_reg[2][9]/Q}}
[12/07 19:08:58     26s] @file 509: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][10]/Q} .original_name {fir_filter/sum_r_reg[2][10]/Q}}
[12/07 19:08:58     26s] @file 510: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][11]/Q} .original_name {fir_filter/sum_r_reg[2][11]/Q}}
[12/07 19:08:58     26s] @file 511: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][12]/Q} .original_name {fir_filter/sum_r_reg[2][12]/Q}}
[12/07 19:08:58     26s] @file 512: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][13]/Q} .original_name {fir_filter/sum_r_reg[2][13]/Q}}
[12/07 19:08:58     26s] @file 513: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][14]/Q} .original_name {fir_filter/sum_r_reg[2][14]/Q}}
[12/07 19:08:58     26s] @file 514: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][15]/Q} .original_name {fir_filter/sum_r_reg[2][15]/Q}}
[12/07 19:08:58     26s] @file 515: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][16]/Q} .original_name {fir_filter/sum_r_reg[2][16]/Q}}
[12/07 19:08:58     26s] @file 516: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][17]/Q} .original_name {fir_filter/sum_r_reg[2][17]/Q}}
[12/07 19:08:58     26s] @file 517: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][18]/Q} .original_name {fir_filter/sum_r_reg[2][18]/Q}}
[12/07 19:08:58     26s] @file 518: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][19]/Q} .original_name {fir_filter/sum_r_reg[2][19]/Q}}
[12/07 19:08:58     26s] @file 519: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][20]/Q} .original_name {fir_filter/sum_r_reg[2][20]/Q}}
[12/07 19:08:58     26s] @file 520: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][21]/Q} .original_name {fir_filter/sum_r_reg[2][21]/Q}}
[12/07 19:08:58     26s] @file 521: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[2][22]/Q} .original_name {fir_filter/sum_r_reg[2][22]/QN}}
[12/07 19:08:58     26s] @file 522: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][0]/Q} .original_name {fir_filter/sum_r_reg[3][0]/Q}}
[12/07 19:08:58     26s] @file 523: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][0]/QN} .original_name {fir_filter/sum_r_reg[3][0]/Q}}
[12/07 19:08:58     26s] @file 524: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][1]/Q} .original_name {fir_filter/sum_r_reg[3][1]/Q}}
[12/07 19:08:58     26s] @file 525: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][2]/Q} .original_name {fir_filter/sum_r_reg[3][2]/Q}}
[12/07 19:08:58     26s] @file 526: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][3]/Q} .original_name {fir_filter/sum_r_reg[3][3]/Q}}
[12/07 19:08:58     26s] @file 527: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][4]/Q} .original_name {fir_filter/sum_r_reg[3][4]/Q}}
[12/07 19:08:58     26s] @file 528: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][5]/Q} .original_name {fir_filter/sum_r_reg[3][5]/Q}}
[12/07 19:08:58     26s] @file 529: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][6]/Q} .original_name {fir_filter/sum_r_reg[3][6]/Q}}
[12/07 19:08:58     26s] @file 530: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][7]/Q} .original_name {fir_filter/sum_r_reg[3][7]/Q}}
[12/07 19:08:58     26s] @file 531: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][8]/Q} .original_name {fir_filter/sum_r_reg[3][8]/Q}}
[12/07 19:08:58     26s] @file 532: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][9]/Q} .original_name {fir_filter/sum_r_reg[3][9]/Q}}
[12/07 19:08:58     26s] @file 533: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][10]/Q} .original_name {fir_filter/sum_r_reg[3][10]/Q}}
[12/07 19:08:58     26s] @file 534: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][11]/Q} .original_name {fir_filter/sum_r_reg[3][11]/Q}}
[12/07 19:08:58     26s] @file 535: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][12]/Q} .original_name {fir_filter/sum_r_reg[3][12]/Q}}
[12/07 19:08:58     26s] @file 536: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][13]/Q} .original_name {fir_filter/sum_r_reg[3][13]/Q}}
[12/07 19:08:58     26s] @file 537: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][14]/Q} .original_name {fir_filter/sum_r_reg[3][14]/Q}}
[12/07 19:08:58     26s] @file 538: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][15]/Q} .original_name {fir_filter/sum_r_reg[3][15]/Q}}
[12/07 19:08:58     26s] @file 539: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][16]/Q} .original_name {fir_filter/sum_r_reg[3][16]/Q}}
[12/07 19:08:58     26s] @file 540: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][17]/Q} .original_name {fir_filter/sum_r_reg[3][17]/Q}}
[12/07 19:08:58     26s] @file 541: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][18]/Q} .original_name {fir_filter/sum_r_reg[3][18]/Q}}
[12/07 19:08:58     26s] @file 542: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][19]/Q} .original_name {fir_filter/sum_r_reg[3][19]/Q}}
[12/07 19:08:58     26s] @file 543: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][20]/Q} .original_name {fir_filter/sum_r_reg[3][20]/Q}}
[12/07 19:08:58     26s] @file 544: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][21]/Q} .original_name {fir_filter/sum_r_reg[3][21]/Q}}
[12/07 19:08:58     26s] @file 545: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[3][22]/Q} .original_name {fir_filter/sum_r_reg[3][22]/QN}}
[12/07 19:08:58     26s] @file 546: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][0]/Q} .original_name {fir_filter/sum_r_reg[4][0]/Q}}
[12/07 19:08:58     26s] @file 547: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][0]/QN} .original_name {fir_filter/sum_r_reg[4][0]/Q}}
[12/07 19:08:58     26s] @file 548: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][1]/Q} .original_name {fir_filter/sum_r_reg[4][1]/Q}}
[12/07 19:08:58     26s] @file 549: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][2]/Q} .original_name {fir_filter/sum_r_reg[4][2]/Q}}
[12/07 19:08:58     26s] @file 550: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][3]/Q} .original_name {fir_filter/sum_r_reg[4][3]/Q}}
[12/07 19:08:58     26s] @file 551: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][4]/Q} .original_name {fir_filter/sum_r_reg[4][4]/Q}}
[12/07 19:08:58     26s] @file 552: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][5]/Q} .original_name {fir_filter/sum_r_reg[4][5]/Q}}
[12/07 19:08:58     26s] @file 553: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][6]/Q} .original_name {fir_filter/sum_r_reg[4][6]/Q}}
[12/07 19:08:58     26s] @file 554: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][7]/Q} .original_name {fir_filter/sum_r_reg[4][7]/Q}}
[12/07 19:08:58     26s] @file 555: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][8]/Q} .original_name {fir_filter/sum_r_reg[4][8]/Q}}
[12/07 19:08:58     26s] @file 556: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][9]/Q} .original_name {fir_filter/sum_r_reg[4][9]/Q}}
[12/07 19:08:58     26s] @file 557: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][10]/Q} .original_name {fir_filter/sum_r_reg[4][10]/Q}}
[12/07 19:08:58     26s] @file 558: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][11]/Q} .original_name {fir_filter/sum_r_reg[4][11]/Q}}
[12/07 19:08:58     26s] @file 559: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][12]/Q} .original_name {fir_filter/sum_r_reg[4][12]/Q}}
[12/07 19:08:58     26s] @file 560: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][13]/Q} .original_name {fir_filter/sum_r_reg[4][13]/Q}}
[12/07 19:08:58     26s] @file 561: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][14]/Q} .original_name {fir_filter/sum_r_reg[4][14]/Q}}
[12/07 19:08:58     26s] @file 562: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][15]/Q} .original_name {fir_filter/sum_r_reg[4][15]/Q}}
[12/07 19:08:58     26s] @file 563: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][16]/Q} .original_name {fir_filter/sum_r_reg[4][16]/Q}}
[12/07 19:08:58     26s] @file 564: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][17]/Q} .original_name {fir_filter/sum_r_reg[4][17]/Q}}
[12/07 19:08:58     26s] @file 565: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][18]/Q} .original_name {fir_filter/sum_r_reg[4][18]/Q}}
[12/07 19:08:58     26s] @file 566: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][19]/Q} .original_name {fir_filter/sum_r_reg[4][19]/Q}}
[12/07 19:08:58     26s] @file 567: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][20]/Q} .original_name {fir_filter/sum_r_reg[4][20]/Q}}
[12/07 19:08:58     26s] @file 568: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][21]/Q} .original_name {fir_filter/sum_r_reg[4][21]/Q}}
[12/07 19:08:58     26s] @file 569: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[4][22]/Q} .original_name {fir_filter/sum_r_reg[4][22]/QN}}
[12/07 19:08:58     26s] @file 570: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][0]/Q} .original_name {fir_filter/sum_r_reg[5][0]/Q}}
[12/07 19:08:58     26s] @file 571: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][0]/QN} .original_name {fir_filter/sum_r_reg[5][0]/Q}}
[12/07 19:08:58     26s] @file 572: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][1]/Q} .original_name {fir_filter/sum_r_reg[5][1]/Q}}
[12/07 19:08:58     26s] @file 573: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][2]/Q} .original_name {fir_filter/sum_r_reg[5][2]/Q}}
[12/07 19:08:58     26s] @file 574: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][3]/Q} .original_name {fir_filter/sum_r_reg[5][3]/Q}}
[12/07 19:08:58     26s] @file 575: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][4]/Q} .original_name {fir_filter/sum_r_reg[5][4]/Q}}
[12/07 19:08:58     26s] @file 576: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][5]/Q} .original_name {fir_filter/sum_r_reg[5][5]/Q}}
[12/07 19:08:58     26s] @file 577: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][6]/Q} .original_name {fir_filter/sum_r_reg[5][6]/Q}}
[12/07 19:08:58     26s] @file 578: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][7]/Q} .original_name {fir_filter/sum_r_reg[5][7]/Q}}
[12/07 19:08:58     26s] @file 579: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][8]/Q} .original_name {fir_filter/sum_r_reg[5][8]/Q}}
[12/07 19:08:58     26s] @file 580: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][9]/Q} .original_name {fir_filter/sum_r_reg[5][9]/Q}}
[12/07 19:08:58     26s] @file 581: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][10]/Q} .original_name {fir_filter/sum_r_reg[5][10]/Q}}
[12/07 19:08:58     26s] @file 582: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][11]/Q} .original_name {fir_filter/sum_r_reg[5][11]/Q}}
[12/07 19:08:58     26s] @file 583: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][12]/Q} .original_name {fir_filter/sum_r_reg[5][12]/Q}}
[12/07 19:08:58     26s] @file 584: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][13]/Q} .original_name {fir_filter/sum_r_reg[5][13]/Q}}
[12/07 19:08:58     26s] @file 585: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][14]/Q} .original_name {fir_filter/sum_r_reg[5][14]/Q}}
[12/07 19:08:58     26s] @file 586: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][15]/Q} .original_name {fir_filter/sum_r_reg[5][15]/Q}}
[12/07 19:08:58     26s] @file 587: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][16]/Q} .original_name {fir_filter/sum_r_reg[5][16]/Q}}
[12/07 19:08:58     26s] @file 588: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][17]/Q} .original_name {fir_filter/sum_r_reg[5][17]/Q}}
[12/07 19:08:58     26s] @file 589: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][18]/Q} .original_name {fir_filter/sum_r_reg[5][18]/Q}}
[12/07 19:08:58     26s] @file 590: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][19]/Q} .original_name {fir_filter/sum_r_reg[5][19]/Q}}
[12/07 19:08:58     26s] @file 591: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][20]/Q} .original_name {fir_filter/sum_r_reg[5][20]/Q}}
[12/07 19:08:58     26s] @file 592: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][21]/Q} .original_name {fir_filter/sum_r_reg[5][21]/Q}}
[12/07 19:08:58     26s] @file 593: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[5][22]/Q} .original_name {fir_filter/sum_r_reg[5][22]/QN}}
[12/07 19:08:58     26s] @file 594: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][0]/Q} .original_name {fir_filter/sum_r_reg[6][0]/Q}}
[12/07 19:08:58     26s] @file 595: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][0]/QN} .original_name {fir_filter/sum_r_reg[6][0]/Q}}
[12/07 19:08:58     26s] @file 596: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][1]/Q} .original_name {fir_filter/sum_r_reg[6][1]/Q}}
[12/07 19:08:58     26s] @file 597: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][2]/Q} .original_name {fir_filter/sum_r_reg[6][2]/Q}}
[12/07 19:08:58     26s] @file 598: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][3]/Q} .original_name {fir_filter/sum_r_reg[6][3]/Q}}
[12/07 19:08:58     26s] @file 599: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][4]/Q} .original_name {fir_filter/sum_r_reg[6][4]/Q}}
[12/07 19:08:58     26s] @file 600: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][5]/Q} .original_name {fir_filter/sum_r_reg[6][5]/Q}}
[12/07 19:08:58     26s] @file 601: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][6]/Q} .original_name {fir_filter/sum_r_reg[6][6]/Q}}
[12/07 19:08:58     26s] @file 602: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][7]/Q} .original_name {fir_filter/sum_r_reg[6][7]/Q}}
[12/07 19:08:58     26s] @file 603: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][8]/Q} .original_name {fir_filter/sum_r_reg[6][8]/Q}}
[12/07 19:08:58     26s] @file 604: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][9]/Q} .original_name {fir_filter/sum_r_reg[6][9]/Q}}
[12/07 19:08:58     26s] @file 605: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][10]/Q} .original_name {fir_filter/sum_r_reg[6][10]/Q}}
[12/07 19:08:58     26s] @file 606: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][11]/Q} .original_name {fir_filter/sum_r_reg[6][11]/Q}}
[12/07 19:08:58     26s] @file 607: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][12]/Q} .original_name {fir_filter/sum_r_reg[6][12]/Q}}
[12/07 19:08:58     26s] @file 608: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][13]/Q} .original_name {fir_filter/sum_r_reg[6][13]/Q}}
[12/07 19:08:58     26s] @file 609: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][14]/Q} .original_name {fir_filter/sum_r_reg[6][14]/Q}}
[12/07 19:08:58     26s] @file 610: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][15]/Q} .original_name {fir_filter/sum_r_reg[6][15]/Q}}
[12/07 19:08:58     26s] @file 611: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][16]/Q} .original_name {fir_filter/sum_r_reg[6][16]/Q}}
[12/07 19:08:58     26s] @file 612: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][17]/Q} .original_name {fir_filter/sum_r_reg[6][17]/Q}}
[12/07 19:08:58     26s] @file 613: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][18]/Q} .original_name {fir_filter/sum_r_reg[6][18]/Q}}
[12/07 19:08:58     26s] @file 614: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][19]/Q} .original_name {fir_filter/sum_r_reg[6][19]/Q}}
[12/07 19:08:58     26s] @file 615: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][20]/Q} .original_name {fir_filter/sum_r_reg[6][20]/Q}}
[12/07 19:08:58     26s] @file 616: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][21]/Q} .original_name {fir_filter/sum_r_reg[6][21]/Q}}
[12/07 19:08:58     26s] @file 617: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[6][22]/Q} .original_name {fir_filter/sum_r_reg[6][22]/QN}}
[12/07 19:08:58     26s] @file 618: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][0]/Q} .original_name {fir_filter/sum_r_reg[7][0]/Q}}
[12/07 19:08:58     26s] @file 619: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][0]/QN} .original_name {fir_filter/sum_r_reg[7][0]/Q}}
[12/07 19:08:58     26s] @file 620: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][1]/Q} .original_name {fir_filter/sum_r_reg[7][1]/Q}}
[12/07 19:08:58     26s] @file 621: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][2]/Q} .original_name {fir_filter/sum_r_reg[7][2]/Q}}
[12/07 19:08:58     26s] @file 622: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][3]/Q} .original_name {fir_filter/sum_r_reg[7][3]/Q}}
[12/07 19:08:58     26s] @file 623: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][4]/Q} .original_name {fir_filter/sum_r_reg[7][4]/Q}}
[12/07 19:08:58     26s] @file 624: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][5]/Q} .original_name {fir_filter/sum_r_reg[7][5]/Q}}
[12/07 19:08:58     26s] @file 625: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][6]/Q} .original_name {fir_filter/sum_r_reg[7][6]/Q}}
[12/07 19:08:58     26s] @file 626: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][7]/Q} .original_name {fir_filter/sum_r_reg[7][7]/Q}}
[12/07 19:08:58     26s] @file 627: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][8]/Q} .original_name {fir_filter/sum_r_reg[7][8]/Q}}
[12/07 19:08:58     26s] @file 628: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][9]/Q} .original_name {fir_filter/sum_r_reg[7][9]/Q}}
[12/07 19:08:58     26s] @file 629: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][10]/Q} .original_name {fir_filter/sum_r_reg[7][10]/Q}}
[12/07 19:08:58     26s] @file 630: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][11]/Q} .original_name {fir_filter/sum_r_reg[7][11]/Q}}
[12/07 19:08:58     26s] @file 631: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][12]/Q} .original_name {fir_filter/sum_r_reg[7][12]/Q}}
[12/07 19:08:58     26s] @file 632: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][13]/Q} .original_name {fir_filter/sum_r_reg[7][13]/Q}}
[12/07 19:08:58     26s] @file 633: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][14]/Q} .original_name {fir_filter/sum_r_reg[7][14]/Q}}
[12/07 19:08:58     26s] @file 634: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][15]/Q} .original_name {fir_filter/sum_r_reg[7][15]/Q}}
[12/07 19:08:58     26s] @file 635: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][16]/Q} .original_name {fir_filter/sum_r_reg[7][16]/Q}}
[12/07 19:08:58     26s] @file 636: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][17]/Q} .original_name {fir_filter/sum_r_reg[7][17]/Q}}
[12/07 19:08:58     26s] @file 637: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][18]/Q} .original_name {fir_filter/sum_r_reg[7][18]/Q}}
[12/07 19:08:58     26s] @file 638: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][19]/Q} .original_name {fir_filter/sum_r_reg[7][19]/Q}}
[12/07 19:08:58     26s] @file 639: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][20]/Q} .original_name {fir_filter/sum_r_reg[7][20]/Q}}
[12/07 19:08:58     26s] @file 640: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][21]/Q} .original_name {fir_filter/sum_r_reg[7][21]/Q}}
[12/07 19:08:58     26s] @file 641: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[7][22]/Q} .original_name {fir_filter/sum_r_reg[7][22]/QN}}
[12/07 19:08:58     26s] @file 642: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][0]/Q} .original_name {fir_filter/sum_r_reg[8][0]/Q}}
[12/07 19:08:58     26s] @file 643: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][0]/QN} .original_name {fir_filter/sum_r_reg[8][0]/Q}}
[12/07 19:08:58     26s] @file 644: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][1]/Q} .original_name {fir_filter/sum_r_reg[8][1]/Q}}
[12/07 19:08:58     26s] @file 645: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][2]/Q} .original_name {fir_filter/sum_r_reg[8][2]/Q}}
[12/07 19:08:58     26s] @file 646: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][3]/Q} .original_name {fir_filter/sum_r_reg[8][3]/Q}}
[12/07 19:08:58     26s] @file 647: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][4]/Q} .original_name {fir_filter/sum_r_reg[8][4]/Q}}
[12/07 19:08:58     26s] @file 648: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][5]/Q} .original_name {fir_filter/sum_r_reg[8][5]/Q}}
[12/07 19:08:58     26s] @file 649: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][6]/Q} .original_name {fir_filter/sum_r_reg[8][6]/Q}}
[12/07 19:08:58     26s] @file 650: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][7]/Q} .original_name {fir_filter/sum_r_reg[8][7]/Q}}
[12/07 19:08:58     26s] @file 651: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][8]/Q} .original_name {fir_filter/sum_r_reg[8][8]/Q}}
[12/07 19:08:58     26s] @file 652: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][9]/Q} .original_name {fir_filter/sum_r_reg[8][9]/Q}}
[12/07 19:08:58     26s] @file 653: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][10]/Q} .original_name {fir_filter/sum_r_reg[8][10]/Q}}
[12/07 19:08:58     26s] @file 654: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][11]/Q} .original_name {fir_filter/sum_r_reg[8][11]/Q}}
[12/07 19:08:58     26s] @file 655: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][12]/Q} .original_name {fir_filter/sum_r_reg[8][12]/Q}}
[12/07 19:08:58     26s] @file 656: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][13]/Q} .original_name {fir_filter/sum_r_reg[8][13]/Q}}
[12/07 19:08:58     26s] @file 657: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][14]/Q} .original_name {fir_filter/sum_r_reg[8][14]/Q}}
[12/07 19:08:58     26s] @file 658: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][15]/Q} .original_name {fir_filter/sum_r_reg[8][15]/Q}}
[12/07 19:08:58     26s] @file 659: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][16]/Q} .original_name {fir_filter/sum_r_reg[8][16]/Q}}
[12/07 19:08:58     26s] @file 660: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][17]/Q} .original_name {fir_filter/sum_r_reg[8][17]/Q}}
[12/07 19:08:58     26s] @file 661: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][18]/Q} .original_name {fir_filter/sum_r_reg[8][18]/Q}}
[12/07 19:08:58     26s] @file 662: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][19]/Q} .original_name {fir_filter/sum_r_reg[8][19]/Q}}
[12/07 19:08:58     26s] @file 663: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][20]/Q} .original_name {fir_filter/sum_r_reg[8][20]/Q}}
[12/07 19:08:58     26s] @file 664: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][21]/Q} .original_name {fir_filter/sum_r_reg[8][21]/Q}}
[12/07 19:08:58     26s] @file 665: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[8][22]/Q} .original_name {fir_filter/sum_r_reg[8][22]/QN}}
[12/07 19:08:58     26s] @file 666: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][0]/Q} .original_name {fir_filter/sum_r_reg[9][0]/Q}}
[12/07 19:08:58     26s] @file 667: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][0]/QN} .original_name {fir_filter/sum_r_reg[9][0]/Q}}
[12/07 19:08:58     26s] @file 668: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][1]/Q} .original_name {fir_filter/sum_r_reg[9][1]/Q}}
[12/07 19:08:58     26s] @file 669: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][2]/Q} .original_name {fir_filter/sum_r_reg[9][2]/Q}}
[12/07 19:08:58     26s] @file 670: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][3]/Q} .original_name {fir_filter/sum_r_reg[9][3]/Q}}
[12/07 19:08:58     26s] @file 671: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][4]/Q} .original_name {fir_filter/sum_r_reg[9][4]/Q}}
[12/07 19:08:58     26s] @file 672: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][5]/Q} .original_name {fir_filter/sum_r_reg[9][5]/Q}}
[12/07 19:08:58     26s] @file 673: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][6]/Q} .original_name {fir_filter/sum_r_reg[9][6]/Q}}
[12/07 19:08:58     26s] @file 674: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][7]/Q} .original_name {fir_filter/sum_r_reg[9][7]/Q}}
[12/07 19:08:58     26s] @file 675: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][8]/Q} .original_name {fir_filter/sum_r_reg[9][8]/Q}}
[12/07 19:08:58     26s] @file 676: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][9]/Q} .original_name {fir_filter/sum_r_reg[9][9]/Q}}
[12/07 19:08:58     26s] @file 677: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][10]/Q} .original_name {fir_filter/sum_r_reg[9][10]/Q}}
[12/07 19:08:58     26s] @file 678: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][11]/Q} .original_name {fir_filter/sum_r_reg[9][11]/Q}}
[12/07 19:08:58     26s] @file 679: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][12]/Q} .original_name {fir_filter/sum_r_reg[9][12]/Q}}
[12/07 19:08:58     26s] @file 680: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][13]/Q} .original_name {fir_filter/sum_r_reg[9][13]/Q}}
[12/07 19:08:58     26s] @file 681: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][14]/Q} .original_name {fir_filter/sum_r_reg[9][14]/Q}}
[12/07 19:08:58     26s] @file 682: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][15]/Q} .original_name {fir_filter/sum_r_reg[9][15]/Q}}
[12/07 19:08:58     26s] @file 683: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][16]/Q} .original_name {fir_filter/sum_r_reg[9][16]/Q}}
[12/07 19:08:58     26s] @file 684: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][17]/Q} .original_name {fir_filter/sum_r_reg[9][17]/Q}}
[12/07 19:08:58     26s] @file 685: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][18]/Q} .original_name {fir_filter/sum_r_reg[9][18]/Q}}
[12/07 19:08:58     26s] @file 686: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][19]/Q} .original_name {fir_filter/sum_r_reg[9][19]/Q}}
[12/07 19:08:58     26s] @file 687: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][20]/Q} .original_name {fir_filter/sum_r_reg[9][20]/Q}}
[12/07 19:08:58     26s] @file 688: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][21]/Q} .original_name {fir_filter/sum_r_reg[9][21]/Q}}
[12/07 19:08:58     26s] @file 689: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[9][22]/Q} .original_name {fir_filter/sum_r_reg[9][22]/QN}}
[12/07 19:08:58     26s] @file 690: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][0]/Q} .original_name {fir_filter/sum_r_reg[10][0]/Q}}
[12/07 19:08:58     26s] @file 691: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][0]/QN} .original_name {fir_filter/sum_r_reg[10][0]/Q}}
[12/07 19:08:58     26s] @file 692: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][1]/Q} .original_name {fir_filter/sum_r_reg[10][1]/Q}}
[12/07 19:08:58     26s] @file 693: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][2]/Q} .original_name {fir_filter/sum_r_reg[10][2]/Q}}
[12/07 19:08:58     26s] @file 694: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][3]/Q} .original_name {fir_filter/sum_r_reg[10][3]/Q}}
[12/07 19:08:58     26s] @file 695: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][4]/Q} .original_name {fir_filter/sum_r_reg[10][4]/Q}}
[12/07 19:08:58     26s] @file 696: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][5]/Q} .original_name {fir_filter/sum_r_reg[10][5]/Q}}
[12/07 19:08:58     26s] @file 697: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][6]/Q} .original_name {fir_filter/sum_r_reg[10][6]/Q}}
[12/07 19:08:58     26s] @file 698: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][7]/Q} .original_name {fir_filter/sum_r_reg[10][7]/Q}}
[12/07 19:08:58     26s] @file 699: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][8]/Q} .original_name {fir_filter/sum_r_reg[10][8]/Q}}
[12/07 19:08:58     26s] @file 700: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][9]/Q} .original_name {fir_filter/sum_r_reg[10][9]/Q}}
[12/07 19:08:58     26s] @file 701: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][10]/Q} .original_name {fir_filter/sum_r_reg[10][10]/Q}}
[12/07 19:08:58     26s] @file 702: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][11]/Q} .original_name {fir_filter/sum_r_reg[10][11]/Q}}
[12/07 19:08:58     26s] @file 703: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][12]/Q} .original_name {fir_filter/sum_r_reg[10][12]/Q}}
[12/07 19:08:58     26s] @file 704: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][13]/Q} .original_name {fir_filter/sum_r_reg[10][13]/Q}}
[12/07 19:08:58     26s] @file 705: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][14]/Q} .original_name {fir_filter/sum_r_reg[10][14]/Q}}
[12/07 19:08:58     26s] @file 706: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][15]/Q} .original_name {fir_filter/sum_r_reg[10][15]/Q}}
[12/07 19:08:58     26s] @file 707: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][16]/Q} .original_name {fir_filter/sum_r_reg[10][16]/Q}}
[12/07 19:08:58     26s] @file 708: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][17]/Q} .original_name {fir_filter/sum_r_reg[10][17]/Q}}
[12/07 19:08:58     26s] @file 709: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][18]/Q} .original_name {fir_filter/sum_r_reg[10][18]/Q}}
[12/07 19:08:58     26s] @file 710: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][19]/Q} .original_name {fir_filter/sum_r_reg[10][19]/Q}}
[12/07 19:08:58     26s] @file 711: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][20]/Q} .original_name {fir_filter/sum_r_reg[10][20]/Q}}
[12/07 19:08:58     26s] @file 712: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][21]/Q} .original_name {fir_filter/sum_r_reg[10][21]/Q}}
[12/07 19:08:58     26s] @file 713: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[10][22]/Q} .original_name {fir_filter/sum_r_reg[10][22]/QN}}
[12/07 19:08:58     26s] @file 714: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][0]/Q} .original_name {fir_filter/sum_r_reg[11][0]/Q}}
[12/07 19:08:58     26s] @file 715: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][0]/QN} .original_name {fir_filter/sum_r_reg[11][0]/Q}}
[12/07 19:08:58     26s] @file 716: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][1]/Q} .original_name {fir_filter/sum_r_reg[11][1]/Q}}
[12/07 19:08:58     26s] @file 717: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][2]/Q} .original_name {fir_filter/sum_r_reg[11][2]/Q}}
[12/07 19:08:58     26s] @file 718: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][3]/Q} .original_name {fir_filter/sum_r_reg[11][3]/Q}}
[12/07 19:08:58     26s] @file 719: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][4]/Q} .original_name {fir_filter/sum_r_reg[11][4]/Q}}
[12/07 19:08:58     26s] @file 720: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][5]/Q} .original_name {fir_filter/sum_r_reg[11][5]/Q}}
[12/07 19:08:58     26s] @file 721: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][6]/Q} .original_name {fir_filter/sum_r_reg[11][6]/Q}}
[12/07 19:08:58     26s] @file 722: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][7]/Q} .original_name {fir_filter/sum_r_reg[11][7]/Q}}
[12/07 19:08:58     26s] @file 723: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][8]/Q} .original_name {fir_filter/sum_r_reg[11][8]/Q}}
[12/07 19:08:58     26s] @file 724: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][9]/Q} .original_name {fir_filter/sum_r_reg[11][9]/Q}}
[12/07 19:08:58     26s] @file 725: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][10]/Q} .original_name {fir_filter/sum_r_reg[11][10]/Q}}
[12/07 19:08:58     26s] @file 726: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][11]/Q} .original_name {fir_filter/sum_r_reg[11][11]/Q}}
[12/07 19:08:58     26s] @file 727: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][12]/Q} .original_name {fir_filter/sum_r_reg[11][12]/Q}}
[12/07 19:08:58     26s] @file 728: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][13]/Q} .original_name {fir_filter/sum_r_reg[11][13]/Q}}
[12/07 19:08:58     26s] @file 729: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][14]/Q} .original_name {fir_filter/sum_r_reg[11][14]/Q}}
[12/07 19:08:58     26s] @file 730: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][15]/Q} .original_name {fir_filter/sum_r_reg[11][15]/Q}}
[12/07 19:08:58     26s] @file 731: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][16]/Q} .original_name {fir_filter/sum_r_reg[11][16]/Q}}
[12/07 19:08:58     26s] @file 732: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][17]/Q} .original_name {fir_filter/sum_r_reg[11][17]/Q}}
[12/07 19:08:58     26s] @file 733: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][18]/Q} .original_name {fir_filter/sum_r_reg[11][18]/Q}}
[12/07 19:08:58     26s] @file 734: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][19]/Q} .original_name {fir_filter/sum_r_reg[11][19]/Q}}
[12/07 19:08:58     26s] @file 735: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][20]/Q} .original_name {fir_filter/sum_r_reg[11][20]/Q}}
[12/07 19:08:58     26s] @file 736: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][21]/Q} .original_name {fir_filter/sum_r_reg[11][21]/Q}}
[12/07 19:08:58     26s] @file 737: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[11][22]/Q} .original_name {fir_filter/sum_r_reg[11][22]/QN}}
[12/07 19:08:58     26s] @file 738: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][0]/Q} .original_name {fir_filter/sum_r_reg[12][0]/Q}}
[12/07 19:08:58     26s] @file 739: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][0]/QN} .original_name {fir_filter/sum_r_reg[12][0]/Q}}
[12/07 19:08:58     26s] @file 740: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][1]/Q} .original_name {fir_filter/sum_r_reg[12][1]/Q}}
[12/07 19:08:58     26s] @file 741: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][2]/Q} .original_name {fir_filter/sum_r_reg[12][2]/Q}}
[12/07 19:08:58     26s] @file 742: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][3]/Q} .original_name {fir_filter/sum_r_reg[12][3]/Q}}
[12/07 19:08:58     26s] @file 743: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][4]/Q} .original_name {fir_filter/sum_r_reg[12][4]/Q}}
[12/07 19:08:58     26s] @file 744: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][5]/Q} .original_name {fir_filter/sum_r_reg[12][5]/Q}}
[12/07 19:08:58     26s] @file 745: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][6]/Q} .original_name {fir_filter/sum_r_reg[12][6]/Q}}
[12/07 19:08:58     26s] @file 746: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][7]/Q} .original_name {fir_filter/sum_r_reg[12][7]/Q}}
[12/07 19:08:58     26s] @file 747: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][8]/Q} .original_name {fir_filter/sum_r_reg[12][8]/Q}}
[12/07 19:08:58     26s] @file 748: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][9]/Q} .original_name {fir_filter/sum_r_reg[12][9]/Q}}
[12/07 19:08:58     26s] @file 749: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][10]/Q} .original_name {fir_filter/sum_r_reg[12][10]/Q}}
[12/07 19:08:58     26s] @file 750: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][11]/Q} .original_name {fir_filter/sum_r_reg[12][11]/Q}}
[12/07 19:08:58     26s] @file 751: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][12]/Q} .original_name {fir_filter/sum_r_reg[12][12]/Q}}
[12/07 19:08:58     26s] @file 752: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][13]/Q} .original_name {fir_filter/sum_r_reg[12][13]/Q}}
[12/07 19:08:58     26s] @file 753: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][14]/Q} .original_name {fir_filter/sum_r_reg[12][14]/Q}}
[12/07 19:08:58     26s] @file 754: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][15]/Q} .original_name {fir_filter/sum_r_reg[12][15]/Q}}
[12/07 19:08:58     26s] @file 755: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][16]/Q} .original_name {fir_filter/sum_r_reg[12][16]/Q}}
[12/07 19:08:58     26s] @file 756: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][17]/Q} .original_name {fir_filter/sum_r_reg[12][17]/Q}}
[12/07 19:08:58     26s] @file 757: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][18]/Q} .original_name {fir_filter/sum_r_reg[12][18]/Q}}
[12/07 19:08:58     26s] @file 758: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][19]/Q} .original_name {fir_filter/sum_r_reg[12][19]/Q}}
[12/07 19:08:58     26s] @file 759: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][20]/Q} .original_name {fir_filter/sum_r_reg[12][20]/Q}}
[12/07 19:08:58     26s] @file 760: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][21]/Q} .original_name {fir_filter/sum_r_reg[12][21]/Q}}
[12/07 19:08:58     26s] @file 761: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[12][22]/Q} .original_name {fir_filter/sum_r_reg[12][22]/QN}}
[12/07 19:08:58     26s] @file 762: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][0]/Q} .original_name {fir_filter/sum_r_reg[13][0]/Q}}
[12/07 19:08:58     26s] @file 763: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][0]/QN} .original_name {fir_filter/sum_r_reg[13][0]/Q}}
[12/07 19:08:58     26s] @file 764: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][1]/Q} .original_name {fir_filter/sum_r_reg[13][1]/Q}}
[12/07 19:08:58     26s] @file 765: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][2]/Q} .original_name {fir_filter/sum_r_reg[13][2]/Q}}
[12/07 19:08:58     26s] @file 766: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][3]/Q} .original_name {fir_filter/sum_r_reg[13][3]/Q}}
[12/07 19:08:58     26s] @file 767: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][4]/Q} .original_name {fir_filter/sum_r_reg[13][4]/Q}}
[12/07 19:08:58     26s] @file 768: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][5]/Q} .original_name {fir_filter/sum_r_reg[13][5]/Q}}
[12/07 19:08:58     26s] @file 769: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][6]/Q} .original_name {fir_filter/sum_r_reg[13][6]/Q}}
[12/07 19:08:58     26s] @file 770: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][7]/Q} .original_name {fir_filter/sum_r_reg[13][7]/Q}}
[12/07 19:08:58     26s] @file 771: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][8]/Q} .original_name {fir_filter/sum_r_reg[13][8]/Q}}
[12/07 19:08:58     26s] @file 772: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][9]/Q} .original_name {fir_filter/sum_r_reg[13][9]/Q}}
[12/07 19:08:58     26s] @file 773: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][10]/Q} .original_name {fir_filter/sum_r_reg[13][10]/Q}}
[12/07 19:08:58     26s] @file 774: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][11]/Q} .original_name {fir_filter/sum_r_reg[13][11]/Q}}
[12/07 19:08:58     26s] @file 775: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][12]/Q} .original_name {fir_filter/sum_r_reg[13][12]/Q}}
[12/07 19:08:58     26s] @file 776: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][13]/Q} .original_name {fir_filter/sum_r_reg[13][13]/Q}}
[12/07 19:08:58     26s] @file 777: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][14]/Q} .original_name {fir_filter/sum_r_reg[13][14]/Q}}
[12/07 19:08:58     26s] @file 778: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][15]/Q} .original_name {fir_filter/sum_r_reg[13][15]/Q}}
[12/07 19:08:58     26s] @file 779: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][16]/Q} .original_name {fir_filter/sum_r_reg[13][16]/Q}}
[12/07 19:08:58     26s] @file 780: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][17]/Q} .original_name {fir_filter/sum_r_reg[13][17]/Q}}
[12/07 19:08:58     26s] @file 781: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][18]/Q} .original_name {fir_filter/sum_r_reg[13][18]/Q}}
[12/07 19:08:58     26s] @file 782: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][19]/Q} .original_name {fir_filter/sum_r_reg[13][19]/Q}}
[12/07 19:08:58     26s] @file 783: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][20]/Q} .original_name {fir_filter/sum_r_reg[13][20]/Q}}
[12/07 19:08:58     26s] @file 784: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][21]/Q} .original_name {fir_filter/sum_r_reg[13][21]/Q}}
[12/07 19:08:58     26s] @file 785: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[13][22]/Q} .original_name {fir_filter/sum_r_reg[13][22]/QN}}
[12/07 19:08:58     26s] @file 786: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][0]/Q} .original_name {fir_filter/sum_r_reg[14][0]/Q}}
[12/07 19:08:58     26s] @file 787: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][0]/QN} .original_name {fir_filter/sum_r_reg[14][0]/Q}}
[12/07 19:08:58     26s] @file 788: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][1]/Q} .original_name {fir_filter/sum_r_reg[14][1]/Q}}
[12/07 19:08:58     26s] @file 789: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][2]/Q} .original_name {fir_filter/sum_r_reg[14][2]/Q}}
[12/07 19:08:58     26s] @file 790: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][3]/Q} .original_name {fir_filter/sum_r_reg[14][3]/Q}}
[12/07 19:08:58     26s] @file 791: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][4]/Q} .original_name {fir_filter/sum_r_reg[14][4]/Q}}
[12/07 19:08:58     26s] @file 792: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][5]/Q} .original_name {fir_filter/sum_r_reg[14][5]/Q}}
[12/07 19:08:58     26s] @file 793: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][6]/Q} .original_name {fir_filter/sum_r_reg[14][6]/Q}}
[12/07 19:08:58     26s] @file 794: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][7]/Q} .original_name {fir_filter/sum_r_reg[14][7]/Q}}
[12/07 19:08:58     26s] @file 795: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][8]/Q} .original_name {fir_filter/sum_r_reg[14][8]/Q}}
[12/07 19:08:58     26s] @file 796: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][9]/Q} .original_name {fir_filter/sum_r_reg[14][9]/Q}}
[12/07 19:08:58     26s] @file 797: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][10]/Q} .original_name {fir_filter/sum_r_reg[14][10]/Q}}
[12/07 19:08:58     26s] @file 798: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][11]/Q} .original_name {fir_filter/sum_r_reg[14][11]/Q}}
[12/07 19:08:58     26s] @file 799: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][12]/Q} .original_name {fir_filter/sum_r_reg[14][12]/Q}}
[12/07 19:08:58     26s] @file 800: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][13]/Q} .original_name {fir_filter/sum_r_reg[14][13]/Q}}
[12/07 19:08:58     26s] @file 801: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][14]/Q} .original_name {fir_filter/sum_r_reg[14][14]/Q}}
[12/07 19:08:58     26s] @file 802: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][15]/Q} .original_name {fir_filter/sum_r_reg[14][15]/Q}}
[12/07 19:08:58     26s] @file 803: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][16]/Q} .original_name {fir_filter/sum_r_reg[14][16]/Q}}
[12/07 19:08:58     26s] @file 804: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][17]/Q} .original_name {fir_filter/sum_r_reg[14][17]/Q}}
[12/07 19:08:58     26s] @file 805: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][18]/Q} .original_name {fir_filter/sum_r_reg[14][18]/Q}}
[12/07 19:08:58     26s] @file 806: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][19]/Q} .original_name {fir_filter/sum_r_reg[14][19]/Q}}
[12/07 19:08:58     26s] @file 807: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][20]/Q} .original_name {fir_filter/sum_r_reg[14][20]/Q}}
[12/07 19:08:58     26s] @file 808: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][21]/Q} .original_name {fir_filter/sum_r_reg[14][21]/Q}}
[12/07 19:08:58     26s] @file 809: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[14][22]/Q} .original_name {fir_filter/sum_r_reg[14][22]/QN}}
[12/07 19:08:58     26s] @file 810: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][0]/Q} .original_name {fir_filter/sum_r_reg[15][0]/Q}}
[12/07 19:08:58     26s] @file 811: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][0]/QN} .original_name {fir_filter/sum_r_reg[15][0]/Q}}
[12/07 19:08:58     26s] @file 812: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][1]/Q} .original_name {fir_filter/sum_r_reg[15][1]/Q}}
[12/07 19:08:58     26s] @file 813: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][2]/Q} .original_name {fir_filter/sum_r_reg[15][2]/Q}}
[12/07 19:08:58     26s] @file 814: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][3]/Q} .original_name {fir_filter/sum_r_reg[15][3]/Q}}
[12/07 19:08:58     26s] @file 815: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][4]/Q} .original_name {fir_filter/sum_r_reg[15][4]/Q}}
[12/07 19:08:58     26s] @file 816: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][5]/Q} .original_name {fir_filter/sum_r_reg[15][5]/Q}}
[12/07 19:08:58     26s] @file 817: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][6]/Q} .original_name {fir_filter/sum_r_reg[15][6]/Q}}
[12/07 19:08:58     26s] @file 818: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][7]/Q} .original_name {fir_filter/sum_r_reg[15][7]/Q}}
[12/07 19:08:58     26s] @file 819: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][8]/Q} .original_name {fir_filter/sum_r_reg[15][8]/Q}}
[12/07 19:08:58     26s] @file 820: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][9]/Q} .original_name {fir_filter/sum_r_reg[15][9]/Q}}
[12/07 19:08:58     26s] @file 821: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][10]/Q} .original_name {fir_filter/sum_r_reg[15][10]/Q}}
[12/07 19:08:58     26s] @file 822: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][11]/Q} .original_name {fir_filter/sum_r_reg[15][11]/Q}}
[12/07 19:08:58     26s] @file 823: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][12]/Q} .original_name {fir_filter/sum_r_reg[15][12]/Q}}
[12/07 19:08:58     26s] @file 824: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][13]/Q} .original_name {fir_filter/sum_r_reg[15][13]/Q}}
[12/07 19:08:58     26s] @file 825: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][14]/Q} .original_name {fir_filter/sum_r_reg[15][14]/Q}}
[12/07 19:08:58     26s] @file 826: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][15]/Q} .original_name {fir_filter/sum_r_reg[15][15]/Q}}
[12/07 19:08:58     26s] @file 827: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][16]/Q} .original_name {fir_filter/sum_r_reg[15][16]/Q}}
[12/07 19:08:58     26s] @file 828: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][17]/Q} .original_name {fir_filter/sum_r_reg[15][17]/Q}}
[12/07 19:08:58     26s] @file 829: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][18]/Q} .original_name {fir_filter/sum_r_reg[15][18]/Q}}
[12/07 19:08:58     26s] @file 830: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][19]/Q} .original_name {fir_filter/sum_r_reg[15][19]/Q}}
[12/07 19:08:58     26s] @file 831: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][20]/Q} .original_name {fir_filter/sum_r_reg[15][20]/Q}}
[12/07 19:08:58     26s] @file 832: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][21]/Q} .original_name {fir_filter/sum_r_reg[15][21]/Q}}
[12/07 19:08:58     26s] @file 833: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[15][22]/Q} .original_name {fir_filter/sum_r_reg[15][22]/QN}}
[12/07 19:08:58     26s] @file 834: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][0]/Q} .original_name {fir_filter/sum_r_reg[16][0]/Q}}
[12/07 19:08:58     26s] @file 835: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][0]/QN} .original_name {fir_filter/sum_r_reg[16][0]/Q}}
[12/07 19:08:58     26s] @file 836: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][1]/Q} .original_name {fir_filter/sum_r_reg[16][1]/Q}}
[12/07 19:08:58     26s] @file 837: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][2]/Q} .original_name {fir_filter/sum_r_reg[16][2]/Q}}
[12/07 19:08:58     26s] @file 838: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][3]/Q} .original_name {fir_filter/sum_r_reg[16][3]/Q}}
[12/07 19:08:58     26s] @file 839: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][4]/Q} .original_name {fir_filter/sum_r_reg[16][4]/Q}}
[12/07 19:08:58     26s] @file 840: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][5]/Q} .original_name {fir_filter/sum_r_reg[16][5]/Q}}
[12/07 19:08:58     26s] @file 841: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][6]/Q} .original_name {fir_filter/sum_r_reg[16][6]/Q}}
[12/07 19:08:58     26s] @file 842: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][7]/Q} .original_name {fir_filter/sum_r_reg[16][7]/Q}}
[12/07 19:08:58     26s] @file 843: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][8]/Q} .original_name {fir_filter/sum_r_reg[16][8]/Q}}
[12/07 19:08:58     26s] @file 844: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][9]/Q} .original_name {fir_filter/sum_r_reg[16][9]/Q}}
[12/07 19:08:58     26s] @file 845: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][10]/Q} .original_name {fir_filter/sum_r_reg[16][10]/Q}}
[12/07 19:08:58     26s] @file 846: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][11]/Q} .original_name {fir_filter/sum_r_reg[16][11]/Q}}
[12/07 19:08:58     26s] @file 847: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][12]/Q} .original_name {fir_filter/sum_r_reg[16][12]/Q}}
[12/07 19:08:58     26s] @file 848: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][13]/Q} .original_name {fir_filter/sum_r_reg[16][13]/Q}}
[12/07 19:08:58     26s] @file 849: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][14]/Q} .original_name {fir_filter/sum_r_reg[16][14]/Q}}
[12/07 19:08:58     26s] @file 850: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][15]/Q} .original_name {fir_filter/sum_r_reg[16][15]/Q}}
[12/07 19:08:58     26s] @file 851: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][16]/Q} .original_name {fir_filter/sum_r_reg[16][16]/Q}}
[12/07 19:08:58     26s] @file 852: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][17]/Q} .original_name {fir_filter/sum_r_reg[16][17]/Q}}
[12/07 19:08:58     26s] @file 853: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][18]/Q} .original_name {fir_filter/sum_r_reg[16][18]/Q}}
[12/07 19:08:58     26s] @file 854: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][19]/Q} .original_name {fir_filter/sum_r_reg[16][19]/Q}}
[12/07 19:08:58     26s] @file 855: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][20]/Q} .original_name {fir_filter/sum_r_reg[16][20]/Q}}
[12/07 19:08:58     26s] @file 856: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][21]/Q} .original_name {fir_filter/sum_r_reg[16][21]/Q}}
[12/07 19:08:58     26s] @file 857: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[16][22]/Q} .original_name {fir_filter/sum_r_reg[16][22]/QN}}
[12/07 19:08:58     26s] @file 858: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][0]/Q} .original_name {fir_filter/sum_r_reg[17][0]/Q}}
[12/07 19:08:58     26s] @file 859: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][0]/QN} .original_name {fir_filter/sum_r_reg[17][0]/Q}}
[12/07 19:08:58     26s] @file 860: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][1]/Q} .original_name {fir_filter/sum_r_reg[17][1]/Q}}
[12/07 19:08:58     26s] @file 861: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][2]/Q} .original_name {fir_filter/sum_r_reg[17][2]/Q}}
[12/07 19:08:58     26s] @file 862: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][3]/Q} .original_name {fir_filter/sum_r_reg[17][3]/Q}}
[12/07 19:08:58     26s] @file 863: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][4]/Q} .original_name {fir_filter/sum_r_reg[17][4]/Q}}
[12/07 19:08:58     26s] @file 864: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][5]/Q} .original_name {fir_filter/sum_r_reg[17][5]/Q}}
[12/07 19:08:58     26s] @file 865: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][6]/Q} .original_name {fir_filter/sum_r_reg[17][6]/Q}}
[12/07 19:08:58     26s] @file 866: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][7]/Q} .original_name {fir_filter/sum_r_reg[17][7]/Q}}
[12/07 19:08:58     26s] @file 867: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][8]/Q} .original_name {fir_filter/sum_r_reg[17][8]/Q}}
[12/07 19:08:58     26s] @file 868: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][9]/Q} .original_name {fir_filter/sum_r_reg[17][9]/Q}}
[12/07 19:08:58     26s] @file 869: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][10]/Q} .original_name {fir_filter/sum_r_reg[17][10]/Q}}
[12/07 19:08:58     26s] @file 870: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][11]/Q} .original_name {fir_filter/sum_r_reg[17][11]/Q}}
[12/07 19:08:58     26s] @file 871: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][12]/Q} .original_name {fir_filter/sum_r_reg[17][12]/Q}}
[12/07 19:08:58     26s] @file 872: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][13]/Q} .original_name {fir_filter/sum_r_reg[17][13]/Q}}
[12/07 19:08:58     26s] @file 873: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][14]/Q} .original_name {fir_filter/sum_r_reg[17][14]/Q}}
[12/07 19:08:58     26s] @file 874: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][15]/Q} .original_name {fir_filter/sum_r_reg[17][15]/Q}}
[12/07 19:08:58     26s] @file 875: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][16]/Q} .original_name {fir_filter/sum_r_reg[17][16]/Q}}
[12/07 19:08:58     26s] @file 876: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][17]/Q} .original_name {fir_filter/sum_r_reg[17][17]/Q}}
[12/07 19:08:58     26s] @file 877: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][18]/Q} .original_name {fir_filter/sum_r_reg[17][18]/Q}}
[12/07 19:08:58     26s] @file 878: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][19]/Q} .original_name {fir_filter/sum_r_reg[17][19]/Q}}
[12/07 19:08:58     26s] @file 879: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][20]/Q} .original_name {fir_filter/sum_r_reg[17][20]/Q}}
[12/07 19:08:58     26s] @file 880: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][21]/Q} .original_name {fir_filter/sum_r_reg[17][21]/Q}}
[12/07 19:08:58     26s] @file 881: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[17][22]/Q} .original_name {fir_filter/sum_r_reg[17][22]/QN}}
[12/07 19:08:58     26s] @file 882: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][0]/Q} .original_name {fir_filter/sum_r_reg[18][0]/Q}}
[12/07 19:08:58     26s] @file 883: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][0]/QN} .original_name {fir_filter/sum_r_reg[18][0]/Q}}
[12/07 19:08:58     26s] @file 884: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][1]/Q} .original_name {fir_filter/sum_r_reg[18][1]/Q}}
[12/07 19:08:58     26s] @file 885: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][2]/Q} .original_name {fir_filter/sum_r_reg[18][2]/Q}}
[12/07 19:08:58     26s] @file 886: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][3]/Q} .original_name {fir_filter/sum_r_reg[18][3]/Q}}
[12/07 19:08:58     26s] @file 887: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][4]/Q} .original_name {fir_filter/sum_r_reg[18][4]/Q}}
[12/07 19:08:58     26s] @file 888: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][5]/Q} .original_name {fir_filter/sum_r_reg[18][5]/Q}}
[12/07 19:08:58     26s] @file 889: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][6]/Q} .original_name {fir_filter/sum_r_reg[18][6]/Q}}
[12/07 19:08:58     26s] @file 890: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][7]/Q} .original_name {fir_filter/sum_r_reg[18][7]/Q}}
[12/07 19:08:58     26s] @file 891: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][8]/Q} .original_name {fir_filter/sum_r_reg[18][8]/Q}}
[12/07 19:08:58     26s] @file 892: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][9]/Q} .original_name {fir_filter/sum_r_reg[18][9]/Q}}
[12/07 19:08:58     26s] @file 893: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][10]/Q} .original_name {fir_filter/sum_r_reg[18][10]/Q}}
[12/07 19:08:58     26s] @file 894: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][11]/Q} .original_name {fir_filter/sum_r_reg[18][11]/Q}}
[12/07 19:08:58     26s] @file 895: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][12]/Q} .original_name {fir_filter/sum_r_reg[18][12]/Q}}
[12/07 19:08:58     26s] @file 896: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][13]/Q} .original_name {fir_filter/sum_r_reg[18][13]/Q}}
[12/07 19:08:58     26s] @file 897: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][14]/Q} .original_name {fir_filter/sum_r_reg[18][14]/Q}}
[12/07 19:08:58     26s] @file 898: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][15]/Q} .original_name {fir_filter/sum_r_reg[18][15]/Q}}
[12/07 19:08:58     26s] @file 899: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][16]/Q} .original_name {fir_filter/sum_r_reg[18][16]/Q}}
[12/07 19:08:58     26s] @file 900: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][17]/Q} .original_name {fir_filter/sum_r_reg[18][17]/Q}}
[12/07 19:08:58     26s] @file 901: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][18]/Q} .original_name {fir_filter/sum_r_reg[18][18]/Q}}
[12/07 19:08:58     26s] @file 902: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][19]/Q} .original_name {fir_filter/sum_r_reg[18][19]/Q}}
[12/07 19:08:58     26s] @file 903: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][20]/Q} .original_name {fir_filter/sum_r_reg[18][20]/Q}}
[12/07 19:08:58     26s] @file 904: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][21]/Q} .original_name {fir_filter/sum_r_reg[18][21]/Q}}
[12/07 19:08:58     26s] @file 905: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[18][22]/Q} .original_name {fir_filter/sum_r_reg[18][22]/QN}}
[12/07 19:08:58     26s] @file 906: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][0]/Q} .original_name {fir_filter/sum_r_reg[19][0]/Q}}
[12/07 19:08:58     26s] @file 907: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][0]/QN} .original_name {fir_filter/sum_r_reg[19][0]/Q}}
[12/07 19:08:58     26s] @file 908: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][1]/Q} .original_name {fir_filter/sum_r_reg[19][1]/Q}}
[12/07 19:08:58     26s] @file 909: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][2]/Q} .original_name {fir_filter/sum_r_reg[19][2]/Q}}
[12/07 19:08:58     26s] @file 910: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][3]/Q} .original_name {fir_filter/sum_r_reg[19][3]/Q}}
[12/07 19:08:58     26s] @file 911: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][4]/Q} .original_name {fir_filter/sum_r_reg[19][4]/Q}}
[12/07 19:08:58     26s] @file 912: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][5]/Q} .original_name {fir_filter/sum_r_reg[19][5]/Q}}
[12/07 19:08:58     26s] @file 913: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][6]/Q} .original_name {fir_filter/sum_r_reg[19][6]/Q}}
[12/07 19:08:58     26s] @file 914: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][7]/Q} .original_name {fir_filter/sum_r_reg[19][7]/Q}}
[12/07 19:08:58     26s] @file 915: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][8]/Q} .original_name {fir_filter/sum_r_reg[19][8]/Q}}
[12/07 19:08:58     26s] @file 916: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][9]/Q} .original_name {fir_filter/sum_r_reg[19][9]/Q}}
[12/07 19:08:58     26s] @file 917: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][10]/Q} .original_name {fir_filter/sum_r_reg[19][10]/Q}}
[12/07 19:08:58     26s] @file 918: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][11]/Q} .original_name {fir_filter/sum_r_reg[19][11]/Q}}
[12/07 19:08:58     26s] @file 919: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][12]/Q} .original_name {fir_filter/sum_r_reg[19][12]/Q}}
[12/07 19:08:58     26s] @file 920: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][13]/Q} .original_name {fir_filter/sum_r_reg[19][13]/Q}}
[12/07 19:08:58     26s] @file 921: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][14]/Q} .original_name {fir_filter/sum_r_reg[19][14]/Q}}
[12/07 19:08:58     26s] @file 922: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][15]/Q} .original_name {fir_filter/sum_r_reg[19][15]/Q}}
[12/07 19:08:58     26s] @file 923: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][16]/Q} .original_name {fir_filter/sum_r_reg[19][16]/Q}}
[12/07 19:08:58     26s] @file 924: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][17]/Q} .original_name {fir_filter/sum_r_reg[19][17]/Q}}
[12/07 19:08:58     26s] @file 925: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][18]/Q} .original_name {fir_filter/sum_r_reg[19][18]/Q}}
[12/07 19:08:58     26s] @file 926: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][19]/Q} .original_name {fir_filter/sum_r_reg[19][19]/Q}}
[12/07 19:08:58     26s] @file 927: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][20]/Q} .original_name {fir_filter/sum_r_reg[19][20]/Q}}
[12/07 19:08:58     26s] @file 928: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][21]/Q} .original_name {fir_filter/sum_r_reg[19][21]/Q}}
[12/07 19:08:58     26s] @file 929: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[19][22]/Q} .original_name {fir_filter/sum_r_reg[19][22]/QN}}
[12/07 19:08:58     26s] @file 930: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][0]/Q} .original_name {fir_filter/sum_r_reg[20][0]/Q}}
[12/07 19:08:58     26s] @file 931: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][0]/QN} .original_name {fir_filter/sum_r_reg[20][0]/Q}}
[12/07 19:08:58     26s] @file 932: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][1]/Q} .original_name {fir_filter/sum_r_reg[20][1]/Q}}
[12/07 19:08:58     26s] @file 933: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][2]/Q} .original_name {fir_filter/sum_r_reg[20][2]/Q}}
[12/07 19:08:58     26s] @file 934: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][3]/Q} .original_name {fir_filter/sum_r_reg[20][3]/Q}}
[12/07 19:08:58     26s] @file 935: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][4]/Q} .original_name {fir_filter/sum_r_reg[20][4]/Q}}
[12/07 19:08:58     26s] @file 936: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][5]/Q} .original_name {fir_filter/sum_r_reg[20][5]/Q}}
[12/07 19:08:58     26s] @file 937: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][6]/Q} .original_name {fir_filter/sum_r_reg[20][6]/Q}}
[12/07 19:08:58     26s] @file 938: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][7]/Q} .original_name {fir_filter/sum_r_reg[20][7]/Q}}
[12/07 19:08:58     26s] @file 939: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][8]/Q} .original_name {fir_filter/sum_r_reg[20][8]/Q}}
[12/07 19:08:58     26s] @file 940: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][9]/Q} .original_name {fir_filter/sum_r_reg[20][9]/Q}}
[12/07 19:08:58     26s] @file 941: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][10]/Q} .original_name {fir_filter/sum_r_reg[20][10]/Q}}
[12/07 19:08:58     26s] @file 942: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][11]/Q} .original_name {fir_filter/sum_r_reg[20][11]/Q}}
[12/07 19:08:58     26s] @file 943: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][12]/Q} .original_name {fir_filter/sum_r_reg[20][12]/Q}}
[12/07 19:08:58     26s] @file 944: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][13]/Q} .original_name {fir_filter/sum_r_reg[20][13]/Q}}
[12/07 19:08:58     26s] @file 945: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][14]/Q} .original_name {fir_filter/sum_r_reg[20][14]/Q}}
[12/07 19:08:58     26s] @file 946: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][15]/Q} .original_name {fir_filter/sum_r_reg[20][15]/Q}}
[12/07 19:08:58     26s] @file 947: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][16]/Q} .original_name {fir_filter/sum_r_reg[20][16]/Q}}
[12/07 19:08:58     26s] @file 948: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][17]/Q} .original_name {fir_filter/sum_r_reg[20][17]/Q}}
[12/07 19:08:58     26s] @file 949: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][18]/Q} .original_name {fir_filter/sum_r_reg[20][18]/Q}}
[12/07 19:08:58     26s] @file 950: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][19]/Q} .original_name {fir_filter/sum_r_reg[20][19]/Q}}
[12/07 19:08:58     26s] @file 951: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][20]/Q} .original_name {fir_filter/sum_r_reg[20][20]/Q}}
[12/07 19:08:58     26s] @file 952: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][21]/Q} .original_name {fir_filter/sum_r_reg[20][21]/Q}}
[12/07 19:08:58     26s] @file 953: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[20][22]/Q} .original_name {fir_filter/sum_r_reg[20][22]/QN}}
[12/07 19:08:58     26s] @file 954: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][0]/Q} .original_name {fir_filter/sum_r_reg[21][0]/Q}}
[12/07 19:08:58     26s] @file 955: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][0]/QN} .original_name {fir_filter/sum_r_reg[21][0]/Q}}
[12/07 19:08:58     26s] @file 956: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][1]/Q} .original_name {fir_filter/sum_r_reg[21][1]/Q}}
[12/07 19:08:58     26s] @file 957: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][2]/Q} .original_name {fir_filter/sum_r_reg[21][2]/Q}}
[12/07 19:08:58     26s] @file 958: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][3]/Q} .original_name {fir_filter/sum_r_reg[21][3]/Q}}
[12/07 19:08:58     26s] @file 959: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][4]/Q} .original_name {fir_filter/sum_r_reg[21][4]/Q}}
[12/07 19:08:58     26s] @file 960: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][5]/Q} .original_name {fir_filter/sum_r_reg[21][5]/Q}}
[12/07 19:08:58     26s] @file 961: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][6]/Q} .original_name {fir_filter/sum_r_reg[21][6]/Q}}
[12/07 19:08:58     26s] @file 962: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][7]/Q} .original_name {fir_filter/sum_r_reg[21][7]/Q}}
[12/07 19:08:58     26s] @file 963: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][8]/Q} .original_name {fir_filter/sum_r_reg[21][8]/Q}}
[12/07 19:08:58     26s] @file 964: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][9]/Q} .original_name {fir_filter/sum_r_reg[21][9]/Q}}
[12/07 19:08:58     26s] @file 965: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][10]/Q} .original_name {fir_filter/sum_r_reg[21][10]/Q}}
[12/07 19:08:58     26s] @file 966: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][11]/Q} .original_name {fir_filter/sum_r_reg[21][11]/Q}}
[12/07 19:08:58     26s] @file 967: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][12]/Q} .original_name {fir_filter/sum_r_reg[21][12]/Q}}
[12/07 19:08:58     26s] @file 968: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][13]/Q} .original_name {fir_filter/sum_r_reg[21][13]/Q}}
[12/07 19:08:58     26s] @file 969: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][14]/Q} .original_name {fir_filter/sum_r_reg[21][14]/Q}}
[12/07 19:08:58     26s] @file 970: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][15]/Q} .original_name {fir_filter/sum_r_reg[21][15]/Q}}
[12/07 19:08:58     26s] @file 971: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][16]/Q} .original_name {fir_filter/sum_r_reg[21][16]/Q}}
[12/07 19:08:58     26s] @file 972: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][17]/Q} .original_name {fir_filter/sum_r_reg[21][17]/Q}}
[12/07 19:08:58     26s] @file 973: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][18]/Q} .original_name {fir_filter/sum_r_reg[21][18]/Q}}
[12/07 19:08:58     26s] @file 974: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][19]/Q} .original_name {fir_filter/sum_r_reg[21][19]/Q}}
[12/07 19:08:58     26s] @file 975: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][20]/Q} .original_name {fir_filter/sum_r_reg[21][20]/Q}}
[12/07 19:08:58     26s] @file 976: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][21]/Q} .original_name {fir_filter/sum_r_reg[21][21]/Q}}
[12/07 19:08:58     26s] @file 977: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[21][22]/Q} .original_name {fir_filter/sum_r_reg[21][22]/QN}}
[12/07 19:08:58     26s] @file 978: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][0]/Q} .original_name {fir_filter/sum_r_reg[22][0]/Q}}
[12/07 19:08:58     26s] @file 979: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][0]/QN} .original_name {fir_filter/sum_r_reg[22][0]/Q}}
[12/07 19:08:58     26s] @file 980: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][1]/Q} .original_name {fir_filter/sum_r_reg[22][1]/Q}}
[12/07 19:08:58     26s] @file 981: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][2]/Q} .original_name {fir_filter/sum_r_reg[22][2]/Q}}
[12/07 19:08:58     26s] @file 982: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][3]/Q} .original_name {fir_filter/sum_r_reg[22][3]/Q}}
[12/07 19:08:58     26s] @file 983: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][4]/Q} .original_name {fir_filter/sum_r_reg[22][4]/Q}}
[12/07 19:08:58     26s] @file 984: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][5]/Q} .original_name {fir_filter/sum_r_reg[22][5]/Q}}
[12/07 19:08:58     26s] @file 985: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][6]/Q} .original_name {fir_filter/sum_r_reg[22][6]/Q}}
[12/07 19:08:58     26s] @file 986: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][7]/Q} .original_name {fir_filter/sum_r_reg[22][7]/Q}}
[12/07 19:08:58     26s] @file 987: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][8]/Q} .original_name {fir_filter/sum_r_reg[22][8]/Q}}
[12/07 19:08:58     26s] @file 988: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][9]/Q} .original_name {fir_filter/sum_r_reg[22][9]/Q}}
[12/07 19:08:58     26s] @file 989: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][10]/Q} .original_name {fir_filter/sum_r_reg[22][10]/Q}}
[12/07 19:08:58     26s] @file 990: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][11]/Q} .original_name {fir_filter/sum_r_reg[22][11]/Q}}
[12/07 19:08:58     26s] @file 991: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][12]/Q} .original_name {fir_filter/sum_r_reg[22][12]/Q}}
[12/07 19:08:58     26s] @file 992: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][13]/Q} .original_name {fir_filter/sum_r_reg[22][13]/Q}}
[12/07 19:08:58     26s] @file 993: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][14]/Q} .original_name {fir_filter/sum_r_reg[22][14]/Q}}
[12/07 19:08:58     26s] @file 994: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][15]/Q} .original_name {fir_filter/sum_r_reg[22][15]/Q}}
[12/07 19:08:58     26s] @file 995: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][16]/Q} .original_name {fir_filter/sum_r_reg[22][16]/Q}}
[12/07 19:08:58     26s] @file 996: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][17]/Q} .original_name {fir_filter/sum_r_reg[22][17]/Q}}
[12/07 19:08:58     26s] @file 997: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][18]/Q} .original_name {fir_filter/sum_r_reg[22][18]/Q}}
[12/07 19:08:58     26s] @file 998: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][19]/Q} .original_name {fir_filter/sum_r_reg[22][19]/Q}}
[12/07 19:08:58     26s] @file 999: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][20]/Q} .original_name {fir_filter/sum_r_reg[22][20]/Q}}
[12/07 19:08:58     26s] @file 1000: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][21]/Q} .original_name {fir_filter/sum_r_reg[22][21]/Q}}
[12/07 19:08:58     26s] @file 1001: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[22][22]/Q} .original_name {fir_filter/sum_r_reg[22][22]/QN}}
[12/07 19:08:58     26s] @file 1002: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][0]/Q} .original_name {fir_filter/sum_r_reg[23][0]/Q}}
[12/07 19:08:58     26s] @file 1003: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][0]/QN} .original_name {fir_filter/sum_r_reg[23][0]/Q}}
[12/07 19:08:58     26s] @file 1004: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][1]/Q} .original_name {fir_filter/sum_r_reg[23][1]/Q}}
[12/07 19:08:58     26s] @file 1005: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][2]/Q} .original_name {fir_filter/sum_r_reg[23][2]/Q}}
[12/07 19:08:58     26s] @file 1006: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][3]/Q} .original_name {fir_filter/sum_r_reg[23][3]/Q}}
[12/07 19:08:58     26s] @file 1007: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][4]/Q} .original_name {fir_filter/sum_r_reg[23][4]/Q}}
[12/07 19:08:58     26s] @file 1008: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][5]/Q} .original_name {fir_filter/sum_r_reg[23][5]/Q}}
[12/07 19:08:58     26s] @file 1009: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][6]/Q} .original_name {fir_filter/sum_r_reg[23][6]/Q}}
[12/07 19:08:58     26s] @file 1010: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][7]/Q} .original_name {fir_filter/sum_r_reg[23][7]/Q}}
[12/07 19:08:58     26s] @file 1011: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][8]/Q} .original_name {fir_filter/sum_r_reg[23][8]/Q}}
[12/07 19:08:58     26s] @file 1012: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][9]/Q} .original_name {fir_filter/sum_r_reg[23][9]/Q}}
[12/07 19:08:58     26s] @file 1013: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][10]/Q} .original_name {fir_filter/sum_r_reg[23][10]/Q}}
[12/07 19:08:58     26s] @file 1014: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][11]/Q} .original_name {fir_filter/sum_r_reg[23][11]/Q}}
[12/07 19:08:58     26s] @file 1015: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][12]/Q} .original_name {fir_filter/sum_r_reg[23][12]/Q}}
[12/07 19:08:58     26s] @file 1016: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][13]/Q} .original_name {fir_filter/sum_r_reg[23][13]/Q}}
[12/07 19:08:58     26s] @file 1017: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][14]/Q} .original_name {fir_filter/sum_r_reg[23][14]/Q}}
[12/07 19:08:58     26s] @file 1018: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][15]/Q} .original_name {fir_filter/sum_r_reg[23][15]/Q}}
[12/07 19:08:58     26s] @file 1019: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][16]/Q} .original_name {fir_filter/sum_r_reg[23][16]/Q}}
[12/07 19:08:58     26s] @file 1020: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][17]/Q} .original_name {fir_filter/sum_r_reg[23][17]/Q}}
[12/07 19:08:58     26s] @file 1021: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][18]/Q} .original_name {fir_filter/sum_r_reg[23][18]/Q}}
[12/07 19:08:58     26s] @file 1022: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][19]/Q} .original_name {fir_filter/sum_r_reg[23][19]/Q}}
[12/07 19:08:58     26s] @file 1023: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][20]/Q} .original_name {fir_filter/sum_r_reg[23][20]/Q}}
[12/07 19:08:58     26s] @file 1024: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][21]/Q} .original_name {fir_filter/sum_r_reg[23][21]/Q}}
[12/07 19:08:58     26s] @file 1025: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[23][22]/Q} .original_name {fir_filter/sum_r_reg[23][22]/QN}}
[12/07 19:08:58     26s] @file 1026: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][0]/Q} .original_name {fir_filter/sum_r_reg[24][0]/Q}}
[12/07 19:08:58     26s] @file 1027: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][0]/QN} .original_name {fir_filter/sum_r_reg[24][0]/Q}}
[12/07 19:08:58     26s] @file 1028: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][1]/Q} .original_name {fir_filter/sum_r_reg[24][1]/Q}}
[12/07 19:08:58     26s] @file 1029: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][2]/Q} .original_name {fir_filter/sum_r_reg[24][2]/Q}}
[12/07 19:08:58     26s] @file 1030: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][3]/Q} .original_name {fir_filter/sum_r_reg[24][3]/Q}}
[12/07 19:08:58     26s] @file 1031: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][4]/Q} .original_name {fir_filter/sum_r_reg[24][4]/Q}}
[12/07 19:08:58     26s] @file 1032: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][5]/Q} .original_name {fir_filter/sum_r_reg[24][5]/Q}}
[12/07 19:08:58     26s] @file 1033: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][6]/Q} .original_name {fir_filter/sum_r_reg[24][6]/Q}}
[12/07 19:08:58     26s] @file 1034: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][7]/Q} .original_name {fir_filter/sum_r_reg[24][7]/Q}}
[12/07 19:08:58     26s] @file 1035: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][8]/Q} .original_name {fir_filter/sum_r_reg[24][8]/Q}}
[12/07 19:08:58     26s] @file 1036: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][9]/Q} .original_name {fir_filter/sum_r_reg[24][9]/Q}}
[12/07 19:08:58     26s] @file 1037: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][10]/Q} .original_name {fir_filter/sum_r_reg[24][10]/Q}}
[12/07 19:08:58     26s] @file 1038: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][11]/Q} .original_name {fir_filter/sum_r_reg[24][11]/Q}}
[12/07 19:08:58     26s] @file 1039: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][12]/Q} .original_name {fir_filter/sum_r_reg[24][12]/Q}}
[12/07 19:08:58     26s] @file 1040: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][13]/Q} .original_name {fir_filter/sum_r_reg[24][13]/Q}}
[12/07 19:08:58     26s] @file 1041: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][14]/Q} .original_name {fir_filter/sum_r_reg[24][14]/Q}}
[12/07 19:08:58     26s] @file 1042: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][15]/Q} .original_name {fir_filter/sum_r_reg[24][15]/Q}}
[12/07 19:08:58     26s] @file 1043: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][16]/Q} .original_name {fir_filter/sum_r_reg[24][16]/Q}}
[12/07 19:08:58     26s] @file 1044: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][17]/Q} .original_name {fir_filter/sum_r_reg[24][17]/Q}}
[12/07 19:08:58     26s] @file 1045: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][18]/Q} .original_name {fir_filter/sum_r_reg[24][18]/Q}}
[12/07 19:08:58     26s] @file 1046: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][19]/Q} .original_name {fir_filter/sum_r_reg[24][19]/Q}}
[12/07 19:08:58     26s] @file 1047: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][20]/Q} .original_name {fir_filter/sum_r_reg[24][20]/Q}}
[12/07 19:08:58     26s] @file 1048: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][21]/Q} .original_name {fir_filter/sum_r_reg[24][21]/Q}}
[12/07 19:08:58     26s] @file 1049: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[24][22]/Q} .original_name {fir_filter/sum_r_reg[24][22]/QN}}
[12/07 19:08:58     26s] @file 1050: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][0]/Q} .original_name {fir_filter/sum_r_reg[25][0]/Q}}
[12/07 19:08:58     26s] @file 1051: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][0]/QN} .original_name {fir_filter/sum_r_reg[25][0]/Q}}
[12/07 19:08:58     26s] @file 1052: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][1]/Q} .original_name {fir_filter/sum_r_reg[25][1]/Q}}
[12/07 19:08:58     26s] @file 1053: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][2]/Q} .original_name {fir_filter/sum_r_reg[25][2]/Q}}
[12/07 19:08:58     26s] @file 1054: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][3]/Q} .original_name {fir_filter/sum_r_reg[25][3]/Q}}
[12/07 19:08:58     26s] @file 1055: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][4]/Q} .original_name {fir_filter/sum_r_reg[25][4]/Q}}
[12/07 19:08:58     26s] @file 1056: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][5]/Q} .original_name {fir_filter/sum_r_reg[25][5]/Q}}
[12/07 19:08:58     26s] @file 1057: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][6]/Q} .original_name {fir_filter/sum_r_reg[25][6]/Q}}
[12/07 19:08:58     26s] @file 1058: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][7]/Q} .original_name {fir_filter/sum_r_reg[25][7]/Q}}
[12/07 19:08:58     26s] @file 1059: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][8]/Q} .original_name {fir_filter/sum_r_reg[25][8]/Q}}
[12/07 19:08:58     26s] @file 1060: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][9]/Q} .original_name {fir_filter/sum_r_reg[25][9]/Q}}
[12/07 19:08:58     26s] @file 1061: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][10]/Q} .original_name {fir_filter/sum_r_reg[25][10]/Q}}
[12/07 19:08:58     26s] @file 1062: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][11]/Q} .original_name {fir_filter/sum_r_reg[25][11]/Q}}
[12/07 19:08:58     26s] @file 1063: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][12]/Q} .original_name {fir_filter/sum_r_reg[25][12]/Q}}
[12/07 19:08:58     26s] @file 1064: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][13]/Q} .original_name {fir_filter/sum_r_reg[25][13]/Q}}
[12/07 19:08:58     26s] @file 1065: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][14]/Q} .original_name {fir_filter/sum_r_reg[25][14]/Q}}
[12/07 19:08:58     26s] @file 1066: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][15]/Q} .original_name {fir_filter/sum_r_reg[25][15]/Q}}
[12/07 19:08:58     26s] @file 1067: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][16]/Q} .original_name {fir_filter/sum_r_reg[25][16]/Q}}
[12/07 19:08:58     26s] @file 1068: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][17]/Q} .original_name {fir_filter/sum_r_reg[25][17]/Q}}
[12/07 19:08:58     26s] @file 1069: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][18]/Q} .original_name {fir_filter/sum_r_reg[25][18]/Q}}
[12/07 19:08:58     26s] @file 1070: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][19]/Q} .original_name {fir_filter/sum_r_reg[25][19]/Q}}
[12/07 19:08:58     26s] @file 1071: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][20]/Q} .original_name {fir_filter/sum_r_reg[25][20]/Q}}
[12/07 19:08:58     26s] @file 1072: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][21]/Q} .original_name {fir_filter/sum_r_reg[25][21]/Q}}
[12/07 19:08:58     26s] @file 1073: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[25][22]/Q} .original_name {fir_filter/sum_r_reg[25][22]/QN}}
[12/07 19:08:58     26s] @file 1074: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][0]/Q} .original_name {fir_filter/sum_r_reg[26][0]/Q}}
[12/07 19:08:58     26s] @file 1075: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][0]/QN} .original_name {fir_filter/sum_r_reg[26][0]/Q}}
[12/07 19:08:58     26s] @file 1076: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][1]/Q} .original_name {fir_filter/sum_r_reg[26][1]/Q}}
[12/07 19:08:58     26s] @file 1077: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][2]/Q} .original_name {fir_filter/sum_r_reg[26][2]/Q}}
[12/07 19:08:58     26s] @file 1078: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][3]/Q} .original_name {fir_filter/sum_r_reg[26][3]/Q}}
[12/07 19:08:58     26s] @file 1079: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][4]/Q} .original_name {fir_filter/sum_r_reg[26][4]/Q}}
[12/07 19:08:58     26s] @file 1080: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][5]/Q} .original_name {fir_filter/sum_r_reg[26][5]/Q}}
[12/07 19:08:58     26s] @file 1081: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][6]/Q} .original_name {fir_filter/sum_r_reg[26][6]/Q}}
[12/07 19:08:58     26s] @file 1082: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][7]/Q} .original_name {fir_filter/sum_r_reg[26][7]/Q}}
[12/07 19:08:58     26s] @file 1083: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][8]/Q} .original_name {fir_filter/sum_r_reg[26][8]/Q}}
[12/07 19:08:58     26s] @file 1084: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][9]/Q} .original_name {fir_filter/sum_r_reg[26][9]/Q}}
[12/07 19:08:58     26s] @file 1085: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][10]/Q} .original_name {fir_filter/sum_r_reg[26][10]/Q}}
[12/07 19:08:58     26s] @file 1086: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][11]/Q} .original_name {fir_filter/sum_r_reg[26][11]/Q}}
[12/07 19:08:58     26s] @file 1087: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][12]/Q} .original_name {fir_filter/sum_r_reg[26][12]/Q}}
[12/07 19:08:58     26s] @file 1088: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][13]/Q} .original_name {fir_filter/sum_r_reg[26][13]/Q}}
[12/07 19:08:58     26s] @file 1089: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][14]/Q} .original_name {fir_filter/sum_r_reg[26][14]/Q}}
[12/07 19:08:58     26s] @file 1090: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][15]/Q} .original_name {fir_filter/sum_r_reg[26][15]/Q}}
[12/07 19:08:58     26s] @file 1091: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][16]/Q} .original_name {fir_filter/sum_r_reg[26][16]/Q}}
[12/07 19:08:58     26s] @file 1092: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][17]/Q} .original_name {fir_filter/sum_r_reg[26][17]/Q}}
[12/07 19:08:58     26s] @file 1093: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][18]/Q} .original_name {fir_filter/sum_r_reg[26][18]/Q}}
[12/07 19:08:58     26s] @file 1094: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][19]/Q} .original_name {fir_filter/sum_r_reg[26][19]/Q}}
[12/07 19:08:58     26s] @file 1095: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][20]/Q} .original_name {fir_filter/sum_r_reg[26][20]/Q}}
[12/07 19:08:58     26s] @file 1096: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][21]/Q} .original_name {fir_filter/sum_r_reg[26][21]/Q}}
[12/07 19:08:58     26s] @file 1097: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[26][22]/Q} .original_name {fir_filter/sum_r_reg[26][22]/QN}}
[12/07 19:08:58     26s] @file 1098: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][0]/Q} .original_name {fir_filter/sum_r_reg[27][0]/Q}}
[12/07 19:08:58     26s] @file 1099: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][0]/QN} .original_name {fir_filter/sum_r_reg[27][0]/Q}}
[12/07 19:08:58     26s] @file 1100: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][1]/Q} .original_name {fir_filter/sum_r_reg[27][1]/Q}}
[12/07 19:08:58     26s] @file 1101: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][2]/Q} .original_name {fir_filter/sum_r_reg[27][2]/Q}}
[12/07 19:08:58     26s] @file 1102: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][3]/Q} .original_name {fir_filter/sum_r_reg[27][3]/Q}}
[12/07 19:08:58     26s] @file 1103: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][4]/Q} .original_name {fir_filter/sum_r_reg[27][4]/Q}}
[12/07 19:08:58     26s] @file 1104: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][5]/Q} .original_name {fir_filter/sum_r_reg[27][5]/Q}}
[12/07 19:08:58     26s] @file 1105: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][6]/Q} .original_name {fir_filter/sum_r_reg[27][6]/Q}}
[12/07 19:08:58     26s] @file 1106: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][7]/Q} .original_name {fir_filter/sum_r_reg[27][7]/Q}}
[12/07 19:08:58     26s] @file 1107: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][8]/Q} .original_name {fir_filter/sum_r_reg[27][8]/Q}}
[12/07 19:08:58     26s] @file 1108: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][9]/Q} .original_name {fir_filter/sum_r_reg[27][9]/Q}}
[12/07 19:08:58     26s] @file 1109: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][10]/Q} .original_name {fir_filter/sum_r_reg[27][10]/Q}}
[12/07 19:08:58     26s] @file 1110: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][11]/Q} .original_name {fir_filter/sum_r_reg[27][11]/Q}}
[12/07 19:08:58     26s] @file 1111: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][12]/Q} .original_name {fir_filter/sum_r_reg[27][12]/Q}}
[12/07 19:08:58     26s] @file 1112: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][13]/Q} .original_name {fir_filter/sum_r_reg[27][13]/Q}}
[12/07 19:08:58     26s] @file 1113: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][14]/Q} .original_name {fir_filter/sum_r_reg[27][14]/Q}}
[12/07 19:08:58     26s] @file 1114: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][15]/Q} .original_name {fir_filter/sum_r_reg[27][15]/Q}}
[12/07 19:08:58     26s] @file 1115: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][16]/Q} .original_name {fir_filter/sum_r_reg[27][16]/Q}}
[12/07 19:08:58     26s] @file 1116: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][17]/Q} .original_name {fir_filter/sum_r_reg[27][17]/Q}}
[12/07 19:08:58     26s] @file 1117: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][18]/Q} .original_name {fir_filter/sum_r_reg[27][18]/Q}}
[12/07 19:08:58     26s] @file 1118: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][19]/Q} .original_name {fir_filter/sum_r_reg[27][19]/Q}}
[12/07 19:08:58     26s] @file 1119: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][20]/Q} .original_name {fir_filter/sum_r_reg[27][20]/Q}}
[12/07 19:08:58     26s] @file 1120: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][21]/Q} .original_name {fir_filter/sum_r_reg[27][21]/Q}}
[12/07 19:08:58     26s] @file 1121: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[27][22]/Q} .original_name {fir_filter/sum_r_reg[27][22]/QN}}
[12/07 19:08:58     26s] @file 1122: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][0]/Q} .original_name {fir_filter/sum_r_reg[28][0]/Q}}
[12/07 19:08:58     26s] @file 1123: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][0]/QN} .original_name {fir_filter/sum_r_reg[28][0]/Q}}
[12/07 19:08:58     26s] @file 1124: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][1]/Q} .original_name {fir_filter/sum_r_reg[28][1]/Q}}
[12/07 19:08:58     26s] @file 1125: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][2]/Q} .original_name {fir_filter/sum_r_reg[28][2]/Q}}
[12/07 19:08:58     26s] @file 1126: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][3]/Q} .original_name {fir_filter/sum_r_reg[28][3]/Q}}
[12/07 19:08:58     26s] @file 1127: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][4]/Q} .original_name {fir_filter/sum_r_reg[28][4]/Q}}
[12/07 19:08:58     26s] @file 1128: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][5]/Q} .original_name {fir_filter/sum_r_reg[28][5]/Q}}
[12/07 19:08:58     26s] @file 1129: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][6]/Q} .original_name {fir_filter/sum_r_reg[28][6]/Q}}
[12/07 19:08:58     26s] @file 1130: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][7]/Q} .original_name {fir_filter/sum_r_reg[28][7]/Q}}
[12/07 19:08:58     26s] @file 1131: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][8]/Q} .original_name {fir_filter/sum_r_reg[28][8]/Q}}
[12/07 19:08:58     26s] @file 1132: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][9]/Q} .original_name {fir_filter/sum_r_reg[28][9]/Q}}
[12/07 19:08:58     26s] @file 1133: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][10]/Q} .original_name {fir_filter/sum_r_reg[28][10]/Q}}
[12/07 19:08:58     26s] @file 1134: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][11]/Q} .original_name {fir_filter/sum_r_reg[28][11]/Q}}
[12/07 19:08:58     26s] @file 1135: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][12]/Q} .original_name {fir_filter/sum_r_reg[28][12]/Q}}
[12/07 19:08:58     26s] @file 1136: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][13]/Q} .original_name {fir_filter/sum_r_reg[28][13]/Q}}
[12/07 19:08:58     26s] @file 1137: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][14]/Q} .original_name {fir_filter/sum_r_reg[28][14]/Q}}
[12/07 19:08:58     26s] @file 1138: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][15]/Q} .original_name {fir_filter/sum_r_reg[28][15]/Q}}
[12/07 19:08:58     26s] @file 1139: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][16]/Q} .original_name {fir_filter/sum_r_reg[28][16]/Q}}
[12/07 19:08:58     26s] @file 1140: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][17]/Q} .original_name {fir_filter/sum_r_reg[28][17]/Q}}
[12/07 19:08:58     26s] @file 1141: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][18]/Q} .original_name {fir_filter/sum_r_reg[28][18]/Q}}
[12/07 19:08:58     26s] @file 1142: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][19]/Q} .original_name {fir_filter/sum_r_reg[28][19]/Q}}
[12/07 19:08:58     26s] @file 1143: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][20]/Q} .original_name {fir_filter/sum_r_reg[28][20]/Q}}
[12/07 19:08:58     26s] @file 1144: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][21]/Q} .original_name {fir_filter/sum_r_reg[28][21]/Q}}
[12/07 19:08:58     26s] @file 1145: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[28][22]/Q} .original_name {fir_filter/sum_r_reg[28][22]/QN}}
[12/07 19:08:58     26s] @file 1146: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][0]/Q} .original_name {fir_filter/sum_r_reg[29][0]/Q}}
[12/07 19:08:58     26s] @file 1147: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][0]/QN} .original_name {fir_filter/sum_r_reg[29][0]/Q}}
[12/07 19:08:58     26s] @file 1148: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][1]/Q} .original_name {fir_filter/sum_r_reg[29][1]/Q}}
[12/07 19:08:58     26s] @file 1149: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][2]/Q} .original_name {fir_filter/sum_r_reg[29][2]/Q}}
[12/07 19:08:58     26s] @file 1150: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][3]/Q} .original_name {fir_filter/sum_r_reg[29][3]/Q}}
[12/07 19:08:58     26s] @file 1151: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][4]/Q} .original_name {fir_filter/sum_r_reg[29][4]/Q}}
[12/07 19:08:58     26s] @file 1152: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][5]/Q} .original_name {fir_filter/sum_r_reg[29][5]/Q}}
[12/07 19:08:58     26s] @file 1153: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][6]/Q} .original_name {fir_filter/sum_r_reg[29][6]/Q}}
[12/07 19:08:58     26s] @file 1154: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][7]/Q} .original_name {fir_filter/sum_r_reg[29][7]/Q}}
[12/07 19:08:58     26s] @file 1155: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][8]/Q} .original_name {fir_filter/sum_r_reg[29][8]/Q}}
[12/07 19:08:58     26s] @file 1156: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][9]/Q} .original_name {fir_filter/sum_r_reg[29][9]/Q}}
[12/07 19:08:58     26s] @file 1157: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][10]/Q} .original_name {fir_filter/sum_r_reg[29][10]/Q}}
[12/07 19:08:58     26s] @file 1158: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][11]/Q} .original_name {fir_filter/sum_r_reg[29][11]/Q}}
[12/07 19:08:58     26s] @file 1159: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][12]/Q} .original_name {fir_filter/sum_r_reg[29][12]/Q}}
[12/07 19:08:58     26s] @file 1160: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][13]/Q} .original_name {fir_filter/sum_r_reg[29][13]/Q}}
[12/07 19:08:58     26s] @file 1161: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][14]/Q} .original_name {fir_filter/sum_r_reg[29][14]/Q}}
[12/07 19:08:58     26s] @file 1162: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][15]/Q} .original_name {fir_filter/sum_r_reg[29][15]/Q}}
[12/07 19:08:58     26s] @file 1163: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][16]/Q} .original_name {fir_filter/sum_r_reg[29][16]/Q}}
[12/07 19:08:58     26s] @file 1164: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][17]/Q} .original_name {fir_filter/sum_r_reg[29][17]/Q}}
[12/07 19:08:58     26s] @file 1165: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][18]/Q} .original_name {fir_filter/sum_r_reg[29][18]/Q}}
[12/07 19:08:58     26s] @file 1166: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][19]/Q} .original_name {fir_filter/sum_r_reg[29][19]/Q}}
[12/07 19:08:58     26s] @file 1167: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][20]/Q} .original_name {fir_filter/sum_r_reg[29][20]/Q}}
[12/07 19:08:58     26s] @file 1168: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][21]/Q} .original_name {fir_filter/sum_r_reg[29][21]/Q}}
[12/07 19:08:58     26s] @file 1169: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[29][22]/Q} .original_name {fir_filter/sum_r_reg[29][22]/QN}}
[12/07 19:08:58     26s] @file 1170: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][0]/Q} .original_name {fir_filter/sum_r_reg[30][0]/Q}}
[12/07 19:08:58     26s] @file 1171: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][1]/Q} .original_name {fir_filter/sum_r_reg[30][1]/Q}}
[12/07 19:08:58     26s] @file 1172: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][2]/Q} .original_name {fir_filter/sum_r_reg[30][2]/Q}}
[12/07 19:08:58     26s] @file 1173: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][3]/Q} .original_name {fir_filter/sum_r_reg[30][3]/Q}}
[12/07 19:08:58     26s] @file 1174: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][4]/Q} .original_name {fir_filter/sum_r_reg[30][4]/Q}}
[12/07 19:08:58     26s] @file 1175: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][5]/Q} .original_name {fir_filter/sum_r_reg[30][5]/Q}}
[12/07 19:08:58     26s] @file 1176: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][6]/Q} .original_name {fir_filter/sum_r_reg[30][6]/Q}}
[12/07 19:08:58     26s] @file 1177: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][7]/Q} .original_name {fir_filter/sum_r_reg[30][7]/Q}}
[12/07 19:08:58     26s] @file 1178: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][8]/Q} .original_name {fir_filter/sum_r_reg[30][8]/Q}}
[12/07 19:08:58     26s] @file 1179: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][9]/Q} .original_name {fir_filter/sum_r_reg[30][9]/Q}}
[12/07 19:08:58     26s] @file 1180: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][10]/Q} .original_name {fir_filter/sum_r_reg[30][10]/Q}}
[12/07 19:08:58     26s] @file 1181: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][11]/Q} .original_name {fir_filter/sum_r_reg[30][11]/Q}}
[12/07 19:08:58     26s] @file 1182: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][12]/Q} .original_name {fir_filter/sum_r_reg[30][12]/Q}}
[12/07 19:08:58     26s] @file 1183: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][13]/Q} .original_name {fir_filter/sum_r_reg[30][13]/Q}}
[12/07 19:08:58     26s] @file 1184: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][14]/Q} .original_name {fir_filter/sum_r_reg[30][14]/Q}}
[12/07 19:08:58     26s] @file 1185: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][15]/Q} .original_name {fir_filter/sum_r_reg[30][15]/Q}}
[12/07 19:08:58     26s] @file 1186: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][16]/Q} .original_name {fir_filter/sum_r_reg[30][16]/Q}}
[12/07 19:08:58     26s] @file 1187: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][17]/Q} .original_name {fir_filter/sum_r_reg[30][17]/Q}}
[12/07 19:08:58     26s] @file 1188: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][18]/Q} .original_name {fir_filter/sum_r_reg[30][18]/Q}}
[12/07 19:08:58     26s] @file 1189: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][19]/Q} .original_name {fir_filter/sum_r_reg[30][19]/Q}}
[12/07 19:08:58     26s] @file 1190: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][20]/Q} .original_name {fir_filter/sum_r_reg[30][20]/Q}}
[12/07 19:08:58     26s] @file 1191: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][21]/Q} .original_name {fir_filter/sum_r_reg[30][21]/Q}}
[12/07 19:08:58     26s] @file 1192: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[30][22]/Q} .original_name {fir_filter/sum_r_reg[30][22]/QN}}
[12/07 19:08:58     26s] @file 1193: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][11]/Q} .original_name {fir_filter/sum_r_reg[31][11]/Q}}
[12/07 19:08:58     26s] @file 1194: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][12]/Q} .original_name {fir_filter/sum_r_reg[31][12]/Q}}
[12/07 19:08:58     26s] @file 1195: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][13]/Q} .original_name {fir_filter/sum_r_reg[31][13]/Q}}
[12/07 19:08:58     26s] @file 1196: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][14]/Q} .original_name {fir_filter/sum_r_reg[31][14]/Q}}
[12/07 19:08:58     26s] @file 1197: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][15]/Q} .original_name {fir_filter/sum_r_reg[31][15]/Q}}
[12/07 19:08:58     26s] @file 1198: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][16]/Q} .original_name {fir_filter/sum_r_reg[31][16]/Q}}
[12/07 19:08:58     26s] @file 1199: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][17]/Q} .original_name {fir_filter/sum_r_reg[31][17]/Q}}
[12/07 19:08:58     26s] @file 1200: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][18]/Q} .original_name {fir_filter/sum_r_reg[31][18]/Q}}
[12/07 19:08:58     26s] @file 1201: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][19]/Q} .original_name {fir_filter/sum_r_reg[31][19]/Q}}
[12/07 19:08:58     26s] @file 1202: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][20]/Q} .original_name {fir_filter/sum_r_reg[31][20]/Q}}
[12/07 19:08:58     26s] @file 1203: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][21]/Q} .original_name {fir_filter/sum_r_reg[31][21]/Q}}
[12/07 19:08:58     26s] @file 1204: catch {set_db {pin:filter_top/fir_filter/sum_r_reg[31][22]/Q} .original_name {fir_filter/sum_r_reg[31][22]/Q}}
[12/07 19:08:58     26s] @file 1205: catch {set_db pin:filter_top/spi/load_reg_reg/Q .original_name spi/load_reg_reg/Q}
[12/07 19:08:58     26s] @file 1206: catch {set_db pin:filter_top/spi/load_reg_reg/QN .original_name spi/load_reg_reg/Q}
[12/07 19:08:58     26s] @file 1207: catch {set_db pin:filter_top/spi/MISO_reg/Q .original_name spi/MISO_reg/Q}
[12/07 19:08:58     26s] @file 1208: catch {set_db pin:filter_top/spi/MISO_reg/QN .original_name spi/MISO_reg/Q}
[12/07 19:08:58     26s] @file 1209: catch {set_db {pin:filter_top/spi/MISO_reg_reg[2]/Q} .original_name {spi/MISO_reg_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1210: catch {set_db {pin:filter_top/spi/MISO_reg_reg[2]/QN} .original_name {spi/MISO_reg_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1211: catch {set_db {pin:filter_top/spi/MISO_reg_reg[3]/Q} .original_name {spi/MISO_reg_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1212: catch {set_db {pin:filter_top/spi/MISO_reg_reg[3]/QN} .original_name {spi/MISO_reg_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1213: catch {set_db {pin:filter_top/spi/MISO_reg_reg[4]/Q} .original_name {spi/MISO_reg_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1214: catch {set_db {pin:filter_top/spi/MISO_reg_reg[4]/QN} .original_name {spi/MISO_reg_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1215: catch {set_db {pin:filter_top/spi/MISO_reg_reg[5]/Q} .original_name {spi/MISO_reg_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1216: catch {set_db {pin:filter_top/spi/MISO_reg_reg[5]/QN} .original_name {spi/MISO_reg_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1217: catch {set_db {pin:filter_top/spi/MISO_reg_reg[6]/Q} .original_name {spi/MISO_reg_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1218: catch {set_db {pin:filter_top/spi/MISO_reg_reg[6]/QN} .original_name {spi/MISO_reg_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1219: catch {set_db {pin:filter_top/spi/MISO_reg_reg[7]/Q} .original_name {spi/MISO_reg_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1220: catch {set_db {pin:filter_top/spi/MISO_reg_reg[7]/QN} .original_name {spi/MISO_reg_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1221: catch {set_db {pin:filter_top/spi/MISO_reg_reg[8]/Q} .original_name {spi/MISO_reg_reg[8]/Q}}
[12/07 19:08:58     26s] @file 1222: catch {set_db {pin:filter_top/spi/MISO_reg_reg[8]/QN} .original_name {spi/MISO_reg_reg[8]/Q}}
[12/07 19:08:58     26s] @file 1223: catch {set_db {pin:filter_top/spi/MISO_reg_reg[9]/Q} .original_name {spi/MISO_reg_reg[9]/Q}}
[12/07 19:08:58     26s] @file 1224: catch {set_db {pin:filter_top/spi/MISO_reg_reg[9]/QN} .original_name {spi/MISO_reg_reg[9]/Q}}
[12/07 19:08:58     26s] @file 1225: catch {set_db {pin:filter_top/spi/MISO_reg_reg[10]/Q} .original_name {spi/MISO_reg_reg[10]/Q}}
[12/07 19:08:58     26s] @file 1226: catch {set_db {pin:filter_top/spi/MISO_reg_reg[10]/QN} .original_name {spi/MISO_reg_reg[10]/Q}}
[12/07 19:08:58     26s] @file 1227: catch {set_db {pin:filter_top/spi/MISO_reg_reg[11]/Q} .original_name {spi/MISO_reg_reg[11]/Q}}
[12/07 19:08:58     26s] @file 1228: catch {set_db {pin:filter_top/spi/MISO_reg_reg[11]/QN} .original_name {spi/MISO_reg_reg[11]/Q}}
[12/07 19:08:58     26s] @file 1229: catch {set_db {pin:filter_top/spi/MISO_reg_reg[12]/Q} .original_name {spi/MISO_reg_reg[12]/Q}}
[12/07 19:08:58     26s] @file 1230: catch {set_db {pin:filter_top/spi/MISO_reg_reg[12]/QN} .original_name {spi/MISO_reg_reg[12]/Q}}
[12/07 19:08:58     26s] @file 1231: catch {set_db {pin:filter_top/spi/MISO_reg_reg[13]/Q} .original_name {spi/MISO_reg_reg[13]/Q}}
[12/07 19:08:58     26s] @file 1232: catch {set_db {pin:filter_top/spi/MISO_reg_reg[13]/QN} .original_name {spi/MISO_reg_reg[13]/Q}}
[12/07 19:08:58     26s] @file 1233: catch {set_db {pin:filter_top/spi/MISO_reg_reg[14]/Q} .original_name {spi/MISO_reg_reg[14]/Q}}
[12/07 19:08:58     26s] @file 1234: catch {set_db {pin:filter_top/spi/MISO_reg_reg[14]/QN} .original_name {spi/MISO_reg_reg[14]/Q}}
[12/07 19:08:58     26s] @file 1235: catch {set_db {pin:filter_top/spi/MISO_reg_reg[15]/Q} .original_name {spi/MISO_reg_reg[15]/Q}}
[12/07 19:08:58     26s] @file 1236: catch {set_db {pin:filter_top/spi/MISO_reg_reg[15]/QN} .original_name {spi/MISO_reg_reg[15]/Q}}
[12/07 19:08:58     26s] @file 1237: catch {set_db pin:filter_top/spi/begin_count_reg/Q .original_name spi/begin_count_reg/Q}
[12/07 19:08:58     26s] @file 1238: catch {set_db pin:filter_top/spi/begin_count_reg/QN .original_name spi/begin_count_reg/Q}
[12/07 19:08:58     26s] @file 1239: catch {set_db {pin:filter_top/spi/byte_count_reg[0]/Q} .original_name {spi/byte_count_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1240: catch {set_db {pin:filter_top/spi/byte_count_reg[0]/QN} .original_name {spi/byte_count_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1241: catch {set_db {pin:filter_top/spi/byte_count_reg[1]/Q} .original_name {spi/byte_count_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1242: catch {set_db {pin:filter_top/spi/byte_count_reg[1]/QN} .original_name {spi/byte_count_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1243: catch {set_db {pin:filter_top/spi/byte_received_reg[0]/Q} .original_name {spi/byte_received_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1244: catch {set_db {pin:filter_top/spi/byte_received_reg[0]/QN} .original_name {spi/byte_received_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1245: catch {set_db {pin:filter_top/spi/byte_received_reg[1]/Q} .original_name {spi/byte_received_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1246: catch {set_db {pin:filter_top/spi/byte_received_reg[1]/QN} .original_name {spi/byte_received_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1247: catch {set_db {pin:filter_top/spi/byte_received_reg[2]/Q} .original_name {spi/byte_received_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1248: catch {set_db {pin:filter_top/spi/byte_received_reg[2]/QN} .original_name {spi/byte_received_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1249: catch {set_db {pin:filter_top/spi/byte_received_reg[3]/Q} .original_name {spi/byte_received_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1250: catch {set_db {pin:filter_top/spi/byte_received_reg[3]/QN} .original_name {spi/byte_received_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1251: catch {set_db {pin:filter_top/spi/byte_received_reg[4]/Q} .original_name {spi/byte_received_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1252: catch {set_db {pin:filter_top/spi/byte_received_reg[4]/QN} .original_name {spi/byte_received_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1253: catch {set_db {pin:filter_top/spi/byte_received_reg[5]/Q} .original_name {spi/byte_received_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1254: catch {set_db {pin:filter_top/spi/byte_received_reg[5]/QN} .original_name {spi/byte_received_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1255: catch {set_db {pin:filter_top/spi/byte_received_reg[6]/Q} .original_name {spi/byte_received_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1256: catch {set_db {pin:filter_top/spi/byte_received_reg[6]/QN} .original_name {spi/byte_received_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1257: catch {set_db {pin:filter_top/spi/byte_received_reg[7]/Q} .original_name {spi/byte_received_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1258: catch {set_db {pin:filter_top/spi/byte_received_reg[7]/QN} .original_name {spi/byte_received_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1259: catch {set_db {pin:filter_top/spi/count_bits_reg[0]/Q} .original_name {spi/count_bits_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1260: catch {set_db {pin:filter_top/spi/count_bits_reg[0]/QN} .original_name {spi/count_bits_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1261: catch {set_db {pin:filter_top/spi/count_bits_reg[1]/Q} .original_name {spi/count_bits_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1262: catch {set_db {pin:filter_top/spi/count_bits_reg[1]/QN} .original_name {spi/count_bits_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1263: catch {set_db {pin:filter_top/spi/count_bits_reg[2]/Q} .original_name {spi/count_bits_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1264: catch {set_db {pin:filter_top/spi/count_bits_reg[2]/QN} .original_name {spi/count_bits_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1265: catch {set_db {pin:filter_top/spi/read_address_reg[0]/Q} .original_name {spi/read_address_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1266: catch {set_db {pin:filter_top/spi/read_address_reg[0]/QN} .original_name {spi/read_address_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1267: catch {set_db {pin:filter_top/spi/read_address_reg[1]/Q} .original_name {spi/read_address_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1268: catch {set_db {pin:filter_top/spi/read_address_reg[1]/QN} .original_name {spi/read_address_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1269: catch {set_db {pin:filter_top/spi/read_address_reg[2]/Q} .original_name {spi/read_address_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1270: catch {set_db {pin:filter_top/spi/read_address_reg[2]/QN} .original_name {spi/read_address_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1271: catch {set_db {pin:filter_top/spi/read_address_reg[3]/Q} .original_name {spi/read_address_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1272: catch {set_db {pin:filter_top/spi/read_address_reg[3]/QN} .original_name {spi/read_address_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1273: catch {set_db {pin:filter_top/spi/read_address_reg[4]/Q} .original_name {spi/read_address_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1274: catch {set_db {pin:filter_top/spi/read_address_reg[4]/QN} .original_name {spi/read_address_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1275: catch {set_db {pin:filter_top/spi/read_address_reg[5]/Q} .original_name {spi/read_address_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1276: catch {set_db {pin:filter_top/spi/read_address_reg[5]/QN} .original_name {spi/read_address_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1277: catch {set_db {pin:filter_top/spi/read_address_reg[6]/Q} .original_name {spi/read_address_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1278: catch {set_db {pin:filter_top/spi/read_address_reg[6]/QN} .original_name {spi/read_address_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1279: catch {set_db {pin:filter_top/spi/read_address_reg[7]/Q} .original_name {spi/read_address_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1280: catch {set_db {pin:filter_top/spi/read_address_reg[7]/QN} .original_name {spi/read_address_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1281: catch {set_db pin:filter_top/spi/read_que_reg/Q .original_name spi/read_que_reg/Q}
[12/07 19:08:58     26s] @file 1282: catch {set_db pin:filter_top/spi/read_que_reg/QN .original_name spi/read_que_reg/Q}
[12/07 19:08:58     26s] @file 1283: catch {set_db pin:filter_top/spi/reading_reg/Q .original_name spi/reading_reg/Q}
[12/07 19:08:58     26s] @file 1284: catch {set_db pin:filter_top/spi/reading_reg/QN .original_name spi/reading_reg/Q}
[12/07 19:08:58     26s] @file 1285: catch {set_db {pin:filter_top/spi/store1_reg[0]/Q} .original_name {spi/store1_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1286: catch {set_db {pin:filter_top/spi/store1_reg[0]/QN} .original_name {spi/store1_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1287: catch {set_db {pin:filter_top/spi/store1_reg[1]/Q} .original_name {spi/store1_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1288: catch {set_db {pin:filter_top/spi/store1_reg[1]/QN} .original_name {spi/store1_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1289: catch {set_db {pin:filter_top/spi/store1_reg[2]/Q} .original_name {spi/store1_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1290: catch {set_db {pin:filter_top/spi/store1_reg[2]/QN} .original_name {spi/store1_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1291: catch {set_db {pin:filter_top/spi/store1_reg[3]/Q} .original_name {spi/store1_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1292: catch {set_db {pin:filter_top/spi/store1_reg[3]/QN} .original_name {spi/store1_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1293: catch {set_db {pin:filter_top/spi/store1_reg[4]/Q} .original_name {spi/store1_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1294: catch {set_db {pin:filter_top/spi/store1_reg[4]/QN} .original_name {spi/store1_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1295: catch {set_db {pin:filter_top/spi/store1_reg[5]/Q} .original_name {spi/store1_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1296: catch {set_db {pin:filter_top/spi/store1_reg[5]/QN} .original_name {spi/store1_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1297: catch {set_db {pin:filter_top/spi/store1_reg[6]/Q} .original_name {spi/store1_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1298: catch {set_db {pin:filter_top/spi/store1_reg[6]/QN} .original_name {spi/store1_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1299: catch {set_db {pin:filter_top/spi/store1_reg[7]/Q} .original_name {spi/store1_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1300: catch {set_db {pin:filter_top/spi/store1_reg[7]/QN} .original_name {spi/store1_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1301: catch {set_db {pin:filter_top/spi/store2_reg[0]/Q} .original_name {spi/store2_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1302: catch {set_db {pin:filter_top/spi/store2_reg[0]/QN} .original_name {spi/store2_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1303: catch {set_db {pin:filter_top/spi/store2_reg[1]/Q} .original_name {spi/store2_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1304: catch {set_db {pin:filter_top/spi/store2_reg[1]/QN} .original_name {spi/store2_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1305: catch {set_db {pin:filter_top/spi/store2_reg[2]/Q} .original_name {spi/store2_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1306: catch {set_db {pin:filter_top/spi/store2_reg[2]/QN} .original_name {spi/store2_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1307: catch {set_db {pin:filter_top/spi/store2_reg[3]/Q} .original_name {spi/store2_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1308: catch {set_db {pin:filter_top/spi/store2_reg[3]/QN} .original_name {spi/store2_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1309: catch {set_db {pin:filter_top/spi/store2_reg[4]/Q} .original_name {spi/store2_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1310: catch {set_db {pin:filter_top/spi/store2_reg[4]/QN} .original_name {spi/store2_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1311: catch {set_db {pin:filter_top/spi/store2_reg[5]/Q} .original_name {spi/store2_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1312: catch {set_db {pin:filter_top/spi/store2_reg[5]/QN} .original_name {spi/store2_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1313: catch {set_db {pin:filter_top/spi/store2_reg[6]/Q} .original_name {spi/store2_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1314: catch {set_db {pin:filter_top/spi/store2_reg[6]/QN} .original_name {spi/store2_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1315: catch {set_db {pin:filter_top/spi/store2_reg[7]/Q} .original_name {spi/store2_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1316: catch {set_db {pin:filter_top/spi/store2_reg[7]/QN} .original_name {spi/store2_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1317: catch {set_db {pin:filter_top/spi/store3_reg[0]/Q} .original_name {spi/store3_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1318: catch {set_db {pin:filter_top/spi/store3_reg[0]/QN} .original_name {spi/store3_reg[0]/Q}}
[12/07 19:08:58     26s] @file 1319: catch {set_db {pin:filter_top/spi/store3_reg[1]/Q} .original_name {spi/store3_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1320: catch {set_db {pin:filter_top/spi/store3_reg[1]/QN} .original_name {spi/store3_reg[1]/Q}}
[12/07 19:08:58     26s] @file 1321: catch {set_db {pin:filter_top/spi/store3_reg[2]/Q} .original_name {spi/store3_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1322: catch {set_db {pin:filter_top/spi/store3_reg[2]/QN} .original_name {spi/store3_reg[2]/Q}}
[12/07 19:08:58     26s] @file 1323: catch {set_db {pin:filter_top/spi/store3_reg[3]/Q} .original_name {spi/store3_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1324: catch {set_db {pin:filter_top/spi/store3_reg[3]/QN} .original_name {spi/store3_reg[3]/Q}}
[12/07 19:08:58     26s] @file 1325: catch {set_db {pin:filter_top/spi/store3_reg[4]/Q} .original_name {spi/store3_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1326: catch {set_db {pin:filter_top/spi/store3_reg[4]/QN} .original_name {spi/store3_reg[4]/Q}}
[12/07 19:08:58     26s] @file 1327: catch {set_db {pin:filter_top/spi/store3_reg[5]/Q} .original_name {spi/store3_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1328: catch {set_db {pin:filter_top/spi/store3_reg[5]/QN} .original_name {spi/store3_reg[5]/Q}}
[12/07 19:08:58     26s] @file 1329: catch {set_db {pin:filter_top/spi/store3_reg[6]/Q} .original_name {spi/store3_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1330: catch {set_db {pin:filter_top/spi/store3_reg[6]/QN} .original_name {spi/store3_reg[6]/Q}}
[12/07 19:08:58     26s] @file 1331: catch {set_db {pin:filter_top/spi/store3_reg[7]/Q} .original_name {spi/store3_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1332: catch {set_db {pin:filter_top/spi/store3_reg[7]/QN} .original_name {spi/store3_reg[7]/Q}}
[12/07 19:08:58     26s] @file 1333: catch {set_db pin:filter_top/spi/writing_reg/Q .original_name spi/writing_reg/Q}
[12/07 19:08:58     26s] @file 1334: catch {set_db pin:filter_top/spi/writing_reg/QN .original_name spi/writing_reg/Q}
[12/07 19:08:58     26s] @file 1335: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][0]} .original_name {{fir_filter/coefficients_r_reg[0][0]}}}
[12/07 19:08:58     26s] @file 1336: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][1]} .original_name {{fir_filter/coefficients_r_reg[0][1]}}}
[12/07 19:08:58     26s] @file 1337: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][2]} .original_name {{fir_filter/coefficients_r_reg[0][2]}}}
[12/07 19:08:58     26s] @file 1338: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][3]} .original_name {{fir_filter/coefficients_r_reg[0][3]}}}
[12/07 19:08:58     26s] @file 1339: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][4]} .original_name {{fir_filter/coefficients_r_reg[0][4]}}}
[12/07 19:08:58     26s] @file 1340: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][5]} .original_name {{fir_filter/coefficients_r_reg[0][5]}}}
[12/07 19:08:58     26s] @file 1341: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][6]} .original_name {{fir_filter/coefficients_r_reg[0][6]}}}
[12/07 19:08:58     26s] @file 1342: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][7]} .original_name {{fir_filter/coefficients_r_reg[0][7]}}}
[12/07 19:08:58     26s] @file 1343: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][8]} .original_name {{fir_filter/coefficients_r_reg[0][8]}}}
[12/07 19:08:58     26s] @file 1344: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][9]} .original_name {{fir_filter/coefficients_r_reg[0][9]}}}
[12/07 19:08:58     26s] @file 1345: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][10]} .original_name {{fir_filter/coefficients_r_reg[0][10]}}}
[12/07 19:08:58     26s] @file 1346: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[0][11]} .original_name {{fir_filter/coefficients_r_reg[0][11]}}}
[12/07 19:08:58     26s] @file 1347: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][0]} .original_name {{fir_filter/coefficients_r_reg[1][0]}}}
[12/07 19:08:58     26s] @file 1348: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][1]} .original_name {{fir_filter/coefficients_r_reg[1][1]}}}
[12/07 19:08:58     26s] @file 1349: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][2]} .original_name {{fir_filter/coefficients_r_reg[1][2]}}}
[12/07 19:08:58     26s] @file 1350: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][3]} .original_name {{fir_filter/coefficients_r_reg[1][3]}}}
[12/07 19:08:58     26s] @file 1351: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][4]} .original_name {{fir_filter/coefficients_r_reg[1][4]}}}
[12/07 19:08:58     26s] @file 1352: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][5]} .original_name {{fir_filter/coefficients_r_reg[1][5]}}}
[12/07 19:08:58     26s] @file 1353: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][6]} .original_name {{fir_filter/coefficients_r_reg[1][6]}}}
[12/07 19:08:58     26s] @file 1354: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][7]} .original_name {{fir_filter/coefficients_r_reg[1][7]}}}
[12/07 19:08:58     26s] @file 1355: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][8]} .original_name {{fir_filter/coefficients_r_reg[1][8]}}}
[12/07 19:08:58     26s] @file 1356: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][9]} .original_name {{fir_filter/coefficients_r_reg[1][9]}}}
[12/07 19:08:58     26s] @file 1357: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][10]} .original_name {{fir_filter/coefficients_r_reg[1][10]}}}
[12/07 19:08:58     26s] @file 1358: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[1][11]} .original_name {{fir_filter/coefficients_r_reg[1][11]}}}
[12/07 19:08:58     26s] @file 1359: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][0]} .original_name {{fir_filter/coefficients_r_reg[2][0]}}}
[12/07 19:08:58     26s] @file 1360: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][1]} .original_name {{fir_filter/coefficients_r_reg[2][1]}}}
[12/07 19:08:58     26s] @file 1361: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][2]} .original_name {{fir_filter/coefficients_r_reg[2][2]}}}
[12/07 19:08:58     26s] @file 1362: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][3]} .original_name {{fir_filter/coefficients_r_reg[2][3]}}}
[12/07 19:08:58     26s] @file 1363: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][4]} .original_name {{fir_filter/coefficients_r_reg[2][4]}}}
[12/07 19:08:58     26s] @file 1364: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][5]} .original_name {{fir_filter/coefficients_r_reg[2][5]}}}
[12/07 19:08:58     26s] @file 1365: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][6]} .original_name {{fir_filter/coefficients_r_reg[2][6]}}}
[12/07 19:08:58     26s] @file 1366: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][7]} .original_name {{fir_filter/coefficients_r_reg[2][7]}}}
[12/07 19:08:58     26s] @file 1367: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][8]} .original_name {{fir_filter/coefficients_r_reg[2][8]}}}
[12/07 19:08:58     26s] @file 1368: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][9]} .original_name {{fir_filter/coefficients_r_reg[2][9]}}}
[12/07 19:08:58     26s] @file 1369: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][10]} .original_name {{fir_filter/coefficients_r_reg[2][10]}}}
[12/07 19:08:58     26s] @file 1370: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[2][11]} .original_name {{fir_filter/coefficients_r_reg[2][11]}}}
[12/07 19:08:58     26s] @file 1371: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][0]} .original_name {{fir_filter/coefficients_r_reg[3][0]}}}
[12/07 19:08:58     26s] @file 1372: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][1]} .original_name {{fir_filter/coefficients_r_reg[3][1]}}}
[12/07 19:08:58     26s] @file 1373: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][2]} .original_name {{fir_filter/coefficients_r_reg[3][2]}}}
[12/07 19:08:58     26s] @file 1374: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][3]} .original_name {{fir_filter/coefficients_r_reg[3][3]}}}
[12/07 19:08:58     26s] @file 1375: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][4]} .original_name {{fir_filter/coefficients_r_reg[3][4]}}}
[12/07 19:08:58     26s] @file 1376: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][5]} .original_name {{fir_filter/coefficients_r_reg[3][5]}}}
[12/07 19:08:58     26s] @file 1377: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][6]} .original_name {{fir_filter/coefficients_r_reg[3][6]}}}
[12/07 19:08:58     26s] @file 1378: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][7]} .original_name {{fir_filter/coefficients_r_reg[3][7]}}}
[12/07 19:08:58     26s] @file 1379: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][8]} .original_name {{fir_filter/coefficients_r_reg[3][8]}}}
[12/07 19:08:58     26s] @file 1380: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][9]} .original_name {{fir_filter/coefficients_r_reg[3][9]}}}
[12/07 19:08:58     26s] @file 1381: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][10]} .original_name {{fir_filter/coefficients_r_reg[3][10]}}}
[12/07 19:08:58     26s] @file 1382: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[3][11]} .original_name {{fir_filter/coefficients_r_reg[3][11]}}}
[12/07 19:08:58     26s] @file 1383: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][0]} .original_name {{fir_filter/coefficients_r_reg[4][0]}}}
[12/07 19:08:58     26s] @file 1384: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][1]} .original_name {{fir_filter/coefficients_r_reg[4][1]}}}
[12/07 19:08:58     26s] @file 1385: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][2]} .original_name {{fir_filter/coefficients_r_reg[4][2]}}}
[12/07 19:08:58     26s] @file 1386: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][3]} .original_name {{fir_filter/coefficients_r_reg[4][3]}}}
[12/07 19:08:58     26s] @file 1387: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][4]} .original_name {{fir_filter/coefficients_r_reg[4][4]}}}
[12/07 19:08:58     26s] @file 1388: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][5]} .original_name {{fir_filter/coefficients_r_reg[4][5]}}}
[12/07 19:08:58     26s] @file 1389: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][6]} .original_name {{fir_filter/coefficients_r_reg[4][6]}}}
[12/07 19:08:58     26s] @file 1390: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][7]} .original_name {{fir_filter/coefficients_r_reg[4][7]}}}
[12/07 19:08:58     26s] @file 1391: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][8]} .original_name {{fir_filter/coefficients_r_reg[4][8]}}}
[12/07 19:08:58     26s] @file 1392: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][9]} .original_name {{fir_filter/coefficients_r_reg[4][9]}}}
[12/07 19:08:58     26s] @file 1393: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][10]} .original_name {{fir_filter/coefficients_r_reg[4][10]}}}
[12/07 19:08:58     26s] @file 1394: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[4][11]} .original_name {{fir_filter/coefficients_r_reg[4][11]}}}
[12/07 19:08:58     26s] @file 1395: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][0]} .original_name {{fir_filter/coefficients_r_reg[5][0]}}}
[12/07 19:08:58     26s] @file 1396: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][1]} .original_name {{fir_filter/coefficients_r_reg[5][1]}}}
[12/07 19:08:58     26s] @file 1397: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][2]} .original_name {{fir_filter/coefficients_r_reg[5][2]}}}
[12/07 19:08:58     26s] @file 1398: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][3]} .original_name {{fir_filter/coefficients_r_reg[5][3]}}}
[12/07 19:08:58     26s] @file 1399: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][4]} .original_name {{fir_filter/coefficients_r_reg[5][4]}}}
[12/07 19:08:58     26s] @file 1400: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][5]} .original_name {{fir_filter/coefficients_r_reg[5][5]}}}
[12/07 19:08:58     26s] @file 1401: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][6]} .original_name {{fir_filter/coefficients_r_reg[5][6]}}}
[12/07 19:08:58     26s] @file 1402: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][7]} .original_name {{fir_filter/coefficients_r_reg[5][7]}}}
[12/07 19:08:58     26s] @file 1403: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][8]} .original_name {{fir_filter/coefficients_r_reg[5][8]}}}
[12/07 19:08:58     26s] @file 1404: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][9]} .original_name {{fir_filter/coefficients_r_reg[5][9]}}}
[12/07 19:08:58     26s] @file 1405: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][10]} .original_name {{fir_filter/coefficients_r_reg[5][10]}}}
[12/07 19:08:58     26s] @file 1406: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[5][11]} .original_name {{fir_filter/coefficients_r_reg[5][11]}}}
[12/07 19:08:58     26s] @file 1407: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][0]} .original_name {{fir_filter/coefficients_r_reg[6][0]}}}
[12/07 19:08:58     26s] @file 1408: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][1]} .original_name {{fir_filter/coefficients_r_reg[6][1]}}}
[12/07 19:08:58     26s] @file 1409: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][2]} .original_name {{fir_filter/coefficients_r_reg[6][2]}}}
[12/07 19:08:58     26s] @file 1410: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][3]} .original_name {{fir_filter/coefficients_r_reg[6][3]}}}
[12/07 19:08:58     26s] @file 1411: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][4]} .original_name {{fir_filter/coefficients_r_reg[6][4]}}}
[12/07 19:08:58     26s] @file 1412: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][5]} .original_name {{fir_filter/coefficients_r_reg[6][5]}}}
[12/07 19:08:58     26s] @file 1413: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][6]} .original_name {{fir_filter/coefficients_r_reg[6][6]}}}
[12/07 19:08:58     26s] @file 1414: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][7]} .original_name {{fir_filter/coefficients_r_reg[6][7]}}}
[12/07 19:08:58     26s] @file 1415: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][8]} .original_name {{fir_filter/coefficients_r_reg[6][8]}}}
[12/07 19:08:58     26s] @file 1416: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][9]} .original_name {{fir_filter/coefficients_r_reg[6][9]}}}
[12/07 19:08:58     26s] @file 1417: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][10]} .original_name {{fir_filter/coefficients_r_reg[6][10]}}}
[12/07 19:08:58     26s] @file 1418: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[6][11]} .original_name {{fir_filter/coefficients_r_reg[6][11]}}}
[12/07 19:08:58     26s] @file 1419: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][0]} .original_name {{fir_filter/coefficients_r_reg[7][0]}}}
[12/07 19:08:58     26s] @file 1420: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][1]} .original_name {{fir_filter/coefficients_r_reg[7][1]}}}
[12/07 19:08:58     26s] @file 1421: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][2]} .original_name {{fir_filter/coefficients_r_reg[7][2]}}}
[12/07 19:08:58     26s] @file 1422: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][3]} .original_name {{fir_filter/coefficients_r_reg[7][3]}}}
[12/07 19:08:58     26s] @file 1423: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][4]} .original_name {{fir_filter/coefficients_r_reg[7][4]}}}
[12/07 19:08:58     26s] @file 1424: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][5]} .original_name {{fir_filter/coefficients_r_reg[7][5]}}}
[12/07 19:08:58     26s] @file 1425: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][6]} .original_name {{fir_filter/coefficients_r_reg[7][6]}}}
[12/07 19:08:58     26s] @file 1426: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][7]} .original_name {{fir_filter/coefficients_r_reg[7][7]}}}
[12/07 19:08:58     26s] @file 1427: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][8]} .original_name {{fir_filter/coefficients_r_reg[7][8]}}}
[12/07 19:08:58     26s] @file 1428: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][9]} .original_name {{fir_filter/coefficients_r_reg[7][9]}}}
[12/07 19:08:58     26s] @file 1429: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][10]} .original_name {{fir_filter/coefficients_r_reg[7][10]}}}
[12/07 19:08:58     26s] @file 1430: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[7][11]} .original_name {{fir_filter/coefficients_r_reg[7][11]}}}
[12/07 19:08:58     26s] @file 1431: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][0]} .original_name {{fir_filter/coefficients_r_reg[8][0]}}}
[12/07 19:08:58     26s] @file 1432: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][1]} .original_name {{fir_filter/coefficients_r_reg[8][1]}}}
[12/07 19:08:58     26s] @file 1433: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][2]} .original_name {{fir_filter/coefficients_r_reg[8][2]}}}
[12/07 19:08:58     26s] @file 1434: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][3]} .original_name {{fir_filter/coefficients_r_reg[8][3]}}}
[12/07 19:08:58     26s] @file 1435: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][4]} .original_name {{fir_filter/coefficients_r_reg[8][4]}}}
[12/07 19:08:58     26s] @file 1436: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][5]} .original_name {{fir_filter/coefficients_r_reg[8][5]}}}
[12/07 19:08:58     26s] @file 1437: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][6]} .original_name {{fir_filter/coefficients_r_reg[8][6]}}}
[12/07 19:08:58     26s] @file 1438: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][7]} .original_name {{fir_filter/coefficients_r_reg[8][7]}}}
[12/07 19:08:58     26s] @file 1439: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][8]} .original_name {{fir_filter/coefficients_r_reg[8][8]}}}
[12/07 19:08:58     26s] @file 1440: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][9]} .original_name {{fir_filter/coefficients_r_reg[8][9]}}}
[12/07 19:08:58     26s] @file 1441: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][10]} .original_name {{fir_filter/coefficients_r_reg[8][10]}}}
[12/07 19:08:58     26s] @file 1442: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[8][11]} .original_name {{fir_filter/coefficients_r_reg[8][11]}}}
[12/07 19:08:58     26s] @file 1443: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][0]} .original_name {{fir_filter/coefficients_r_reg[9][0]}}}
[12/07 19:08:58     26s] @file 1444: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][1]} .original_name {{fir_filter/coefficients_r_reg[9][1]}}}
[12/07 19:08:58     26s] @file 1445: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][2]} .original_name {{fir_filter/coefficients_r_reg[9][2]}}}
[12/07 19:08:58     26s] @file 1446: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][3]} .original_name {{fir_filter/coefficients_r_reg[9][3]}}}
[12/07 19:08:58     26s] @file 1447: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][4]} .original_name {{fir_filter/coefficients_r_reg[9][4]}}}
[12/07 19:08:58     26s] @file 1448: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][5]} .original_name {{fir_filter/coefficients_r_reg[9][5]}}}
[12/07 19:08:58     26s] @file 1449: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][6]} .original_name {{fir_filter/coefficients_r_reg[9][6]}}}
[12/07 19:08:58     26s] @file 1450: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][7]} .original_name {{fir_filter/coefficients_r_reg[9][7]}}}
[12/07 19:08:58     26s] @file 1451: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][8]} .original_name {{fir_filter/coefficients_r_reg[9][8]}}}
[12/07 19:08:58     26s] @file 1452: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][9]} .original_name {{fir_filter/coefficients_r_reg[9][9]}}}
[12/07 19:08:58     26s] @file 1453: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][10]} .original_name {{fir_filter/coefficients_r_reg[9][10]}}}
[12/07 19:08:58     26s] @file 1454: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[9][11]} .original_name {{fir_filter/coefficients_r_reg[9][11]}}}
[12/07 19:08:58     26s] @file 1455: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][0]} .original_name {{fir_filter/coefficients_r_reg[10][0]}}}
[12/07 19:08:58     26s] @file 1456: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][1]} .original_name {{fir_filter/coefficients_r_reg[10][1]}}}
[12/07 19:08:58     26s] @file 1457: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][2]} .original_name {{fir_filter/coefficients_r_reg[10][2]}}}
[12/07 19:08:58     26s] @file 1458: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][3]} .original_name {{fir_filter/coefficients_r_reg[10][3]}}}
[12/07 19:08:58     26s] @file 1459: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][4]} .original_name {{fir_filter/coefficients_r_reg[10][4]}}}
[12/07 19:08:58     26s] @file 1460: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][5]} .original_name {{fir_filter/coefficients_r_reg[10][5]}}}
[12/07 19:08:58     26s] @file 1461: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][6]} .original_name {{fir_filter/coefficients_r_reg[10][6]}}}
[12/07 19:08:58     26s] @file 1462: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][7]} .original_name {{fir_filter/coefficients_r_reg[10][7]}}}
[12/07 19:08:58     26s] @file 1463: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][8]} .original_name {{fir_filter/coefficients_r_reg[10][8]}}}
[12/07 19:08:58     26s] @file 1464: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][9]} .original_name {{fir_filter/coefficients_r_reg[10][9]}}}
[12/07 19:08:58     26s] @file 1465: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][10]} .original_name {{fir_filter/coefficients_r_reg[10][10]}}}
[12/07 19:08:58     26s] @file 1466: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[10][11]} .original_name {{fir_filter/coefficients_r_reg[10][11]}}}
[12/07 19:08:58     26s] @file 1467: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][0]} .original_name {{fir_filter/coefficients_r_reg[11][0]}}}
[12/07 19:08:58     26s] @file 1468: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][1]} .original_name {{fir_filter/coefficients_r_reg[11][1]}}}
[12/07 19:08:58     26s] @file 1469: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][2]} .original_name {{fir_filter/coefficients_r_reg[11][2]}}}
[12/07 19:08:58     26s] @file 1470: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][3]} .original_name {{fir_filter/coefficients_r_reg[11][3]}}}
[12/07 19:08:58     26s] @file 1471: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][4]} .original_name {{fir_filter/coefficients_r_reg[11][4]}}}
[12/07 19:08:58     26s] @file 1472: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][5]} .original_name {{fir_filter/coefficients_r_reg[11][5]}}}
[12/07 19:08:58     26s] @file 1473: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][6]} .original_name {{fir_filter/coefficients_r_reg[11][6]}}}
[12/07 19:08:58     26s] @file 1474: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][7]} .original_name {{fir_filter/coefficients_r_reg[11][7]}}}
[12/07 19:08:58     26s] @file 1475: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][8]} .original_name {{fir_filter/coefficients_r_reg[11][8]}}}
[12/07 19:08:58     26s] @file 1476: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][9]} .original_name {{fir_filter/coefficients_r_reg[11][9]}}}
[12/07 19:08:58     26s] @file 1477: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][10]} .original_name {{fir_filter/coefficients_r_reg[11][10]}}}
[12/07 19:08:58     26s] @file 1478: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[11][11]} .original_name {{fir_filter/coefficients_r_reg[11][11]}}}
[12/07 19:08:58     26s] @file 1479: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][0]} .original_name {{fir_filter/coefficients_r_reg[12][0]}}}
[12/07 19:08:58     26s] @file 1480: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][1]} .original_name {{fir_filter/coefficients_r_reg[12][1]}}}
[12/07 19:08:58     26s] @file 1481: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][2]} .original_name {{fir_filter/coefficients_r_reg[12][2]}}}
[12/07 19:08:58     26s] @file 1482: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][3]} .original_name {{fir_filter/coefficients_r_reg[12][3]}}}
[12/07 19:08:58     26s] @file 1483: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][4]} .original_name {{fir_filter/coefficients_r_reg[12][4]}}}
[12/07 19:08:58     26s] @file 1484: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][5]} .original_name {{fir_filter/coefficients_r_reg[12][5]}}}
[12/07 19:08:58     26s] @file 1485: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][6]} .original_name {{fir_filter/coefficients_r_reg[12][6]}}}
[12/07 19:08:58     26s] @file 1486: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][7]} .original_name {{fir_filter/coefficients_r_reg[12][7]}}}
[12/07 19:08:58     26s] @file 1487: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][8]} .original_name {{fir_filter/coefficients_r_reg[12][8]}}}
[12/07 19:08:58     26s] @file 1488: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][9]} .original_name {{fir_filter/coefficients_r_reg[12][9]}}}
[12/07 19:08:58     26s] @file 1489: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][10]} .original_name {{fir_filter/coefficients_r_reg[12][10]}}}
[12/07 19:08:58     26s] @file 1490: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[12][11]} .original_name {{fir_filter/coefficients_r_reg[12][11]}}}
[12/07 19:08:58     26s] @file 1491: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][0]} .original_name {{fir_filter/coefficients_r_reg[13][0]}}}
[12/07 19:08:58     26s] @file 1492: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][1]} .original_name {{fir_filter/coefficients_r_reg[13][1]}}}
[12/07 19:08:58     26s] @file 1493: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][2]} .original_name {{fir_filter/coefficients_r_reg[13][2]}}}
[12/07 19:08:58     26s] @file 1494: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][3]} .original_name {{fir_filter/coefficients_r_reg[13][3]}}}
[12/07 19:08:58     26s] @file 1495: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][4]} .original_name {{fir_filter/coefficients_r_reg[13][4]}}}
[12/07 19:08:58     26s] @file 1496: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][5]} .original_name {{fir_filter/coefficients_r_reg[13][5]}}}
[12/07 19:08:58     26s] @file 1497: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][6]} .original_name {{fir_filter/coefficients_r_reg[13][6]}}}
[12/07 19:08:58     26s] @file 1498: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][7]} .original_name {{fir_filter/coefficients_r_reg[13][7]}}}
[12/07 19:08:58     26s] @file 1499: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][8]} .original_name {{fir_filter/coefficients_r_reg[13][8]}}}
[12/07 19:08:58     26s] @file 1500: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][9]} .original_name {{fir_filter/coefficients_r_reg[13][9]}}}
[12/07 19:08:58     26s] @file 1501: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][10]} .original_name {{fir_filter/coefficients_r_reg[13][10]}}}
[12/07 19:08:58     26s] @file 1502: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[13][11]} .original_name {{fir_filter/coefficients_r_reg[13][11]}}}
[12/07 19:08:58     26s] @file 1503: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][0]} .original_name {{fir_filter/coefficients_r_reg[14][0]}}}
[12/07 19:08:58     26s] @file 1504: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][1]} .original_name {{fir_filter/coefficients_r_reg[14][1]}}}
[12/07 19:08:58     26s] @file 1505: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][2]} .original_name {{fir_filter/coefficients_r_reg[14][2]}}}
[12/07 19:08:58     26s] @file 1506: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][3]} .original_name {{fir_filter/coefficients_r_reg[14][3]}}}
[12/07 19:08:58     26s] @file 1507: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][4]} .original_name {{fir_filter/coefficients_r_reg[14][4]}}}
[12/07 19:08:58     26s] @file 1508: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][5]} .original_name {{fir_filter/coefficients_r_reg[14][5]}}}
[12/07 19:08:58     26s] @file 1509: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][6]} .original_name {{fir_filter/coefficients_r_reg[14][6]}}}
[12/07 19:08:58     26s] @file 1510: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][7]} .original_name {{fir_filter/coefficients_r_reg[14][7]}}}
[12/07 19:08:58     26s] @file 1511: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][8]} .original_name {{fir_filter/coefficients_r_reg[14][8]}}}
[12/07 19:08:58     26s] @file 1512: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][9]} .original_name {{fir_filter/coefficients_r_reg[14][9]}}}
[12/07 19:08:58     26s] @file 1513: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][10]} .original_name {{fir_filter/coefficients_r_reg[14][10]}}}
[12/07 19:08:58     26s] @file 1514: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[14][11]} .original_name {{fir_filter/coefficients_r_reg[14][11]}}}
[12/07 19:08:58     26s] @file 1515: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][0]} .original_name {{fir_filter/coefficients_r_reg[15][0]}}}
[12/07 19:08:58     26s] @file 1516: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][1]} .original_name {{fir_filter/coefficients_r_reg[15][1]}}}
[12/07 19:08:58     26s] @file 1517: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][2]} .original_name {{fir_filter/coefficients_r_reg[15][2]}}}
[12/07 19:08:58     26s] @file 1518: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][3]} .original_name {{fir_filter/coefficients_r_reg[15][3]}}}
[12/07 19:08:58     26s] @file 1519: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][4]} .original_name {{fir_filter/coefficients_r_reg[15][4]}}}
[12/07 19:08:58     26s] @file 1520: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][5]} .original_name {{fir_filter/coefficients_r_reg[15][5]}}}
[12/07 19:08:58     26s] @file 1521: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][6]} .original_name {{fir_filter/coefficients_r_reg[15][6]}}}
[12/07 19:08:58     26s] @file 1522: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][7]} .original_name {{fir_filter/coefficients_r_reg[15][7]}}}
[12/07 19:08:58     26s] @file 1523: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][8]} .original_name {{fir_filter/coefficients_r_reg[15][8]}}}
[12/07 19:08:58     26s] @file 1524: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][9]} .original_name {{fir_filter/coefficients_r_reg[15][9]}}}
[12/07 19:08:58     26s] @file 1525: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][10]} .original_name {{fir_filter/coefficients_r_reg[15][10]}}}
[12/07 19:08:58     26s] @file 1526: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[15][11]} .original_name {{fir_filter/coefficients_r_reg[15][11]}}}
[12/07 19:08:58     26s] @file 1527: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][0]} .original_name {{fir_filter/coefficients_r_reg[16][0]}}}
[12/07 19:08:58     26s] @file 1528: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][1]} .original_name {{fir_filter/coefficients_r_reg[16][1]}}}
[12/07 19:08:58     26s] @file 1529: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][2]} .original_name {{fir_filter/coefficients_r_reg[16][2]}}}
[12/07 19:08:58     26s] @file 1530: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][3]} .original_name {{fir_filter/coefficients_r_reg[16][3]}}}
[12/07 19:08:58     26s] @file 1531: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][4]} .original_name {{fir_filter/coefficients_r_reg[16][4]}}}
[12/07 19:08:58     26s] @file 1532: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][5]} .original_name {{fir_filter/coefficients_r_reg[16][5]}}}
[12/07 19:08:58     26s] @file 1533: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][6]} .original_name {{fir_filter/coefficients_r_reg[16][6]}}}
[12/07 19:08:58     26s] @file 1534: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][7]} .original_name {{fir_filter/coefficients_r_reg[16][7]}}}
[12/07 19:08:58     26s] @file 1535: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][8]} .original_name {{fir_filter/coefficients_r_reg[16][8]}}}
[12/07 19:08:58     26s] @file 1536: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][9]} .original_name {{fir_filter/coefficients_r_reg[16][9]}}}
[12/07 19:08:58     26s] @file 1537: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][10]} .original_name {{fir_filter/coefficients_r_reg[16][10]}}}
[12/07 19:08:58     26s] @file 1538: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[16][11]} .original_name {{fir_filter/coefficients_r_reg[16][11]}}}
[12/07 19:08:58     26s] @file 1539: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][0]} .original_name {{fir_filter/coefficients_r_reg[17][0]}}}
[12/07 19:08:58     26s] @file 1540: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][1]} .original_name {{fir_filter/coefficients_r_reg[17][1]}}}
[12/07 19:08:58     26s] @file 1541: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][2]} .original_name {{fir_filter/coefficients_r_reg[17][2]}}}
[12/07 19:08:58     26s] @file 1542: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][3]} .original_name {{fir_filter/coefficients_r_reg[17][3]}}}
[12/07 19:08:58     26s] @file 1543: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][4]} .original_name {{fir_filter/coefficients_r_reg[17][4]}}}
[12/07 19:08:58     26s] @file 1544: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][5]} .original_name {{fir_filter/coefficients_r_reg[17][5]}}}
[12/07 19:08:58     26s] @file 1545: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][6]} .original_name {{fir_filter/coefficients_r_reg[17][6]}}}
[12/07 19:08:58     26s] @file 1546: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][7]} .original_name {{fir_filter/coefficients_r_reg[17][7]}}}
[12/07 19:08:58     26s] @file 1547: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][8]} .original_name {{fir_filter/coefficients_r_reg[17][8]}}}
[12/07 19:08:58     26s] @file 1548: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][9]} .original_name {{fir_filter/coefficients_r_reg[17][9]}}}
[12/07 19:08:58     26s] @file 1549: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][10]} .original_name {{fir_filter/coefficients_r_reg[17][10]}}}
[12/07 19:08:58     26s] @file 1550: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[17][11]} .original_name {{fir_filter/coefficients_r_reg[17][11]}}}
[12/07 19:08:58     26s] @file 1551: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][0]} .original_name {{fir_filter/coefficients_r_reg[18][0]}}}
[12/07 19:08:58     26s] @file 1552: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][1]} .original_name {{fir_filter/coefficients_r_reg[18][1]}}}
[12/07 19:08:58     26s] @file 1553: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][2]} .original_name {{fir_filter/coefficients_r_reg[18][2]}}}
[12/07 19:08:58     26s] @file 1554: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][3]} .original_name {{fir_filter/coefficients_r_reg[18][3]}}}
[12/07 19:08:58     26s] @file 1555: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][4]} .original_name {{fir_filter/coefficients_r_reg[18][4]}}}
[12/07 19:08:58     26s] @file 1556: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][5]} .original_name {{fir_filter/coefficients_r_reg[18][5]}}}
[12/07 19:08:58     26s] @file 1557: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][6]} .original_name {{fir_filter/coefficients_r_reg[18][6]}}}
[12/07 19:08:58     26s] @file 1558: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][7]} .original_name {{fir_filter/coefficients_r_reg[18][7]}}}
[12/07 19:08:58     26s] @file 1559: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][8]} .original_name {{fir_filter/coefficients_r_reg[18][8]}}}
[12/07 19:08:58     26s] @file 1560: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][9]} .original_name {{fir_filter/coefficients_r_reg[18][9]}}}
[12/07 19:08:58     26s] @file 1561: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][10]} .original_name {{fir_filter/coefficients_r_reg[18][10]}}}
[12/07 19:08:58     26s] @file 1562: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[18][11]} .original_name {{fir_filter/coefficients_r_reg[18][11]}}}
[12/07 19:08:58     26s] @file 1563: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][0]} .original_name {{fir_filter/coefficients_r_reg[19][0]}}}
[12/07 19:08:58     26s] @file 1564: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][1]} .original_name {{fir_filter/coefficients_r_reg[19][1]}}}
[12/07 19:08:58     26s] @file 1565: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][2]} .original_name {{fir_filter/coefficients_r_reg[19][2]}}}
[12/07 19:08:58     26s] @file 1566: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][3]} .original_name {{fir_filter/coefficients_r_reg[19][3]}}}
[12/07 19:08:58     26s] @file 1567: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][4]} .original_name {{fir_filter/coefficients_r_reg[19][4]}}}
[12/07 19:08:58     26s] @file 1568: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][5]} .original_name {{fir_filter/coefficients_r_reg[19][5]}}}
[12/07 19:08:58     26s] @file 1569: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][6]} .original_name {{fir_filter/coefficients_r_reg[19][6]}}}
[12/07 19:08:58     26s] @file 1570: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][7]} .original_name {{fir_filter/coefficients_r_reg[19][7]}}}
[12/07 19:08:58     26s] @file 1571: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][8]} .original_name {{fir_filter/coefficients_r_reg[19][8]}}}
[12/07 19:08:58     26s] @file 1572: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][9]} .original_name {{fir_filter/coefficients_r_reg[19][9]}}}
[12/07 19:08:58     26s] @file 1573: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][10]} .original_name {{fir_filter/coefficients_r_reg[19][10]}}}
[12/07 19:08:58     26s] @file 1574: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[19][11]} .original_name {{fir_filter/coefficients_r_reg[19][11]}}}
[12/07 19:08:58     26s] @file 1575: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][0]} .original_name {{fir_filter/coefficients_r_reg[20][0]}}}
[12/07 19:08:58     26s] @file 1576: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][1]} .original_name {{fir_filter/coefficients_r_reg[20][1]}}}
[12/07 19:08:58     26s] @file 1577: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][2]} .original_name {{fir_filter/coefficients_r_reg[20][2]}}}
[12/07 19:08:58     26s] @file 1578: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][3]} .original_name {{fir_filter/coefficients_r_reg[20][3]}}}
[12/07 19:08:58     26s] @file 1579: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][4]} .original_name {{fir_filter/coefficients_r_reg[20][4]}}}
[12/07 19:08:58     26s] @file 1580: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][5]} .original_name {{fir_filter/coefficients_r_reg[20][5]}}}
[12/07 19:08:58     26s] @file 1581: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][6]} .original_name {{fir_filter/coefficients_r_reg[20][6]}}}
[12/07 19:08:58     26s] @file 1582: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][7]} .original_name {{fir_filter/coefficients_r_reg[20][7]}}}
[12/07 19:08:58     26s] @file 1583: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][8]} .original_name {{fir_filter/coefficients_r_reg[20][8]}}}
[12/07 19:08:58     26s] @file 1584: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][9]} .original_name {{fir_filter/coefficients_r_reg[20][9]}}}
[12/07 19:08:58     26s] @file 1585: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][10]} .original_name {{fir_filter/coefficients_r_reg[20][10]}}}
[12/07 19:08:58     26s] @file 1586: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[20][11]} .original_name {{fir_filter/coefficients_r_reg[20][11]}}}
[12/07 19:08:58     26s] @file 1587: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][0]} .original_name {{fir_filter/coefficients_r_reg[21][0]}}}
[12/07 19:08:58     26s] @file 1588: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][1]} .original_name {{fir_filter/coefficients_r_reg[21][1]}}}
[12/07 19:08:58     26s] @file 1589: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][2]} .original_name {{fir_filter/coefficients_r_reg[21][2]}}}
[12/07 19:08:58     26s] @file 1590: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][3]} .original_name {{fir_filter/coefficients_r_reg[21][3]}}}
[12/07 19:08:58     26s] @file 1591: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][4]} .original_name {{fir_filter/coefficients_r_reg[21][4]}}}
[12/07 19:08:58     26s] @file 1592: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][5]} .original_name {{fir_filter/coefficients_r_reg[21][5]}}}
[12/07 19:08:58     26s] @file 1593: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][6]} .original_name {{fir_filter/coefficients_r_reg[21][6]}}}
[12/07 19:08:58     26s] @file 1594: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][7]} .original_name {{fir_filter/coefficients_r_reg[21][7]}}}
[12/07 19:08:58     26s] @file 1595: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][8]} .original_name {{fir_filter/coefficients_r_reg[21][8]}}}
[12/07 19:08:58     26s] @file 1596: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][9]} .original_name {{fir_filter/coefficients_r_reg[21][9]}}}
[12/07 19:08:58     26s] @file 1597: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][10]} .original_name {{fir_filter/coefficients_r_reg[21][10]}}}
[12/07 19:08:58     26s] @file 1598: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[21][11]} .original_name {{fir_filter/coefficients_r_reg[21][11]}}}
[12/07 19:08:58     26s] @file 1599: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][0]} .original_name {{fir_filter/coefficients_r_reg[22][0]}}}
[12/07 19:08:58     26s] @file 1600: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][1]} .original_name {{fir_filter/coefficients_r_reg[22][1]}}}
[12/07 19:08:58     26s] @file 1601: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][2]} .original_name {{fir_filter/coefficients_r_reg[22][2]}}}
[12/07 19:08:58     26s] @file 1602: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][3]} .original_name {{fir_filter/coefficients_r_reg[22][3]}}}
[12/07 19:08:58     26s] @file 1603: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][4]} .original_name {{fir_filter/coefficients_r_reg[22][4]}}}
[12/07 19:08:58     26s] @file 1604: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][5]} .original_name {{fir_filter/coefficients_r_reg[22][5]}}}
[12/07 19:08:58     26s] @file 1605: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][6]} .original_name {{fir_filter/coefficients_r_reg[22][6]}}}
[12/07 19:08:58     26s] @file 1606: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][7]} .original_name {{fir_filter/coefficients_r_reg[22][7]}}}
[12/07 19:08:58     26s] @file 1607: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][8]} .original_name {{fir_filter/coefficients_r_reg[22][8]}}}
[12/07 19:08:58     26s] @file 1608: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][9]} .original_name {{fir_filter/coefficients_r_reg[22][9]}}}
[12/07 19:08:58     26s] @file 1609: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][10]} .original_name {{fir_filter/coefficients_r_reg[22][10]}}}
[12/07 19:08:58     26s] @file 1610: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[22][11]} .original_name {{fir_filter/coefficients_r_reg[22][11]}}}
[12/07 19:08:58     26s] @file 1611: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][0]} .original_name {{fir_filter/coefficients_r_reg[23][0]}}}
[12/07 19:08:58     26s] @file 1612: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][1]} .original_name {{fir_filter/coefficients_r_reg[23][1]}}}
[12/07 19:08:58     26s] @file 1613: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][2]} .original_name {{fir_filter/coefficients_r_reg[23][2]}}}
[12/07 19:08:58     26s] @file 1614: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][3]} .original_name {{fir_filter/coefficients_r_reg[23][3]}}}
[12/07 19:08:58     26s] @file 1615: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][4]} .original_name {{fir_filter/coefficients_r_reg[23][4]}}}
[12/07 19:08:58     26s] @file 1616: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][5]} .original_name {{fir_filter/coefficients_r_reg[23][5]}}}
[12/07 19:08:58     26s] @file 1617: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][6]} .original_name {{fir_filter/coefficients_r_reg[23][6]}}}
[12/07 19:08:58     26s] @file 1618: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][7]} .original_name {{fir_filter/coefficients_r_reg[23][7]}}}
[12/07 19:08:58     26s] @file 1619: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][8]} .original_name {{fir_filter/coefficients_r_reg[23][8]}}}
[12/07 19:08:58     26s] @file 1620: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][9]} .original_name {{fir_filter/coefficients_r_reg[23][9]}}}
[12/07 19:08:58     26s] @file 1621: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][10]} .original_name {{fir_filter/coefficients_r_reg[23][10]}}}
[12/07 19:08:58     26s] @file 1622: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[23][11]} .original_name {{fir_filter/coefficients_r_reg[23][11]}}}
[12/07 19:08:58     26s] @file 1623: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][0]} .original_name {{fir_filter/coefficients_r_reg[24][0]}}}
[12/07 19:08:58     26s] @file 1624: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][1]} .original_name {{fir_filter/coefficients_r_reg[24][1]}}}
[12/07 19:08:58     26s] @file 1625: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][2]} .original_name {{fir_filter/coefficients_r_reg[24][2]}}}
[12/07 19:08:58     26s] @file 1626: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][3]} .original_name {{fir_filter/coefficients_r_reg[24][3]}}}
[12/07 19:08:58     26s] @file 1627: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][4]} .original_name {{fir_filter/coefficients_r_reg[24][4]}}}
[12/07 19:08:58     26s] @file 1628: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][5]} .original_name {{fir_filter/coefficients_r_reg[24][5]}}}
[12/07 19:08:58     26s] @file 1629: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][6]} .original_name {{fir_filter/coefficients_r_reg[24][6]}}}
[12/07 19:08:58     26s] @file 1630: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][7]} .original_name {{fir_filter/coefficients_r_reg[24][7]}}}
[12/07 19:08:58     26s] @file 1631: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][8]} .original_name {{fir_filter/coefficients_r_reg[24][8]}}}
[12/07 19:08:58     26s] @file 1632: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][9]} .original_name {{fir_filter/coefficients_r_reg[24][9]}}}
[12/07 19:08:58     26s] @file 1633: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][10]} .original_name {{fir_filter/coefficients_r_reg[24][10]}}}
[12/07 19:08:58     26s] @file 1634: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[24][11]} .original_name {{fir_filter/coefficients_r_reg[24][11]}}}
[12/07 19:08:58     26s] @file 1635: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][0]} .original_name {{fir_filter/coefficients_r_reg[25][0]}}}
[12/07 19:08:58     26s] @file 1636: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][1]} .original_name {{fir_filter/coefficients_r_reg[25][1]}}}
[12/07 19:08:58     26s] @file 1637: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][2]} .original_name {{fir_filter/coefficients_r_reg[25][2]}}}
[12/07 19:08:58     26s] @file 1638: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][3]} .original_name {{fir_filter/coefficients_r_reg[25][3]}}}
[12/07 19:08:58     26s] @file 1639: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][4]} .original_name {{fir_filter/coefficients_r_reg[25][4]}}}
[12/07 19:08:58     26s] @file 1640: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][5]} .original_name {{fir_filter/coefficients_r_reg[25][5]}}}
[12/07 19:08:58     26s] @file 1641: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][6]} .original_name {{fir_filter/coefficients_r_reg[25][6]}}}
[12/07 19:08:58     26s] @file 1642: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][7]} .original_name {{fir_filter/coefficients_r_reg[25][7]}}}
[12/07 19:08:58     26s] @file 1643: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][8]} .original_name {{fir_filter/coefficients_r_reg[25][8]}}}
[12/07 19:08:58     26s] @file 1644: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][9]} .original_name {{fir_filter/coefficients_r_reg[25][9]}}}
[12/07 19:08:58     26s] @file 1645: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][10]} .original_name {{fir_filter/coefficients_r_reg[25][10]}}}
[12/07 19:08:58     26s] @file 1646: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[25][11]} .original_name {{fir_filter/coefficients_r_reg[25][11]}}}
[12/07 19:08:58     26s] @file 1647: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][0]} .original_name {{fir_filter/coefficients_r_reg[26][0]}}}
[12/07 19:08:58     26s] @file 1648: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][1]} .original_name {{fir_filter/coefficients_r_reg[26][1]}}}
[12/07 19:08:58     26s] @file 1649: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][2]} .original_name {{fir_filter/coefficients_r_reg[26][2]}}}
[12/07 19:08:58     26s] @file 1650: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][3]} .original_name {{fir_filter/coefficients_r_reg[26][3]}}}
[12/07 19:08:58     26s] @file 1651: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][4]} .original_name {{fir_filter/coefficients_r_reg[26][4]}}}
[12/07 19:08:58     26s] @file 1652: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][5]} .original_name {{fir_filter/coefficients_r_reg[26][5]}}}
[12/07 19:08:58     26s] @file 1653: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][6]} .original_name {{fir_filter/coefficients_r_reg[26][6]}}}
[12/07 19:08:58     26s] @file 1654: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][7]} .original_name {{fir_filter/coefficients_r_reg[26][7]}}}
[12/07 19:08:58     26s] @file 1655: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][8]} .original_name {{fir_filter/coefficients_r_reg[26][8]}}}
[12/07 19:08:58     26s] @file 1656: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][9]} .original_name {{fir_filter/coefficients_r_reg[26][9]}}}
[12/07 19:08:58     26s] @file 1657: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][10]} .original_name {{fir_filter/coefficients_r_reg[26][10]}}}
[12/07 19:08:58     26s] @file 1658: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[26][11]} .original_name {{fir_filter/coefficients_r_reg[26][11]}}}
[12/07 19:08:58     26s] @file 1659: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][0]} .original_name {{fir_filter/coefficients_r_reg[27][0]}}}
[12/07 19:08:58     26s] @file 1660: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][1]} .original_name {{fir_filter/coefficients_r_reg[27][1]}}}
[12/07 19:08:58     26s] @file 1661: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][2]} .original_name {{fir_filter/coefficients_r_reg[27][2]}}}
[12/07 19:08:58     26s] @file 1662: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][3]} .original_name {{fir_filter/coefficients_r_reg[27][3]}}}
[12/07 19:08:58     26s] @file 1663: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][4]} .original_name {{fir_filter/coefficients_r_reg[27][4]}}}
[12/07 19:08:58     26s] @file 1664: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][5]} .original_name {{fir_filter/coefficients_r_reg[27][5]}}}
[12/07 19:08:58     26s] @file 1665: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][6]} .original_name {{fir_filter/coefficients_r_reg[27][6]}}}
[12/07 19:08:58     26s] @file 1666: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][7]} .original_name {{fir_filter/coefficients_r_reg[27][7]}}}
[12/07 19:08:58     26s] @file 1667: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][8]} .original_name {{fir_filter/coefficients_r_reg[27][8]}}}
[12/07 19:08:58     26s] @file 1668: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][9]} .original_name {{fir_filter/coefficients_r_reg[27][9]}}}
[12/07 19:08:58     26s] @file 1669: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][10]} .original_name {{fir_filter/coefficients_r_reg[27][10]}}}
[12/07 19:08:58     26s] @file 1670: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[27][11]} .original_name {{fir_filter/coefficients_r_reg[27][11]}}}
[12/07 19:08:58     26s] @file 1671: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][0]} .original_name {{fir_filter/coefficients_r_reg[28][0]}}}
[12/07 19:08:58     26s] @file 1672: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][1]} .original_name {{fir_filter/coefficients_r_reg[28][1]}}}
[12/07 19:08:58     26s] @file 1673: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][2]} .original_name {{fir_filter/coefficients_r_reg[28][2]}}}
[12/07 19:08:58     26s] @file 1674: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][3]} .original_name {{fir_filter/coefficients_r_reg[28][3]}}}
[12/07 19:08:58     26s] @file 1675: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][4]} .original_name {{fir_filter/coefficients_r_reg[28][4]}}}
[12/07 19:08:58     26s] @file 1676: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][5]} .original_name {{fir_filter/coefficients_r_reg[28][5]}}}
[12/07 19:08:58     26s] @file 1677: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][6]} .original_name {{fir_filter/coefficients_r_reg[28][6]}}}
[12/07 19:08:58     26s] @file 1678: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][7]} .original_name {{fir_filter/coefficients_r_reg[28][7]}}}
[12/07 19:08:58     26s] @file 1679: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][8]} .original_name {{fir_filter/coefficients_r_reg[28][8]}}}
[12/07 19:08:58     26s] @file 1680: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][9]} .original_name {{fir_filter/coefficients_r_reg[28][9]}}}
[12/07 19:08:58     26s] @file 1681: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][10]} .original_name {{fir_filter/coefficients_r_reg[28][10]}}}
[12/07 19:08:58     26s] @file 1682: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[28][11]} .original_name {{fir_filter/coefficients_r_reg[28][11]}}}
[12/07 19:08:58     26s] @file 1683: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][0]} .original_name {{fir_filter/coefficients_r_reg[29][0]}}}
[12/07 19:08:58     26s] @file 1684: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][1]} .original_name {{fir_filter/coefficients_r_reg[29][1]}}}
[12/07 19:08:58     26s] @file 1685: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][2]} .original_name {{fir_filter/coefficients_r_reg[29][2]}}}
[12/07 19:08:58     26s] @file 1686: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][3]} .original_name {{fir_filter/coefficients_r_reg[29][3]}}}
[12/07 19:08:58     26s] @file 1687: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][4]} .original_name {{fir_filter/coefficients_r_reg[29][4]}}}
[12/07 19:08:58     26s] @file 1688: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][5]} .original_name {{fir_filter/coefficients_r_reg[29][5]}}}
[12/07 19:08:58     26s] @file 1689: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][6]} .original_name {{fir_filter/coefficients_r_reg[29][6]}}}
[12/07 19:08:58     26s] @file 1690: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][7]} .original_name {{fir_filter/coefficients_r_reg[29][7]}}}
[12/07 19:08:58     26s] @file 1691: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][8]} .original_name {{fir_filter/coefficients_r_reg[29][8]}}}
[12/07 19:08:58     26s] @file 1692: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][9]} .original_name {{fir_filter/coefficients_r_reg[29][9]}}}
[12/07 19:08:58     26s] @file 1693: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][10]} .original_name {{fir_filter/coefficients_r_reg[29][10]}}}
[12/07 19:08:58     26s] @file 1694: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[29][11]} .original_name {{fir_filter/coefficients_r_reg[29][11]}}}
[12/07 19:08:58     26s] @file 1695: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][0]} .original_name {{fir_filter/coefficients_r_reg[30][0]}}}
[12/07 19:08:58     26s] @file 1696: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][1]} .original_name {{fir_filter/coefficients_r_reg[30][1]}}}
[12/07 19:08:58     26s] @file 1697: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][2]} .original_name {{fir_filter/coefficients_r_reg[30][2]}}}
[12/07 19:08:58     26s] @file 1698: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][3]} .original_name {{fir_filter/coefficients_r_reg[30][3]}}}
[12/07 19:08:58     26s] @file 1699: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][4]} .original_name {{fir_filter/coefficients_r_reg[30][4]}}}
[12/07 19:08:58     26s] @file 1700: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][5]} .original_name {{fir_filter/coefficients_r_reg[30][5]}}}
[12/07 19:08:58     26s] @file 1701: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][6]} .original_name {{fir_filter/coefficients_r_reg[30][6]}}}
[12/07 19:08:58     26s] @file 1702: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][7]} .original_name {{fir_filter/coefficients_r_reg[30][7]}}}
[12/07 19:08:58     26s] @file 1703: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][8]} .original_name {{fir_filter/coefficients_r_reg[30][8]}}}
[12/07 19:08:58     26s] @file 1704: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][9]} .original_name {{fir_filter/coefficients_r_reg[30][9]}}}
[12/07 19:08:58     26s] @file 1705: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][10]} .original_name {{fir_filter/coefficients_r_reg[30][10]}}}
[12/07 19:08:58     26s] @file 1706: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[30][11]} .original_name {{fir_filter/coefficients_r_reg[30][11]}}}
[12/07 19:08:58     26s] @file 1707: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][0]} .original_name {{fir_filter/coefficients_r_reg[31][0]}}}
[12/07 19:08:58     26s] @file 1708: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][1]} .original_name {{fir_filter/coefficients_r_reg[31][1]}}}
[12/07 19:08:58     26s] @file 1709: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][2]} .original_name {{fir_filter/coefficients_r_reg[31][2]}}}
[12/07 19:08:58     26s] @file 1710: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][3]} .original_name {{fir_filter/coefficients_r_reg[31][3]}}}
[12/07 19:08:58     26s] @file 1711: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][4]} .original_name {{fir_filter/coefficients_r_reg[31][4]}}}
[12/07 19:08:58     26s] @file 1712: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][5]} .original_name {{fir_filter/coefficients_r_reg[31][5]}}}
[12/07 19:08:58     26s] @file 1713: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][6]} .original_name {{fir_filter/coefficients_r_reg[31][6]}}}
[12/07 19:08:58     26s] @file 1714: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][7]} .original_name {{fir_filter/coefficients_r_reg[31][7]}}}
[12/07 19:08:58     26s] @file 1715: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][8]} .original_name {{fir_filter/coefficients_r_reg[31][8]}}}
[12/07 19:08:58     26s] @file 1716: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][9]} .original_name {{fir_filter/coefficients_r_reg[31][9]}}}
[12/07 19:08:58     26s] @file 1717: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][10]} .original_name {{fir_filter/coefficients_r_reg[31][10]}}}
[12/07 19:08:58     26s] @file 1718: catch {set_db {inst:filter_top/fir_filter/coefficients_r_reg[31][11]} .original_name {{fir_filter/coefficients_r_reg[31][11]}}}
[12/07 19:08:58     26s] @file 1719: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][1]} .original_name {{fir_filter/sum_r_reg[0][1]}}}
[12/07 19:08:58     26s] @file 1720: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][2]} .original_name {{fir_filter/sum_r_reg[0][2]}}}
[12/07 19:08:58     26s] @file 1721: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][3]} .original_name {{fir_filter/sum_r_reg[0][3]}}}
[12/07 19:08:58     26s] @file 1722: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][4]} .original_name {{fir_filter/sum_r_reg[0][4]}}}
[12/07 19:08:58     26s] @file 1723: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][5]} .original_name {{fir_filter/sum_r_reg[0][5]}}}
[12/07 19:08:58     26s] @file 1724: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][6]} .original_name {{fir_filter/sum_r_reg[0][6]}}}
[12/07 19:08:58     26s] @file 1725: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][7]} .original_name {{fir_filter/sum_r_reg[0][7]}}}
[12/07 19:08:58     26s] @file 1726: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][8]} .original_name {{fir_filter/sum_r_reg[0][8]}}}
[12/07 19:08:58     26s] @file 1727: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][9]} .original_name {{fir_filter/sum_r_reg[0][9]}}}
[12/07 19:08:58     26s] @file 1728: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][10]} .original_name {{fir_filter/sum_r_reg[0][10]}}}
[12/07 19:08:58     26s] @file 1729: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][11]} .original_name {{fir_filter/sum_r_reg[0][11]}}}
[12/07 19:08:58     26s] @file 1730: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][12]} .original_name {{fir_filter/sum_r_reg[0][12]}}}
[12/07 19:08:58     26s] @file 1731: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][13]} .original_name {{fir_filter/sum_r_reg[0][13]}}}
[12/07 19:08:58     26s] @file 1732: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][14]} .original_name {{fir_filter/sum_r_reg[0][14]}}}
[12/07 19:08:58     26s] @file 1733: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][15]} .original_name {{fir_filter/sum_r_reg[0][15]}}}
[12/07 19:08:58     26s] @file 1734: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][16]} .original_name {{fir_filter/sum_r_reg[0][16]}}}
[12/07 19:08:58     26s] @file 1735: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][17]} .original_name {{fir_filter/sum_r_reg[0][17]}}}
[12/07 19:08:58     26s] @file 1736: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][18]} .original_name {{fir_filter/sum_r_reg[0][18]}}}
[12/07 19:08:58     26s] @file 1737: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][19]} .original_name {{fir_filter/sum_r_reg[0][19]}}}
[12/07 19:08:58     26s] @file 1738: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][20]} .original_name {{fir_filter/sum_r_reg[0][20]}}}
[12/07 19:08:58     26s] @file 1739: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][21]} .original_name {{fir_filter/sum_r_reg[0][21]}}}
[12/07 19:08:58     26s] @file 1740: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][22]} .original_name {{fir_filter/sum_r_reg[0][22]}}}
[12/07 19:08:58     26s] @file 1741: catch {set_db {inst:filter_top/fir_filter/din_r_reg[0]} .original_name {{fir_filter/din_r_reg[0]}}}
[12/07 19:08:58     26s] @file 1742: catch {set_db {inst:filter_top/fir_filter/din_r_reg[1]} .original_name {{fir_filter/din_r_reg[1]}}}
[12/07 19:08:58     26s] @file 1743: catch {set_db {inst:filter_top/fir_filter/din_r_reg[2]} .original_name {{fir_filter/din_r_reg[2]}}}
[12/07 19:08:58     26s] @file 1744: catch {set_db {inst:filter_top/fir_filter/din_r_reg[3]} .original_name {{fir_filter/din_r_reg[3]}}}
[12/07 19:08:58     26s] @file 1745: catch {set_db {inst:filter_top/fir_filter/din_r_reg[4]} .original_name {{fir_filter/din_r_reg[4]}}}
[12/07 19:08:58     26s] @file 1746: catch {set_db {inst:filter_top/fir_filter/din_r_reg[5]} .original_name {{fir_filter/din_r_reg[5]}}}
[12/07 19:08:58     26s] @file 1747: catch {set_db {inst:filter_top/fir_filter/din_r_reg[6]} .original_name {{fir_filter/din_r_reg[6]}}}
[12/07 19:08:58     26s] @file 1748: catch {set_db {inst:filter_top/fir_filter/din_r_reg[7]} .original_name {{fir_filter/din_r_reg[7]}}}
[12/07 19:08:58     26s] @file 1749: catch {set_db {inst:filter_top/fir_filter/din_r_reg[8]} .original_name {{fir_filter/din_r_reg[8]}}}
[12/07 19:08:58     26s] @file 1750: catch {set_db {inst:filter_top/fir_filter/din_r_reg[9]} .original_name {{fir_filter/din_r_reg[9]}}}
[12/07 19:08:58     26s] @file 1751: catch {set_db {inst:filter_top/fir_filter/din_r_reg[10]} .original_name {{fir_filter/din_r_reg[10]}}}
[12/07 19:08:58     26s] @file 1752: catch {set_db {inst:filter_top/fir_filter/din_r_reg[11]} .original_name {{fir_filter/din_r_reg[11]}}}
[12/07 19:08:58     26s] @file 1753: catch {set_db {inst:filter_top/fir_filter/read_value_reg[0]} .original_name {{fir_filter/read_value_reg[0]}}}
[12/07 19:08:58     26s] @file 1754: catch {set_db {inst:filter_top/fir_filter/read_value_reg[1]} .original_name {{fir_filter/read_value_reg[1]}}}
[12/07 19:08:58     26s] @file 1755: catch {set_db {inst:filter_top/fir_filter/read_value_reg[2]} .original_name {{fir_filter/read_value_reg[2]}}}
[12/07 19:08:58     26s] @file 1756: catch {set_db {inst:filter_top/fir_filter/read_value_reg[3]} .original_name {{fir_filter/read_value_reg[3]}}}
[12/07 19:08:58     26s] @file 1757: catch {set_db {inst:filter_top/fir_filter/read_value_reg[4]} .original_name {{fir_filter/read_value_reg[4]}}}
[12/07 19:08:58     26s] @file 1758: catch {set_db {inst:filter_top/fir_filter/read_value_reg[5]} .original_name {{fir_filter/read_value_reg[5]}}}
[12/07 19:08:58     26s] @file 1759: catch {set_db {inst:filter_top/fir_filter/read_value_reg[6]} .original_name {{fir_filter/read_value_reg[6]}}}
[12/07 19:08:58     26s] @file 1760: catch {set_db {inst:filter_top/fir_filter/read_value_reg[7]} .original_name {{fir_filter/read_value_reg[7]}}}
[12/07 19:08:58     26s] @file 1761: catch {set_db {inst:filter_top/fir_filter/read_value_reg[8]} .original_name {{fir_filter/read_value_reg[8]}}}
[12/07 19:08:58     26s] @file 1762: catch {set_db {inst:filter_top/fir_filter/read_value_reg[9]} .original_name {{fir_filter/read_value_reg[9]}}}
[12/07 19:08:58     26s] @file 1763: catch {set_db {inst:filter_top/fir_filter/read_value_reg[10]} .original_name {{fir_filter/read_value_reg[10]}}}
[12/07 19:08:58     26s] @file 1764: catch {set_db {inst:filter_top/fir_filter/read_value_reg[11]} .original_name {{fir_filter/read_value_reg[11]}}}
[12/07 19:08:58     26s] @file 1765: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[0][0]} .original_name {{fir_filter/sum_r_reg[0][0]}}}
[12/07 19:08:58     26s] @file 1766: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][0]} .original_name {{fir_filter/sum_r_reg[1][0]}}}
[12/07 19:08:58     26s] @file 1767: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][1]} .original_name {{fir_filter/sum_r_reg[1][1]}}}
[12/07 19:08:58     26s] @file 1768: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][2]} .original_name {{fir_filter/sum_r_reg[1][2]}}}
[12/07 19:08:58     26s] @file 1769: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][3]} .original_name {{fir_filter/sum_r_reg[1][3]}}}
[12/07 19:08:58     26s] @file 1770: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][4]} .original_name {{fir_filter/sum_r_reg[1][4]}}}
[12/07 19:08:58     26s] @file 1771: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][5]} .original_name {{fir_filter/sum_r_reg[1][5]}}}
[12/07 19:08:58     26s] @file 1772: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][6]} .original_name {{fir_filter/sum_r_reg[1][6]}}}
[12/07 19:08:58     26s] @file 1773: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][7]} .original_name {{fir_filter/sum_r_reg[1][7]}}}
[12/07 19:08:58     26s] @file 1774: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][8]} .original_name {{fir_filter/sum_r_reg[1][8]}}}
[12/07 19:08:58     26s] @file 1775: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][9]} .original_name {{fir_filter/sum_r_reg[1][9]}}}
[12/07 19:08:58     26s] @file 1776: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][10]} .original_name {{fir_filter/sum_r_reg[1][10]}}}
[12/07 19:08:58     26s] @file 1777: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][11]} .original_name {{fir_filter/sum_r_reg[1][11]}}}
[12/07 19:08:58     26s] @file 1778: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][12]} .original_name {{fir_filter/sum_r_reg[1][12]}}}
[12/07 19:08:58     26s] @file 1779: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][13]} .original_name {{fir_filter/sum_r_reg[1][13]}}}
[12/07 19:08:58     26s] @file 1780: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][14]} .original_name {{fir_filter/sum_r_reg[1][14]}}}
[12/07 19:08:58     26s] @file 1781: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][15]} .original_name {{fir_filter/sum_r_reg[1][15]}}}
[12/07 19:08:58     26s] @file 1782: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][16]} .original_name {{fir_filter/sum_r_reg[1][16]}}}
[12/07 19:08:58     26s] @file 1783: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][17]} .original_name {{fir_filter/sum_r_reg[1][17]}}}
[12/07 19:08:58     26s] @file 1784: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][18]} .original_name {{fir_filter/sum_r_reg[1][18]}}}
[12/07 19:08:58     26s] @file 1785: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][19]} .original_name {{fir_filter/sum_r_reg[1][19]}}}
[12/07 19:08:58     26s] @file 1786: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][20]} .original_name {{fir_filter/sum_r_reg[1][20]}}}
[12/07 19:08:58     26s] @file 1787: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][21]} .original_name {{fir_filter/sum_r_reg[1][21]}}}
[12/07 19:08:58     26s] @file 1788: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[1][22]} .original_name {{fir_filter/sum_r_reg[1][22]}}}
[12/07 19:08:58     26s] @file 1789: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][0]} .original_name {{fir_filter/sum_r_reg[2][0]}}}
[12/07 19:08:58     26s] @file 1790: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][1]} .original_name {{fir_filter/sum_r_reg[2][1]}}}
[12/07 19:08:58     26s] @file 1791: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][2]} .original_name {{fir_filter/sum_r_reg[2][2]}}}
[12/07 19:08:58     26s] @file 1792: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][3]} .original_name {{fir_filter/sum_r_reg[2][3]}}}
[12/07 19:08:58     26s] @file 1793: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][4]} .original_name {{fir_filter/sum_r_reg[2][4]}}}
[12/07 19:08:58     26s] @file 1794: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][5]} .original_name {{fir_filter/sum_r_reg[2][5]}}}
[12/07 19:08:58     26s] @file 1795: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][6]} .original_name {{fir_filter/sum_r_reg[2][6]}}}
[12/07 19:08:58     26s] @file 1796: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][7]} .original_name {{fir_filter/sum_r_reg[2][7]}}}
[12/07 19:08:58     26s] @file 1797: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][8]} .original_name {{fir_filter/sum_r_reg[2][8]}}}
[12/07 19:08:58     26s] @file 1798: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][9]} .original_name {{fir_filter/sum_r_reg[2][9]}}}
[12/07 19:08:58     26s] @file 1799: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][10]} .original_name {{fir_filter/sum_r_reg[2][10]}}}
[12/07 19:08:58     26s] @file 1800: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][11]} .original_name {{fir_filter/sum_r_reg[2][11]}}}
[12/07 19:08:58     26s] @file 1801: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][12]} .original_name {{fir_filter/sum_r_reg[2][12]}}}
[12/07 19:08:58     26s] @file 1802: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][13]} .original_name {{fir_filter/sum_r_reg[2][13]}}}
[12/07 19:08:58     26s] @file 1803: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][14]} .original_name {{fir_filter/sum_r_reg[2][14]}}}
[12/07 19:08:58     26s] @file 1804: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][15]} .original_name {{fir_filter/sum_r_reg[2][15]}}}
[12/07 19:08:58     26s] @file 1805: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][16]} .original_name {{fir_filter/sum_r_reg[2][16]}}}
[12/07 19:08:58     26s] @file 1806: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][17]} .original_name {{fir_filter/sum_r_reg[2][17]}}}
[12/07 19:08:58     26s] @file 1807: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][18]} .original_name {{fir_filter/sum_r_reg[2][18]}}}
[12/07 19:08:58     26s] @file 1808: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][19]} .original_name {{fir_filter/sum_r_reg[2][19]}}}
[12/07 19:08:58     26s] @file 1809: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][20]} .original_name {{fir_filter/sum_r_reg[2][20]}}}
[12/07 19:08:58     26s] @file 1810: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][21]} .original_name {{fir_filter/sum_r_reg[2][21]}}}
[12/07 19:08:58     26s] @file 1811: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[2][22]} .original_name {{fir_filter/sum_r_reg[2][22]}}}
[12/07 19:08:58     26s] @file 1812: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][0]} .original_name {{fir_filter/sum_r_reg[3][0]}}}
[12/07 19:08:58     26s] @file 1813: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][1]} .original_name {{fir_filter/sum_r_reg[3][1]}}}
[12/07 19:08:58     26s] @file 1814: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][2]} .original_name {{fir_filter/sum_r_reg[3][2]}}}
[12/07 19:08:58     26s] @file 1815: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][3]} .original_name {{fir_filter/sum_r_reg[3][3]}}}
[12/07 19:08:58     26s] @file 1816: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][4]} .original_name {{fir_filter/sum_r_reg[3][4]}}}
[12/07 19:08:58     26s] @file 1817: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][5]} .original_name {{fir_filter/sum_r_reg[3][5]}}}
[12/07 19:08:58     26s] @file 1818: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][6]} .original_name {{fir_filter/sum_r_reg[3][6]}}}
[12/07 19:08:58     26s] @file 1819: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][7]} .original_name {{fir_filter/sum_r_reg[3][7]}}}
[12/07 19:08:58     26s] @file 1820: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][8]} .original_name {{fir_filter/sum_r_reg[3][8]}}}
[12/07 19:08:58     26s] @file 1821: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][9]} .original_name {{fir_filter/sum_r_reg[3][9]}}}
[12/07 19:08:58     26s] @file 1822: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][10]} .original_name {{fir_filter/sum_r_reg[3][10]}}}
[12/07 19:08:58     26s] @file 1823: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][11]} .original_name {{fir_filter/sum_r_reg[3][11]}}}
[12/07 19:08:58     26s] @file 1824: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][12]} .original_name {{fir_filter/sum_r_reg[3][12]}}}
[12/07 19:08:58     26s] @file 1825: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][13]} .original_name {{fir_filter/sum_r_reg[3][13]}}}
[12/07 19:08:58     26s] @file 1826: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][14]} .original_name {{fir_filter/sum_r_reg[3][14]}}}
[12/07 19:08:58     26s] @file 1827: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][15]} .original_name {{fir_filter/sum_r_reg[3][15]}}}
[12/07 19:08:58     26s] @file 1828: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][16]} .original_name {{fir_filter/sum_r_reg[3][16]}}}
[12/07 19:08:58     26s] @file 1829: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][17]} .original_name {{fir_filter/sum_r_reg[3][17]}}}
[12/07 19:08:58     26s] @file 1830: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][18]} .original_name {{fir_filter/sum_r_reg[3][18]}}}
[12/07 19:08:58     26s] @file 1831: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][19]} .original_name {{fir_filter/sum_r_reg[3][19]}}}
[12/07 19:08:58     26s] @file 1832: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][20]} .original_name {{fir_filter/sum_r_reg[3][20]}}}
[12/07 19:08:58     26s] @file 1833: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][21]} .original_name {{fir_filter/sum_r_reg[3][21]}}}
[12/07 19:08:58     26s] @file 1834: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[3][22]} .original_name {{fir_filter/sum_r_reg[3][22]}}}
[12/07 19:08:58     26s] @file 1835: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][0]} .original_name {{fir_filter/sum_r_reg[4][0]}}}
[12/07 19:08:58     26s] @file 1836: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][1]} .original_name {{fir_filter/sum_r_reg[4][1]}}}
[12/07 19:08:58     26s] @file 1837: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][2]} .original_name {{fir_filter/sum_r_reg[4][2]}}}
[12/07 19:08:58     26s] @file 1838: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][3]} .original_name {{fir_filter/sum_r_reg[4][3]}}}
[12/07 19:08:58     26s] @file 1839: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][4]} .original_name {{fir_filter/sum_r_reg[4][4]}}}
[12/07 19:08:58     26s] @file 1840: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][5]} .original_name {{fir_filter/sum_r_reg[4][5]}}}
[12/07 19:08:58     26s] @file 1841: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][6]} .original_name {{fir_filter/sum_r_reg[4][6]}}}
[12/07 19:08:58     26s] @file 1842: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][7]} .original_name {{fir_filter/sum_r_reg[4][7]}}}
[12/07 19:08:58     26s] @file 1843: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][8]} .original_name {{fir_filter/sum_r_reg[4][8]}}}
[12/07 19:08:58     26s] @file 1844: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][9]} .original_name {{fir_filter/sum_r_reg[4][9]}}}
[12/07 19:08:58     26s] @file 1845: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][10]} .original_name {{fir_filter/sum_r_reg[4][10]}}}
[12/07 19:08:58     26s] @file 1846: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][11]} .original_name {{fir_filter/sum_r_reg[4][11]}}}
[12/07 19:08:58     26s] @file 1847: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][12]} .original_name {{fir_filter/sum_r_reg[4][12]}}}
[12/07 19:08:58     26s] @file 1848: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][13]} .original_name {{fir_filter/sum_r_reg[4][13]}}}
[12/07 19:08:58     26s] @file 1849: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][14]} .original_name {{fir_filter/sum_r_reg[4][14]}}}
[12/07 19:08:58     26s] @file 1850: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][15]} .original_name {{fir_filter/sum_r_reg[4][15]}}}
[12/07 19:08:58     26s] @file 1851: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][16]} .original_name {{fir_filter/sum_r_reg[4][16]}}}
[12/07 19:08:58     26s] @file 1852: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][17]} .original_name {{fir_filter/sum_r_reg[4][17]}}}
[12/07 19:08:58     26s] @file 1853: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][18]} .original_name {{fir_filter/sum_r_reg[4][18]}}}
[12/07 19:08:58     26s] @file 1854: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][19]} .original_name {{fir_filter/sum_r_reg[4][19]}}}
[12/07 19:08:58     26s] @file 1855: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][20]} .original_name {{fir_filter/sum_r_reg[4][20]}}}
[12/07 19:08:58     26s] @file 1856: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][21]} .original_name {{fir_filter/sum_r_reg[4][21]}}}
[12/07 19:08:58     26s] @file 1857: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[4][22]} .original_name {{fir_filter/sum_r_reg[4][22]}}}
[12/07 19:08:58     26s] @file 1858: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][0]} .original_name {{fir_filter/sum_r_reg[5][0]}}}
[12/07 19:08:58     26s] @file 1859: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][1]} .original_name {{fir_filter/sum_r_reg[5][1]}}}
[12/07 19:08:58     26s] @file 1860: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][2]} .original_name {{fir_filter/sum_r_reg[5][2]}}}
[12/07 19:08:58     26s] @file 1861: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][3]} .original_name {{fir_filter/sum_r_reg[5][3]}}}
[12/07 19:08:58     26s] @file 1862: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][4]} .original_name {{fir_filter/sum_r_reg[5][4]}}}
[12/07 19:08:58     26s] @file 1863: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][5]} .original_name {{fir_filter/sum_r_reg[5][5]}}}
[12/07 19:08:58     26s] @file 1864: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][6]} .original_name {{fir_filter/sum_r_reg[5][6]}}}
[12/07 19:08:58     26s] @file 1865: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][7]} .original_name {{fir_filter/sum_r_reg[5][7]}}}
[12/07 19:08:58     26s] @file 1866: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][8]} .original_name {{fir_filter/sum_r_reg[5][8]}}}
[12/07 19:08:58     26s] @file 1867: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][9]} .original_name {{fir_filter/sum_r_reg[5][9]}}}
[12/07 19:08:58     26s] @file 1868: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][10]} .original_name {{fir_filter/sum_r_reg[5][10]}}}
[12/07 19:08:58     26s] @file 1869: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][11]} .original_name {{fir_filter/sum_r_reg[5][11]}}}
[12/07 19:08:58     26s] @file 1870: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][12]} .original_name {{fir_filter/sum_r_reg[5][12]}}}
[12/07 19:08:58     26s] @file 1871: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][13]} .original_name {{fir_filter/sum_r_reg[5][13]}}}
[12/07 19:08:58     26s] @file 1872: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][14]} .original_name {{fir_filter/sum_r_reg[5][14]}}}
[12/07 19:08:58     26s] @file 1873: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][15]} .original_name {{fir_filter/sum_r_reg[5][15]}}}
[12/07 19:08:58     26s] @file 1874: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][16]} .original_name {{fir_filter/sum_r_reg[5][16]}}}
[12/07 19:08:58     26s] @file 1875: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][17]} .original_name {{fir_filter/sum_r_reg[5][17]}}}
[12/07 19:08:58     26s] @file 1876: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][18]} .original_name {{fir_filter/sum_r_reg[5][18]}}}
[12/07 19:08:58     26s] @file 1877: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][19]} .original_name {{fir_filter/sum_r_reg[5][19]}}}
[12/07 19:08:58     26s] @file 1878: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][20]} .original_name {{fir_filter/sum_r_reg[5][20]}}}
[12/07 19:08:58     26s] @file 1879: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][21]} .original_name {{fir_filter/sum_r_reg[5][21]}}}
[12/07 19:08:58     26s] @file 1880: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[5][22]} .original_name {{fir_filter/sum_r_reg[5][22]}}}
[12/07 19:08:58     26s] @file 1881: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][0]} .original_name {{fir_filter/sum_r_reg[6][0]}}}
[12/07 19:08:58     26s] @file 1882: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][1]} .original_name {{fir_filter/sum_r_reg[6][1]}}}
[12/07 19:08:58     26s] @file 1883: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][2]} .original_name {{fir_filter/sum_r_reg[6][2]}}}
[12/07 19:08:58     26s] @file 1884: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][3]} .original_name {{fir_filter/sum_r_reg[6][3]}}}
[12/07 19:08:58     26s] @file 1885: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][4]} .original_name {{fir_filter/sum_r_reg[6][4]}}}
[12/07 19:08:58     26s] @file 1886: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][5]} .original_name {{fir_filter/sum_r_reg[6][5]}}}
[12/07 19:08:58     26s] @file 1887: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][6]} .original_name {{fir_filter/sum_r_reg[6][6]}}}
[12/07 19:08:58     26s] @file 1888: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][7]} .original_name {{fir_filter/sum_r_reg[6][7]}}}
[12/07 19:08:58     26s] @file 1889: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][8]} .original_name {{fir_filter/sum_r_reg[6][8]}}}
[12/07 19:08:58     26s] @file 1890: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][9]} .original_name {{fir_filter/sum_r_reg[6][9]}}}
[12/07 19:08:58     26s] @file 1891: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][10]} .original_name {{fir_filter/sum_r_reg[6][10]}}}
[12/07 19:08:58     26s] @file 1892: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][11]} .original_name {{fir_filter/sum_r_reg[6][11]}}}
[12/07 19:08:58     26s] @file 1893: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][12]} .original_name {{fir_filter/sum_r_reg[6][12]}}}
[12/07 19:08:58     26s] @file 1894: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][13]} .original_name {{fir_filter/sum_r_reg[6][13]}}}
[12/07 19:08:58     26s] @file 1895: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][14]} .original_name {{fir_filter/sum_r_reg[6][14]}}}
[12/07 19:08:58     26s] @file 1896: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][15]} .original_name {{fir_filter/sum_r_reg[6][15]}}}
[12/07 19:08:58     26s] @file 1897: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][16]} .original_name {{fir_filter/sum_r_reg[6][16]}}}
[12/07 19:08:58     26s] @file 1898: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][17]} .original_name {{fir_filter/sum_r_reg[6][17]}}}
[12/07 19:08:58     26s] @file 1899: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][18]} .original_name {{fir_filter/sum_r_reg[6][18]}}}
[12/07 19:08:58     26s] @file 1900: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][19]} .original_name {{fir_filter/sum_r_reg[6][19]}}}
[12/07 19:08:58     26s] @file 1901: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][20]} .original_name {{fir_filter/sum_r_reg[6][20]}}}
[12/07 19:08:58     26s] @file 1902: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][21]} .original_name {{fir_filter/sum_r_reg[6][21]}}}
[12/07 19:08:58     26s] @file 1903: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[6][22]} .original_name {{fir_filter/sum_r_reg[6][22]}}}
[12/07 19:08:58     26s] @file 1904: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][0]} .original_name {{fir_filter/sum_r_reg[7][0]}}}
[12/07 19:08:58     26s] @file 1905: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][1]} .original_name {{fir_filter/sum_r_reg[7][1]}}}
[12/07 19:08:58     26s] @file 1906: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][2]} .original_name {{fir_filter/sum_r_reg[7][2]}}}
[12/07 19:08:58     26s] @file 1907: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][3]} .original_name {{fir_filter/sum_r_reg[7][3]}}}
[12/07 19:08:58     26s] @file 1908: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][4]} .original_name {{fir_filter/sum_r_reg[7][4]}}}
[12/07 19:08:58     26s] @file 1909: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][5]} .original_name {{fir_filter/sum_r_reg[7][5]}}}
[12/07 19:08:58     26s] @file 1910: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][6]} .original_name {{fir_filter/sum_r_reg[7][6]}}}
[12/07 19:08:58     26s] @file 1911: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][7]} .original_name {{fir_filter/sum_r_reg[7][7]}}}
[12/07 19:08:58     26s] @file 1912: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][8]} .original_name {{fir_filter/sum_r_reg[7][8]}}}
[12/07 19:08:58     26s] @file 1913: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][9]} .original_name {{fir_filter/sum_r_reg[7][9]}}}
[12/07 19:08:58     26s] @file 1914: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][10]} .original_name {{fir_filter/sum_r_reg[7][10]}}}
[12/07 19:08:58     26s] @file 1915: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][11]} .original_name {{fir_filter/sum_r_reg[7][11]}}}
[12/07 19:08:58     26s] @file 1916: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][12]} .original_name {{fir_filter/sum_r_reg[7][12]}}}
[12/07 19:08:58     26s] @file 1917: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][13]} .original_name {{fir_filter/sum_r_reg[7][13]}}}
[12/07 19:08:58     26s] @file 1918: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][14]} .original_name {{fir_filter/sum_r_reg[7][14]}}}
[12/07 19:08:58     26s] @file 1919: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][15]} .original_name {{fir_filter/sum_r_reg[7][15]}}}
[12/07 19:08:58     26s] @file 1920: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][16]} .original_name {{fir_filter/sum_r_reg[7][16]}}}
[12/07 19:08:58     26s] @file 1921: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][17]} .original_name {{fir_filter/sum_r_reg[7][17]}}}
[12/07 19:08:58     26s] @file 1922: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][18]} .original_name {{fir_filter/sum_r_reg[7][18]}}}
[12/07 19:08:58     26s] @file 1923: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][19]} .original_name {{fir_filter/sum_r_reg[7][19]}}}
[12/07 19:08:58     26s] @file 1924: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][20]} .original_name {{fir_filter/sum_r_reg[7][20]}}}
[12/07 19:08:58     26s] @file 1925: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][21]} .original_name {{fir_filter/sum_r_reg[7][21]}}}
[12/07 19:08:58     26s] @file 1926: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[7][22]} .original_name {{fir_filter/sum_r_reg[7][22]}}}
[12/07 19:08:58     26s] @file 1927: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][0]} .original_name {{fir_filter/sum_r_reg[8][0]}}}
[12/07 19:08:58     26s] @file 1928: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][1]} .original_name {{fir_filter/sum_r_reg[8][1]}}}
[12/07 19:08:58     26s] @file 1929: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][2]} .original_name {{fir_filter/sum_r_reg[8][2]}}}
[12/07 19:08:58     26s] @file 1930: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][3]} .original_name {{fir_filter/sum_r_reg[8][3]}}}
[12/07 19:08:58     26s] @file 1931: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][4]} .original_name {{fir_filter/sum_r_reg[8][4]}}}
[12/07 19:08:58     26s] @file 1932: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][5]} .original_name {{fir_filter/sum_r_reg[8][5]}}}
[12/07 19:08:58     26s] @file 1933: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][6]} .original_name {{fir_filter/sum_r_reg[8][6]}}}
[12/07 19:08:58     26s] @file 1934: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][7]} .original_name {{fir_filter/sum_r_reg[8][7]}}}
[12/07 19:08:58     26s] @file 1935: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][8]} .original_name {{fir_filter/sum_r_reg[8][8]}}}
[12/07 19:08:58     26s] @file 1936: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][9]} .original_name {{fir_filter/sum_r_reg[8][9]}}}
[12/07 19:08:58     26s] @file 1937: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][10]} .original_name {{fir_filter/sum_r_reg[8][10]}}}
[12/07 19:08:58     26s] @file 1938: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][11]} .original_name {{fir_filter/sum_r_reg[8][11]}}}
[12/07 19:08:58     26s] @file 1939: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][12]} .original_name {{fir_filter/sum_r_reg[8][12]}}}
[12/07 19:08:58     26s] @file 1940: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][13]} .original_name {{fir_filter/sum_r_reg[8][13]}}}
[12/07 19:08:58     26s] @file 1941: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][14]} .original_name {{fir_filter/sum_r_reg[8][14]}}}
[12/07 19:08:58     26s] @file 1942: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][15]} .original_name {{fir_filter/sum_r_reg[8][15]}}}
[12/07 19:08:58     26s] @file 1943: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][16]} .original_name {{fir_filter/sum_r_reg[8][16]}}}
[12/07 19:08:58     26s] @file 1944: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][17]} .original_name {{fir_filter/sum_r_reg[8][17]}}}
[12/07 19:08:58     26s] @file 1945: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][18]} .original_name {{fir_filter/sum_r_reg[8][18]}}}
[12/07 19:08:58     26s] @file 1946: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][19]} .original_name {{fir_filter/sum_r_reg[8][19]}}}
[12/07 19:08:58     26s] @file 1947: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][20]} .original_name {{fir_filter/sum_r_reg[8][20]}}}
[12/07 19:08:58     26s] @file 1948: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][21]} .original_name {{fir_filter/sum_r_reg[8][21]}}}
[12/07 19:08:58     26s] @file 1949: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[8][22]} .original_name {{fir_filter/sum_r_reg[8][22]}}}
[12/07 19:08:58     26s] @file 1950: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][0]} .original_name {{fir_filter/sum_r_reg[9][0]}}}
[12/07 19:08:58     26s] @file 1951: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][1]} .original_name {{fir_filter/sum_r_reg[9][1]}}}
[12/07 19:08:58     26s] @file 1952: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][2]} .original_name {{fir_filter/sum_r_reg[9][2]}}}
[12/07 19:08:58     26s] @file 1953: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][3]} .original_name {{fir_filter/sum_r_reg[9][3]}}}
[12/07 19:08:58     26s] @file 1954: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][4]} .original_name {{fir_filter/sum_r_reg[9][4]}}}
[12/07 19:08:58     26s] @file 1955: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][5]} .original_name {{fir_filter/sum_r_reg[9][5]}}}
[12/07 19:08:58     26s] @file 1956: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][6]} .original_name {{fir_filter/sum_r_reg[9][6]}}}
[12/07 19:08:58     26s] @file 1957: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][7]} .original_name {{fir_filter/sum_r_reg[9][7]}}}
[12/07 19:08:58     26s] @file 1958: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][8]} .original_name {{fir_filter/sum_r_reg[9][8]}}}
[12/07 19:08:58     26s] @file 1959: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][9]} .original_name {{fir_filter/sum_r_reg[9][9]}}}
[12/07 19:08:58     26s] @file 1960: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][10]} .original_name {{fir_filter/sum_r_reg[9][10]}}}
[12/07 19:08:58     26s] @file 1961: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][11]} .original_name {{fir_filter/sum_r_reg[9][11]}}}
[12/07 19:08:58     26s] @file 1962: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][12]} .original_name {{fir_filter/sum_r_reg[9][12]}}}
[12/07 19:08:58     26s] @file 1963: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][13]} .original_name {{fir_filter/sum_r_reg[9][13]}}}
[12/07 19:08:58     26s] @file 1964: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][14]} .original_name {{fir_filter/sum_r_reg[9][14]}}}
[12/07 19:08:58     26s] @file 1965: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][15]} .original_name {{fir_filter/sum_r_reg[9][15]}}}
[12/07 19:08:58     26s] @file 1966: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][16]} .original_name {{fir_filter/sum_r_reg[9][16]}}}
[12/07 19:08:58     26s] @file 1967: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][17]} .original_name {{fir_filter/sum_r_reg[9][17]}}}
[12/07 19:08:58     26s] @file 1968: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][18]} .original_name {{fir_filter/sum_r_reg[9][18]}}}
[12/07 19:08:58     26s] @file 1969: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][19]} .original_name {{fir_filter/sum_r_reg[9][19]}}}
[12/07 19:08:58     26s] @file 1970: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][20]} .original_name {{fir_filter/sum_r_reg[9][20]}}}
[12/07 19:08:58     26s] @file 1971: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][21]} .original_name {{fir_filter/sum_r_reg[9][21]}}}
[12/07 19:08:58     26s] @file 1972: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[9][22]} .original_name {{fir_filter/sum_r_reg[9][22]}}}
[12/07 19:08:58     26s] @file 1973: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][0]} .original_name {{fir_filter/sum_r_reg[10][0]}}}
[12/07 19:08:58     26s] @file 1974: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][1]} .original_name {{fir_filter/sum_r_reg[10][1]}}}
[12/07 19:08:58     26s] @file 1975: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][2]} .original_name {{fir_filter/sum_r_reg[10][2]}}}
[12/07 19:08:58     26s] @file 1976: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][3]} .original_name {{fir_filter/sum_r_reg[10][3]}}}
[12/07 19:08:58     26s] @file 1977: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][4]} .original_name {{fir_filter/sum_r_reg[10][4]}}}
[12/07 19:08:58     26s] @file 1978: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][5]} .original_name {{fir_filter/sum_r_reg[10][5]}}}
[12/07 19:08:58     26s] @file 1979: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][6]} .original_name {{fir_filter/sum_r_reg[10][6]}}}
[12/07 19:08:58     26s] @file 1980: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][7]} .original_name {{fir_filter/sum_r_reg[10][7]}}}
[12/07 19:08:58     26s] @file 1981: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][8]} .original_name {{fir_filter/sum_r_reg[10][8]}}}
[12/07 19:08:58     26s] @file 1982: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][9]} .original_name {{fir_filter/sum_r_reg[10][9]}}}
[12/07 19:08:58     26s] @file 1983: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][10]} .original_name {{fir_filter/sum_r_reg[10][10]}}}
[12/07 19:08:58     26s] @file 1984: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][11]} .original_name {{fir_filter/sum_r_reg[10][11]}}}
[12/07 19:08:58     26s] @file 1985: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][12]} .original_name {{fir_filter/sum_r_reg[10][12]}}}
[12/07 19:08:58     26s] @file 1986: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][13]} .original_name {{fir_filter/sum_r_reg[10][13]}}}
[12/07 19:08:58     26s] @file 1987: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][14]} .original_name {{fir_filter/sum_r_reg[10][14]}}}
[12/07 19:08:58     26s] @file 1988: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][15]} .original_name {{fir_filter/sum_r_reg[10][15]}}}
[12/07 19:08:58     26s] @file 1989: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][16]} .original_name {{fir_filter/sum_r_reg[10][16]}}}
[12/07 19:08:58     26s] @file 1990: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][17]} .original_name {{fir_filter/sum_r_reg[10][17]}}}
[12/07 19:08:58     26s] @file 1991: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][18]} .original_name {{fir_filter/sum_r_reg[10][18]}}}
[12/07 19:08:58     26s] @file 1992: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][19]} .original_name {{fir_filter/sum_r_reg[10][19]}}}
[12/07 19:08:58     26s] @file 1993: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][20]} .original_name {{fir_filter/sum_r_reg[10][20]}}}
[12/07 19:08:58     26s] @file 1994: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][21]} .original_name {{fir_filter/sum_r_reg[10][21]}}}
[12/07 19:08:58     26s] @file 1995: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[10][22]} .original_name {{fir_filter/sum_r_reg[10][22]}}}
[12/07 19:08:58     26s] @file 1996: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][0]} .original_name {{fir_filter/sum_r_reg[11][0]}}}
[12/07 19:08:58     26s] @file 1997: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][1]} .original_name {{fir_filter/sum_r_reg[11][1]}}}
[12/07 19:08:58     26s] @file 1998: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][2]} .original_name {{fir_filter/sum_r_reg[11][2]}}}
[12/07 19:08:58     26s] @file 1999: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][3]} .original_name {{fir_filter/sum_r_reg[11][3]}}}
[12/07 19:08:58     26s] @file 2000: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][4]} .original_name {{fir_filter/sum_r_reg[11][4]}}}
[12/07 19:08:58     26s] @file 2001: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][5]} .original_name {{fir_filter/sum_r_reg[11][5]}}}
[12/07 19:08:58     26s] @file 2002: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][6]} .original_name {{fir_filter/sum_r_reg[11][6]}}}
[12/07 19:08:58     26s] @file 2003: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][7]} .original_name {{fir_filter/sum_r_reg[11][7]}}}
[12/07 19:08:58     26s] @file 2004: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][8]} .original_name {{fir_filter/sum_r_reg[11][8]}}}
[12/07 19:08:58     26s] @file 2005: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][9]} .original_name {{fir_filter/sum_r_reg[11][9]}}}
[12/07 19:08:58     26s] @file 2006: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][10]} .original_name {{fir_filter/sum_r_reg[11][10]}}}
[12/07 19:08:58     26s] @file 2007: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][11]} .original_name {{fir_filter/sum_r_reg[11][11]}}}
[12/07 19:08:58     26s] @file 2008: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][12]} .original_name {{fir_filter/sum_r_reg[11][12]}}}
[12/07 19:08:58     26s] @file 2009: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][13]} .original_name {{fir_filter/sum_r_reg[11][13]}}}
[12/07 19:08:58     26s] @file 2010: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][14]} .original_name {{fir_filter/sum_r_reg[11][14]}}}
[12/07 19:08:58     26s] @file 2011: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][15]} .original_name {{fir_filter/sum_r_reg[11][15]}}}
[12/07 19:08:58     26s] @file 2012: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][16]} .original_name {{fir_filter/sum_r_reg[11][16]}}}
[12/07 19:08:58     26s] @file 2013: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][17]} .original_name {{fir_filter/sum_r_reg[11][17]}}}
[12/07 19:08:58     26s] @file 2014: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][18]} .original_name {{fir_filter/sum_r_reg[11][18]}}}
[12/07 19:08:58     26s] @file 2015: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][19]} .original_name {{fir_filter/sum_r_reg[11][19]}}}
[12/07 19:08:58     26s] @file 2016: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][20]} .original_name {{fir_filter/sum_r_reg[11][20]}}}
[12/07 19:08:58     26s] @file 2017: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][21]} .original_name {{fir_filter/sum_r_reg[11][21]}}}
[12/07 19:08:58     26s] @file 2018: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[11][22]} .original_name {{fir_filter/sum_r_reg[11][22]}}}
[12/07 19:08:58     26s] @file 2019: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][0]} .original_name {{fir_filter/sum_r_reg[12][0]}}}
[12/07 19:08:58     26s] @file 2020: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][1]} .original_name {{fir_filter/sum_r_reg[12][1]}}}
[12/07 19:08:58     26s] @file 2021: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][2]} .original_name {{fir_filter/sum_r_reg[12][2]}}}
[12/07 19:08:58     26s] @file 2022: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][3]} .original_name {{fir_filter/sum_r_reg[12][3]}}}
[12/07 19:08:58     26s] @file 2023: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][4]} .original_name {{fir_filter/sum_r_reg[12][4]}}}
[12/07 19:08:58     26s] @file 2024: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][5]} .original_name {{fir_filter/sum_r_reg[12][5]}}}
[12/07 19:08:58     26s] @file 2025: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][6]} .original_name {{fir_filter/sum_r_reg[12][6]}}}
[12/07 19:08:58     26s] @file 2026: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][7]} .original_name {{fir_filter/sum_r_reg[12][7]}}}
[12/07 19:08:58     26s] @file 2027: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][8]} .original_name {{fir_filter/sum_r_reg[12][8]}}}
[12/07 19:08:58     26s] @file 2028: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][9]} .original_name {{fir_filter/sum_r_reg[12][9]}}}
[12/07 19:08:58     26s] @file 2029: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][10]} .original_name {{fir_filter/sum_r_reg[12][10]}}}
[12/07 19:08:58     26s] @file 2030: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][11]} .original_name {{fir_filter/sum_r_reg[12][11]}}}
[12/07 19:08:58     26s] @file 2031: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][12]} .original_name {{fir_filter/sum_r_reg[12][12]}}}
[12/07 19:08:58     26s] @file 2032: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][13]} .original_name {{fir_filter/sum_r_reg[12][13]}}}
[12/07 19:08:58     26s] @file 2033: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][14]} .original_name {{fir_filter/sum_r_reg[12][14]}}}
[12/07 19:08:58     26s] @file 2034: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][15]} .original_name {{fir_filter/sum_r_reg[12][15]}}}
[12/07 19:08:58     26s] @file 2035: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][16]} .original_name {{fir_filter/sum_r_reg[12][16]}}}
[12/07 19:08:58     26s] @file 2036: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][17]} .original_name {{fir_filter/sum_r_reg[12][17]}}}
[12/07 19:08:58     26s] @file 2037: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][18]} .original_name {{fir_filter/sum_r_reg[12][18]}}}
[12/07 19:08:58     26s] @file 2038: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][19]} .original_name {{fir_filter/sum_r_reg[12][19]}}}
[12/07 19:08:58     26s] @file 2039: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][20]} .original_name {{fir_filter/sum_r_reg[12][20]}}}
[12/07 19:08:58     26s] @file 2040: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][21]} .original_name {{fir_filter/sum_r_reg[12][21]}}}
[12/07 19:08:58     26s] @file 2041: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[12][22]} .original_name {{fir_filter/sum_r_reg[12][22]}}}
[12/07 19:08:58     26s] @file 2042: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][0]} .original_name {{fir_filter/sum_r_reg[13][0]}}}
[12/07 19:08:58     26s] @file 2043: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][1]} .original_name {{fir_filter/sum_r_reg[13][1]}}}
[12/07 19:08:58     26s] @file 2044: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][2]} .original_name {{fir_filter/sum_r_reg[13][2]}}}
[12/07 19:08:58     26s] @file 2045: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][3]} .original_name {{fir_filter/sum_r_reg[13][3]}}}
[12/07 19:08:58     26s] @file 2046: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][4]} .original_name {{fir_filter/sum_r_reg[13][4]}}}
[12/07 19:08:58     26s] @file 2047: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][5]} .original_name {{fir_filter/sum_r_reg[13][5]}}}
[12/07 19:08:58     26s] @file 2048: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][6]} .original_name {{fir_filter/sum_r_reg[13][6]}}}
[12/07 19:08:58     26s] @file 2049: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][7]} .original_name {{fir_filter/sum_r_reg[13][7]}}}
[12/07 19:08:58     26s] @file 2050: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][8]} .original_name {{fir_filter/sum_r_reg[13][8]}}}
[12/07 19:08:58     26s] @file 2051: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][9]} .original_name {{fir_filter/sum_r_reg[13][9]}}}
[12/07 19:08:58     26s] @file 2052: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][10]} .original_name {{fir_filter/sum_r_reg[13][10]}}}
[12/07 19:08:58     26s] @file 2053: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][11]} .original_name {{fir_filter/sum_r_reg[13][11]}}}
[12/07 19:08:58     26s] @file 2054: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][12]} .original_name {{fir_filter/sum_r_reg[13][12]}}}
[12/07 19:08:58     26s] @file 2055: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][13]} .original_name {{fir_filter/sum_r_reg[13][13]}}}
[12/07 19:08:58     26s] @file 2056: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][14]} .original_name {{fir_filter/sum_r_reg[13][14]}}}
[12/07 19:08:58     26s] @file 2057: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][15]} .original_name {{fir_filter/sum_r_reg[13][15]}}}
[12/07 19:08:58     26s] @file 2058: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][16]} .original_name {{fir_filter/sum_r_reg[13][16]}}}
[12/07 19:08:58     26s] @file 2059: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][17]} .original_name {{fir_filter/sum_r_reg[13][17]}}}
[12/07 19:08:58     26s] @file 2060: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][18]} .original_name {{fir_filter/sum_r_reg[13][18]}}}
[12/07 19:08:58     26s] @file 2061: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][19]} .original_name {{fir_filter/sum_r_reg[13][19]}}}
[12/07 19:08:58     26s] @file 2062: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][20]} .original_name {{fir_filter/sum_r_reg[13][20]}}}
[12/07 19:08:58     26s] @file 2063: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][21]} .original_name {{fir_filter/sum_r_reg[13][21]}}}
[12/07 19:08:58     26s] @file 2064: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[13][22]} .original_name {{fir_filter/sum_r_reg[13][22]}}}
[12/07 19:08:58     26s] @file 2065: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][0]} .original_name {{fir_filter/sum_r_reg[14][0]}}}
[12/07 19:08:58     26s] @file 2066: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][1]} .original_name {{fir_filter/sum_r_reg[14][1]}}}
[12/07 19:08:58     26s] @file 2067: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][2]} .original_name {{fir_filter/sum_r_reg[14][2]}}}
[12/07 19:08:58     26s] @file 2068: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][3]} .original_name {{fir_filter/sum_r_reg[14][3]}}}
[12/07 19:08:58     26s] @file 2069: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][4]} .original_name {{fir_filter/sum_r_reg[14][4]}}}
[12/07 19:08:58     26s] @file 2070: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][5]} .original_name {{fir_filter/sum_r_reg[14][5]}}}
[12/07 19:08:58     26s] @file 2071: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][6]} .original_name {{fir_filter/sum_r_reg[14][6]}}}
[12/07 19:08:58     26s] @file 2072: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][7]} .original_name {{fir_filter/sum_r_reg[14][7]}}}
[12/07 19:08:58     26s] @file 2073: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][8]} .original_name {{fir_filter/sum_r_reg[14][8]}}}
[12/07 19:08:58     26s] @file 2074: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][9]} .original_name {{fir_filter/sum_r_reg[14][9]}}}
[12/07 19:08:58     26s] @file 2075: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][10]} .original_name {{fir_filter/sum_r_reg[14][10]}}}
[12/07 19:08:58     26s] @file 2076: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][11]} .original_name {{fir_filter/sum_r_reg[14][11]}}}
[12/07 19:08:58     26s] @file 2077: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][12]} .original_name {{fir_filter/sum_r_reg[14][12]}}}
[12/07 19:08:58     26s] @file 2078: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][13]} .original_name {{fir_filter/sum_r_reg[14][13]}}}
[12/07 19:08:58     26s] @file 2079: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][14]} .original_name {{fir_filter/sum_r_reg[14][14]}}}
[12/07 19:08:58     26s] @file 2080: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][15]} .original_name {{fir_filter/sum_r_reg[14][15]}}}
[12/07 19:08:58     26s] @file 2081: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][16]} .original_name {{fir_filter/sum_r_reg[14][16]}}}
[12/07 19:08:58     26s] @file 2082: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][17]} .original_name {{fir_filter/sum_r_reg[14][17]}}}
[12/07 19:08:58     26s] @file 2083: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][18]} .original_name {{fir_filter/sum_r_reg[14][18]}}}
[12/07 19:08:58     26s] @file 2084: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][19]} .original_name {{fir_filter/sum_r_reg[14][19]}}}
[12/07 19:08:58     26s] @file 2085: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][20]} .original_name {{fir_filter/sum_r_reg[14][20]}}}
[12/07 19:08:58     26s] @file 2086: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][21]} .original_name {{fir_filter/sum_r_reg[14][21]}}}
[12/07 19:08:58     26s] @file 2087: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[14][22]} .original_name {{fir_filter/sum_r_reg[14][22]}}}
[12/07 19:08:58     26s] @file 2088: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][0]} .original_name {{fir_filter/sum_r_reg[15][0]}}}
[12/07 19:08:58     26s] @file 2089: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][1]} .original_name {{fir_filter/sum_r_reg[15][1]}}}
[12/07 19:08:58     26s] @file 2090: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][2]} .original_name {{fir_filter/sum_r_reg[15][2]}}}
[12/07 19:08:58     26s] @file 2091: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][3]} .original_name {{fir_filter/sum_r_reg[15][3]}}}
[12/07 19:08:58     26s] @file 2092: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][4]} .original_name {{fir_filter/sum_r_reg[15][4]}}}
[12/07 19:08:58     26s] @file 2093: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][5]} .original_name {{fir_filter/sum_r_reg[15][5]}}}
[12/07 19:08:58     26s] @file 2094: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][6]} .original_name {{fir_filter/sum_r_reg[15][6]}}}
[12/07 19:08:58     26s] @file 2095: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][7]} .original_name {{fir_filter/sum_r_reg[15][7]}}}
[12/07 19:08:58     26s] @file 2096: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][8]} .original_name {{fir_filter/sum_r_reg[15][8]}}}
[12/07 19:08:58     26s] @file 2097: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][9]} .original_name {{fir_filter/sum_r_reg[15][9]}}}
[12/07 19:08:58     26s] @file 2098: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][10]} .original_name {{fir_filter/sum_r_reg[15][10]}}}
[12/07 19:08:58     26s] @file 2099: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][11]} .original_name {{fir_filter/sum_r_reg[15][11]}}}
[12/07 19:08:58     26s] @file 2100: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][12]} .original_name {{fir_filter/sum_r_reg[15][12]}}}
[12/07 19:08:58     26s] @file 2101: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][13]} .original_name {{fir_filter/sum_r_reg[15][13]}}}
[12/07 19:08:58     26s] @file 2102: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][14]} .original_name {{fir_filter/sum_r_reg[15][14]}}}
[12/07 19:08:58     26s] @file 2103: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][15]} .original_name {{fir_filter/sum_r_reg[15][15]}}}
[12/07 19:08:58     26s] @file 2104: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][16]} .original_name {{fir_filter/sum_r_reg[15][16]}}}
[12/07 19:08:58     26s] @file 2105: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][17]} .original_name {{fir_filter/sum_r_reg[15][17]}}}
[12/07 19:08:58     26s] @file 2106: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][18]} .original_name {{fir_filter/sum_r_reg[15][18]}}}
[12/07 19:08:58     26s] @file 2107: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][19]} .original_name {{fir_filter/sum_r_reg[15][19]}}}
[12/07 19:08:58     26s] @file 2108: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][20]} .original_name {{fir_filter/sum_r_reg[15][20]}}}
[12/07 19:08:58     26s] @file 2109: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][21]} .original_name {{fir_filter/sum_r_reg[15][21]}}}
[12/07 19:08:58     26s] @file 2110: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[15][22]} .original_name {{fir_filter/sum_r_reg[15][22]}}}
[12/07 19:08:58     26s] @file 2111: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][0]} .original_name {{fir_filter/sum_r_reg[16][0]}}}
[12/07 19:08:58     26s] @file 2112: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][1]} .original_name {{fir_filter/sum_r_reg[16][1]}}}
[12/07 19:08:58     26s] @file 2113: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][2]} .original_name {{fir_filter/sum_r_reg[16][2]}}}
[12/07 19:08:58     26s] @file 2114: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][3]} .original_name {{fir_filter/sum_r_reg[16][3]}}}
[12/07 19:08:58     26s] @file 2115: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][4]} .original_name {{fir_filter/sum_r_reg[16][4]}}}
[12/07 19:08:58     26s] @file 2116: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][5]} .original_name {{fir_filter/sum_r_reg[16][5]}}}
[12/07 19:08:58     26s] @file 2117: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][6]} .original_name {{fir_filter/sum_r_reg[16][6]}}}
[12/07 19:08:58     26s] @file 2118: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][7]} .original_name {{fir_filter/sum_r_reg[16][7]}}}
[12/07 19:08:58     26s] @file 2119: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][8]} .original_name {{fir_filter/sum_r_reg[16][8]}}}
[12/07 19:08:58     26s] @file 2120: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][9]} .original_name {{fir_filter/sum_r_reg[16][9]}}}
[12/07 19:08:58     26s] @file 2121: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][10]} .original_name {{fir_filter/sum_r_reg[16][10]}}}
[12/07 19:08:58     26s] @file 2122: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][11]} .original_name {{fir_filter/sum_r_reg[16][11]}}}
[12/07 19:08:58     26s] @file 2123: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][12]} .original_name {{fir_filter/sum_r_reg[16][12]}}}
[12/07 19:08:58     26s] @file 2124: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][13]} .original_name {{fir_filter/sum_r_reg[16][13]}}}
[12/07 19:08:58     26s] @file 2125: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][14]} .original_name {{fir_filter/sum_r_reg[16][14]}}}
[12/07 19:08:58     26s] @file 2126: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][15]} .original_name {{fir_filter/sum_r_reg[16][15]}}}
[12/07 19:08:58     26s] @file 2127: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][16]} .original_name {{fir_filter/sum_r_reg[16][16]}}}
[12/07 19:08:58     26s] @file 2128: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][17]} .original_name {{fir_filter/sum_r_reg[16][17]}}}
[12/07 19:08:58     26s] @file 2129: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][18]} .original_name {{fir_filter/sum_r_reg[16][18]}}}
[12/07 19:08:58     26s] @file 2130: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][19]} .original_name {{fir_filter/sum_r_reg[16][19]}}}
[12/07 19:08:58     26s] @file 2131: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][20]} .original_name {{fir_filter/sum_r_reg[16][20]}}}
[12/07 19:08:58     26s] @file 2132: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][21]} .original_name {{fir_filter/sum_r_reg[16][21]}}}
[12/07 19:08:58     26s] @file 2133: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[16][22]} .original_name {{fir_filter/sum_r_reg[16][22]}}}
[12/07 19:08:58     26s] @file 2134: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][0]} .original_name {{fir_filter/sum_r_reg[17][0]}}}
[12/07 19:08:58     26s] @file 2135: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][1]} .original_name {{fir_filter/sum_r_reg[17][1]}}}
[12/07 19:08:58     26s] @file 2136: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][2]} .original_name {{fir_filter/sum_r_reg[17][2]}}}
[12/07 19:08:58     26s] @file 2137: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][3]} .original_name {{fir_filter/sum_r_reg[17][3]}}}
[12/07 19:08:58     26s] @file 2138: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][4]} .original_name {{fir_filter/sum_r_reg[17][4]}}}
[12/07 19:08:58     26s] @file 2139: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][5]} .original_name {{fir_filter/sum_r_reg[17][5]}}}
[12/07 19:08:58     26s] @file 2140: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][6]} .original_name {{fir_filter/sum_r_reg[17][6]}}}
[12/07 19:08:58     26s] @file 2141: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][7]} .original_name {{fir_filter/sum_r_reg[17][7]}}}
[12/07 19:08:58     26s] @file 2142: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][8]} .original_name {{fir_filter/sum_r_reg[17][8]}}}
[12/07 19:08:58     26s] @file 2143: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][9]} .original_name {{fir_filter/sum_r_reg[17][9]}}}
[12/07 19:08:58     26s] @file 2144: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][10]} .original_name {{fir_filter/sum_r_reg[17][10]}}}
[12/07 19:08:58     26s] @file 2145: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][11]} .original_name {{fir_filter/sum_r_reg[17][11]}}}
[12/07 19:08:58     26s] @file 2146: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][12]} .original_name {{fir_filter/sum_r_reg[17][12]}}}
[12/07 19:08:58     26s] @file 2147: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][13]} .original_name {{fir_filter/sum_r_reg[17][13]}}}
[12/07 19:08:58     26s] @file 2148: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][14]} .original_name {{fir_filter/sum_r_reg[17][14]}}}
[12/07 19:08:58     26s] @file 2149: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][15]} .original_name {{fir_filter/sum_r_reg[17][15]}}}
[12/07 19:08:58     26s] @file 2150: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][16]} .original_name {{fir_filter/sum_r_reg[17][16]}}}
[12/07 19:08:58     26s] @file 2151: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][17]} .original_name {{fir_filter/sum_r_reg[17][17]}}}
[12/07 19:08:58     26s] @file 2152: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][18]} .original_name {{fir_filter/sum_r_reg[17][18]}}}
[12/07 19:08:58     26s] @file 2153: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][19]} .original_name {{fir_filter/sum_r_reg[17][19]}}}
[12/07 19:08:58     26s] @file 2154: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][20]} .original_name {{fir_filter/sum_r_reg[17][20]}}}
[12/07 19:08:58     26s] @file 2155: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][21]} .original_name {{fir_filter/sum_r_reg[17][21]}}}
[12/07 19:08:58     26s] @file 2156: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[17][22]} .original_name {{fir_filter/sum_r_reg[17][22]}}}
[12/07 19:08:58     26s] @file 2157: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][0]} .original_name {{fir_filter/sum_r_reg[18][0]}}}
[12/07 19:08:58     26s] @file 2158: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][1]} .original_name {{fir_filter/sum_r_reg[18][1]}}}
[12/07 19:08:58     26s] @file 2159: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][2]} .original_name {{fir_filter/sum_r_reg[18][2]}}}
[12/07 19:08:58     26s] @file 2160: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][3]} .original_name {{fir_filter/sum_r_reg[18][3]}}}
[12/07 19:08:58     26s] @file 2161: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][4]} .original_name {{fir_filter/sum_r_reg[18][4]}}}
[12/07 19:08:58     26s] @file 2162: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][5]} .original_name {{fir_filter/sum_r_reg[18][5]}}}
[12/07 19:08:58     26s] @file 2163: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][6]} .original_name {{fir_filter/sum_r_reg[18][6]}}}
[12/07 19:08:58     26s] @file 2164: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][7]} .original_name {{fir_filter/sum_r_reg[18][7]}}}
[12/07 19:08:58     26s] @file 2165: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][8]} .original_name {{fir_filter/sum_r_reg[18][8]}}}
[12/07 19:08:58     26s] @file 2166: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][9]} .original_name {{fir_filter/sum_r_reg[18][9]}}}
[12/07 19:08:58     26s] @file 2167: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][10]} .original_name {{fir_filter/sum_r_reg[18][10]}}}
[12/07 19:08:58     26s] @file 2168: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][11]} .original_name {{fir_filter/sum_r_reg[18][11]}}}
[12/07 19:08:58     26s] @file 2169: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][12]} .original_name {{fir_filter/sum_r_reg[18][12]}}}
[12/07 19:08:58     26s] @file 2170: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][13]} .original_name {{fir_filter/sum_r_reg[18][13]}}}
[12/07 19:08:58     26s] @file 2171: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][14]} .original_name {{fir_filter/sum_r_reg[18][14]}}}
[12/07 19:08:58     26s] @file 2172: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][15]} .original_name {{fir_filter/sum_r_reg[18][15]}}}
[12/07 19:08:58     26s] @file 2173: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][16]} .original_name {{fir_filter/sum_r_reg[18][16]}}}
[12/07 19:08:58     26s] @file 2174: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][17]} .original_name {{fir_filter/sum_r_reg[18][17]}}}
[12/07 19:08:58     26s] @file 2175: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][18]} .original_name {{fir_filter/sum_r_reg[18][18]}}}
[12/07 19:08:58     26s] @file 2176: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][19]} .original_name {{fir_filter/sum_r_reg[18][19]}}}
[12/07 19:08:58     26s] @file 2177: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][20]} .original_name {{fir_filter/sum_r_reg[18][20]}}}
[12/07 19:08:58     26s] @file 2178: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][21]} .original_name {{fir_filter/sum_r_reg[18][21]}}}
[12/07 19:08:58     26s] @file 2179: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[18][22]} .original_name {{fir_filter/sum_r_reg[18][22]}}}
[12/07 19:08:58     26s] @file 2180: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][0]} .original_name {{fir_filter/sum_r_reg[19][0]}}}
[12/07 19:08:58     26s] @file 2181: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][1]} .original_name {{fir_filter/sum_r_reg[19][1]}}}
[12/07 19:08:58     26s] @file 2182: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][2]} .original_name {{fir_filter/sum_r_reg[19][2]}}}
[12/07 19:08:58     26s] @file 2183: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][3]} .original_name {{fir_filter/sum_r_reg[19][3]}}}
[12/07 19:08:58     26s] @file 2184: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][4]} .original_name {{fir_filter/sum_r_reg[19][4]}}}
[12/07 19:08:58     26s] @file 2185: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][5]} .original_name {{fir_filter/sum_r_reg[19][5]}}}
[12/07 19:08:58     26s] @file 2186: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][6]} .original_name {{fir_filter/sum_r_reg[19][6]}}}
[12/07 19:08:58     26s] @file 2187: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][7]} .original_name {{fir_filter/sum_r_reg[19][7]}}}
[12/07 19:08:58     26s] @file 2188: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][8]} .original_name {{fir_filter/sum_r_reg[19][8]}}}
[12/07 19:08:58     26s] @file 2189: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][9]} .original_name {{fir_filter/sum_r_reg[19][9]}}}
[12/07 19:08:58     26s] @file 2190: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][10]} .original_name {{fir_filter/sum_r_reg[19][10]}}}
[12/07 19:08:58     26s] @file 2191: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][11]} .original_name {{fir_filter/sum_r_reg[19][11]}}}
[12/07 19:08:58     26s] @file 2192: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][12]} .original_name {{fir_filter/sum_r_reg[19][12]}}}
[12/07 19:08:58     26s] @file 2193: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][13]} .original_name {{fir_filter/sum_r_reg[19][13]}}}
[12/07 19:08:58     26s] @file 2194: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][14]} .original_name {{fir_filter/sum_r_reg[19][14]}}}
[12/07 19:08:58     26s] @file 2195: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][15]} .original_name {{fir_filter/sum_r_reg[19][15]}}}
[12/07 19:08:58     26s] @file 2196: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][16]} .original_name {{fir_filter/sum_r_reg[19][16]}}}
[12/07 19:08:58     26s] @file 2197: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][17]} .original_name {{fir_filter/sum_r_reg[19][17]}}}
[12/07 19:08:58     26s] @file 2198: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][18]} .original_name {{fir_filter/sum_r_reg[19][18]}}}
[12/07 19:08:58     26s] @file 2199: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][19]} .original_name {{fir_filter/sum_r_reg[19][19]}}}
[12/07 19:08:58     26s] @file 2200: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][20]} .original_name {{fir_filter/sum_r_reg[19][20]}}}
[12/07 19:08:58     26s] @file 2201: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][21]} .original_name {{fir_filter/sum_r_reg[19][21]}}}
[12/07 19:08:58     26s] @file 2202: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[19][22]} .original_name {{fir_filter/sum_r_reg[19][22]}}}
[12/07 19:08:58     26s] @file 2203: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][0]} .original_name {{fir_filter/sum_r_reg[20][0]}}}
[12/07 19:08:58     26s] @file 2204: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][1]} .original_name {{fir_filter/sum_r_reg[20][1]}}}
[12/07 19:08:58     26s] @file 2205: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][2]} .original_name {{fir_filter/sum_r_reg[20][2]}}}
[12/07 19:08:58     26s] @file 2206: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][3]} .original_name {{fir_filter/sum_r_reg[20][3]}}}
[12/07 19:08:58     26s] @file 2207: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][4]} .original_name {{fir_filter/sum_r_reg[20][4]}}}
[12/07 19:08:58     26s] @file 2208: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][5]} .original_name {{fir_filter/sum_r_reg[20][5]}}}
[12/07 19:08:58     26s] @file 2209: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][6]} .original_name {{fir_filter/sum_r_reg[20][6]}}}
[12/07 19:08:58     26s] @file 2210: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][7]} .original_name {{fir_filter/sum_r_reg[20][7]}}}
[12/07 19:08:58     26s] @file 2211: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][8]} .original_name {{fir_filter/sum_r_reg[20][8]}}}
[12/07 19:08:58     26s] @file 2212: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][9]} .original_name {{fir_filter/sum_r_reg[20][9]}}}
[12/07 19:08:58     26s] @file 2213: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][10]} .original_name {{fir_filter/sum_r_reg[20][10]}}}
[12/07 19:08:58     26s] @file 2214: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][11]} .original_name {{fir_filter/sum_r_reg[20][11]}}}
[12/07 19:08:58     26s] @file 2215: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][12]} .original_name {{fir_filter/sum_r_reg[20][12]}}}
[12/07 19:08:58     26s] @file 2216: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][13]} .original_name {{fir_filter/sum_r_reg[20][13]}}}
[12/07 19:08:58     26s] @file 2217: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][14]} .original_name {{fir_filter/sum_r_reg[20][14]}}}
[12/07 19:08:58     26s] @file 2218: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][15]} .original_name {{fir_filter/sum_r_reg[20][15]}}}
[12/07 19:08:58     26s] @file 2219: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][16]} .original_name {{fir_filter/sum_r_reg[20][16]}}}
[12/07 19:08:58     26s] @file 2220: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][17]} .original_name {{fir_filter/sum_r_reg[20][17]}}}
[12/07 19:08:58     26s] @file 2221: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][18]} .original_name {{fir_filter/sum_r_reg[20][18]}}}
[12/07 19:08:58     26s] @file 2222: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][19]} .original_name {{fir_filter/sum_r_reg[20][19]}}}
[12/07 19:08:58     26s] @file 2223: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][20]} .original_name {{fir_filter/sum_r_reg[20][20]}}}
[12/07 19:08:58     26s] @file 2224: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][21]} .original_name {{fir_filter/sum_r_reg[20][21]}}}
[12/07 19:08:58     26s] @file 2225: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[20][22]} .original_name {{fir_filter/sum_r_reg[20][22]}}}
[12/07 19:08:58     26s] @file 2226: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][0]} .original_name {{fir_filter/sum_r_reg[21][0]}}}
[12/07 19:08:58     26s] @file 2227: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][1]} .original_name {{fir_filter/sum_r_reg[21][1]}}}
[12/07 19:08:58     26s] @file 2228: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][2]} .original_name {{fir_filter/sum_r_reg[21][2]}}}
[12/07 19:08:58     26s] @file 2229: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][3]} .original_name {{fir_filter/sum_r_reg[21][3]}}}
[12/07 19:08:58     26s] @file 2230: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][4]} .original_name {{fir_filter/sum_r_reg[21][4]}}}
[12/07 19:08:58     26s] @file 2231: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][5]} .original_name {{fir_filter/sum_r_reg[21][5]}}}
[12/07 19:08:58     26s] @file 2232: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][6]} .original_name {{fir_filter/sum_r_reg[21][6]}}}
[12/07 19:08:58     26s] @file 2233: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][7]} .original_name {{fir_filter/sum_r_reg[21][7]}}}
[12/07 19:08:58     26s] @file 2234: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][8]} .original_name {{fir_filter/sum_r_reg[21][8]}}}
[12/07 19:08:58     26s] @file 2235: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][9]} .original_name {{fir_filter/sum_r_reg[21][9]}}}
[12/07 19:08:58     26s] @file 2236: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][10]} .original_name {{fir_filter/sum_r_reg[21][10]}}}
[12/07 19:08:58     26s] @file 2237: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][11]} .original_name {{fir_filter/sum_r_reg[21][11]}}}
[12/07 19:08:58     26s] @file 2238: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][12]} .original_name {{fir_filter/sum_r_reg[21][12]}}}
[12/07 19:08:58     26s] @file 2239: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][13]} .original_name {{fir_filter/sum_r_reg[21][13]}}}
[12/07 19:08:58     26s] @file 2240: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][14]} .original_name {{fir_filter/sum_r_reg[21][14]}}}
[12/07 19:08:58     26s] @file 2241: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][15]} .original_name {{fir_filter/sum_r_reg[21][15]}}}
[12/07 19:08:58     26s] @file 2242: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][16]} .original_name {{fir_filter/sum_r_reg[21][16]}}}
[12/07 19:08:58     26s] @file 2243: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][17]} .original_name {{fir_filter/sum_r_reg[21][17]}}}
[12/07 19:08:58     26s] @file 2244: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][18]} .original_name {{fir_filter/sum_r_reg[21][18]}}}
[12/07 19:08:58     26s] @file 2245: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][19]} .original_name {{fir_filter/sum_r_reg[21][19]}}}
[12/07 19:08:58     26s] @file 2246: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][20]} .original_name {{fir_filter/sum_r_reg[21][20]}}}
[12/07 19:08:58     26s] @file 2247: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][21]} .original_name {{fir_filter/sum_r_reg[21][21]}}}
[12/07 19:08:58     26s] @file 2248: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[21][22]} .original_name {{fir_filter/sum_r_reg[21][22]}}}
[12/07 19:08:58     26s] @file 2249: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][0]} .original_name {{fir_filter/sum_r_reg[22][0]}}}
[12/07 19:08:58     26s] @file 2250: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][1]} .original_name {{fir_filter/sum_r_reg[22][1]}}}
[12/07 19:08:58     26s] @file 2251: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][2]} .original_name {{fir_filter/sum_r_reg[22][2]}}}
[12/07 19:08:58     26s] @file 2252: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][3]} .original_name {{fir_filter/sum_r_reg[22][3]}}}
[12/07 19:08:58     26s] @file 2253: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][4]} .original_name {{fir_filter/sum_r_reg[22][4]}}}
[12/07 19:08:58     26s] @file 2254: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][5]} .original_name {{fir_filter/sum_r_reg[22][5]}}}
[12/07 19:08:58     26s] @file 2255: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][6]} .original_name {{fir_filter/sum_r_reg[22][6]}}}
[12/07 19:08:58     26s] @file 2256: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][7]} .original_name {{fir_filter/sum_r_reg[22][7]}}}
[12/07 19:08:58     26s] @file 2257: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][8]} .original_name {{fir_filter/sum_r_reg[22][8]}}}
[12/07 19:08:58     26s] @file 2258: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][9]} .original_name {{fir_filter/sum_r_reg[22][9]}}}
[12/07 19:08:58     26s] @file 2259: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][10]} .original_name {{fir_filter/sum_r_reg[22][10]}}}
[12/07 19:08:58     26s] @file 2260: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][11]} .original_name {{fir_filter/sum_r_reg[22][11]}}}
[12/07 19:08:58     26s] @file 2261: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][12]} .original_name {{fir_filter/sum_r_reg[22][12]}}}
[12/07 19:08:58     26s] @file 2262: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][13]} .original_name {{fir_filter/sum_r_reg[22][13]}}}
[12/07 19:08:58     26s] @file 2263: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][14]} .original_name {{fir_filter/sum_r_reg[22][14]}}}
[12/07 19:08:58     26s] @file 2264: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][15]} .original_name {{fir_filter/sum_r_reg[22][15]}}}
[12/07 19:08:58     26s] @file 2265: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][16]} .original_name {{fir_filter/sum_r_reg[22][16]}}}
[12/07 19:08:58     26s] @file 2266: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][17]} .original_name {{fir_filter/sum_r_reg[22][17]}}}
[12/07 19:08:58     26s] @file 2267: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][18]} .original_name {{fir_filter/sum_r_reg[22][18]}}}
[12/07 19:08:58     26s] @file 2268: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][19]} .original_name {{fir_filter/sum_r_reg[22][19]}}}
[12/07 19:08:58     26s] @file 2269: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][20]} .original_name {{fir_filter/sum_r_reg[22][20]}}}
[12/07 19:08:58     26s] @file 2270: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][21]} .original_name {{fir_filter/sum_r_reg[22][21]}}}
[12/07 19:08:58     26s] @file 2271: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[22][22]} .original_name {{fir_filter/sum_r_reg[22][22]}}}
[12/07 19:08:58     26s] @file 2272: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][0]} .original_name {{fir_filter/sum_r_reg[23][0]}}}
[12/07 19:08:58     26s] @file 2273: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][1]} .original_name {{fir_filter/sum_r_reg[23][1]}}}
[12/07 19:08:58     26s] @file 2274: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][2]} .original_name {{fir_filter/sum_r_reg[23][2]}}}
[12/07 19:08:58     26s] @file 2275: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][3]} .original_name {{fir_filter/sum_r_reg[23][3]}}}
[12/07 19:08:58     26s] @file 2276: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][4]} .original_name {{fir_filter/sum_r_reg[23][4]}}}
[12/07 19:08:58     26s] @file 2277: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][5]} .original_name {{fir_filter/sum_r_reg[23][5]}}}
[12/07 19:08:58     26s] @file 2278: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][6]} .original_name {{fir_filter/sum_r_reg[23][6]}}}
[12/07 19:08:58     26s] @file 2279: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][7]} .original_name {{fir_filter/sum_r_reg[23][7]}}}
[12/07 19:08:58     26s] @file 2280: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][8]} .original_name {{fir_filter/sum_r_reg[23][8]}}}
[12/07 19:08:58     26s] @file 2281: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][9]} .original_name {{fir_filter/sum_r_reg[23][9]}}}
[12/07 19:08:58     26s] @file 2282: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][10]} .original_name {{fir_filter/sum_r_reg[23][10]}}}
[12/07 19:08:58     26s] @file 2283: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][11]} .original_name {{fir_filter/sum_r_reg[23][11]}}}
[12/07 19:08:58     26s] @file 2284: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][12]} .original_name {{fir_filter/sum_r_reg[23][12]}}}
[12/07 19:08:58     26s] @file 2285: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][13]} .original_name {{fir_filter/sum_r_reg[23][13]}}}
[12/07 19:08:58     26s] @file 2286: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][14]} .original_name {{fir_filter/sum_r_reg[23][14]}}}
[12/07 19:08:58     26s] @file 2287: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][15]} .original_name {{fir_filter/sum_r_reg[23][15]}}}
[12/07 19:08:58     26s] @file 2288: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][16]} .original_name {{fir_filter/sum_r_reg[23][16]}}}
[12/07 19:08:58     26s] @file 2289: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][17]} .original_name {{fir_filter/sum_r_reg[23][17]}}}
[12/07 19:08:58     26s] @file 2290: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][18]} .original_name {{fir_filter/sum_r_reg[23][18]}}}
[12/07 19:08:58     26s] @file 2291: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][19]} .original_name {{fir_filter/sum_r_reg[23][19]}}}
[12/07 19:08:58     26s] @file 2292: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][20]} .original_name {{fir_filter/sum_r_reg[23][20]}}}
[12/07 19:08:58     26s] @file 2293: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][21]} .original_name {{fir_filter/sum_r_reg[23][21]}}}
[12/07 19:08:58     26s] @file 2294: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[23][22]} .original_name {{fir_filter/sum_r_reg[23][22]}}}
[12/07 19:08:58     26s] @file 2295: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][0]} .original_name {{fir_filter/sum_r_reg[24][0]}}}
[12/07 19:08:58     26s] @file 2296: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][1]} .original_name {{fir_filter/sum_r_reg[24][1]}}}
[12/07 19:08:58     26s] @file 2297: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][2]} .original_name {{fir_filter/sum_r_reg[24][2]}}}
[12/07 19:08:58     26s] @file 2298: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][3]} .original_name {{fir_filter/sum_r_reg[24][3]}}}
[12/07 19:08:58     26s] @file 2299: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][4]} .original_name {{fir_filter/sum_r_reg[24][4]}}}
[12/07 19:08:58     26s] @file 2300: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][5]} .original_name {{fir_filter/sum_r_reg[24][5]}}}
[12/07 19:08:58     26s] @file 2301: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][6]} .original_name {{fir_filter/sum_r_reg[24][6]}}}
[12/07 19:08:58     26s] @file 2302: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][7]} .original_name {{fir_filter/sum_r_reg[24][7]}}}
[12/07 19:08:58     26s] @file 2303: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][8]} .original_name {{fir_filter/sum_r_reg[24][8]}}}
[12/07 19:08:58     26s] @file 2304: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][9]} .original_name {{fir_filter/sum_r_reg[24][9]}}}
[12/07 19:08:58     26s] @file 2305: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][10]} .original_name {{fir_filter/sum_r_reg[24][10]}}}
[12/07 19:08:58     26s] @file 2306: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][11]} .original_name {{fir_filter/sum_r_reg[24][11]}}}
[12/07 19:08:58     26s] @file 2307: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][12]} .original_name {{fir_filter/sum_r_reg[24][12]}}}
[12/07 19:08:58     26s] @file 2308: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][13]} .original_name {{fir_filter/sum_r_reg[24][13]}}}
[12/07 19:08:58     26s] @file 2309: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][14]} .original_name {{fir_filter/sum_r_reg[24][14]}}}
[12/07 19:08:58     26s] @file 2310: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][15]} .original_name {{fir_filter/sum_r_reg[24][15]}}}
[12/07 19:08:58     26s] @file 2311: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][16]} .original_name {{fir_filter/sum_r_reg[24][16]}}}
[12/07 19:08:58     26s] @file 2312: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][17]} .original_name {{fir_filter/sum_r_reg[24][17]}}}
[12/07 19:08:58     26s] @file 2313: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][18]} .original_name {{fir_filter/sum_r_reg[24][18]}}}
[12/07 19:08:58     26s] @file 2314: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][19]} .original_name {{fir_filter/sum_r_reg[24][19]}}}
[12/07 19:08:58     26s] @file 2315: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][20]} .original_name {{fir_filter/sum_r_reg[24][20]}}}
[12/07 19:08:58     26s] @file 2316: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][21]} .original_name {{fir_filter/sum_r_reg[24][21]}}}
[12/07 19:08:58     26s] @file 2317: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[24][22]} .original_name {{fir_filter/sum_r_reg[24][22]}}}
[12/07 19:08:58     26s] @file 2318: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][0]} .original_name {{fir_filter/sum_r_reg[25][0]}}}
[12/07 19:08:58     26s] @file 2319: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][1]} .original_name {{fir_filter/sum_r_reg[25][1]}}}
[12/07 19:08:58     26s] @file 2320: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][2]} .original_name {{fir_filter/sum_r_reg[25][2]}}}
[12/07 19:08:58     26s] @file 2321: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][3]} .original_name {{fir_filter/sum_r_reg[25][3]}}}
[12/07 19:08:58     26s] @file 2322: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][4]} .original_name {{fir_filter/sum_r_reg[25][4]}}}
[12/07 19:08:58     26s] @file 2323: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][5]} .original_name {{fir_filter/sum_r_reg[25][5]}}}
[12/07 19:08:58     26s] @file 2324: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][6]} .original_name {{fir_filter/sum_r_reg[25][6]}}}
[12/07 19:08:58     26s] @file 2325: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][7]} .original_name {{fir_filter/sum_r_reg[25][7]}}}
[12/07 19:08:58     26s] @file 2326: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][8]} .original_name {{fir_filter/sum_r_reg[25][8]}}}
[12/07 19:08:58     26s] @file 2327: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][9]} .original_name {{fir_filter/sum_r_reg[25][9]}}}
[12/07 19:08:58     26s] @file 2328: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][10]} .original_name {{fir_filter/sum_r_reg[25][10]}}}
[12/07 19:08:58     26s] @file 2329: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][11]} .original_name {{fir_filter/sum_r_reg[25][11]}}}
[12/07 19:08:58     26s] @file 2330: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][12]} .original_name {{fir_filter/sum_r_reg[25][12]}}}
[12/07 19:08:58     26s] @file 2331: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][13]} .original_name {{fir_filter/sum_r_reg[25][13]}}}
[12/07 19:08:58     26s] @file 2332: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][14]} .original_name {{fir_filter/sum_r_reg[25][14]}}}
[12/07 19:08:58     26s] @file 2333: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][15]} .original_name {{fir_filter/sum_r_reg[25][15]}}}
[12/07 19:08:58     26s] @file 2334: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][16]} .original_name {{fir_filter/sum_r_reg[25][16]}}}
[12/07 19:08:58     26s] @file 2335: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][17]} .original_name {{fir_filter/sum_r_reg[25][17]}}}
[12/07 19:08:58     26s] @file 2336: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][18]} .original_name {{fir_filter/sum_r_reg[25][18]}}}
[12/07 19:08:58     26s] @file 2337: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][19]} .original_name {{fir_filter/sum_r_reg[25][19]}}}
[12/07 19:08:58     26s] @file 2338: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][20]} .original_name {{fir_filter/sum_r_reg[25][20]}}}
[12/07 19:08:58     26s] @file 2339: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][21]} .original_name {{fir_filter/sum_r_reg[25][21]}}}
[12/07 19:08:58     26s] @file 2340: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[25][22]} .original_name {{fir_filter/sum_r_reg[25][22]}}}
[12/07 19:08:58     26s] @file 2341: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][0]} .original_name {{fir_filter/sum_r_reg[26][0]}}}
[12/07 19:08:58     26s] @file 2342: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][1]} .original_name {{fir_filter/sum_r_reg[26][1]}}}
[12/07 19:08:58     26s] @file 2343: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][2]} .original_name {{fir_filter/sum_r_reg[26][2]}}}
[12/07 19:08:58     26s] @file 2344: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][3]} .original_name {{fir_filter/sum_r_reg[26][3]}}}
[12/07 19:08:58     26s] @file 2345: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][4]} .original_name {{fir_filter/sum_r_reg[26][4]}}}
[12/07 19:08:58     26s] @file 2346: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][5]} .original_name {{fir_filter/sum_r_reg[26][5]}}}
[12/07 19:08:58     26s] @file 2347: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][6]} .original_name {{fir_filter/sum_r_reg[26][6]}}}
[12/07 19:08:58     26s] @file 2348: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][7]} .original_name {{fir_filter/sum_r_reg[26][7]}}}
[12/07 19:08:58     26s] @file 2349: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][8]} .original_name {{fir_filter/sum_r_reg[26][8]}}}
[12/07 19:08:58     26s] @file 2350: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][9]} .original_name {{fir_filter/sum_r_reg[26][9]}}}
[12/07 19:08:58     26s] @file 2351: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][10]} .original_name {{fir_filter/sum_r_reg[26][10]}}}
[12/07 19:08:58     26s] @file 2352: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][11]} .original_name {{fir_filter/sum_r_reg[26][11]}}}
[12/07 19:08:58     26s] @file 2353: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][12]} .original_name {{fir_filter/sum_r_reg[26][12]}}}
[12/07 19:08:58     26s] @file 2354: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][13]} .original_name {{fir_filter/sum_r_reg[26][13]}}}
[12/07 19:08:58     26s] @file 2355: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][14]} .original_name {{fir_filter/sum_r_reg[26][14]}}}
[12/07 19:08:58     26s] @file 2356: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][15]} .original_name {{fir_filter/sum_r_reg[26][15]}}}
[12/07 19:08:58     26s] @file 2357: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][16]} .original_name {{fir_filter/sum_r_reg[26][16]}}}
[12/07 19:08:58     26s] @file 2358: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][17]} .original_name {{fir_filter/sum_r_reg[26][17]}}}
[12/07 19:08:58     26s] @file 2359: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][18]} .original_name {{fir_filter/sum_r_reg[26][18]}}}
[12/07 19:08:58     26s] @file 2360: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][19]} .original_name {{fir_filter/sum_r_reg[26][19]}}}
[12/07 19:08:58     26s] @file 2361: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][20]} .original_name {{fir_filter/sum_r_reg[26][20]}}}
[12/07 19:08:58     26s] @file 2362: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][21]} .original_name {{fir_filter/sum_r_reg[26][21]}}}
[12/07 19:08:58     26s] @file 2363: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[26][22]} .original_name {{fir_filter/sum_r_reg[26][22]}}}
[12/07 19:08:58     26s] @file 2364: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][0]} .original_name {{fir_filter/sum_r_reg[27][0]}}}
[12/07 19:08:58     26s] @file 2365: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][1]} .original_name {{fir_filter/sum_r_reg[27][1]}}}
[12/07 19:08:58     26s] @file 2366: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][2]} .original_name {{fir_filter/sum_r_reg[27][2]}}}
[12/07 19:08:58     26s] @file 2367: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][3]} .original_name {{fir_filter/sum_r_reg[27][3]}}}
[12/07 19:08:58     26s] @file 2368: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][4]} .original_name {{fir_filter/sum_r_reg[27][4]}}}
[12/07 19:08:58     26s] @file 2369: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][5]} .original_name {{fir_filter/sum_r_reg[27][5]}}}
[12/07 19:08:58     26s] @file 2370: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][6]} .original_name {{fir_filter/sum_r_reg[27][6]}}}
[12/07 19:08:58     26s] @file 2371: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][7]} .original_name {{fir_filter/sum_r_reg[27][7]}}}
[12/07 19:08:58     26s] @file 2372: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][8]} .original_name {{fir_filter/sum_r_reg[27][8]}}}
[12/07 19:08:58     26s] @file 2373: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][9]} .original_name {{fir_filter/sum_r_reg[27][9]}}}
[12/07 19:08:58     26s] @file 2374: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][10]} .original_name {{fir_filter/sum_r_reg[27][10]}}}
[12/07 19:08:58     26s] @file 2375: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][11]} .original_name {{fir_filter/sum_r_reg[27][11]}}}
[12/07 19:08:58     26s] @file 2376: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][12]} .original_name {{fir_filter/sum_r_reg[27][12]}}}
[12/07 19:08:58     26s] @file 2377: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][13]} .original_name {{fir_filter/sum_r_reg[27][13]}}}
[12/07 19:08:58     26s] @file 2378: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][14]} .original_name {{fir_filter/sum_r_reg[27][14]}}}
[12/07 19:08:58     26s] @file 2379: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][15]} .original_name {{fir_filter/sum_r_reg[27][15]}}}
[12/07 19:08:58     26s] @file 2380: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][16]} .original_name {{fir_filter/sum_r_reg[27][16]}}}
[12/07 19:08:58     26s] @file 2381: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][17]} .original_name {{fir_filter/sum_r_reg[27][17]}}}
[12/07 19:08:58     26s] @file 2382: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][18]} .original_name {{fir_filter/sum_r_reg[27][18]}}}
[12/07 19:08:58     26s] @file 2383: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][19]} .original_name {{fir_filter/sum_r_reg[27][19]}}}
[12/07 19:08:58     26s] @file 2384: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][20]} .original_name {{fir_filter/sum_r_reg[27][20]}}}
[12/07 19:08:58     26s] @file 2385: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][21]} .original_name {{fir_filter/sum_r_reg[27][21]}}}
[12/07 19:08:58     26s] @file 2386: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[27][22]} .original_name {{fir_filter/sum_r_reg[27][22]}}}
[12/07 19:08:58     26s] @file 2387: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][0]} .original_name {{fir_filter/sum_r_reg[28][0]}}}
[12/07 19:08:58     26s] @file 2388: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][1]} .original_name {{fir_filter/sum_r_reg[28][1]}}}
[12/07 19:08:58     26s] @file 2389: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][2]} .original_name {{fir_filter/sum_r_reg[28][2]}}}
[12/07 19:08:58     26s] @file 2390: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][3]} .original_name {{fir_filter/sum_r_reg[28][3]}}}
[12/07 19:08:58     26s] @file 2391: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][4]} .original_name {{fir_filter/sum_r_reg[28][4]}}}
[12/07 19:08:58     26s] @file 2392: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][5]} .original_name {{fir_filter/sum_r_reg[28][5]}}}
[12/07 19:08:58     26s] @file 2393: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][6]} .original_name {{fir_filter/sum_r_reg[28][6]}}}
[12/07 19:08:58     26s] @file 2394: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][7]} .original_name {{fir_filter/sum_r_reg[28][7]}}}
[12/07 19:08:58     26s] @file 2395: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][8]} .original_name {{fir_filter/sum_r_reg[28][8]}}}
[12/07 19:08:58     26s] @file 2396: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][9]} .original_name {{fir_filter/sum_r_reg[28][9]}}}
[12/07 19:08:58     26s] @file 2397: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][10]} .original_name {{fir_filter/sum_r_reg[28][10]}}}
[12/07 19:08:58     26s] @file 2398: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][11]} .original_name {{fir_filter/sum_r_reg[28][11]}}}
[12/07 19:08:58     26s] @file 2399: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][12]} .original_name {{fir_filter/sum_r_reg[28][12]}}}
[12/07 19:08:58     26s] @file 2400: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][13]} .original_name {{fir_filter/sum_r_reg[28][13]}}}
[12/07 19:08:58     26s] @file 2401: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][14]} .original_name {{fir_filter/sum_r_reg[28][14]}}}
[12/07 19:08:58     26s] @file 2402: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][15]} .original_name {{fir_filter/sum_r_reg[28][15]}}}
[12/07 19:08:58     26s] @file 2403: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][16]} .original_name {{fir_filter/sum_r_reg[28][16]}}}
[12/07 19:08:58     26s] @file 2404: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][17]} .original_name {{fir_filter/sum_r_reg[28][17]}}}
[12/07 19:08:58     26s] @file 2405: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][18]} .original_name {{fir_filter/sum_r_reg[28][18]}}}
[12/07 19:08:58     26s] @file 2406: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][19]} .original_name {{fir_filter/sum_r_reg[28][19]}}}
[12/07 19:08:58     26s] @file 2407: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][20]} .original_name {{fir_filter/sum_r_reg[28][20]}}}
[12/07 19:08:58     26s] @file 2408: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][21]} .original_name {{fir_filter/sum_r_reg[28][21]}}}
[12/07 19:08:58     26s] @file 2409: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[28][22]} .original_name {{fir_filter/sum_r_reg[28][22]}}}
[12/07 19:08:58     26s] @file 2410: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][0]} .original_name {{fir_filter/sum_r_reg[29][0]}}}
[12/07 19:08:58     26s] @file 2411: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][1]} .original_name {{fir_filter/sum_r_reg[29][1]}}}
[12/07 19:08:58     26s] @file 2412: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][2]} .original_name {{fir_filter/sum_r_reg[29][2]}}}
[12/07 19:08:58     26s] @file 2413: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][3]} .original_name {{fir_filter/sum_r_reg[29][3]}}}
[12/07 19:08:58     26s] @file 2414: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][4]} .original_name {{fir_filter/sum_r_reg[29][4]}}}
[12/07 19:08:58     26s] @file 2415: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][5]} .original_name {{fir_filter/sum_r_reg[29][5]}}}
[12/07 19:08:58     26s] @file 2416: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][6]} .original_name {{fir_filter/sum_r_reg[29][6]}}}
[12/07 19:08:58     26s] @file 2417: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][7]} .original_name {{fir_filter/sum_r_reg[29][7]}}}
[12/07 19:08:58     26s] @file 2418: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][8]} .original_name {{fir_filter/sum_r_reg[29][8]}}}
[12/07 19:08:58     26s] @file 2419: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][9]} .original_name {{fir_filter/sum_r_reg[29][9]}}}
[12/07 19:08:58     26s] @file 2420: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][10]} .original_name {{fir_filter/sum_r_reg[29][10]}}}
[12/07 19:08:58     26s] @file 2421: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][11]} .original_name {{fir_filter/sum_r_reg[29][11]}}}
[12/07 19:08:58     26s] @file 2422: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][12]} .original_name {{fir_filter/sum_r_reg[29][12]}}}
[12/07 19:08:58     26s] @file 2423: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][13]} .original_name {{fir_filter/sum_r_reg[29][13]}}}
[12/07 19:08:58     26s] @file 2424: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][14]} .original_name {{fir_filter/sum_r_reg[29][14]}}}
[12/07 19:08:58     26s] @file 2425: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][15]} .original_name {{fir_filter/sum_r_reg[29][15]}}}
[12/07 19:08:58     26s] @file 2426: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][16]} .original_name {{fir_filter/sum_r_reg[29][16]}}}
[12/07 19:08:58     26s] @file 2427: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][17]} .original_name {{fir_filter/sum_r_reg[29][17]}}}
[12/07 19:08:58     26s] @file 2428: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][18]} .original_name {{fir_filter/sum_r_reg[29][18]}}}
[12/07 19:08:58     26s] @file 2429: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][19]} .original_name {{fir_filter/sum_r_reg[29][19]}}}
[12/07 19:08:58     26s] @file 2430: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][20]} .original_name {{fir_filter/sum_r_reg[29][20]}}}
[12/07 19:08:58     26s] @file 2431: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][21]} .original_name {{fir_filter/sum_r_reg[29][21]}}}
[12/07 19:08:58     26s] @file 2432: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[29][22]} .original_name {{fir_filter/sum_r_reg[29][22]}}}
[12/07 19:08:58     26s] @file 2433: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][0]} .original_name {{fir_filter/sum_r_reg[30][0]}}}
[12/07 19:08:58     26s] @file 2434: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][1]} .original_name {{fir_filter/sum_r_reg[30][1]}}}
[12/07 19:08:58     26s] @file 2435: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][2]} .original_name {{fir_filter/sum_r_reg[30][2]}}}
[12/07 19:08:58     26s] @file 2436: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][3]} .original_name {{fir_filter/sum_r_reg[30][3]}}}
[12/07 19:08:58     26s] @file 2437: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][4]} .original_name {{fir_filter/sum_r_reg[30][4]}}}
[12/07 19:08:58     26s] @file 2438: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][5]} .original_name {{fir_filter/sum_r_reg[30][5]}}}
[12/07 19:08:58     26s] @file 2439: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][6]} .original_name {{fir_filter/sum_r_reg[30][6]}}}
[12/07 19:08:58     26s] @file 2440: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][7]} .original_name {{fir_filter/sum_r_reg[30][7]}}}
[12/07 19:08:58     26s] @file 2441: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][8]} .original_name {{fir_filter/sum_r_reg[30][8]}}}
[12/07 19:08:58     26s] @file 2442: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][9]} .original_name {{fir_filter/sum_r_reg[30][9]}}}
[12/07 19:08:58     26s] @file 2443: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][10]} .original_name {{fir_filter/sum_r_reg[30][10]}}}
[12/07 19:08:58     26s] @file 2444: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][11]} .original_name {{fir_filter/sum_r_reg[30][11]}}}
[12/07 19:08:58     26s] @file 2445: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][12]} .original_name {{fir_filter/sum_r_reg[30][12]}}}
[12/07 19:08:58     26s] @file 2446: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][13]} .original_name {{fir_filter/sum_r_reg[30][13]}}}
[12/07 19:08:58     26s] @file 2447: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][14]} .original_name {{fir_filter/sum_r_reg[30][14]}}}
[12/07 19:08:58     26s] @file 2448: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][15]} .original_name {{fir_filter/sum_r_reg[30][15]}}}
[12/07 19:08:58     26s] @file 2449: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][16]} .original_name {{fir_filter/sum_r_reg[30][16]}}}
[12/07 19:08:58     26s] @file 2450: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][17]} .original_name {{fir_filter/sum_r_reg[30][17]}}}
[12/07 19:08:58     26s] @file 2451: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][18]} .original_name {{fir_filter/sum_r_reg[30][18]}}}
[12/07 19:08:58     26s] @file 2452: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][19]} .original_name {{fir_filter/sum_r_reg[30][19]}}}
[12/07 19:08:58     26s] @file 2453: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][20]} .original_name {{fir_filter/sum_r_reg[30][20]}}}
[12/07 19:08:58     26s] @file 2454: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][21]} .original_name {{fir_filter/sum_r_reg[30][21]}}}
[12/07 19:08:58     26s] @file 2455: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[30][22]} .original_name {{fir_filter/sum_r_reg[30][22]}}}
[12/07 19:08:58     26s] @file 2456: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][11]} .original_name {{fir_filter/sum_r_reg[31][11]}}}
[12/07 19:08:58     26s] @file 2457: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][12]} .original_name {{fir_filter/sum_r_reg[31][12]}}}
[12/07 19:08:58     26s] @file 2458: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][13]} .original_name {{fir_filter/sum_r_reg[31][13]}}}
[12/07 19:08:58     26s] @file 2459: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][14]} .original_name {{fir_filter/sum_r_reg[31][14]}}}
[12/07 19:08:58     26s] @file 2460: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][15]} .original_name {{fir_filter/sum_r_reg[31][15]}}}
[12/07 19:08:58     26s] @file 2461: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][16]} .original_name {{fir_filter/sum_r_reg[31][16]}}}
[12/07 19:08:58     26s] @file 2462: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][17]} .original_name {{fir_filter/sum_r_reg[31][17]}}}
[12/07 19:08:58     26s] @file 2463: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][18]} .original_name {{fir_filter/sum_r_reg[31][18]}}}
[12/07 19:08:58     26s] @file 2464: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][19]} .original_name {{fir_filter/sum_r_reg[31][19]}}}
[12/07 19:08:58     26s] @file 2465: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][20]} .original_name {{fir_filter/sum_r_reg[31][20]}}}
[12/07 19:08:58     26s] @file 2466: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][21]} .original_name {{fir_filter/sum_r_reg[31][21]}}}
[12/07 19:08:58     26s] @file 2467: catch {set_db {inst:filter_top/fir_filter/sum_r_reg[31][22]} .original_name {{fir_filter/sum_r_reg[31][22]}}}
[12/07 19:08:58     26s] @file 2468: catch {set_db inst:filter_top/spi/load_reg_reg .original_name spi/load_reg_reg}
[12/07 19:08:58     26s] @file 2469: catch {set_db inst:filter_top/spi/MISO_reg .original_name spi/MISO_reg}
[12/07 19:08:58     26s] @file 2470: catch {set_db {inst:filter_top/spi/MISO_reg_reg[2]} .original_name {{spi/MISO_reg_reg[2]}}}
[12/07 19:08:58     26s] @file 2471: catch {set_db {inst:filter_top/spi/MISO_reg_reg[3]} .original_name {{spi/MISO_reg_reg[3]}}}
[12/07 19:08:58     26s] @file 2472: catch {set_db {inst:filter_top/spi/MISO_reg_reg[4]} .original_name {{spi/MISO_reg_reg[4]}}}
[12/07 19:08:58     26s] @file 2473: catch {set_db {inst:filter_top/spi/MISO_reg_reg[5]} .original_name {{spi/MISO_reg_reg[5]}}}
[12/07 19:08:58     26s] @file 2474: catch {set_db {inst:filter_top/spi/MISO_reg_reg[6]} .original_name {{spi/MISO_reg_reg[6]}}}
[12/07 19:08:58     26s] @file 2475: catch {set_db {inst:filter_top/spi/MISO_reg_reg[7]} .original_name {{spi/MISO_reg_reg[7]}}}
[12/07 19:08:58     26s] @file 2476: catch {set_db {inst:filter_top/spi/MISO_reg_reg[8]} .original_name {{spi/MISO_reg_reg[8]}}}
[12/07 19:08:58     26s] @file 2477: catch {set_db {inst:filter_top/spi/MISO_reg_reg[9]} .original_name {{spi/MISO_reg_reg[9]}}}
[12/07 19:08:58     26s] @file 2478: catch {set_db {inst:filter_top/spi/MISO_reg_reg[10]} .original_name {{spi/MISO_reg_reg[10]}}}
[12/07 19:08:58     26s] @file 2479: catch {set_db {inst:filter_top/spi/MISO_reg_reg[11]} .original_name {{spi/MISO_reg_reg[11]}}}
[12/07 19:08:58     26s] @file 2480: catch {set_db {inst:filter_top/spi/MISO_reg_reg[12]} .original_name {{spi/MISO_reg_reg[12]}}}
[12/07 19:08:58     26s] @file 2481: catch {set_db {inst:filter_top/spi/MISO_reg_reg[13]} .original_name {{spi/MISO_reg_reg[13]}}}
[12/07 19:08:58     26s] @file 2482: catch {set_db {inst:filter_top/spi/MISO_reg_reg[14]} .original_name {{spi/MISO_reg_reg[14]}}}
[12/07 19:08:58     26s] @file 2483: catch {set_db {inst:filter_top/spi/MISO_reg_reg[15]} .original_name {{spi/MISO_reg_reg[15]}}}
[12/07 19:08:58     26s] @file 2484: catch {set_db inst:filter_top/spi/begin_count_reg .original_name spi/begin_count_reg}
[12/07 19:08:58     26s] @file 2485: catch {set_db {inst:filter_top/spi/byte_count_reg[0]} .original_name {{spi/byte_count_reg[0]}}}
[12/07 19:08:58     26s] @file 2486: catch {set_db {inst:filter_top/spi/byte_count_reg[1]} .original_name {{spi/byte_count_reg[1]}}}
[12/07 19:08:58     26s] @file 2487: catch {set_db {inst:filter_top/spi/byte_received_reg[0]} .original_name {{spi/byte_received_reg[0]}}}
[12/07 19:08:58     26s] @file 2488: catch {set_db {inst:filter_top/spi/byte_received_reg[1]} .original_name {{spi/byte_received_reg[1]}}}
[12/07 19:08:58     26s] @file 2489: catch {set_db {inst:filter_top/spi/byte_received_reg[2]} .original_name {{spi/byte_received_reg[2]}}}
[12/07 19:08:58     26s] @file 2490: catch {set_db {inst:filter_top/spi/byte_received_reg[3]} .original_name {{spi/byte_received_reg[3]}}}
[12/07 19:08:58     26s] @file 2491: catch {set_db {inst:filter_top/spi/byte_received_reg[4]} .original_name {{spi/byte_received_reg[4]}}}
[12/07 19:08:58     26s] @file 2492: catch {set_db {inst:filter_top/spi/byte_received_reg[5]} .original_name {{spi/byte_received_reg[5]}}}
[12/07 19:08:58     26s] @file 2493: catch {set_db {inst:filter_top/spi/byte_received_reg[6]} .original_name {{spi/byte_received_reg[6]}}}
[12/07 19:08:58     26s] @file 2494: catch {set_db {inst:filter_top/spi/byte_received_reg[7]} .original_name {{spi/byte_received_reg[7]}}}
[12/07 19:08:58     26s] @file 2495: catch {set_db {inst:filter_top/spi/count_bits_reg[0]} .original_name {{spi/count_bits_reg[0]}}}
[12/07 19:08:58     26s] @file 2496: catch {set_db {inst:filter_top/spi/count_bits_reg[1]} .original_name {{spi/count_bits_reg[1]}}}
[12/07 19:08:58     26s] @file 2497: catch {set_db {inst:filter_top/spi/count_bits_reg[2]} .original_name {{spi/count_bits_reg[2]}}}
[12/07 19:08:58     26s] @file 2498: catch {set_db {inst:filter_top/spi/read_address_reg[0]} .original_name {{spi/read_address_reg[0]}}}
[12/07 19:08:58     26s] @file 2499: catch {set_db {inst:filter_top/spi/read_address_reg[1]} .original_name {{spi/read_address_reg[1]}}}
[12/07 19:08:58     26s] @file 2500: catch {set_db {inst:filter_top/spi/read_address_reg[2]} .original_name {{spi/read_address_reg[2]}}}
[12/07 19:08:58     26s] @file 2501: catch {set_db {inst:filter_top/spi/read_address_reg[3]} .original_name {{spi/read_address_reg[3]}}}
[12/07 19:08:58     26s] @file 2502: catch {set_db {inst:filter_top/spi/read_address_reg[4]} .original_name {{spi/read_address_reg[4]}}}
[12/07 19:08:58     26s] @file 2503: catch {set_db {inst:filter_top/spi/read_address_reg[5]} .original_name {{spi/read_address_reg[5]}}}
[12/07 19:08:58     26s] @file 2504: catch {set_db {inst:filter_top/spi/read_address_reg[6]} .original_name {{spi/read_address_reg[6]}}}
[12/07 19:08:58     26s] @file 2505: catch {set_db {inst:filter_top/spi/read_address_reg[7]} .original_name {{spi/read_address_reg[7]}}}
[12/07 19:08:58     26s] @file 2506: catch {set_db inst:filter_top/spi/read_que_reg .original_name spi/read_que_reg}
[12/07 19:08:58     26s] @file 2507: catch {set_db inst:filter_top/spi/reading_reg .original_name spi/reading_reg}
[12/07 19:08:58     26s] @file 2508: catch {set_db {inst:filter_top/spi/store1_reg[0]} .original_name {{spi/store1_reg[0]}}}
[12/07 19:08:58     26s] @file 2509: catch {set_db {inst:filter_top/spi/store1_reg[1]} .original_name {{spi/store1_reg[1]}}}
[12/07 19:08:58     26s] @file 2510: catch {set_db {inst:filter_top/spi/store1_reg[2]} .original_name {{spi/store1_reg[2]}}}
[12/07 19:08:58     26s] @file 2511: catch {set_db {inst:filter_top/spi/store1_reg[3]} .original_name {{spi/store1_reg[3]}}}
[12/07 19:08:58     26s] @file 2512: catch {set_db {inst:filter_top/spi/store1_reg[4]} .original_name {{spi/store1_reg[4]}}}
[12/07 19:08:58     26s] @file 2513: catch {set_db {inst:filter_top/spi/store1_reg[5]} .original_name {{spi/store1_reg[5]}}}
[12/07 19:08:58     26s] @file 2514: catch {set_db {inst:filter_top/spi/store1_reg[6]} .original_name {{spi/store1_reg[6]}}}
[12/07 19:08:58     26s] @file 2515: catch {set_db {inst:filter_top/spi/store1_reg[7]} .original_name {{spi/store1_reg[7]}}}
[12/07 19:08:58     26s] @file 2516: catch {set_db {inst:filter_top/spi/store2_reg[0]} .original_name {{spi/store2_reg[0]}}}
[12/07 19:08:58     26s] @file 2517: catch {set_db {inst:filter_top/spi/store2_reg[1]} .original_name {{spi/store2_reg[1]}}}
[12/07 19:08:58     26s] @file 2518: catch {set_db {inst:filter_top/spi/store2_reg[2]} .original_name {{spi/store2_reg[2]}}}
[12/07 19:08:58     26s] @file 2519: catch {set_db {inst:filter_top/spi/store2_reg[3]} .original_name {{spi/store2_reg[3]}}}
[12/07 19:08:58     26s] @file 2520: catch {set_db {inst:filter_top/spi/store2_reg[4]} .original_name {{spi/store2_reg[4]}}}
[12/07 19:08:58     26s] @file 2521: catch {set_db {inst:filter_top/spi/store2_reg[5]} .original_name {{spi/store2_reg[5]}}}
[12/07 19:08:58     26s] @file 2522: catch {set_db {inst:filter_top/spi/store2_reg[6]} .original_name {{spi/store2_reg[6]}}}
[12/07 19:08:58     26s] @file 2523: catch {set_db {inst:filter_top/spi/store2_reg[7]} .original_name {{spi/store2_reg[7]}}}
[12/07 19:08:58     26s] @file 2524: catch {set_db {inst:filter_top/spi/store3_reg[0]} .original_name {{spi/store3_reg[0]}}}
[12/07 19:08:58     26s] @file 2525: catch {set_db {inst:filter_top/spi/store3_reg[1]} .original_name {{spi/store3_reg[1]}}}
[12/07 19:08:58     26s] @file 2526: catch {set_db {inst:filter_top/spi/store3_reg[2]} .original_name {{spi/store3_reg[2]}}}
[12/07 19:08:58     26s] @file 2527: catch {set_db {inst:filter_top/spi/store3_reg[3]} .original_name {{spi/store3_reg[3]}}}
[12/07 19:08:58     26s] @file 2528: catch {set_db {inst:filter_top/spi/store3_reg[4]} .original_name {{spi/store3_reg[4]}}}
[12/07 19:08:58     26s] @file 2529: catch {set_db {inst:filter_top/spi/store3_reg[5]} .original_name {{spi/store3_reg[5]}}}
[12/07 19:08:58     26s] @file 2530: catch {set_db {inst:filter_top/spi/store3_reg[6]} .original_name {{spi/store3_reg[6]}}}
[12/07 19:08:58     26s] @file 2531: catch {set_db {inst:filter_top/spi/store3_reg[7]} .original_name {{spi/store3_reg[7]}}}
[12/07 19:08:58     26s] @file 2532: catch {set_db inst:filter_top/spi/writing_reg .original_name spi/writing_reg}
[12/07 19:08:58     26s] #@ End verbose source ./syndb/final.wnm_attrs.tcl
[12/07 19:08:58     26s] @file 77: }
[12/07 19:08:58     26s] @file 78:
[12/07 19:08:58     26s] @file 79:
[12/07 19:08:58     26s] @file 80: # Reading NDR file
[12/07 19:08:58     26s] @file 81: source ./syndb/final.ndr.tcl
[12/07 19:08:58     26s] #@ Begin verbose source ./syndb/final.ndr.tcl (pre)
[12/07 19:08:58     26s] @file 1: # NDR attributes on nets
[12/07 19:08:58     26s] @@file 2: eval_legacy {
[12/07 19:08:58     26s] }
[12/07 19:08:58     26s] #@ End verbose source ./syndb/final.ndr.tcl
[12/07 19:08:58     26s] @file 82:
[12/07 19:08:58     26s] @file 83: # Reading Instance Attributes file
[12/07 19:08:58     26s] @file 84: pqos_eval { rcp::read_taf ./syndb/final.inst_attributes.taf.gz}
[12/07 19:08:58     26s] [final.inst_attributes.taf.gz]: empty.
[12/07 19:08:58     26s] @file 85:
[12/07 19:08:58     26s] @file 86: # Reading subdesign attributes file
[12/07 19:08:58     26s] @file 87: pqos_eval { rcp::read_taf ./syndb/final.subdesign_attributes.taf.gz}
[12/07 19:08:58     26s] [final.subdesign_attributes.taf.gz]: empty.
[12/07 19:08:58     26s] @file 88:
[12/07 19:08:58     26s] @file 89: # Reading minimum routing layer data file
[12/07 19:08:58     26s] @file 90: ################################################################################
[12/07 19:08:58     26s] @file 91: pqos_eval {rcp::load_min_layer_file ./syndb/final.min_layer {Metal1 Metal2 Metal3 Metal4 Metal5 Metal6 Metal7 Metal8 Metal9 Metal10 Metal11} {1 2 3 4 5 6 7 8 9 10 11}}
[12/07 19:08:58     26s] %# Begin rcp::load_min_layer_file (12/07 19:08:58, mem=1466.50M)
[12/07 19:08:58     26s] Read 0 nets
[12/07 19:08:58     26s] %# End rcp::load_min_layer_file (12/07 19:08:58, total cpu=03:00:00, real=03:00:00, peak res=1161.83M, current mem=1466.50M)
[12/07 19:08:58     26s] @@file 92: eval_legacy {set edi_pe::pegConsiderMacroLayersUnblocked 1}
[12/07 19:08:58     26s] @@file 93: eval_legacy {set edi_pe::pegPreRouteWireWidthBasedDensityCalModel 1}
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] Trim Metal Layers:
[12/07 19:08:58     26s] LayerId::1 widthSet size::1
[12/07 19:08:58     26s] LayerId::2 widthSet size::1
[12/07 19:08:58     26s] LayerId::3 widthSet size::1
[12/07 19:08:58     26s] LayerId::4 widthSet size::1
[12/07 19:08:58     26s] LayerId::5 widthSet size::1
[12/07 19:08:58     26s] LayerId::6 widthSet size::1
[12/07 19:08:58     26s] LayerId::7 widthSet size::1
[12/07 19:08:58     26s] LayerId::8 widthSet size::1
[12/07 19:08:58     26s] LayerId::9 widthSet size::1
[12/07 19:08:58     26s] LayerId::10 widthSet size::1
[12/07 19:08:58     26s] LayerId::11 widthSet size::1
[12/07 19:08:58     26s] eee: pegSigSF::1.070000
[12/07 19:08:58     26s] Updating RC grid for preRoute extraction ...
[12/07 19:08:58     26s] Initializing multi-corner resistance tables ...
[12/07 19:08:58     26s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:08:58     26s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:08:58     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:08:58     26s] @file 94:
[12/07 19:08:58     26s] @file 95: set _t1 [clock seconds]
[12/07 19:08:58     26s] @file 96: puts [format  {%%%s End Genus to Innovus Setup (%s, real=%s)} \# [clock format $_t1 -format {%m/%d %H:%M:%S}] [clock format [expr {28800 + $_t1 - $_t0}] -format {%H:%M:%S}]]
[12/07 19:08:58     26s] %# End Genus to Innovus Setup (12/07 19:08:58, real=03:00:06)
[12/07 19:08:58     26s] @file 97:
[12/07 19:08:58     26s] #@ End verbose source ./syndb/final.invs_setup.tcl
[12/07 19:08:58     26s] @file 5:
[12/07 19:08:58     26s] @@file 6: set_db design_process_node 45
[12/07 19:08:58     26s] ##  Process: 45            (User Set)               
[12/07 19:08:58     26s] ##     Node: (not set)                           
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] ##  Check design process and node:  
[12/07 19:08:58     26s] ##  Design tech node is not set.
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[12/07 19:08:58     26s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/07 19:08:58     26s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[12/07 19:08:58     26s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[12/07 19:08:58     26s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
[12/07 19:08:58     26s] @file 7:
[12/07 19:08:58     26s] @@file 8: connect_global_net VSS -type tie_lo
[12/07 19:08:58     26s] @@file 9: connect_global_net VSS -type pg_pin -pin_base_name VSS -all 
[12/07 19:08:58     26s] @file 10:
[12/07 19:08:58     26s] @@file 11: connect_global_net VDD -type tie_hi
[12/07 19:08:58     26s] @@file 12: connect_global_net VDD -type pg_pin -pin_base_name VDD -all
[12/07 19:08:58     26s] @file 13:
[12/07 19:08:58     26s] @@file 14: read_io_file {../chip/chip.io}
[12/07 19:08:58     26s] Reading IO assignment file "../chip/chip.io" ...
[12/07 19:08:58     26s] @file 15:
[12/07 19:08:58     26s] @@file 16: create_floorplan -stdcell_density_size  1 0.70 20 20 20 20
[12/07 19:08:58     26s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.14
[12/07 19:08:58     26s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.14
[12/07 19:08:58     26s] Adjusting core size to PlacementGrid : width :314.2 height : 312.93
[12/07 19:08:58     26s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 19:08:58     26s] Type 'man IMPFP-3961' for more detail.
[12/07 19:08:58     26s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 19:08:58     26s] Type 'man IMPFP-3961' for more detail.
[12/07 19:08:58     26s] Start create_tracks
[12/07 19:08:58     26s] @file 17:
[12/07 19:08:58     26s] @@file 18: add_rings -around user_defined \
[12/07 19:08:58     26s]     -type core_rings \
[12/07 19:08:58     26s]     -nets {VSS VDD} \
[12/07 19:08:58     26s]     -center 1 \
[12/07 19:08:58     26s]     -offset 0 \
[12/07 19:08:58     26s]     -width 4 \
[12/07 19:08:58     26s]     -spacing 2 \
[12/07 19:08:58     26s]     -layer {bottom Metal9 top Metal9 right Metal8 left Metal8}
[12/07 19:08:58     26s] #% Begin add_rings (date=12/07 19:08:58, mem=1162.1M)
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] viaInitial starts at Thu Dec  7 19:08:58 2023
[12/07 19:08:58     26s] viaInitial ends at Thu Dec  7 19:08:58 2023
[12/07 19:08:58     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1465.5M)
[12/07 19:08:58     26s] Ring generation is complete.
[12/07 19:08:58     26s] vias are now being generated.
[12/07 19:08:58     26s] add_rings created 8 wires.
[12/07 19:08:58     26s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/07 19:08:58     26s] +--------+----------------+----------------+
[12/07 19:08:58     26s] |  Layer |     Created    |     Deleted    |
[12/07 19:08:58     26s] +--------+----------------+----------------+
[12/07 19:08:58     26s] | Metal8 |        4       |       NA       |
[12/07 19:08:58     26s] |  Via8  |        8       |        0       |
[12/07 19:08:58     26s] | Metal9 |        4       |       NA       |
[12/07 19:08:58     26s] +--------+----------------+----------------+
[12/07 19:08:58     26s] #% End add_rings (date=12/07 19:08:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.3M, current mem=1164.3M)
[12/07 19:08:58     26s] @file 26:
[12/07 19:08:58     26s] @@file 27: add_stripes \
[12/07 19:08:58     26s]   -layer Metal9 \
[12/07 19:08:58     26s]   -direction horizontal \
[12/07 19:08:58     26s]   -width 2 \
[12/07 19:08:58     26s]   -spacing 1 \
[12/07 19:08:58     26s]   -start_offset 10 \
[12/07 19:08:58     26s]   -set_to_set_distance 20 \
[12/07 19:08:58     26s]   -nets {VSS VDD}
[12/07 19:08:58     26s] #% Begin add_stripes (date=12/07 19:08:58, mem=1164.3M)
[12/07 19:08:58     26s] 
[12/07 19:08:58     26s] Initialize fgc environment(mem: 1466.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Starting stripe generation ...
[12/07 19:08:58     26s] Non-Default Mode Option Settings :
[12/07 19:08:58     26s]   NONE
[12/07 19:08:58     26s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     26s] Stripe generation is complete.
[12/07 19:08:58     26s] vias are now being generated.
[12/07 19:08:58     26s] add_stripes created 31 wires.
[12/07 19:08:58     26s] ViaGen created 62 vias, deleted 0 via to avoid violation.
[12/07 19:08:58     26s] +--------+----------------+----------------+
[12/07 19:08:58     26s] |  Layer |     Created    |     Deleted    |
[12/07 19:08:58     26s] +--------+----------------+----------------+
[12/07 19:08:58     26s] |  Via8  |       62       |        0       |
[12/07 19:08:58     26s] | Metal9 |       31       |       NA       |
[12/07 19:08:58     26s] +--------+----------------+----------------+
[12/07 19:08:58     27s] #% End add_stripes (date=12/07 19:08:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.2M, current mem=1165.2M)
[12/07 19:08:58     27s] @file 35:
[12/07 19:08:58     27s] @@file 36: add_stripes \
[12/07 19:08:58     27s]   -layer Metal8 \
[12/07 19:08:58     27s]   -direction vertical \
[12/07 19:08:58     27s]   -width 2 \
[12/07 19:08:58     27s]   -spacing 1 \
[12/07 19:08:58     27s]   -start_offset 10 \
[12/07 19:08:58     27s]   -set_to_set_distance 20 \
[12/07 19:08:58     27s]   -nets {VSS VDD}
[12/07 19:08:58     27s] #% Begin add_stripes (date=12/07 19:08:58, mem=1165.2M)
[12/07 19:08:58     27s] 
[12/07 19:08:58     27s] Initialize fgc environment(mem: 1466.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Starting stripe generation ...
[12/07 19:08:58     27s] Non-Default Mode Option Settings :
[12/07 19:08:58     27s]   NONE
[12/07 19:08:58     27s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1466.5M)
[12/07 19:08:58     27s] Stripe generation is complete.
[12/07 19:08:58     27s] vias are now being generated.
[12/07 19:08:58     27s] add_stripes created 31 wires.
[12/07 19:08:58     27s] ViaGen created 543 vias, deleted 0 via to avoid violation.
[12/07 19:08:58     27s] +--------+----------------+----------------+
[12/07 19:08:58     27s] |  Layer |     Created    |     Deleted    |
[12/07 19:08:58     27s] +--------+----------------+----------------+
[12/07 19:08:58     27s] | Metal8 |       31       |       NA       |
[12/07 19:08:58     27s] |  Via8  |       543      |        0       |
[12/07 19:08:58     27s] +--------+----------------+----------------+
[12/07 19:08:58     27s] #% End add_stripes (date=12/07 19:08:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.2M, current mem=1165.2M)
[12/07 19:08:58     27s] @file 44:
[12/07 19:08:58     27s] @@file 45: route_special \
[12/07 19:08:58     27s]     -connect {core_pin pad_pin} \
[12/07 19:08:58     27s]     -core_pin_target {first_after_row_end} \
[12/07 19:08:58     27s]      -pad_pin_target {nearest_target} \
[12/07 19:08:58     27s]     -nets {VDD VSS} \
[12/07 19:08:58     27s]     -allow_layer_change 1 \
[12/07 19:08:58     27s]     -pad_pin_layer_range {Metal1(1) Metal9(9)} 
[12/07 19:08:58     27s] #% Begin route_special (date=12/07 19:08:58, mem=1165.2M)
[12/07 19:08:58     27s] *** Begin SPECIAL ROUTE on Thu Dec  7 19:08:58 2023 ***
[12/07 19:08:58     27s] SPECIAL ROUTE ran on directory: /home/ebapinis/ECE_574_Proj/layout
[12/07 19:08:58     27s] SPECIAL ROUTE ran on machine: arc-schaumont-class-vm (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.39Ghz)
[12/07 19:08:58     27s] 
[12/07 19:08:58     27s] Begin option processing ...
[12/07 19:08:58     27s] srouteConnectPowerBump set to false
[12/07 19:08:58     27s] routeSelectNet set to "VDD VSS"
[12/07 19:08:58     27s] routeSpecial set to true
[12/07 19:08:58     27s] srouteConnectBlockPin set to false
[12/07 19:08:58     27s] srouteConnectConverterPin set to false
[12/07 19:08:58     27s] srouteConnectStripe set to false
[12/07 19:08:58     27s] srouteFollowCorePinEnd set to 3
[12/07 19:08:58     27s] srouteFollowPadPin set to false
[12/07 19:08:58     27s] srouteJogControl set to "preferWithChanges differentLayer"
[12/07 19:08:58     27s] srouteMaxPadPinLayer set to 9
[12/07 19:08:58     27s] srouteMinPadPinLayer set to 1
[12/07 19:08:58     27s] sroutePadPinAllPorts set to true
[12/07 19:08:58     27s] sroutePreserveExistingRoutes set to true
[12/07 19:08:58     27s] srouteRoutePowerBarPortOnBothDir set to true
[12/07 19:08:58     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2848.00 megs.
[12/07 19:08:58     27s] 
[12/07 19:08:58     27s] Reading DB technology information...
[12/07 19:08:59     27s] Finished reading DB technology information.
[12/07 19:08:59     27s] Reading floorplan and netlist information...
[12/07 19:08:59     27s] Finished reading floorplan and netlist information.
[12/07 19:08:59     27s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/07 19:08:59     27s] Read in 24 layers, 11 routing layers, 1 overlap layer
[12/07 19:08:59     27s] Read in 2 nondefault rules, 0 used
[12/07 19:08:59     27s] Read in 585 macros, 72 used
[12/07 19:08:59     27s] Read in 72 components
[12/07 19:08:59     27s]   72 core components: 72 unplaced, 0 placed, 0 fixed
[12/07 19:08:59     27s] Read in 30 physical pins
[12/07 19:08:59     27s]   30 physical pins: 0 unplaced, 0 placed, 30 fixed
[12/07 19:08:59     27s] Read in 30 nets
[12/07 19:08:59     27s] Read in 2 special nets, 2 routed
[12/07 19:08:59     27s] Read in 174 terminals
[12/07 19:08:59     27s] 2 nets selected.
[12/07 19:08:59     27s] 
[12/07 19:08:59     27s] Begin power routing ...
[12/07 19:08:59     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 19:08:59     27s] Type 'man IMPSR-1256' for more detail.
[12/07 19:08:59     27s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 19:08:59     27s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 19:08:59     27s] Type 'man IMPSR-1256' for more detail.
[12/07 19:08:59     27s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 19:08:59     27s] CPU time for VDD FollowPin 0 seconds
[12/07 19:08:59     28s] CPU time for VSS FollowPin 0 seconds
[12/07 19:09:00     28s]   Number of IO ports routed: 0
[12/07 19:09:00     28s]   Number of Core ports routed: 368
[12/07 19:09:00     28s]   Number of Followpin connections: 184
[12/07 19:09:00     28s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2853.00 megs.
[12/07 19:09:00     28s] 
[12/07 19:09:00     28s] 
[12/07 19:09:00     28s] 
[12/07 19:09:00     28s]  Begin updating DB with routing results ...
[12/07 19:09:00     28s]  Updating DB with 30 io pins ...
[12/07 19:09:00     28s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/07 19:09:00     28s] Pin and blockage extraction finished
[12/07 19:09:00     28s] 
[12/07 19:09:00     28s] route_special created 552 wires.
[12/07 19:09:00     28s] ViaGen created 22540 vias, deleted 0 via to avoid violation.
[12/07 19:09:00     28s] +--------+----------------+----------------+
[12/07 19:09:00     28s] |  Layer |     Created    |     Deleted    |
[12/07 19:09:00     28s] +--------+----------------+----------------+
[12/07 19:09:00     28s] | Metal1 |       552      |       NA       |
[12/07 19:09:00     28s] |  Via1  |      3220      |        0       |
[12/07 19:09:00     28s] |  Via2  |      3220      |        0       |
[12/07 19:09:00     28s] |  Via3  |      3220      |        0       |
[12/07 19:09:00     28s] |  Via4  |      3220      |        0       |
[12/07 19:09:00     28s] |  Via5  |      3220      |        0       |
[12/07 19:09:00     28s] |  Via6  |      3220      |        0       |
[12/07 19:09:00     28s] |  Via7  |      3220      |        0       |
[12/07 19:09:00     28s] +--------+----------------+----------------+
[12/07 19:09:00     28s] #% End route_special (date=12/07 19:09:00, total cpu=0:00:01.1, real=0:00:02.0, peak res=1192.2M, current mem=1176.8M)
[12/07 19:09:00     28s] @file 52:
[12/07 19:09:00     28s] @file 53:
[12/07 19:09:00     28s] @file 54: #-----------------------------------------------------------------------
[12/07 19:09:00     28s] @file 55: # Pre-placement timing check
[12/07 19:09:00     28s] @file 56: #-----------------------------------------------------------------------
[12/07 19:09:00     28s] @file 57:
[12/07 19:09:00     28s] @@file 58: check_timing
[12/07 19:09:00     28s] ###############################################################
[12/07 19:09:00     28s] #  Generated by:      Cadence Innovus 21.18-s099_1
[12/07 19:09:00     28s] #  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
[12/07 19:09:00     28s] #  Generated on:      Thu Dec  7 19:09:00 2023
[12/07 19:09:00     28s] #  Design:            filter_top
[12/07 19:09:00     28s] #  Command:           check_timing
[12/07 19:09:00     28s] ###############################################################
[12/07 19:09:00     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:09:00     28s] AAE DB initialization (MEM=1499.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 19:09:00     28s] #################################################################################
[12/07 19:09:00     28s] # Design Stage: PreRoute
[12/07 19:09:00     28s] # Design Name: filter_top
[12/07 19:09:00     28s] # Design Mode: 45nm
[12/07 19:09:00     28s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:09:00     28s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:09:00     28s] # Signoff Settings: SI Off 
[12/07 19:09:00     28s] #################################################################################
[12/07 19:09:01     29s] Calculate delays in Single mode...
[12/07 19:09:01     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1573.6M, InitMEM = 1571.6M)
[12/07 19:09:01     29s] Start delay calculation (fullDC) (1 T). (MEM=1573.57)
[12/07 19:09:01     29s] Start AAE Lib Loading. (MEM=1585.09)
[12/07 19:09:01     29s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 19:09:01     29s] End AAE Lib Loading. (MEM=1623.24 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 19:09:01     29s] End AAE Lib Interpolated Model. (MEM=1623.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:09:04     32s] Total number of fetched objects 31921
[12/07 19:09:04     32s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:09:04     32s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:09:04     32s] End delay calculation. (MEM=1711.16 CPU=0:00:03.0 REAL=0:00:03.0)
[12/07 19:09:04     33s] End delay calculation (fullDC). (MEM=1674.55 CPU=0:00:03.5 REAL=0:00:03.0)
[12/07 19:09:04     33s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1674.5M) ***
[12/07 19:09:05     33s]     -------------------------------------------------------------------------------  
[12/07 19:09:05     33s]                                  TIMING CHECK SUMMARY                                
[12/07 19:09:05     33s]     -------------------------------------------------------------------------------  
[12/07 19:09:05     33s]      Warning                            Warning Description              Number of   
[12/07 19:09:05     33s]                                                                          Warnings    
[12/07 19:09:05     33s]     -------------------------------------------------------------------------------  
[12/07 19:09:05     33s]     clock_expected           Clock not found where clock is expected    65
[12/07 19:09:05     33s]     ideal_clock_waveform     Clock waveform is ideal                    1
[12/07 19:09:05     33s]     no_drive                 No drive assertion                         17
[12/07 19:09:05     33s]     uncons_endpoint          Unconstrained signal arriving at end point 2001
[12/07 19:09:05     33s]     -------------------------------------------------------------------------------
[12/07 19:09:05     33s] @@file 59: time_design -pre_place -report_prefix preplace -report_dir reports/STA
[12/07 19:09:05     33s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[12/07 19:09:05     33s] *** time_design #1 [begin] : totSession cpu/real = 0:00:33.6/0:00:33.4 (1.0), mem = 1665.0M
[12/07 19:09:05     33s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/07 19:09:05     33s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/07 19:09:05     33s] **WARN: (IMPOPT-7319):	set_db delaycal_ignore_net_load true detected, reverting to false for non PrePlace flow
[12/07 19:09:05     33s] Set Using Default Delay Limit as 101.
[12/07 19:09:05     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 19:09:05     33s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[12/07 19:09:05     33s] Set Default Net Delay as 0 ps.
[12/07 19:09:05     33s] Set Default Net Load as 0 pF. 
[12/07 19:09:05     33s] Set Default Input Pin Transition as 1 ps.
[12/07 19:09:05     33s] Effort level <high> specified for reg2reg path_group
[12/07 19:09:06     34s] All LLGs are deleted
[12/07 19:09:06     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:06     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:06     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1624.8M, EPOCH TIME: 1701994146.358349
[12/07 19:09:06     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1624.8M, EPOCH TIME: 1701994146.358588
[12/07 19:09:06     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1625.8M, EPOCH TIME: 1701994146.364275
[12/07 19:09:06     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:06     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:06     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1625.8M, EPOCH TIME: 1701994146.365616
[12/07 19:09:06     34s] Max number of tech site patterns supported in site array is 256.
[12/07 19:09:06     34s] Core basic site is CoreSite
[12/07 19:09:06     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1625.8M, EPOCH TIME: 1701994146.387298
[12/07 19:09:06     34s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7f8d50a96620.
[12/07 19:09:06     34s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:09:06     34s] After signature check, allow fast init is false, keep pre-filter is false.
[12/07 19:09:06     34s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 19:09:06     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:1754.9M, EPOCH TIME: 1701994146.393414
[12/07 19:09:06     34s] Use non-trimmed site array because memory saving is not enough.
[12/07 19:09:06     34s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:09:06     34s] SiteArray: use 1,642,496 bytes
[12/07 19:09:06     34s] SiteArray: current memory after site array memory allocation 1756.4M
[12/07 19:09:06     34s] SiteArray: FP blocked sites are writable
[12/07 19:09:06     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1756.4M, EPOCH TIME: 1701994146.400526
[12/07 19:09:06     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.027, MEM:1756.4M, EPOCH TIME: 1701994146.428011
[12/07 19:09:06     34s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:09:06     34s] Atter site array init, number of instance map data is 0.
[12/07 19:09:06     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1756.4M, EPOCH TIME: 1701994146.432369
[12/07 19:09:06     34s] 
[12/07 19:09:06     34s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:09:06     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.077, MEM:1757.4M, EPOCH TIME: 1701994146.440931
[12/07 19:09:06     34s] All LLGs are deleted
[12/07 19:09:06     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:06     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:06     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1757.4M, EPOCH TIME: 1701994146.447863
[12/07 19:09:06     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1757.4M, EPOCH TIME: 1701994146.447984
[12/07 19:09:06     34s] Starting delay calculation for Setup views
[12/07 19:09:06     34s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:09:06     34s] AAE DB initialization (MEM=1766.96 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 19:09:06     34s] #################################################################################
[12/07 19:09:06     34s] # Design Stage: PreRoute
[12/07 19:09:06     34s] # Design Name: filter_top
[12/07 19:09:06     34s] # Design Mode: 45nm
[12/07 19:09:06     34s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:09:06     34s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:09:06     34s] # Signoff Settings: SI Off 
[12/07 19:09:06     34s] #################################################################################
[12/07 19:09:06     34s] Calculate delays in Single mode...
[12/07 19:09:06     34s] Topological Sorting (REAL = 0:00:00.0, MEM = 1767.0M, InitMEM = 1767.0M)
[12/07 19:09:06     34s] Start delay calculation (fullDC) (1 T). (MEM=1766.96)
[12/07 19:09:06     34s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 19:09:06     34s] Start AAE Lib Loading. (MEM=1778.48)
[12/07 19:09:06     34s] End AAE Lib Loading. (MEM=1797.55 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 19:09:06     34s] End AAE Lib Interpolated Model. (MEM=1797.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:09:10     38s] Total number of fetched objects 31921
[12/07 19:09:10     38s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:09:10     38s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:09:10     38s] End delay calculation. (MEM=1870.8 CPU=0:00:03.5 REAL=0:00:03.0)
[12/07 19:09:10     38s] End delay calculation (fullDC). (MEM=1834.18 CPU=0:00:04.1 REAL=0:00:04.0)
[12/07 19:09:10     38s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 1834.2M) ***
[12/07 19:09:11     39s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:39.3 mem=1834.2M)
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s] ------------------------------------------------------------------
[12/07 19:09:11     39s]          time_design Summary
[12/07 19:09:11     39s] ------------------------------------------------------------------
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s] Setup views included:
[12/07 19:09:11     39s]  func_default 
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s] +--------------------+---------+---------+---------+
[12/07 19:09:11     39s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:09:11     39s] +--------------------+---------+---------+---------+
[12/07 19:09:11     39s] |           WNS (ns):|  0.927  |  0.927  |  1.959  |
[12/07 19:09:11     39s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:09:11     39s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:09:11     39s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:09:11     39s] +--------------------+---------+---------+---------+
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:09:11     39s] All LLGs are deleted
[12/07 19:09:11     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1810.2M, EPOCH TIME: 1701994151.399438
[12/07 19:09:11     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1810.2M, EPOCH TIME: 1701994151.399606
[12/07 19:09:11     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1810.2M, EPOCH TIME: 1701994151.405043
[12/07 19:09:11     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1810.2M, EPOCH TIME: 1701994151.406296
[12/07 19:09:11     39s] Max number of tech site patterns supported in site array is 256.
[12/07 19:09:11     39s] Core basic site is CoreSite
[12/07 19:09:11     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1810.2M, EPOCH TIME: 1701994151.427247
[12/07 19:09:11     39s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:09:11     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:09:11     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1810.2M, EPOCH TIME: 1701994151.431443
[12/07 19:09:11     39s] Fast DP-INIT is on for default
[12/07 19:09:11     39s] Atter site array init, number of instance map data is 0.
[12/07 19:09:11     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1810.2M, EPOCH TIME: 1701994151.437353
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:09:11     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:1810.2M, EPOCH TIME: 1701994151.441921
[12/07 19:09:11     39s] All LLGs are deleted
[12/07 19:09:11     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1810.2M, EPOCH TIME: 1701994151.449286
[12/07 19:09:11     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1810.2M, EPOCH TIME: 1701994151.449464
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s] Density: 69.978%
[12/07 19:09:11     39s] ------------------------------------------------------------------
[12/07 19:09:11     39s] All LLGs are deleted
[12/07 19:09:11     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1810.2M, EPOCH TIME: 1701994151.459659
[12/07 19:09:11     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1810.2M, EPOCH TIME: 1701994151.459818
[12/07 19:09:11     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1810.2M, EPOCH TIME: 1701994151.464965
[12/07 19:09:11     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1810.2M, EPOCH TIME: 1701994151.466151
[12/07 19:09:11     39s] Max number of tech site patterns supported in site array is 256.
[12/07 19:09:11     39s] Core basic site is CoreSite
[12/07 19:09:11     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1810.2M, EPOCH TIME: 1701994151.487293
[12/07 19:09:11     39s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:09:11     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:09:11     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:1810.2M, EPOCH TIME: 1701994151.491154
[12/07 19:09:11     39s] Fast DP-INIT is on for default
[12/07 19:09:11     39s] Atter site array init, number of instance map data is 0.
[12/07 19:09:11     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1810.2M, EPOCH TIME: 1701994151.496738
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:09:11     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:1810.2M, EPOCH TIME: 1701994151.501040
[12/07 19:09:11     39s] All LLGs are deleted
[12/07 19:09:11     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:11     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1810.2M, EPOCH TIME: 1701994151.508173
[12/07 19:09:11     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1810.2M, EPOCH TIME: 1701994151.508300
[12/07 19:09:11     39s] Set Using Default Delay Limit as 1000.
[12/07 19:09:11     39s] Resetting back High Fanout Nets as non-ideal
[12/07 19:09:11     39s] Set Default Net Delay as 1000 ps.
[12/07 19:09:11     39s] Set Default Input Pin Transition as 0.1 ps.
[12/07 19:09:11     39s] Set Default Net Load as 0.5 pF. 
[12/07 19:09:11     39s] Reported timing to dir reports/STA
[12/07 19:09:11     39s] Total CPU time: 6.34 sec
[12/07 19:09:11     39s] Total Real time: 6.0 sec
[12/07 19:09:11     39s] Total Memory Usage: 1778.683594 Mbytes
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s] =============================================================================================
[12/07 19:09:11     39s]  Final TAT Report : time_design #1                                              21.18-s099_1
[12/07 19:09:11     39s] =============================================================================================
[12/07 19:09:11     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:09:11     39s] ---------------------------------------------------------------------------------------------
[12/07 19:09:11     39s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:09:11     39s] [ OptSummaryReport       ]      1   0:00:00.3  (   5.3 % )     0:00:05.3 /  0:00:05.2    1.0
[12/07 19:09:11     39s] [ TimingUpdate           ]      1   0:00:00.5  (   8.6 % )     0:00:04.7 /  0:00:04.7    1.0
[12/07 19:09:11     39s] [ FullDelayCalc          ]      1   0:00:04.2  (  67.4 % )     0:00:04.2 /  0:00:04.2    1.0
[12/07 19:09:11     39s] [ TimingReport           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.9
[12/07 19:09:11     39s] [ GenerateReports        ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:09:11     39s] [ MISC                   ]          0:00:01.0  (  15.3 % )     0:00:01.0 /  0:00:00.9    1.0
[12/07 19:09:11     39s] ---------------------------------------------------------------------------------------------
[12/07 19:09:11     39s]  time_design #1 TOTAL               0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[12/07 19:09:11     39s] ---------------------------------------------------------------------------------------------
[12/07 19:09:11     39s] 
[12/07 19:09:11     39s] *** time_design #1 [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:00:39.8/0:00:39.6 (1.0), mem = 1778.7M
[12/07 19:09:11     39s] @file 60:
[12/07 19:09:11     39s] @file 61: #-----------------------------------------------------------------------
[12/07 19:09:11     39s] @file 62: ## Placement and Pre CTS optimization
[12/07 19:09:11     39s] @file 63: #-----------------------------------------------------------------------
[12/07 19:09:11     39s] @file 64:
[12/07 19:09:11     39s] @@file 65: place_opt_design -report_dir reports/STA
[12/07 19:09:11     39s] **INFO: User settings:
[12/07 19:09:21     49s] delaycal_default_net_delay                     1000ps
[12/07 19:09:21     49s] delaycal_default_net_load                      0.5pf
[12/07 19:09:21     49s] delaycal_enable_high_fanout                    true
[12/07 19:09:21     49s] delaycal_ignore_net_load                       false
[12/07 19:09:21     49s] delaycal_input_transition_delay                0.1ps
[12/07 19:09:21     49s] delaycal_socv_accuracy_mode                    low
[12/07 19:09:21     49s] delaycal_use_default_delay_limit               1000
[12/07 19:09:21     49s] setAnalysisMode -cts                           preCTS
[12/07 19:09:21     49s] setDelayCalMode -engine                        aae
[12/07 19:09:21     49s] design_bottom_routing_layer                    Metal2
[12/07 19:09:21     49s] design_process_node                            45
[12/07 19:09:21     49s] extract_rc_coupling_cap_threshold              0.1
[12/07 19:09:21     49s] extract_rc_layer_independent                   1
[12/07 19:09:21     49s] extract_rc_relative_cap_threshold              1.0
[12/07 19:09:21     49s] extract_rc_total_cap_threshold                 0.0
[12/07 19:09:21     49s] place_global_reorder_scan                      false
[12/07 19:09:21     49s] getAnalysisMode -cts                           preCTS
[12/07 19:09:21     49s] getDelayCalMode -engine                        aae
[12/07 19:09:21     49s] get_power_analysis_mode -report_power_quiet    false
[12/07 19:09:21     49s] getAnalysisMode -cts                           preCTS
[12/07 19:09:21     49s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:49.3/0:00:49.2 (1.0), mem = 1778.7M
[12/07 19:09:21     49s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/07 19:09:21     49s] 'set_default_switching_activity' finished successfully.
[12/07 19:09:21     49s] *** Starting GigaPlace ***
[12/07 19:09:21     49s] #optDebug: fT-E <X 2 3 1 0>
[12/07 19:09:21     49s] #optDebug: fT-E <X 2 3 1 0>
[12/07 19:09:21     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:1778.7M, EPOCH TIME: 1701994161.230032
[12/07 19:09:21     49s] Processing tracks to init pin-track alignment.
[12/07 19:09:21     49s] z: 2, totalTracks: 1
[12/07 19:09:21     49s] z: 4, totalTracks: 1
[12/07 19:09:21     49s] z: 6, totalTracks: 1
[12/07 19:09:21     49s] z: 8, totalTracks: 1
[12/07 19:09:21     49s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:09:21     49s] All LLGs are deleted
[12/07 19:09:21     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1778.7M, EPOCH TIME: 1701994161.240706
[12/07 19:09:21     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1777.1M, EPOCH TIME: 1701994161.241004
[12/07 19:09:21     49s] # Building filter_top llgBox search-tree.
[12/07 19:09:21     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1777.1M, EPOCH TIME: 1701994161.246291
[12/07 19:09:21     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1777.1M, EPOCH TIME: 1701994161.248135
[12/07 19:09:21     49s] Max number of tech site patterns supported in site array is 256.
[12/07 19:09:21     49s] Core basic site is CoreSite
[12/07 19:09:21     49s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1777.1M, EPOCH TIME: 1701994161.269435
[12/07 19:09:21     49s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:09:21     49s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 19:09:21     49s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:1777.1M, EPOCH TIME: 1701994161.274329
[12/07 19:09:21     49s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:09:21     49s] SiteArray: use 1,642,496 bytes
[12/07 19:09:21     49s] SiteArray: current memory after site array memory allocation 1778.7M
[12/07 19:09:21     49s] SiteArray: FP blocked sites are writable
[12/07 19:09:21     49s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:09:21     49s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1778.7M, EPOCH TIME: 1701994161.280316
[12/07 19:09:21     49s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.028, MEM:1778.7M, EPOCH TIME: 1701994161.308236
[12/07 19:09:21     49s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:09:21     49s] Atter site array init, number of instance map data is 0.
[12/07 19:09:21     49s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.063, MEM:1778.7M, EPOCH TIME: 1701994161.311360
[12/07 19:09:21     49s] 
[12/07 19:09:21     49s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:09:21     49s] OPERPROF:     Starting CMU at level 3, MEM:1778.7M, EPOCH TIME: 1701994161.315161
[12/07 19:09:21     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1778.7M, EPOCH TIME: 1701994161.317380
[12/07 19:09:21     49s] 
[12/07 19:09:21     49s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:09:21     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.074, MEM:1778.7M, EPOCH TIME: 1701994161.319857
[12/07 19:09:21     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1778.7M, EPOCH TIME: 1701994161.319949
[12/07 19:09:21     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1794.7M, EPOCH TIME: 1701994161.320549
[12/07 19:09:21     49s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1794.7MB).
[12/07 19:09:21     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.098, MEM:1794.7M, EPOCH TIME: 1701994161.328117
[12/07 19:09:21     49s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1794.7M, EPOCH TIME: 1701994161.328188
[12/07 19:09:21     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] All LLGs are deleted
[12/07 19:09:21     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:21     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1794.7M, EPOCH TIME: 1701994161.341304
[12/07 19:09:21     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1794.7M, EPOCH TIME: 1701994161.341689
[12/07 19:09:21     49s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.015, MEM:1794.7M, EPOCH TIME: 1701994161.342813
[12/07 19:09:21     49s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.5/0:00:49.3 (1.0), mem = 1794.7M
[12/07 19:09:21     49s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 19:09:21     49s] [check_scan_connected]: number of scan connected with missing definition = 178, number of scan = 406, number of sequential = 1198, percentage of missing scan cell = 14.86% (178 / 1198)
[12/07 19:09:21     49s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 14.86% flops. Placement and timing QoR can be severely impacted in this case!
[12/07 19:09:21     49s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[12/07 19:09:21     49s] no activity file in design. spp won't run.
[12/07 19:09:21     49s] #Start colorize_geometry on Thu Dec  7 19:09:21 2023
[12/07 19:09:21     49s] #
[12/07 19:09:21     49s] ### Time Record (colorize_geometry) is installed.
[12/07 19:09:21     49s] ### Time Record (Pre Callback) is installed.
[12/07 19:09:21     49s] ### Time Record (Pre Callback) is uninstalled.
[12/07 19:09:21     49s] ### Time Record (DB Import) is installed.
[12/07 19:09:21     49s] #create default rule from bind_ndr_rule rule=0x7f8d6c591450 0x7f8d63a60568
[12/07 19:09:21     49s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1519750883 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/07 19:09:21     49s] ### Time Record (DB Import) is uninstalled.
[12/07 19:09:21     49s] ### Time Record (DB Export) is installed.
[12/07 19:09:21     49s] Extracting standard cell pins and blockage ...... 
[12/07 19:09:21     49s] Pin and blockage extraction finished
[12/07 19:09:21     49s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1519750883 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/07 19:09:21     49s] ### Time Record (DB Export) is uninstalled.
[12/07 19:09:21     49s] ### Time Record (Post Callback) is installed.
[12/07 19:09:21     49s] ### Time Record (Post Callback) is uninstalled.
[12/07 19:09:21     49s] #
[12/07 19:09:21     49s] #colorize_geometry statistics:
[12/07 19:09:21     49s] #Cpu time = 00:00:00
[12/07 19:09:21     49s] #Elapsed time = 00:00:00
[12/07 19:09:21     49s] #Increased memory = 42.26 (MB)
[12/07 19:09:21     49s] #Total memory = 1319.84 (MB)
[12/07 19:09:21     49s] #Peak memory = 1323.12 (MB)
[12/07 19:09:21     49s] #Number of warnings = 0
[12/07 19:09:21     49s] #Total number of warnings = 0
[12/07 19:09:21     49s] #Number of fails = 0
[12/07 19:09:21     49s] #Total number of fails = 0
[12/07 19:09:21     49s] #Complete colorize_geometry on Thu Dec  7 19:09:21 2023
[12/07 19:09:21     49s] #
[12/07 19:09:21     49s] ### Time Record (colorize_geometry) is uninstalled.
[12/07 19:09:21     49s] ### 
[12/07 19:09:21     49s] ###   Scalability Statistics
[12/07 19:09:21     49s] ### 
[12/07 19:09:21     49s] ### ------------------------+----------------+----------------+----------------+
[12/07 19:09:21     49s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/07 19:09:21     49s] ### ------------------------+----------------+----------------+----------------+
[12/07 19:09:21     49s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/07 19:09:21     49s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/07 19:09:21     49s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/07 19:09:21     49s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/07 19:09:21     49s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/07 19:09:21     49s] ### ------------------------+----------------+----------------+----------------+
[12/07 19:09:21     49s] ### 
[12/07 19:09:21     50s] {MMLU 0 0 31921}
[12/07 19:09:21     50s] ### Creating LA Mngr. totSessionCpu=0:00:50.0 mem=1838.7M
[12/07 19:09:21     50s] ### Creating LA Mngr, finished. totSessionCpu=0:00:50.0 mem=1838.7M
[12/07 19:09:21     50s] *** Start delete_buffer_trees ***
[12/07 19:09:22     50s] Info: Detect buffers to remove automatically.
[12/07 19:09:22     50s] Analyzing netlist ...
[12/07 19:09:22     50s] Updating netlist
[12/07 19:09:22     50s] 
[12/07 19:09:23     51s] *summary: 55 instances (buffers/inverters) removed
[12/07 19:09:23     51s] *** Finish delete_buffer_trees (0:00:01.1) ***
[12/07 19:09:23     51s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/07 19:09:23     51s] Info: 1 threads available for lower-level modules during optimization.
[12/07 19:09:23     51s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1853.5M, EPOCH TIME: 1701994163.129577
[12/07 19:09:23     51s] Deleted 0 physical inst  (cell - / prefix -).
[12/07 19:09:23     51s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1853.5M, EPOCH TIME: 1701994163.130061
[12/07 19:09:23     51s] INFO: #ExclusiveGroups=0
[12/07 19:09:23     51s] INFO: There are no Exclusive Groups.
[12/07 19:09:23     51s] No user-set net weight.
[12/07 19:09:23     51s] no activity file in design. spp won't run.
[12/07 19:09:23     51s] Net fanout histogram:
[12/07 19:09:23     51s] 2		: 27042 (85.1%) nets
[12/07 19:09:23     51s] 3		: 2182 (6.9%) nets
[12/07 19:09:23     51s] 4     -	14	: 2237 (7.0%) nets
[12/07 19:09:23     51s] 15    -	39	: 294 (0.9%) nets
[12/07 19:09:23     51s] 40    -	79	: 3 (0.0%) nets
[12/07 19:09:23     51s] 80    -	159	: 4 (0.0%) nets
[12/07 19:09:23     51s] 160   -	319	: 1 (0.0%) nets
[12/07 19:09:23     51s] 320   -	639	: 5 (0.0%) nets
[12/07 19:09:23     51s] 640   -	1279	: 9 (0.0%) nets
[12/07 19:09:23     51s] 1280  -	2559	: 0 (0.0%) nets
[12/07 19:09:23     51s] 2560  -	5119	: 0 (0.0%) nets
[12/07 19:09:23     51s] 5120+		: 0 (0.0%) nets
[12/07 19:09:23     51s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/07 19:09:23     51s] Scan chains were not defined.
[12/07 19:09:23     51s] Processing tracks to init pin-track alignment.
[12/07 19:09:23     51s] z: 2, totalTracks: 1
[12/07 19:09:23     51s] z: 4, totalTracks: 1
[12/07 19:09:23     51s] z: 6, totalTracks: 1
[12/07 19:09:23     51s] z: 8, totalTracks: 1
[12/07 19:09:23     51s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:09:23     51s] All LLGs are deleted
[12/07 19:09:23     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:23     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:23     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1853.5M, EPOCH TIME: 1701994163.155543
[12/07 19:09:23     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1853.5M, EPOCH TIME: 1701994163.155704
[12/07 19:09:23     51s] #std cell=23516 (0 fixed + 23516 movable) #buf cell=0 #inv cell=691 #block=0 (0 floating + 0 preplaced)
[12/07 19:09:23     51s] #ioInst=0 #net=31777 #term=91625 #term/net=2.88, #fixedIo=30, #floatIo=0, #fixedPin=30, #floatPin=0
[12/07 19:09:23     51s] stdCell: 23516 single + 0 double + 0 multi
[12/07 19:09:23     51s] Total standard cell length = 40.1672 (mm), area = 0.0687 (mm^2)
[12/07 19:09:23     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1853.5M, EPOCH TIME: 1701994163.162167
[12/07 19:09:23     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:23     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:09:23     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1853.5M, EPOCH TIME: 1701994163.163387
[12/07 19:09:23     51s] Max number of tech site patterns supported in site array is 256.
[12/07 19:09:23     51s] Core basic site is CoreSite
[12/07 19:09:23     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1853.5M, EPOCH TIME: 1701994163.184223
[12/07 19:09:23     51s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:09:23     51s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 19:09:23     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1853.5M, EPOCH TIME: 1701994163.187229
[12/07 19:09:23     51s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:09:23     51s] SiteArray: use 1,642,496 bytes
[12/07 19:09:23     51s] SiteArray: current memory after site array memory allocation 1853.5M
[12/07 19:09:23     51s] SiteArray: FP blocked sites are writable
[12/07 19:09:23     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:09:23     51s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1853.5M, EPOCH TIME: 1701994163.192916
[12/07 19:09:23     51s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.027, MEM:1853.5M, EPOCH TIME: 1701994163.220108
[12/07 19:09:23     51s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:09:23     51s] Atter site array init, number of instance map data is 0.
[12/07 19:09:23     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.059, MEM:1853.5M, EPOCH TIME: 1701994163.222849
[12/07 19:09:23     51s] 
[12/07 19:09:23     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:09:23     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:1853.5M, EPOCH TIME: 1701994163.227426
[12/07 19:09:23     51s] 
[12/07 19:09:23     51s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:09:23     51s] Average module density = 0.699.
[12/07 19:09:23     51s] Density for the design = 0.699.
[12/07 19:09:23     51s]        = stdcell_area 200836 sites (68686 um^2) / alloc_area 287493 sites (98323 um^2).
[12/07 19:09:23     51s] Pin Density = 0.3187.
[12/07 19:09:23     51s]             = total # of pins 91625 / total area 287493.
[12/07 19:09:23     51s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1853.5M, EPOCH TIME: 1701994163.234613
[12/07 19:09:23     51s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.002, MEM:1853.5M, EPOCH TIME: 1701994163.236957
[12/07 19:09:23     51s] OPERPROF: Starting pre-place ADS at level 1, MEM:1853.5M, EPOCH TIME: 1701994163.238388
[12/07 19:09:23     51s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1853.5M, EPOCH TIME: 1701994163.246296
[12/07 19:09:23     51s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1853.5M, EPOCH TIME: 1701994163.246377
[12/07 19:09:23     51s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1853.5M, EPOCH TIME: 1701994163.246491
[12/07 19:09:23     51s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1853.5M, EPOCH TIME: 1701994163.246537
[12/07 19:09:23     51s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1853.5M, EPOCH TIME: 1701994163.246576
[12/07 19:09:23     51s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.005, MEM:1853.5M, EPOCH TIME: 1701994163.251650
[12/07 19:09:23     51s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1853.5M, EPOCH TIME: 1701994163.251728
[12/07 19:09:23     51s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.002, MEM:1853.5M, EPOCH TIME: 1701994163.253440
[12/07 19:09:23     51s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.007, MEM:1853.5M, EPOCH TIME: 1701994163.253517
[12/07 19:09:23     51s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.007, MEM:1853.5M, EPOCH TIME: 1701994163.253671
[12/07 19:09:23     51s] ADSU 0.699 -> 0.699. site 287493.000 -> 287191.000. GS 13.680
[12/07 19:09:23     51s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.032, MEM:1853.5M, EPOCH TIME: 1701994163.270411
[12/07 19:09:23     51s] OPERPROF: Starting spMPad at level 1, MEM:1841.5M, EPOCH TIME: 1701994163.271560
[12/07 19:09:23     51s] OPERPROF:   Starting spContextMPad at level 2, MEM:1841.5M, EPOCH TIME: 1701994163.272631
[12/07 19:09:23     51s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1841.5M, EPOCH TIME: 1701994163.272713
[12/07 19:09:23     51s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1841.5M, EPOCH TIME: 1701994163.272759
[12/07 19:09:23     51s] Initial padding reaches pin density 0.545 for top
[12/07 19:09:23     51s] InitPadU 0.699 -> 0.825 for top
[12/07 19:09:23     51s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1841.5M, EPOCH TIME: 1701994163.312037
[12/07 19:09:23     51s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1841.5M, EPOCH TIME: 1701994163.315103
[12/07 19:09:23     51s] === lastAutoLevel = 9 
[12/07 19:09:23     51s] OPERPROF: Starting spInitNetWt at level 1, MEM:1841.5M, EPOCH TIME: 1701994163.337967
[12/07 19:09:23     51s] no activity file in design. spp won't run.
[12/07 19:09:23     51s] [spp] 0
[12/07 19:09:23     51s] [adp] 0:1:1:3
[12/07 19:09:23     51s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.006, MEM:1841.5M, EPOCH TIME: 1701994163.343902
[12/07 19:09:23     51s] no activity file in design. spp won't run.
[12/07 19:09:23     51s] no activity file in design. spp won't run.
[12/07 19:09:23     51s] Clock gating cells determined by native netlist tracing.
[12/07 19:09:23     51s] OPERPROF: Starting npMain at level 1, MEM:1841.5M, EPOCH TIME: 1701994163.347994
[12/07 19:09:24     51s] OPERPROF:   Starting npPlace at level 2, MEM:1879.9M, EPOCH TIME: 1701994164.437474
[12/07 19:09:24     51s] Iteration  1: Total net bbox = 2.314e+04 (8.77e+03 1.44e+04)
[12/07 19:09:24     51s]               Est.  stn bbox = 2.797e+04 (1.12e+04 1.68e+04)
[12/07 19:09:24     51s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1884.9M
[12/07 19:09:24     51s] Iteration  2: Total net bbox = 2.314e+04 (8.77e+03 1.44e+04)
[12/07 19:09:24     51s]               Est.  stn bbox = 2.797e+04 (1.12e+04 1.68e+04)
[12/07 19:09:24     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1884.9M
[12/07 19:09:24     51s] OPERPROF:     Starting InitSKP at level 3, MEM:1886.3M, EPOCH TIME: 1701994164.572668
[12/07 19:09:24     51s] 
[12/07 19:09:24     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:09:24     51s] TLC MultiMap info (StdDelay):
[12/07 19:09:24     51s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:09:24     51s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:09:24     51s]  Setting StdDelay to: 9.9ps
[12/07 19:09:24     51s] 
[12/07 19:09:24     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:09:24     51s] 
[12/07 19:09:24     51s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:09:24     51s] 
[12/07 19:09:24     51s] TimeStamp Deleting Cell Server End ...
[12/07 19:09:24     51s] 
[12/07 19:09:24     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:09:24     51s] TLC MultiMap info (StdDelay):
[12/07 19:09:24     51s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:09:24     51s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:09:24     51s]  Setting StdDelay to: 9.9ps
[12/07 19:09:24     51s] 
[12/07 19:09:24     51s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:09:25     52s] 
[12/07 19:09:25     52s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:09:25     52s] 
[12/07 19:09:25     52s] TimeStamp Deleting Cell Server End ...
[12/07 19:09:25     52s] 
[12/07 19:09:25     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:09:25     52s] TLC MultiMap info (StdDelay):
[12/07 19:09:25     52s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:09:25     52s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:09:25     52s]  Setting StdDelay to: 9.9ps
[12/07 19:09:25     52s] 
[12/07 19:09:25     52s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:09:28     55s] OPERPROF:     Finished InitSKP at level 3, CPU:3.650, REAL:3.682, MEM:1979.6M, EPOCH TIME: 1701994168.254659
[12/07 19:09:28     55s] *** Finished SKP initialization (cpu=0:00:03.6, real=0:00:04.0)***
[12/07 19:09:28     55s] exp_mt_sequential is set from setPlaceMode option to 1
[12/07 19:09:28     55s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/07 19:09:28     55s] place_exp_mt_interval set to default 32
[12/07 19:09:28     55s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/07 19:09:29     56s] Iteration  3: Total net bbox = 2.286e+04 (1.11e+04 1.18e+04)
[12/07 19:09:29     56s]               Est.  stn bbox = 2.911e+04 (1.43e+04 1.48e+04)
[12/07 19:09:29     56s]               cpu = 0:00:04.9 real = 0:00:05.0 mem = 2094.7M
[12/07 19:09:36     63s] Iteration  4: Total net bbox = 1.598e+05 (7.78e+04 8.20e+04)
[12/07 19:09:36     63s]               Est.  stn bbox = 2.165e+05 (1.06e+05 1.10e+05)
[12/07 19:09:36     63s]               cpu = 0:00:07.1 real = 0:00:07.0 mem = 2150.8M
[12/07 19:09:36     63s] Iteration  5: Total net bbox = 1.598e+05 (7.78e+04 8.20e+04)
[12/07 19:09:36     63s]               Est.  stn bbox = 2.165e+05 (1.06e+05 1.10e+05)
[12/07 19:09:36     63s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2150.8M
[12/07 19:09:36     63s] OPERPROF:   Finished npPlace at level 2, CPU:12.090, REAL:12.120, MEM:2150.8M, EPOCH TIME: 1701994176.557256
[12/07 19:09:36     63s] OPERPROF: Finished npMain at level 1, CPU:12.200, REAL:13.237, MEM:2150.8M, EPOCH TIME: 1701994176.584819
[12/07 19:09:36     63s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2150.8M, EPOCH TIME: 1701994176.592580
[12/07 19:09:36     63s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:09:36     63s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:2150.8M, EPOCH TIME: 1701994176.596840
[12/07 19:09:36     63s] OPERPROF: Starting npMain at level 1, MEM:2150.8M, EPOCH TIME: 1701994176.599017
[12/07 19:09:36     63s] OPERPROF:   Starting npPlace at level 2, MEM:2150.8M, EPOCH TIME: 1701994176.738691
[12/07 19:09:42     69s] Iteration  6: Total net bbox = 2.170e+05 (1.07e+05 1.10e+05)
[12/07 19:09:42     69s]               Est.  stn bbox = 2.843e+05 (1.41e+05 1.43e+05)
[12/07 19:09:42     69s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 2097.8M
[12/07 19:09:42     69s] OPERPROF:   Finished npPlace at level 2, CPU:5.900, REAL:5.971, MEM:2097.8M, EPOCH TIME: 1701994182.709848
[12/07 19:09:42     69s] OPERPROF: Finished npMain at level 1, CPU:6.070, REAL:6.142, MEM:2097.8M, EPOCH TIME: 1701994182.741138
[12/07 19:09:42     69s] 
[12/07 19:09:42     69s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2097.8M, EPOCH TIME: 1701994182.743052
[12/07 19:09:42     69s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:09:42     69s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.002, MEM:2097.8M, EPOCH TIME: 1701994182.744926
[12/07 19:09:42     69s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2097.8M, EPOCH TIME: 1701994182.745360
[12/07 19:09:42     69s] Starting Early Global Route rough congestion estimation: mem = 2097.8M
[12/07 19:09:42     69s] (I)      ==================== Layers =====================
[12/07 19:09:42     69s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:42     69s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:09:42     69s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:42     69s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:09:42     69s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:09:42     69s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:42     69s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:09:42     69s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:09:42     69s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:09:42     69s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:09:42     69s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:09:42     69s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:09:42     69s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:09:42     69s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:09:42     69s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:09:42     69s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:09:42     69s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:09:42     69s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:09:42     69s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:09:42     69s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:09:42     69s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:42     69s] (I)      Started Import and model ( Curr Mem: 2097.77 MB )
[12/07 19:09:42     69s] (I)      Default pattern map key = filter_top_default.
[12/07 19:09:42     69s] (I)      == Non-default Options ==
[12/07 19:09:42     69s] (I)      Print mode                                         : 2
[12/07 19:09:42     69s] (I)      Stop if highly congested                           : false
[12/07 19:09:42     69s] (I)      Maximum routing layer                              : 11
[12/07 19:09:42     69s] (I)      Assign partition pins                              : false
[12/07 19:09:42     69s] (I)      Support large GCell                                : true
[12/07 19:09:42     69s] (I)      Number of threads                                  : 1
[12/07 19:09:42     69s] (I)      Number of rows per GCell                           : 12
[12/07 19:09:42     69s] (I)      Max num rows per GCell                             : 32
[12/07 19:09:42     69s] (I)      Method to set GCell size                           : row
[12/07 19:09:42     69s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:09:42     69s] (I)      Use row-based GCell size
[12/07 19:09:42     69s] (I)      Use row-based GCell align
[12/07 19:09:42     69s] (I)      layer 0 area = 80000
[12/07 19:09:42     69s] (I)      layer 1 area = 80000
[12/07 19:09:42     69s] (I)      layer 2 area = 80000
[12/07 19:09:42     69s] (I)      layer 3 area = 80000
[12/07 19:09:42     69s] (I)      layer 4 area = 80000
[12/07 19:09:42     69s] (I)      layer 5 area = 80000
[12/07 19:09:42     69s] (I)      layer 6 area = 80000
[12/07 19:09:42     69s] (I)      layer 7 area = 80000
[12/07 19:09:42     69s] (I)      layer 8 area = 80000
[12/07 19:09:42     69s] (I)      layer 9 area = 400000
[12/07 19:09:42     69s] (I)      layer 10 area = 400000
[12/07 19:09:42     69s] (I)      GCell unit size   : 3420
[12/07 19:09:42     69s] (I)      GCell multiplier  : 12
[12/07 19:09:42     69s] (I)      GCell row height  : 3420
[12/07 19:09:42     69s] (I)      Actual row height : 3420
[12/07 19:09:42     69s] (I)      GCell align ref   : 40000 40280
[12/07 19:09:42     69s] [NR-eGR] Track table information for default rule: 
[12/07 19:09:42     69s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:09:42     69s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:09:42     69s] (I)      ==================== Default via =====================
[12/07 19:09:42     69s] (I)      +----+------------------+----------------------------+
[12/07 19:09:42     69s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:09:42     69s] (I)      +----+------------------+----------------------------+
[12/07 19:09:42     69s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:09:42     69s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:09:42     69s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:09:42     69s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:09:42     69s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:09:42     69s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:09:42     69s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:09:42     69s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:09:42     69s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:09:42     69s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:09:42     69s] (I)      +----+------------------+----------------------------+
[12/07 19:09:42     69s] [NR-eGR] Read 43156 PG shapes
[12/07 19:09:42     69s] [NR-eGR] Read 0 clock shapes
[12/07 19:09:42     69s] [NR-eGR] Read 0 other shapes
[12/07 19:09:42     69s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:09:42     69s] [NR-eGR] #Instance Blockages : 0
[12/07 19:09:42     69s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:09:42     69s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:09:42     69s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:09:42     69s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:09:42     69s] [NR-eGR] #Other Blockages    : 0
[12/07 19:09:42     69s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:09:42     69s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:09:42     69s] [NR-eGR] Read 31777 nets ( ignored 0 )
[12/07 19:09:42     69s] (I)      early_global_route_priority property id does not exist.
[12/07 19:09:42     69s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:09:42     69s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:09:42     69s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:09:42     69s] (I)      Number of ignored nets                =      0
[12/07 19:09:42     69s] (I)      Number of connected nets              =      0
[12/07 19:09:42     69s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:09:42     69s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:09:42     69s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:09:42     69s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:09:42     69s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:09:42     69s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:09:42     69s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:09:42     69s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:09:42     69s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:09:42     69s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:09:42     69s] (I)      Ndr track 0 does not exist
[12/07 19:09:42     69s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:09:42     69s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:09:42     69s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:09:42     69s] (I)      Site width          :   400  (dbu)
[12/07 19:09:42     69s] (I)      Row height          :  3420  (dbu)
[12/07 19:09:42     69s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:09:42     69s] (I)      GCell width         : 41040  (dbu)
[12/07 19:09:42     69s] (I)      GCell height        : 41040  (dbu)
[12/07 19:09:42     69s] (I)      Grid                :    18    18    11
[12/07 19:09:42     69s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:09:42     69s] (I)      Vertical capacity   :     0 41040     0 41040     0 41040     0 41040     0 41040     0
[12/07 19:09:42     69s] (I)      Horizontal capacity :     0     0 41040     0 41040     0 41040     0 41040     0 41040
[12/07 19:09:42     69s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:09:42     69s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:09:42     69s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:09:42     69s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:09:42     69s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:09:42     69s] (I)      Num tracks per GCell: 171.00 102.60 108.00 102.60 108.00 102.60 108.00 102.60 108.00 41.04 43.20
[12/07 19:09:42     69s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:09:42     69s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:09:42     69s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:09:42     69s] (I)      --------------------------------------------------------
[12/07 19:09:42     69s] 
[12/07 19:09:42     69s] [NR-eGR] ============ Routing rule table ============
[12/07 19:09:42     69s] [NR-eGR] Rule id: 0  Nets: 31777
[12/07 19:09:42     69s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:09:42     69s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:09:42     69s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:09:42     69s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:09:42     69s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:09:42     69s] [NR-eGR] ========================================
[12/07 19:09:42     69s] [NR-eGR] 
[12/07 19:09:42     69s] (I)      =============== Blocked Tracks ===============
[12/07 19:09:42     69s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:42     69s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:09:42     69s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:42     69s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:09:42     69s] (I)      |     2 |   31878 |     7820 |        24.53% |
[12/07 19:09:42     69s] (I)      |     3 |   33462 |     6256 |        18.70% |
[12/07 19:09:42     69s] (I)      |     4 |   31878 |     7820 |        24.53% |
[12/07 19:09:42     69s] (I)      |     5 |   33462 |     6256 |        18.70% |
[12/07 19:09:42     69s] (I)      |     6 |   31878 |     7820 |        24.53% |
[12/07 19:09:42     69s] (I)      |     7 |   33462 |     6256 |        18.70% |
[12/07 19:09:42     69s] (I)      |     8 |   31878 |     9010 |        28.26% |
[12/07 19:09:42     69s] (I)      |     9 |   33462 |    10064 |        30.08% |
[12/07 19:09:42     69s] (I)      |    10 |   12726 |        0 |         0.00% |
[12/07 19:09:42     69s] (I)      |    11 |   13374 |        0 |         0.00% |
[12/07 19:09:42     69s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:42     69s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2097.77 MB )
[12/07 19:09:42     69s] (I)      Reset routing kernel
[12/07 19:09:42     69s] (I)      numLocalWires=95456  numGlobalNetBranches=19457  numLocalNetBranches=28341
[12/07 19:09:42     69s] (I)      totalPins=91625  totalGlobalPin=19449 (21.23%)
[12/07 19:09:42     69s] (I)      total 2D Cap : 260295 = (132519 H, 127776 V)
[12/07 19:09:42     69s] (I)      
[12/07 19:09:42     69s] (I)      ============  Phase 1a Route ============
[12/07 19:09:42     69s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 19:09:42     69s] (I)      Usage: 13819 = (6920 H, 6899 V) = (5.22% H, 5.40% V) = (1.420e+05um H, 1.416e+05um V)
[12/07 19:09:42     69s] (I)      
[12/07 19:09:42     69s] (I)      ============  Phase 1b Route ============
[12/07 19:09:42     69s] (I)      Usage: 13819 = (6920 H, 6899 V) = (5.22% H, 5.40% V) = (1.420e+05um H, 1.416e+05um V)
[12/07 19:09:42     69s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 19:09:42     69s] 
[12/07 19:09:42     69s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:09:42     69s] Finished Early Global Route rough congestion estimation: mem = 2097.8M
[12/07 19:09:42     69s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.146, MEM:2097.8M, EPOCH TIME: 1701994182.890932
[12/07 19:09:42     69s] earlyGlobalRoute rough estimation gcell size 12 row height
[12/07 19:09:42     69s] OPERPROF: Starting CDPad at level 1, MEM:2097.8M, EPOCH TIME: 1701994182.891550
[12/07 19:09:42     69s] CDPadU 0.825 -> 0.825. R=0.699, N=23516, GS=20.520
[12/07 19:09:42     69s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.060, MEM:2097.8M, EPOCH TIME: 1701994182.952048
[12/07 19:09:42     69s] OPERPROF: Starting npMain at level 1, MEM:2097.8M, EPOCH TIME: 1701994182.953991
[12/07 19:09:43     70s] OPERPROF:   Starting npPlace at level 2, MEM:2097.8M, EPOCH TIME: 1701994183.091039
[12/07 19:09:43     70s] OPERPROF:   Finished npPlace at level 2, CPU:0.150, REAL:0.149, MEM:2100.1M, EPOCH TIME: 1701994183.239640
[12/07 19:09:43     70s] OPERPROF: Finished npMain at level 1, CPU:0.310, REAL:0.316, MEM:2100.1M, EPOCH TIME: 1701994183.270274
[12/07 19:09:43     70s] Global placement CDP skipped at cutLevel 7.
[12/07 19:09:43     70s] Iteration  7: Total net bbox = 2.311e+05 (1.20e+05 1.11e+05)
[12/07 19:09:43     70s]               Est.  stn bbox = 2.990e+05 (1.55e+05 1.44e+05)
[12/07 19:09:43     70s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2100.1M
[12/07 19:09:43     70s] Iteration  8: Total net bbox = 2.311e+05 (1.20e+05 1.11e+05)
[12/07 19:09:43     70s]               Est.  stn bbox = 2.990e+05 (1.55e+05 1.44e+05)
[12/07 19:09:43     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2100.1M
[12/07 19:09:43     70s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2100.1M, EPOCH TIME: 1701994183.323940
[12/07 19:09:43     70s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:09:43     70s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.002, MEM:2100.1M, EPOCH TIME: 1701994183.326156
[12/07 19:09:43     70s] OPERPROF: Starting npMain at level 1, MEM:2100.1M, EPOCH TIME: 1701994183.328502
[12/07 19:09:43     70s] OPERPROF:   Starting npPlace at level 2, MEM:2100.1M, EPOCH TIME: 1701994183.464567
[12/07 19:09:49     76s] OPERPROF:   Finished npPlace at level 2, CPU:5.860, REAL:5.922, MEM:2090.2M, EPOCH TIME: 1701994189.386950
[12/07 19:09:49     76s] OPERPROF: Finished npMain at level 1, CPU:6.020, REAL:6.089, MEM:2090.2M, EPOCH TIME: 1701994189.417799
[12/07 19:09:49     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2090.2M, EPOCH TIME: 1701994189.419882
[12/07 19:09:49     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:09:49     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2090.2M, EPOCH TIME: 1701994189.421692
[12/07 19:09:49     76s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2090.2M, EPOCH TIME: 1701994189.422118
[12/07 19:09:49     76s] Starting Early Global Route rough congestion estimation: mem = 2090.2M
[12/07 19:09:49     76s] (I)      ==================== Layers =====================
[12/07 19:09:49     76s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:49     76s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:09:49     76s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:49     76s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:09:49     76s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:09:49     76s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:49     76s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:09:49     76s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:09:49     76s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:09:49     76s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:09:49     76s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:09:49     76s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:09:49     76s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:09:49     76s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:09:49     76s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:09:49     76s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:09:49     76s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:09:49     76s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:09:49     76s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:09:49     76s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:09:49     76s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:49     76s] (I)      Started Import and model ( Curr Mem: 2090.23 MB )
[12/07 19:09:49     76s] (I)      Default pattern map key = filter_top_default.
[12/07 19:09:49     76s] (I)      == Non-default Options ==
[12/07 19:09:49     76s] (I)      Print mode                                         : 2
[12/07 19:09:49     76s] (I)      Stop if highly congested                           : false
[12/07 19:09:49     76s] (I)      Maximum routing layer                              : 11
[12/07 19:09:49     76s] (I)      Assign partition pins                              : false
[12/07 19:09:49     76s] (I)      Support large GCell                                : true
[12/07 19:09:49     76s] (I)      Number of threads                                  : 1
[12/07 19:09:49     76s] (I)      Number of rows per GCell                           : 6
[12/07 19:09:49     76s] (I)      Max num rows per GCell                             : 32
[12/07 19:09:49     76s] (I)      Method to set GCell size                           : row
[12/07 19:09:49     76s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:09:49     76s] (I)      Use row-based GCell size
[12/07 19:09:49     76s] (I)      Use row-based GCell align
[12/07 19:09:49     76s] (I)      layer 0 area = 80000
[12/07 19:09:49     76s] (I)      layer 1 area = 80000
[12/07 19:09:49     76s] (I)      layer 2 area = 80000
[12/07 19:09:49     76s] (I)      layer 3 area = 80000
[12/07 19:09:49     76s] (I)      layer 4 area = 80000
[12/07 19:09:49     76s] (I)      layer 5 area = 80000
[12/07 19:09:49     76s] (I)      layer 6 area = 80000
[12/07 19:09:49     76s] (I)      layer 7 area = 80000
[12/07 19:09:49     76s] (I)      layer 8 area = 80000
[12/07 19:09:49     76s] (I)      layer 9 area = 400000
[12/07 19:09:49     76s] (I)      layer 10 area = 400000
[12/07 19:09:49     76s] (I)      GCell unit size   : 3420
[12/07 19:09:49     76s] (I)      GCell multiplier  : 6
[12/07 19:09:49     76s] (I)      GCell row height  : 3420
[12/07 19:09:49     76s] (I)      Actual row height : 3420
[12/07 19:09:49     76s] (I)      GCell align ref   : 40000 40280
[12/07 19:09:49     76s] [NR-eGR] Track table information for default rule: 
[12/07 19:09:49     76s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:09:49     76s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:09:49     76s] (I)      ==================== Default via =====================
[12/07 19:09:49     76s] (I)      +----+------------------+----------------------------+
[12/07 19:09:49     76s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:09:49     76s] (I)      +----+------------------+----------------------------+
[12/07 19:09:49     76s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:09:49     76s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:09:49     76s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:09:49     76s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:09:49     76s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:09:49     76s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:09:49     76s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:09:49     76s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:09:49     76s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:09:49     76s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:09:49     76s] (I)      +----+------------------+----------------------------+
[12/07 19:09:49     76s] [NR-eGR] Read 43156 PG shapes
[12/07 19:09:49     76s] [NR-eGR] Read 0 clock shapes
[12/07 19:09:49     76s] [NR-eGR] Read 0 other shapes
[12/07 19:09:49     76s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:09:49     76s] [NR-eGR] #Instance Blockages : 0
[12/07 19:09:49     76s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:09:49     76s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:09:49     76s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:09:49     76s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:09:49     76s] [NR-eGR] #Other Blockages    : 0
[12/07 19:09:49     76s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:09:49     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:09:49     76s] [NR-eGR] Read 31777 nets ( ignored 0 )
[12/07 19:09:49     76s] (I)      early_global_route_priority property id does not exist.
[12/07 19:09:49     76s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:09:49     76s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:09:49     76s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:09:49     76s] (I)      Number of ignored nets                =      0
[12/07 19:09:49     76s] (I)      Number of connected nets              =      0
[12/07 19:09:49     76s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:09:49     76s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:09:49     76s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:09:49     76s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:09:49     76s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:09:49     76s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:09:49     76s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:09:49     76s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:09:49     76s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:09:49     76s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:09:49     76s] (I)      Ndr track 0 does not exist
[12/07 19:09:49     76s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:09:49     76s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:09:49     76s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:09:49     76s] (I)      Site width          :   400  (dbu)
[12/07 19:09:49     76s] (I)      Row height          :  3420  (dbu)
[12/07 19:09:49     76s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:09:49     76s] (I)      GCell width         : 20520  (dbu)
[12/07 19:09:49     76s] (I)      GCell height        : 20520  (dbu)
[12/07 19:09:49     76s] (I)      Grid                :    35    35    11
[12/07 19:09:49     76s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:09:49     76s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[12/07 19:09:49     76s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[12/07 19:09:49     76s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:09:49     76s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:09:49     76s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:09:49     76s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:09:49     76s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:09:49     76s] (I)      Num tracks per GCell: 85.50 51.30 54.00 51.30 54.00 51.30 54.00 51.30 54.00 20.52 21.60
[12/07 19:09:49     76s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:09:49     76s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:09:49     76s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:09:49     76s] (I)      --------------------------------------------------------
[12/07 19:09:49     76s] 
[12/07 19:09:49     76s] [NR-eGR] ============ Routing rule table ============
[12/07 19:09:49     76s] [NR-eGR] Rule id: 0  Nets: 31777
[12/07 19:09:49     76s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:09:49     76s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:09:49     76s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:09:49     76s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:09:49     76s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:09:49     76s] [NR-eGR] ========================================
[12/07 19:09:49     76s] [NR-eGR] 
[12/07 19:09:49     76s] (I)      =============== Blocked Tracks ===============
[12/07 19:09:49     76s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:49     76s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:09:49     76s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:49     76s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:09:49     76s] (I)      |     2 |   61985 |    14720 |        23.75% |
[12/07 19:09:49     76s] (I)      |     3 |   65065 |     7544 |        11.59% |
[12/07 19:09:49     76s] (I)      |     4 |   61985 |    14720 |        23.75% |
[12/07 19:09:49     76s] (I)      |     5 |   65065 |     7544 |        11.59% |
[12/07 19:09:49     76s] (I)      |     6 |   61985 |    14720 |        23.75% |
[12/07 19:09:49     76s] (I)      |     7 |   65065 |     7544 |        11.59% |
[12/07 19:09:49     76s] (I)      |     8 |   61985 |    18020 |        29.07% |
[12/07 19:09:49     76s] (I)      |     9 |   65065 |    20128 |        30.94% |
[12/07 19:09:49     76s] (I)      |    10 |   24745 |        0 |         0.00% |
[12/07 19:09:49     76s] (I)      |    11 |   26005 |        0 |         0.00% |
[12/07 19:09:49     76s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:49     76s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2090.23 MB )
[12/07 19:09:49     76s] (I)      Reset routing kernel
[12/07 19:09:49     76s] (I)      numLocalWires=70284  numGlobalNetBranches=14437  numLocalNetBranches=20774
[12/07 19:09:49     76s] (I)      totalPins=91625  totalGlobalPin=37829 (41.29%)
[12/07 19:09:49     76s] (I)      total 2D Cap : 504811 = (256994 H, 247817 V)
[12/07 19:09:49     76s] (I)      
[12/07 19:09:49     76s] (I)      ============  Phase 1a Route ============
[12/07 19:09:49     76s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 19:09:49     76s] (I)      Usage: 31992 = (16170 H, 15822 V) = (6.29% H, 6.38% V) = (1.659e+05um H, 1.623e+05um V)
[12/07 19:09:49     76s] (I)      
[12/07 19:09:49     76s] (I)      ============  Phase 1b Route ============
[12/07 19:09:49     76s] (I)      Usage: 31992 = (16170 H, 15822 V) = (6.29% H, 6.38% V) = (1.659e+05um H, 1.623e+05um V)
[12/07 19:09:49     76s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 19:09:49     76s] 
[12/07 19:09:49     76s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:09:49     76s] Finished Early Global Route rough congestion estimation: mem = 2090.2M
[12/07 19:09:49     76s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.160, REAL:0.157, MEM:2090.2M, EPOCH TIME: 1701994189.579136
[12/07 19:09:49     76s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/07 19:09:49     76s] OPERPROF: Starting CDPad at level 1, MEM:2090.2M, EPOCH TIME: 1701994189.579744
[12/07 19:09:49     76s] CDPadU 0.825 -> 0.825. R=0.699, N=23516, GS=10.260
[12/07 19:09:49     76s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.067, MEM:2090.2M, EPOCH TIME: 1701994189.647100
[12/07 19:09:49     76s] OPERPROF: Starting npMain at level 1, MEM:2090.2M, EPOCH TIME: 1701994189.649049
[12/07 19:09:49     76s] OPERPROF:   Starting npPlace at level 2, MEM:2090.2M, EPOCH TIME: 1701994189.785168
[12/07 19:09:49     76s] OPERPROF:   Finished npPlace at level 2, CPU:0.160, REAL:0.153, MEM:2092.8M, EPOCH TIME: 1701994189.937789
[12/07 19:09:49     76s] OPERPROF: Finished npMain at level 1, CPU:0.320, REAL:0.319, MEM:2092.8M, EPOCH TIME: 1701994189.968385
[12/07 19:09:49     76s] Global placement CDP skipped at cutLevel 9.
[12/07 19:09:49     76s] Iteration  9: Total net bbox = 2.538e+05 (1.31e+05 1.23e+05)
[12/07 19:09:49     76s]               Est.  stn bbox = 3.260e+05 (1.68e+05 1.58e+05)
[12/07 19:09:49     76s]               cpu = 0:00:06.6 real = 0:00:06.0 mem = 2092.8M
[12/07 19:09:50     76s] Iteration 10: Total net bbox = 2.538e+05 (1.31e+05 1.23e+05)
[12/07 19:09:50     76s]               Est.  stn bbox = 3.260e+05 (1.68e+05 1.58e+05)
[12/07 19:09:50     76s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 2092.8M
[12/07 19:09:50     76s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2092.8M, EPOCH TIME: 1701994190.023910
[12/07 19:09:50     76s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:09:50     76s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.002, MEM:2092.8M, EPOCH TIME: 1701994190.026290
[12/07 19:09:50     76s] OPERPROF: Starting npMain at level 1, MEM:2092.8M, EPOCH TIME: 1701994190.028615
[12/07 19:09:50     77s] OPERPROF:   Starting npPlace at level 2, MEM:2092.8M, EPOCH TIME: 1701994190.161647
[12/07 19:09:52     79s] OPERPROF:   Finished npPlace at level 2, CPU:2.510, REAL:2.546, MEM:2092.9M, EPOCH TIME: 1701994192.707603
[12/07 19:09:52     79s] OPERPROF: Finished npMain at level 1, CPU:2.670, REAL:2.711, MEM:2092.9M, EPOCH TIME: 1701994192.739784
[12/07 19:09:52     79s] Legalizing MH Cells... 0 / 0 (level 6)
[12/07 19:09:52     79s] No instances found in the vector
[12/07 19:09:52     79s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2092.9M, DRC: 0)
[12/07 19:09:52     79s] 0 (out of 0) MH cells were successfully legalized.
[12/07 19:09:52     79s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2092.9M, EPOCH TIME: 1701994192.743077
[12/07 19:09:52     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:09:52     79s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2092.9M, EPOCH TIME: 1701994192.744854
[12/07 19:09:52     79s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2092.9M, EPOCH TIME: 1701994192.745293
[12/07 19:09:52     79s] Starting Early Global Route rough congestion estimation: mem = 2092.9M
[12/07 19:09:52     79s] (I)      ==================== Layers =====================
[12/07 19:09:52     79s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:52     79s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:09:52     79s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:52     79s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:09:52     79s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:09:52     79s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:52     79s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:09:52     79s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:09:52     79s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:09:52     79s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:09:52     79s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:09:52     79s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:09:52     79s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:09:52     79s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:09:52     79s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:09:52     79s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:09:52     79s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:09:52     79s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:09:52     79s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:09:52     79s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:09:52     79s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:09:52     79s] (I)      Started Import and model ( Curr Mem: 2092.95 MB )
[12/07 19:09:52     79s] (I)      Default pattern map key = filter_top_default.
[12/07 19:09:52     79s] (I)      == Non-default Options ==
[12/07 19:09:52     79s] (I)      Print mode                                         : 2
[12/07 19:09:52     79s] (I)      Stop if highly congested                           : false
[12/07 19:09:52     79s] (I)      Maximum routing layer                              : 11
[12/07 19:09:52     79s] (I)      Assign partition pins                              : false
[12/07 19:09:52     79s] (I)      Support large GCell                                : true
[12/07 19:09:52     79s] (I)      Number of threads                                  : 1
[12/07 19:09:52     79s] (I)      Number of rows per GCell                           : 3
[12/07 19:09:52     79s] (I)      Max num rows per GCell                             : 32
[12/07 19:09:52     79s] (I)      Method to set GCell size                           : row
[12/07 19:09:52     79s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:09:52     79s] (I)      Use row-based GCell size
[12/07 19:09:52     79s] (I)      Use row-based GCell align
[12/07 19:09:52     79s] (I)      layer 0 area = 80000
[12/07 19:09:52     79s] (I)      layer 1 area = 80000
[12/07 19:09:52     79s] (I)      layer 2 area = 80000
[12/07 19:09:52     79s] (I)      layer 3 area = 80000
[12/07 19:09:52     79s] (I)      layer 4 area = 80000
[12/07 19:09:52     79s] (I)      layer 5 area = 80000
[12/07 19:09:52     79s] (I)      layer 6 area = 80000
[12/07 19:09:52     79s] (I)      layer 7 area = 80000
[12/07 19:09:52     79s] (I)      layer 8 area = 80000
[12/07 19:09:52     79s] (I)      layer 9 area = 400000
[12/07 19:09:52     79s] (I)      layer 10 area = 400000
[12/07 19:09:52     79s] (I)      GCell unit size   : 3420
[12/07 19:09:52     79s] (I)      GCell multiplier  : 3
[12/07 19:09:52     79s] (I)      GCell row height  : 3420
[12/07 19:09:52     79s] (I)      Actual row height : 3420
[12/07 19:09:52     79s] (I)      GCell align ref   : 40000 40280
[12/07 19:09:52     79s] [NR-eGR] Track table information for default rule: 
[12/07 19:09:52     79s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:09:52     79s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:09:52     79s] (I)      ==================== Default via =====================
[12/07 19:09:52     79s] (I)      +----+------------------+----------------------------+
[12/07 19:09:52     79s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:09:52     79s] (I)      +----+------------------+----------------------------+
[12/07 19:09:52     79s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:09:52     79s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:09:52     79s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:09:52     79s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:09:52     79s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:09:52     79s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:09:52     79s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:09:52     79s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:09:52     79s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:09:52     79s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:09:52     79s] (I)      +----+------------------+----------------------------+
[12/07 19:09:52     79s] [NR-eGR] Read 43156 PG shapes
[12/07 19:09:52     79s] [NR-eGR] Read 0 clock shapes
[12/07 19:09:52     79s] [NR-eGR] Read 0 other shapes
[12/07 19:09:52     79s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:09:52     79s] [NR-eGR] #Instance Blockages : 0
[12/07 19:09:52     79s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:09:52     79s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:09:52     79s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:09:52     79s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:09:52     79s] [NR-eGR] #Other Blockages    : 0
[12/07 19:09:52     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:09:52     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:09:52     79s] [NR-eGR] Read 31777 nets ( ignored 0 )
[12/07 19:09:52     79s] (I)      early_global_route_priority property id does not exist.
[12/07 19:09:52     79s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:09:52     79s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:09:52     79s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:09:52     79s] (I)      Number of ignored nets                =      0
[12/07 19:09:52     79s] (I)      Number of connected nets              =      0
[12/07 19:09:52     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:09:52     79s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:09:52     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:09:52     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:09:52     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:09:52     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:09:52     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:09:52     79s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:09:52     79s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:09:52     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:09:52     79s] (I)      Ndr track 0 does not exist
[12/07 19:09:52     79s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:09:52     79s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:09:52     79s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:09:52     79s] (I)      Site width          :   400  (dbu)
[12/07 19:09:52     79s] (I)      Row height          :  3420  (dbu)
[12/07 19:09:52     79s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:09:52     79s] (I)      GCell width         : 10260  (dbu)
[12/07 19:09:52     79s] (I)      GCell height        : 10260  (dbu)
[12/07 19:09:52     79s] (I)      Grid                :    69    69    11
[12/07 19:09:52     79s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:09:52     79s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[12/07 19:09:52     79s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[12/07 19:09:52     79s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:09:52     79s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:09:52     79s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:09:52     79s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:09:52     79s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:09:52     79s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[12/07 19:09:52     79s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:09:52     79s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:09:52     79s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:09:52     79s] (I)      --------------------------------------------------------
[12/07 19:09:52     79s] 
[12/07 19:09:52     79s] [NR-eGR] ============ Routing rule table ============
[12/07 19:09:52     79s] [NR-eGR] Rule id: 0  Nets: 31777
[12/07 19:09:52     79s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:09:52     79s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:09:52     79s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:09:52     79s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:09:52     79s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:09:52     79s] [NR-eGR] ========================================
[12/07 19:09:52     79s] [NR-eGR] 
[12/07 19:09:52     79s] (I)      =============== Blocked Tracks ===============
[12/07 19:09:52     79s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:52     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:09:52     79s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:52     79s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:09:52     79s] (I)      |     2 |  122199 |    28520 |        23.34% |
[12/07 19:09:52     79s] (I)      |     3 |  128271 |     9384 |         7.32% |
[12/07 19:09:52     79s] (I)      |     4 |  122199 |    28520 |        23.34% |
[12/07 19:09:52     79s] (I)      |     5 |  128271 |     9384 |         7.32% |
[12/07 19:09:52     79s] (I)      |     6 |  122199 |    28520 |        23.34% |
[12/07 19:09:52     79s] (I)      |     7 |  128271 |     9384 |         7.32% |
[12/07 19:09:52     79s] (I)      |     8 |  122199 |    35496 |        29.05% |
[12/07 19:09:52     79s] (I)      |     9 |  128271 |    39648 |        30.91% |
[12/07 19:09:52     79s] (I)      |    10 |   48783 |        0 |         0.00% |
[12/07 19:09:52     79s] (I)      |    11 |   51267 |        0 |         0.00% |
[12/07 19:09:52     79s] (I)      +-------+---------+----------+---------------+
[12/07 19:09:52     79s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 2092.95 MB )
[12/07 19:09:52     79s] (I)      Reset routing kernel
[12/07 19:09:52     79s] (I)      numLocalWires=42564  numGlobalNetBranches=8725  numLocalNetBranches=12606
[12/07 19:09:52     79s] (I)      totalPins=91625  totalGlobalPin=58665 (64.03%)
[12/07 19:09:52     79s] (I)      total 2D Cap : 994333 = (506695 H, 487638 V)
[12/07 19:09:52     79s] (I)      
[12/07 19:09:52     79s] (I)      ============  Phase 1a Route ============
[12/07 19:09:52     79s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 19:09:52     79s] (I)      Usage: 65764 = (33314 H, 32450 V) = (6.57% H, 6.65% V) = (1.709e+05um H, 1.665e+05um V)
[12/07 19:09:52     79s] (I)      
[12/07 19:09:52     79s] (I)      ============  Phase 1b Route ============
[12/07 19:09:52     79s] (I)      Usage: 65764 = (33314 H, 32450 V) = (6.57% H, 6.65% V) = (1.709e+05um H, 1.665e+05um V)
[12/07 19:09:52     79s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 19:09:52     79s] 
[12/07 19:09:52     79s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:09:52     79s] Finished Early Global Route rough congestion estimation: mem = 2092.9M
[12/07 19:09:52     79s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.182, MEM:2092.9M, EPOCH TIME: 1701994192.927549
[12/07 19:09:52     79s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/07 19:09:52     79s] OPERPROF: Starting CDPad at level 1, MEM:2092.9M, EPOCH TIME: 1701994192.928168
[12/07 19:09:52     79s] CDPadU 0.825 -> 0.827. R=0.699, N=23516, GS=5.130
[12/07 19:09:53     79s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.076, MEM:2092.9M, EPOCH TIME: 1701994193.003966
[12/07 19:09:53     79s] OPERPROF: Starting npMain at level 1, MEM:2092.9M, EPOCH TIME: 1701994193.005906
[12/07 19:09:53     80s] OPERPROF:   Starting npPlace at level 2, MEM:2092.9M, EPOCH TIME: 1701994193.143203
[12/07 19:09:53     80s] OPERPROF:   Finished npPlace at level 2, CPU:0.150, REAL:0.152, MEM:2098.6M, EPOCH TIME: 1701994193.295582
[12/07 19:09:53     80s] OPERPROF: Finished npMain at level 1, CPU:0.320, REAL:0.320, MEM:2098.6M, EPOCH TIME: 1701994193.326056
[12/07 19:09:53     80s] Global placement CDP skipped at cutLevel 11.
[12/07 19:09:53     80s] Iteration 11: Total net bbox = 2.599e+05 (1.34e+05 1.26e+05)
[12/07 19:09:53     80s]               Est.  stn bbox = 3.321e+05 (1.71e+05 1.61e+05)
[12/07 19:09:53     80s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 2098.6M
[12/07 19:09:53     80s] Iteration 12: Total net bbox = 2.599e+05 (1.34e+05 1.26e+05)
[12/07 19:09:53     80s]               Est.  stn bbox = 3.321e+05 (1.71e+05 1.61e+05)
[12/07 19:09:53     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2098.6M
[12/07 19:09:53     80s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2098.6M, EPOCH TIME: 1701994193.382749
[12/07 19:09:53     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:09:53     80s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2098.6M, EPOCH TIME: 1701994193.385069
[12/07 19:09:53     80s] Legalizing MH Cells... 0 / 0 (level 9)
[12/07 19:09:53     80s] No instances found in the vector
[12/07 19:09:53     80s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2098.6M, DRC: 0)
[12/07 19:09:53     80s] 0 (out of 0) MH cells were successfully legalized.
[12/07 19:09:53     80s] OPERPROF: Starting npMain at level 1, MEM:2098.6M, EPOCH TIME: 1701994193.387050
[12/07 19:09:53     80s] OPERPROF:   Starting npPlace at level 2, MEM:2098.6M, EPOCH TIME: 1701994193.522085
[12/07 19:10:01     88s] GP RA stats: MHOnly 0 nrInst 23516 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/07 19:10:03     90s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2139.7M, EPOCH TIME: 1701994203.832461
[12/07 19:10:03     90s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2141.7M, EPOCH TIME: 1701994203.832752
[12/07 19:10:03     90s] OPERPROF:   Finished npPlace at level 2, CPU:10.260, REAL:10.313, MEM:2125.7M, EPOCH TIME: 1701994203.835115
[12/07 19:10:03     90s] OPERPROF: Finished npMain at level 1, CPU:10.430, REAL:10.480, MEM:2109.6M, EPOCH TIME: 1701994203.867182
[12/07 19:10:03     90s] Iteration 13: Total net bbox = 2.680e+05 (1.37e+05 1.31e+05)
[12/07 19:10:03     90s]               Est.  stn bbox = 3.371e+05 (1.72e+05 1.65e+05)
[12/07 19:10:03     90s]               cpu = 0:00:10.5 real = 0:00:10.0 mem = 2109.6M
[12/07 19:10:03     90s] [adp] clock
[12/07 19:10:03     90s] [adp] weight, nr nets, wire length
[12/07 19:10:03     90s] [adp]      0        1  644.386000
[12/07 19:10:03     90s] [adp] data
[12/07 19:10:03     90s] [adp] weight, nr nets, wire length
[12/07 19:10:03     90s] [adp]      0    31776  267341.843500
[12/07 19:10:03     90s] [adp] 0.000000|0.000000|0.000000
[12/07 19:10:03     90s] Clear WL Bound Manager after Global Placement... 
[12/07 19:10:03     90s] Iteration 14: Total net bbox = 2.680e+05 (1.37e+05 1.31e+05)
[12/07 19:10:03     90s]               Est.  stn bbox = 3.371e+05 (1.72e+05 1.65e+05)
[12/07 19:10:03     90s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2109.6M
[12/07 19:10:03     90s] Finished Global Placement (cpu=0:00:39.3, real=0:00:40.0, mem=2109.6M)
[12/07 19:10:03     90s] Keep Tdgp Graph and DB for later use
[12/07 19:10:03     90s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[12/07 19:10:03     90s] Saved padding area to DB
[12/07 19:10:03     90s] All LLGs are deleted
[12/07 19:10:03     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:03     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:03     90s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2109.6M, EPOCH TIME: 1701994203.946663
[12/07 19:10:03     90s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2109.6M, EPOCH TIME: 1701994203.946854
[12/07 19:10:03     90s] Solver runtime cpu: 0:00:29.4 real: 0:00:29.6
[12/07 19:10:03     90s] Core Placement runtime cpu: 0:00:38.3 real: 0:00:38.0
[12/07 19:10:03     90s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2109.6M, EPOCH TIME: 1701994203.948554
[12/07 19:10:03     90s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2109.6M, EPOCH TIME: 1701994203.948659
[12/07 19:10:03     90s] Processing tracks to init pin-track alignment.
[12/07 19:10:03     90s] z: 2, totalTracks: 1
[12/07 19:10:03     90s] z: 4, totalTracks: 1
[12/07 19:10:03     90s] z: 6, totalTracks: 1
[12/07 19:10:03     90s] z: 8, totalTracks: 1
[12/07 19:10:03     90s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:03     90s] All LLGs are deleted
[12/07 19:10:03     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:03     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:03     90s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2109.6M, EPOCH TIME: 1701994203.958473
[12/07 19:10:03     90s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2109.6M, EPOCH TIME: 1701994203.958604
[12/07 19:10:03     90s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2109.6M, EPOCH TIME: 1701994203.963324
[12/07 19:10:03     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:03     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:03     90s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2109.6M, EPOCH TIME: 1701994203.965017
[12/07 19:10:03     90s] Max number of tech site patterns supported in site array is 256.
[12/07 19:10:03     90s] Core basic site is CoreSite
[12/07 19:10:03     90s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2109.6M, EPOCH TIME: 1701994203.985802
[12/07 19:10:03     90s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:10:03     90s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:10:03     90s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.005, MEM:2109.6M, EPOCH TIME: 1701994203.990426
[12/07 19:10:03     90s] Fast DP-INIT is on for default
[12/07 19:10:03     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:10:03     90s] Atter site array init, number of instance map data is 0.
[12/07 19:10:03     90s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.030, MEM:2109.6M, EPOCH TIME: 1701994203.994950
[12/07 19:10:03     90s] 
[12/07 19:10:03     90s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:03     90s] OPERPROF:       Starting CMU at level 4, MEM:2109.6M, EPOCH TIME: 1701994203.997792
[12/07 19:10:04     90s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2109.6M, EPOCH TIME: 1701994204.000017
[12/07 19:10:04     90s] 
[12/07 19:10:04     90s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:04     90s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:2109.6M, EPOCH TIME: 1701994204.002400
[12/07 19:10:04     90s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2109.6M, EPOCH TIME: 1701994204.002472
[12/07 19:10:04     90s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2109.6M, EPOCH TIME: 1701994204.002835
[12/07 19:10:04     90s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2109.6MB).
[12/07 19:10:04     90s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.062, MEM:2109.6M, EPOCH TIME: 1701994204.010204
[12/07 19:10:04     90s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.062, MEM:2109.6M, EPOCH TIME: 1701994204.010291
[12/07 19:10:04     90s] TDRefine: refinePlace mode is spiral
[12/07 19:10:04     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.1
[12/07 19:10:04     90s] OPERPROF: Starting RefinePlace at level 1, MEM:2109.6M, EPOCH TIME: 1701994204.010418
[12/07 19:10:04     90s] *** Starting place_detail (0:01:31 mem=2109.6M) ***
[12/07 19:10:04     90s] 
[12/07 19:10:04     90s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:04     90s] Total net bbox length = 2.680e+05 (1.371e+05 1.309e+05) (ext = 2.246e+03)
[12/07 19:10:04     90s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:10:04     90s] (I)      Default pattern map key = filter_top_default.
[12/07 19:10:04     90s] (I)      Default pattern map key = filter_top_default.
[12/07 19:10:04     90s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2109.6M, EPOCH TIME: 1701994204.041347
[12/07 19:10:04     90s] Starting refinePlace ...
[12/07 19:10:04     90s] (I)      Default pattern map key = filter_top_default.
[12/07 19:10:04     90s] (I)      Default pattern map key = filter_top_default.
[12/07 19:10:04     90s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2109.6M, EPOCH TIME: 1701994204.083212
[12/07 19:10:04     90s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:10:04     90s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2109.6M, EPOCH TIME: 1701994204.083322
[12/07 19:10:04     90s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2109.6M, EPOCH TIME: 1701994204.083628
[12/07 19:10:04     90s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2109.6M, EPOCH TIME: 1701994204.083680
[12/07 19:10:04     90s] DDP markSite nrRow 183 nrJob 183
[12/07 19:10:04     90s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2109.6M, EPOCH TIME: 1701994204.084326
[12/07 19:10:04     90s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2109.6M, EPOCH TIME: 1701994204.084375
[12/07 19:10:04     90s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 19:10:04     90s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2109.6M, EPOCH TIME: 1701994204.094059
[12/07 19:10:04     90s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2109.6M, EPOCH TIME: 1701994204.094140
[12/07 19:10:04     90s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.004, MEM:2109.6M, EPOCH TIME: 1701994204.098598
[12/07 19:10:04     90s] ** Cut row section cpu time 0:00:00.0.
[12/07 19:10:04     90s]  ** Cut row section real time 0:00:00.0.
[12/07 19:10:04     90s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.005, MEM:2109.6M, EPOCH TIME: 1701994204.098701
[12/07 19:10:04     91s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 19:10:04     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2109.6MB) @(0:01:31 - 0:01:31).
[12/07 19:10:04     91s] Move report: preRPlace moves 23516 insts, mean move: 0.15 um, max move: 3.70 um 
[12/07 19:10:04     91s] 	Max move on inst (fir_filter/g880918): (205.86, 186.14) --> (204.00, 184.30)
[12/07 19:10:04     91s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[12/07 19:10:04     91s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 19:10:04     91s] Placement tweakage begins.
[12/07 19:10:04     91s] wire length = 3.532e+05
[12/07 19:10:06     93s] wire length = 3.519e+05
[12/07 19:10:06     93s] Placement tweakage ends.
[12/07 19:10:06     93s] Move report: tweak moves 6994 insts, mean move: 2.57 um, max move: 18.26 um 
[12/07 19:10:06     93s] 	Max move on inst (fir_filter/g877101): (59.20, 150.10) --> (51.20, 139.84)
[12/07 19:10:06     93s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=2109.6MB) @(0:01:31 - 0:01:33).
[12/07 19:10:06     93s] 
[12/07 19:10:06     93s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:10:07     93s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:10:07     93s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:10:07     93s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 19:10:07     93s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 19:10:07     93s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:10:07     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2077.6MB) @(0:01:33 - 0:01:34).
[12/07 19:10:07     93s] Move report: Detail placement moves 23516 insts, mean move: 0.87 um, max move: 18.28 um 
[12/07 19:10:07     93s] 	Max move on inst (fir_filter/g877101): (59.21, 150.10) --> (51.20, 139.84)
[12/07 19:10:07     93s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2077.6MB
[12/07 19:10:07     93s] Statistics of distance of Instance movement in refine placement:
[12/07 19:10:07     93s]   maximum (X+Y) =        18.28 um
[12/07 19:10:07     93s]   inst (fir_filter/g877101) with max move: (59.2145, 150.101) -> (51.2, 139.84)
[12/07 19:10:07     93s]   mean    (X+Y) =         0.87 um
[12/07 19:10:07     93s] Total instances moved : 23516
[12/07 19:10:07     93s] Summary Report:
[12/07 19:10:07     93s] Instances move: 23516 (out of 23516 movable)
[12/07 19:10:07     93s] Instances flipped: 0
[12/07 19:10:07     93s] Mean displacement: 0.87 um
[12/07 19:10:07     93s] Max displacement: 18.28 um (Instance: fir_filter/g877101) (59.2145, 150.101) -> (51.2, 139.84)
[12/07 19:10:07     93s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[12/07 19:10:07     93s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.090, REAL:3.096, MEM:2077.6M, EPOCH TIME: 1701994207.136984
[12/07 19:10:07     93s] Total net bbox length = 2.664e+05 (1.359e+05 1.305e+05) (ext = 2.241e+03)
[12/07 19:10:07     93s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2077.6MB
[12/07 19:10:07     93s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=2077.6MB) @(0:01:31 - 0:01:34).
[12/07 19:10:07     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.1
[12/07 19:10:07     93s] *** Finished place_detail (0:01:34 mem=2077.6M) ***
[12/07 19:10:07     93s] OPERPROF: Finished RefinePlace at level 1, CPU:3.130, REAL:3.136, MEM:2077.6M, EPOCH TIME: 1701994207.146781
[12/07 19:10:07     93s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2077.6M, EPOCH TIME: 1701994207.146838
[12/07 19:10:07     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23516).
[12/07 19:10:07     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     93s] All LLGs are deleted
[12/07 19:10:07     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2077.6M, EPOCH TIME: 1701994207.165508
[12/07 19:10:07     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2077.6M, EPOCH TIME: 1701994207.165689
[12/07 19:10:07     93s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.026, MEM:2029.6M, EPOCH TIME: 1701994207.172926
[12/07 19:10:07     93s] *** Finished Initial Placement (cpu=0:00:42.8, real=0:00:44.0, mem=2029.6M) ***
[12/07 19:10:07     93s] Processing tracks to init pin-track alignment.
[12/07 19:10:07     93s] z: 2, totalTracks: 1
[12/07 19:10:07     93s] z: 4, totalTracks: 1
[12/07 19:10:07     93s] z: 6, totalTracks: 1
[12/07 19:10:07     93s] z: 8, totalTracks: 1
[12/07 19:10:07     93s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:07     93s] All LLGs are deleted
[12/07 19:10:07     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2029.6M, EPOCH TIME: 1701994207.183050
[12/07 19:10:07     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2029.6M, EPOCH TIME: 1701994207.183198
[12/07 19:10:07     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2029.6M, EPOCH TIME: 1701994207.187475
[12/07 19:10:07     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     94s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2029.6M, EPOCH TIME: 1701994207.188713
[12/07 19:10:07     94s] Max number of tech site patterns supported in site array is 256.
[12/07 19:10:07     94s] Core basic site is CoreSite
[12/07 19:10:07     94s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2029.6M, EPOCH TIME: 1701994207.211371
[12/07 19:10:07     94s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:10:07     94s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:10:07     94s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2029.6M, EPOCH TIME: 1701994207.216652
[12/07 19:10:07     94s] Fast DP-INIT is on for default
[12/07 19:10:07     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:10:07     94s] Atter site array init, number of instance map data is 0.
[12/07 19:10:07     94s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2029.6M, EPOCH TIME: 1701994207.221759
[12/07 19:10:07     94s] 
[12/07 19:10:07     94s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:07     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:2029.6M, EPOCH TIME: 1701994207.226292
[12/07 19:10:07     94s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2029.6M, EPOCH TIME: 1701994207.229523
[12/07 19:10:07     94s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2029.6M, EPOCH TIME: 1701994207.232911
[12/07 19:10:07     94s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.006, MEM:2045.6M, EPOCH TIME: 1701994207.239102
[12/07 19:10:07     94s] default core: bins with density > 0.750 = 44.04 % ( 159 / 361 )
[12/07 19:10:07     94s] Density distribution unevenness ratio = 7.272%
[12/07 19:10:07     94s] Density distribution unevenness ratio (U70) = 7.139%
[12/07 19:10:07     94s] Density distribution unevenness ratio (U80) = 0.755%
[12/07 19:10:07     94s] Density distribution unevenness ratio (U90) = 0.000%
[12/07 19:10:07     94s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.010, MEM:2045.6M, EPOCH TIME: 1701994207.239254
[12/07 19:10:07     94s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2045.6M, EPOCH TIME: 1701994207.239309
[12/07 19:10:07     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     94s] All LLGs are deleted
[12/07 19:10:07     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:07     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2045.6M, EPOCH TIME: 1701994207.253800
[12/07 19:10:07     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2045.6M, EPOCH TIME: 1701994207.253991
[12/07 19:10:07     94s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.016, MEM:2045.6M, EPOCH TIME: 1701994207.255170
[12/07 19:10:07     94s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:10:07     94s] UM:*                                                                   final
[12/07 19:10:07     94s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:10:07     94s] UM:*                                                                   global_place
[12/07 19:10:07     94s] Effort level <high> specified for tdgp_reg2reg_default path_group
[12/07 19:10:07     94s] User Input Parameters:
[12/07 19:10:07     94s] - Congestion Driven    : On
[12/07 19:10:07     94s] - Timing Driven        : On
[12/07 19:10:07     94s] - Area-Violation Based : On
[12/07 19:10:07     94s] - Start Rollback Level : -5
[12/07 19:10:07     94s] - Legalized            : On
[12/07 19:10:07     94s] - Window Based         : Off
[12/07 19:10:07     94s] - eDen incr mode       : Off
[12/07 19:10:07     94s] - Small incr mode      : Off
[12/07 19:10:07     94s] 
[12/07 19:10:07     94s] 
[12/07 19:10:07     94s] *** Start incrementalPlace ***
[12/07 19:10:07     94s] No Views given, use default active views for adaptive view pruning
[12/07 19:10:07     94s] SKP will enable view:
[12/07 19:10:07     94s]   func_default
[12/07 19:10:07     94s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2047.6M, EPOCH TIME: 1701994207.376668
[12/07 19:10:07     94s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2047.6M, EPOCH TIME: 1701994207.387855
[12/07 19:10:07     94s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2047.6M, EPOCH TIME: 1701994207.387975
[12/07 19:10:07     94s] Starting Early Global Route congestion estimation: mem = 2047.6M
[12/07 19:10:07     94s] (I)      ==================== Layers =====================
[12/07 19:10:07     94s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:07     94s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:10:07     94s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:07     94s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:10:07     94s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:10:07     94s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:07     94s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:10:07     94s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:10:07     94s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:10:07     94s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:10:07     94s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:10:07     94s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:10:07     94s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:10:07     94s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:10:07     94s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:10:07     94s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:10:07     94s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:10:07     94s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:10:07     94s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:10:07     94s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:10:07     94s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:07     94s] (I)      Started Import and model ( Curr Mem: 2047.64 MB )
[12/07 19:10:07     94s] (I)      Default pattern map key = filter_top_default.
[12/07 19:10:07     94s] (I)      == Non-default Options ==
[12/07 19:10:07     94s] (I)      Maximum routing layer                              : 11
[12/07 19:10:07     94s] (I)      Number of threads                                  : 1
[12/07 19:10:07     94s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 19:10:07     94s] (I)      Method to set GCell size                           : row
[12/07 19:10:07     94s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:10:07     94s] (I)      Use row-based GCell size
[12/07 19:10:07     94s] (I)      Use row-based GCell align
[12/07 19:10:07     94s] (I)      layer 0 area = 80000
[12/07 19:10:07     94s] (I)      layer 1 area = 80000
[12/07 19:10:07     94s] (I)      layer 2 area = 80000
[12/07 19:10:07     94s] (I)      layer 3 area = 80000
[12/07 19:10:07     94s] (I)      layer 4 area = 80000
[12/07 19:10:07     94s] (I)      layer 5 area = 80000
[12/07 19:10:07     94s] (I)      layer 6 area = 80000
[12/07 19:10:07     94s] (I)      layer 7 area = 80000
[12/07 19:10:07     94s] (I)      layer 8 area = 80000
[12/07 19:10:07     94s] (I)      layer 9 area = 400000
[12/07 19:10:07     94s] (I)      layer 10 area = 400000
[12/07 19:10:07     94s] (I)      GCell unit size   : 3420
[12/07 19:10:07     94s] (I)      GCell multiplier  : 1
[12/07 19:10:07     94s] (I)      GCell row height  : 3420
[12/07 19:10:07     94s] (I)      Actual row height : 3420
[12/07 19:10:07     94s] (I)      GCell align ref   : 40000 40280
[12/07 19:10:07     94s] [NR-eGR] Track table information for default rule: 
[12/07 19:10:07     94s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:10:07     94s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:10:07     94s] (I)      ==================== Default via =====================
[12/07 19:10:07     94s] (I)      +----+------------------+----------------------------+
[12/07 19:10:07     94s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:10:07     94s] (I)      +----+------------------+----------------------------+
[12/07 19:10:07     94s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:10:07     94s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:10:07     94s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:10:07     94s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:10:07     94s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:10:07     94s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:10:07     94s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:10:07     94s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:10:07     94s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:10:07     94s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:10:07     94s] (I)      +----+------------------+----------------------------+
[12/07 19:10:07     94s] [NR-eGR] Read 43156 PG shapes
[12/07 19:10:07     94s] [NR-eGR] Read 0 clock shapes
[12/07 19:10:07     94s] [NR-eGR] Read 0 other shapes
[12/07 19:10:07     94s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:10:07     94s] [NR-eGR] #Instance Blockages : 0
[12/07 19:10:07     94s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:10:07     94s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:10:07     94s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:10:07     94s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:10:07     94s] [NR-eGR] #Other Blockages    : 0
[12/07 19:10:07     94s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:10:07     94s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:10:07     94s] [NR-eGR] Read 31777 nets ( ignored 0 )
[12/07 19:10:07     94s] (I)      early_global_route_priority property id does not exist.
[12/07 19:10:07     94s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:10:07     94s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:10:07     94s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:10:07     94s] (I)      Number of ignored nets                =      0
[12/07 19:10:07     94s] (I)      Number of connected nets              =      0
[12/07 19:10:07     94s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:10:07     94s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:10:07     94s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:10:07     94s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:10:07     94s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:10:07     94s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:10:07     94s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:10:07     94s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:10:07     94s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:10:07     94s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:10:07     94s] (I)      Ndr track 0 does not exist
[12/07 19:10:07     94s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:10:07     94s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:10:07     94s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:10:07     94s] (I)      Site width          :   400  (dbu)
[12/07 19:10:07     94s] (I)      Row height          :  3420  (dbu)
[12/07 19:10:07     94s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:10:07     94s] (I)      GCell width         :  3420  (dbu)
[12/07 19:10:07     94s] (I)      GCell height        :  3420  (dbu)
[12/07 19:10:07     94s] (I)      Grid                :   207   206    11
[12/07 19:10:07     94s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:10:07     94s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:10:07     94s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:10:07     94s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:10:07     94s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:10:07     94s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:10:07     94s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:10:07     94s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:10:07     94s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:10:07     94s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:10:07     94s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:10:07     94s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:10:07     94s] (I)      --------------------------------------------------------
[12/07 19:10:07     94s] 
[12/07 19:10:07     94s] [NR-eGR] ============ Routing rule table ============
[12/07 19:10:07     94s] [NR-eGR] Rule id: 0  Nets: 31777
[12/07 19:10:07     94s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:10:07     94s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:10:07     94s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:10:07     94s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:10:07     94s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:10:07     94s] [NR-eGR] ========================================
[12/07 19:10:07     94s] [NR-eGR] 
[12/07 19:10:07     94s] (I)      =============== Blocked Tracks ===============
[12/07 19:10:07     94s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:07     94s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:10:07     94s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:07     94s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:10:07     94s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:10:07     94s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:10:07     94s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:10:07     94s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:10:07     94s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:10:07     94s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:10:07     94s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:10:07     94s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:10:07     94s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:10:07     94s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:10:07     94s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:07     94s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.31 sec, Curr Mem: 2068.29 MB )
[12/07 19:10:07     94s] (I)      Reset routing kernel
[12/07 19:10:07     94s] (I)      Started Global Routing ( Curr Mem: 2068.29 MB )
[12/07 19:10:07     94s] (I)      totalPins=91625  totalGlobalPin=88268 (96.34%)
[12/07 19:10:07     94s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:10:07     94s] (I)      
[12/07 19:10:07     94s] (I)      ============  Phase 1a Route ============
[12/07 19:10:07     94s] [NR-eGR] Layer group 1: route 31777 net(s) in layer range [2, 11]
[12/07 19:10:07     94s] (I)      Usage: 199493 = (101091 H, 98402 V) = (6.58% H, 6.91% V) = (1.729e+05um H, 1.683e+05um V)
[12/07 19:10:07     94s] (I)      
[12/07 19:10:07     94s] (I)      ============  Phase 1b Route ============
[12/07 19:10:07     94s] (I)      Usage: 199493 = (101091 H, 98402 V) = (6.58% H, 6.91% V) = (1.729e+05um H, 1.683e+05um V)
[12/07 19:10:07     94s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.411330e+05um
[12/07 19:10:07     94s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:10:07     94s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:10:07     94s] (I)      
[12/07 19:10:07     94s] (I)      ============  Phase 1c Route ============
[12/07 19:10:07     94s] (I)      Usage: 199493 = (101091 H, 98402 V) = (6.58% H, 6.91% V) = (1.729e+05um H, 1.683e+05um V)
[12/07 19:10:07     94s] (I)      
[12/07 19:10:07     94s] (I)      ============  Phase 1d Route ============
[12/07 19:10:07     94s] (I)      Usage: 199493 = (101091 H, 98402 V) = (6.58% H, 6.91% V) = (1.729e+05um H, 1.683e+05um V)
[12/07 19:10:07     94s] (I)      
[12/07 19:10:07     94s] (I)      ============  Phase 1e Route ============
[12/07 19:10:07     94s] (I)      Usage: 199493 = (101091 H, 98402 V) = (6.58% H, 6.91% V) = (1.729e+05um H, 1.683e+05um V)
[12/07 19:10:07     94s] (I)      
[12/07 19:10:07     94s] (I)      ============  Phase 1l Route ============
[12/07 19:10:07     94s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.411330e+05um
[12/07 19:10:07     94s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:10:08     94s] (I)      Layer  2:     340202    104390         5           0      362819    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Layer  3:     370444     94172         0           0      381924    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Layer  4:     340202     28119         0           0      362819    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Layer  5:     370444      9612         0           0      381924    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Layer  6:     340202      1153         0           0      362819    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Layer  7:     370444        72         0           0      381924    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:10:08     94s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:10:08     94s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:10:08     94s] (I)      Total:       2953791    237518         5      137044     3139823    ( 4.18%) 
[12/07 19:10:08     94s] (I)      
[12/07 19:10:08     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:10:08     94s] [NR-eGR]                        OverCon            
[12/07 19:10:08     94s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:10:08     94s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:10:08     94s] [NR-eGR] ----------------------------------------------
[12/07 19:10:08     94s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR] ----------------------------------------------
[12/07 19:10:08     94s] [NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[12/07 19:10:08     94s] [NR-eGR] 
[12/07 19:10:08     94s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.47 sec, Curr Mem: 2074.29 MB )
[12/07 19:10:08     94s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:10:08     94s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.490, REAL:0.805, MEM:2074.3M, EPOCH TIME: 1701994208.192749
[12/07 19:10:08     94s] OPERPROF: Starting HotSpotCal at level 1, MEM:2074.3M, EPOCH TIME: 1701994208.192804
[12/07 19:10:08     94s] [hotspot] +------------+---------------+---------------+
[12/07 19:10:08     94s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:10:08     94s] [hotspot] +------------+---------------+---------------+
[12/07 19:10:08     94s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:10:08     94s] Early Global Route congestion estimation runtime: 0.80 seconds, mem = 2074.3M
[12/07 19:10:08     94s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:10:08     94s] [hotspot] +------------+---------------+---------------+
[12/07 19:10:08     94s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:10:08     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2074.3M, EPOCH TIME: 1701994208.197034
[12/07 19:10:08     94s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2074.3M, EPOCH TIME: 1701994208.197155
[12/07 19:10:08     94s] Starting Early Global Route wiring: mem = 2074.3M
[12/07 19:10:08     94s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:10:08     94s] Skipped repairing congestion.
[12/07 19:10:08     94s] (I)      ============= Track Assignment ============
[12/07 19:10:08     94s] (I)      Started Track Assignment (1T) ( Curr Mem: 2074.29 MB )
[12/07 19:10:08     94s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:10:08     94s] (I)      Run Multi-thread track assignment
[12/07 19:10:08     94s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2090.29 MB )
[12/07 19:10:08     94s] (I)      Started Export ( Curr Mem: 2090.29 MB )
[12/07 19:10:08     95s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:10:08     95s] [NR-eGR] -------------------------------------
[12/07 19:10:08     95s] [NR-eGR]  Metal1   (1H)             0   91595 
[12/07 19:10:08     95s] [NR-eGR]  Metal2   (2V)        135088  130004 
[12/07 19:10:08     95s] [NR-eGR]  Metal3   (3H)        163850    9933 
[12/07 19:10:08     95s] [NR-eGR]  Metal4   (4V)         47401    1896 
[12/07 19:10:08     95s] [NR-eGR]  Metal5   (5H)         16561      87 
[12/07 19:10:08     95s] [NR-eGR]  Metal6   (6V)          1979       2 
[12/07 19:10:08     95s] [NR-eGR]  Metal7   (7H)           124       0 
[12/07 19:10:08     95s] [NR-eGR]  Metal8   (8V)             0       0 
[12/07 19:10:08     95s] [NR-eGR]  Metal9   (9H)             0       0 
[12/07 19:10:08     95s] [NR-eGR]  Metal10  (10V)            0       0 
[12/07 19:10:08     95s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:10:08     95s] [NR-eGR] -------------------------------------
[12/07 19:10:08     95s] [NR-eGR]           Total       365003  233517 
[12/07 19:10:08     95s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:10:08     95s] [NR-eGR] Total half perimeter of net bounding box: 266450um
[12/07 19:10:08     95s] [NR-eGR] Total length: 365003um, number of vias: 233517
[12/07 19:10:08     95s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:10:08     95s] [NR-eGR] Total eGR-routed clock nets wire length: 4325um, number of vias: 3200
[12/07 19:10:08     95s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:10:08     95s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2091.29 MB )
[12/07 19:10:08     95s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.500, REAL:0.501, MEM:2091.3M, EPOCH TIME: 1701994208.698475
[12/07 19:10:08     95s] Early Global Route wiring runtime: 0.50 seconds, mem = 2091.3M
[12/07 19:10:08     95s] 0 delay mode for cte disabled.
[12/07 19:10:08     95s] SKP cleared!
[12/07 19:10:08     95s] 
[12/07 19:10:08     95s] *** Finished incrementalPlace (cpu=0:00:01.1, real=0:00:01.0)***
[12/07 19:10:08     95s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 14.86% flops. Placement and timing QoR can be severely impacted in this case!
[12/07 19:10:08     95s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[12/07 19:10:08     95s] ***** Total cpu  0:0:46
[12/07 19:10:08     95s] ***** Total real time  0:0:47
[12/07 19:10:08     95s] Tdgp not successfully inited but do clear! skip clearing
[12/07 19:10:08     95s] **place_design ... cpu = 0: 0:46, real = 0: 0:47, mem = 2007.3M **
[12/07 19:10:08     95s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 19:10:08     95s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:10:08     95s] UM:*                                                                   final
[12/07 19:10:08     95s] UM: Running design category ...
[12/07 19:10:08     95s] All LLGs are deleted
[12/07 19:10:08     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:08     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:08     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.3M, EPOCH TIME: 1701994208.866743
[12/07 19:10:08     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.3M, EPOCH TIME: 1701994208.866895
[12/07 19:10:08     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2007.3M, EPOCH TIME: 1701994208.867587
[12/07 19:10:08     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:08     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:08     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2007.3M, EPOCH TIME: 1701994208.869410
[12/07 19:10:08     95s] Max number of tech site patterns supported in site array is 256.
[12/07 19:10:08     95s] Core basic site is CoreSite
[12/07 19:10:08     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2007.3M, EPOCH TIME: 1701994208.890722
[12/07 19:10:08     95s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:10:08     95s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:10:08     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2007.3M, EPOCH TIME: 1701994208.895619
[12/07 19:10:08     95s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:10:08     95s] SiteArray: use 1,642,496 bytes
[12/07 19:10:08     95s] SiteArray: current memory after site array memory allocation 2007.3M
[12/07 19:10:08     95s] SiteArray: FP blocked sites are writable
[12/07 19:10:08     95s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2007.3M, EPOCH TIME: 1701994208.901021
[12/07 19:10:08     95s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.028, MEM:2007.3M, EPOCH TIME: 1701994208.928945
[12/07 19:10:08     95s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:10:08     95s] Atter site array init, number of instance map data is 0.
[12/07 19:10:08     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2007.3M, EPOCH TIME: 1701994208.931734
[12/07 19:10:08     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:2007.3M, EPOCH TIME: 1701994208.933150
[12/07 19:10:08     95s] All LLGs are deleted
[12/07 19:10:08     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:08     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:08     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2007.3M, EPOCH TIME: 1701994208.942575
[12/07 19:10:08     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2007.3M, EPOCH TIME: 1701994208.942697
[12/07 19:10:08     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:08     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] 	Current design flip-flop statistics
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] Single-Bit FF Count          :         1198
[12/07 19:10:09     96s] Multi-Bit FF Count           :            0
[12/07 19:10:09     96s] Total Bit Count              :         1198
[12/07 19:10:09     96s] Total FF Count               :         1198
[12/07 19:10:09     96s] Bits Per Flop                :        1.000
[12/07 19:10:09     96s] Total Clock Pin Cap(FF)      :      352.216
[12/07 19:10:09     96s] Multibit Conversion Ratio(%) :         0.00
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s]             Multi-bit cell usage statistics
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] ============================================================
[12/07 19:10:09     96s] Sequential Multibit cells usage statistics
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] -FlipFlops             1198                    0        0.00                    1.00
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] Seq_Mbit libcell              Bitwidth        Count
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] Total 0
[12/07 19:10:09     96s] ============================================================
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] Category            Num of Insts Rejected     Reasons
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s] ------------------------------------------------------------
[12/07 19:10:09     96s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:10:09     96s] UM:           96.1             99                                      place_design
[12/07 19:10:09     96s] VSMManager cleared!
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] =============================================================================================
[12/07 19:10:09     96s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[12/07 19:10:09     96s] =============================================================================================
[12/07 19:10:09     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:09     96s] ---------------------------------------------------------------------------------------------
[12/07 19:10:09     96s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 19:10:09     96s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:09     96s] [ TimingUpdate           ]      3   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:10:09     96s] [ MISC                   ]          0:00:47.7  (  98.7 % )     0:00:47.7 /  0:00:46.0    1.0
[12/07 19:10:09     96s] ---------------------------------------------------------------------------------------------
[12/07 19:10:09     96s]  GlobalPlace #1 TOTAL               0:00:48.3  ( 100.0 % )     0:00:48.3 /  0:00:46.7    1.0
[12/07 19:10:09     96s] ---------------------------------------------------------------------------------------------
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:46.7/0:00:48.3 (1.0), totSession cpu/real = 0:01:36.1/0:01:37.6 (1.0), mem = 2007.3M
[12/07 19:10:09     96s] Enable CTE adjustment.
[12/07 19:10:09     96s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1435.5M, totSessionCpu=0:01:36 **
[12/07 19:10:09     96s] GigaOpt running with 1 threads.
[12/07 19:10:09     96s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:36.2/0:01:37.6 (1.0), mem = 2007.3M
[12/07 19:10:09     96s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[12/07 19:10:09     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:2007.3M, EPOCH TIME: 1701994209.685009
[12/07 19:10:09     96s] Processing tracks to init pin-track alignment.
[12/07 19:10:09     96s] z: 2, totalTracks: 1
[12/07 19:10:09     96s] z: 4, totalTracks: 1
[12/07 19:10:09     96s] z: 6, totalTracks: 1
[12/07 19:10:09     96s] z: 8, totalTracks: 1
[12/07 19:10:09     96s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:09     96s] All LLGs are deleted
[12/07 19:10:09     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2007.3M, EPOCH TIME: 1701994209.695422
[12/07 19:10:09     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2007.3M, EPOCH TIME: 1701994209.695601
[12/07 19:10:09     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2007.3M, EPOCH TIME: 1701994209.700605
[12/07 19:10:09     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2007.3M, EPOCH TIME: 1701994209.702379
[12/07 19:10:09     96s] Max number of tech site patterns supported in site array is 256.
[12/07 19:10:09     96s] Core basic site is CoreSite
[12/07 19:10:09     96s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2007.3M, EPOCH TIME: 1701994209.723668
[12/07 19:10:09     96s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:10:09     96s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:10:09     96s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2007.3M, EPOCH TIME: 1701994209.728543
[12/07 19:10:09     96s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:10:09     96s] SiteArray: use 1,642,496 bytes
[12/07 19:10:09     96s] SiteArray: current memory after site array memory allocation 2007.3M
[12/07 19:10:09     96s] SiteArray: FP blocked sites are writable
[12/07 19:10:09     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:10:09     96s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2007.3M, EPOCH TIME: 1701994209.734567
[12/07 19:10:09     96s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.028, MEM:2007.3M, EPOCH TIME: 1701994209.762787
[12/07 19:10:09     96s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:10:09     96s] Atter site array init, number of instance map data is 0.
[12/07 19:10:09     96s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.063, MEM:2007.3M, EPOCH TIME: 1701994209.765649
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:09     96s] OPERPROF:     Starting CMU at level 3, MEM:2007.3M, EPOCH TIME: 1701994209.769037
[12/07 19:10:09     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2007.3M, EPOCH TIME: 1701994209.770705
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:09     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.073, MEM:2007.3M, EPOCH TIME: 1701994209.773113
[12/07 19:10:09     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2007.3M, EPOCH TIME: 1701994209.773204
[12/07 19:10:09     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2007.3M, EPOCH TIME: 1701994209.773577
[12/07 19:10:09     96s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2007.3MB).
[12/07 19:10:09     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.097, MEM:2007.3M, EPOCH TIME: 1701994209.781638
[12/07 19:10:09     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2007.3M, EPOCH TIME: 1701994209.781742
[12/07 19:10:09     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:09     96s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2007.3M, EPOCH TIME: 1701994209.840594
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] Trim Metal Layers:
[12/07 19:10:09     96s] LayerId::1 widthSet size::1
[12/07 19:10:09     96s] LayerId::2 widthSet size::1
[12/07 19:10:09     96s] LayerId::3 widthSet size::1
[12/07 19:10:09     96s] LayerId::4 widthSet size::1
[12/07 19:10:09     96s] LayerId::5 widthSet size::1
[12/07 19:10:09     96s] LayerId::6 widthSet size::1
[12/07 19:10:09     96s] LayerId::7 widthSet size::1
[12/07 19:10:09     96s] LayerId::8 widthSet size::1
[12/07 19:10:09     96s] LayerId::9 widthSet size::1
[12/07 19:10:09     96s] LayerId::10 widthSet size::1
[12/07 19:10:09     96s] LayerId::11 widthSet size::1
[12/07 19:10:09     96s] eee: pegSigSF::1.070000
[12/07 19:10:09     96s] Updating RC grid for preRoute extraction ...
[12/07 19:10:09     96s] Initializing multi-corner resistance tables ...
[12/07 19:10:09     96s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:10:09     96s] eee: l::2 avDens::0.253149 usedTrk::7900.149825 availTrk::31207.500000 sigTrk::7900.149825
[12/07 19:10:09     96s] eee: l::3 avDens::0.277354 usedTrk::9585.339711 availTrk::34560.000000 sigTrk::9585.339711
[12/07 19:10:09     96s] eee: l::4 avDens::0.088586 usedTrk::2772.116457 availTrk::31293.000000 sigTrk::2772.116457
[12/07 19:10:09     96s] eee: l::5 avDens::0.034052 usedTrk::968.452047 availTrk::28440.000000 sigTrk::968.452047
[12/07 19:10:09     96s] eee: l::6 avDens::0.025071 usedTrk::115.750586 availTrk::4617.000000 sigTrk::115.750586
[12/07 19:10:09     96s] eee: l::7 avDens::0.010055 usedTrk::7.239766 availTrk::720.000000 sigTrk::7.239766
[12/07 19:10:09     96s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:10:09     96s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:10:09     96s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:10:09     96s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:10:09     96s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:09     96s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249373 uaWl=1.000000 uaWlH=0.180999 aWlH=0.000000 lMod=0 pMax=0.813500 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:10:09     96s] 
[12/07 19:10:09     96s] Creating Lib Analyzer ...
[12/07 19:10:10     96s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:10:10     96s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:10:10     96s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:10:10     96s] 
[12/07 19:10:10     96s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:10     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2015.3M
[12/07 19:10:10     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2015.3M
[12/07 19:10:10     97s] Creating Lib Analyzer, finished. 
[12/07 19:10:10     97s] #optDebug: fT-S <1 2 3 1 0>
[12/07 19:10:10     97s] **opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1443.9M, totSessionCpu=0:01:37 **
[12/07 19:10:10     97s] *** opt_design -pre_cts ***
[12/07 19:10:10     97s] DRC Margin: user margin 0.0; extra margin 0.2
[12/07 19:10:10     97s] Setup Target Slack: user slack 0; extra slack 0.0
[12/07 19:10:10     97s] Hold Target Slack: user slack 0
[12/07 19:10:10     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2015.3M, EPOCH TIME: 1701994210.574997
[12/07 19:10:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:10     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2015.3M, EPOCH TIME: 1701994210.604625
[12/07 19:10:10     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:10     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:10     97s] Multi-VT timing optimization disabled based on library information.
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:10:10     97s] Deleting Lib Analyzer.
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Deleting Cell Server End ...
[12/07 19:10:10     97s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:10:10     97s] Summary for sequential cells identification: 
[12/07 19:10:10     97s]   Identified SBFF number: 104
[12/07 19:10:10     97s]   Identified MBFF number: 0
[12/07 19:10:10     97s]   Identified SB Latch number: 0
[12/07 19:10:10     97s]   Identified MB Latch number: 0
[12/07 19:10:10     97s]   Not identified SBFF number: 16
[12/07 19:10:10     97s]   Not identified MBFF number: 0
[12/07 19:10:10     97s]   Not identified SB Latch number: 0
[12/07 19:10:10     97s]   Not identified MB Latch number: 0
[12/07 19:10:10     97s]   Number of sequential cells which are not FFs: 32
[12/07 19:10:10     97s]  Visiting view : func_default
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:10:10     97s]  Visiting view : func_default
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:10:10     97s] TLC MultiMap info (StdDelay):
[12/07 19:10:10     97s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:10:10     97s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:10:10     97s]  Setting StdDelay to: 9.9ps
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Deleting Cell Server End ...
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] Creating Lib Analyzer ...
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:10:10     97s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:10:10     97s] Summary for sequential cells identification: 
[12/07 19:10:10     97s]   Identified SBFF number: 104
[12/07 19:10:10     97s]   Identified MBFF number: 0
[12/07 19:10:10     97s]   Identified SB Latch number: 0
[12/07 19:10:10     97s]   Identified MB Latch number: 0
[12/07 19:10:10     97s]   Not identified SBFF number: 16
[12/07 19:10:10     97s]   Not identified MBFF number: 0
[12/07 19:10:10     97s]   Not identified SB Latch number: 0
[12/07 19:10:10     97s]   Not identified MB Latch number: 0
[12/07 19:10:10     97s]   Number of sequential cells which are not FFs: 32
[12/07 19:10:10     97s]  Visiting view : func_default
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:10:10     97s]  Visiting view : func_default
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:10:10     97s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:10:10     97s] TLC MultiMap info (StdDelay):
[12/07 19:10:10     97s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:10:10     97s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:10:10     97s]  Setting StdDelay to: 9.9ps
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:10:10     97s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:10:10     97s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:10:10     97s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:10:10     97s] 
[12/07 19:10:10     97s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:11     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=2015.3M
[12/07 19:10:11     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=2015.3M
[12/07 19:10:11     97s] Creating Lib Analyzer, finished. 
[12/07 19:10:11     97s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2015.3M, EPOCH TIME: 1701994211.201702
[12/07 19:10:11     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:11     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:11     97s] All LLGs are deleted
[12/07 19:10:11     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:11     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:11     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2015.3M, EPOCH TIME: 1701994211.201822
[12/07 19:10:11     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2015.3M, EPOCH TIME: 1701994211.201890
[12/07 19:10:11     97s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2015.3M, EPOCH TIME: 1701994211.202232
[12/07 19:10:11     97s] {MMLU 0 0 31871}
[12/07 19:10:11     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2015.3M
[12/07 19:10:11     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2015.3M
[12/07 19:10:11     97s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2015.31 MB )
[12/07 19:10:11     97s] (I)      ==================== Layers =====================
[12/07 19:10:11     97s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:11     97s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:10:11     97s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:11     97s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:10:11     97s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:10:11     97s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:11     97s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:10:11     97s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:10:11     97s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:10:11     97s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:10:11     97s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:10:11     97s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:10:11     97s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:10:11     97s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:10:11     97s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:10:11     97s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:10:11     97s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:10:11     97s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:10:11     97s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:10:11     97s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:10:11     97s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:11     97s] (I)      Started Import and model ( Curr Mem: 2015.31 MB )
[12/07 19:10:11     97s] (I)      Default pattern map key = filter_top_default.
[12/07 19:10:11     97s] (I)      Number of ignored instance 0
[12/07 19:10:11     97s] (I)      Number of inbound cells 0
[12/07 19:10:11     97s] (I)      Number of opened ILM blockages 0
[12/07 19:10:11     97s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/07 19:10:11     97s] (I)      numMoveCells=23516, numMacros=0  numPads=30  numMultiRowHeightInsts=0
[12/07 19:10:11     97s] (I)      cell height: 3420, count: 23516
[12/07 19:10:11     97s] (I)      Number of nets = 31777 ( 94 ignored )
[12/07 19:10:11     97s] (I)      Read rows... (mem=2028.2M)
[12/07 19:10:11     97s] (I)      Done Read rows (cpu=0.000s, mem=2028.2M)
[12/07 19:10:11     97s] (I)      Identified Clock instances: Flop 1198, Clock buffer/inverter 0, Gate 0, Logic 0
[12/07 19:10:11     97s] (I)      Read module constraints... (mem=2028.2M)
[12/07 19:10:11     97s] (I)      Done Read module constraints (cpu=0.000s, mem=2028.2M)
[12/07 19:10:11     97s] (I)      == Non-default Options ==
[12/07 19:10:11     97s] (I)      Maximum routing layer                              : 11
[12/07 19:10:11     97s] (I)      Buffering-aware routing                            : true
[12/07 19:10:11     97s] (I)      Spread congestion away from blockages              : true
[12/07 19:10:11     97s] (I)      Number of threads                                  : 1
[12/07 19:10:11     97s] (I)      Overflow penalty cost                              : 10
[12/07 19:10:11     97s] (I)      Punch through distance                             : 4550.240000
[12/07 19:10:11     97s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 19:10:11     97s] (I)      Method to set GCell size                           : row
[12/07 19:10:11     97s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:10:11     97s] (I)      Use row-based GCell size
[12/07 19:10:11     97s] (I)      Use row-based GCell align
[12/07 19:10:11     97s] (I)      layer 0 area = 80000
[12/07 19:10:11     97s] (I)      layer 1 area = 80000
[12/07 19:10:11     97s] (I)      layer 2 area = 80000
[12/07 19:10:11     97s] (I)      layer 3 area = 80000
[12/07 19:10:11     97s] (I)      layer 4 area = 80000
[12/07 19:10:11     97s] (I)      layer 5 area = 80000
[12/07 19:10:11     97s] (I)      layer 6 area = 80000
[12/07 19:10:11     97s] (I)      layer 7 area = 80000
[12/07 19:10:11     97s] (I)      layer 8 area = 80000
[12/07 19:10:11     97s] (I)      layer 9 area = 400000
[12/07 19:10:11     97s] (I)      layer 10 area = 400000
[12/07 19:10:11     97s] (I)      GCell unit size   : 3420
[12/07 19:10:11     97s] (I)      GCell multiplier  : 1
[12/07 19:10:11     97s] (I)      GCell row height  : 3420
[12/07 19:10:11     97s] (I)      Actual row height : 3420
[12/07 19:10:11     97s] (I)      GCell align ref   : 40000 40280
[12/07 19:10:11     97s] [NR-eGR] Track table information for default rule: 
[12/07 19:10:11     97s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:10:11     97s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:10:11     97s] (I)      ==================== Default via =====================
[12/07 19:10:11     97s] (I)      +----+------------------+----------------------------+
[12/07 19:10:11     97s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:10:11     97s] (I)      +----+------------------+----------------------------+
[12/07 19:10:11     97s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:10:11     97s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:10:11     97s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:10:11     97s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:10:11     97s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:10:11     97s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:10:11     97s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:10:11     97s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:10:11     97s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:10:11     97s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:10:11     97s] (I)      +----+------------------+----------------------------+
[12/07 19:10:11     97s] [NR-eGR] Read 43156 PG shapes
[12/07 19:10:11     97s] [NR-eGR] Read 0 clock shapes
[12/07 19:10:11     97s] [NR-eGR] Read 0 other shapes
[12/07 19:10:11     97s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:10:11     97s] [NR-eGR] #Instance Blockages : 0
[12/07 19:10:11     97s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:10:11     97s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:10:11     97s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:10:11     97s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:10:11     97s] [NR-eGR] #Other Blockages    : 0
[12/07 19:10:11     97s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:10:11     97s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:10:11     97s] [NR-eGR] Read 31777 nets ( ignored 0 )
[12/07 19:10:11     97s] (I)      early_global_route_priority property id does not exist.
[12/07 19:10:11     97s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:10:11     97s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:10:11     97s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:10:11     97s] (I)      Number of ignored nets                =      0
[12/07 19:10:11     97s] (I)      Number of connected nets              =      0
[12/07 19:10:11     97s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:10:11     97s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:10:11     97s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:10:11     97s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:10:11     97s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:10:11     97s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:10:11     97s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:10:11     97s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:10:11     97s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:10:11     97s] (I)      Constructing bin map
[12/07 19:10:11     97s] (I)      Initialize bin information with width=6840 height=6840
[12/07 19:10:11     97s] (I)      Done constructing bin map
[12/07 19:10:11     97s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:10:11     97s] (I)      Ndr track 0 does not exist
[12/07 19:10:11     97s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:10:11     97s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:10:11     97s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:10:11     97s] (I)      Site width          :   400  (dbu)
[12/07 19:10:11     97s] (I)      Row height          :  3420  (dbu)
[12/07 19:10:11     97s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:10:11     97s] (I)      GCell width         :  3420  (dbu)
[12/07 19:10:11     97s] (I)      GCell height        :  3420  (dbu)
[12/07 19:10:11     97s] (I)      Grid                :   207   206    11
[12/07 19:10:11     97s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:10:11     97s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:10:11     97s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:10:11     97s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:10:11     97s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:10:11     97s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:10:11     97s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:10:11     97s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:10:11     97s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:10:11     97s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:10:11     97s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:10:11     97s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:10:11     97s] (I)      --------------------------------------------------------
[12/07 19:10:11     97s] 
[12/07 19:10:11     97s] [NR-eGR] ============ Routing rule table ============
[12/07 19:10:11     97s] [NR-eGR] Rule id: 0  Nets: 31777
[12/07 19:10:11     97s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:10:11     97s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:10:11     97s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:10:11     97s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:10:11     97s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:10:11     97s] [NR-eGR] ========================================
[12/07 19:10:11     97s] [NR-eGR] 
[12/07 19:10:11     97s] (I)      =============== Blocked Tracks ===============
[12/07 19:10:11     97s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:11     97s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:10:11     97s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:11     97s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:10:11     97s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:10:11     97s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:10:11     97s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:10:11     97s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:10:11     97s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:10:11     97s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:10:11     97s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:10:11     97s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:10:11     97s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:10:11     97s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:10:11     97s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:11     97s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.32 sec, Curr Mem: 2035.95 MB )
[12/07 19:10:11     97s] (I)      Reset routing kernel
[12/07 19:10:11     97s] (I)      Started Global Routing ( Curr Mem: 2035.95 MB )
[12/07 19:10:11     97s] (I)      totalPins=91625  totalGlobalPin=88268 (96.34%)
[12/07 19:10:11     97s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:10:11     97s] (I)      #blocked areas for congestion spreading : 0
[12/07 19:10:11     97s] (I)      
[12/07 19:10:11     97s] (I)      ============  Phase 1a Route ============
[12/07 19:10:11     97s] [NR-eGR] Layer group 1: route 31777 net(s) in layer range [2, 11]
[12/07 19:10:11     98s] (I)      Usage: 202768 = (102824 H, 99944 V) = (6.69% H, 7.02% V) = (1.758e+05um H, 1.709e+05um V)
[12/07 19:10:11     98s] (I)      
[12/07 19:10:11     98s] (I)      ============  Phase 1b Route ============
[12/07 19:10:11     98s] (I)      Usage: 202768 = (102824 H, 99944 V) = (6.69% H, 7.02% V) = (1.758e+05um H, 1.709e+05um V)
[12/07 19:10:11     98s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.467333e+05um
[12/07 19:10:11     98s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:10:11     98s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:10:11     98s] (I)      
[12/07 19:10:11     98s] (I)      ============  Phase 1c Route ============
[12/07 19:10:11     98s] (I)      Usage: 202768 = (102824 H, 99944 V) = (6.69% H, 7.02% V) = (1.758e+05um H, 1.709e+05um V)
[12/07 19:10:11     98s] (I)      
[12/07 19:10:11     98s] (I)      ============  Phase 1d Route ============
[12/07 19:10:11     98s] (I)      Usage: 202768 = (102824 H, 99944 V) = (6.69% H, 7.02% V) = (1.758e+05um H, 1.709e+05um V)
[12/07 19:10:11     98s] (I)      
[12/07 19:10:11     98s] (I)      ============  Phase 1e Route ============
[12/07 19:10:11     98s] (I)      Usage: 202768 = (102824 H, 99944 V) = (6.69% H, 7.02% V) = (1.758e+05um H, 1.709e+05um V)
[12/07 19:10:11     98s] (I)      
[12/07 19:10:11     98s] (I)      ============  Phase 1l Route ============
[12/07 19:10:11     98s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.467333e+05um
[12/07 19:10:11     98s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:10:11     98s] (I)      Layer  2:     340202    104964        10           0      362819    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Layer  3:     370444     95549         0           0      381924    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Layer  4:     340202     28951         0           0      362819    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Layer  5:     370444     10058         0           0      381924    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Layer  6:     340202      1426         0           0      362819    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Layer  7:     370444         0         0           0      381924    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:10:11     98s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:10:11     98s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:10:11     98s] (I)      Total:       2953791    240948        10      137044     3139823    ( 4.18%) 
[12/07 19:10:11     98s] (I)      
[12/07 19:10:11     98s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:10:11     98s] [NR-eGR]                        OverCon            
[12/07 19:10:11     98s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:10:11     98s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:10:11     98s] [NR-eGR] ----------------------------------------------
[12/07 19:10:11     98s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal2 ( 2)        10( 0.02%)   ( 0.02%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:11     98s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:12     98s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:12     98s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:12     98s] [NR-eGR] ----------------------------------------------
[12/07 19:10:12     98s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[12/07 19:10:12     98s] [NR-eGR] 
[12/07 19:10:12     98s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.47 sec, Curr Mem: 2041.95 MB )
[12/07 19:10:12     98s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:10:12     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:10:12     98s] (I)      ============= Track Assignment ============
[12/07 19:10:12     98s] (I)      Started Track Assignment (1T) ( Curr Mem: 2041.95 MB )
[12/07 19:10:12     98s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:10:12     98s] (I)      Run Multi-thread track assignment
[12/07 19:10:12     98s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2041.95 MB )
[12/07 19:10:12     98s] (I)      Started Export ( Curr Mem: 2041.95 MB )
[12/07 19:10:12     98s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:10:12     98s] [NR-eGR] -------------------------------------
[12/07 19:10:12     98s] [NR-eGR]  Metal1   (1H)             0   91595 
[12/07 19:10:12     98s] [NR-eGR]  Metal2   (2V)        136095  129725 
[12/07 19:10:12     98s] [NR-eGR]  Metal3   (3H)        166104    9965 
[12/07 19:10:12     98s] [NR-eGR]  Metal4   (4V)         48826    2017 
[12/07 19:10:12     98s] [NR-eGR]  Metal5   (5H)         17294     104 
[12/07 19:10:12     98s] [NR-eGR]  Metal6   (6V)          2442       0 
[12/07 19:10:12     98s] [NR-eGR]  Metal7   (7H)             0       0 
[12/07 19:10:12     98s] [NR-eGR]  Metal8   (8V)             0       0 
[12/07 19:10:12     98s] [NR-eGR]  Metal9   (9H)             0       0 
[12/07 19:10:12     98s] [NR-eGR]  Metal10  (10V)            0       0 
[12/07 19:10:12     98s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:10:12     98s] [NR-eGR] -------------------------------------
[12/07 19:10:12     98s] [NR-eGR]           Total       370761  233406 
[12/07 19:10:12     98s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:10:12     98s] [NR-eGR] Total half perimeter of net bounding box: 266450um
[12/07 19:10:12     98s] [NR-eGR] Total length: 370761um, number of vias: 233406
[12/07 19:10:12     98s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:10:12     98s] [NR-eGR] Total eGR-routed clock nets wire length: 4519um, number of vias: 3226
[12/07 19:10:12     98s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:10:12     98s] (I)      Finished Export ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2041.95 MB )
[12/07 19:10:12     98s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.01 sec, Real: 1.32 sec, Curr Mem: 2027.95 MB )
[12/07 19:10:12     98s] (I)      ====================================== Runtime Summary =======================================
[12/07 19:10:12     98s] (I)       Step                                             %      Start     Finish      Real       CPU 
[12/07 19:10:12     98s] (I)      ----------------------------------------------------------------------------------------------
[12/07 19:10:12     98s] (I)       Early Global Route kernel                  100.00%  28.50 sec  29.82 sec  1.32 sec  1.01 sec 
[12/07 19:10:12     98s] (I)       +-Import and model                          24.33%  28.51 sec  28.83 sec  0.32 sec  0.19 sec 
[12/07 19:10:12     98s] (I)       | +-Create place DB                          7.14%  28.51 sec  28.60 sec  0.09 sec  0.10 sec 
[12/07 19:10:12     98s] (I)       | | +-Import place data                      7.12%  28.51 sec  28.60 sec  0.09 sec  0.10 sec 
[12/07 19:10:12     98s] (I)       | | | +-Read instances and placement         1.61%  28.51 sec  28.53 sec  0.02 sec  0.03 sec 
[12/07 19:10:12     98s] (I)       | | | +-Read nets                            4.78%  28.53 sec  28.59 sec  0.06 sec  0.06 sec 
[12/07 19:10:12     98s] (I)       | +-Create route DB                         14.23%  28.60 sec  28.79 sec  0.19 sec  0.08 sec 
[12/07 19:10:12     98s] (I)       | | +-Import route data (1T)                14.19%  28.60 sec  28.79 sec  0.19 sec  0.08 sec 
[12/07 19:10:12     98s] (I)       | | | +-Read blockages ( Layer 2-11 )        4.60%  28.67 sec  28.73 sec  0.06 sec  0.01 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Read routing blockages             0.00%  28.67 sec  28.67 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Read instance blockages            0.31%  28.67 sec  28.68 sec  0.00 sec  0.01 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Read PG blockages                  0.76%  28.68 sec  28.69 sec  0.01 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Read clock blockages               0.37%  28.69 sec  28.69 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Read other blockages               0.42%  28.69 sec  28.70 sec  0.01 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Read halo blockages                0.02%  28.70 sec  28.70 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Read boundary cut boxes            0.00%  28.70 sec  28.70 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | +-Read blackboxes                      0.00%  28.73 sec  28.73 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | +-Read prerouted                       0.08%  28.73 sec  28.73 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | +-Read unlegalized nets                0.37%  28.73 sec  28.74 sec  0.00 sec  0.01 sec 
[12/07 19:10:12     98s] (I)       | | | +-Read nets                            0.80%  28.74 sec  28.75 sec  0.01 sec  0.01 sec 
[12/07 19:10:12     98s] (I)       | | | +-Set up via pillars                   0.03%  28.75 sec  28.75 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | +-Initialize 3D grid graph             0.12%  28.76 sec  28.76 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | +-Model blockage capacity              2.03%  28.76 sec  28.78 sec  0.03 sec  0.03 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Initialize 3D capacity             1.91%  28.76 sec  28.78 sec  0.03 sec  0.03 sec 
[12/07 19:10:12     98s] (I)       | +-Read aux data                            0.32%  28.79 sec  28.79 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | +-Others data preparation                  0.17%  28.79 sec  28.79 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | +-Create route kernel                      2.20%  28.79 sec  28.82 sec  0.03 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       +-Global Routing                            35.58%  28.83 sec  29.29 sec  0.47 sec  0.30 sec 
[12/07 19:10:12     98s] (I)       | +-Initialization                           1.05%  28.83 sec  28.84 sec  0.01 sec  0.02 sec 
[12/07 19:10:12     98s] (I)       | +-Net group 1                             20.06%  28.84 sec  29.10 sec  0.26 sec  0.27 sec 
[12/07 19:10:12     98s] (I)       | | +-Generate topology                      2.12%  28.84 sec  28.87 sec  0.03 sec  0.03 sec 
[12/07 19:10:12     98s] (I)       | | +-Phase 1a                               4.90%  28.88 sec  28.94 sec  0.06 sec  0.07 sec 
[12/07 19:10:12     98s] (I)       | | | +-Pattern routing (1T)                 4.08%  28.88 sec  28.93 sec  0.05 sec  0.05 sec 
[12/07 19:10:12     98s] (I)       | | | +-Add via demand to 2D                 0.74%  28.93 sec  28.94 sec  0.01 sec  0.01 sec 
[12/07 19:10:12     98s] (I)       | | +-Phase 1b                               0.03%  28.94 sec  28.94 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | +-Phase 1c                               0.00%  28.94 sec  28.94 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | +-Phase 1d                               0.00%  28.94 sec  28.94 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | +-Phase 1e                               0.13%  28.94 sec  28.94 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | +-Route legalization                   0.11%  28.94 sec  28.94 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | | | +-Legalize Reach Aware Violations    0.10%  28.94 sec  28.94 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | | +-Phase 1l                              12.19%  28.94 sec  29.10 sec  0.16 sec  0.17 sec 
[12/07 19:10:12     98s] (I)       | | | +-Layer assignment (1T)               11.91%  28.95 sec  29.10 sec  0.16 sec  0.17 sec 
[12/07 19:10:12     98s] (I)       | +-Clean cong LA                            0.00%  29.10 sec  29.10 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       +-Export 3D cong map                         0.97%  29.29 sec  29.31 sec  0.01 sec  0.01 sec 
[12/07 19:10:12     98s] (I)       | +-Export 2D cong map                       0.07%  29.31 sec  29.31 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       +-Extract Global 3D Wires                    0.43%  29.31 sec  29.31 sec  0.01 sec  0.01 sec 
[12/07 19:10:12     98s] (I)       +-Track Assignment (1T)                     22.41%  29.31 sec  29.61 sec  0.29 sec  0.29 sec 
[12/07 19:10:12     98s] (I)       | +-Initialization                           0.13%  29.31 sec  29.32 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       | +-Track Assignment Kernel                 21.84%  29.32 sec  29.60 sec  0.29 sec  0.28 sec 
[12/07 19:10:12     98s] (I)       | +-Free Memory                              0.01%  29.61 sec  29.61 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       +-Export                                    15.18%  29.61 sec  29.81 sec  0.20 sec  0.20 sec 
[12/07 19:10:12     98s] (I)       | +-Export DB wires                          8.48%  29.61 sec  29.72 sec  0.11 sec  0.11 sec 
[12/07 19:10:12     98s] (I)       | | +-Export all nets                        6.47%  29.62 sec  29.70 sec  0.09 sec  0.09 sec 
[12/07 19:10:12     98s] (I)       | | +-Set wire vias                          1.46%  29.70 sec  29.72 sec  0.02 sec  0.02 sec 
[12/07 19:10:12     98s] (I)       | +-Report wirelength                        2.68%  29.72 sec  29.76 sec  0.04 sec  0.03 sec 
[12/07 19:10:12     98s] (I)       | +-Update net boxes                         3.97%  29.76 sec  29.81 sec  0.05 sec  0.06 sec 
[12/07 19:10:12     98s] (I)       | +-Update timing                            0.00%  29.81 sec  29.81 sec  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)       +-Postprocess design                         0.20%  29.81 sec  29.81 sec  0.00 sec  0.01 sec 
[12/07 19:10:12     98s] (I)      ====================== Summary by functions ======================
[12/07 19:10:12     98s] (I)       Lv  Step                                   %      Real       CPU 
[12/07 19:10:12     98s] (I)      ------------------------------------------------------------------
[12/07 19:10:12     98s] (I)        0  Early Global Route kernel        100.00%  1.32 sec  1.01 sec 
[12/07 19:10:12     98s] (I)        1  Global Routing                    35.58%  0.47 sec  0.30 sec 
[12/07 19:10:12     98s] (I)        1  Import and model                  24.33%  0.32 sec  0.19 sec 
[12/07 19:10:12     98s] (I)        1  Track Assignment (1T)             22.41%  0.29 sec  0.29 sec 
[12/07 19:10:12     98s] (I)        1  Export                            15.18%  0.20 sec  0.20 sec 
[12/07 19:10:12     98s] (I)        1  Export 3D cong map                 0.97%  0.01 sec  0.01 sec 
[12/07 19:10:12     98s] (I)        1  Extract Global 3D Wires            0.43%  0.01 sec  0.01 sec 
[12/07 19:10:12     98s] (I)        1  Postprocess design                 0.20%  0.00 sec  0.01 sec 
[12/07 19:10:12     98s] (I)        2  Track Assignment Kernel           21.84%  0.29 sec  0.28 sec 
[12/07 19:10:12     98s] (I)        2  Net group 1                       20.06%  0.26 sec  0.27 sec 
[12/07 19:10:12     98s] (I)        2  Create route DB                   14.23%  0.19 sec  0.08 sec 
[12/07 19:10:12     98s] (I)        2  Export DB wires                    8.48%  0.11 sec  0.11 sec 
[12/07 19:10:12     98s] (I)        2  Create place DB                    7.14%  0.09 sec  0.10 sec 
[12/07 19:10:12     98s] (I)        2  Update net boxes                   3.97%  0.05 sec  0.06 sec 
[12/07 19:10:12     98s] (I)        2  Report wirelength                  2.68%  0.04 sec  0.03 sec 
[12/07 19:10:12     98s] (I)        2  Create route kernel                2.20%  0.03 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        2  Initialization                     1.18%  0.02 sec  0.02 sec 
[12/07 19:10:12     98s] (I)        2  Read aux data                      0.32%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        2  Others data preparation            0.17%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        2  Export 2D cong map                 0.07%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        3  Import route data (1T)            14.19%  0.19 sec  0.08 sec 
[12/07 19:10:12     98s] (I)        3  Phase 1l                          12.19%  0.16 sec  0.17 sec 
[12/07 19:10:12     98s] (I)        3  Import place data                  7.12%  0.09 sec  0.10 sec 
[12/07 19:10:12     98s] (I)        3  Export all nets                    6.47%  0.09 sec  0.09 sec 
[12/07 19:10:12     98s] (I)        3  Phase 1a                           4.90%  0.06 sec  0.07 sec 
[12/07 19:10:12     98s] (I)        3  Generate topology                  2.12%  0.03 sec  0.03 sec 
[12/07 19:10:12     98s] (I)        3  Set wire vias                      1.46%  0.02 sec  0.02 sec 
[12/07 19:10:12     98s] (I)        3  Phase 1e                           0.13%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        4  Layer assignment (1T)             11.91%  0.16 sec  0.17 sec 
[12/07 19:10:12     98s] (I)        4  Read nets                          5.58%  0.07 sec  0.07 sec 
[12/07 19:10:12     98s] (I)        4  Read blockages ( Layer 2-11 )      4.60%  0.06 sec  0.01 sec 
[12/07 19:10:12     98s] (I)        4  Pattern routing (1T)               4.08%  0.05 sec  0.05 sec 
[12/07 19:10:12     98s] (I)        4  Model blockage capacity            2.03%  0.03 sec  0.03 sec 
[12/07 19:10:12     98s] (I)        4  Read instances and placement       1.61%  0.02 sec  0.03 sec 
[12/07 19:10:12     98s] (I)        4  Add via demand to 2D               0.74%  0.01 sec  0.01 sec 
[12/07 19:10:12     98s] (I)        4  Read unlegalized nets              0.37%  0.00 sec  0.01 sec 
[12/07 19:10:12     98s] (I)        4  Initialize 3D grid graph           0.12%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        4  Route legalization                 0.11%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        4  Read prerouted                     0.08%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        4  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        5  Initialize 3D capacity             1.91%  0.03 sec  0.03 sec 
[12/07 19:10:12     98s] (I)        5  Read PG blockages                  0.76%  0.01 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        5  Read other blockages               0.42%  0.01 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        5  Read clock blockages               0.37%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        5  Read instance blockages            0.31%  0.00 sec  0.01 sec 
[12/07 19:10:12     98s] (I)        5  Legalize Reach Aware Violations    0.10%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[12/07 19:10:12     98s] Extraction called for design 'filter_top' of instances=23516 and nets=31941 using extraction engine 'pre_route' .
[12/07 19:10:12     98s] pre_route RC Extraction called for design filter_top.
[12/07 19:10:12     98s] RC Extraction called in multi-corner(1) mode.
[12/07 19:10:12     98s] RCMode: PreRoute
[12/07 19:10:12     98s]       RC Corner Indexes            0   
[12/07 19:10:12     98s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:10:12     98s] Resistance Scaling Factor    : 1.00000 
[12/07 19:10:12     98s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:10:12     98s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:10:12     98s] Shrink Factor                : 1.00000
[12/07 19:10:12     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:10:12     98s] Using Quantus QRC technology file ...
[12/07 19:10:12     98s] 
[12/07 19:10:12     98s] Trim Metal Layers:
[12/07 19:10:12     98s] LayerId::1 widthSet size::1
[12/07 19:10:12     98s] LayerId::2 widthSet size::1
[12/07 19:10:12     98s] LayerId::3 widthSet size::1
[12/07 19:10:12     98s] LayerId::4 widthSet size::1
[12/07 19:10:12     98s] LayerId::5 widthSet size::1
[12/07 19:10:12     98s] LayerId::6 widthSet size::1
[12/07 19:10:12     98s] LayerId::7 widthSet size::1
[12/07 19:10:12     98s] LayerId::8 widthSet size::1
[12/07 19:10:12     98s] LayerId::9 widthSet size::1
[12/07 19:10:12     98s] LayerId::10 widthSet size::1
[12/07 19:10:12     98s] LayerId::11 widthSet size::1
[12/07 19:10:12     98s] eee: pegSigSF::1.070000
[12/07 19:10:12     98s] Updating RC grid for preRoute extraction ...
[12/07 19:10:12     98s] Initializing multi-corner resistance tables ...
[12/07 19:10:12     98s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:10:12     98s] eee: l::2 avDens::0.255036 usedTrk::7959.021967 availTrk::31207.500000 sigTrk::7959.021967
[12/07 19:10:12     98s] eee: l::3 avDens::0.281167 usedTrk::9717.136203 availTrk::34560.000000 sigTrk::9717.136203
[12/07 19:10:12     98s] eee: l::4 avDens::0.092266 usedTrk::2855.711601 availTrk::30951.000000 sigTrk::2855.711601
[12/07 19:10:12     98s] eee: l::5 avDens::0.035901 usedTrk::1011.323391 availTrk::28170.000000 sigTrk::1011.323391
[12/07 19:10:12     98s] eee: l::6 avDens::0.029829 usedTrk::142.822514 availTrk::4788.000000 sigTrk::142.822514
[12/07 19:10:12     98s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:10:12     98s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:10:12     98s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:10:12     98s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:10:12     98s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:10:12     98s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:12     98s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.245438 uaWl=1.000000 uaWlH=0.184921 aWlH=0.000000 lMod=0 pMax=0.813900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:10:12     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2012.953M)
[12/07 19:10:12     98s] All LLGs are deleted
[12/07 19:10:12     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:12     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:12     98s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2013.0M, EPOCH TIME: 1701994212.797235
[12/07 19:10:12     98s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2013.0M, EPOCH TIME: 1701994212.797389
[12/07 19:10:12     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2013.0M, EPOCH TIME: 1701994212.802491
[12/07 19:10:12     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:12     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:12     98s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2013.0M, EPOCH TIME: 1701994212.804298
[12/07 19:10:12     98s] Max number of tech site patterns supported in site array is 256.
[12/07 19:10:12     98s] Core basic site is CoreSite
[12/07 19:10:12     99s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2013.0M, EPOCH TIME: 1701994212.824740
[12/07 19:10:12     99s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:10:12     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:10:12     99s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2013.0M, EPOCH TIME: 1701994212.829536
[12/07 19:10:12     99s] Fast DP-INIT is on for default
[12/07 19:10:12     99s] Atter site array init, number of instance map data is 0.
[12/07 19:10:12     99s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2013.0M, EPOCH TIME: 1701994212.835264
[12/07 19:10:12     99s] 
[12/07 19:10:12     99s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:12     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2013.0M, EPOCH TIME: 1701994212.840588
[12/07 19:10:12     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:12     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:12     99s] Starting delay calculation for Setup views
[12/07 19:10:12     99s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:10:12     99s] #################################################################################
[12/07 19:10:12     99s] # Design Stage: PreRoute
[12/07 19:10:12     99s] # Design Name: filter_top
[12/07 19:10:12     99s] # Design Mode: 45nm
[12/07 19:10:12     99s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:10:12     99s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:10:12     99s] # Signoff Settings: SI Off 
[12/07 19:10:12     99s] #################################################################################
[12/07 19:10:13     99s] Calculate delays in Single mode...
[12/07 19:10:13     99s] Topological Sorting (REAL = 0:00:00.0, MEM = 2023.2M, InitMEM = 2023.2M)
[12/07 19:10:13     99s] Start delay calculation (fullDC) (1 T). (MEM=2023.25)
[12/07 19:10:13     99s] End AAE Lib Interpolated Model. (MEM=2034.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:10:17    103s] Total number of fetched objects 31871
[12/07 19:10:17    103s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:10:17    104s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:10:17    104s] End delay calculation. (MEM=2054.98 CPU=0:00:03.6 REAL=0:00:03.0)
[12/07 19:10:17    104s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 2055.0M) ***
[12/07 19:10:17    104s] End delay calculation (fullDC). (MEM=2054.98 CPU=0:00:04.3 REAL=0:00:04.0)
[12/07 19:10:18    104s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:01:44 mem=2055.0M)
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] ------------------------------------------------------------------
[12/07 19:10:18    104s]              Initial Summary
[12/07 19:10:18    104s] ------------------------------------------------------------------
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] Setup views included:
[12/07 19:10:18    104s]  func_default 
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] +--------------------+---------+
[12/07 19:10:18    104s] |     Setup mode     |   all   |
[12/07 19:10:18    104s] +--------------------+---------+
[12/07 19:10:18    104s] |           WNS (ns):| -2.272  |
[12/07 19:10:18    104s] |           TNS (ns):| -1054.1 |
[12/07 19:10:18    104s] |    Violating Paths:|   621   |
[12/07 19:10:18    104s] |          All Paths:|  1189   |
[12/07 19:10:18    104s] +--------------------+---------+
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] +----------------+-------------------------------+------------------+
[12/07 19:10:18    104s] |                |              Real             |       Total      |
[12/07 19:10:18    104s] |    DRVs        +------------------+------------+------------------|
[12/07 19:10:18    104s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:10:18    104s] +----------------+------------------+------------+------------------+
[12/07 19:10:18    104s] |   max_cap      |     14 (14)      |   -1.053   |     14 (14)      |
[12/07 19:10:18    104s] |   max_tran     |   2093 (11867)   |   -3.871   |   2093 (13093)   |
[12/07 19:10:18    104s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:10:18    104s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:10:18    104s] +----------------+------------------+------------+------------------+
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.0M, EPOCH TIME: 1701994218.579271
[12/07 19:10:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:18    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2071.0M, EPOCH TIME: 1701994218.608819
[12/07 19:10:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] Density: 69.858%
[12/07 19:10:18    104s] ------------------------------------------------------------------
[12/07 19:10:18    104s] **opt_design ... cpu = 0:00:09, real = 0:00:09, mem = 1483.1M, totSessionCpu=0:01:45 **
[12/07 19:10:18    104s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.6/0:00:09.0 (1.0), totSession cpu/real = 0:01:44.8/0:01:46.6 (1.0), mem = 2024.0M
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] =============================================================================================
[12/07 19:10:18    104s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[12/07 19:10:18    104s] =============================================================================================
[12/07 19:10:18    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:18    104s] ---------------------------------------------------------------------------------------------
[12/07 19:10:18    104s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:18    104s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.3 % )     0:00:05.8 /  0:00:05.8    1.0
[12/07 19:10:18    104s] [ DrvReport              ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:10:18    104s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/07 19:10:18    104s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  11.6 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 19:10:18    104s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:18    104s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:18    104s] [ EarlyGlobalRoute       ]      1   0:00:01.3  (  14.8 % )     0:00:01.3 /  0:00:01.0    0.8
[12/07 19:10:18    104s] [ ExtractRC              ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:18    104s] [ TimingUpdate           ]      1   0:00:00.5  (   5.1 % )     0:00:05.4 /  0:00:05.4    1.0
[12/07 19:10:18    104s] [ FullDelayCalc          ]      1   0:00:04.9  (  54.9 % )     0:00:04.9 /  0:00:04.9    1.0
[12/07 19:10:18    104s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[12/07 19:10:18    104s] [ MISC                   ]          0:00:00.5  (   5.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:10:18    104s] ---------------------------------------------------------------------------------------------
[12/07 19:10:18    104s]  InitOpt #1 TOTAL                   0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:08.6    1.0
[12/07 19:10:18    104s] ---------------------------------------------------------------------------------------------
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/07 19:10:18    104s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:10:18    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=2024.0M
[12/07 19:10:18    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2024.0M, EPOCH TIME: 1701994218.622292
[12/07 19:10:18    104s] Processing tracks to init pin-track alignment.
[12/07 19:10:18    104s] z: 2, totalTracks: 1
[12/07 19:10:18    104s] z: 4, totalTracks: 1
[12/07 19:10:18    104s] z: 6, totalTracks: 1
[12/07 19:10:18    104s] z: 8, totalTracks: 1
[12/07 19:10:18    104s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:18    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2024.0M, EPOCH TIME: 1701994218.637684
[12/07 19:10:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:18    104s] OPERPROF:     Starting CMU at level 3, MEM:2024.0M, EPOCH TIME: 1701994218.667270
[12/07 19:10:18    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2024.0M, EPOCH TIME: 1701994218.669029
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:18    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2024.0M, EPOCH TIME: 1701994218.671529
[12/07 19:10:18    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2024.0M, EPOCH TIME: 1701994218.671599
[12/07 19:10:18    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2024.0M, EPOCH TIME: 1701994218.671963
[12/07 19:10:18    104s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2024.0MB).
[12/07 19:10:18    104s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2024.0M, EPOCH TIME: 1701994218.675437
[12/07 19:10:18    104s] TotalInstCnt at PhyDesignMc Initialization: 23516
[12/07 19:10:18    104s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=2024.0M
[12/07 19:10:18    104s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2024.0M, EPOCH TIME: 1701994218.710017
[12/07 19:10:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.058, MEM:2024.0M, EPOCH TIME: 1701994218.768182
[12/07 19:10:18    104s] TotalInstCnt at PhyDesignMc Destruction: 23516
[12/07 19:10:18    104s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:10:18    104s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=2024.0M
[12/07 19:10:18    104s] OPERPROF: Starting DPlace-Init at level 1, MEM:2024.0M, EPOCH TIME: 1701994218.768819
[12/07 19:10:18    104s] Processing tracks to init pin-track alignment.
[12/07 19:10:18    104s] z: 2, totalTracks: 1
[12/07 19:10:18    104s] z: 4, totalTracks: 1
[12/07 19:10:18    104s] z: 6, totalTracks: 1
[12/07 19:10:18    104s] z: 8, totalTracks: 1
[12/07 19:10:18    104s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:18    104s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2024.0M, EPOCH TIME: 1701994218.783071
[12/07 19:10:18    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:18    104s] OPERPROF:     Starting CMU at level 3, MEM:2024.0M, EPOCH TIME: 1701994218.809929
[12/07 19:10:18    104s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2024.0M, EPOCH TIME: 1701994218.811495
[12/07 19:10:18    104s] 
[12/07 19:10:18    104s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:18    104s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2024.0M, EPOCH TIME: 1701994218.813856
[12/07 19:10:18    104s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2024.0M, EPOCH TIME: 1701994218.813928
[12/07 19:10:18    104s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2024.0M, EPOCH TIME: 1701994218.814234
[12/07 19:10:18    105s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2024.0MB).
[12/07 19:10:18    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2024.0M, EPOCH TIME: 1701994218.817590
[12/07 19:10:18    105s] TotalInstCnt at PhyDesignMc Initialization: 23516
[12/07 19:10:18    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:45 mem=2024.0M
[12/07 19:10:18    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2024.0M, EPOCH TIME: 1701994218.851479
[12/07 19:10:18    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:18    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2024.0M, EPOCH TIME: 1701994218.910412
[12/07 19:10:18    105s] TotalInstCnt at PhyDesignMc Destruction: 23516
[12/07 19:10:18    105s] *** Starting optimizing excluded clock nets MEM= 2024.0M) ***
[12/07 19:10:18    105s] *info: No excluded clock nets to be optimized.
[12/07 19:10:18    105s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2024.0M) ***
[12/07 19:10:18    105s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/07 19:10:18    105s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/07 19:10:18    105s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 19:10:18    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.1
[12/07 19:10:18    105s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:45.1/0:01:46.9 (1.0), mem = 2024.0M
[12/07 19:10:18    105s] ### Creating RouteCongInterface, started
[12/07 19:10:18    105s] ### Creating TopoMgr, started
[12/07 19:10:18    105s] ### Creating TopoMgr, finished
[12/07 19:10:18    105s] #optDebug: Start CG creation (mem=2024.0M)
[12/07 19:10:18    105s]  ...initializing CG  maxDriveDist 789.739000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 78.973500 
[12/07 19:10:19    105s] (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s]  ...processing cgPrt (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s]  ...processing cgEgp (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s]  ...processing cgPbk (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s]  ...processing cgNrb(cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s]  ...processing cgObs (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s]  ...processing cgCon (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s]  ...processing cgPdm (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:19    105s] 
[12/07 19:10:19    105s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:10:19    105s] 
[12/07 19:10:19    105s] #optDebug: {0, 1.000}
[12/07 19:10:19    105s] ### Creating RouteCongInterface, finished
[12/07 19:10:19    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.1
[12/07 19:10:19    105s] Updated routing constraints on 0 nets.
[12/07 19:10:19    105s] Bottom Preferred Layer:
[12/07 19:10:19    105s]     None
[12/07 19:10:19    105s] Via Pillar Rule:
[12/07 19:10:19    105s]     None
[12/07 19:10:19    105s] Finished writing unified metrics of routing constraints.
[12/07 19:10:19    105s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:45.3/0:01:47.1 (1.0), mem = 2220.9M
[12/07 19:10:19    105s] 
[12/07 19:10:19    105s] =============================================================================================
[12/07 19:10:19    105s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[12/07 19:10:19    105s] =============================================================================================
[12/07 19:10:19    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:19    105s] ---------------------------------------------------------------------------------------------
[12/07 19:10:19    105s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  90.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:19    105s] [ MISC                   ]          0:00:00.0  (   9.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:10:19    105s] ---------------------------------------------------------------------------------------------
[12/07 19:10:19    105s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:19    105s] ---------------------------------------------------------------------------------------------
[12/07 19:10:19    105s] 
[12/07 19:10:19    105s] End: GigaOpt Route Type Constraints Refinement
[12/07 19:10:19    105s] The useful skew maximum allowed delay is: 0.3
[12/07 19:10:19    105s] Deleting Lib Analyzer.
[12/07 19:10:19    105s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:45.9/0:01:47.7 (1.0), mem = 2220.9M
[12/07 19:10:19    105s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:10:19    105s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=2220.9M
[12/07 19:10:19    105s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=2220.9M
[12/07 19:10:19    105s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 19:10:19    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.2
[12/07 19:10:19    105s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:10:19    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=2220.9M
[12/07 19:10:19    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2220.9M, EPOCH TIME: 1701994219.781301
[12/07 19:10:19    105s] Processing tracks to init pin-track alignment.
[12/07 19:10:19    105s] z: 2, totalTracks: 1
[12/07 19:10:19    105s] z: 4, totalTracks: 1
[12/07 19:10:19    105s] z: 6, totalTracks: 1
[12/07 19:10:19    105s] z: 8, totalTracks: 1
[12/07 19:10:19    105s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:19    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2220.9M, EPOCH TIME: 1701994219.796306
[12/07 19:10:19    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:19    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:19    106s] 
[12/07 19:10:19    106s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:19    106s] OPERPROF:     Starting CMU at level 3, MEM:2220.9M, EPOCH TIME: 1701994219.823537
[12/07 19:10:19    106s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2220.9M, EPOCH TIME: 1701994219.825123
[12/07 19:10:19    106s] 
[12/07 19:10:19    106s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:19    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2220.9M, EPOCH TIME: 1701994219.827617
[12/07 19:10:19    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2220.9M, EPOCH TIME: 1701994219.827691
[12/07 19:10:19    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2220.9M, EPOCH TIME: 1701994219.828009
[12/07 19:10:19    106s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2220.9MB).
[12/07 19:10:19    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.050, MEM:2220.9M, EPOCH TIME: 1701994219.831451
[12/07 19:10:19    106s] TotalInstCnt at PhyDesignMc Initialization: 23516
[12/07 19:10:19    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=2220.9M
[12/07 19:10:19    106s] 
[12/07 19:10:19    106s] Footprint cell information for calculating maxBufDist
[12/07 19:10:19    106s] *info: There are 14 candidate Buffer cells
[12/07 19:10:19    106s] *info: There are 14 candidate Inverter cells
[12/07 19:10:19    106s] 
[12/07 19:10:20    106s] #optDebug: Start CG creation (mem=2220.9M)
[12/07 19:10:20    106s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[12/07 19:10:20    106s] (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s]  ...processing cgPrt (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s]  ...processing cgEgp (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s]  ...processing cgPbk (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s]  ...processing cgNrb(cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s]  ...processing cgObs (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s]  ...processing cgCon (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s]  ...processing cgPdm (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2220.9M)
[12/07 19:10:20    106s] ### Creating RouteCongInterface, started
[12/07 19:10:20    106s] 
[12/07 19:10:20    106s] Creating Lib Analyzer ...
[12/07 19:10:20    106s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:10:20    106s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:10:20    106s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:10:20    106s] 
[12/07 19:10:20    106s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:20    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=2220.9M
[12/07 19:10:20    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=2220.9M
[12/07 19:10:20    107s] Creating Lib Analyzer, finished. 
[12/07 19:10:20    107s] 
[12/07 19:10:20    107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:10:20    107s] 
[12/07 19:10:20    107s] #optDebug: {0, 1.000}
[12/07 19:10:20    107s] ### Creating RouteCongInterface, finished
[12/07 19:10:20    107s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:10:21    107s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2239.9M, EPOCH TIME: 1701994221.085380
[12/07 19:10:21    107s] Found 0 hard placement blockage before merging.
[12/07 19:10:21    107s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2239.9M, EPOCH TIME: 1701994221.085732
[12/07 19:10:21    107s] 
[12/07 19:10:21    107s] Netlist preparation processing... 
[12/07 19:10:21    107s] Removed 0 instance
[12/07 19:10:21    107s] *info: Marking 0 isolation instances dont touch
[12/07 19:10:21    107s] *info: Marking 0 level shifter instances dont touch
[12/07 19:10:21    107s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:10:21    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2255.9M, EPOCH TIME: 1701994221.186267
[12/07 19:10:21    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23516).
[12/07 19:10:21    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:21    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:21    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:21    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.065, MEM:2143.9M, EPOCH TIME: 1701994221.250926
[12/07 19:10:21    107s] TotalInstCnt at PhyDesignMc Destruction: 23516
[12/07 19:10:21    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.2
[12/07 19:10:21    107s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:47.4/0:01:49.2 (1.0), mem = 2143.9M
[12/07 19:10:21    107s] 
[12/07 19:10:21    107s] =============================================================================================
[12/07 19:10:21    107s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[12/07 19:10:21    107s] =============================================================================================
[12/07 19:10:21    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:21    107s] ---------------------------------------------------------------------------------------------
[12/07 19:10:21    107s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  30.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:10:21    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:21    107s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  11.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:21    107s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.0    0.9
[12/07 19:10:21    107s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.3 % )     0:00:00.6 /  0:00:00.5    1.0
[12/07 19:10:21    107s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  26.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:10:21    107s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:10:21    107s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:21    107s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:21    107s] [ MISC                   ]          0:00:00.3  (  21.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:10:21    107s] ---------------------------------------------------------------------------------------------
[12/07 19:10:21    107s]  SimplifyNetlist #1 TOTAL           0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/07 19:10:21    107s] ---------------------------------------------------------------------------------------------
[12/07 19:10:21    107s] 
[12/07 19:10:21    107s] Deleting Lib Analyzer.
[12/07 19:10:21    107s] Begin: GigaOpt high fanout net optimization
[12/07 19:10:21    107s] GigaOpt HFN: use maxLocalDensity 1.2
[12/07 19:10:21    107s] GigaOpt HFN: use maxLocalDensity 1.2
[12/07 19:10:21    107s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 19:10:21    107s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 19:10:21    107s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:47.7/0:01:49.5 (1.0), mem = 2143.9M
[12/07 19:10:21    107s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:10:21    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.3
[12/07 19:10:21    107s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:10:21    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=2143.9M
[12/07 19:10:21    107s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:10:21    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2143.9M, EPOCH TIME: 1701994221.575236
[12/07 19:10:21    107s] Processing tracks to init pin-track alignment.
[12/07 19:10:21    107s] z: 2, totalTracks: 1
[12/07 19:10:21    107s] z: 4, totalTracks: 1
[12/07 19:10:21    107s] z: 6, totalTracks: 1
[12/07 19:10:21    107s] z: 8, totalTracks: 1
[12/07 19:10:21    107s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:21    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2143.9M, EPOCH TIME: 1701994221.590009
[12/07 19:10:21    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:21    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:21    107s] 
[12/07 19:10:21    107s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:21    107s] OPERPROF:     Starting CMU at level 3, MEM:2143.9M, EPOCH TIME: 1701994221.617137
[12/07 19:10:21    107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2143.9M, EPOCH TIME: 1701994221.618751
[12/07 19:10:21    107s] 
[12/07 19:10:21    107s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:21    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2143.9M, EPOCH TIME: 1701994221.621118
[12/07 19:10:21    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2143.9M, EPOCH TIME: 1701994221.621196
[12/07 19:10:21    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2143.9M, EPOCH TIME: 1701994221.621517
[12/07 19:10:21    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2143.9MB).
[12/07 19:10:21    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2143.9M, EPOCH TIME: 1701994221.624875
[12/07 19:10:21    107s] TotalInstCnt at PhyDesignMc Initialization: 23516
[12/07 19:10:21    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=2143.9M
[12/07 19:10:21    107s] ### Creating RouteCongInterface, started
[12/07 19:10:21    107s] 
[12/07 19:10:21    107s] Creating Lib Analyzer ...
[12/07 19:10:21    107s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:10:21    107s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:10:21    107s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:10:21    107s] 
[12/07 19:10:21    107s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:22    108s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=2143.9M
[12/07 19:10:22    108s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=2143.9M
[12/07 19:10:22    108s] Creating Lib Analyzer, finished. 
[12/07 19:10:22    108s] 
[12/07 19:10:22    108s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/07 19:10:22    108s] 
[12/07 19:10:22    108s] #optDebug: {0, 1.000}
[12/07 19:10:22    108s] ### Creating RouteCongInterface, finished
[12/07 19:10:22    108s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:10:22    109s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 19:10:22    109s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 19:10:22    109s] [GPS-DRV] maxDensity (design): 0.95
[12/07 19:10:22    109s] [GPS-DRV] maxLocalDensity: 1.2
[12/07 19:10:22    109s] [GPS-DRV] MaxBufDistForPlaceBlk: 103 Microns
[12/07 19:10:22    109s] [GPS-DRV] All active and enabled setup views
[12/07 19:10:22    109s] [GPS-DRV]     func_default
[12/07 19:10:22    109s] [GPS-DRV] maxTran off
[12/07 19:10:22    109s] [GPS-DRV] maxCap off
[12/07 19:10:22    109s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 19:10:22    109s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/07 19:10:22    109s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 19:10:22    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2201.2M, EPOCH TIME: 1701994222.885479
[12/07 19:10:22    109s] Found 0 hard placement blockage before merging.
[12/07 19:10:22    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2201.2M, EPOCH TIME: 1701994222.885765
[12/07 19:10:23    109s] +---------+---------+--------+---------+------------+--------+
[12/07 19:10:23    109s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[12/07 19:10:23    109s] +---------+---------+--------+---------+------------+--------+
[12/07 19:10:23    109s] |   69.86%|        -|  -2.272|-1054.081|   0:00:00.0| 2201.2M|
[12/07 19:10:23    109s] Info: violation cost 1.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 19:10:26    112s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:10:26    112s] |   70.68%|      264|   0.000|    0.000|   0:00:03.0| 2249.8M|
[12/07 19:10:26    112s] +---------+---------+--------+---------+------------+--------+
[12/07 19:10:26    112s] 
[12/07 19:10:26    112s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=2249.8M) ***
[12/07 19:10:26    112s] Finished writing unified metrics of routing constraints.
[12/07 19:10:26    112s] Bottom Preferred Layer:
[12/07 19:10:26    112s]     None
[12/07 19:10:26    112s] Via Pillar Rule:
[12/07 19:10:26    112s]     None
[12/07 19:10:26    112s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:10:26    112s] Total-nets :: 32041, Stn-nets :: 276, ratio :: 0.861396 %, Total-len 380411, Stn-len 63139.4
[12/07 19:10:26    112s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2230.7M, EPOCH TIME: 1701994226.439993
[12/07 19:10:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23780).
[12/07 19:10:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:26    112s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.064, MEM:2164.7M, EPOCH TIME: 1701994226.503662
[12/07 19:10:26    112s] TotalInstCnt at PhyDesignMc Destruction: 23780
[12/07 19:10:26    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.3
[12/07 19:10:26    112s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:01:52.7/0:01:54.5 (1.0), mem = 2164.7M
[12/07 19:10:26    112s] 
[12/07 19:10:26    112s] =============================================================================================
[12/07 19:10:26    112s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[12/07 19:10:26    112s] =============================================================================================
[12/07 19:10:26    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:26    112s] ---------------------------------------------------------------------------------------------
[12/07 19:10:26    112s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:10:26    112s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   9.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:10:26    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:26    112s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:26    112s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 19:10:26    112s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:10:26    112s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:26    112s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/07 19:10:26    112s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/07 19:10:26    112s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:26    112s] [ OptEval                ]      1   0:00:00.4  (   7.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:10:26    112s] [ OptCommit              ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:26    112s] [ PostCommitDelayUpdate  ]      1   0:00:00.2  (   3.2 % )     0:00:02.3 /  0:00:02.3    1.0
[12/07 19:10:26    112s] [ IncrDelayCalc          ]     10   0:00:02.2  (  43.2 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 19:10:26    112s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 19:10:26    112s] [ IncrTimingUpdate       ]      1   0:00:00.4  (   8.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:10:26    112s] [ MISC                   ]          0:00:00.7  (  14.1 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:10:26    112s] ---------------------------------------------------------------------------------------------
[12/07 19:10:26    112s]  DrvOpt #1 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[12/07 19:10:26    112s] ---------------------------------------------------------------------------------------------
[12/07 19:10:26    112s] 
[12/07 19:10:26    112s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/07 19:10:26    112s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/07 19:10:26    112s] End: GigaOpt high fanout net optimization
[12/07 19:10:26    112s] Begin: GigaOpt DRV Optimization
[12/07 19:10:26    112s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 19:10:26    112s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 19:10:26    112s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:52.7/0:01:54.5 (1.0), mem = 2164.7M
[12/07 19:10:26    112s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:10:26    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.4
[12/07 19:10:26    112s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:10:26    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=2164.7M
[12/07 19:10:26    112s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:10:26    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2164.7M, EPOCH TIME: 1701994226.558989
[12/07 19:10:26    112s] Processing tracks to init pin-track alignment.
[12/07 19:10:26    112s] z: 2, totalTracks: 1
[12/07 19:10:26    112s] z: 4, totalTracks: 1
[12/07 19:10:26    112s] z: 6, totalTracks: 1
[12/07 19:10:26    112s] z: 8, totalTracks: 1
[12/07 19:10:26    112s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:26    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2164.7M, EPOCH TIME: 1701994226.573452
[12/07 19:10:26    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:26    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:26    112s] 
[12/07 19:10:26    112s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:26    112s] OPERPROF:     Starting CMU at level 3, MEM:2164.7M, EPOCH TIME: 1701994226.599919
[12/07 19:10:26    112s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2164.7M, EPOCH TIME: 1701994226.601573
[12/07 19:10:26    112s] 
[12/07 19:10:26    112s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:26    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2164.7M, EPOCH TIME: 1701994226.603939
[12/07 19:10:26    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2164.7M, EPOCH TIME: 1701994226.604008
[12/07 19:10:26    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2164.7M, EPOCH TIME: 1701994226.604322
[12/07 19:10:26    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2164.7MB).
[12/07 19:10:26    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2164.7M, EPOCH TIME: 1701994226.607630
[12/07 19:10:26    112s] TotalInstCnt at PhyDesignMc Initialization: 23780
[12/07 19:10:26    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=2164.7M
[12/07 19:10:26    112s] ### Creating RouteCongInterface, started
[12/07 19:10:26    113s] 
[12/07 19:10:26    113s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/07 19:10:26    113s] 
[12/07 19:10:26    113s] #optDebug: {0, 1.000}
[12/07 19:10:26    113s] ### Creating RouteCongInterface, finished
[12/07 19:10:26    113s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:10:27    113s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 19:10:27    113s] [GPS-DRV] maxDensity (design): 0.95
[12/07 19:10:27    113s] [GPS-DRV] maxLocalDensity: 1.2
[12/07 19:10:27    113s] [GPS-DRV] MaxBufDistForPlaceBlk: 103 Microns
[12/07 19:10:27    113s] [GPS-DRV] All active and enabled setup views
[12/07 19:10:27    113s] [GPS-DRV]     func_default
[12/07 19:10:27    113s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:10:27    113s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:10:27    113s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 19:10:27    113s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/07 19:10:27    113s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 19:10:27    113s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2221.9M, EPOCH TIME: 1701994227.378004
[12/07 19:10:27    113s] Found 0 hard placement blockage before merging.
[12/07 19:10:27    113s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2221.9M, EPOCH TIME: 1701994227.378304
[12/07 19:10:27    113s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:10:27    113s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 19:10:27    113s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:10:27    113s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 19:10:27    113s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:10:27    113s] Info: violation cost 8117.501953 (cap = 0.849759, tran = 8109.652344, len = 0.000000, fanout load = 0.000000, fanout count = 7.000000, glitch 0.000000)
[12/07 19:10:27    113s] |   166|  2371|    -1.11|     3|     3|    -0.11|     0|     0|     0|     0|     0.22|     0.00|       0|       0|       0| 70.68%|          |         |
[12/07 19:10:29    115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:10:29    115s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|      41|       6|      12| 70.77%| 0:00:02.0|  2261.6M|
[12/07 19:10:29    115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:10:29    115s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.60|     0.00|       0|       0|       0| 70.77%| 0:00:00.0|  2261.6M|
[12/07 19:10:29    115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:10:29    115s] Finished writing unified metrics of routing constraints.
[12/07 19:10:29    115s] Bottom Preferred Layer:
[12/07 19:10:29    115s]     None
[12/07 19:10:29    115s] Via Pillar Rule:
[12/07 19:10:29    115s]     None
[12/07 19:10:29    115s] 
[12/07 19:10:29    115s] *** Finish DRV Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2261.6M) ***
[12/07 19:10:29    115s] 
[12/07 19:10:29    115s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:10:29    115s] Total-nets :: 32088, Stn-nets :: 279, ratio :: 0.869484 %, Total-len 380416, Stn-len 63140.9
[12/07 19:10:29    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2242.6M, EPOCH TIME: 1701994229.621970
[12/07 19:10:29    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23827).
[12/07 19:10:29    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:29    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:29    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:29    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2168.6M, EPOCH TIME: 1701994229.684417
[12/07 19:10:29    115s] TotalInstCnt at PhyDesignMc Destruction: 23827
[12/07 19:10:29    115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.4
[12/07 19:10:29    115s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:55.8/0:01:57.7 (1.0), mem = 2168.6M
[12/07 19:10:29    115s] 
[12/07 19:10:29    115s] =============================================================================================
[12/07 19:10:29    115s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[12/07 19:10:29    115s] =============================================================================================
[12/07 19:10:29    115s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:29    115s] ---------------------------------------------------------------------------------------------
[12/07 19:10:29    115s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.2    1.0
[12/07 19:10:29    115s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:29    115s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:29    115s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.0    0.9
[12/07 19:10:29    115s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:10:29    115s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:29    115s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:02.0 /  0:00:02.0    1.0
[12/07 19:10:29    115s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 19:10:29    115s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:29    115s] [ OptEval                ]      2   0:00:00.4  (  12.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:10:29    115s] [ OptCommit              ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:10:29    115s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   2.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 19:10:29    115s] [ IncrDelayCalc          ]     14   0:00:00.9  (  28.7 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 19:10:29    115s] [ DrvFindVioNets         ]      3   0:00:00.2  (   5.0 % )     0:00:00.2 /  0:00:00.2    0.9
[12/07 19:10:29    115s] [ DrvComputeSummary      ]      3   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:10:29    115s] [ IncrTimingUpdate       ]      2   0:00:00.4  (  11.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:10:29    115s] [ MISC                   ]          0:00:00.7  (  21.5 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:10:29    115s] ---------------------------------------------------------------------------------------------
[12/07 19:10:29    115s]  DrvOpt #2 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[12/07 19:10:29    115s] ---------------------------------------------------------------------------------------------
[12/07 19:10:29    115s] 
[12/07 19:10:29    115s] End: GigaOpt DRV Optimization
[12/07 19:10:29    115s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 19:10:29    115s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 19:10:29    115s] **opt_design ... cpu = 0:00:20, real = 0:00:20, mem = 1608.9M, totSessionCpu=0:01:56 **
[12/07 19:10:29    116s] 
[12/07 19:10:29    116s] Active setup views:
[12/07 19:10:29    116s]  func_default
[12/07 19:10:29    116s]   Dominating endpoints: 0
[12/07 19:10:29    116s]   Dominating TNS: -0.000
[12/07 19:10:29    116s] 
[12/07 19:10:29    116s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:10:29    116s] Deleting Lib Analyzer.
[12/07 19:10:29    116s] Begin: GigaOpt Global Optimization
[12/07 19:10:29    116s] *info: use new DP (enabled)
[12/07 19:10:29    116s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/07 19:10:29    116s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/07 19:10:29    116s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:10:29    116s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:56.1/0:01:57.9 (1.0), mem = 2206.7M
[12/07 19:10:29    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.5
[12/07 19:10:29    116s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:10:29    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=2206.7M
[12/07 19:10:29    116s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:10:29    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:2206.7M, EPOCH TIME: 1701994229.965828
[12/07 19:10:29    116s] Processing tracks to init pin-track alignment.
[12/07 19:10:29    116s] z: 2, totalTracks: 1
[12/07 19:10:29    116s] z: 4, totalTracks: 1
[12/07 19:10:29    116s] z: 6, totalTracks: 1
[12/07 19:10:29    116s] z: 8, totalTracks: 1
[12/07 19:10:29    116s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:29    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2206.7M, EPOCH TIME: 1701994229.980490
[12/07 19:10:29    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:29    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:30    116s] 
[12/07 19:10:30    116s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:30    116s] OPERPROF:     Starting CMU at level 3, MEM:2206.7M, EPOCH TIME: 1701994230.008145
[12/07 19:10:30    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2206.7M, EPOCH TIME: 1701994230.009891
[12/07 19:10:30    116s] 
[12/07 19:10:30    116s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:30    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2206.7M, EPOCH TIME: 1701994230.012274
[12/07 19:10:30    116s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2206.7M, EPOCH TIME: 1701994230.012343
[12/07 19:10:30    116s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2206.7M, EPOCH TIME: 1701994230.012644
[12/07 19:10:30    116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2206.7MB).
[12/07 19:10:30    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2206.7M, EPOCH TIME: 1701994230.016311
[12/07 19:10:30    116s] TotalInstCnt at PhyDesignMc Initialization: 23827
[12/07 19:10:30    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=2206.7M
[12/07 19:10:30    116s] ### Creating RouteCongInterface, started
[12/07 19:10:30    116s] 
[12/07 19:10:30    116s] Creating Lib Analyzer ...
[12/07 19:10:30    116s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:10:30    116s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:10:30    116s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:10:30    116s] 
[12/07 19:10:30    116s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:30    116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:57 mem=2206.7M
[12/07 19:10:30    116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:57 mem=2206.7M
[12/07 19:10:30    116s] Creating Lib Analyzer, finished. 
[12/07 19:10:30    116s] 
[12/07 19:10:30    116s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:10:30    116s] 
[12/07 19:10:30    116s] #optDebug: {0, 1.000}
[12/07 19:10:30    116s] ### Creating RouteCongInterface, finished
[12/07 19:10:30    116s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:10:30    117s] *info: 1 clock net excluded
[12/07 19:10:30    117s] *info: 68 no-driver nets excluded.
[12/07 19:10:31    117s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2225.8M, EPOCH TIME: 1701994231.051176
[12/07 19:10:31    117s] Found 0 hard placement blockage before merging.
[12/07 19:10:31    117s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2225.8M, EPOCH TIME: 1701994231.051481
[12/07 19:10:31    117s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/07 19:10:31    117s] +--------+--------+---------+------------+--------+------------+---------+------------------------------------------+
[12/07 19:10:31    117s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View |Pathgroup|                End Point                 |
[12/07 19:10:31    117s] +--------+--------+---------+------------+--------+------------+---------+------------------------------------------+
[12/07 19:10:31    117s] |   0.000|   0.000|   70.77%|   0:00:00.0| 2225.8M|func_default|       NA| NA                                       |
[12/07 19:10:31    117s] +--------+--------+---------+------------+--------+------------+---------+------------------------------------------+
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2225.8M) ***
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2225.8M) ***
[12/07 19:10:31    117s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:10:31    117s] Finished writing unified metrics of routing constraints.
[12/07 19:10:31    117s] Bottom Preferred Layer:
[12/07 19:10:31    117s]     None
[12/07 19:10:31    117s] Via Pillar Rule:
[12/07 19:10:31    117s]     None
[12/07 19:10:31    117s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/07 19:10:31    117s] Total-nets :: 32088, Stn-nets :: 279, ratio :: 0.869484 %, Total-len 380416, Stn-len 63140.9
[12/07 19:10:31    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2206.7M, EPOCH TIME: 1701994231.428372
[12/07 19:10:31    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23827).
[12/07 19:10:31    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:31    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:31    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:31    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2166.7M, EPOCH TIME: 1701994231.489203
[12/07 19:10:31    117s] TotalInstCnt at PhyDesignMc Destruction: 23827
[12/07 19:10:31    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.5
[12/07 19:10:31    117s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.5 (1.0), totSession cpu/real = 0:01:57.7/0:01:59.5 (1.0), mem = 2166.7M
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s] =============================================================================================
[12/07 19:10:31    117s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[12/07 19:10:31    117s] =============================================================================================
[12/07 19:10:31    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:31    117s] ---------------------------------------------------------------------------------------------
[12/07 19:10:31    117s] [ SlackTraversorInit     ]      1   0:00:00.1  (   9.6 % )     0:00:00.1 /  0:00:00.2    1.1
[12/07 19:10:31    117s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  31.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:10:31    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:31    117s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:31    117s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:10:31    117s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.2 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:10:31    117s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:31    117s] [ TransformInit          ]      1   0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.4    1.0
[12/07 19:10:31    117s] [ MISC                   ]          0:00:00.2  (  15.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:31    117s] ---------------------------------------------------------------------------------------------
[12/07 19:10:31    117s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.6    1.0
[12/07 19:10:31    117s] ---------------------------------------------------------------------------------------------
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s] End: GigaOpt Global Optimization
[12/07 19:10:31    117s] *** Timing Is met
[12/07 19:10:31    117s] *** Check timing (0:00:00.0)
[12/07 19:10:31    117s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:10:31    117s] Deleting Lib Analyzer.
[12/07 19:10:31    117s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/07 19:10:31    117s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/07 19:10:31    117s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:10:31    117s] ### Creating LA Mngr. totSessionCpu=0:01:58 mem=2166.7M
[12/07 19:10:31    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:58 mem=2166.7M
[12/07 19:10:31    117s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 19:10:31    117s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:10:31    117s] ### Creating PhyDesignMc. totSessionCpu=0:01:58 mem=2224.0M
[12/07 19:10:31    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:2224.0M, EPOCH TIME: 1701994231.559551
[12/07 19:10:31    117s] Processing tracks to init pin-track alignment.
[12/07 19:10:31    117s] z: 2, totalTracks: 1
[12/07 19:10:31    117s] z: 4, totalTracks: 1
[12/07 19:10:31    117s] z: 6, totalTracks: 1
[12/07 19:10:31    117s] z: 8, totalTracks: 1
[12/07 19:10:31    117s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:31    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2224.0M, EPOCH TIME: 1701994231.573869
[12/07 19:10:31    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:31    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:31    117s] OPERPROF:     Starting CMU at level 3, MEM:2224.0M, EPOCH TIME: 1701994231.600205
[12/07 19:10:31    117s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2224.0M, EPOCH TIME: 1701994231.601753
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:10:31    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2224.0M, EPOCH TIME: 1701994231.604114
[12/07 19:10:31    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2224.0M, EPOCH TIME: 1701994231.604187
[12/07 19:10:31    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2224.0M, EPOCH TIME: 1701994231.604460
[12/07 19:10:31    117s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2224.0MB).
[12/07 19:10:31    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2224.0M, EPOCH TIME: 1701994231.607893
[12/07 19:10:31    117s] TotalInstCnt at PhyDesignMc Initialization: 23827
[12/07 19:10:31    117s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:58 mem=2224.0M
[12/07 19:10:31    117s] Begin: Area Reclaim Optimization
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s] Creating Lib Analyzer ...
[12/07 19:10:31    117s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:57.9/0:01:59.7 (1.0), mem = 2224.0M
[12/07 19:10:31    117s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:10:31    117s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:10:31    117s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:10:31    117s] 
[12/07 19:10:31    117s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:10:32    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=2226.0M
[12/07 19:10:32    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=2226.0M
[12/07 19:10:32    118s] Creating Lib Analyzer, finished. 
[12/07 19:10:32    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.6
[12/07 19:10:32    118s] ### Creating RouteCongInterface, started
[12/07 19:10:32    118s] 
[12/07 19:10:32    118s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:10:32    118s] 
[12/07 19:10:32    118s] #optDebug: {0, 1.000}
[12/07 19:10:32    118s] ### Creating RouteCongInterface, finished
[12/07 19:10:32    118s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:10:32    118s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2226.0M, EPOCH TIME: 1701994232.476904
[12/07 19:10:32    118s] Found 0 hard placement blockage before merging.
[12/07 19:10:32    118s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2226.0M, EPOCH TIME: 1701994232.477225
[12/07 19:10:32    118s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.77
[12/07 19:10:32    118s] +---------+---------+--------+--------+------------+--------+
[12/07 19:10:32    118s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 19:10:32    118s] +---------+---------+--------+--------+------------+--------+
[12/07 19:10:32    118s] |   70.77%|        -|   0.000|   0.000|   0:00:00.0| 2226.0M|
[12/07 19:10:33    119s] |   70.77%|        0|   0.000|   0.000|   0:00:01.0| 2227.0M|
[12/07 19:10:33    119s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:10:33    119s] |   70.77%|        0|   0.000|   0.000|   0:00:00.0| 2227.0M|
[12/07 19:10:34    120s] |   70.73%|        5|   0.000|   0.000|   0:00:01.0| 2251.6M|
[12/07 19:10:39    125s] |   70.18%|      266|   0.000|   0.000|   0:00:05.0| 2258.6M|
[12/07 19:10:40    126s] |   70.17%|       28|   0.000|   0.000|   0:00:01.0| 2258.6M|
[12/07 19:10:40    126s] |   70.17%|        0|   0.000|   0.000|   0:00:00.0| 2258.6M|
[12/07 19:10:40    126s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:10:40    127s] |   70.17%|        0|   0.000|   0.000|   0:00:00.0| 2258.6M|
[12/07 19:10:40    127s] +---------+---------+--------+--------+------------+--------+
[12/07 19:10:40    127s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.17
[12/07 19:10:40    127s] 
[12/07 19:10:40    127s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 13 Resize = 294 **
[12/07 19:10:40    127s] --------------------------------------------------------------
[12/07 19:10:40    127s] |                                   | Total     | Sequential |
[12/07 19:10:40    127s] --------------------------------------------------------------
[12/07 19:10:40    127s] | Num insts resized                 |     268  |       3    |
[12/07 19:10:40    127s] | Num insts undone                  |       0  |       0    |
[12/07 19:10:40    127s] | Num insts Downsized               |     268  |       3    |
[12/07 19:10:40    127s] | Num insts Samesized               |       0  |       0    |
[12/07 19:10:40    127s] | Num insts Upsized                 |       0  |       0    |
[12/07 19:10:40    127s] | Num multiple commits+uncommits    |      26  |       -    |
[12/07 19:10:40    127s] --------------------------------------------------------------
[12/07 19:10:40    127s] Finished writing unified metrics of routing constraints.
[12/07 19:10:40    127s] Bottom Preferred Layer:
[12/07 19:10:40    127s]     None
[12/07 19:10:40    127s] Via Pillar Rule:
[12/07 19:10:40    127s]     None
[12/07 19:10:40    127s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:10:40    127s] 
[12/07 19:10:40    127s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/07 19:10:40    127s] End: Core Area Reclaim Optimization (cpu = 0:00:09.1) (real = 0:00:09.0) **
[12/07 19:10:40    127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.6
[12/07 19:10:40    127s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:02:07.0/0:02:08.8 (1.0), mem = 2258.6M
[12/07 19:10:40    127s] 
[12/07 19:10:40    127s] =============================================================================================
[12/07 19:10:40    127s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[12/07 19:10:40    127s] =============================================================================================
[12/07 19:10:40    127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:10:40    127s] ---------------------------------------------------------------------------------------------
[12/07 19:10:40    127s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:10:40    127s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   5.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:10:40    127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:40    127s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    1.0
[12/07 19:10:40    127s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:10:40    127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:40    127s] [ OptimizationStep       ]      1   0:00:00.4  (   4.3 % )     0:00:08.2 /  0:00:08.2    1.0
[12/07 19:10:40    127s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.4 % )     0:00:07.8 /  0:00:07.8    1.0
[12/07 19:10:40    127s] [ OptGetWeight           ]    185   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:40    127s] [ OptEval                ]    185   0:00:01.8  (  19.8 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 19:10:40    127s] [ OptCommit              ]    185   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:10:40    127s] [ PostCommitDelayUpdate  ]    185   0:00:00.3  (   3.4 % )     0:00:04.3 /  0:00:04.3    1.0
[12/07 19:10:40    127s] [ IncrDelayCalc          ]     66   0:00:04.0  (  44.1 % )     0:00:04.0 /  0:00:04.0    1.0
[12/07 19:10:40    127s] [ IncrTimingUpdate       ]     12   0:00:01.5  (  16.4 % )     0:00:01.5 /  0:00:01.5    1.0
[12/07 19:10:40    127s] [ MISC                   ]          0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:10:40    127s] ---------------------------------------------------------------------------------------------
[12/07 19:10:40    127s]  AreaOpt #1 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.1    1.0
[12/07 19:10:40    127s] ---------------------------------------------------------------------------------------------
[12/07 19:10:40    127s] 
[12/07 19:10:40    127s] Executing incremental physical updates
[12/07 19:10:40    127s] Executing incremental physical updates
[12/07 19:10:40    127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2239.5M, EPOCH TIME: 1701994240.872331
[12/07 19:10:40    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23814).
[12/07 19:10:40    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:40    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:40    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:40    127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2172.5M, EPOCH TIME: 1701994240.933302
[12/07 19:10:40    127s] TotalInstCnt at PhyDesignMc Destruction: 23814
[12/07 19:10:40    127s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2172.49M, totSessionCpu=0:02:07).
[12/07 19:10:41    127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2172.5M, EPOCH TIME: 1701994241.233428
[12/07 19:10:41    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:41    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:41    127s] 
[12/07 19:10:41    127s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:41    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2172.5M, EPOCH TIME: 1701994241.262536
[12/07 19:10:41    127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:41    127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:41    127s] **INFO: Flow update: Design is easy to close.
[12/07 19:10:41    127s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:07.5/0:02:09.2 (1.0), mem = 2172.5M
[12/07 19:10:41    127s] User Input Parameters:
[12/07 19:10:41    127s] - Congestion Driven    : On
[12/07 19:10:41    127s] - Timing Driven        : On
[12/07 19:10:41    127s] - Area-Violation Based : On
[12/07 19:10:41    127s] - Start Rollback Level : -5
[12/07 19:10:41    127s] - Legalized            : On
[12/07 19:10:41    127s] - Window Based         : Off
[12/07 19:10:41    127s] - eDen incr mode       : Off
[12/07 19:10:41    127s] - Small incr mode      : Off
[12/07 19:10:41    127s] 
[12/07 19:10:41    127s] 
[12/07 19:10:41    127s] *** Start incrementalPlace ***
[12/07 19:10:41    127s] no activity file in design. spp won't run.
[12/07 19:10:41    127s] Effort level <high> specified for reg2reg path_group
[12/07 19:10:41    127s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2174.5M, EPOCH TIME: 1701994241.638916
[12/07 19:10:41    127s] No Views given, use default active views for adaptive view pruning
[12/07 19:10:41    127s] SKP will enable view:
[12/07 19:10:41    127s]   func_default
[12/07 19:10:41    127s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:2174.5M, EPOCH TIME: 1701994241.646704
[12/07 19:10:41    127s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2174.5M, EPOCH TIME: 1701994241.646810
[12/07 19:10:41    127s] Starting Early Global Route congestion estimation: mem = 2174.5M
[12/07 19:10:41    127s] (I)      ==================== Layers =====================
[12/07 19:10:41    127s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:41    127s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:10:41    127s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:41    127s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:10:41    127s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:10:41    127s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:41    127s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:10:41    127s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:10:41    127s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:10:41    127s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:10:41    127s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:10:41    127s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:10:41    127s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:10:41    127s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:10:41    127s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:10:41    127s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:10:41    127s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:10:41    127s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:10:41    127s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:10:41    127s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:10:41    127s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:10:41    127s] (I)      Started Import and model ( Curr Mem: 2174.49 MB )
[12/07 19:10:41    127s] (I)      Default pattern map key = filter_top_default.
[12/07 19:10:41    127s] (I)      == Non-default Options ==
[12/07 19:10:41    127s] (I)      Maximum routing layer                              : 11
[12/07 19:10:41    127s] (I)      Number of threads                                  : 1
[12/07 19:10:41    127s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 19:10:41    127s] (I)      Method to set GCell size                           : row
[12/07 19:10:41    127s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:10:41    127s] (I)      Use row-based GCell size
[12/07 19:10:41    127s] (I)      Use row-based GCell align
[12/07 19:10:41    127s] (I)      layer 0 area = 80000
[12/07 19:10:41    127s] (I)      layer 1 area = 80000
[12/07 19:10:41    127s] (I)      layer 2 area = 80000
[12/07 19:10:41    127s] (I)      layer 3 area = 80000
[12/07 19:10:41    127s] (I)      layer 4 area = 80000
[12/07 19:10:41    127s] (I)      layer 5 area = 80000
[12/07 19:10:41    127s] (I)      layer 6 area = 80000
[12/07 19:10:41    127s] (I)      layer 7 area = 80000
[12/07 19:10:41    127s] (I)      layer 8 area = 80000
[12/07 19:10:41    127s] (I)      layer 9 area = 400000
[12/07 19:10:41    127s] (I)      layer 10 area = 400000
[12/07 19:10:41    127s] (I)      GCell unit size   : 3420
[12/07 19:10:41    127s] (I)      GCell multiplier  : 1
[12/07 19:10:41    127s] (I)      GCell row height  : 3420
[12/07 19:10:41    127s] (I)      Actual row height : 3420
[12/07 19:10:41    127s] (I)      GCell align ref   : 40000 40280
[12/07 19:10:41    127s] [NR-eGR] Track table information for default rule: 
[12/07 19:10:41    127s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:10:41    127s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:10:41    127s] (I)      ==================== Default via =====================
[12/07 19:10:41    127s] (I)      +----+------------------+----------------------------+
[12/07 19:10:41    127s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:10:41    127s] (I)      +----+------------------+----------------------------+
[12/07 19:10:41    127s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:10:41    127s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:10:41    127s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:10:41    127s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:10:41    127s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:10:41    127s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:10:41    127s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:10:41    127s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:10:41    127s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:10:41    127s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:10:41    127s] (I)      +----+------------------+----------------------------+
[12/07 19:10:41    127s] [NR-eGR] Read 43156 PG shapes
[12/07 19:10:41    127s] [NR-eGR] Read 0 clock shapes
[12/07 19:10:41    127s] [NR-eGR] Read 0 other shapes
[12/07 19:10:41    127s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:10:41    127s] [NR-eGR] #Instance Blockages : 0
[12/07 19:10:41    127s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:10:41    127s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:10:41    127s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:10:41    127s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:10:41    127s] [NR-eGR] #Other Blockages    : 0
[12/07 19:10:41    127s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:10:41    127s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:10:41    127s] [NR-eGR] Read 32075 nets ( ignored 0 )
[12/07 19:10:41    127s] (I)      early_global_route_priority property id does not exist.
[12/07 19:10:41    127s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:10:41    127s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:10:41    127s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:10:41    127s] (I)      Number of ignored nets                =      0
[12/07 19:10:41    127s] (I)      Number of connected nets              =      0
[12/07 19:10:41    127s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:10:41    127s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:10:41    127s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:10:41    127s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:10:41    127s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:10:41    127s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:10:41    127s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:10:41    127s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:10:41    127s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:10:41    127s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:10:41    127s] (I)      Ndr track 0 does not exist
[12/07 19:10:41    127s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:10:41    127s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:10:41    127s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:10:41    127s] (I)      Site width          :   400  (dbu)
[12/07 19:10:41    127s] (I)      Row height          :  3420  (dbu)
[12/07 19:10:41    127s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:10:41    127s] (I)      GCell width         :  3420  (dbu)
[12/07 19:10:41    127s] (I)      GCell height        :  3420  (dbu)
[12/07 19:10:41    127s] (I)      Grid                :   207   206    11
[12/07 19:10:41    127s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:10:41    127s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:10:41    127s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:10:41    127s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:10:41    127s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:10:41    127s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:10:41    127s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:10:41    127s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:10:41    127s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:10:41    127s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:10:41    127s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:10:41    127s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:10:41    127s] (I)      --------------------------------------------------------
[12/07 19:10:41    127s] 
[12/07 19:10:41    127s] [NR-eGR] ============ Routing rule table ============
[12/07 19:10:41    127s] [NR-eGR] Rule id: 0  Nets: 32075
[12/07 19:10:41    127s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:10:41    127s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:10:41    127s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:10:41    127s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:10:41    127s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:10:41    127s] [NR-eGR] ========================================
[12/07 19:10:41    127s] [NR-eGR] 
[12/07 19:10:41    127s] (I)      =============== Blocked Tracks ===============
[12/07 19:10:41    127s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:41    127s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:10:41    127s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:41    127s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:10:41    127s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:10:41    127s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:10:41    127s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:10:41    127s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:10:41    127s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:10:41    127s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:10:41    127s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:10:41    127s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:10:41    127s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:10:41    127s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:10:41    127s] (I)      +-------+---------+----------+---------------+
[12/07 19:10:41    127s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.31 sec, Curr Mem: 2197.52 MB )
[12/07 19:10:41    128s] (I)      Reset routing kernel
[12/07 19:10:41    128s] (I)      Started Global Routing ( Curr Mem: 2197.52 MB )
[12/07 19:10:41    128s] (I)      totalPins=92221  totalGlobalPin=88765 (96.25%)
[12/07 19:10:41    128s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:10:42    128s] (I)      
[12/07 19:10:42    128s] (I)      ============  Phase 1a Route ============
[12/07 19:10:42    128s] [NR-eGR] Layer group 1: route 32075 net(s) in layer range [2, 11]
[12/07 19:10:42    128s] (I)      Usage: 208822 = (105888 H, 102934 V) = (6.89% H, 7.23% V) = (1.811e+05um H, 1.760e+05um V)
[12/07 19:10:42    128s] (I)      
[12/07 19:10:42    128s] (I)      ============  Phase 1b Route ============
[12/07 19:10:42    128s] (I)      Usage: 208822 = (105888 H, 102934 V) = (6.89% H, 7.23% V) = (1.811e+05um H, 1.760e+05um V)
[12/07 19:10:42    128s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.570856e+05um
[12/07 19:10:42    128s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:10:42    128s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:10:42    128s] (I)      
[12/07 19:10:42    128s] (I)      ============  Phase 1c Route ============
[12/07 19:10:42    128s] (I)      Usage: 208822 = (105888 H, 102934 V) = (6.89% H, 7.23% V) = (1.811e+05um H, 1.760e+05um V)
[12/07 19:10:42    128s] (I)      
[12/07 19:10:42    128s] (I)      ============  Phase 1d Route ============
[12/07 19:10:42    128s] (I)      Usage: 208822 = (105888 H, 102934 V) = (6.89% H, 7.23% V) = (1.811e+05um H, 1.760e+05um V)
[12/07 19:10:42    128s] (I)      
[12/07 19:10:42    128s] (I)      ============  Phase 1e Route ============
[12/07 19:10:42    128s] (I)      Usage: 208822 = (105888 H, 102934 V) = (6.89% H, 7.23% V) = (1.811e+05um H, 1.760e+05um V)
[12/07 19:10:42    128s] (I)      
[12/07 19:10:42    128s] (I)      ============  Phase 1l Route ============
[12/07 19:10:42    128s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.570856e+05um
[12/07 19:10:42    128s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:10:42    128s] (I)      Layer  2:     340202    105063        15           0      362819    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Layer  3:     370444     96333         0           0      381924    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Layer  4:     340202     31755         0           0      362819    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Layer  5:     370444     12422         0           0      381924    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Layer  6:     340202      1800         0           0      362819    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Layer  7:     370444        77         0           0      381924    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Layer  8:     258326         1         0       53831      308988    (14.84%) 
[12/07 19:10:42    128s] (I)      Layer  9:     265534         5         0       83214      298710    (21.79%) 
[12/07 19:10:42    128s] (I)      Layer 10:     144935        51         0           0      145128    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:10:42    128s] (I)      Total:       2953791    247507        15      137044     3139823    ( 4.18%) 
[12/07 19:10:42    128s] (I)      
[12/07 19:10:42    128s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:10:42    128s] [NR-eGR]                        OverCon            
[12/07 19:10:42    128s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:10:42    128s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 19:10:42    128s] [NR-eGR] ----------------------------------------------
[12/07 19:10:42    128s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal2 ( 2)        11( 0.03%)   ( 0.03%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR] ----------------------------------------------
[12/07 19:10:42    128s] [NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[12/07 19:10:42    128s] [NR-eGR] 
[12/07 19:10:42    128s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.45 sec, Curr Mem: 2203.52 MB )
[12/07 19:10:42    128s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:10:42    128s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.470, REAL:0.781, MEM:2203.5M, EPOCH TIME: 1701994242.427897
[12/07 19:10:42    128s] OPERPROF: Starting HotSpotCal at level 1, MEM:2203.5M, EPOCH TIME: 1701994242.427949
[12/07 19:10:42    128s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:10:42    128s] Early Global Route congestion estimation runtime: 0.78 seconds, mem = 2203.5M
[12/07 19:10:42    128s] [hotspot] +------------+---------------+---------------+
[12/07 19:10:42    128s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:10:42    128s] [hotspot] +------------+---------------+---------------+
[12/07 19:10:42    128s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:10:42    128s] [hotspot] +------------+---------------+---------------+
[12/07 19:10:42    128s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:10:42    128s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2203.5M, EPOCH TIME: 1701994242.431781
[12/07 19:10:42    128s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/07 19:10:42    128s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:10:42    128s] 
[12/07 19:10:42    128s] === incrementalPlace Internal Loop 1 ===
[12/07 19:10:42    128s] OPERPROF: Starting IPInitSPData at level 1, MEM:2203.5M, EPOCH TIME: 1701994242.432444
[12/07 19:10:42    128s] Processing tracks to init pin-track alignment.
[12/07 19:10:42    128s] z: 2, totalTracks: 1
[12/07 19:10:42    128s] z: 4, totalTracks: 1
[12/07 19:10:42    128s] z: 6, totalTracks: 1
[12/07 19:10:42    128s] z: 8, totalTracks: 1
[12/07 19:10:42    128s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:10:42    128s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2203.5M, EPOCH TIME: 1701994242.447890
[12/07 19:10:42    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:42    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:10:42    128s] 
[12/07 19:10:42    128s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:10:42    128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.031, MEM:2203.5M, EPOCH TIME: 1701994242.478411
[12/07 19:10:42    128s] OPERPROF:   Starting post-place ADS at level 2, MEM:2203.5M, EPOCH TIME: 1701994242.478498
[12/07 19:10:42    128s] ADSU 0.702 -> 0.702. site 287493.000 -> 287493.000. GS 13.680
[12/07 19:10:42    128s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.049, MEM:2203.5M, EPOCH TIME: 1701994242.527063
[12/07 19:10:42    128s] OPERPROF:   Starting spMPad at level 2, MEM:2191.5M, EPOCH TIME: 1701994242.528455
[12/07 19:10:42    128s] OPERPROF:     Starting spContextMPad at level 3, MEM:2191.5M, EPOCH TIME: 1701994242.529493
[12/07 19:10:42    128s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2191.5M, EPOCH TIME: 1701994242.529560
[12/07 19:10:42    128s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.006, MEM:2191.5M, EPOCH TIME: 1701994242.534096
[12/07 19:10:42    128s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2191.5M, EPOCH TIME: 1701994242.540094
[12/07 19:10:42    128s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2191.5M, EPOCH TIME: 1701994242.540844
[12/07 19:10:42    128s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2191.5M, EPOCH TIME: 1701994242.542579
[12/07 19:10:42    128s] no activity file in design. spp won't run.
[12/07 19:10:42    128s] [spp] 0
[12/07 19:10:42    128s] [adp] 0:1:1:3
[12/07 19:10:42    128s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.005, MEM:2191.5M, EPOCH TIME: 1701994242.547942
[12/07 19:10:42    128s] SP #FI/SF FL/PI 0/0 23814/0
[12/07 19:10:42    128s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.120, REAL:0.119, MEM:2191.5M, EPOCH TIME: 1701994242.551424
[12/07 19:10:42    128s] PP off. flexM 0
[12/07 19:10:42    128s] OPERPROF: Starting CDPad at level 1, MEM:2194.6M, EPOCH TIME: 1701994242.567704
[12/07 19:10:42    128s] 3DP is on.
[12/07 19:10:42    128s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/07 19:10:42    128s] design sh 0.121. rd 0.200
[12/07 19:10:42    128s] design sh 0.121. rd 0.200
[12/07 19:10:42    128s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/07 19:10:42    128s] design sh 0.103. rd 0.200
[12/07 19:10:42    128s] CDPadU 0.897 -> 0.804. R=0.702, N=23814, GS=1.710
[12/07 19:10:42    128s] OPERPROF: Finished CDPad at level 1, CPU:0.220, REAL:0.218, MEM:2205.9M, EPOCH TIME: 1701994242.785775
[12/07 19:10:42    128s] OPERPROF: Starting InitSKP at level 1, MEM:2205.9M, EPOCH TIME: 1701994242.785935
[12/07 19:10:42    128s] no activity file in design. spp won't run.
[12/07 19:10:43    129s] no activity file in design. spp won't run.
[12/07 19:10:44    130s] OPERPROF: Finished InitSKP at level 1, CPU:2.040, REAL:2.040, MEM:2242.8M, EPOCH TIME: 1701994244.825916
[12/07 19:10:44    130s] *** Finished SKP initialization (cpu=0:00:02.0, real=0:00:02.0)***
[12/07 19:10:44    130s] NP #FI/FS/SF FL/PI: 0/0/0 23814/0
[12/07 19:10:44    130s] no activity file in design. spp won't run.
[12/07 19:10:44    130s] 
[12/07 19:10:44    130s] AB Est...
[12/07 19:10:44    130s] OPERPROF: Starting npPlace at level 1, MEM:2252.4M, EPOCH TIME: 1701994244.915764
[12/07 19:10:44    130s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.080, MEM:2280.6M, EPOCH TIME: 1701994244.995267
[12/07 19:10:45    130s] Iteration  4: Skipped, with CDP Off
[12/07 19:10:45    130s] 
[12/07 19:10:45    130s] AB Est...
[12/07 19:10:45    130s] OPERPROF: Starting npPlace at level 1, MEM:2280.6M, EPOCH TIME: 1701994245.055072
[12/07 19:10:45    130s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.061, MEM:2280.6M, EPOCH TIME: 1701994245.116200
[12/07 19:10:45    131s] Iteration  5: Skipped, with CDP Off
[12/07 19:10:45    131s] 
[12/07 19:10:45    131s] AB Est...
[12/07 19:10:45    131s] OPERPROF: Starting npPlace at level 1, MEM:2280.6M, EPOCH TIME: 1701994245.175029
[12/07 19:10:45    131s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.064, MEM:2280.6M, EPOCH TIME: 1701994245.238894
[12/07 19:10:45    131s] Iteration  6: Skipped, with CDP Off
[12/07 19:10:45    131s] OPERPROF: Starting npPlace at level 1, MEM:2280.6M, EPOCH TIME: 1701994245.388805
[12/07 19:10:51    136s] Iteration  7: Total net bbox = 2.618e+05 (1.31e+05 1.31e+05)
[12/07 19:10:51    136s]               Est.  stn bbox = 3.473e+05 (1.74e+05 1.74e+05)
[12/07 19:10:51    136s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 2341.4M
[12/07 19:10:51    136s] OPERPROF: Finished npPlace at level 1, CPU:5.730, REAL:5.783, MEM:2341.4M, EPOCH TIME: 1701994251.171313
[12/07 19:10:51    137s] no activity file in design. spp won't run.
[12/07 19:10:51    137s] NP #FI/FS/SF FL/PI: 0/0/0 23814/0
[12/07 19:10:51    137s] no activity file in design. spp won't run.
[12/07 19:10:51    137s] OPERPROF: Starting npPlace at level 1, MEM:2325.4M, EPOCH TIME: 1701994251.435057
[12/07 19:10:58    144s] Iteration  8: Total net bbox = 2.752e+05 (1.36e+05 1.39e+05)
[12/07 19:10:58    144s]               Est.  stn bbox = 3.608e+05 (1.79e+05 1.82e+05)
[12/07 19:10:58    144s]               cpu = 0:00:07.1 real = 0:00:07.0 mem = 2316.5M
[12/07 19:10:58    144s] OPERPROF: Finished npPlace at level 1, CPU:7.150, REAL:7.237, MEM:2316.5M, EPOCH TIME: 1701994258.672518
[12/07 19:10:58    144s] Legalizing MH Cells... 0 / 0 (level 6)
[12/07 19:10:58    144s] No instances found in the vector
[12/07 19:10:58    144s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2316.5M, DRC: 0)
[12/07 19:10:58    144s] 0 (out of 0) MH cells were successfully legalized.
[12/07 19:10:58    144s] no activity file in design. spp won't run.
[12/07 19:10:58    144s] NP #FI/FS/SF FL/PI: 0/0/0 23814/0
[12/07 19:10:58    144s] no activity file in design. spp won't run.
[12/07 19:10:58    144s] OPERPROF: Starting npPlace at level 1, MEM:2316.5M, EPOCH TIME: 1701994258.936903
[12/07 19:11:07    152s] Iteration  9: Total net bbox = 2.731e+05 (1.34e+05 1.39e+05)
[12/07 19:11:07    152s]               Est.  stn bbox = 3.574e+05 (1.77e+05 1.81e+05)
[12/07 19:11:07    152s]               cpu = 0:00:08.3 real = 0:00:09.0 mem = 2319.3M
[12/07 19:11:07    152s] OPERPROF: Finished npPlace at level 1, CPU:8.290, REAL:8.298, MEM:2319.3M, EPOCH TIME: 1701994267.234494
[12/07 19:11:07    153s] Legalizing MH Cells... 0 / 0 (level 7)
[12/07 19:11:07    153s] No instances found in the vector
[12/07 19:11:07    153s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2319.3M, DRC: 0)
[12/07 19:11:07    153s] 0 (out of 0) MH cells were successfully legalized.
[12/07 19:11:07    153s] no activity file in design. spp won't run.
[12/07 19:11:07    153s] NP #FI/FS/SF FL/PI: 0/0/0 23814/0
[12/07 19:11:07    153s] no activity file in design. spp won't run.
[12/07 19:11:07    153s] OPERPROF: Starting npPlace at level 1, MEM:2319.3M, EPOCH TIME: 1701994267.579743
[12/07 19:11:07    153s] Starting Early Global Route supply map. mem = 2328.0M
[12/07 19:11:07    153s] (I)      ==================== Layers =====================
[12/07 19:11:07    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:07    153s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:11:07    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:07    153s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:11:07    153s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:11:07    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:07    153s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:11:07    153s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:11:07    153s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:11:07    153s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:11:07    153s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:11:07    153s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:11:07    153s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:11:07    153s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:11:07    153s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:11:07    153s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:11:07    153s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:11:07    153s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:11:07    153s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:11:07    153s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:11:07    153s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:07    153s] Finished Early Global Route supply map. mem = 2339.8M
[12/07 19:11:25    171s] Iteration 10: Total net bbox = 2.933e+05 (1.45e+05 1.48e+05)
[12/07 19:11:25    171s]               Est.  stn bbox = 3.771e+05 (1.87e+05 1.90e+05)
[12/07 19:11:25    171s]               cpu = 0:00:18.3 real = 0:00:18.0 mem = 2349.0M
[12/07 19:11:25    171s] OPERPROF: Finished npPlace at level 1, CPU:18.290, REAL:18.318, MEM:2349.0M, EPOCH TIME: 1701994285.898012
[12/07 19:11:25    171s] Legalizing MH Cells... 0 / 0 (level 8)
[12/07 19:11:25    171s] No instances found in the vector
[12/07 19:11:25    171s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2349.0M, DRC: 0)
[12/07 19:11:25    171s] 0 (out of 0) MH cells were successfully legalized.
[12/07 19:11:25    171s] no activity file in design. spp won't run.
[12/07 19:11:25    171s] NP #FI/FS/SF FL/PI: 0/0/0 23814/0
[12/07 19:11:26    171s] no activity file in design. spp won't run.
[12/07 19:11:26    171s] OPERPROF: Starting npPlace at level 1, MEM:2349.0M, EPOCH TIME: 1701994286.164504
[12/07 19:11:26    171s] GP RA stats: MHOnly 0 nrInst 23814 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/07 19:11:30    176s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2351.0M, EPOCH TIME: 1701994290.937841
[12/07 19:11:30    176s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.003, MEM:2351.0M, EPOCH TIME: 1701994290.941168
[12/07 19:11:30    176s] Iteration 11: Total net bbox = 2.904e+05 (1.44e+05 1.46e+05)
[12/07 19:11:30    176s]               Est.  stn bbox = 3.737e+05 (1.86e+05 1.87e+05)
[12/07 19:11:30    176s]               cpu = 0:00:04.7 real = 0:00:04.0 mem = 2351.0M
[12/07 19:11:30    176s] OPERPROF: Finished npPlace at level 1, CPU:4.760, REAL:4.784, MEM:2351.0M, EPOCH TIME: 1701994290.948514
[12/07 19:11:31    176s] Legalizing MH Cells... 0 / 0 (level 9)
[12/07 19:11:31    176s] No instances found in the vector
[12/07 19:11:31    176s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2335.0M, DRC: 0)
[12/07 19:11:31    176s] 0 (out of 0) MH cells were successfully legalized.
[12/07 19:11:31    176s] Move report: Timing Driven Placement moves 23814 insts, mean move: 5.29 um, max move: 152.25 um 
[12/07 19:11:31    176s] 	Max move on inst (fir_filter/FE_OFC31_FE_DBTN0_n_32): (32.20, 124.45) --> (104.07, 204.82)
[12/07 19:11:31    176s] no activity file in design. spp won't run.
[12/07 19:11:31    176s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2335.0M, EPOCH TIME: 1701994291.033091
[12/07 19:11:31    176s] Saved padding area to DB
[12/07 19:11:31    176s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2335.0M, EPOCH TIME: 1701994291.035179
[12/07 19:11:31    176s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:2335.0M, EPOCH TIME: 1701994291.038484
[12/07 19:11:31    176s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2335.0M, EPOCH TIME: 1701994291.042499
[12/07 19:11:31    176s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 19:11:31    176s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.010, REAL:0.004, MEM:2335.0M, EPOCH TIME: 1701994291.046742
[12/07 19:11:31    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:31    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:31    176s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2335.0M, EPOCH TIME: 1701994291.048883
[12/07 19:11:31    176s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2335.0M, EPOCH TIME: 1701994291.049116
[12/07 19:11:31    176s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.018, MEM:2335.0M, EPOCH TIME: 1701994291.051090
[12/07 19:11:31    176s] 
[12/07 19:11:31    176s] Finished Incremental Placement (cpu=0:00:48.4, real=0:00:49.0, mem=2335.0M)
[12/07 19:11:31    176s] CongRepair sets shifter mode to gplace
[12/07 19:11:31    176s] TDRefine: refinePlace mode is spiral
[12/07 19:11:31    176s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2335.0M, EPOCH TIME: 1701994291.053243
[12/07 19:11:31    176s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2335.0M, EPOCH TIME: 1701994291.053325
[12/07 19:11:31    176s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2335.0M, EPOCH TIME: 1701994291.053424
[12/07 19:11:31    176s] Processing tracks to init pin-track alignment.
[12/07 19:11:31    176s] z: 2, totalTracks: 1
[12/07 19:11:31    176s] z: 4, totalTracks: 1
[12/07 19:11:31    176s] z: 6, totalTracks: 1
[12/07 19:11:31    176s] z: 8, totalTracks: 1
[12/07 19:11:31    176s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:11:31    176s] All LLGs are deleted
[12/07 19:11:31    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:31    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:31    176s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2335.0M, EPOCH TIME: 1701994291.063849
[12/07 19:11:31    176s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2335.0M, EPOCH TIME: 1701994291.063993
[12/07 19:11:31    176s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2335.0M, EPOCH TIME: 1701994291.068873
[12/07 19:11:31    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:31    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:31    176s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2335.0M, EPOCH TIME: 1701994291.070669
[12/07 19:11:31    176s] Max number of tech site patterns supported in site array is 256.
[12/07 19:11:31    176s] Core basic site is CoreSite
[12/07 19:11:31    176s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2335.0M, EPOCH TIME: 1701994291.092689
[12/07 19:11:31    176s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:11:31    176s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:11:31    176s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.005, MEM:2335.0M, EPOCH TIME: 1701994291.098007
[12/07 19:11:31    176s] Fast DP-INIT is on for default
[12/07 19:11:31    176s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:11:31    176s] Atter site array init, number of instance map data is 0.
[12/07 19:11:31    176s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.033, MEM:2335.0M, EPOCH TIME: 1701994291.103727
[12/07 19:11:31    176s] 
[12/07 19:11:31    176s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:11:31    176s] OPERPROF:         Starting CMU at level 5, MEM:2335.0M, EPOCH TIME: 1701994291.106946
[12/07 19:11:31    176s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2335.0M, EPOCH TIME: 1701994291.108526
[12/07 19:11:31    176s] 
[12/07 19:11:31    176s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:11:31    176s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.042, MEM:2335.0M, EPOCH TIME: 1701994291.110959
[12/07 19:11:31    176s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2335.0M, EPOCH TIME: 1701994291.111044
[12/07 19:11:31    176s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2335.0M, EPOCH TIME: 1701994291.111501
[12/07 19:11:31    176s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2335.0MB).
[12/07 19:11:31    176s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.062, MEM:2335.0M, EPOCH TIME: 1701994291.115306
[12/07 19:11:31    176s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.062, MEM:2335.0M, EPOCH TIME: 1701994291.115355
[12/07 19:11:31    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.2
[12/07 19:11:31    176s] OPERPROF:   Starting RefinePlace at level 2, MEM:2335.0M, EPOCH TIME: 1701994291.115467
[12/07 19:11:31    176s] *** Starting place_detail (0:02:57 mem=2335.0M) ***
[12/07 19:11:31    176s] 
[12/07 19:11:31    176s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:11:31    176s] Total net bbox length = 3.027e+05 (1.546e+05 1.481e+05) (ext = 2.369e+03)
[12/07 19:11:31    176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:11:31    176s] (I)      Default pattern map key = filter_top_default.
[12/07 19:11:31    176s] (I)      Default pattern map key = filter_top_default.
[12/07 19:11:31    176s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2335.0M, EPOCH TIME: 1701994291.149259
[12/07 19:11:31    176s] Starting refinePlace ...
[12/07 19:11:31    176s] (I)      Default pattern map key = filter_top_default.
[12/07 19:11:31    176s] (I)      Default pattern map key = filter_top_default.
[12/07 19:11:31    176s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2335.0M, EPOCH TIME: 1701994291.192804
[12/07 19:11:31    176s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:11:31    176s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2335.0M, EPOCH TIME: 1701994291.192954
[12/07 19:11:31    176s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2335.0M, EPOCH TIME: 1701994291.193281
[12/07 19:11:31    176s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2335.0M, EPOCH TIME: 1701994291.193342
[12/07 19:11:31    176s] DDP markSite nrRow 183 nrJob 183
[12/07 19:11:31    176s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2335.0M, EPOCH TIME: 1701994291.194008
[12/07 19:11:31    176s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2335.0M, EPOCH TIME: 1701994291.194063
[12/07 19:11:31    176s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 19:11:31    176s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2335.0M, EPOCH TIME: 1701994291.205662
[12/07 19:11:31    176s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2335.0M, EPOCH TIME: 1701994291.205766
[12/07 19:11:31    176s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.010, REAL:0.005, MEM:2335.0M, EPOCH TIME: 1701994291.210323
[12/07 19:11:31    176s] ** Cut row section cpu time 0:00:00.0.
[12/07 19:11:31    176s]  ** Cut row section real time 0:00:00.0.
[12/07 19:11:31    176s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.010, REAL:0.005, MEM:2335.0M, EPOCH TIME: 1701994291.210451
[12/07 19:11:31    177s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 19:11:31    177s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2335.0MB) @(0:02:57 - 0:02:57).
[12/07 19:11:31    177s] Move report: preRPlace moves 23779 insts, mean move: 0.11 um, max move: 2.24 um 
[12/07 19:11:31    177s] 	Max move on inst (fir_filter/g877914): (282.33, 207.84) --> (282.20, 209.95)
[12/07 19:11:31    177s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[12/07 19:11:31    177s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 19:11:31    177s] Placement tweakage begins.
[12/07 19:11:31    177s] wire length = 3.721e+05
[12/07 19:11:32    178s] wire length = 3.700e+05
[12/07 19:11:32    178s] Placement tweakage ends.
[12/07 19:11:32    178s] Move report: tweak moves 4981 insts, mean move: 1.94 um, max move: 49.20 um 
[12/07 19:11:32    178s] 	Max move on inst (fir_filter/FE_OFC89_din_r_8): (164.40, 102.22) --> (213.60, 102.22)
[12/07 19:11:32    178s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=2346.2MB) @(0:02:57 - 0:02:59).
[12/07 19:11:33    178s] 
[12/07 19:11:33    178s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:11:33    179s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:11:33    179s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:11:33    179s] Move report: legalization moves 43 insts, mean move: 0.82 um, max move: 4.34 um spiral
[12/07 19:11:33    179s] 	Max move on inst (spi/FE_OFC283_register_value_0): (172.62, 136.43) --> (170.00, 134.71)
[12/07 19:11:33    179s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 19:11:33    179s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:11:33    179s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2314.2MB) @(0:02:59 - 0:02:59).
[12/07 19:11:33    179s] Move report: Detail placement moves 23814 insts, mean move: 0.50 um, max move: 49.53 um 
[12/07 19:11:33    179s] 	Max move on inst (fir_filter/FE_OFC89_din_r_8): (164.42, 102.57) --> (213.60, 102.22)
[12/07 19:11:33    179s] 	Runtime: CPU: 0:00:02.4 REAL: 0:00:02.0 MEM: 2314.2MB
[12/07 19:11:33    179s] Statistics of distance of Instance movement in refine placement:
[12/07 19:11:33    179s]   maximum (X+Y) =        49.53 um
[12/07 19:11:33    179s]   inst (fir_filter/FE_OFC89_din_r_8) with max move: (164.424, 102.575) -> (213.6, 102.22)
[12/07 19:11:33    179s]   mean    (X+Y) =         0.50 um
[12/07 19:11:33    179s] Total instances moved : 23814
[12/07 19:11:33    179s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.430, REAL:2.462, MEM:2314.2M, EPOCH TIME: 1701994293.611751
[12/07 19:11:33    179s] Summary Report:
[12/07 19:11:33    179s] Instances move: 23814 (out of 23814 movable)
[12/07 19:11:33    179s] Instances flipped: 0
[12/07 19:11:33    179s] Mean displacement: 0.50 um
[12/07 19:11:33    179s] Max displacement: 49.53 um (Instance: fir_filter/FE_OFC89_din_r_8) (164.424, 102.575) -> (213.6, 102.22)
[12/07 19:11:33    179s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[12/07 19:11:33    179s] Total net bbox length = 3.010e+05 (1.529e+05 1.481e+05) (ext = 2.366e+03)
[12/07 19:11:33    179s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2314.2MB
[12/07 19:11:33    179s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2314.2MB) @(0:02:57 - 0:02:59).
[12/07 19:11:33    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.2
[12/07 19:11:33    179s] *** Finished place_detail (0:02:59 mem=2314.2M) ***
[12/07 19:11:33    179s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.480, REAL:2.506, MEM:2314.2M, EPOCH TIME: 1701994293.621044
[12/07 19:11:33    179s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2314.2M, EPOCH TIME: 1701994293.621096
[12/07 19:11:33    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23814).
[12/07 19:11:33    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:33    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:33    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:33    179s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.069, MEM:2263.2M, EPOCH TIME: 1701994293.690271
[12/07 19:11:33    179s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.610, REAL:2.637, MEM:2263.2M, EPOCH TIME: 1701994293.690405
[12/07 19:11:33    179s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2263.2M, EPOCH TIME: 1701994293.690996
[12/07 19:11:33    179s] Starting Early Global Route congestion estimation: mem = 2263.2M
[12/07 19:11:33    179s] (I)      ==================== Layers =====================
[12/07 19:11:33    179s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:33    179s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:11:33    179s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:33    179s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:11:33    179s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:11:33    179s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:33    179s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:11:33    179s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:11:33    179s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:11:33    179s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:11:33    179s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:11:33    179s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:11:33    179s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:11:33    179s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:11:33    179s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:11:33    179s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:11:33    179s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:11:33    179s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:11:33    179s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:11:33    179s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:11:33    179s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:11:33    179s] (I)      Started Import and model ( Curr Mem: 2263.23 MB )
[12/07 19:11:33    179s] (I)      Default pattern map key = filter_top_default.
[12/07 19:11:33    179s] (I)      == Non-default Options ==
[12/07 19:11:33    179s] (I)      Maximum routing layer                              : 11
[12/07 19:11:33    179s] (I)      Number of threads                                  : 1
[12/07 19:11:33    179s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 19:11:33    179s] (I)      Method to set GCell size                           : row
[12/07 19:11:33    179s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:11:33    179s] (I)      Use row-based GCell size
[12/07 19:11:33    179s] (I)      Use row-based GCell align
[12/07 19:11:33    179s] (I)      layer 0 area = 80000
[12/07 19:11:33    179s] (I)      layer 1 area = 80000
[12/07 19:11:33    179s] (I)      layer 2 area = 80000
[12/07 19:11:33    179s] (I)      layer 3 area = 80000
[12/07 19:11:33    179s] (I)      layer 4 area = 80000
[12/07 19:11:33    179s] (I)      layer 5 area = 80000
[12/07 19:11:33    179s] (I)      layer 6 area = 80000
[12/07 19:11:33    179s] (I)      layer 7 area = 80000
[12/07 19:11:33    179s] (I)      layer 8 area = 80000
[12/07 19:11:33    179s] (I)      layer 9 area = 400000
[12/07 19:11:33    179s] (I)      layer 10 area = 400000
[12/07 19:11:33    179s] (I)      GCell unit size   : 3420
[12/07 19:11:33    179s] (I)      GCell multiplier  : 1
[12/07 19:11:33    179s] (I)      GCell row height  : 3420
[12/07 19:11:33    179s] (I)      Actual row height : 3420
[12/07 19:11:33    179s] (I)      GCell align ref   : 40000 40280
[12/07 19:11:33    179s] [NR-eGR] Track table information for default rule: 
[12/07 19:11:33    179s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:11:33    179s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:11:33    179s] (I)      ==================== Default via =====================
[12/07 19:11:33    179s] (I)      +----+------------------+----------------------------+
[12/07 19:11:33    179s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:11:33    179s] (I)      +----+------------------+----------------------------+
[12/07 19:11:33    179s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:11:33    179s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:11:33    179s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:11:33    179s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:11:33    179s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:11:33    179s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:11:33    179s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:11:33    179s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:11:33    179s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:11:33    179s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:11:33    179s] (I)      +----+------------------+----------------------------+
[12/07 19:11:33    179s] [NR-eGR] Read 43156 PG shapes
[12/07 19:11:33    179s] [NR-eGR] Read 0 clock shapes
[12/07 19:11:33    179s] [NR-eGR] Read 0 other shapes
[12/07 19:11:33    179s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:11:33    179s] [NR-eGR] #Instance Blockages : 0
[12/07 19:11:33    179s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:11:33    179s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:11:33    179s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:11:33    179s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:11:33    179s] [NR-eGR] #Other Blockages    : 0
[12/07 19:11:33    179s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:11:33    179s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:11:33    179s] [NR-eGR] Read 32075 nets ( ignored 0 )
[12/07 19:11:33    179s] (I)      early_global_route_priority property id does not exist.
[12/07 19:11:33    179s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:11:33    179s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:11:33    179s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:11:33    179s] (I)      Number of ignored nets                =      0
[12/07 19:11:33    179s] (I)      Number of connected nets              =      0
[12/07 19:11:33    179s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:11:33    179s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:11:33    179s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:11:33    179s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:11:33    179s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:11:33    179s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:11:33    179s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:11:33    179s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:11:33    179s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:11:33    179s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:11:33    179s] (I)      Ndr track 0 does not exist
[12/07 19:11:33    179s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:11:33    179s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:11:33    179s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:11:33    179s] (I)      Site width          :   400  (dbu)
[12/07 19:11:33    179s] (I)      Row height          :  3420  (dbu)
[12/07 19:11:33    179s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:11:33    179s] (I)      GCell width         :  3420  (dbu)
[12/07 19:11:33    179s] (I)      GCell height        :  3420  (dbu)
[12/07 19:11:33    179s] (I)      Grid                :   207   206    11
[12/07 19:11:33    179s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:11:33    179s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:11:33    179s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:11:33    179s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:11:33    179s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:11:33    179s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:11:33    179s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:11:33    179s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:11:33    179s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:11:33    179s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:11:33    179s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:11:33    179s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:11:33    179s] (I)      --------------------------------------------------------
[12/07 19:11:33    179s] 
[12/07 19:11:33    179s] [NR-eGR] ============ Routing rule table ============
[12/07 19:11:33    179s] [NR-eGR] Rule id: 0  Nets: 32075
[12/07 19:11:33    179s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:11:33    179s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:11:33    179s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:11:33    179s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:11:33    179s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:11:33    179s] [NR-eGR] ========================================
[12/07 19:11:34    179s] [NR-eGR] 
[12/07 19:11:34    179s] (I)      =============== Blocked Tracks ===============
[12/07 19:11:34    179s] (I)      +-------+---------+----------+---------------+
[12/07 19:11:34    179s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:11:34    179s] (I)      +-------+---------+----------+---------------+
[12/07 19:11:34    179s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:11:34    179s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:11:34    179s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:11:34    179s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:11:34    179s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:11:34    179s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:11:34    179s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:11:34    179s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:11:34    179s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:11:34    179s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:11:34    179s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:11:34    179s] (I)      +-------+---------+----------+---------------+
[12/07 19:11:34    179s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.31 sec, Curr Mem: 2276.10 MB )
[12/07 19:11:34    179s] (I)      Reset routing kernel
[12/07 19:11:34    179s] (I)      Started Global Routing ( Curr Mem: 2276.10 MB )
[12/07 19:11:34    179s] (I)      totalPins=92221  totalGlobalPin=89257 (96.79%)
[12/07 19:11:34    179s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:11:34    179s] (I)      
[12/07 19:11:34    179s] (I)      ============  Phase 1a Route ============
[12/07 19:11:34    179s] [NR-eGR] Layer group 1: route 32075 net(s) in layer range [2, 11]
[12/07 19:11:34    179s] (I)      Usage: 209619 = (106619 H, 103000 V) = (6.94% H, 7.23% V) = (1.823e+05um H, 1.761e+05um V)
[12/07 19:11:34    179s] (I)      
[12/07 19:11:34    179s] (I)      ============  Phase 1b Route ============
[12/07 19:11:34    179s] (I)      Usage: 209619 = (106619 H, 103000 V) = (6.94% H, 7.23% V) = (1.823e+05um H, 1.761e+05um V)
[12/07 19:11:34    179s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.584485e+05um
[12/07 19:11:34    179s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:11:34    179s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:11:34    179s] (I)      
[12/07 19:11:34    179s] (I)      ============  Phase 1c Route ============
[12/07 19:11:34    179s] (I)      Usage: 209619 = (106619 H, 103000 V) = (6.94% H, 7.23% V) = (1.823e+05um H, 1.761e+05um V)
[12/07 19:11:34    179s] (I)      
[12/07 19:11:34    179s] (I)      ============  Phase 1d Route ============
[12/07 19:11:34    179s] (I)      Usage: 209619 = (106619 H, 103000 V) = (6.94% H, 7.23% V) = (1.823e+05um H, 1.761e+05um V)
[12/07 19:11:34    179s] (I)      
[12/07 19:11:34    179s] (I)      ============  Phase 1e Route ============
[12/07 19:11:34    179s] (I)      Usage: 209619 = (106619 H, 103000 V) = (6.94% H, 7.23% V) = (1.823e+05um H, 1.761e+05um V)
[12/07 19:11:34    179s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.584485e+05um
[12/07 19:11:34    179s] (I)      
[12/07 19:11:34    179s] (I)      ============  Phase 1l Route ============
[12/07 19:11:34    179s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:11:34    179s] (I)      Layer  2:     340202    107173         7           0      362819    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Layer  3:     370444     98351         0           0      381924    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Layer  4:     340202     30291         0           0      362819    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Layer  5:     370444     10810         0           0      381924    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Layer  6:     340202       834         0           0      362819    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Layer  7:     370444         0         0           0      381924    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:11:34    179s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:11:34    179s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:11:34    179s] (I)      Total:       2953791    247459         7      137044     3139823    ( 4.18%) 
[12/07 19:11:34    179s] (I)      
[12/07 19:11:34    179s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:11:34    179s] [NR-eGR]                        OverCon            
[12/07 19:11:34    179s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:11:34    179s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:11:34    179s] [NR-eGR] ----------------------------------------------
[12/07 19:11:34    179s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal2 ( 2)         7( 0.02%)   ( 0.02%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR] ----------------------------------------------
[12/07 19:11:34    179s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[12/07 19:11:34    179s] [NR-eGR] 
[12/07 19:11:34    179s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.47 sec, Curr Mem: 2284.11 MB )
[12/07 19:11:34    179s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:11:34    179s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:11:34    179s] Early Global Route congestion estimation runtime: 0.79 seconds, mem = 2284.1M
[12/07 19:11:34    179s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.480, REAL:0.795, MEM:2284.1M, EPOCH TIME: 1701994294.485593
[12/07 19:11:34    179s] OPERPROF: Starting HotSpotCal at level 1, MEM:2284.1M, EPOCH TIME: 1701994294.485654
[12/07 19:11:34    179s] [hotspot] +------------+---------------+---------------+
[12/07 19:11:34    179s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:11:34    179s] [hotspot] +------------+---------------+---------------+
[12/07 19:11:34    179s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:11:34    179s] [hotspot] +------------+---------------+---------------+
[12/07 19:11:34    179s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:11:34    179s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:11:34    179s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2300.1M, EPOCH TIME: 1701994294.489868
[12/07 19:11:34    179s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2300.1M, EPOCH TIME: 1701994294.492013
[12/07 19:11:34    179s] Starting Early Global Route wiring: mem = 2300.1M
[12/07 19:11:34    179s] (I)      ============= Track Assignment ============
[12/07 19:11:34    179s] (I)      Started Track Assignment (1T) ( Curr Mem: 2300.11 MB )
[12/07 19:11:34    179s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:11:34    179s] (I)      Run Multi-thread track assignment
[12/07 19:11:34    180s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2300.11 MB )
[12/07 19:11:34    180s] (I)      Started Export ( Curr Mem: 2300.11 MB )
[12/07 19:11:34    180s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:11:34    180s] [NR-eGR] -------------------------------------
[12/07 19:11:34    180s] [NR-eGR]  Metal1   (1H)             0   92191 
[12/07 19:11:34    180s] [NR-eGR]  Metal2   (2V)        140353  131910 
[12/07 19:11:34    180s] [NR-eGR]  Metal3   (3H)        171211    9224 
[12/07 19:11:34    180s] [NR-eGR]  Metal4   (4V)         51104    1821 
[12/07 19:11:34    180s] [NR-eGR]  Metal5   (5H)         18591      67 
[12/07 19:11:34    180s] [NR-eGR]  Metal6   (6V)          1430       2 
[12/07 19:11:34    180s] [NR-eGR]  Metal7   (7H)             1       0 
[12/07 19:11:34    180s] [NR-eGR]  Metal8   (8V)             0       0 
[12/07 19:11:34    180s] [NR-eGR]  Metal9   (9H)             0       0 
[12/07 19:11:34    180s] [NR-eGR]  Metal10  (10V)            0       0 
[12/07 19:11:34    180s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:11:34    180s] [NR-eGR] -------------------------------------
[12/07 19:11:34    180s] [NR-eGR]           Total       382689  235215 
[12/07 19:11:34    180s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:11:34    180s] [NR-eGR] Total half perimeter of net bounding box: 300988um
[12/07 19:11:34    180s] [NR-eGR] Total length: 382689um, number of vias: 235215
[12/07 19:11:34    180s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:11:34    180s] [NR-eGR] Total eGR-routed clock nets wire length: 4262um, number of vias: 3221
[12/07 19:11:34    180s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:11:35    180s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2300.11 MB )
[12/07 19:11:35    180s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.550, REAL:0.545, MEM:2292.1M, EPOCH TIME: 1701994295.036636
[12/07 19:11:35    180s] Early Global Route wiring runtime: 0.54 seconds, mem = 2292.1M
[12/07 19:11:35    180s] SKP cleared!
[12/07 19:11:35    180s] 0 delay mode for cte disabled.
[12/07 19:11:35    180s] 
[12/07 19:11:35    180s] *** Finished incrementalPlace (cpu=0:00:52.9, real=0:00:54.0)***
[12/07 19:11:35    180s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2292.1M, EPOCH TIME: 1701994295.062694
[12/07 19:11:35    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:35    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:35    180s] All LLGs are deleted
[12/07 19:11:35    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:35    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:35    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2292.1M, EPOCH TIME: 1701994295.062834
[12/07 19:11:35    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2292.1M, EPOCH TIME: 1701994295.062899
[12/07 19:11:35    180s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.008, MEM:2208.1M, EPOCH TIME: 1701994295.070744
[12/07 19:11:35    180s] Start to check current routing status for nets...
[12/07 19:11:35    180s] All nets are already routed correctly.
[12/07 19:11:35    180s] End to check current routing status for nets (mem=2208.1M)
[12/07 19:11:35    180s] Extraction called for design 'filter_top' of instances=23814 and nets=32239 using extraction engine 'pre_route' .
[12/07 19:11:35    180s] pre_route RC Extraction called for design filter_top.
[12/07 19:11:35    180s] RC Extraction called in multi-corner(1) mode.
[12/07 19:11:35    180s] RCMode: PreRoute
[12/07 19:11:35    180s]       RC Corner Indexes            0   
[12/07 19:11:35    180s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:11:35    180s] Resistance Scaling Factor    : 1.00000 
[12/07 19:11:35    180s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:11:35    180s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:11:35    180s] Shrink Factor                : 1.00000
[12/07 19:11:35    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:11:35    180s] Using Quantus QRC technology file ...
[12/07 19:11:35    180s] 
[12/07 19:11:35    180s] Trim Metal Layers:
[12/07 19:11:35    180s] LayerId::1 widthSet size::1
[12/07 19:11:35    180s] LayerId::2 widthSet size::1
[12/07 19:11:35    180s] LayerId::3 widthSet size::1
[12/07 19:11:35    180s] LayerId::4 widthSet size::1
[12/07 19:11:35    180s] LayerId::5 widthSet size::1
[12/07 19:11:35    180s] LayerId::6 widthSet size::1
[12/07 19:11:35    180s] LayerId::7 widthSet size::1
[12/07 19:11:35    180s] LayerId::8 widthSet size::1
[12/07 19:11:35    180s] LayerId::9 widthSet size::1
[12/07 19:11:35    180s] LayerId::10 widthSet size::1
[12/07 19:11:35    180s] LayerId::11 widthSet size::1
[12/07 19:11:35    180s] eee: pegSigSF::1.070000
[12/07 19:11:35    180s] Updating RC grid for preRoute extraction ...
[12/07 19:11:35    180s] Initializing multi-corner resistance tables ...
[12/07 19:11:35    180s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:11:35    180s] eee: l::2 avDens::0.263022 usedTrk::8208.271981 availTrk::31207.500000 sigTrk::8208.271981
[12/07 19:11:35    180s] eee: l::3 avDens::0.289055 usedTrk::10015.764845 availTrk::34650.000000 sigTrk::10015.764845
[12/07 19:11:35    180s] eee: l::4 avDens::0.095516 usedTrk::2988.994475 availTrk::31293.000000 sigTrk::2988.994475
[12/07 19:11:35    180s] eee: l::5 avDens::0.038228 usedTrk::1087.195317 availTrk::28440.000000 sigTrk::1087.195317
[12/07 19:11:35    180s] eee: l::6 avDens::0.021734 usedTrk::83.621345 availTrk::3847.500000 sigTrk::83.621345
[12/07 19:11:35    180s] eee: l::7 avDens::0.000520 usedTrk::0.046784 availTrk::90.000000 sigTrk::0.046784
[12/07 19:11:35    180s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:11:35    180s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:11:35    180s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:11:35    180s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:11:35    180s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:11:35    180s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254205 uaWl=1.000000 uaWlH=0.185857 aWlH=0.000000 lMod=0 pMax=0.813900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:11:35    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2208.109M)
[12/07 19:11:35    181s] Compute RC Scale Done ...
[12/07 19:11:35    181s] **opt_design ... cpu = 0:01:25, real = 0:01:26, mem = 1624.1M, totSessionCpu=0:03:01 **
[12/07 19:11:36    181s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:11:36    181s] #################################################################################
[12/07 19:11:36    181s] # Design Stage: PreRoute
[12/07 19:11:36    181s] # Design Name: filter_top
[12/07 19:11:36    181s] # Design Mode: 45nm
[12/07 19:11:36    181s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:11:36    181s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:11:36    181s] # Signoff Settings: SI Off 
[12/07 19:11:36    181s] #################################################################################
[12/07 19:11:36    182s] Calculate delays in Single mode...
[12/07 19:11:36    182s] Topological Sorting (REAL = 0:00:00.0, MEM = 2202.2M, InitMEM = 2202.2M)
[12/07 19:11:36    182s] Start delay calculation (fullDC) (1 T). (MEM=2202.2)
[12/07 19:11:36    182s] End AAE Lib Interpolated Model. (MEM=2213.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:11:41    186s] Total number of fetched objects 32169
[12/07 19:11:41    186s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:11:41    186s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:11:41    186s] End delay calculation. (MEM=2237.41 CPU=0:00:03.7 REAL=0:00:04.0)
[12/07 19:11:41    186s] End delay calculation (fullDC). (MEM=2237.41 CPU=0:00:04.4 REAL=0:00:05.0)
[12/07 19:11:41    186s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 2237.4M) ***
[12/07 19:11:41    186s] 
[12/07 19:11:41    186s] =============================================================================================
[12/07 19:11:41    186s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[12/07 19:11:41    186s] =============================================================================================
[12/07 19:11:41    186s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:11:41    186s] ---------------------------------------------------------------------------------------------
[12/07 19:11:41    186s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:11:41    186s] [ ExtractRC              ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:11:41    186s] [ TimingUpdate           ]      4   0:00:00.9  (   1.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 19:11:41    186s] [ FullDelayCalc          ]      1   0:00:05.1  (   8.5 % )     0:00:05.1 /  0:00:05.1    1.0
[12/07 19:11:41    186s] [ MISC                   ]          0:00:54.1  (  89.7 % )     0:00:54.1 /  0:00:53.2    1.0
[12/07 19:11:41    186s] ---------------------------------------------------------------------------------------------
[12/07 19:11:41    186s]  IncrReplace #1 TOTAL               0:01:00.3  ( 100.0 % )     0:01:00.3 /  0:00:59.5    1.0
[12/07 19:11:41    186s] ---------------------------------------------------------------------------------------------
[12/07 19:11:41    186s] 
[12/07 19:11:41    186s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:59.5/0:01:00.3 (1.0), totSession cpu/real = 0:03:06.9/0:03:09.6 (1.0), mem = 2237.4M
[12/07 19:11:42    187s] *** Timing Is met
[12/07 19:11:42    187s] *** Check timing (0:00:00.0)
[12/07 19:11:42    187s] *** Timing Is met
[12/07 19:11:42    187s] *** Check timing (0:00:00.0)
[12/07 19:11:42    187s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[12/07 19:11:42    187s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[12/07 19:11:42    187s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:11:42    187s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=2253.4M
[12/07 19:11:42    187s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=2253.4M
[12/07 19:11:42    187s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:11:42    187s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=2272.5M
[12/07 19:11:42    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:2272.5M, EPOCH TIME: 1701994302.538160
[12/07 19:11:42    187s] Processing tracks to init pin-track alignment.
[12/07 19:11:42    187s] z: 2, totalTracks: 1
[12/07 19:11:42    187s] z: 4, totalTracks: 1
[12/07 19:11:42    187s] z: 6, totalTracks: 1
[12/07 19:11:42    187s] z: 8, totalTracks: 1
[12/07 19:11:42    187s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:11:42    187s] All LLGs are deleted
[12/07 19:11:42    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:42    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:42    187s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2272.5M, EPOCH TIME: 1701994302.548498
[12/07 19:11:42    187s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2272.5M, EPOCH TIME: 1701994302.548665
[12/07 19:11:42    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2272.5M, EPOCH TIME: 1701994302.553647
[12/07 19:11:42    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:42    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:11:42    187s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2272.5M, EPOCH TIME: 1701994302.555367
[12/07 19:11:42    187s] Max number of tech site patterns supported in site array is 256.
[12/07 19:11:42    187s] Core basic site is CoreSite
[12/07 19:11:42    187s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2272.5M, EPOCH TIME: 1701994302.576211
[12/07 19:11:42    187s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:11:42    187s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:11:42    187s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2272.5M, EPOCH TIME: 1701994302.581508
[12/07 19:11:42    187s] Fast DP-INIT is on for default
[12/07 19:11:42    187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:11:42    187s] Atter site array init, number of instance map data is 0.
[12/07 19:11:42    187s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2272.5M, EPOCH TIME: 1701994302.586773
[12/07 19:11:42    187s] 
[12/07 19:11:42    187s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:11:42    187s] OPERPROF:     Starting CMU at level 3, MEM:2272.5M, EPOCH TIME: 1701994302.589650
[12/07 19:11:42    187s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2272.5M, EPOCH TIME: 1701994302.591154
[12/07 19:11:42    187s] 
[12/07 19:11:42    187s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:11:42    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2272.5M, EPOCH TIME: 1701994302.593525
[12/07 19:11:42    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2272.5M, EPOCH TIME: 1701994302.593590
[12/07 19:11:42    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2288.5M, EPOCH TIME: 1701994302.594177
[12/07 19:11:42    187s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2288.5MB).
[12/07 19:11:42    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:2288.5M, EPOCH TIME: 1701994302.597432
[12/07 19:11:42    188s] TotalInstCnt at PhyDesignMc Initialization: 23814
[12/07 19:11:42    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=2288.5M
[12/07 19:11:42    188s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.7
[12/07 19:11:42    188s] Begin: Area Reclaim Optimization
[12/07 19:11:42    188s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:08.0/0:03:10.7 (1.0), mem = 2288.5M
[12/07 19:11:42    188s] ### Creating RouteCongInterface, started
[12/07 19:11:42    188s] 
[12/07 19:11:42    188s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[12/07 19:11:42    188s] 
[12/07 19:11:42    188s] #optDebug: {0, 1.000}
[12/07 19:11:42    188s] ### Creating RouteCongInterface, finished
[12/07 19:11:42    188s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:11:42    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=2288.5M
[12/07 19:11:42    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=2288.5M
[12/07 19:11:42    188s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2288.5M, EPOCH TIME: 1701994302.966335
[12/07 19:11:42    188s] Found 0 hard placement blockage before merging.
[12/07 19:11:42    188s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2288.5M, EPOCH TIME: 1701994302.966660
[12/07 19:11:43    188s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.17
[12/07 19:11:43    188s] +---------+---------+--------+--------+------------+--------+
[12/07 19:11:43    188s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 19:11:43    188s] +---------+---------+--------+--------+------------+--------+
[12/07 19:11:43    188s] |   70.17%|        -|   0.000|   0.000|   0:00:00.0| 2288.5M|
[12/07 19:11:43    188s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:12:07    212s] |   70.14%|       35|   0.000|   0.000|   0:00:24.0| 2640.7M|
[12/07 19:12:07    212s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/07 19:12:07    212s] --------------------------------------------------------------
[12/07 19:12:07    212s] |                                   | Total     | Sequential |
[12/07 19:12:07    212s] --------------------------------------------------------------
[12/07 19:12:07    212s] | Num insts resized                 |       0  |       0    |
[12/07 19:12:07    212s] | Num insts undone                  |       0  |       0    |
[12/07 19:12:07    212s] | Num insts Downsized               |       0  |       0    |
[12/07 19:12:07    212s] | Num insts Samesized               |       0  |       0    |
[12/07 19:12:07    212s] | Num insts Upsized                 |       0  |       0    |
[12/07 19:12:07    212s] | Num multiple commits+uncommits    |       0  |       -    |
[12/07 19:12:07    212s] --------------------------------------------------------------
[12/07 19:12:07    212s] +---------+---------+--------+--------+------------+--------+
[12/07 19:12:07    212s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.14
[12/07 19:12:07    212s] Finished writing unified metrics of routing constraints.
[12/07 19:12:07    212s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:12:07    212s] Bottom Preferred Layer:
[12/07 19:12:07    212s]     None
[12/07 19:12:07    212s] Via Pillar Rule:
[12/07 19:12:07    212s]     None
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/07 19:12:07    212s] End: Core Area Reclaim Optimization (cpu = 0:00:24.4) (real = 0:00:25.0) **
[12/07 19:12:07    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.7
[12/07 19:12:07    212s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:24.4/0:00:24.4 (1.0), totSession cpu/real = 0:03:32.5/0:03:35.1 (1.0), mem = 2640.7M
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s] =============================================================================================
[12/07 19:12:07    212s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[12/07 19:12:07    212s] =============================================================================================
[12/07 19:12:07    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:12:07    212s] ---------------------------------------------------------------------------------------------
[12/07 19:12:07    212s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:07    212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:07    212s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:12:07    212s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:12:07    212s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:07    212s] [ OptimizationStep       ]      1   0:00:00.1  (   0.4 % )     0:00:24.0 /  0:00:24.0    1.0
[12/07 19:12:07    212s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:23.9 /  0:00:23.9    1.0
[12/07 19:12:07    212s] [ OptGetWeight           ]     37   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:07    212s] [ OptEval                ]     37   0:00:19.5  (  80.0 % )     0:00:19.5 /  0:00:19.6    1.0
[12/07 19:12:07    212s] [ OptCommit              ]     37   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:12:07    212s] [ PostCommitDelayUpdate  ]     37   0:00:00.2  (   1.0 % )     0:00:03.2 /  0:00:03.2    1.0
[12/07 19:12:07    212s] [ IncrDelayCalc          ]     34   0:00:03.0  (  12.2 % )     0:00:03.0 /  0:00:03.0    1.0
[12/07 19:12:07    212s] [ IncrTimingUpdate       ]      5   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 19:12:07    212s] [ MISC                   ]          0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:12:07    212s] ---------------------------------------------------------------------------------------------
[12/07 19:12:07    212s]  AreaOpt #2 TOTAL                   0:00:24.4  ( 100.0 % )     0:00:24.4 /  0:00:24.4    1.0
[12/07 19:12:07    212s] ---------------------------------------------------------------------------------------------
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2621.7M, EPOCH TIME: 1701994327.155366
[12/07 19:12:07    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23765).
[12/07 19:12:07    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:07    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:07    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:07    212s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.088, MEM:2295.7M, EPOCH TIME: 1701994327.243574
[12/07 19:12:07    212s] TotalInstCnt at PhyDesignMc Destruction: 23765
[12/07 19:12:07    212s] End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:25, mem=2295.66M, totSessionCpu=0:03:33).
[12/07 19:12:07    212s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/07 19:12:07    212s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/07 19:12:07    212s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:12:07    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2295.7M
[12/07 19:12:07    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2295.7M
[12/07 19:12:07    212s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:12:07    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2352.9M
[12/07 19:12:07    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:2352.9M, EPOCH TIME: 1701994327.321635
[12/07 19:12:07    212s] Processing tracks to init pin-track alignment.
[12/07 19:12:07    212s] z: 2, totalTracks: 1
[12/07 19:12:07    212s] z: 4, totalTracks: 1
[12/07 19:12:07    212s] z: 6, totalTracks: 1
[12/07 19:12:07    212s] z: 8, totalTracks: 1
[12/07 19:12:07    212s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:07    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2352.9M, EPOCH TIME: 1701994327.336506
[12/07 19:12:07    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:07    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:07    212s] OPERPROF:     Starting CMU at level 3, MEM:2352.9M, EPOCH TIME: 1701994327.364308
[12/07 19:12:07    212s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2352.9M, EPOCH TIME: 1701994327.366284
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:07    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2352.9M, EPOCH TIME: 1701994327.368663
[12/07 19:12:07    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2352.9M, EPOCH TIME: 1701994327.368732
[12/07 19:12:07    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2352.9M, EPOCH TIME: 1701994327.369079
[12/07 19:12:07    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2352.9MB).
[12/07 19:12:07    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2352.9M, EPOCH TIME: 1701994327.372514
[12/07 19:12:07    212s] TotalInstCnt at PhyDesignMc Initialization: 23765
[12/07 19:12:07    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2352.9M
[12/07 19:12:07    212s] Begin: Area Reclaim Optimization
[12/07 19:12:07    212s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:32.8/0:03:35.5 (1.0), mem = 2352.9M
[12/07 19:12:07    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.8
[12/07 19:12:07    212s] ### Creating RouteCongInterface, started
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:12:07    212s] 
[12/07 19:12:07    212s] #optDebug: {0, 1.000}
[12/07 19:12:07    212s] ### Creating RouteCongInterface, finished
[12/07 19:12:07    212s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:12:07    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2352.9M
[12/07 19:12:07    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2352.9M
[12/07 19:12:07    213s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2352.9M, EPOCH TIME: 1701994327.728469
[12/07 19:12:07    213s] Found 0 hard placement blockage before merging.
[12/07 19:12:07    213s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2352.9M, EPOCH TIME: 1701994327.728791
[12/07 19:12:07    213s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.14
[12/07 19:12:07    213s] +---------+---------+--------+--------+------------+--------+
[12/07 19:12:07    213s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 19:12:07    213s] +---------+---------+--------+--------+------------+--------+
[12/07 19:12:07    213s] |   70.14%|        -|   0.000|   0.000|   0:00:00.0| 2352.9M|
[12/07 19:12:07    213s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:12:08    213s] |   70.14%|        0|   0.000|   0.000|   0:00:01.0| 2352.9M|
[12/07 19:12:08    213s] |   70.13%|        1|   0.000|   0.000|   0:00:00.0| 2376.5M|
[12/07 19:12:09    214s] |   70.13%|        9|   0.000|   0.000|   0:00:01.0| 2376.5M|
[12/07 19:12:09    214s] |   70.13%|        0|   0.000|   0.000|   0:00:00.0| 2376.5M|
[12/07 19:12:09    214s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:12:09    214s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[12/07 19:12:09    214s] |   70.13%|        0|   0.000|   0.000|   0:00:00.0| 2376.5M|
[12/07 19:12:09    214s] +---------+---------+--------+--------+------------+--------+
[12/07 19:12:09    214s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.13
[12/07 19:12:09    214s] 
[12/07 19:12:09    214s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 9 **
[12/07 19:12:09    214s] --------------------------------------------------------------
[12/07 19:12:09    214s] |                                   | Total     | Sequential |
[12/07 19:12:09    214s] --------------------------------------------------------------
[12/07 19:12:09    214s] | Num insts resized                 |       9  |       1    |
[12/07 19:12:09    214s] | Num insts undone                  |       0  |       0    |
[12/07 19:12:09    214s] | Num insts Downsized               |       9  |       1    |
[12/07 19:12:09    214s] | Num insts Samesized               |       0  |       0    |
[12/07 19:12:09    214s] | Num insts Upsized                 |       0  |       0    |
[12/07 19:12:09    214s] | Num multiple commits+uncommits    |       0  |       -    |
[12/07 19:12:09    214s] --------------------------------------------------------------
[12/07 19:12:09    214s] Finished writing unified metrics of routing constraints.
[12/07 19:12:09    214s] Bottom Preferred Layer:
[12/07 19:12:09    214s]     None
[12/07 19:12:09    214s] Via Pillar Rule:
[12/07 19:12:09    214s]     None
[12/07 19:12:09    214s] 
[12/07 19:12:09    214s] Number of times islegalLocAvaiable called = 9 skipped = 0, called in commitmove = 9, skipped in commitmove = 0
[12/07 19:12:09    214s] End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
[12/07 19:12:09    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2376.5M, EPOCH TIME: 1701994329.628926
[12/07 19:12:09    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23764).
[12/07 19:12:09    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:09    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:09    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:09    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.064, MEM:2376.5M, EPOCH TIME: 1701994329.692475
[12/07 19:12:09    215s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2376.5M, EPOCH TIME: 1701994329.695233
[12/07 19:12:09    215s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2376.5M, EPOCH TIME: 1701994329.695354
[12/07 19:12:09    215s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2376.5M, EPOCH TIME: 1701994329.709502
[12/07 19:12:09    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:09    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:09    215s] 
[12/07 19:12:09    215s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:09    215s] OPERPROF:       Starting CMU at level 4, MEM:2376.5M, EPOCH TIME: 1701994329.736148
[12/07 19:12:09    215s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2376.5M, EPOCH TIME: 1701994329.737811
[12/07 19:12:09    215s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2376.5M, EPOCH TIME: 1701994329.740188
[12/07 19:12:09    215s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2376.5M, EPOCH TIME: 1701994329.740257
[12/07 19:12:09    215s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2376.5M, EPOCH TIME: 1701994329.740553
[12/07 19:12:09    215s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2376.5M, EPOCH TIME: 1701994329.743750
[12/07 19:12:09    215s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2376.5M, EPOCH TIME: 1701994329.744032
[12/07 19:12:09    215s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.049, MEM:2376.5M, EPOCH TIME: 1701994329.744148
[12/07 19:12:09    215s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.049, MEM:2376.5M, EPOCH TIME: 1701994329.744190
[12/07 19:12:09    215s] TDRefine: refinePlace mode is spiral
[12/07 19:12:09    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.3
[12/07 19:12:09    215s] OPERPROF: Starting RefinePlace at level 1, MEM:2376.5M, EPOCH TIME: 1701994329.744287
[12/07 19:12:09    215s] *** Starting place_detail (0:03:35 mem=2376.5M) ***
[12/07 19:12:09    215s] 
[12/07 19:12:09    215s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:09    215s] Total net bbox length = 3.009e+05 (1.533e+05 1.476e+05) (ext = 2.365e+03)
[12/07 19:12:09    215s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:09    215s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:09    215s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:09    215s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2376.5M, EPOCH TIME: 1701994329.773249
[12/07 19:12:09    215s] Starting refinePlace ...
[12/07 19:12:09    215s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:09    215s] One DDP V2 for no tweak run.
[12/07 19:12:09    215s] 
[12/07 19:12:09    215s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:12:10    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:12:10    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:12:10    215s] Move report: legalization moves 108 insts, mean move: 0.79 um, max move: 3.11 um spiral
[12/07 19:12:10    215s] 	Max move on inst (fir_filter/FE_OFC465_din_r_7): (276.80, 117.61) --> (278.20, 119.32)
[12/07 19:12:10    215s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 19:12:10    215s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:12:10    215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2363.6MB) @(0:03:35 - 0:03:36).
[12/07 19:12:10    215s] Move report: Detail placement moves 108 insts, mean move: 0.79 um, max move: 3.11 um 
[12/07 19:12:10    215s] 	Max move on inst (fir_filter/FE_OFC465_din_r_7): (276.80, 117.61) --> (278.20, 119.32)
[12/07 19:12:10    215s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2363.6MB
[12/07 19:12:10    215s] Statistics of distance of Instance movement in refine placement:
[12/07 19:12:10    215s]   maximum (X+Y) =         3.11 um
[12/07 19:12:10    215s]   inst (fir_filter/FE_OFC465_din_r_7) with max move: (276.8, 117.61) -> (278.2, 119.32)
[12/07 19:12:10    215s]   mean    (X+Y) =         0.79 um
[12/07 19:12:10    215s] Total instances moved : 108
[12/07 19:12:10    215s] Summary Report:
[12/07 19:12:10    215s] Instances move: 108 (out of 23764 movable)
[12/07 19:12:10    215s] Instances flipped: 0
[12/07 19:12:10    215s] Mean displacement: 0.79 um
[12/07 19:12:10    215s] Max displacement: 3.11 um (Instance: fir_filter/FE_OFC465_din_r_7) (276.8, 117.61) -> (278.2, 119.32)
[12/07 19:12:10    215s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/07 19:12:10    215s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.630, REAL:0.627, MEM:2363.6M, EPOCH TIME: 1701994330.400324
[12/07 19:12:10    215s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2363.6MB) @(0:03:35 - 0:03:36).
[12/07 19:12:10    215s] Total net bbox length = 3.009e+05 (1.533e+05 1.477e+05) (ext = 2.365e+03)
[12/07 19:12:10    215s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2363.6MB
[12/07 19:12:10    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.3
[12/07 19:12:10    215s] *** Finished place_detail (0:03:36 mem=2363.6M) ***
[12/07 19:12:10    215s] OPERPROF: Finished RefinePlace at level 1, CPU:0.670, REAL:0.666, MEM:2363.6M, EPOCH TIME: 1701994330.410615
[12/07 19:12:10    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2363.6M, EPOCH TIME: 1701994330.499098
[12/07 19:12:10    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23764).
[12/07 19:12:10    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.066, MEM:2360.6M, EPOCH TIME: 1701994330.564912
[12/07 19:12:10    215s] *** maximum move = 3.11 um ***
[12/07 19:12:10    215s] *** Finished re-routing un-routed nets (2360.6M) ***
[12/07 19:12:10    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2360.6M, EPOCH TIME: 1701994330.593412
[12/07 19:12:10    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2360.6M, EPOCH TIME: 1701994330.607980
[12/07 19:12:10    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    215s] 
[12/07 19:12:10    215s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:10    215s] OPERPROF:     Starting CMU at level 3, MEM:2360.6M, EPOCH TIME: 1701994330.634753
[12/07 19:12:10    215s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2360.6M, EPOCH TIME: 1701994330.636359
[12/07 19:12:10    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2360.6M, EPOCH TIME: 1701994330.638856
[12/07 19:12:10    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2360.6M, EPOCH TIME: 1701994330.638926
[12/07 19:12:10    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2376.6M, EPOCH TIME: 1701994330.639501
[12/07 19:12:10    215s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2376.6M, EPOCH TIME: 1701994330.642742
[12/07 19:12:10    215s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2376.6M, EPOCH TIME: 1701994330.643024
[12/07 19:12:10    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2376.6M, EPOCH TIME: 1701994330.643134
[12/07 19:12:10    216s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:12:10    216s] 
[12/07 19:12:10    216s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2376.6M) ***
[12/07 19:12:10    216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.8
[12/07 19:12:10    216s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:03:36.1/0:03:38.8 (1.0), mem = 2376.6M
[12/07 19:12:10    216s] 
[12/07 19:12:10    216s] =============================================================================================
[12/07 19:12:10    216s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.18-s099_1
[12/07 19:12:10    216s] =============================================================================================
[12/07 19:12:10    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:12:10    216s] ---------------------------------------------------------------------------------------------
[12/07 19:12:10    216s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:10    216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:10    216s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 19:12:10    216s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:10    216s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:10    216s] [ OptimizationStep       ]      1   0:00:00.3  (   9.9 % )     0:00:01.7 /  0:00:01.7    1.0
[12/07 19:12:10    216s] [ OptSingleIteration     ]      5   0:00:00.1  (   2.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/07 19:12:10    216s] [ OptGetWeight           ]    114   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:10    216s] [ OptEval                ]    114   0:00:00.7  (  22.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:12:10    216s] [ OptCommit              ]    114   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:10    216s] [ PostCommitDelayUpdate  ]    114   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:12:10    216s] [ IncrDelayCalc          ]     24   0:00:00.3  (   9.3 % )     0:00:00.3 /  0:00:00.3    1.1
[12/07 19:12:10    216s] [ RefinePlace            ]      1   0:00:01.1  (  34.7 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:12:10    216s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/07 19:12:10    216s] [ IncrTimingUpdate       ]      6   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.3    1.1
[12/07 19:12:10    216s] [ MISC                   ]          0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:12:10    216s] ---------------------------------------------------------------------------------------------
[12/07 19:12:10    216s]  AreaOpt #3 TOTAL                   0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[12/07 19:12:10    216s] ---------------------------------------------------------------------------------------------
[12/07 19:12:10    216s] 
[12/07 19:12:10    216s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2357.5M, EPOCH TIME: 1701994330.781551
[12/07 19:12:10    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:10    216s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.062, MEM:2293.5M, EPOCH TIME: 1701994330.843738
[12/07 19:12:10    216s] TotalInstCnt at PhyDesignMc Destruction: 23764
[12/07 19:12:10    216s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2293.48M, totSessionCpu=0:03:36).
[12/07 19:12:11    216s] **INFO: Flow update: Design timing is met.
[12/07 19:12:11    216s] OPTC: user 20.0
[12/07 19:12:11    216s] Begin: GigaOpt postEco DRV Optimization
[12/07 19:12:11    216s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/07 19:12:11    216s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/07 19:12:11    216s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:36.4/0:03:39.0 (1.0), mem = 2293.5M
[12/07 19:12:11    216s] Info: 1 clock net  excluded from IPO operation.
[12/07 19:12:11    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.9
[12/07 19:12:11    216s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:12:11    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=2293.5M
[12/07 19:12:11    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:2293.5M, EPOCH TIME: 1701994331.071163
[12/07 19:12:11    216s] Processing tracks to init pin-track alignment.
[12/07 19:12:11    216s] z: 2, totalTracks: 1
[12/07 19:12:11    216s] z: 4, totalTracks: 1
[12/07 19:12:11    216s] z: 6, totalTracks: 1
[12/07 19:12:11    216s] z: 8, totalTracks: 1
[12/07 19:12:11    216s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:11    216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2293.5M, EPOCH TIME: 1701994331.085882
[12/07 19:12:11    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:11    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:11    216s] 
[12/07 19:12:11    216s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:11    216s] OPERPROF:     Starting CMU at level 3, MEM:2293.5M, EPOCH TIME: 1701994331.113580
[12/07 19:12:11    216s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2293.5M, EPOCH TIME: 1701994331.115348
[12/07 19:12:11    216s] 
[12/07 19:12:11    216s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:11    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2293.5M, EPOCH TIME: 1701994331.117788
[12/07 19:12:11    216s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2293.5M, EPOCH TIME: 1701994331.117862
[12/07 19:12:11    216s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2293.5M, EPOCH TIME: 1701994331.118183
[12/07 19:12:11    216s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2293.5MB).
[12/07 19:12:11    216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2293.5M, EPOCH TIME: 1701994331.121907
[12/07 19:12:11    216s] TotalInstCnt at PhyDesignMc Initialization: 23764
[12/07 19:12:11    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=2293.5M
[12/07 19:12:11    216s] ### Creating RouteCongInterface, started
[12/07 19:12:11    216s] 
[12/07 19:12:11    216s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/07 19:12:11    216s] 
[12/07 19:12:11    216s] #optDebug: {0, 1.000}
[12/07 19:12:11    216s] ### Creating RouteCongInterface, finished
[12/07 19:12:11    216s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:12:11    216s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=2293.5M
[12/07 19:12:11    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=2293.5M
[12/07 19:12:11    217s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 19:12:11    217s] [GPS-DRV] maxDensity (design): 0.95
[12/07 19:12:11    217s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 19:12:11    217s] [GPS-DRV] MaxBufDistForPlaceBlk: 103 Microns
[12/07 19:12:11    217s] [GPS-DRV] All active and enabled setup views
[12/07 19:12:11    217s] [GPS-DRV]     func_default
[12/07 19:12:11    217s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:12:11    217s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:12:11    217s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 19:12:11    217s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 19:12:11    217s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 19:12:11    217s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2350.7M, EPOCH TIME: 1701994331.950693
[12/07 19:12:11    217s] Found 0 hard placement blockage before merging.
[12/07 19:12:11    217s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2350.7M, EPOCH TIME: 1701994331.951009
[12/07 19:12:12    217s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:12:12    217s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 19:12:12    217s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:12:12    217s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 19:12:12    217s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:12:12    217s] Info: violation cost 5.723215 (cap = 0.000000, tran = 5.723215, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:12:12    217s] |     2|    89|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.37|     0.00|       0|       0|       0| 70.13%|          |         |
[12/07 19:12:12    217s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:12:12    217s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.37|     0.00|       3|       0|       1| 70.13%| 0:00:00.0|  2453.7M|
[12/07 19:12:12    217s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:12:12    218s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.37|     0.00|       0|       0|       0| 70.13%| 0:00:00.0|  2453.7M|
[12/07 19:12:12    218s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:12:12    218s] Finished writing unified metrics of routing constraints.
[12/07 19:12:12    218s] Bottom Preferred Layer:
[12/07 19:12:12    218s]     None
[12/07 19:12:12    218s] Via Pillar Rule:
[12/07 19:12:12    218s]     None
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2453.7M) ***
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:12:12    218s] Total-nets :: 32028, Stn-nets :: 2, ratio :: 0.00624454 %, Total-len 382774, Stn-len 285.652
[12/07 19:12:12    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2434.6M, EPOCH TIME: 1701994332.724389
[12/07 19:12:12    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23767).
[12/07 19:12:12    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:12    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:12    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:12    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.073, MEM:2293.6M, EPOCH TIME: 1701994332.797028
[12/07 19:12:12    218s] TotalInstCnt at PhyDesignMc Destruction: 23767
[12/07 19:12:12    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.9
[12/07 19:12:12    218s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:03:38.1/0:03:40.8 (1.0), mem = 2293.6M
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s] =============================================================================================
[12/07 19:12:12    218s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[12/07 19:12:12    218s] =============================================================================================
[12/07 19:12:12    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:12:12    218s] ---------------------------------------------------------------------------------------------
[12/07 19:12:12    218s] [ SlackTraversorInit     ]      1   0:00:00.2  (   8.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:12:12    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:12    218s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  11.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:12:12    218s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:12:12    218s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:12    218s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:12    218s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:12:12    218s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    0.9
[12/07 19:12:12    218s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:12    218s] [ OptEval                ]      1   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/07 19:12:12    218s] [ OptCommit              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 19:12:12    218s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:12    218s] [ IncrDelayCalc          ]      5   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:12    218s] [ DrvFindVioNets         ]      3   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 19:12:12    218s] [ DrvComputeSummary      ]      3   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.2
[12/07 19:12:12    218s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/07 19:12:12    218s] [ MISC                   ]          0:00:00.7  (  41.6 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:12:12    218s] ---------------------------------------------------------------------------------------------
[12/07 19:12:12    218s]  DrvOpt #3 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 19:12:12    218s] ---------------------------------------------------------------------------------------------
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s] End: GigaOpt postEco DRV Optimization
[12/07 19:12:12    218s] **INFO: Flow update: Design timing is met.
[12/07 19:12:12    218s] Running refinePlace -preserveRouting true -hardFence false
[12/07 19:12:12    218s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2293.6M, EPOCH TIME: 1701994332.803389
[12/07 19:12:12    218s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2293.6M, EPOCH TIME: 1701994332.803481
[12/07 19:12:12    218s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2293.6M, EPOCH TIME: 1701994332.803558
[12/07 19:12:12    218s] Processing tracks to init pin-track alignment.
[12/07 19:12:12    218s] z: 2, totalTracks: 1
[12/07 19:12:12    218s] z: 4, totalTracks: 1
[12/07 19:12:12    218s] z: 6, totalTracks: 1
[12/07 19:12:12    218s] z: 8, totalTracks: 1
[12/07 19:12:12    218s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:12    218s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2293.6M, EPOCH TIME: 1701994332.818382
[12/07 19:12:12    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:12    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:12    218s] OPERPROF:         Starting CMU at level 5, MEM:2293.6M, EPOCH TIME: 1701994332.845010
[12/07 19:12:12    218s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2293.6M, EPOCH TIME: 1701994332.846568
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:12    218s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.031, MEM:2293.6M, EPOCH TIME: 1701994332.848937
[12/07 19:12:12    218s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2293.6M, EPOCH TIME: 1701994332.849007
[12/07 19:12:12    218s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.010, REAL:0.000, MEM:2293.6M, EPOCH TIME: 1701994332.849307
[12/07 19:12:12    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2293.6MB).
[12/07 19:12:12    218s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.049, MEM:2293.6M, EPOCH TIME: 1701994332.852675
[12/07 19:12:12    218s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.049, MEM:2293.6M, EPOCH TIME: 1701994332.852717
[12/07 19:12:12    218s] TDRefine: refinePlace mode is spiral
[12/07 19:12:12    218s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.4
[12/07 19:12:12    218s] OPERPROF:   Starting RefinePlace at level 2, MEM:2293.6M, EPOCH TIME: 1701994332.852795
[12/07 19:12:12    218s] *** Starting place_detail (0:03:38 mem=2293.6M) ***
[12/07 19:12:12    218s] Total net bbox length = 3.016e+05 (1.538e+05 1.479e+05) (ext = 2.365e+03)
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:12    218s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:12    218s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:12    218s] User Input Parameters:
[12/07 19:12:12    218s] - Congestion Driven    : Off
[12/07 19:12:12    218s] - Timing Driven        : Off
[12/07 19:12:12    218s] - Area-Violation Based : Off
[12/07 19:12:12    218s] - Start Rollback Level : -5
[12/07 19:12:12    218s] - Legalized            : On
[12/07 19:12:12    218s] - Window Based         : Off
[12/07 19:12:12    218s] - eDen incr mode       : Off
[12/07 19:12:12    218s] - Small incr mode      : On
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s] 
[12/07 19:12:12    218s] Starting Small incrNP...
[12/07 19:12:12    218s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2293.6M, EPOCH TIME: 1701994332.886385
[12/07 19:12:12    218s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2293.6M, EPOCH TIME: 1701994332.889827
[12/07 19:12:12    218s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.005, MEM:2293.6M, EPOCH TIME: 1701994332.895251
[12/07 19:12:12    218s] default core: bins with density > 0.750 = 32.41 % ( 117 / 361 )
[12/07 19:12:12    218s] Density distribution unevenness ratio = 4.940%
[12/07 19:12:12    218s] Density distribution unevenness ratio (U70) = 4.940%
[12/07 19:12:12    218s] Density distribution unevenness ratio (U80) = 0.039%
[12/07 19:12:12    218s] Density distribution unevenness ratio (U90) = 0.000%
[12/07 19:12:12    218s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.020, REAL:0.009, MEM:2293.6M, EPOCH TIME: 1701994332.895376
[12/07 19:12:12    218s] cost 0.820930, thresh 1.000000
[12/07 19:12:12    218s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2293.6M)
[12/07 19:12:12    218s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:12:12    218s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2293.6M, EPOCH TIME: 1701994332.896162
[12/07 19:12:12    218s] Starting refinePlace ...
[12/07 19:12:12    218s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:12    218s] One DDP V2 for no tweak run.
[12/07 19:12:12    218s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:12    218s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2295.2M, EPOCH TIME: 1701994332.940822
[12/07 19:12:12    218s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:12:12    218s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2295.2M, EPOCH TIME: 1701994332.940939
[12/07 19:12:12    218s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2295.2M, EPOCH TIME: 1701994332.941246
[12/07 19:12:12    218s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2295.2M, EPOCH TIME: 1701994332.941296
[12/07 19:12:12    218s] DDP markSite nrRow 183 nrJob 183
[12/07 19:12:12    218s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2295.2M, EPOCH TIME: 1701994332.941948
[12/07 19:12:12    218s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2295.2M, EPOCH TIME: 1701994332.941999
[12/07 19:12:12    218s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 19:12:12    218s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2298.5MB) @(0:03:38 - 0:03:38).
[12/07 19:12:12    218s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:12    218s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 19:12:13    218s] 
[12/07 19:12:13    218s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:12:13    218s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:12:13    218s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:12:13    218s] Move report: legalization moves 3 insts, mean move: 0.53 um, max move: 0.60 um spiral
[12/07 19:12:13    218s] 	Max move on inst (fir_filter/g870801): (176.20, 52.63) --> (176.80, 52.63)
[12/07 19:12:13    218s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/07 19:12:13    218s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:12:13    218s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2266.5MB) @(0:03:38 - 0:03:39).
[12/07 19:12:13    218s] Move report: Detail placement moves 3 insts, mean move: 0.53 um, max move: 0.60 um 
[12/07 19:12:13    218s] 	Max move on inst (fir_filter/g870801): (176.20, 52.63) --> (176.80, 52.63)
[12/07 19:12:13    218s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2266.5MB
[12/07 19:12:13    218s] Statistics of distance of Instance movement in refine placement:
[12/07 19:12:13    218s]   maximum (X+Y) =         0.60 um
[12/07 19:12:13    218s]   inst (fir_filter/g870801) with max move: (176.2, 52.63) -> (176.8, 52.63)
[12/07 19:12:13    218s]   mean    (X+Y) =         0.53 um
[12/07 19:12:13    218s] Total instances moved : 3
[12/07 19:12:13    218s] Summary Report:
[12/07 19:12:13    218s] Instances move: 3 (out of 23767 movable)
[12/07 19:12:13    218s] Instances flipped: 0
[12/07 19:12:13    218s] Mean displacement: 0.53 um
[12/07 19:12:13    218s] Max displacement: 0.60 um (Instance: fir_filter/g870801) (176.2, 52.63) -> (176.8, 52.63)
[12/07 19:12:13    218s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
[12/07 19:12:13    218s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.730, REAL:0.738, MEM:2266.5M, EPOCH TIME: 1701994333.634376
[12/07 19:12:13    218s] Total net bbox length = 3.016e+05 (1.538e+05 1.479e+05) (ext = 2.365e+03)
[12/07 19:12:13    218s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2266.5MB) @(0:03:38 - 0:03:39).
[12/07 19:12:13    218s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2266.5MB
[12/07 19:12:13    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.4
[12/07 19:12:13    218s] *** Finished place_detail (0:03:39 mem=2266.5M) ***
[12/07 19:12:13    218s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.790, REAL:0.792, MEM:2266.5M, EPOCH TIME: 1701994333.644647
[12/07 19:12:13    218s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2266.5M, EPOCH TIME: 1701994333.644698
[12/07 19:12:13    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23767).
[12/07 19:12:13    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:13    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:13    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:13    219s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.069, MEM:2263.5M, EPOCH TIME: 1701994333.713408
[12/07 19:12:13    219s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.910, REAL:0.910, MEM:2263.5M, EPOCH TIME: 1701994333.713529
[12/07 19:12:13    219s] **INFO: Flow update: Design timing is met.
[12/07 19:12:13    219s] **INFO: Flow update: Design timing is met.
[12/07 19:12:13    219s] **INFO: Flow update: Design timing is met.
[12/07 19:12:13    219s] Register exp ratio and priority group on 0 nets on 32122 nets : 
[12/07 19:12:13    219s] 
[12/07 19:12:13    219s] Active setup views:
[12/07 19:12:13    219s]  func_default
[12/07 19:12:13    219s]   Dominating endpoints: 0
[12/07 19:12:13    219s]   Dominating TNS: -0.000
[12/07 19:12:13    219s] 
[12/07 19:12:14    219s] Extraction called for design 'filter_top' of instances=23767 and nets=32192 using extraction engine 'pre_route' .
[12/07 19:12:14    219s] pre_route RC Extraction called for design filter_top.
[12/07 19:12:14    219s] RC Extraction called in multi-corner(1) mode.
[12/07 19:12:14    219s] RCMode: PreRoute
[12/07 19:12:14    219s]       RC Corner Indexes            0   
[12/07 19:12:14    219s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:12:14    219s] Resistance Scaling Factor    : 1.00000 
[12/07 19:12:14    219s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:12:14    219s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:12:14    219s] Shrink Factor                : 1.00000
[12/07 19:12:14    219s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:12:14    219s] Using Quantus QRC technology file ...
[12/07 19:12:14    219s] RC Grid backup saved.
[12/07 19:12:14    219s] 
[12/07 19:12:14    219s] Trim Metal Layers:
[12/07 19:12:14    219s] LayerId::1 widthSet size::1
[12/07 19:12:14    219s] LayerId::2 widthSet size::1
[12/07 19:12:14    219s] LayerId::3 widthSet size::1
[12/07 19:12:14    219s] LayerId::4 widthSet size::1
[12/07 19:12:14    219s] LayerId::5 widthSet size::1
[12/07 19:12:14    219s] LayerId::6 widthSet size::1
[12/07 19:12:14    219s] LayerId::7 widthSet size::1
[12/07 19:12:14    219s] LayerId::8 widthSet size::1
[12/07 19:12:14    219s] LayerId::9 widthSet size::1
[12/07 19:12:14    219s] LayerId::10 widthSet size::1
[12/07 19:12:14    219s] LayerId::11 widthSet size::1
[12/07 19:12:14    219s] eee: pegSigSF::1.070000
[12/07 19:12:14    219s] Skipped RC grid update for preRoute extraction.
[12/07 19:12:14    219s] Initializing multi-corner resistance tables ...
[12/07 19:12:14    219s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:12:14    219s] eee: l::2 avDens::0.263022 usedTrk::8208.271981 availTrk::31207.500000 sigTrk::8208.271981
[12/07 19:12:14    219s] eee: l::3 avDens::0.289055 usedTrk::10015.764845 availTrk::34650.000000 sigTrk::10015.764845
[12/07 19:12:14    219s] eee: l::4 avDens::0.095516 usedTrk::2988.994475 availTrk::31293.000000 sigTrk::2988.994475
[12/07 19:12:14    219s] eee: l::5 avDens::0.038228 usedTrk::1087.195317 availTrk::28440.000000 sigTrk::1087.195317
[12/07 19:12:14    219s] eee: l::6 avDens::0.021734 usedTrk::83.621345 availTrk::3847.500000 sigTrk::83.621345
[12/07 19:12:14    219s] eee: l::7 avDens::0.000520 usedTrk::0.046784 availTrk::90.000000 sigTrk::0.046784
[12/07 19:12:14    219s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:12:14    219s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:12:14    219s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:14    219s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:14    219s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:12:14    219s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254205 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.813900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:12:14    219s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2281.141M)
[12/07 19:12:14    219s] Skewing Data Summary (End_of_FINAL)
[12/07 19:12:14    220s] --------------------------------------------------
[12/07 19:12:14    220s]  Total skewed count:0
[12/07 19:12:14    220s] --------------------------------------------------
[12/07 19:12:14    220s] Starting delay calculation for Setup views
[12/07 19:12:14    220s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:12:14    220s] #################################################################################
[12/07 19:12:14    220s] # Design Stage: PreRoute
[12/07 19:12:14    220s] # Design Name: filter_top
[12/07 19:12:14    220s] # Design Mode: 45nm
[12/07 19:12:14    220s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:12:14    220s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:12:14    220s] # Signoff Settings: SI Off 
[12/07 19:12:14    220s] #################################################################################
[12/07 19:12:15    220s] Calculate delays in Single mode...
[12/07 19:12:15    220s] Topological Sorting (REAL = 0:00:00.0, MEM = 2275.2M, InitMEM = 2275.2M)
[12/07 19:12:15    220s] Start delay calculation (fullDC) (1 T). (MEM=2275.16)
[12/07 19:12:15    220s] End AAE Lib Interpolated Model. (MEM=2286.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:19    224s] Total number of fetched objects 32122
[12/07 19:12:19    224s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:12:19    224s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:12:19    224s] End delay calculation. (MEM=2302.36 CPU=0:00:03.7 REAL=0:00:04.0)
[12/07 19:12:19    224s] End delay calculation (fullDC). (MEM=2302.36 CPU=0:00:04.4 REAL=0:00:04.0)
[12/07 19:12:19    224s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 2302.4M) ***
[12/07 19:12:19    225s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:03:45 mem=2302.4M)
[12/07 19:12:19    225s] OPTC: user 20.0
[12/07 19:12:20    225s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2302.36 MB )
[12/07 19:12:20    225s] (I)      ==================== Layers =====================
[12/07 19:12:20    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:20    225s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:12:20    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:20    225s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:12:20    225s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:12:20    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:20    225s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:12:20    225s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:12:20    225s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:12:20    225s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:12:20    225s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:12:20    225s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:12:20    225s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:12:20    225s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:12:20    225s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:12:20    225s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:12:20    225s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:12:20    225s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:12:20    225s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:12:20    225s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:12:20    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:20    225s] (I)      Started Import and model ( Curr Mem: 2302.36 MB )
[12/07 19:12:20    225s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:20    225s] (I)      == Non-default Options ==
[12/07 19:12:20    225s] (I)      Build term to term wires                           : false
[12/07 19:12:20    225s] (I)      Maximum routing layer                              : 11
[12/07 19:12:20    225s] (I)      Number of threads                                  : 1
[12/07 19:12:20    225s] (I)      Method to set GCell size                           : row
[12/07 19:12:20    225s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:12:20    225s] (I)      Use row-based GCell size
[12/07 19:12:20    225s] (I)      Use row-based GCell align
[12/07 19:12:20    225s] (I)      layer 0 area = 80000
[12/07 19:12:20    225s] (I)      layer 1 area = 80000
[12/07 19:12:20    225s] (I)      layer 2 area = 80000
[12/07 19:12:20    225s] (I)      layer 3 area = 80000
[12/07 19:12:20    225s] (I)      layer 4 area = 80000
[12/07 19:12:20    225s] (I)      layer 5 area = 80000
[12/07 19:12:20    225s] (I)      layer 6 area = 80000
[12/07 19:12:20    225s] (I)      layer 7 area = 80000
[12/07 19:12:20    225s] (I)      layer 8 area = 80000
[12/07 19:12:20    225s] (I)      layer 9 area = 400000
[12/07 19:12:20    225s] (I)      layer 10 area = 400000
[12/07 19:12:20    225s] (I)      GCell unit size   : 3420
[12/07 19:12:20    225s] (I)      GCell multiplier  : 1
[12/07 19:12:20    225s] (I)      GCell row height  : 3420
[12/07 19:12:20    225s] (I)      Actual row height : 3420
[12/07 19:12:20    225s] (I)      GCell align ref   : 40000 40280
[12/07 19:12:20    225s] [NR-eGR] Track table information for default rule: 
[12/07 19:12:20    225s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:12:20    225s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:12:20    225s] (I)      ==================== Default via =====================
[12/07 19:12:20    225s] (I)      +----+------------------+----------------------------+
[12/07 19:12:20    225s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:12:20    225s] (I)      +----+------------------+----------------------------+
[12/07 19:12:20    225s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:12:20    225s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:12:20    225s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:12:20    225s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:12:20    225s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:12:20    225s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:12:20    225s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:12:20    225s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:12:20    225s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:12:20    225s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:12:20    225s] (I)      +----+------------------+----------------------------+
[12/07 19:12:20    225s] [NR-eGR] Read 43156 PG shapes
[12/07 19:12:20    225s] [NR-eGR] Read 0 clock shapes
[12/07 19:12:20    225s] [NR-eGR] Read 0 other shapes
[12/07 19:12:20    225s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:12:20    225s] [NR-eGR] #Instance Blockages : 0
[12/07 19:12:20    225s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:12:20    225s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:12:20    225s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:12:20    225s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:12:20    225s] [NR-eGR] #Other Blockages    : 0
[12/07 19:12:20    225s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:12:20    225s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:12:20    225s] [NR-eGR] Read 32028 nets ( ignored 0 )
[12/07 19:12:20    225s] (I)      early_global_route_priority property id does not exist.
[12/07 19:12:20    225s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:12:20    225s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:12:20    225s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:12:20    225s] (I)      Number of ignored nets                =      0
[12/07 19:12:20    225s] (I)      Number of connected nets              =      0
[12/07 19:12:20    225s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:12:20    225s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:12:20    225s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:12:20    225s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:12:20    225s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:12:20    225s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:12:20    225s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:12:20    225s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:12:20    225s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:12:20    225s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:12:20    225s] (I)      Ndr track 0 does not exist
[12/07 19:12:20    225s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:12:20    225s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:12:20    225s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:12:20    225s] (I)      Site width          :   400  (dbu)
[12/07 19:12:20    225s] (I)      Row height          :  3420  (dbu)
[12/07 19:12:20    225s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:12:20    225s] (I)      GCell width         :  3420  (dbu)
[12/07 19:12:20    225s] (I)      GCell height        :  3420  (dbu)
[12/07 19:12:20    225s] (I)      Grid                :   207   206    11
[12/07 19:12:20    225s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:12:20    225s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:12:20    225s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:12:20    225s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:12:20    225s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:12:20    225s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:12:20    225s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:12:20    225s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:12:20    225s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:12:20    225s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:12:20    225s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:12:20    225s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:12:20    225s] (I)      --------------------------------------------------------
[12/07 19:12:20    225s] 
[12/07 19:12:20    225s] [NR-eGR] ============ Routing rule table ============
[12/07 19:12:20    225s] [NR-eGR] Rule id: 0  Nets: 32028
[12/07 19:12:20    225s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:12:20    225s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:12:20    225s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:12:20    225s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:12:20    225s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:12:20    225s] [NR-eGR] ========================================
[12/07 19:12:20    225s] [NR-eGR] 
[12/07 19:12:20    225s] (I)      =============== Blocked Tracks ===============
[12/07 19:12:20    225s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:20    225s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:12:20    225s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:20    225s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:12:20    225s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:12:20    225s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:12:20    225s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:12:20    225s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:12:20    225s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:12:20    225s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:12:20    225s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:12:20    225s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:12:20    225s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:12:20    225s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:12:20    225s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:20    225s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.33 sec, Curr Mem: 2302.36 MB )
[12/07 19:12:20    225s] (I)      Reset routing kernel
[12/07 19:12:20    225s] (I)      Started Global Routing ( Curr Mem: 2302.36 MB )
[12/07 19:12:20    225s] (I)      totalPins=92127  totalGlobalPin=89141 (96.76%)
[12/07 19:12:20    225s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:12:20    225s] (I)      
[12/07 19:12:20    225s] (I)      ============  Phase 1a Route ============
[12/07 19:12:20    225s] [NR-eGR] Layer group 1: route 32028 net(s) in layer range [2, 11]
[12/07 19:12:20    225s] (I)      Usage: 209036 = (106255 H, 102781 V) = (6.92% H, 7.22% V) = (1.817e+05um H, 1.758e+05um V)
[12/07 19:12:20    225s] (I)      
[12/07 19:12:20    225s] (I)      ============  Phase 1b Route ============
[12/07 19:12:20    225s] (I)      Usage: 209036 = (106255 H, 102781 V) = (6.92% H, 7.22% V) = (1.817e+05um H, 1.758e+05um V)
[12/07 19:12:20    225s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.574516e+05um
[12/07 19:12:20    225s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:12:20    225s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:12:20    225s] (I)      
[12/07 19:12:20    225s] (I)      ============  Phase 1c Route ============
[12/07 19:12:20    225s] (I)      Usage: 209036 = (106255 H, 102781 V) = (6.92% H, 7.22% V) = (1.817e+05um H, 1.758e+05um V)
[12/07 19:12:20    225s] (I)      
[12/07 19:12:20    225s] (I)      ============  Phase 1d Route ============
[12/07 19:12:20    225s] (I)      Usage: 209036 = (106255 H, 102781 V) = (6.92% H, 7.22% V) = (1.817e+05um H, 1.758e+05um V)
[12/07 19:12:20    225s] (I)      
[12/07 19:12:20    225s] (I)      ============  Phase 1e Route ============
[12/07 19:12:20    225s] (I)      Usage: 209036 = (106255 H, 102781 V) = (6.92% H, 7.22% V) = (1.817e+05um H, 1.758e+05um V)
[12/07 19:12:20    225s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.574516e+05um
[12/07 19:12:20    225s] (I)      
[12/07 19:12:20    225s] (I)      ============  Phase 1l Route ============
[12/07 19:12:20    225s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:12:20    225s] (I)      Layer  2:     340202    106777         6           0      362819    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Layer  3:     370444     98081         1           0      381924    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Layer  4:     340202     30264         0           0      362819    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Layer  5:     370444     10727         0           0      381924    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Layer  6:     340202      1032         0           0      362819    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Layer  7:     370444         0         0           0      381924    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:12:20    225s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:12:20    225s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:12:20    225s] (I)      Total:       2953791    246881         7      137044     3139823    ( 4.18%) 
[12/07 19:12:20    225s] (I)      
[12/07 19:12:20    225s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:12:20    225s] [NR-eGR]                        OverCon            
[12/07 19:12:20    225s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:12:20    225s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:12:20    225s] [NR-eGR] ----------------------------------------------
[12/07 19:12:20    225s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal2 ( 2)         6( 0.01%)   ( 0.01%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR] ----------------------------------------------
[12/07 19:12:20    225s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[12/07 19:12:20    225s] [NR-eGR] 
[12/07 19:12:20    225s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.47 sec, Curr Mem: 2310.36 MB )
[12/07 19:12:20    225s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:12:20    225s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:12:20    225s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.82 sec, Curr Mem: 2310.36 MB )
[12/07 19:12:20    225s] (I)      ===================================== Runtime Summary ======================================
[12/07 19:12:20    225s] (I)       Step                                         %       Start      Finish      Real       CPU 
[12/07 19:12:20    225s] (I)      --------------------------------------------------------------------------------------------
[12/07 19:12:20    225s] (I)       Early Global Route kernel              100.00%  157.26 sec  158.07 sec  0.82 sec  0.47 sec 
[12/07 19:12:20    225s] (I)       +-Import and model                      40.69%  157.26 sec  157.59 sec  0.33 sec  0.16 sec 
[12/07 19:12:20    225s] (I)       | +-Create place DB                      9.11%  157.26 sec  157.33 sec  0.07 sec  0.07 sec 
[12/07 19:12:20    225s] (I)       | | +-Import place data                  9.10%  157.26 sec  157.33 sec  0.07 sec  0.07 sec 
[12/07 19:12:20    225s] (I)       | | | +-Read instances and placement     2.21%  157.26 sec  157.28 sec  0.02 sec  0.01 sec 
[12/07 19:12:20    225s] (I)       | | | +-Read nets                        6.85%  157.28 sec  157.33 sec  0.06 sec  0.06 sec 
[12/07 19:12:20    225s] (I)       | +-Create route DB                     26.12%  157.33 sec  157.55 sec  0.21 sec  0.08 sec 
[12/07 19:12:20    225s] (I)       | | +-Import route data (1T)            26.06%  157.33 sec  157.55 sec  0.21 sec  0.08 sec 
[12/07 19:12:20    225s] (I)       | | | +-Read blockages ( Layer 2-11 )    7.44%  157.42 sec  157.49 sec  0.06 sec  0.01 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Read routing blockages         0.00%  157.42 sec  157.42 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Read instance blockages        0.46%  157.42 sec  157.43 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Read PG blockages              1.25%  157.43 sec  157.44 sec  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Read clock blockages           0.65%  157.44 sec  157.44 sec  0.01 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Read other blockages           0.59%  157.44 sec  157.45 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Read halo blockages            0.04%  157.45 sec  157.45 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Read boundary cut boxes        0.00%  157.45 sec  157.45 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | +-Read blackboxes                  0.00%  157.49 sec  157.49 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | +-Read prerouted                   1.21%  157.49 sec  157.50 sec  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)       | | | +-Read unlegalized nets            0.60%  157.50 sec  157.50 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | +-Read nets                        1.28%  157.50 sec  157.51 sec  0.01 sec  0.02 sec 
[12/07 19:12:20    225s] (I)       | | | +-Set up via pillars               0.05%  157.51 sec  157.51 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | +-Initialize 3D grid graph         0.19%  157.52 sec  157.52 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | +-Model blockage capacity          3.21%  157.52 sec  157.54 sec  0.03 sec  0.02 sec 
[12/07 19:12:20    225s] (I)       | | | | +-Initialize 3D capacity         3.01%  157.52 sec  157.54 sec  0.02 sec  0.02 sec 
[12/07 19:12:20    225s] (I)       | +-Read aux data                        0.00%  157.55 sec  157.55 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | +-Others data preparation              0.25%  157.55 sec  157.55 sec  0.00 sec  0.01 sec 
[12/07 19:12:20    225s] (I)       | +-Create route kernel                  4.75%  157.55 sec  157.59 sec  0.04 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       +-Global Routing                        57.03%  157.59 sec  158.06 sec  0.47 sec  0.29 sec 
[12/07 19:12:20    225s] (I)       | +-Initialization                       1.53%  157.59 sec  157.60 sec  0.01 sec  0.02 sec 
[12/07 19:12:20    225s] (I)       | +-Net group 1                         31.36%  157.61 sec  157.86 sec  0.26 sec  0.26 sec 
[12/07 19:12:20    225s] (I)       | | +-Generate topology                  2.24%  157.61 sec  157.62 sec  0.02 sec  0.02 sec 
[12/07 19:12:20    225s] (I)       | | +-Phase 1a                           8.52%  157.63 sec  157.70 sec  0.07 sec  0.08 sec 
[12/07 19:12:20    225s] (I)       | | | +-Pattern routing (1T)             7.07%  157.63 sec  157.69 sec  0.06 sec  0.07 sec 
[12/07 19:12:20    225s] (I)       | | | +-Add via demand to 2D             1.31%  157.69 sec  157.70 sec  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)       | | +-Phase 1b                           0.05%  157.70 sec  157.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | +-Phase 1c                           0.00%  157.70 sec  157.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | +-Phase 1d                           0.00%  157.70 sec  157.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | +-Phase 1e                           0.03%  157.70 sec  157.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | | +-Route legalization               0.00%  157.70 sec  157.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       | | +-Phase 1l                          19.54%  157.70 sec  157.86 sec  0.16 sec  0.16 sec 
[12/07 19:12:20    225s] (I)       | | | +-Layer assignment (1T)           19.09%  157.70 sec  157.86 sec  0.16 sec  0.16 sec 
[12/07 19:12:20    225s] (I)       | +-Clean cong LA                        0.00%  157.86 sec  157.86 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)       +-Export 3D cong map                     1.45%  158.06 sec  158.07 sec  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)       | +-Export 2D cong map                   0.12%  158.07 sec  158.07 sec  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)      ===================== Summary by functions =====================
[12/07 19:12:20    225s] (I)       Lv  Step                                 %      Real       CPU 
[12/07 19:12:20    225s] (I)      ----------------------------------------------------------------
[12/07 19:12:20    225s] (I)        0  Early Global Route kernel      100.00%  0.82 sec  0.47 sec 
[12/07 19:12:20    225s] (I)        1  Global Routing                  57.03%  0.47 sec  0.29 sec 
[12/07 19:12:20    225s] (I)        1  Import and model                40.69%  0.33 sec  0.16 sec 
[12/07 19:12:20    225s] (I)        1  Export 3D cong map               1.45%  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)        2  Net group 1                     31.36%  0.26 sec  0.26 sec 
[12/07 19:12:20    225s] (I)        2  Create route DB                 26.12%  0.21 sec  0.08 sec 
[12/07 19:12:20    225s] (I)        2  Create place DB                  9.11%  0.07 sec  0.07 sec 
[12/07 19:12:20    225s] (I)        2  Create route kernel              4.75%  0.04 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        2  Initialization                   1.53%  0.01 sec  0.02 sec 
[12/07 19:12:20    225s] (I)        2  Others data preparation          0.25%  0.00 sec  0.01 sec 
[12/07 19:12:20    225s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        3  Import route data (1T)          26.06%  0.21 sec  0.08 sec 
[12/07 19:12:20    225s] (I)        3  Phase 1l                        19.54%  0.16 sec  0.16 sec 
[12/07 19:12:20    225s] (I)        3  Import place data                9.10%  0.07 sec  0.07 sec 
[12/07 19:12:20    225s] (I)        3  Phase 1a                         8.52%  0.07 sec  0.08 sec 
[12/07 19:12:20    225s] (I)        3  Generate topology                2.24%  0.02 sec  0.02 sec 
[12/07 19:12:20    225s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        4  Layer assignment (1T)           19.09%  0.16 sec  0.16 sec 
[12/07 19:12:20    225s] (I)        4  Read nets                        8.12%  0.07 sec  0.08 sec 
[12/07 19:12:20    225s] (I)        4  Read blockages ( Layer 2-11 )    7.44%  0.06 sec  0.01 sec 
[12/07 19:12:20    225s] (I)        4  Pattern routing (1T)             7.07%  0.06 sec  0.07 sec 
[12/07 19:12:20    225s] (I)        4  Model blockage capacity          3.21%  0.03 sec  0.02 sec 
[12/07 19:12:20    225s] (I)        4  Read instances and placement     2.21%  0.02 sec  0.01 sec 
[12/07 19:12:20    225s] (I)        4  Add via demand to 2D             1.31%  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)        4  Read prerouted                   1.21%  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)        4  Read unlegalized nets            0.60%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        4  Initialize 3D grid graph         0.19%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        4  Set up via pillars               0.05%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        5  Initialize 3D capacity           3.01%  0.02 sec  0.02 sec 
[12/07 19:12:20    225s] (I)        5  Read PG blockages                1.25%  0.01 sec  0.01 sec 
[12/07 19:12:20    225s] (I)        5  Read clock blockages             0.65%  0.01 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        5  Read other blockages             0.59%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        5  Read instance blockages          0.46%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/07 19:12:20    225s] OPERPROF: Starting HotSpotCal at level 1, MEM:2310.4M, EPOCH TIME: 1701994340.828381
[12/07 19:12:20    225s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:20    225s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:12:20    225s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:20    225s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:12:20    225s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:12:20    225s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:20    225s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:12:20    225s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2326.4M, EPOCH TIME: 1701994340.832461
[12/07 19:12:20    225s] [hotspot] Hotspot report including placement blocked areas
[12/07 19:12:20    225s] OPERPROF: Starting HotSpotCal at level 1, MEM:2326.4M, EPOCH TIME: 1701994340.832631
[12/07 19:12:20    225s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:20    225s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:12:20    225s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:20    225s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:12:20    225s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2326.4M, EPOCH TIME: 1701994340.835978
[12/07 19:12:20    225s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:12:20    225s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:20    225s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:12:20    225s] Reported timing to dir reports/STA
[12/07 19:12:20    225s] **opt_design ... cpu = 0:02:10, real = 0:02:11, mem = 1694.6M, totSessionCpu=0:03:46 **
[12/07 19:12:20    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2277.4M, EPOCH TIME: 1701994340.857924
[12/07 19:12:20    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:20    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:20    225s] 
[12/07 19:12:20    225s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:20    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2277.4M, EPOCH TIME: 1701994340.888424
[12/07 19:12:20    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:20    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] ------------------------------------------------------------------
[12/07 19:12:22    226s]      opt_design Final Summary
[12/07 19:12:22    226s] ------------------------------------------------------------------
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] Setup views included:
[12/07 19:12:22    226s]  func_default 
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] +--------------------+---------+---------+---------+
[12/07 19:12:22    226s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:12:22    226s] +--------------------+---------+---------+---------+
[12/07 19:12:22    226s] |           WNS (ns):|  0.375  |  0.375  |  1.951  |
[12/07 19:12:22    226s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:12:22    226s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:12:22    226s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:12:22    226s] +--------------------+---------+---------+---------+
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] +----------------+-------------------------------+------------------+
[12/07 19:12:22    226s] |                |              Real             |       Total      |
[12/07 19:12:22    226s] |    DRVs        +------------------+------------+------------------|
[12/07 19:12:22    226s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:12:22    226s] +----------------+------------------+------------+------------------+
[12/07 19:12:22    226s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:12:22    226s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:12:22    226s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:12:22    226s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:12:22    226s] +----------------+------------------+------------+------------------+
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2277.6M, EPOCH TIME: 1701994342.210389
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:22    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2277.6M, EPOCH TIME: 1701994342.243360
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] Density: 70.134%
[12/07 19:12:22    226s] Routing Overflow: 0.00% H and 0.00% V
[12/07 19:12:22    226s] ------------------------------------------------------------------
[12/07 19:12:22    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2277.6M, EPOCH TIME: 1701994342.265802
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:22    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2277.6M, EPOCH TIME: 1701994342.295837
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] **opt_design ... cpu = 0:02:11, real = 0:02:13, mem = 1695.0M, totSessionCpu=0:03:47 **
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:12:22    226s] Deleting Lib Analyzer.
[12/07 19:12:22    226s] 
[12/07 19:12:22    226s] TimeStamp Deleting Cell Server End ...
[12/07 19:12:22    226s] *** Finished opt_design ***
[12/07 19:12:22    226s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:22    226s] UM:*                                       0.000 ns          0.375 ns  final
[12/07 19:12:22    226s] UM: Running design category ...
[12/07 19:12:22    226s] All LLGs are deleted
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2277.6M, EPOCH TIME: 1701994342.369537
[12/07 19:12:22    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2277.6M, EPOCH TIME: 1701994342.369679
[12/07 19:12:22    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2277.6M, EPOCH TIME: 1701994342.370298
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2277.6M, EPOCH TIME: 1701994342.371941
[12/07 19:12:22    226s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:22    226s] Core basic site is CoreSite
[12/07 19:12:22    226s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2277.6M, EPOCH TIME: 1701994342.392496
[12/07 19:12:22    226s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:12:22    226s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:12:22    226s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2277.6M, EPOCH TIME: 1701994342.397376
[12/07 19:12:22    226s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:12:22    226s] SiteArray: use 1,642,496 bytes
[12/07 19:12:22    226s] SiteArray: current memory after site array memory allocation 2277.6M
[12/07 19:12:22    226s] SiteArray: FP blocked sites are writable
[12/07 19:12:22    226s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2277.6M, EPOCH TIME: 1701994342.402718
[12/07 19:12:22    226s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.028, MEM:2277.6M, EPOCH TIME: 1701994342.430222
[12/07 19:12:22    226s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:12:22    226s] Atter site array init, number of instance map data is 0.
[12/07 19:12:22    226s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:2277.6M, EPOCH TIME: 1701994342.432974
[12/07 19:12:22    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.064, MEM:2277.6M, EPOCH TIME: 1701994342.434382
[12/07 19:12:22    226s] All LLGs are deleted
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2277.6M, EPOCH TIME: 1701994342.443909
[12/07 19:12:22    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2277.6M, EPOCH TIME: 1701994342.444016
[12/07 19:12:22    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:22    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:23    227s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:12:23    227s] Summary for sequential cells identification: 
[12/07 19:12:23    227s]   Identified SBFF number: 104
[12/07 19:12:23    227s]   Identified MBFF number: 0
[12/07 19:12:23    227s]   Identified SB Latch number: 0
[12/07 19:12:23    227s]   Identified MB Latch number: 0
[12/07 19:12:23    227s]   Not identified SBFF number: 16
[12/07 19:12:23    227s]   Not identified MBFF number: 0
[12/07 19:12:23    227s]   Not identified SB Latch number: 0
[12/07 19:12:23    227s]   Not identified MB Latch number: 0
[12/07 19:12:23    227s]   Number of sequential cells which are not FFs: 32
[12/07 19:12:23    227s]  Visiting view : func_default
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:12:23    227s]  Visiting view : func_default
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:12:23    227s] TLC MultiMap info (StdDelay):
[12/07 19:12:23    227s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:12:23    227s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:12:23    227s]  Setting StdDelay to: 9.9ps
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] 	Current design flip-flop statistics
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] Single-Bit FF Count          :         1198
[12/07 19:12:23    227s] Multi-Bit FF Count           :            0
[12/07 19:12:23    227s] Total Bit Count              :         1198
[12/07 19:12:23    227s] Total FF Count               :         1198
[12/07 19:12:23    227s] Bits Per Flop                :        1.000
[12/07 19:12:23    227s] Total Clock Pin Cap(FF)      :      352.216
[12/07 19:12:23    227s] Multibit Conversion Ratio(%) :         0.00
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s]             Multi-bit cell usage statistics
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] ============================================================
[12/07 19:12:23    227s] Sequential Multibit cells usage statistics
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] -FlipFlops             1198                    0        0.00                    1.00
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] Seq_Mbit libcell              Bitwidth        Count
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] Total 0
[12/07 19:12:23    227s] ============================================================
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] Category            Num of Insts Rejected     Reasons
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s] ------------------------------------------------------------
[12/07 19:12:23    227s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:23    227s] UM:         131.51            134          0.000 ns          0.375 ns  opt_design_prects
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:20 real=  0:02:22)
[12/07 19:12:23    227s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/07 19:12:23    227s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[12/07 19:12:23    227s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:13.0 real=0:00:13.0)
[12/07 19:12:23    227s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:53.8 real=0:00:54.7)
[12/07 19:12:23    227s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[12/07 19:12:23    227s] clean pInstBBox. size 0
[12/07 19:12:23    227s] All LLGs are deleted
[12/07 19:12:23    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:23    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:23    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2277.6M, EPOCH TIME: 1701994343.162341
[12/07 19:12:23    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2277.6M, EPOCH TIME: 1701994343.162454
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] TimeStamp Deleting Cell Server End ...
[12/07 19:12:23    227s] Disable CTE adjustment.
[12/07 19:12:23    227s] Info: pop threads available for lower-level modules during optimization.
[12/07 19:12:23    227s] #optDebug: fT-D <X 1 0 0 0>
[12/07 19:12:23    227s] #optDebug: fT-D <X 1 0 0 0>
[12/07 19:12:23    227s] VSMManager cleared!
[12/07 19:12:23    227s] **place_opt_design ... cpu = 0:02:58, real = 0:03:02, mem = 2181.6M **
[12/07 19:12:23    227s] *** Finished GigaPlace ***
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] *** Summary of all messages that are not suppressed in this session:
[12/07 19:12:23    227s] Severity  ID               Count  Summary                                  
[12/07 19:12:23    227s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[12/07 19:12:23    227s] *** Message Summary: 0 warning(s), 2 error(s)
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] *** place_opt_design #1 [finish] : cpu/real = 0:02:58.4/0:03:02.0 (1.0), totSession cpu/real = 0:03:47.7/0:03:51.2 (1.0), mem = 2181.6M
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] =============================================================================================
[12/07 19:12:23    227s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[12/07 19:12:23    227s] =============================================================================================
[12/07 19:12:23    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:12:23    227s] ---------------------------------------------------------------------------------------------
[12/07 19:12:23    227s] [ InitOpt                ]      1   0:00:01.6  (   0.9 % )     0:00:09.0 /  0:00:08.6    1.0
[12/07 19:12:23    227s] [ GlobalOpt              ]      1   0:00:01.5  (   0.8 % )     0:00:01.5 /  0:00:01.6    1.0
[12/07 19:12:23    227s] [ DrvOpt                 ]      3   0:00:09.9  (   5.5 % )     0:00:09.9 /  0:00:09.9    1.0
[12/07 19:12:23    227s] [ SimplifyNetlist        ]      1   0:00:01.6  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[12/07 19:12:23    227s] [ SkewPreCTSReport       ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:12:23    227s] [ AreaOpt                ]      3   0:00:35.7  (  19.6 % )     0:00:36.8 /  0:00:36.8    1.0
[12/07 19:12:23    227s] [ ViewPruning            ]      8   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:12:23    227s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.2 % )     0:00:07.3 /  0:00:06.8    0.9
[12/07 19:12:23    227s] [ DrvReport              ]      2   0:00:01.4  (   0.8 % )     0:00:01.4 /  0:00:01.0    0.7
[12/07 19:12:23    227s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:12:23    227s] [ SlackTraversorInit     ]      5   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 19:12:23    227s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.8
[12/07 19:12:23    227s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:23    227s] [ PlacerInterfaceInit    ]      3   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:12:23    227s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:23    227s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:12:23    227s] [ GlobalPlace            ]      1   0:00:47.7  (  26.2 % )     0:00:48.3 /  0:00:46.7    1.0
[12/07 19:12:23    227s] [ IncrReplace            ]      1   0:00:54.1  (  29.7 % )     0:01:00.3 /  0:00:59.5    1.0
[12/07 19:12:23    227s] [ RefinePlace            ]      2   0:00:02.1  (   1.1 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 19:12:23    227s] [ EarlyGlobalRoute       ]      2   0:00:02.1  (   1.2 % )     0:00:02.1 /  0:00:01.5    0.7
[12/07 19:12:23    227s] [ ExtractRC              ]      3   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:12:23    227s] [ TimingUpdate           ]     32   0:00:02.5  (   1.4 % )     0:00:12.2 /  0:00:12.2    1.0
[12/07 19:12:23    227s] [ FullDelayCalc          ]      3   0:00:14.8  (   8.2 % )     0:00:14.8 /  0:00:14.9    1.0
[12/07 19:12:23    227s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[12/07 19:12:23    227s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:23    227s] [ MISC                   ]          0:00:02.8  (   1.5 % )     0:00:02.8 /  0:00:02.8    1.0
[12/07 19:12:23    227s] ---------------------------------------------------------------------------------------------
[12/07 19:12:23    227s]  place_opt_design #1 TOTAL          0:03:02.0  ( 100.0 % )     0:03:02.0 /  0:02:58.4    1.0
[12/07 19:12:23    227s] ---------------------------------------------------------------------------------------------
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] @file 66: #place_opt_design -incremental_timing -report_dir reports/STA
[12/07 19:12:23    227s] @file 67:
[12/07 19:12:23    227s] @@file 68: set_db add_tieoffs_cells { TIEHI TIELO }
[12/07 19:12:23    227s] @@file 69: add_tieoffs
[12/07 19:12:23    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:2181.6M, EPOCH TIME: 1701994343.187043
[12/07 19:12:23    227s] Processing tracks to init pin-track alignment.
[12/07 19:12:23    227s] z: 2, totalTracks: 1
[12/07 19:12:23    227s] z: 4, totalTracks: 1
[12/07 19:12:23    227s] z: 6, totalTracks: 1
[12/07 19:12:23    227s] z: 8, totalTracks: 1
[12/07 19:12:23    227s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:23    227s] All LLGs are deleted
[12/07 19:12:23    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:23    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:23    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2181.6M, EPOCH TIME: 1701994343.197362
[12/07 19:12:23    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1701994343.197522
[12/07 19:12:23    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2181.6M, EPOCH TIME: 1701994343.202422
[12/07 19:12:23    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:23    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:23    227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2181.6M, EPOCH TIME: 1701994343.204104
[12/07 19:12:23    227s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:23    227s] Core basic site is CoreSite
[12/07 19:12:23    227s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2181.6M, EPOCH TIME: 1701994343.224838
[12/07 19:12:23    227s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:12:23    227s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:12:23    227s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2181.6M, EPOCH TIME: 1701994343.229850
[12/07 19:12:23    227s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:12:23    227s] SiteArray: use 1,642,496 bytes
[12/07 19:12:23    227s] SiteArray: current memory after site array memory allocation 2181.6M
[12/07 19:12:23    227s] SiteArray: FP blocked sites are writable
[12/07 19:12:23    227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:12:23    227s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2181.6M, EPOCH TIME: 1701994343.235625
[12/07 19:12:23    227s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.028, MEM:2181.6M, EPOCH TIME: 1701994343.263380
[12/07 19:12:23    227s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:12:23    227s] Atter site array init, number of instance map data is 0.
[12/07 19:12:23    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:2181.6M, EPOCH TIME: 1701994343.266416
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:12:23    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2181.6M, EPOCH TIME: 1701994343.272240
[12/07 19:12:23    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2181.6M, EPOCH TIME: 1701994343.272319
[12/07 19:12:23    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1701994343.272638
[12/07 19:12:23    227s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2181.6MB).
[12/07 19:12:23    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.094, MEM:2181.6M, EPOCH TIME: 1701994343.280980
[12/07 19:12:23    227s] Options: No distance constraint, No Fan-out constraint.
[12/07 19:12:23    227s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2181.6M, EPOCH TIME: 1701994343.281075
[12/07 19:12:23    227s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1701994343.281501
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] Creating Lib Analyzer ...
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:12:23    227s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:12:23    227s] Summary for sequential cells identification: 
[12/07 19:12:23    227s]   Identified SBFF number: 104
[12/07 19:12:23    227s]   Identified MBFF number: 0
[12/07 19:12:23    227s]   Identified SB Latch number: 0
[12/07 19:12:23    227s]   Identified MB Latch number: 0
[12/07 19:12:23    227s]   Not identified SBFF number: 16
[12/07 19:12:23    227s]   Not identified MBFF number: 0
[12/07 19:12:23    227s]   Not identified SB Latch number: 0
[12/07 19:12:23    227s]   Not identified MB Latch number: 0
[12/07 19:12:23    227s]   Number of sequential cells which are not FFs: 32
[12/07 19:12:23    227s]  Visiting view : func_default
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:12:23    227s]  Visiting view : func_default
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:12:23    227s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:12:23    227s] TLC MultiMap info (StdDelay):
[12/07 19:12:23    227s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:12:23    227s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:12:23    227s]  Setting StdDelay to: 9.9ps
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:12:23    227s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:12:23    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:12:23    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:12:23    227s] 
[12/07 19:12:23    227s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:12:23    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=2194.6M
[12/07 19:12:23    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=2194.6M
[12/07 19:12:23    228s] Creating Lib Analyzer, finished. 
[12/07 19:12:23    228s] #optDebug: Start CG creation (mem=2194.6M)
[12/07 19:12:23    228s]  ...initializing CG  maxDriveDist 776.545000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 77.654500 
[12/07 19:12:24    228s] (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s]  ...processing cgPrt (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s]  ...processing cgEgp (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s]  ...processing cgPbk (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s]  ...processing cgNrb(cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s]  ...processing cgObs (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s]  ...processing cgCon (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s]  ...processing cgPdm (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2369.6M)
[12/07 19:12:24    228s] Re-routed 1 nets
[12/07 19:12:24    228s] INFO: Total Number of Tie Cells (TIEHI) placed: 1  
[12/07 19:12:24    228s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2369.6M, EPOCH TIME: 1701994344.036453
[12/07 19:12:24    228s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:2369.6M, EPOCH TIME: 1701994344.037198
[12/07 19:12:24    228s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[12/07 19:12:24    228s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2369.6M, EPOCH TIME: 1701994344.057195
[12/07 19:12:24    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23768).
[12/07 19:12:24    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:24    228s] All LLGs are deleted
[12/07 19:12:24    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:24    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:24    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2369.6M, EPOCH TIME: 1701994344.124602
[12/07 19:12:24    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2369.6M, EPOCH TIME: 1701994344.124823
[12/07 19:12:24    228s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.069, MEM:2272.6M, EPOCH TIME: 1701994344.126615
[12/07 19:12:24    228s] @file 70:
[12/07 19:12:24    228s] @file 71: #-----------------------------------------------------------------------
[12/07 19:12:24    228s] @file 72: ## Pre Clock tree timing analysis
[12/07 19:12:24    228s] @file 73: #-----------------------------------------------------------------------
[12/07 19:12:24    228s] @file 74:
[12/07 19:12:24    228s] @@file 75: time_design -pre_cts -report_dir reports/STA
[12/07 19:12:24    228s] #optDebug: fT-S <1 1 0 0 0>
[12/07 19:12:24    228s] *** time_design #2 [begin] : totSession cpu/real = 0:03:48.7/0:03:52.1 (1.0), mem = 2272.6M
[12/07 19:12:24    228s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2272.6M, EPOCH TIME: 1701994344.159192
[12/07 19:12:24    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:24    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:24    228s] All LLGs are deleted
[12/07 19:12:24    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:24    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:24    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2272.6M, EPOCH TIME: 1701994344.159284
[12/07 19:12:24    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2272.6M, EPOCH TIME: 1701994344.159337
[12/07 19:12:24    228s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2272.6M, EPOCH TIME: 1701994344.159447
[12/07 19:12:24    228s] Start to check current routing status for nets...
[12/07 19:12:24    228s] All nets are already routed correctly.
[12/07 19:12:24    228s] End to check current routing status for nets (mem=2272.6M)
[12/07 19:12:24    228s] Extraction called for design 'filter_top' of instances=23768 and nets=32193 using extraction engine 'pre_route' .
[12/07 19:12:24    228s] pre_route RC Extraction called for design filter_top.
[12/07 19:12:24    228s] RC Extraction called in multi-corner(1) mode.
[12/07 19:12:24    228s] RCMode: PreRoute
[12/07 19:12:24    228s]       RC Corner Indexes            0   
[12/07 19:12:24    228s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:12:24    228s] Resistance Scaling Factor    : 1.00000 
[12/07 19:12:24    228s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:12:24    228s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:12:24    228s] Shrink Factor                : 1.00000
[12/07 19:12:24    228s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:12:24    228s] Using Quantus QRC technology file ...
[12/07 19:12:24    228s] 
[12/07 19:12:24    228s] Trim Metal Layers:
[12/07 19:12:24    228s] LayerId::1 widthSet size::1
[12/07 19:12:24    228s] LayerId::2 widthSet size::1
[12/07 19:12:24    228s] LayerId::3 widthSet size::1
[12/07 19:12:24    228s] LayerId::4 widthSet size::1
[12/07 19:12:24    228s] LayerId::5 widthSet size::1
[12/07 19:12:24    228s] LayerId::6 widthSet size::1
[12/07 19:12:24    228s] LayerId::7 widthSet size::1
[12/07 19:12:24    228s] LayerId::8 widthSet size::1
[12/07 19:12:24    228s] LayerId::9 widthSet size::1
[12/07 19:12:24    228s] LayerId::10 widthSet size::1
[12/07 19:12:24    228s] LayerId::11 widthSet size::1
[12/07 19:12:24    228s] eee: pegSigSF::1.070000
[12/07 19:12:24    228s] Skipped RC grid update for preRoute extraction.
[12/07 19:12:24    228s] Initializing multi-corner resistance tables ...
[12/07 19:12:24    228s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:12:24    228s] eee: l::2 avDens::0.263022 usedTrk::8208.271981 availTrk::31207.500000 sigTrk::8208.271981
[12/07 19:12:24    228s] eee: l::3 avDens::0.289055 usedTrk::10015.764845 availTrk::34650.000000 sigTrk::10015.764845
[12/07 19:12:24    228s] eee: l::4 avDens::0.095516 usedTrk::2988.994475 availTrk::31293.000000 sigTrk::2988.994475
[12/07 19:12:24    228s] eee: l::5 avDens::0.038228 usedTrk::1087.195317 availTrk::28440.000000 sigTrk::1087.195317
[12/07 19:12:24    228s] eee: l::6 avDens::0.021734 usedTrk::83.621345 availTrk::3847.500000 sigTrk::83.621345
[12/07 19:12:24    228s] eee: l::7 avDens::0.000520 usedTrk::0.046784 availTrk::90.000000 sigTrk::0.046784
[12/07 19:12:24    228s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:12:24    228s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:12:24    228s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:24    228s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:24    228s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:12:24    228s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.254205 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.813900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:12:24    229s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2272.633M)
[12/07 19:12:24    229s] Effort level <high> specified for reg2reg path_group
[12/07 19:12:25    229s] All LLGs are deleted
[12/07 19:12:25    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:25    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:25    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2264.9M, EPOCH TIME: 1701994345.262509
[12/07 19:12:25    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2264.9M, EPOCH TIME: 1701994345.262689
[12/07 19:12:25    229s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2264.9M, EPOCH TIME: 1701994345.268015
[12/07 19:12:25    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:25    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:25    229s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2264.9M, EPOCH TIME: 1701994345.269370
[12/07 19:12:25    229s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:25    229s] Core basic site is CoreSite
[12/07 19:12:25    229s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2264.9M, EPOCH TIME: 1701994345.290170
[12/07 19:12:25    229s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:12:25    229s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:12:25    229s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2264.9M, EPOCH TIME: 1701994345.295265
[12/07 19:12:25    229s] Fast DP-INIT is on for default
[12/07 19:12:25    229s] Atter site array init, number of instance map data is 0.
[12/07 19:12:25    229s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2264.9M, EPOCH TIME: 1701994345.301090
[12/07 19:12:25    229s] 
[12/07 19:12:25    229s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:25    229s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.037, MEM:2264.9M, EPOCH TIME: 1701994345.305475
[12/07 19:12:25    229s] All LLGs are deleted
[12/07 19:12:25    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:25    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:25    229s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2264.9M, EPOCH TIME: 1701994345.311880
[12/07 19:12:25    229s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2264.9M, EPOCH TIME: 1701994345.312002
[12/07 19:12:25    229s] Starting delay calculation for Setup views
[12/07 19:12:25    229s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:12:25    229s] #################################################################################
[12/07 19:12:25    229s] # Design Stage: PreRoute
[12/07 19:12:25    229s] # Design Name: filter_top
[12/07 19:12:25    229s] # Design Mode: 45nm
[12/07 19:12:25    229s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:12:25    229s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:12:25    229s] # Signoff Settings: SI Off 
[12/07 19:12:25    229s] #################################################################################
[12/07 19:12:25    229s] Calculate delays in Single mode...
[12/07 19:12:25    229s] Topological Sorting (REAL = 0:00:00.0, MEM = 2262.9M, InitMEM = 2262.9M)
[12/07 19:12:25    229s] Start delay calculation (fullDC) (1 T). (MEM=2262.89)
[12/07 19:12:25    230s] End AAE Lib Interpolated Model. (MEM=2274.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:29    234s] Total number of fetched objects 32123
[12/07 19:12:29    234s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:12:29    234s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:12:29    234s] End delay calculation. (MEM=2298.1 CPU=0:00:03.7 REAL=0:00:03.0)
[12/07 19:12:29    234s] End delay calculation (fullDC). (MEM=2298.1 CPU=0:00:04.4 REAL=0:00:04.0)
[12/07 19:12:29    234s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 2298.1M) ***
[12/07 19:12:30    234s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:03:55 mem=2298.1M)
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] ------------------------------------------------------------------
[12/07 19:12:31    235s]          time_design Summary
[12/07 19:12:31    235s] ------------------------------------------------------------------
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] Setup views included:
[12/07 19:12:31    235s]  func_default 
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] +--------------------+---------+---------+---------+
[12/07 19:12:31    235s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:12:31    235s] +--------------------+---------+---------+---------+
[12/07 19:12:31    235s] |           WNS (ns):|  0.375  |  0.375  |  1.951  |
[12/07 19:12:31    235s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:12:31    235s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:12:31    235s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:12:31    235s] +--------------------+---------+---------+---------+
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] +----------------+-------------------------------+------------------+
[12/07 19:12:31    235s] |                |              Real             |       Total      |
[12/07 19:12:31    235s] |    DRVs        +------------------+------------+------------------|
[12/07 19:12:31    235s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:12:31    235s] +----------------+------------------+------------+------------------+
[12/07 19:12:31    235s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:12:31    235s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:12:31    235s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:12:31    235s] |   max_length   |      0 (0)       |     0      |      0 (0)       [12/07 19:12:31    235s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|
[12/07 19:12:31    235s] +----------------+------------------+------------+------------------+
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] All LLGs are deleted
[12/07 19:12:31    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.3M, EPOCH TIME: 1701994351.566626
[12/07 19:12:31    235s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.3M, EPOCH TIME: 1701994351.566787
[12/07 19:12:31    235s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2265.3M, EPOCH TIME: 1701994351.571868
[12/07 19:12:31    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2265.3M, EPOCH TIME: 1701994351.573087
[12/07 19:12:31    235s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:31    235s] Core basic site is CoreSite
[12/07 19:12:31    235s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2265.3M, EPOCH TIME: 1701994351.593789
[12/07 19:12:31    235s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:12:31    235s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:12:31    235s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2265.3M, EPOCH TIME: 1701994351.598906
[12/07 19:12:31    235s] Fast DP-INIT is on for default
[12/07 19:12:31    235s] Atter site array init, number of instance map data is 0.
[12/07 19:12:31    235s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2265.3M, EPOCH TIME: 1701994351.604277
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:31    235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2265.3M, EPOCH TIME: 1701994351.608601
[12/07 19:12:31    235s] All LLGs are deleted
[12/07 19:12:31    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.3M, EPOCH TIME: 1701994351.614632
[12/07 19:12:31    235s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.3M, EPOCH TIME: 1701994351.614735
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] Density: 70.135%
[12/07 19:12:31    235s] Routing Overflow: 0.00% H and 0.00% V
[12/07 19:12:31    235s] ------------------------------------------------------------------
[12/07 19:12:31    235s] All LLGs are deleted
[12/07 19:12:31    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.3M, EPOCH TIME: 1701994351.625254
[12/07 19:12:31    235s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.3M, EPOCH TIME: 1701994351.625365
[12/07 19:12:31    235s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2265.3M, EPOCH TIME: 1701994351.630300
[12/07 19:12:31    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2265.3M, EPOCH TIME: 1701994351.631421
[12/07 19:12:31    235s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:31    235s] Core basic site is CoreSite
[12/07 19:12:31    235s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2265.3M, EPOCH TIME: 1701994351.651912
[12/07 19:12:31    235s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:12:31    235s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:12:31    235s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2265.3M, EPOCH TIME: 1701994351.656727
[12/07 19:12:31    235s] Fast DP-INIT is on for default
[12/07 19:12:31    235s] Atter site array init, number of instance map data is 0.
[12/07 19:12:31    235s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2265.3M, EPOCH TIME: 1701994351.661824
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:31    235s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2265.3M, EPOCH TIME: 1701994351.665927
[12/07 19:12:31    235s] All LLGs are deleted
[12/07 19:12:31    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:31    235s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.3M, EPOCH TIME: 1701994351.671920
[12/07 19:12:31    235s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.3M, EPOCH TIME: 1701994351.672019
[12/07 19:12:31    235s] Reported timing to dir reports/STA
[12/07 19:12:31    235s] Total CPU time: 7.13 sec
[12/07 19:12:31    235s] Total Real time: 7.0 sec
[12/07 19:12:31    235s] Total Memory Usage: 2265.277344 Mbytes
[12/07 19:12:31    235s] Info: pop threads available for lower-level modules during optimization.
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] =============================================================================================
[12/07 19:12:31    235s]  Final TAT Report : time_design #2                                              21.18-s099_1
[12/07 19:12:31    235s] =============================================================================================
[12/07 19:12:31    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:12:31    235s] ---------------------------------------------------------------------------------------------
[12/07 19:12:31    235s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:12:31    235s] [ OptSummaryReport       ]      1   0:00:00.2  (   2.4 % )     0:00:06.4 /  0:00:06.0    0.9
[12/07 19:12:31    235s] [ DrvReport              ]      1   0:00:01.2  (  15.7 % )     0:00:01.2 /  0:00:00.7    0.6
[12/07 19:12:31    235s] [ ExtractRC              ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:12:31    235s] [ TimingUpdate           ]      1   0:00:00.5  (   6.1 % )     0:00:04.9 /  0:00:04.9    1.0
[12/07 19:12:31    235s] [ FullDelayCalc          ]      1   0:00:04.4  (  58.5 % )     0:00:04.4 /  0:00:04.4    1.0
[12/07 19:12:31    235s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.1
[12/07 19:12:31    235s] [ GenerateReports        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:12:31    235s] [ MISC                   ]          0:00:00.9  (  12.2 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 19:12:31    235s] ---------------------------------------------------------------------------------------------
[12/07 19:12:31    235s]  time_design #2 TOTAL               0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.1    0.9
[12/07 19:12:31    235s] ---------------------------------------------------------------------------------------------
[12/07 19:12:31    235s] 
[12/07 19:12:31    235s] *** time_design #2 [finish] : cpu/real = 0:00:07.1/0:00:07.6 (0.9), totSession cpu/real = 0:03:55.8/0:03:59.7 (1.0), mem = 2265.3M
[12/07 19:12:31    235s] @file 76:
[12/07 19:12:31    235s] @file 77: #-----------------------------------------------------------------------
[12/07 19:12:31    235s] @file 78: ## Clock Tree Synthesis
[12/07 19:12:31    235s] @file 79: #-----------------------------------------------------------------------
[12/07 19:12:31    235s] @@file 80: set_db cts_inverter_cells {CLKINVX12 CLKINVX16 CLKINVX4}
[12/07 19:12:31    235s] @@file 81: set_db cts_buffer_cells {CLKBUFX16 CLKBUFX12 CLKBUFX4}
[12/07 19:12:31    235s] @@file 82: set_db cts_update_io_latency false
[12/07 19:12:31    235s] **WARN: (IMPDBTCL-299):	The attribute 'cts_update_io_latency' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors. It should be changed to the new name of 'cts_update_clock_latency'.
[12/07 19:12:31    235s] @file 83:
[12/07 19:12:31    235s] @@file 84: clock_design
[12/07 19:12:31    235s] Turning off fast DC mode.
[12/07 19:12:31    235s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:03:55.9/0:03:59.8 (1.0), mem = 2255.8M
[12/07 19:12:31    235s] Runtime...
[12/07 19:12:31    235s] **INFO: User's settings:
[12/07 19:12:40    244s] delaycal_default_net_delay                                     1000ps
[12/07 19:12:40    244s] delaycal_default_net_load                                      0.5pf
[12/07 19:12:40    244s] delaycal_enable_high_fanout                                    true
[12/07 19:12:40    244s] delaycal_ignore_net_load                                       false
[12/07 19:12:40    244s] delaycal_input_transition_delay                                0.1ps
[12/07 19:12:40    244s] delaycal_socv_accuracy_mode                                    low
[12/07 19:12:40    244s] delaycal_use_default_delay_limit                               1000
[12/07 19:12:40    244s] setAnalysisMode -cts                                           preCTS
[12/07 19:12:40    244s] setDelayCalMode -engine                                        aae
[12/07 19:12:40    244s] design_bottom_routing_layer                                    Metal2
[12/07 19:12:40    244s] design_process_node                                            45
[12/07 19:12:40    244s] extract_rc_coupling_cap_threshold                              0.1
[12/07 19:12:40    244s] extract_rc_engine                                              pre_route
[12/07 19:12:40    244s] extract_rc_layer_independent                                   1
[12/07 19:12:40    244s] extract_rc_relative_cap_threshold                              1.0
[12/07 19:12:40    244s] extract_rc_total_cap_threshold                                 0.0
[12/07 19:12:40    244s] opt_drv_margin                                                 0.0
[12/07 19:12:40    244s] opt_fix_drv                                                    true
[12/07 19:12:40    244s] opt_preserve_all_sequential                                    true
[12/07 19:12:40    244s] opt_resize_flip_flops                                          true
[12/07 19:12:40    244s] opt_setup_target_slack                                         0.0
[12/07 19:12:40    244s] opt_view_pruning_hold_views_active_list                        { func_default }
[12/07 19:12:40    244s] opt_view_pruning_setup_views_active_list                       { func_default }
[12/07 19:12:40    244s] opt_view_pruning_setup_views_persistent_list                   { func_default}
[12/07 19:12:40    244s] opt_view_pruning_tdgr_setup_views_persistent_list              { func_default}
[12/07 19:12:40    244s] place_global_reorder_scan                                      false
[12/07 19:12:40    244s] route_design_extract_third_party_compatible                    false
[12/07 19:12:40    244s] route_design_global_exp_timing_driven_std_delay                9.9
[12/07 19:12:40    244s] getAnalysisMode -cts                                           preCTS
[12/07 19:12:40    244s] getDelayCalMode -engine                                        aae
[12/07 19:12:40    244s] get_power_analysis_mode -report_power_quiet                    false
[12/07 19:12:40    244s] getAnalysisMode -cts                                           preCTS
[12/07 19:12:40    244s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/07 19:12:40    244s] (ccopt_design): create_ccopt_clock_tree_spec
[12/07 19:12:40    244s] Creating clock tree spec for modes (timing configs): default_const
[12/07 19:12:40    244s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/07 19:12:40    244s] Reset timing graph...
[12/07 19:12:40    244s] Ignoring AAE DB Resetting ...
[12/07 19:12:40    244s] Reset timing graph done.
[12/07 19:12:40    244s] Ignoring AAE DB Resetting ...
[12/07 19:12:41    245s] Analyzing clock structure...
[12/07 19:12:41    245s] Analyzing clock structure done.
[12/07 19:12:41    245s] Reset timing graph...
[12/07 19:12:41    245s] Ignoring AAE DB Resetting ...
[12/07 19:12:41    245s] Reset timing graph done.
[12/07 19:12:41    245s] Extracting original clock gating for Clk...
[12/07 19:12:41    245s]   clock_tree Clk contains 1133 sinks and 0 clock gates.
[12/07 19:12:41    245s] Extracting original clock gating for Clk done.
[12/07 19:12:41    245s] The skew group Clk/default_const was created. It contains 1133 sinks and 1 sources.
[12/07 19:12:41    245s] Checking clock tree convergence...
[12/07 19:12:41    245s] Checking clock tree convergence done.
[12/07 19:12:41    245s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[12/07 19:12:41    245s] Set place::cacheFPlanSiteMark to 1
[12/07 19:12:41    245s] CCOpt::Phase::Initialization...
[12/07 19:12:41    245s] Check Prerequisites...
[12/07 19:12:41    245s] Leaving CCOpt scope - CheckPlace...
[12/07 19:12:41    245s] OPERPROF: Starting checkPlace at level 1, MEM:2255.8M, EPOCH TIME: 1701994361.710303
[12/07 19:12:41    245s] Processing tracks to init pin-track alignment.
[12/07 19:12:41    245s] z: 2, totalTracks: 1
[12/07 19:12:41    245s] z: 4, totalTracks: 1
[12/07 19:12:41    245s] z: 6, totalTracks: 1
[12/07 19:12:41    245s] z: 8, totalTracks: 1
[12/07 19:12:41    245s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:41    245s] All LLGs are deleted
[12/07 19:12:41    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:41    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:41    245s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2255.8M, EPOCH TIME: 1701994361.720626
[12/07 19:12:41    245s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2255.8M, EPOCH TIME: 1701994361.720791
[12/07 19:12:41    245s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2255.8M, EPOCH TIME: 1701994361.721430
[12/07 19:12:41    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:41    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:41    245s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2255.8M, EPOCH TIME: 1701994361.723141
[12/07 19:12:41    245s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:41    245s] Core basic site is CoreSite
[12/07 19:12:41    245s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2255.8M, EPOCH TIME: 1701994361.723862
[12/07 19:12:41    245s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:12:41    245s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:12:41    245s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2255.8M, EPOCH TIME: 1701994361.729120
[12/07 19:12:41    245s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:12:41    245s] SiteArray: use 1,642,496 bytes
[12/07 19:12:41    245s] SiteArray: current memory after site array memory allocation 2255.8M
[12/07 19:12:41    245s] SiteArray: FP blocked sites are writable
[12/07 19:12:41    245s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:12:41    245s] Atter site array init, number of instance map data is 0.
[12/07 19:12:41    245s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:2255.8M, EPOCH TIME: 1701994361.736799
[12/07 19:12:41    245s] 
[12/07 19:12:41    245s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:41    245s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:2255.8M, EPOCH TIME: 1701994361.738531
[12/07 19:12:41    245s] Begin checking placement ... (start mem=2255.8M, init mem=2255.8M)
[12/07 19:12:41    245s] Begin checking exclusive groups violation ...
[12/07 19:12:41    245s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 19:12:41    245s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 19:12:41    245s] 
[12/07 19:12:41    245s] Running CheckPlace using 1 thread in normal mode...
[12/07 19:12:41    246s] 
[12/07 19:12:41    246s] ...checkPlace normal is done!
[12/07 19:12:41    246s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2255.8M, EPOCH TIME: 1701994361.954354
[12/07 19:12:41    246s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:2255.8M, EPOCH TIME: 1701994361.966824
[12/07 19:12:41    246s] *info: Placed = 23768         
[12/07 19:12:41    246s] *info: Unplaced = 0           
[12/07 19:12:41    246s] Placement Density:70.13%(68958/98323)
[12/07 19:12:41    246s] Placement Density (including fixed std cells):70.13%(68958/98323)
[12/07 19:12:41    246s] All LLGs are deleted
[12/07 19:12:41    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23768).
[12/07 19:12:41    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:41    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2255.8M, EPOCH TIME: 1701994361.974981
[12/07 19:12:41    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2255.8M, EPOCH TIME: 1701994361.975159
[12/07 19:12:41    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:41    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:41    246s] Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2255.8M)
[12/07 19:12:41    246s] OPERPROF: Finished checkPlace at level 1, CPU:0.280, REAL:0.266, MEM:2255.8M, EPOCH TIME: 1701994361.976504
[12/07 19:12:41    246s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 19:12:41    246s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/07 19:12:41    246s]  * CCOpt property cts_update_clock_latency is false
[12/07 19:12:41    246s] 
[12/07 19:12:41    246s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/07 19:12:41    246s] 
[12/07 19:12:41    246s] 
[12/07 19:12:41    246s] 
[12/07 19:12:41    246s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 19:12:42    246s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:42    246s] UM:*                                                                   Check Prerequisites
[12/07 19:12:42    246s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 19:12:42    246s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:42    246s] UM:*                                                                   CCOpt::Phase::Initialization
[12/07 19:12:42    246s] Info: 1 threads available for lower-level modules during optimization.
[12/07 19:12:42    246s] Executing ccopt post-processing.
[12/07 19:12:42    246s] Synthesizing clock trees with CCOpt...
[12/07 19:12:42    246s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:06.1/0:04:10.0 (1.0), mem = 2255.8M
[12/07 19:12:42    246s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 19:12:42    246s] CCOpt::Phase::PreparingToBalance...
[12/07 19:12:42    246s] Leaving CCOpt scope - Initializing power interface...
[12/07 19:12:42    246s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:42    246s] 
[12/07 19:12:42    246s] Positive (advancing) pin insertion delays
[12/07 19:12:42    246s] =========================================
[12/07 19:12:42    246s] 
[12/07 19:12:42    246s] 
[12/07 19:12:42    246s] Negative (delaying) pin insertion delays
[12/07 19:12:42    246s] ========================================
[12/07 19:12:42    246s] 
[12/07 19:12:42    246s] Found 0 advancing pin insertion delay (0.000% of 1133 clock tree sinks)
[12/07 19:12:42    246s] Found 0 delaying pin insertion delay (0.000% of 1133 clock tree sinks)
[12/07 19:12:42    246s] Notify start of optimization...
[12/07 19:12:42    246s] Notify start of optimization done.
[12/07 19:12:42    246s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/07 19:12:42    246s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2255.8M, EPOCH TIME: 1701994362.076790
[12/07 19:12:42    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:42    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:42    246s] All LLGs are deleted
[12/07 19:12:42    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:42    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:42    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2255.8M, EPOCH TIME: 1701994362.076884
[12/07 19:12:42    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2255.8M, EPOCH TIME: 1701994362.076968
[12/07 19:12:42    246s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2249.8M, EPOCH TIME: 1701994362.078672
[12/07 19:12:42    246s] ### Creating LA Mngr. totSessionCpu=0:04:06 mem=2249.8M
[12/07 19:12:42    246s] ### Creating LA Mngr, finished. totSessionCpu=0:04:06 mem=2249.8M
[12/07 19:12:42    246s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2249.76 MB )
[12/07 19:12:42    246s] (I)      ==================== Layers =====================
[12/07 19:12:42    246s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:42    246s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:12:42    246s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:42    246s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:12:42    246s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:12:42    246s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:42    246s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:12:42    246s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:12:42    246s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:12:42    246s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:12:42    246s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:12:42    246s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:12:42    246s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:12:42    246s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:12:42    246s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:12:42    246s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:12:42    246s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:12:42    246s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:12:42    246s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:12:42    246s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:12:42    246s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:42    246s] (I)      Started Import and model ( Curr Mem: 2249.76 MB )
[12/07 19:12:42    246s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:42    246s] (I)      == Non-default Options ==
[12/07 19:12:42    246s] (I)      Maximum routing layer                              : 11
[12/07 19:12:42    246s] (I)      Number of threads                                  : 1
[12/07 19:12:42    246s] (I)      Method to set GCell size                           : row
[12/07 19:12:42    246s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:12:42    246s] (I)      Use row-based GCell size
[12/07 19:12:42    246s] (I)      Use row-based GCell align
[12/07 19:12:42    246s] (I)      layer 0 area = 80000
[12/07 19:12:42    246s] (I)      layer 1 area = 80000
[12/07 19:12:42    246s] (I)      layer 2 area = 80000
[12/07 19:12:42    246s] (I)      layer 3 area = 80000
[12/07 19:12:42    246s] (I)      layer 4 area = 80000
[12/07 19:12:42    246s] (I)      layer 5 area = 80000
[12/07 19:12:42    246s] (I)      layer 6 area = 80000
[12/07 19:12:42    246s] (I)      layer 7 area = 80000
[12/07 19:12:42    246s] (I)      layer 8 area = 80000
[12/07 19:12:42    246s] (I)      layer 9 area = 400000
[12/07 19:12:42    246s] (I)      layer 10 area = 400000
[12/07 19:12:42    246s] (I)      GCell unit size   : 3420
[12/07 19:12:42    246s] (I)      GCell multiplier  : 1
[12/07 19:12:42    246s] (I)      GCell row height  : 3420
[12/07 19:12:42    246s] (I)      Actual row height : 3420
[12/07 19:12:42    246s] (I)      GCell align ref   : 40000 40280
[12/07 19:12:42    246s] [NR-eGR] Track table information for default rule: 
[12/07 19:12:42    246s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:12:42    246s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:12:42    246s] (I)      ==================== Default via =====================
[12/07 19:12:42    246s] (I)      +----+------------------+----------------------------+
[12/07 19:12:42    246s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:12:42    246s] (I)      +----+------------------+----------------------------+
[12/07 19:12:42    246s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:12:42    246s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:12:42    246s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:12:42    246s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:12:42    246s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:12:42    246s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:12:42    246s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:12:42    246s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:12:42    246s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:12:42    246s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:12:42    246s] (I)      +----+------------------+----------------------------+
[12/07 19:12:42    246s] [NR-eGR] Read 43156 PG shapes
[12/07 19:12:42    246s] [NR-eGR] Read 0 clock shapes
[12/07 19:12:42    246s] [NR-eGR] Read 0 other shapes
[12/07 19:12:42    246s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:12:42    246s] [NR-eGR] #Instance Blockages : 0
[12/07 19:12:42    246s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:12:42    246s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:12:42    246s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:12:42    246s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:12:42    246s] [NR-eGR] #Other Blockages    : 0
[12/07 19:12:42    246s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:12:42    246s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:12:42    246s] [NR-eGR] Read 32029 nets ( ignored 0 )
[12/07 19:12:42    246s] (I)      early_global_route_priority property id does not exist.
[12/07 19:12:42    246s] (I)      Read Num Blocks=43156  Num Prerouted Wires=0  Num CS=0
[12/07 19:12:42    246s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:12:42    246s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:12:42    246s] (I)      Number of ignored nets                =      0
[12/07 19:12:42    246s] (I)      Number of connected nets              =      0
[12/07 19:12:42    246s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:12:42    246s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 19:12:42    246s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:12:42    246s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:12:42    246s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:12:42    246s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:12:42    246s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:12:42    246s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:12:42    246s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:12:42    246s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 19:12:42    246s] (I)      Ndr track 0 does not exist
[12/07 19:12:42    246s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:12:42    246s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:12:42    246s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:12:42    246s] (I)      Site width          :   400  (dbu)
[12/07 19:12:42    246s] (I)      Row height          :  3420  (dbu)
[12/07 19:12:42    246s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:12:42    246s] (I)      GCell width         :  3420  (dbu)
[12/07 19:12:42    246s] (I)      GCell height        :  3420  (dbu)
[12/07 19:12:42    246s] (I)      Grid                :   207   206    11
[12/07 19:12:42    246s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:12:42    246s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:12:42    246s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:12:42    246s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:12:42    246s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:12:42    246s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:12:42    246s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:12:42    246s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:12:42    246s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:12:42    246s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:12:42    246s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:12:42    246s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:12:42    246s] (I)      --------------------------------------------------------
[12/07 19:12:42    246s] 
[12/07 19:12:42    246s] [NR-eGR] ============ Routing rule table ============
[12/07 19:12:42    246s] [NR-eGR] Rule id: 0  Nets: 32029
[12/07 19:12:42    246s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:12:42    246s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:12:42    246s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:12:42    246s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:12:42    246s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:12:42    246s] [NR-eGR] ========================================
[12/07 19:12:42    246s] [NR-eGR] 
[12/07 19:12:42    246s] (I)      =============== Blocked Tracks ===============
[12/07 19:12:42    246s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:42    246s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:12:42    246s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:42    246s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:12:42    246s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:12:42    246s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:12:42    246s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:12:42    246s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:12:42    246s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:12:42    246s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:12:42    246s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:12:42    246s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:12:42    246s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:12:42    246s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:12:42    246s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:42    246s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.34 sec, Curr Mem: 2270.46 MB )
[12/07 19:12:42    246s] (I)      Reset routing kernel
[12/07 19:12:42    246s] (I)      Started Global Routing ( Curr Mem: 2270.46 MB )
[12/07 19:12:42    246s] (I)      totalPins=92224  totalGlobalPin=89238 (96.76%)
[12/07 19:12:42    246s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:12:42    246s] (I)      
[12/07 19:12:42    246s] (I)      ============  Phase 1a Route ============
[12/07 19:12:42    246s] [NR-eGR] Layer group 1: route 32029 net(s) in layer range [2, 11]
[12/07 19:12:42    246s] (I)      Usage: 209210 = (106342 H, 102868 V) = (6.92% H, 7.22% V) = (1.818e+05um H, 1.759e+05um V)
[12/07 19:12:42    246s] (I)      
[12/07 19:12:42    246s] (I)      ============  Phase 1b Route ============
[12/07 19:12:42    246s] (I)      Usage: 209210 = (106342 H, 102868 V) = (6.92% H, 7.22% V) = (1.818e+05um H, 1.759e+05um V)
[12/07 19:12:42    246s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.577491e+05um
[12/07 19:12:42    246s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:12:42    246s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:12:42    246s] (I)      
[12/07 19:12:42    246s] (I)      ============  Phase 1c Route ============
[12/07 19:12:42    246s] (I)      Usage: 209210 = (106342 H, 102868 V) = (6.92% H, 7.22% V) = (1.818e+05um H, 1.759e+05um V)
[12/07 19:12:42    246s] (I)      
[12/07 19:12:42    246s] (I)      ============  Phase 1d Route ============
[12/07 19:12:42    246s] (I)      Usage: 209210 = (106342 H, 102868 V) = (6.92% H, 7.22% V) = (1.818e+05um H, 1.759e+05um V)
[12/07 19:12:42    246s] (I)      
[12/07 19:12:42    246s] (I)      ============  Phase 1e Route ============
[12/07 19:12:42    246s] (I)      Usage: 209210 = (106342 H, 102868 V) = (6.92% H, 7.22% V) = (1.818e+05um H, 1.759e+05um V)
[12/07 19:12:42    246s] (I)      
[12/07 19:12:42    246s] (I)      ============  Phase 1l Route ============
[12/07 19:12:42    246s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.577491e+05um
[12/07 19:12:42    246s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:12:42    246s] (I)      Layer  2:     340202    106863         9           0      362819    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Layer  3:     370444     98238         1           0      381924    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Layer  4:     340202     30364         0           0      362819    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Layer  5:     370444     10654         0           0      381924    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Layer  6:     340202       963         0           0      362819    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Layer  7:     370444         0         0           0      381924    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:12:42    246s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:12:42    246s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:12:42    246s] (I)      Total:       2953791    247082        10      137044     3139823    ( 4.18%) 
[12/07 19:12:42    246s] (I)      
[12/07 19:12:42    246s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:12:42    246s] [NR-eGR]                        OverCon            
[12/07 19:12:42    246s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:12:42    246s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:12:42    246s] [NR-eGR] ----------------------------------------------
[12/07 19:12:42    246s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal2 ( 2)         9( 0.02%)   ( 0.02%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR] ----------------------------------------------
[12/07 19:12:42    246s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[12/07 19:12:42    246s] [NR-eGR] 
[12/07 19:12:42    246s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.46 sec, Curr Mem: 2270.46 MB )
[12/07 19:12:42    246s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:12:42    246s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:12:42    246s] (I)      ============= Track Assignment ============
[12/07 19:12:42    246s] (I)      Started Track Assignment (1T) ( Curr Mem: 2270.46 MB )
[12/07 19:12:42    246s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:12:42    246s] (I)      Run Multi-thread track assignment
[12/07 19:12:43    246s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 2270.46 MB )
[12/07 19:12:43    246s] (I)      Started Export ( Curr Mem: 2270.46 MB )
[12/07 19:12:43    247s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:12:43    247s] [NR-eGR] -------------------------------------
[12/07 19:12:43    247s] [NR-eGR]  Metal1   (1H)             0   92194 
[12/07 19:12:43    247s] [NR-eGR]  Metal2   (2V)        139775  131749 
[12/07 19:12:43    247s] [NR-eGR]  Metal3   (3H)        170999    9301 
[12/07 19:12:43    247s] [NR-eGR]  Metal4   (4V)         51226    1879 
[12/07 19:12:43    247s] [NR-eGR]  Metal5   (5H)         18349      63 
[12/07 19:12:43    247s] [NR-eGR]  Metal6   (6V)          1650       2 
[12/07 19:12:43    247s] [NR-eGR]  Metal7   (7H)             1       0 
[12/07 19:12:43    247s] [NR-eGR]  Metal8   (8V)             0       0 
[12/07 19:12:43    247s] [NR-eGR]  Metal9   (9H)             0       0 
[12/07 19:12:43    247s] [NR-eGR]  Metal10  (10V)            0       0 
[12/07 19:12:43    247s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:12:43    247s] [NR-eGR] -------------------------------------
[12/07 19:12:43    247s] [NR-eGR]           Total       381999  235188 
[12/07 19:12:43    247s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:43    247s] [NR-eGR] Total half perimeter of net bounding box: 301743um
[12/07 19:12:43    247s] [NR-eGR] Total length: 381999um, number of vias: 235188
[12/07 19:12:43    247s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:43    247s] [NR-eGR] Total eGR-routed clock nets wire length: 4253um, number of vias: 3182
[12/07 19:12:43    247s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:43    247s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.21 sec, Curr Mem: 2270.46 MB )
[12/07 19:12:43    247s] Saved RC grid cleaned up.
[12/07 19:12:43    247s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 1.32 sec, Curr Mem: 2261.46 MB )
[12/07 19:12:43    247s] (I)      ===================================== Runtime Summary ======================================
[12/07 19:12:43    247s] (I)       Step                                         %       Start      Finish      Real       CPU 
[12/07 19:12:43    247s] (I)      --------------------------------------------------------------------------------------------
[12/07 19:12:43    247s] (I)       Early Global Route kernel              100.00%  179.37 sec  180.70 sec  1.32 sec  0.98 sec 
[12/07 19:12:43    247s] (I)       +-Import and model                      25.93%  179.38 sec  179.72 sec  0.34 sec  0.16 sec 
[12/07 19:12:43    247s] (I)       | +-Create place DB                      5.84%  179.38 sec  179.45 sec  0.08 sec  0.08 sec 
[12/07 19:12:43    247s] (I)       | | +-Import place data                  5.83%  179.38 sec  179.45 sec  0.08 sec  0.08 sec 
[12/07 19:12:43    247s] (I)       | | | +-Read instances and placement     1.44%  179.38 sec  179.40 sec  0.02 sec  0.03 sec 
[12/07 19:12:43    247s] (I)       | | | +-Read nets                        4.36%  179.40 sec  179.45 sec  0.06 sec  0.05 sec 
[12/07 19:12:43    247s] (I)       | +-Create route DB                     17.43%  179.45 sec  179.68 sec  0.23 sec  0.08 sec 
[12/07 19:12:43    247s] (I)       | | +-Import route data (1T)            17.40%  179.45 sec  179.68 sec  0.23 sec  0.08 sec 
[12/07 19:12:43    247s] (I)       | | | +-Read blockages ( Layer 2-11 )    5.16%  179.56 sec  179.63 sec  0.07 sec  0.01 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Read routing blockages         0.00%  179.56 sec  179.56 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Read instance blockages        0.29%  179.56 sec  179.57 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Read PG blockages              0.74%  179.57 sec  179.58 sec  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Read clock blockages           0.39%  179.58 sec  179.58 sec  0.01 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Read other blockages           0.40%  179.58 sec  179.59 sec  0.01 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Read halo blockages            0.02%  179.59 sec  179.59 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Read boundary cut boxes        0.00%  179.59 sec  179.59 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | +-Read blackboxes                  0.00%  179.63 sec  179.63 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | +-Read prerouted                   0.09%  179.63 sec  179.63 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | +-Read unlegalized nets            0.30%  179.63 sec  179.64 sec  0.00 sec  0.01 sec 
[12/07 19:12:43    247s] (I)       | | | +-Read nets                        0.76%  179.64 sec  179.65 sec  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)       | | | +-Set up via pillars               0.03%  179.65 sec  179.65 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | +-Initialize 3D grid graph         0.12%  179.65 sec  179.66 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | +-Model blockage capacity          1.98%  179.66 sec  179.68 sec  0.03 sec  0.02 sec 
[12/07 19:12:43    247s] (I)       | | | | +-Initialize 3D capacity         1.86%  179.66 sec  179.68 sec  0.02 sec  0.02 sec 
[12/07 19:12:43    247s] (I)       | +-Read aux data                        0.00%  179.68 sec  179.68 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | +-Others data preparation              0.14%  179.68 sec  179.69 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | +-Create route kernel                  2.22%  179.69 sec  179.72 sec  0.03 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       +-Global Routing                        34.51%  179.72 sec  180.18 sec  0.46 sec  0.30 sec 
[12/07 19:12:43    247s] (I)       | +-Initialization                       0.96%  179.72 sec  179.73 sec  0.01 sec  0.02 sec 
[12/07 19:12:43    247s] (I)       | +-Net group 1                         19.76%  179.73 sec  180.00 sec  0.26 sec  0.26 sec 
[12/07 19:12:43    247s] (I)       | | +-Generate topology                  1.45%  179.73 sec  179.75 sec  0.02 sec  0.02 sec 
[12/07 19:12:43    247s] (I)       | | +-Phase 1a                           5.23%  179.76 sec  179.83 sec  0.07 sec  0.07 sec 
[12/07 19:12:43    247s] (I)       | | | +-Pattern routing (1T)             4.33%  179.76 sec  179.82 sec  0.06 sec  0.06 sec 
[12/07 19:12:43    247s] (I)       | | | +-Add via demand to 2D             0.81%  179.82 sec  179.83 sec  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)       | | +-Phase 1b                           0.03%  179.83 sec  179.83 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | +-Phase 1c                           0.00%  179.83 sec  179.83 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | +-Phase 1d                           0.00%  179.83 sec  179.83 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | +-Phase 1e                           0.02%  179.83 sec  179.83 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | | +-Route legalization               0.00%  179.83 sec  179.83 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | | +-Phase 1l                          12.42%  179.83 sec  180.00 sec  0.16 sec  0.16 sec 
[12/07 19:12:43    247s] (I)       | | | +-Layer assignment (1T)           12.13%  179.83 sec  179.99 sec  0.16 sec  0.16 sec 
[12/07 19:12:43    247s] (I)       | +-Clean cong LA                        0.00%  180.00 sec  180.00 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       +-Export 3D cong map                     0.91%  180.18 sec  180.19 sec  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)       | +-Export 2D cong map                   0.08%  180.19 sec  180.19 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       +-Extract Global 3D Wires                0.51%  180.19 sec  180.20 sec  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)       +-Track Assignment (1T)                 21.00%  180.20 sec  180.48 sec  0.28 sec  0.27 sec 
[12/07 19:12:43    247s] (I)       | +-Initialization                       0.16%  180.20 sec  180.20 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       | +-Track Assignment Kernel             20.40%  180.20 sec  180.47 sec  0.27 sec  0.27 sec 
[12/07 19:12:43    247s] (I)       | +-Free Memory                          0.01%  180.48 sec  180.48 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       +-Export                                16.14%  180.48 sec  180.69 sec  0.21 sec  0.22 sec 
[12/07 19:12:43    247s] (I)       | +-Export DB wires                      9.10%  180.48 sec  180.60 sec  0.12 sec  0.12 sec 
[12/07 19:12:43    247s] (I)       | | +-Export all nets                    6.92%  180.48 sec  180.57 sec  0.09 sec  0.09 sec 
[12/07 19:12:43    247s] (I)       | | +-Set wire vias                      1.64%  180.57 sec  180.60 sec  0.02 sec  0.02 sec 
[12/07 19:12:43    247s] (I)       | +-Report wirelength                    2.93%  180.60 sec  180.64 sec  0.04 sec  0.05 sec 
[12/07 19:12:43    247s] (I)       | +-Update net boxes                     4.07%  180.64 sec  180.69 sec  0.05 sec  0.05 sec 
[12/07 19:12:43    247s] (I)       | +-Update timing                        0.00%  180.69 sec  180.69 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)       +-Postprocess design                     0.18%  180.69 sec  180.69 sec  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)      ===================== Summary by functions =====================
[12/07 19:12:43    247s] (I)       Lv  Step                                 %      Real       CPU 
[12/07 19:12:43    247s] (I)      ----------------------------------------------------------------
[12/07 19:12:43    247s] (I)        0  Early Global Route kernel      100.00%  1.32 sec  0.98 sec 
[12/07 19:12:43    247s] (I)        1  Global Routing                  34.51%  0.46 sec  0.30 sec 
[12/07 19:12:43    247s] (I)        1  Import and model                25.93%  0.34 sec  0.16 sec 
[12/07 19:12:43    247s] (I)        1  Track Assignment (1T)           21.00%  0.28 sec  0.27 sec 
[12/07 19:12:43    247s] (I)        1  Export                          16.14%  0.21 sec  0.22 sec 
[12/07 19:12:43    247s] (I)        1  Export 3D cong map               0.91%  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)        1  Extract Global 3D Wires          0.51%  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)        1  Postprocess design               0.18%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        2  Track Assignment Kernel         20.40%  0.27 sec  0.27 sec 
[12/07 19:12:43    247s] (I)        2  Net group 1                     19.76%  0.26 sec  0.26 sec 
[12/07 19:12:43    247s] (I)        2  Create route DB                 17.43%  0.23 sec  0.08 sec 
[12/07 19:12:43    247s] (I)        2  Export DB wires                  9.10%  0.12 sec  0.12 sec 
[12/07 19:12:43    247s] (I)        2  Create place DB                  5.84%  0.08 sec  0.08 sec 
[12/07 19:12:43    247s] (I)        2  Update net boxes                 4.07%  0.05 sec  0.05 sec 
[12/07 19:12:43    247s] (I)        2  Report wirelength                2.93%  0.04 sec  0.05 sec 
[12/07 19:12:43    247s] (I)        2  Create route kernel              2.22%  0.03 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        2  Initialization                   1.12%  0.01 sec  0.02 sec 
[12/07 19:12:43    247s] (I)        2  Others data preparation          0.14%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        3  Import route data (1T)          17.40%  0.23 sec  0.08 sec 
[12/07 19:12:43    247s] (I)        3  Phase 1l                        12.42%  0.16 sec  0.16 sec 
[12/07 19:12:43    247s] (I)        3  Export all nets                  6.92%  0.09 sec  0.09 sec 
[12/07 19:12:43    247s] (I)        3  Import place data                5.83%  0.08 sec  0.08 sec 
[12/07 19:12:43    247s] (I)        3  Phase 1a                         5.23%  0.07 sec  0.07 sec 
[12/07 19:12:43    247s] (I)        3  Set wire vias                    1.64%  0.02 sec  0.02 sec 
[12/07 19:12:43    247s] (I)        3  Generate topology                1.45%  0.02 sec  0.02 sec 
[12/07 19:12:43    247s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        4  Layer assignment (1T)           12.13%  0.16 sec  0.16 sec 
[12/07 19:12:43    247s] (I)        4  Read blockages ( Layer 2-11 )    5.16%  0.07 sec  0.01 sec 
[12/07 19:12:43    247s] (I)        4  Read nets                        5.12%  0.07 sec  0.06 sec 
[12/07 19:12:43    247s] (I)        4  Pattern routing (1T)             4.33%  0.06 sec  0.06 sec 
[12/07 19:12:43    247s] (I)        4  Model blockage capacity          1.98%  0.03 sec  0.02 sec 
[12/07 19:12:43    247s] (I)        4  Read instances and placement     1.44%  0.02 sec  0.03 sec 
[12/07 19:12:43    247s] (I)        4  Add via demand to 2D             0.81%  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)        4  Read unlegalized nets            0.30%  0.00 sec  0.01 sec 
[12/07 19:12:43    247s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        4  Read prerouted                   0.09%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        5  Initialize 3D capacity           1.86%  0.02 sec  0.02 sec 
[12/07 19:12:43    247s] (I)        5  Read PG blockages                0.74%  0.01 sec  0.01 sec 
[12/07 19:12:43    247s] (I)        5  Read other blockages             0.40%  0.01 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        5  Read clock blockages             0.39%  0.01 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        5  Read instance blockages          0.29%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/07 19:12:43    247s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.0 real=0:00:01.4)
[12/07 19:12:43    247s] Legalization setup...
[12/07 19:12:43    247s] Using cell based legalization.
[12/07 19:12:43    247s] Initializing placement interface...
[12/07 19:12:43    247s]   Use check_library -place or consult logv if problems occur.
[12/07 19:12:43    247s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 19:12:43    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2248.5M, EPOCH TIME: 1701994363.456388
[12/07 19:12:43    247s] Processing tracks to init pin-track alignment.
[12/07 19:12:43    247s] z: 2, totalTracks: 1
[12/07 19:12:43    247s] z: 4, totalTracks: 1
[12/07 19:12:43    247s] z: 6, totalTracks: 1
[12/07 19:12:43    247s] z: 8, totalTracks: 1
[12/07 19:12:43    247s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:43    247s] All LLGs are deleted
[12/07 19:12:43    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2248.5M, EPOCH TIME: 1701994363.466632
[12/07 19:12:43    247s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2248.5M, EPOCH TIME: 1701994363.466763
[12/07 19:12:43    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2248.5M, EPOCH TIME: 1701994363.471677
[12/07 19:12:43    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2248.5M, EPOCH TIME: 1701994363.473340
[12/07 19:12:43    247s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:43    247s] Core basic site is CoreSite
[12/07 19:12:43    247s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2248.5M, EPOCH TIME: 1701994363.494323
[12/07 19:12:43    247s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:12:43    247s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:12:43    247s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2248.5M, EPOCH TIME: 1701994363.499780
[12/07 19:12:43    247s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:12:43    247s] SiteArray: use 1,642,496 bytes
[12/07 19:12:43    247s] SiteArray: current memory after site array memory allocation 2248.5M
[12/07 19:12:43    247s] SiteArray: FP blocked sites are writable
[12/07 19:12:43    247s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:12:43    247s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2248.5M, EPOCH TIME: 1701994363.505464
[12/07 19:12:43    247s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.030, MEM:2248.5M, EPOCH TIME: 1701994363.535086
[12/07 19:12:43    247s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:12:43    247s] Atter site array init, number of instance map data is 0.
[12/07 19:12:43    247s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.065, MEM:2248.5M, EPOCH TIME: 1701994363.538201
[12/07 19:12:43    247s] 
[12/07 19:12:43    247s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:43    247s] OPERPROF:     Starting CMU at level 3, MEM:2248.5M, EPOCH TIME: 1701994363.541545
[12/07 19:12:43    247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2248.5M, EPOCH TIME: 1701994363.543575
[12/07 19:12:43    247s] 
[12/07 19:12:43    247s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:43    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.075, MEM:2248.5M, EPOCH TIME: 1701994363.546229
[12/07 19:12:43    247s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2248.5M, EPOCH TIME: 1701994363.546303
[12/07 19:12:43    247s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2248.5M, EPOCH TIME: 1701994363.546691
[12/07 19:12:43    247s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2248.5MB).
[12/07 19:12:43    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:2248.5M, EPOCH TIME: 1701994363.554995
[12/07 19:12:43    247s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:43    247s] Initializing placement interface done.
[12/07 19:12:43    247s] Leaving CCOpt scope - Cleaning up placement interface...
[12/07 19:12:43    247s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2248.5M, EPOCH TIME: 1701994363.555170
[12/07 19:12:43    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.062, MEM:2248.5M, EPOCH TIME: 1701994363.616935
[12/07 19:12:43    247s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:43    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2248.5M, EPOCH TIME: 1701994363.622458
[12/07 19:12:43    247s] Leaving CCOpt scope - Initializing placement interface...
[12/07 19:12:43    247s] Processing tracks to init pin-track alignment.
[12/07 19:12:43    247s] z: 2, totalTracks: 1
[12/07 19:12:43    247s] z: 4, totalTracks: 1
[12/07 19:12:43    247s] z: 6, totalTracks: 1
[12/07 19:12:43    247s] z: 8, totalTracks: 1
[12/07 19:12:43    247s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:43    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2248.5M, EPOCH TIME: 1701994363.636625
[12/07 19:12:43    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:43    247s] 
[12/07 19:12:43    247s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:43    247s] OPERPROF:     Starting CMU at level 3, MEM:2248.5M, EPOCH TIME: 1701994363.666253
[12/07 19:12:43    247s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2248.5M, EPOCH TIME: 1701994363.668181
[12/07 19:12:43    247s] 
[12/07 19:12:43    247s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:43    247s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2248.5M, EPOCH TIME: 1701994363.670576
[12/07 19:12:43    247s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2248.5M, EPOCH TIME: 1701994363.670646
[12/07 19:12:43    247s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2248.5M, EPOCH TIME: 1701994363.670970
[12/07 19:12:43    247s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2248.5MB).
[12/07 19:12:43    247s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2248.5M, EPOCH TIME: 1701994363.674711
[12/07 19:12:43    247s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:43    247s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:43    247s] (I)      Load db... (mem=2248.5M)
[12/07 19:12:43    247s] (I)      Read data from FE... (mem=2248.5M)
[12/07 19:12:43    247s] (I)      Number of ignored instance 0
[12/07 19:12:43    247s] (I)      Number of inbound cells 0
[12/07 19:12:43    247s] (I)      Number of opened ILM blockages 0
[12/07 19:12:43    247s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/07 19:12:43    247s] (I)      numMoveCells=23768, numMacros=0  numPads=30  numMultiRowHeightInsts=0
[12/07 19:12:43    247s] (I)      cell height: 3420, count: 23768
[12/07 19:12:43    247s] (I)      Read rows... (mem=2254.8M)
[12/07 19:12:43    247s] (I)      Reading non-standard rows with height 6840
[12/07 19:12:43    247s] (I)      Done Read rows (cpu=0.000s, mem=2254.8M)
[12/07 19:12:43    247s] (I)      Done Read data from FE (cpu=0.020s, mem=2254.8M)
[12/07 19:12:43    247s] (I)      Done Load db (cpu=0.020s, mem=2254.8M)
[12/07 19:12:43    247s] (I)      Constructing placeable region... (mem=2254.8M)
[12/07 19:12:43    247s] (I)      Constructing bin map
[12/07 19:12:43    247s] (I)      Initialize bin information with width=34200 height=34200
[12/07 19:12:43    247s] (I)      Done constructing bin map
[12/07 19:12:43    247s] (I)      Compute region effective width... (mem=2254.8M)
[12/07 19:12:43    247s] (I)      Done Compute region effective width (cpu=0.000s, mem=2254.8M)
[12/07 19:12:43    247s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2254.8M)
[12/07 19:12:43    247s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:43    247s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:43    247s] UM:*                                                                   Legalization setup
[12/07 19:12:43    247s] Validating CTS configuration...
[12/07 19:12:43    247s] Checking module port directions...
[12/07 19:12:43    247s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:43    247s] Non-default attributes:
[12/07 19:12:43    247s]   Public non-default attributes:
[12/07 19:12:43    247s]     cts_buffer_cells is set for at least one object
[12/07 19:12:43    247s]     cts_inverter_cells is set for at least one object
[12/07 19:12:43    247s]     cts_route_type is set for at least one object
[12/07 19:12:43    247s]     cts_update_clock_latency: false (default: true)
[12/07 19:12:43    247s]   No private non-default attributes
[12/07 19:12:43    247s] Route type trimming info:
[12/07 19:12:43    247s]   No route type modifications were made.
[12/07 19:12:43    247s] 
[12/07 19:12:43    247s] Trim Metal Layers:
[12/07 19:12:43    247s] LayerId::1 widthSet size::1
[12/07 19:12:43    247s] LayerId::2 widthSet size::1
[12/07 19:12:43    247s] LayerId::3 widthSet size::1
[12/07 19:12:43    247s] LayerId::4 widthSet size::1
[12/07 19:12:43    247s] LayerId::5 widthSet size::1
[12/07 19:12:43    247s] LayerId::6 widthSet size::1
[12/07 19:12:43    247s] LayerId::7 widthSet size::1
[12/07 19:12:43    247s] LayerId::8 widthSet size::1
[12/07 19:12:43    247s] LayerId::9 widthSet size::1
[12/07 19:12:43    247s] LayerId::10 widthSet size::1
[12/07 19:12:43    247s] LayerId::11 widthSet size::1
[12/07 19:12:43    247s] eee: pegSigSF::1.070000
[12/07 19:12:43    247s] Updating RC grid for preRoute extraction ...
[12/07 19:12:43    247s] Initializing multi-corner resistance tables ...
[12/07 19:12:43    247s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:12:43    247s] eee: l::2 avDens::0.261224 usedTrk::8174.468198 availTrk::31293.000000 sigTrk::8174.468198
[12/07 19:12:43    247s] eee: l::3 avDens::0.288699 usedTrk::10003.406933 availTrk::34650.000000 sigTrk::10003.406933
[12/07 19:12:43    247s] eee: l::4 avDens::0.096803 usedTrk::2996.155004 availTrk::30951.000000 sigTrk::2996.155004
[12/07 19:12:43    247s] eee: l::5 avDens::0.038091 usedTrk::1073.030993 availTrk::28170.000000 sigTrk::1073.030993
[12/07 19:12:43    247s] eee: l::6 avDens::0.026242 usedTrk::96.478070 availTrk::3676.500000 sigTrk::96.478070
[12/07 19:12:43    247s] eee: l::7 avDens::0.000520 usedTrk::0.046784 availTrk::90.000000 sigTrk::0.046784
[12/07 19:12:43    247s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:12:43    247s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:12:43    247s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:43    247s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:43    247s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:12:43    247s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258032 uaWl=1.000000 uaWlH=0.186454 aWlH=0.000000 lMod=0 pMax=0.814000 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:12:43    247s] End AAE Lib Interpolated Model. (MEM=2254.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:43    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:43    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:43    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:43    247s] (I)      Initializing Steiner engine. 
[12/07 19:12:43    247s] (I)      ==================== Layers =====================
[12/07 19:12:43    247s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:43    247s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:12:43    247s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:43    247s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:12:43    247s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:12:43    247s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:43    247s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:12:43    247s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:12:43    247s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:12:43    247s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:12:43    247s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:12:43    247s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:12:43    247s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:12:43    247s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:12:43    247s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:12:43    247s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:12:43    247s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:12:43    247s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:12:43    247s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:12:43    247s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:12:43    247s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:44    247s] Library trimming buffers in power domain auto-default and half-corner default_dc:both.late removed 0 of 3 cells
[12/07 19:12:44    247s] Original list had 3 cells:
[12/07 19:12:44    247s] CLKBUFX16 CLKBUFX12 CLKBUFX4 
[12/07 19:12:44    247s] Library trimming was not able to trim any cells:
[12/07 19:12:44    247s] CLKBUFX16 CLKBUFX12 CLKBUFX4 
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Library trimming inverters in power domain auto-default and half-corner default_dc:both.late removed 0 of 3 cells
[12/07 19:12:44    247s] Original list had 3 cells:
[12/07 19:12:44    247s] CLKINVX16 CLKINVX12 CLKINVX4 
[12/07 19:12:44    247s] Library trimming was not able to trim any cells:
[12/07 19:12:44    247s] CLKINVX16 CLKINVX12 CLKINVX4 
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    247s] Accumulated time to calculate placeable region: 0
[12/07 19:12:44    248s] Clock tree balancer configuration for clock_tree Clk:
[12/07 19:12:44    248s] Non-default attributes:
[12/07 19:12:44    248s]   Public non-default attributes:
[12/07 19:12:44    248s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[12/07 19:12:44    248s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[12/07 19:12:44    248s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[12/07 19:12:44    248s]   No private non-default attributes
[12/07 19:12:44    248s] For power domain auto-default:
[12/07 19:12:44    248s]   Buffers:     CLKBUFX16 CLKBUFX12 CLKBUFX4 
[12/07 19:12:44    248s]   Inverters:   CLKINVX16 CLKINVX12 CLKINVX4 
[12/07 19:12:44    248s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/07 19:12:44    248s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/07 19:12:44    248s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 98322.606um^2
[12/07 19:12:44    248s] Top Routing info:
[12/07 19:12:44    248s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:12:44    248s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:12:44    248s] Trunk Routing info:
[12/07 19:12:44    248s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:12:44    248s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:12:44    248s] Leaf Routing info:
[12/07 19:12:44    248s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:12:44    248s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:12:44    248s] For timing_corner default_dc:both, late and power domain auto-default:
[12/07 19:12:44    248s]   Slew time target (leaf):    0.030ns
[12/07 19:12:44    248s]   Slew time target (trunk):   0.030ns
[12/07 19:12:44    248s]   Slew time target (top):     0.031ns (Note: no nets are considered top nets in this clock tree)
[12/07 19:12:44    248s]   Buffer unit delay: 0.020ns
[12/07 19:12:44    248s]   Buffer max distance: 421.333um
[12/07 19:12:44    248s] Fastest wire driving cells and distances:
[12/07 19:12:44    248s]   Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=421.333um, saturatedSlew=0.026ns, speed=12392.147um per ns, cellArea=16.234um^2 per 1000um}
[12/07 19:12:44    248s]   Inverter  : {lib_cell:CLKINVX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=358.667um, saturatedSlew=0.026ns, speed=16011.919um per ns, cellArea=15.256um^2 per 1000um}
[12/07 19:12:44    248s]   Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=430.400um, saturatedSlew=0.026ns, speed=6274.052um per ns, cellArea=30.195um^2 per 1000um}
[12/07 19:12:44    248s]   Clock gate   (no test): {lib_cell:TLATNCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=430.400um, saturatedSlew=0.026ns, speed=6283.212um per ns, cellArea=28.606um^2 per 1000um}
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Logic Sizing Table:
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] ----------------------------------------------------------
[12/07 19:12:44    248s] Cell    Instance count    Source    Eligible library cells
[12/07 19:12:44    248s] ----------------------------------------------------------
[12/07 19:12:44    248s]   (empty table)
[12/07 19:12:44    248s] ----------------------------------------------------------
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Clock tree balancer configuration for skew_group Clk/default_const:
[12/07 19:12:44    248s]   Sources:                     pin Clk
[12/07 19:12:44    248s]   Total number of sinks:       1133
[12/07 19:12:44    248s]   Delay constrained sinks:     1133
[12/07 19:12:44    248s]   Constrains:                  default
[12/07 19:12:44    248s]   Non-leaf sinks:              0
[12/07 19:12:44    248s]   Ignore pins:                 0
[12/07 19:12:44    248s]  Timing corner default_dc:both.late:
[12/07 19:12:44    248s]   Skew target:                 0.020ns
[12/07 19:12:44    248s] Primary reporting skew groups are:
[12/07 19:12:44    248s] skew_group Clk/default_const with 1133 clock sinks
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Clock DAG stats initial state:
[12/07 19:12:44    248s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 19:12:44    248s]   sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:44    248s]   misc counts      : r=1, pp=0
[12/07 19:12:44    248s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 19:12:44    248s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 19:12:44    248s] Clock DAG hash initial state: 2052011422723016963 3507606907719451528
[12/07 19:12:44    248s] CTS services accumulated run-time stats initial state:
[12/07 19:12:44    248s]   delay calculator: calls=3787, total_wall_time=0.102s, mean_wall_time=0.027ms
[12/07 19:12:44    248s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 19:12:44    248s]   steiner router: calls=3788, total_wall_time=0.032s, mean_wall_time=0.008ms
[12/07 19:12:44    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:44    248s] UM:*                                                                   InitialState
[12/07 19:12:44    248s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:12:44    248s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Layer information for route type default_route_type_leaf:
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] Layer      Preferred    Route    Res.          Cap.          RC
[12/07 19:12:44    248s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] Metal1     N            H          1.227         0.111         0.136
[12/07 19:12:44    248s] Metal2     N            V          0.755         0.107         0.081
[12/07 19:12:44    248s] Metal3     Y            H          0.755         0.115         0.087
[12/07 19:12:44    248s] Metal4     Y            V          0.755         0.107         0.081
[12/07 19:12:44    248s] Metal5     N            H          0.755         0.111         0.084
[12/07 19:12:44    248s] Metal6     N            V          0.755         0.113         0.085
[12/07 19:12:44    248s] Metal7     N            H          0.755         0.116         0.088
[12/07 19:12:44    248s] Metal8     N            V          0.268         0.115         0.031
[12/07 19:12:44    248s] Metal9     N            H          0.268         0.600         0.160
[12/07 19:12:44    248s] Metal10    N            V          0.097         0.336         0.033
[12/07 19:12:44    248s] Metal11    N            H          0.095         0.415         0.040
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:12:44    248s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Layer information for route type default_route_type_nonleaf:
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] Layer      Preferred    Route    Res.          Cap.          RC
[12/07 19:12:44    248s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] Metal1     N            H          1.227         0.160         0.196
[12/07 19:12:44    248s] Metal2     N            V          0.755         0.143         0.108
[12/07 19:12:44    248s] Metal3     Y            H          0.755         0.151         0.114
[12/07 19:12:44    248s] Metal4     Y            V          0.755         0.146         0.110
[12/07 19:12:44    248s] Metal5     N            H          0.755         0.146         0.110
[12/07 19:12:44    248s] Metal6     N            V          0.755         0.150         0.113
[12/07 19:12:44    248s] Metal7     N            H          0.755         0.153         0.116
[12/07 19:12:44    248s] Metal8     N            V          0.268         0.153         0.041
[12/07 19:12:44    248s] Metal9     N            H          0.268         0.967         0.259
[12/07 19:12:44    248s] Metal10    N            V          0.097         0.459         0.045
[12/07 19:12:44    248s] Metal11    N            H          0.095         0.587         0.056
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:12:44    248s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Layer information for route type default_route_type_nonleaf:
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] Layer      Preferred    Route    Res.          Cap.          RC
[12/07 19:12:44    248s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] Metal1     N            H          1.227         0.111         0.136
[12/07 19:12:44    248s] Metal2     N            V          0.755         0.107         0.081
[12/07 19:12:44    248s] Metal3     Y            H          0.755         0.115         0.087
[12/07 19:12:44    248s] Metal4     Y            V          0.755         0.107         0.081
[12/07 19:12:44    248s] Metal5     N            H          0.755         0.111         0.084
[12/07 19:12:44    248s] Metal6     N            V          0.755         0.113         0.085
[12/07 19:12:44    248s] Metal7     N            H          0.755         0.116         0.088
[12/07 19:12:44    248s] Metal8     N            V          0.268         0.115         0.031
[12/07 19:12:44    248s] Metal9     N            H          0.268         0.600         0.160
[12/07 19:12:44    248s] Metal10    N            V          0.097         0.336         0.033
[12/07 19:12:44    248s] Metal11    N            H          0.095         0.415         0.040
[12/07 19:12:44    248s] ----------------------------------------------------------------------
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Via selection for estimated routes (rule default):
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] ----------------------------------------------------------------------------
[12/07 19:12:44    248s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[12/07 19:12:44    248s] Range                                (Ohm)    (fF)     (fs)     Only
[12/07 19:12:44    248s] ----------------------------------------------------------------------------
[12/07 19:12:44    248s] Metal1-Metal2      M2_M1_VH          6.600    0.011    0.072    false
[12/07 19:12:44    248s] Metal2-Metal3      M3_M2_HH          6.600    0.008    0.054    false
[12/07 19:12:44    248s] Metal3-Metal4      M4_M3_VH          6.600    0.010    0.064    false
[12/07 19:12:44    248s] Metal4-Metal5      M5_M4_HH          6.600    0.008    0.054    false
[12/07 19:12:44    248s] Metal5-Metal6      M6_M5_VH          6.600    0.010    0.064    false
[12/07 19:12:44    248s] Metal6-Metal7      M7_M6_HV          6.600    0.010    0.065    false
[12/07 19:12:44    248s] Metal7-Metal8      M8_M7_VV          6.600    0.009    0.057    false
[12/07 19:12:44    248s] Metal8-Metal9      M9_M8_VH          0.280    0.021    0.006    false
[12/07 19:12:44    248s] Metal9-Metal10     M10_M9_VH         0.280    0.104    0.029    false
[12/07 19:12:44    248s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.053    0.003    false
[12/07 19:12:44    248s] ----------------------------------------------------------------------------
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] No ideal or dont_touch nets found in the clock tree
[12/07 19:12:44    248s] No dont_touch hnets found in the clock tree
[12/07 19:12:44    248s] No dont_touch hpins found in the clock network.
[12/07 19:12:44    248s] Checking for illegal sizes of clock logic instances...
[12/07 19:12:44    248s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:44    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:44    248s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/07 19:12:44    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:44    248s] UM:*                                                                   Validating CTS configuration
[12/07 19:12:44    248s] CCOpt configuration status: all checks passed.
[12/07 19:12:44    248s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[12/07 19:12:44    248s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/07 19:12:44    248s]   No exclusion drivers are needed.
[12/07 19:12:44    248s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[12/07 19:12:44    248s] Antenna diode management...
[12/07 19:12:44    248s]   Found 0 antenna diodes in the clock trees.
[12/07 19:12:44    248s]   
[12/07 19:12:44    248s] Antenna diode management done.
[12/07 19:12:44    248s] Adding driver cells for primary IOs...
[12/07 19:12:44    248s]   
[12/07 19:12:44    248s]   ----------------------------------------------------------------------------------------------
[12/07 19:12:44    248s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/07 19:12:44    248s]   ----------------------------------------------------------------------------------------------
[12/07 19:12:44    248s]     (empty table)
[12/07 19:12:44    248s]   ----------------------------------------------------------------------------------------------
[12/07 19:12:44    248s]   
[12/07 19:12:44    248s]   
[12/07 19:12:44    248s] Adding driver cells for primary IOs done.
[12/07 19:12:44    248s] Adding driver cell for primary IO roots...
[12/07 19:12:44    248s] Adding driver cell for primary IO roots done.
[12/07 19:12:44    248s] Maximizing clock DAG abstraction...
[12/07 19:12:44    248s]   Removing clock DAG drivers
[12/07 19:12:44    248s] Maximizing clock DAG abstraction done.
[12/07 19:12:44    248s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.4 real=0:00:02.8)
[12/07 19:12:44    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:44    248s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[12/07 19:12:44    248s] Synthesizing clock trees...
[12/07 19:12:44    248s]   Preparing To Balance...
[12/07 19:12:44    248s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 19:12:44    248s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2311.3M, EPOCH TIME: 1701994364.883374
[12/07 19:12:44    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:44    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:44    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:44    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:44    248s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.062, MEM:2304.3M, EPOCH TIME: 1701994364.945043
[12/07 19:12:44    248s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:44    248s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 19:12:44    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:2294.8M, EPOCH TIME: 1701994364.945354
[12/07 19:12:44    248s] Processing tracks to init pin-track alignment.
[12/07 19:12:44    248s] z: 2, totalTracks: 1
[12/07 19:12:44    248s] z: 4, totalTracks: 1
[12/07 19:12:44    248s] z: 6, totalTracks: 1
[12/07 19:12:44    248s] z: 8, totalTracks: 1
[12/07 19:12:44    248s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:44    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2294.8M, EPOCH TIME: 1701994364.960373
[12/07 19:12:44    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:44    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:44    248s] OPERPROF:     Starting CMU at level 3, MEM:2294.8M, EPOCH TIME: 1701994364.987795
[12/07 19:12:44    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2294.8M, EPOCH TIME: 1701994364.989715
[12/07 19:12:44    248s] 
[12/07 19:12:44    248s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:44    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2294.8M, EPOCH TIME: 1701994364.992115
[12/07 19:12:44    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2294.8M, EPOCH TIME: 1701994364.992192
[12/07 19:12:44    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2294.8M, EPOCH TIME: 1701994364.992497
[12/07 19:12:44    248s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2294.8MB).
[12/07 19:12:44    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2294.8M, EPOCH TIME: 1701994364.996047
[12/07 19:12:44    248s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:44    248s]   Merging duplicate siblings in DAG...
[12/07 19:12:44    248s]     Clock DAG stats before merging:
[12/07 19:12:44    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 19:12:44    248s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:44    248s]       misc counts      : r=1, pp=0
[12/07 19:12:44    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 19:12:44    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 19:12:44    248s]     Clock DAG hash before merging: 2052011422723016963 3507606907719451528
[12/07 19:12:44    248s]     CTS services accumulated run-time stats before merging:
[12/07 19:12:44    248s]       delay calculator: calls=3787, total_wall_time=0.102s, mean_wall_time=0.027ms
[12/07 19:12:44    248s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 19:12:44    248s]       steiner router: calls=3788, total_wall_time=0.032s, mean_wall_time=0.008ms
[12/07 19:12:45    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:45    248s] UM:*                                                                   before merging
[12/07 19:12:45    248s]     Resynthesising clock tree into netlist...
[12/07 19:12:45    248s]       Reset timing graph...
[12/07 19:12:45    248s] Ignoring AAE DB Resetting ...
[12/07 19:12:45    248s]       Reset timing graph done.
[12/07 19:12:45    248s]     Resynthesising clock tree into netlist done.
[12/07 19:12:45    248s]     Merging duplicate clock dag driver clones in DAG...
[12/07 19:12:45    248s]     Merging duplicate clock dag driver clones in DAG done.
[12/07 19:12:45    248s]     
[12/07 19:12:45    248s]     Disconnecting clock tree from netlist...
[12/07 19:12:45    248s]     Disconnecting clock tree from netlist done.
[12/07 19:12:45    248s]   Merging duplicate siblings in DAG done.
[12/07 19:12:45    248s]   Applying movement limits...
[12/07 19:12:45    248s]   Applying movement limits done.
[12/07 19:12:45    248s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:45    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:45    248s] UM:*                                                                   Preparing To Balance
[12/07 19:12:45    248s]   CCOpt::Phase::Construction...
[12/07 19:12:45    248s]   Stage::Clustering...
[12/07 19:12:45    248s]   Clustering...
[12/07 19:12:45    248s]     Clock DAG hash before 'Clustering': 2052011422723016963 3507606907719451528
[12/07 19:12:45    248s]     CTS services accumulated run-time stats before 'Clustering':
[12/07 19:12:45    248s]       delay calculator: calls=3787, total_wall_time=0.102s, mean_wall_time=0.027ms
[12/07 19:12:45    248s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 19:12:45    248s]       steiner router: calls=3788, total_wall_time=0.032s, mean_wall_time=0.008ms
[12/07 19:12:45    248s]     Initialize for clustering...
[12/07 19:12:45    248s]     Clock DAG stats before clustering:
[12/07 19:12:45    248s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 19:12:45    248s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:45    248s]       misc counts      : r=1, pp=0
[12/07 19:12:45    248s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 19:12:45    248s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 19:12:45    248s]     Clock DAG hash before clustering: 2052011422723016963 3507606907719451528
[12/07 19:12:45    248s]     CTS services accumulated run-time stats before clustering:
[12/07 19:12:45    248s]       delay calculator: calls=3787, total_wall_time=0.102s, mean_wall_time=0.027ms
[12/07 19:12:45    248s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 19:12:45    248s]       steiner router: calls=3788, total_wall_time=0.032s, mean_wall_time=0.008ms
[12/07 19:12:45    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:45    248s] UM:*                                                                   before clustering
[12/07 19:12:45    248s]     Computing max distances from locked parents...
[12/07 19:12:45    248s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/07 19:12:45    248s]     Computing max distances from locked parents done.
[12/07 19:12:45    248s]     Computing optimal clock node locations...
[12/07 19:12:45    248s]     : ...20% ...40% ...60% ...80% ...100% 
[12/07 19:12:45    248s]     Optimal path computation stats:
[12/07 19:12:45    248s]       Successful          : 0
[12/07 19:12:45    248s]       Unsuccessful        : 0
[12/07 19:12:45    248s]       Immovable           : 140243567116289
[12/07 19:12:45    248s]       lockedParentLocation: 0
[12/07 19:12:45    248s]       Region hash         : e4d0d11cb7a6f7ec
[12/07 19:12:45    248s]     Unsuccessful details:
[12/07 19:12:45    248s]     
[12/07 19:12:45    248s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:45    248s] End AAE Lib Interpolated Model. (MEM=2294.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:45    248s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:45    248s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:45    248s] UM:*                                                                   Initialize for clustering
[12/07 19:12:45    248s]     Bottom-up phase...
[12/07 19:12:45    248s]     Clustering bottom-up starting from leaves...
[12/07 19:12:45    248s]       Clustering clock_tree Clk...
[12/07 19:12:45    249s]       Clustering clock_tree Clk done.
[12/07 19:12:45    249s]     Clustering bottom-up starting from leaves done.
[12/07 19:12:45    249s]     Rebuilding the clock tree after clustering...
[12/07 19:12:45    249s]     Rebuilding the clock tree after clustering done.
[12/07 19:12:45    249s]     Clock DAG stats after bottom-up phase:
[12/07 19:12:45    249s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:45    249s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:45    249s]       misc counts      : r=1, pp=0
[12/07 19:12:45    249s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:45    249s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1879.290um, total=1879.290um
[12/07 19:12:45    249s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/07 19:12:45    249s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:45    249s]     Clock DAG hash after bottom-up phase: 13383605472380085243 15681753848483725388
[12/07 19:12:45    249s]     CTS services accumulated run-time stats after bottom-up phase:
[12/07 19:12:45    249s]       delay calculator: calls=3868, total_wall_time=0.130s, mean_wall_time=0.034ms
[12/07 19:12:45    249s]       legalizer: calls=90, total_wall_time=0.003s, mean_wall_time=0.029ms
[12/07 19:12:45    249s]       steiner router: calls=3867, total_wall_time=0.075s, mean_wall_time=0.019ms
[12/07 19:12:45    249s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:45    249s] UM:*                                                                   after bottom-up phase
[12/07 19:12:45    249s]     Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 19:12:45    249s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:45    249s] UM:*                                                                   Bottom-up phase
[12/07 19:12:45    249s]     Legalizing clock trees...
[12/07 19:12:45    249s]     Resynthesising clock tree into netlist...
[12/07 19:12:45    249s]       Reset timing graph...
[12/07 19:12:45    249s] Ignoring AAE DB Resetting ...
[12/07 19:12:45    249s]       Reset timing graph done.
[12/07 19:12:45    249s]     Resynthesising clock tree into netlist done.
[12/07 19:12:45    249s]     Commiting net attributes....
[12/07 19:12:45    249s]     Commiting net attributes. done.
[12/07 19:12:45    249s]     Leaving CCOpt scope - ClockRefiner...
[12/07 19:12:45    249s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2294.8M, EPOCH TIME: 1701994365.737666
[12/07 19:12:45    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:45    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:45    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:45    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:45    249s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.063, MEM:2256.8M, EPOCH TIME: 1701994365.800696
[12/07 19:12:45    249s]     Assigned high priority to 1146 instances.
[12/07 19:12:45    249s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/07 19:12:45    249s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/07 19:12:45    249s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2256.8M, EPOCH TIME: 1701994365.804580
[12/07 19:12:45    249s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2256.8M, EPOCH TIME: 1701994365.804690
[12/07 19:12:45    249s] Processing tracks to init pin-track alignment.
[12/07 19:12:45    249s] z: 2, totalTracks: 1
[12/07 19:12:45    249s] z: 4, totalTracks: 1
[12/07 19:12:45    249s] z: 6, totalTracks: 1
[12/07 19:12:45    249s] z: 8, totalTracks: 1
[12/07 19:12:45    249s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:45    249s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2256.8M, EPOCH TIME: 1701994365.819045
[12/07 19:12:45    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:45    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:45    249s] 
[12/07 19:12:45    249s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:45    249s] OPERPROF:       Starting CMU at level 4, MEM:2256.8M, EPOCH TIME: 1701994365.846371
[12/07 19:12:45    249s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2256.8M, EPOCH TIME: 1701994365.848378
[12/07 19:12:45    249s] 
[12/07 19:12:45    249s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:45    249s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2256.8M, EPOCH TIME: 1701994365.850803
[12/07 19:12:45    249s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2256.8M, EPOCH TIME: 1701994365.850873
[12/07 19:12:45    249s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2256.8M, EPOCH TIME: 1701994365.851251
[12/07 19:12:45    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2256.8MB).
[12/07 19:12:45    249s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2256.8M, EPOCH TIME: 1701994365.855256
[12/07 19:12:45    249s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:2256.8M, EPOCH TIME: 1701994365.855301
[12/07 19:12:45    249s] TDRefine: refinePlace mode is spiral
[12/07 19:12:45    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.5
[12/07 19:12:45    249s] OPERPROF: Starting RefinePlace at level 1, MEM:2256.8M, EPOCH TIME: 1701994365.855400
[12/07 19:12:45    249s] *** Starting place_detail (0:04:10 mem=2256.8M) ***
[12/07 19:12:45    249s] Total net bbox length = 3.035e+05 (1.547e+05 1.488e+05) (ext = 2.375e+03)
[12/07 19:12:45    249s] 
[12/07 19:12:45    249s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:45    249s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:45    249s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:45    249s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:45    249s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2256.8M, EPOCH TIME: 1701994365.886935
[12/07 19:12:45    249s] Starting refinePlace ...
[12/07 19:12:45    249s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:45    249s] One DDP V2 for no tweak run.
[12/07 19:12:45    249s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:45    249s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2256.8M, EPOCH TIME: 1701994365.932648
[12/07 19:12:45    249s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:12:45    249s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2256.8M, EPOCH TIME: 1701994365.932765
[12/07 19:12:45    249s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2256.8M, EPOCH TIME: 1701994365.933060
[12/07 19:12:45    249s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2256.8M, EPOCH TIME: 1701994365.933109
[12/07 19:12:45    249s] DDP markSite nrRow 183 nrJob 183
[12/07 19:12:45    249s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2256.8M, EPOCH TIME: 1701994365.933776
[12/07 19:12:45    249s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2256.8M, EPOCH TIME: 1701994365.933827
[12/07 19:12:45    249s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 19:12:45    249s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2260.0MB) @(0:04:10 - 0:04:10).
[12/07 19:12:45    249s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:45    249s] wireLenOptFixPriorityInst 1133 inst fixed
[12/07 19:12:45    249s] 
[12/07 19:12:45    249s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:12:46    250s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:12:46    250s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:12:46    250s] Move report: legalization moves 58 insts, mean move: 1.51 um, max move: 4.40 um spiral
[12/07 19:12:46    250s] 	Max move on inst (fir_filter/g861133): (146.80, 259.54) --> (151.20, 259.54)
[12/07 19:12:46    250s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 19:12:46    250s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:12:46    250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2244.0MB) @(0:04:10 - 0:04:10).
[12/07 19:12:46    250s] Move report: Detail placement moves 58 insts, mean move: 1.51 um, max move: 4.40 um 
[12/07 19:12:46    250s] 	Max move on inst (fir_filter/g861133): (146.80, 259.54) --> (151.20, 259.54)
[12/07 19:12:46    250s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2244.0MB
[12/07 19:12:46    250s] Statistics of distance of Instance movement in refine placement:
[12/07 19:12:46    250s]   maximum (X+Y) =         4.40 um
[12/07 19:12:46    250s]   inst (fir_filter/g861133) with max move: (146.8, 259.54) -> (151.2, 259.54)
[12/07 19:12:46    250s]   mean    (X+Y) =         1.51 um
[12/07 19:12:46    250s] Total instances moved : 58
[12/07 19:12:46    250s] Summary Report:
[12/07 19:12:46    250s] Instances move: 58 (out of 23781 movable)
[12/07 19:12:46    250s] Instances flipped: 0
[12/07 19:12:46    250s] Mean displacement: 1.51 um
[12/07 19:12:46    250s] Max displacement: 4.40 um (Instance: fir_filter/g861133) (146.8, 259.54) -> (151.2, 259.54)
[12/07 19:12:46    250s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI211XL
[12/07 19:12:46    250s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.680, REAL:0.691, MEM:2244.0M, EPOCH TIME: 1701994366.577486
[12/07 19:12:46    250s] Total net bbox length = 3.035e+05 (1.547e+05 1.488e+05) (ext = 2.376e+03)
[12/07 19:12:46    250s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2244.0MB) @(0:04:10 - 0:04:10).
[12/07 19:12:46    250s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2244.0MB
[12/07 19:12:46    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.5
[12/07 19:12:46    250s] *** Finished place_detail (0:04:10 mem=2244.0M) ***
[12/07 19:12:46    250s] OPERPROF: Finished RefinePlace at level 1, CPU:0.720, REAL:0.732, MEM:2244.0M, EPOCH TIME: 1701994366.587010
[12/07 19:12:46    250s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2244.0M, EPOCH TIME: 1701994366.587061
[12/07 19:12:46    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23781).
[12/07 19:12:46    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.065, MEM:2241.0M, EPOCH TIME: 1701994366.652223
[12/07 19:12:46    250s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13).
[12/07 19:12:46    250s]     ClockRefiner summary
[12/07 19:12:46    250s]     Clock sinks: Moved 23, flipped 10 and cell swapped 0 (out of a total of 1133).
[12/07 19:12:46    250s]     The largest move was 3.42 um for fir_filter/coefficients_r_reg[6][4].
[12/07 19:12:46    250s]     Revert refine place priority changes on 0 instances.
[12/07 19:12:46    250s]     All clock instances: Moved 23, flipped 10 and cell swapped 0 (out of a total of 1146).
[12/07 19:12:46    250s]     The largest move was 3.42 um for fir_filter/coefficients_r_reg[6][4].
[12/07 19:12:46    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2241.0M, EPOCH TIME: 1701994366.657634
[12/07 19:12:46    250s] Processing tracks to init pin-track alignment.
[12/07 19:12:46    250s] z: 2, totalTracks: 1
[12/07 19:12:46    250s] z: 4, totalTracks: 1
[12/07 19:12:46    250s] z: 6, totalTracks: 1
[12/07 19:12:46    250s] z: 8, totalTracks: 1
[12/07 19:12:46    250s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:46    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2241.0M, EPOCH TIME: 1701994366.672286
[12/07 19:12:46    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] 
[12/07 19:12:46    250s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:46    250s] OPERPROF:     Starting CMU at level 3, MEM:2241.0M, EPOCH TIME: 1701994366.699009
[12/07 19:12:46    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2241.0M, EPOCH TIME: 1701994366.700874
[12/07 19:12:46    250s] 
[12/07 19:12:46    250s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:46    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.031, MEM:2241.0M, EPOCH TIME: 1701994366.703350
[12/07 19:12:46    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2241.0M, EPOCH TIME: 1701994366.703431
[12/07 19:12:46    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2257.0M, EPOCH TIME: 1701994366.703940
[12/07 19:12:46    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2257.0MB).
[12/07 19:12:46    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2257.0M, EPOCH TIME: 1701994366.707423
[12/07 19:12:46    250s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/07 19:12:46    250s]     Disconnecting clock tree from netlist...
[12/07 19:12:46    250s]     Disconnecting clock tree from netlist done.
[12/07 19:12:46    250s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/07 19:12:46    250s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2257.0M, EPOCH TIME: 1701994366.710239
[12/07 19:12:46    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.059, MEM:2257.0M, EPOCH TIME: 1701994366.768842
[12/07 19:12:46    250s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:46    250s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 19:12:46    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2257.0M, EPOCH TIME: 1701994366.769176
[12/07 19:12:46    250s] Processing tracks to init pin-track alignment.
[12/07 19:12:46    250s] z: 2, totalTracks: 1
[12/07 19:12:46    250s] z: 4, totalTracks: 1
[12/07 19:12:46    250s] z: 6, totalTracks: 1
[12/07 19:12:46    250s] z: 8, totalTracks: 1
[12/07 19:12:46    250s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:46    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2257.0M, EPOCH TIME: 1701994366.783477
[12/07 19:12:46    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:46    250s] 
[12/07 19:12:46    250s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:46    250s] OPERPROF:     Starting CMU at level 3, MEM:2257.0M, EPOCH TIME: 1701994366.812400
[12/07 19:12:46    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2257.0M, EPOCH TIME: 1701994366.814254
[12/07 19:12:46    250s] 
[12/07 19:12:46    250s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:46    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2257.0M, EPOCH TIME: 1701994366.816628
[12/07 19:12:46    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2257.0M, EPOCH TIME: 1701994366.816699
[12/07 19:12:46    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2257.0M, EPOCH TIME: 1701994366.817002
[12/07 19:12:46    250s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2257.0MB).
[12/07 19:12:46    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2257.0M, EPOCH TIME: 1701994366.820513
[12/07 19:12:46    250s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:46    250s]     Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:12:46    250s] End AAE Lib Interpolated Model. (MEM=2257.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:46    250s]     Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:46    250s]     
[12/07 19:12:46    250s]     Clock tree legalization - Histogram:
[12/07 19:12:46    250s]     ====================================
[12/07 19:12:46    250s]     
[12/07 19:12:46    250s]     --------------------------------
[12/07 19:12:46    250s]     Movement (um)    Number of cells
[12/07 19:12:46    250s]     --------------------------------
[12/07 19:12:46    250s]       (empty table)
[12/07 19:12:46    250s]     --------------------------------
[12/07 19:12:46    250s]     
[12/07 19:12:46    250s]     
[12/07 19:12:46    250s]     Clock tree legalization - There are no Movements:
[12/07 19:12:46    250s]     =================================================
[12/07 19:12:46    250s]     
[12/07 19:12:46    250s]     ---------------------------------------------
[12/07 19:12:46    250s]     Movement (um)    Desired     Achieved    Node
[12/07 19:12:46    250s]                      location    location    
[12/07 19:12:46    250s]     ---------------------------------------------
[12/07 19:12:46    250s]       (empty table)
[12/07 19:12:46    250s]     ---------------------------------------------
[12/07 19:12:46    250s]     
[12/07 19:12:46    250s]     Legalizing clock trees done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/07 19:12:46    250s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:46    250s] UM:*                                                                   Legalizing clock trees
[12/07 19:12:46    250s]     Clock DAG stats after 'Clustering':
[12/07 19:12:46    250s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:46    250s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:46    250s]       misc counts      : r=1, pp=0
[12/07 19:12:46    250s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:46    250s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:46    250s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:46    250s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:46    250s]       wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:46    250s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:46    250s]     Clock DAG net violations after 'Clustering': none
[12/07 19:12:46    250s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/07 19:12:46    250s]       Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:46    250s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:46    250s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/07 19:12:46    250s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:46    250s]     Clock DAG hash after 'Clustering': 15115446359484656077 11618138024827416306
[12/07 19:12:46    250s]     CTS services accumulated run-time stats after 'Clustering':
[12/07 19:12:46    250s]       delay calculator: calls=3882, total_wall_time=0.136s, mean_wall_time=0.035ms
[12/07 19:12:46    250s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:46    250s]       steiner router: calls=3881, total_wall_time=0.085s, mean_wall_time=0.022ms
[12/07 19:12:46    250s]     Primary reporting skew groups after 'Clustering':
[12/07 19:12:46    250s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048, avg=0.043, sd=0.003], skew [0.020 vs 0.020], 100% {0.028, 0.048} (wid=0.017 ws=0.015) (gid=0.032 gs=0.005)
[12/07 19:12:46    250s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:46    250s]           max path sink: fir_filter/sum_r_reg[20][16]/CK
[12/07 19:12:46    250s]     Skew group summary after 'Clustering':
[12/07 19:12:46    250s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048, avg=0.043, sd=0.003], skew [0.020 vs 0.020], 100% {0.028, 0.048} (wid=0.017 ws=0.015) (gid=0.032 gs=0.005)
[12/07 19:12:46    250s]     Legalizer API calls during this step: 129 succeeded with high effort: 129 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:46    250s]   Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/07 19:12:46    250s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:46    250s] UM:*                                                                   Clustering
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   Post-Clustering Statistics Report
[12/07 19:12:46    250s]   =================================
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   Fanout Statistics:
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   --------------------------------------------------------------------------------------------------------------
[12/07 19:12:46    250s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/07 19:12:46    250s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/07 19:12:46    250s]   --------------------------------------------------------------------------------------------------------------
[12/07 19:12:46    250s]   Trunk         2       7.000       1        13        8.485      {1 <= 3, 1 <= 15}
[12/07 19:12:46    250s]   Leaf         13      87.154      57       100       12.509      {1 <= 65, 1 <= 74, 2 <= 83, 3 <= 92, 6 <= 101}
[12/07 19:12:46    250s]   --------------------------------------------------------------------------------------------------------------
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   Clustering Failure Statistics:
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   ----------------------------------------------
[12/07 19:12:46    250s]   Net Type    Clusters    Clusters    Transition
[12/07 19:12:46    250s]               Tried       Failed      Failures
[12/07 19:12:46    250s]   ----------------------------------------------
[12/07 19:12:46    250s]   Leaf           51          8            8
[12/07 19:12:46    250s]   ----------------------------------------------
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   Clustering Partition Statistics:
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   --------------------------------------------------------------------------------------
[12/07 19:12:46    250s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/07 19:12:46    250s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/07 19:12:46    250s]   --------------------------------------------------------------------------------------
[12/07 19:12:46    250s]   Leaf         0.000       1.000          1        1133.000    1133    1133      0.000
[12/07 19:12:46    250s]   --------------------------------------------------------------------------------------
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   Longest 5 runtime clustering solutions:
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   -----------------------------------------------------------------------------
[12/07 19:12:46    250s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[12/07 19:12:46    250s]   -----------------------------------------------------------------------------
[12/07 19:12:46    250s]   457354.130     1133        0                  0          Clk           Clk
[12/07 19:12:46    250s]   -----------------------------------------------------------------------------
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   Bottom-up runtime statistics:
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   -----------------------------------------------------------
[12/07 19:12:46    250s]   Mean          Min           Max           Std. Dev    Count
[12/07 19:12:46    250s]   -----------------------------------------------------------
[12/07 19:12:46    250s]   457354.130    457354.130    457354.130     0.000         1
[12/07 19:12:46    250s]   -----------------------------------------------------------
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   
[12/07 19:12:46    250s]   Looking for fanout violations...
[12/07 19:12:46    250s]   Looking for fanout violations done.
[12/07 19:12:46    250s]   CongRepair After Initial Clustering...
[12/07 19:12:46    250s]   Reset timing graph...
[12/07 19:12:46    250s] Ignoring AAE DB Resetting ...
[12/07 19:12:46    250s]   Reset timing graph done.
[12/07 19:12:46    250s]   Leaving CCOpt scope - Early Global Route...
[12/07 19:12:46    250s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2295.2M, EPOCH TIME: 1701994366.997053
[12/07 19:12:46    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1133).
[12/07 19:12:46    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:47    250s] All LLGs are deleted
[12/07 19:12:47    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:47    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:47    250s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2295.2M, EPOCH TIME: 1701994367.058041
[12/07 19:12:47    250s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2295.2M, EPOCH TIME: 1701994367.058237
[12/07 19:12:47    250s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.060, REAL:0.062, MEM:2257.2M, EPOCH TIME: 1701994367.059532
[12/07 19:12:47    250s]   Clock implementation routing...
[12/07 19:12:47    250s] Net route status summary:
[12/07 19:12:47    250s]   Clock:        14 (unrouted=14, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:47    250s]   Non-clock: 32192 (unrouted=164, trialRouted=32028, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:47    250s]     Routing using eGR only...
[12/07 19:12:47    250s]       Early Global Route - eGR only step...
[12/07 19:12:47    250s] (ccopt eGR): There are 14 nets to be routed. 0 nets have skip routing designation.
[12/07 19:12:47    250s] (ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
[12/07 19:12:47    250s] (ccopt eGR): Start to route 14 all nets
[12/07 19:12:47    250s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2257.19 MB )
[12/07 19:12:47    250s] (I)      ==================== Layers =====================
[12/07 19:12:47    250s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    250s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:12:47    250s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    250s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:12:47    250s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:12:47    250s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    250s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:12:47    250s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:12:47    250s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:12:47    250s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:12:47    250s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:12:47    250s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:12:47    250s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:12:47    250s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:12:47    250s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:12:47    250s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:12:47    250s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:12:47    250s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:12:47    250s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:12:47    250s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:12:47    250s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    250s] (I)      Started Import and model ( Curr Mem: 2257.19 MB )
[12/07 19:12:47    250s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:47    250s] (I)      == Non-default Options ==
[12/07 19:12:47    250s] (I)      Clean congestion better                            : true
[12/07 19:12:47    250s] (I)      Estimate vias on DPT layer                         : true
[12/07 19:12:47    250s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 19:12:47    250s] (I)      Layer constraints as soft constraints              : true
[12/07 19:12:47    250s] (I)      Soft top layer                                     : true
[12/07 19:12:47    250s] (I)      Skip prospective layer relax nets                  : true
[12/07 19:12:47    250s] (I)      Better NDR handling                                : true
[12/07 19:12:47    250s] (I)      Improved NDR modeling in LA                        : true
[12/07 19:12:47    250s] (I)      Routing cost fix for NDR handling                  : true
[12/07 19:12:47    250s] (I)      Block tracks for preroutes                         : true
[12/07 19:12:47    250s] (I)      Assign IRoute by net group key                     : true
[12/07 19:12:47    250s] (I)      Block unroutable channels                          : true
[12/07 19:12:47    250s] (I)      Block unroutable channels 3D                       : true
[12/07 19:12:47    250s] (I)      Bound layer relaxed segment wl                     : true
[12/07 19:12:47    250s] (I)      Blocked pin reach length threshold                 : 2
[12/07 19:12:47    250s] (I)      Check blockage within NDR space in TA              : true
[12/07 19:12:47    250s] (I)      Skip must join for term with via pillar            : true
[12/07 19:12:47    250s] (I)      Model find APA for IO pin                          : true
[12/07 19:12:47    250s] (I)      On pin location for off pin term                   : true
[12/07 19:12:47    250s] (I)      Handle EOL spacing                                 : true
[12/07 19:12:47    250s] (I)      Merge PG vias by gap                               : true
[12/07 19:12:47    250s] (I)      Maximum routing layer                              : 11
[12/07 19:12:47    250s] (I)      Route selected nets only                           : true
[12/07 19:12:47    250s] (I)      Refine MST                                         : true
[12/07 19:12:47    250s] (I)      Honor PRL                                          : true
[12/07 19:12:47    250s] (I)      Strong congestion aware                            : true
[12/07 19:12:47    250s] (I)      Improved initial location for IRoutes              : true
[12/07 19:12:47    250s] (I)      Multi panel TA                                     : true
[12/07 19:12:47    250s] (I)      Penalize wire overlap                              : true
[12/07 19:12:47    250s] (I)      Expand small instance blockage                     : true
[12/07 19:12:47    250s] (I)      Reduce via in TA                                   : true
[12/07 19:12:47    250s] (I)      SS-aware routing                                   : true
[12/07 19:12:47    250s] (I)      Improve tree edge sharing                          : true
[12/07 19:12:47    250s] (I)      Improve 2D via estimation                          : true
[12/07 19:12:47    250s] (I)      Refine Steiner tree                                : true
[12/07 19:12:47    250s] (I)      Build spine tree                                   : true
[12/07 19:12:47    250s] (I)      Model pass through capacity                        : true
[12/07 19:12:47    250s] (I)      Extend blockages by a half GCell                   : true
[12/07 19:12:47    250s] (I)      Consider pin shapes                                : true
[12/07 19:12:47    250s] (I)      Consider pin shapes for all nodes                  : true
[12/07 19:12:47    250s] (I)      Consider NR APA                                    : true
[12/07 19:12:47    250s] (I)      Consider IO pin shape                              : true
[12/07 19:12:47    250s] (I)      Fix pin connection bug                             : true
[12/07 19:12:47    250s] (I)      Consider layer RC for local wires                  : true
[12/07 19:12:47    250s] (I)      Route to clock mesh pin                            : true
[12/07 19:12:47    250s] (I)      LA-aware pin escape length                         : 2
[12/07 19:12:47    250s] (I)      Connect multiple ports                             : true
[12/07 19:12:47    250s] (I)      Split for must join                                : true
[12/07 19:12:47    250s] (I)      Number of threads                                  : 1
[12/07 19:12:47    250s] (I)      Routing effort level                               : 10000
[12/07 19:12:47    250s] (I)      Prefer layer length threshold                      : 8
[12/07 19:12:47    250s] (I)      Overflow penalty cost                              : 10
[12/07 19:12:47    250s] (I)      A-star cost                                        : 0.300000
[12/07 19:12:47    250s] (I)      Misalignment cost                                  : 10.000000
[12/07 19:12:47    250s] (I)      Threshold for short IRoute                         : 6
[12/07 19:12:47    250s] (I)      Via cost during post routing                       : 1.000000
[12/07 19:12:47    250s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 19:12:47    250s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 19:12:47    250s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 19:12:47    250s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 19:12:47    250s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 19:12:47    250s] (I)      PG-aware similar topology routing                  : true
[12/07 19:12:47    250s] (I)      Maze routing via cost fix                          : true
[12/07 19:12:47    250s] (I)      Apply PRL on PG terms                              : true
[12/07 19:12:47    250s] (I)      Apply PRL on obs objects                           : true
[12/07 19:12:47    250s] (I)      Handle range-type spacing rules                    : true
[12/07 19:12:47    250s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 19:12:47    250s] (I)      Parallel spacing query fix                         : true
[12/07 19:12:47    250s] (I)      Force source to root IR                            : true
[12/07 19:12:47    250s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 19:12:47    250s] (I)      Do not relax to DPT layer                          : true
[12/07 19:12:47    250s] (I)      No DPT in post routing                             : true
[12/07 19:12:47    250s] (I)      Modeling PG via merging fix                        : true
[12/07 19:12:47    250s] (I)      Shield aware TA                                    : true
[12/07 19:12:47    250s] (I)      Strong shield aware TA                             : true
[12/07 19:12:47    250s] (I)      Overflow calculation fix in LA                     : true
[12/07 19:12:47    250s] (I)      Post routing fix                                   : true
[12/07 19:12:47    250s] (I)      Strong post routing                                : true
[12/07 19:12:47    250s] (I)      NDR via pillar fix                                 : true
[12/07 19:12:47    250s] (I)      Violation on path threshold                        : 1
[12/07 19:12:47    250s] (I)      Pass through capacity modeling                     : true
[12/07 19:12:47    250s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 19:12:47    250s] (I)      Select term pin box for io pin                     : true
[12/07 19:12:47    250s] (I)      Penalize NDR sharing                               : true
[12/07 19:12:47    250s] (I)      Enable special modeling                            : false
[12/07 19:12:47    250s] (I)      Keep fixed segments                                : true
[12/07 19:12:47    250s] (I)      Reorder net groups by key                          : true
[12/07 19:12:47    250s] (I)      Increase net scenic ratio                          : true
[12/07 19:12:47    250s] (I)      Method to set GCell size                           : row
[12/07 19:12:47    250s] (I)      Connect multiple ports and must join fix           : true
[12/07 19:12:47    250s] (I)      Avoid high resistance layers                       : true
[12/07 19:12:47    250s] (I)      Model find APA for IO pin fix                      : true
[12/07 19:12:47    250s] (I)      Avoid connecting non-metal layers                  : true
[12/07 19:12:47    250s] (I)      Use track pitch for NDR                            : true
[12/07 19:12:47    250s] (I)      Enable layer relax to lower layer                  : true
[12/07 19:12:47    250s] (I)      Enable layer relax to upper layer                  : true
[12/07 19:12:47    250s] (I)      Top layer relaxation fix                           : true
[12/07 19:12:47    250s] (I)      Handle non-default track width                     : false
[12/07 19:12:47    250s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:12:47    250s] (I)      Use row-based GCell size
[12/07 19:12:47    250s] (I)      Use row-based GCell align
[12/07 19:12:47    250s] (I)      layer 0 area = 80000
[12/07 19:12:47    250s] (I)      layer 1 area = 80000
[12/07 19:12:47    250s] (I)      layer 2 area = 80000
[12/07 19:12:47    250s] (I)      layer 3 area = 80000
[12/07 19:12:47    250s] (I)      layer 4 area = 80000
[12/07 19:12:47    250s] (I)      layer 5 area = 80000
[12/07 19:12:47    250s] (I)      layer 6 area = 80000
[12/07 19:12:47    250s] (I)      layer 7 area = 80000
[12/07 19:12:47    250s] (I)      layer 8 area = 80000
[12/07 19:12:47    250s] (I)      layer 9 area = 400000
[12/07 19:12:47    250s] (I)      layer 10 area = 400000
[12/07 19:12:47    250s] (I)      GCell unit size   : 3420
[12/07 19:12:47    250s] (I)      GCell multiplier  : 1
[12/07 19:12:47    250s] (I)      GCell row height  : 3420
[12/07 19:12:47    250s] (I)      Actual row height : 3420
[12/07 19:12:47    250s] (I)      GCell align ref   : 40000 40280
[12/07 19:12:47    250s] [NR-eGR] Track table information for default rule: 
[12/07 19:12:47    250s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:12:47    250s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:12:47    250s] (I)      ==================== Default via =====================
[12/07 19:12:47    250s] (I)      +----+------------------+----------------------------+
[12/07 19:12:47    250s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:12:47    250s] (I)      +----+------------------+----------------------------+
[12/07 19:12:47    250s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:12:47    250s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:12:47    250s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:12:47    250s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:12:47    250s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:12:47    250s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:12:47    250s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:12:47    250s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:12:47    250s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:12:47    250s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:12:47    250s] (I)      +----+------------------+----------------------------+
[12/07 19:12:47    250s] [NR-eGR] Read 44318 PG shapes
[12/07 19:12:47    250s] [NR-eGR] Read 0 clock shapes
[12/07 19:12:47    250s] [NR-eGR] Read 0 other shapes
[12/07 19:12:47    250s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:12:47    250s] [NR-eGR] #Instance Blockages : 0
[12/07 19:12:47    250s] [NR-eGR] #PG Blockages       : 44318
[12/07 19:12:47    250s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:12:47    250s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:12:47    250s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:12:47    250s] [NR-eGR] #Other Blockages    : 0
[12/07 19:12:47    250s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:12:47    250s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:12:47    250s] [NR-eGR] Read 32042 nets ( ignored 32028 )
[12/07 19:12:47    250s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 19:12:47    250s] (I)      early_global_route_priority property id does not exist.
[12/07 19:12:47    250s] (I)      Read Num Blocks=66911  Num Prerouted Wires=0  Num CS=0
[12/07 19:12:47    250s] (I)      Layer 1 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 2 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 3 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 4 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 5 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 6 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 7 (V) : #blockages 5495 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 8 (H) : #blockages 3456 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:12:47    250s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:12:47    250s] (I)      Moved 1 terms for better access 
[12/07 19:12:47    250s] (I)      Number of ignored nets                =      0
[12/07 19:12:47    250s] (I)      Number of connected nets              =      0
[12/07 19:12:47    250s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:12:47    250s] (I)      Number of clock nets                  =     14.  Ignored: No
[12/07 19:12:47    250s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:12:47    250s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:12:47    250s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:12:47    250s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:12:47    250s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:12:47    250s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:12:47    250s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:12:47    251s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[12/07 19:12:47    251s] (I)      Ndr track 0 does not exist
[12/07 19:12:47    251s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:12:47    251s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:12:47    251s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:12:47    251s] (I)      Site width          :   400  (dbu)
[12/07 19:12:47    251s] (I)      Row height          :  3420  (dbu)
[12/07 19:12:47    251s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:12:47    251s] (I)      GCell width         :  3420  (dbu)
[12/07 19:12:47    251s] (I)      GCell height        :  3420  (dbu)
[12/07 19:12:47    251s] (I)      Grid                :   207   206    11
[12/07 19:12:47    251s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:12:47    251s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:12:47    251s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:12:47    251s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:12:47    251s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:12:47    251s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:12:47    251s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:12:47    251s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:12:47    251s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:12:47    251s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:12:47    251s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:12:47    251s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:12:47    251s] (I)      --------------------------------------------------------
[12/07 19:12:47    251s] 
[12/07 19:12:47    251s] [NR-eGR] ============ Routing rule table ============
[12/07 19:12:47    251s] [NR-eGR] Rule id: 0  Nets: 14
[12/07 19:12:47    251s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 19:12:47    251s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[12/07 19:12:47    251s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[12/07 19:12:47    251s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[12/07 19:12:47    251s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[12/07 19:12:47    251s] [NR-eGR] ========================================
[12/07 19:12:47    251s] [NR-eGR] 
[12/07 19:12:47    251s] (I)      =============== Blocked Tracks ===============
[12/07 19:12:47    251s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:47    251s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:12:47    251s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:47    251s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:12:47    251s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:12:47    251s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:12:47    251s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:12:47    251s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:12:47    251s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:12:47    251s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:12:47    251s] (I)      |     8 |  364826 |   107454 |        29.45% |
[12/07 19:12:47    251s] (I)      |     9 |  384813 |   120296 |        31.26% |
[12/07 19:12:47    251s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:12:47    251s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:12:47    251s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:47    251s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.31 sec, Curr Mem: 2270.06 MB )
[12/07 19:12:47    251s] (I)      Reset routing kernel
[12/07 19:12:47    251s] (I)      Started Global Routing ( Curr Mem: 2270.06 MB )
[12/07 19:12:47    251s] (I)      totalPins=1160  totalGlobalPin=1159 (99.91%)
[12/07 19:12:47    251s] (I)      total 2D Cap : 693329 = (369357 H, 323972 V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1a Route ============
[12/07 19:12:47    251s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[12/07 19:12:47    251s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 21
[12/07 19:12:47    251s] (I)      Usage: 3044 = (1490 H, 1554 V) = (0.40% H, 0.48% V) = (2.548e+03um H, 2.657e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1b Route ============
[12/07 19:12:47    251s] (I)      Usage: 3044 = (1491 H, 1553 V) = (0.40% H, 0.48% V) = (2.550e+03um H, 2.656e+03um V)
[12/07 19:12:47    251s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.205240e+03um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1c Route ============
[12/07 19:12:47    251s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:47    251s] (I)      Usage: 3044 = (1491 H, 1553 V) = (0.40% H, 0.48% V) = (2.550e+03um H, 2.656e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1d Route ============
[12/07 19:12:47    251s] (I)      Usage: 3099 = (1538 H, 1561 V) = (0.42% H, 0.48% V) = (2.630e+03um H, 2.669e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1e Route ============
[12/07 19:12:47    251s] (I)      Usage: 3099 = (1538 H, 1561 V) = (0.42% H, 0.48% V) = (2.630e+03um H, 2.669e+03um V)
[12/07 19:12:47    251s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.299290e+03um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1f Route ============
[12/07 19:12:47    251s] (I)      Usage: 3099 = (1537 H, 1562 V) = (0.42% H, 0.48% V) = (2.628e+03um H, 2.671e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1g Route ============
[12/07 19:12:47    251s] (I)      Usage: 2921 = (1455 H, 1466 V) = (0.39% H, 0.45% V) = (2.488e+03um H, 2.507e+03um V)
[12/07 19:12:47    251s] (I)      #Nets         : 14
[12/07 19:12:47    251s] (I)      #Relaxed nets : 12
[12/07 19:12:47    251s] (I)      Wire length   : 820
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1h Route ============
[12/07 19:12:47    251s] [NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[12/07 19:12:47    251s] (I)      Usage: 2922 = (1457 H, 1465 V) = (0.39% H, 0.45% V) = (2.491e+03um H, 2.505e+03um V)
[12/07 19:12:47    251s] (I)      total 2D Cap : 1396416 = (741657 H, 654759 V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1a Route ============
[12/07 19:12:47    251s] [NR-eGR] Layer group 2: route 12 net(s) in layer range [3, 6]
[12/07 19:12:47    251s] (I)      Usage: 5130 = (2513 H, 2617 V) = (0.34% H, 0.40% V) = (4.297e+03um H, 4.475e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1b Route ============
[12/07 19:12:47    251s] (I)      Usage: 5130 = (2513 H, 2617 V) = (0.34% H, 0.40% V) = (4.297e+03um H, 4.475e+03um V)
[12/07 19:12:47    251s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.772300e+03um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1c Route ============
[12/07 19:12:47    251s] (I)      Usage: 5130 = (2513 H, 2617 V) = (0.34% H, 0.40% V) = (4.297e+03um H, 4.475e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1d Route ============
[12/07 19:12:47    251s] (I)      Usage: 5130 = (2513 H, 2617 V) = (0.34% H, 0.40% V) = (4.297e+03um H, 4.475e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1e Route ============
[12/07 19:12:47    251s] (I)      Usage: 5130 = (2513 H, 2617 V) = (0.34% H, 0.40% V) = (4.297e+03um H, 4.475e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1f Route ============
[12/07 19:12:47    251s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.772300e+03um
[12/07 19:12:47    251s] (I)      Usage: 5130 = (2513 H, 2617 V) = (0.34% H, 0.40% V) = (4.297e+03um H, 4.475e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1g Route ============
[12/07 19:12:47    251s] (I)      Usage: 5044 = (2478 H, 2566 V) = (0.33% H, 0.39% V) = (4.237e+03um H, 4.388e+03um V)
[12/07 19:12:47    251s] (I)      #Nets         : 12
[12/07 19:12:47    251s] (I)      #Relaxed nets : 8
[12/07 19:12:47    251s] (I)      Wire length   : 751
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1h Route ============
[12/07 19:12:47    251s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[12/07 19:12:47    251s] (I)      Usage: 5043 = (2480 H, 2563 V) = (0.33% H, 0.39% V) = (4.241e+03um H, 4.383e+03um V)
[12/07 19:12:47    251s] (I)      total 2D Cap : 2025828 = (1113589 H, 912239 V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1a Route ============
[12/07 19:12:47    251s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[12/07 19:12:47    251s] (I)      Usage: 6500 = (3158 H, 3342 V) = (0.28% H, 0.37% V) = (5.400e+03um H, 5.715e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1b Route ============
[12/07 19:12:47    251s] (I)      Usage: 6500 = (3158 H, 3342 V) = (0.28% H, 0.37% V) = (5.400e+03um H, 5.715e+03um V)
[12/07 19:12:47    251s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.111500e+04um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1c Route ============
[12/07 19:12:47    251s] (I)      Usage: 6500 = (3158 H, 3342 V) = (0.28% H, 0.37% V) = (5.400e+03um H, 5.715e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1d Route ============
[12/07 19:12:47    251s] (I)      Usage: 6500 = (3158 H, 3342 V) = (0.28% H, 0.37% V) = (5.400e+03um H, 5.715e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1e Route ============
[12/07 19:12:47    251s] (I)      Usage: 6500 = (3158 H, 3342 V) = (0.28% H, 0.37% V) = (5.400e+03um H, 5.715e+03um V)
[12/07 19:12:47    251s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.111500e+04um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1f Route ============
[12/07 19:12:47    251s] (I)      Usage: 6500 = (3158 H, 3342 V) = (0.28% H, 0.37% V) = (5.400e+03um H, 5.715e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1g Route ============
[12/07 19:12:47    251s] (I)      Usage: 6416 = (3123 H, 3293 V) = (0.28% H, 0.36% V) = (5.340e+03um H, 5.631e+03um V)
[12/07 19:12:47    251s] (I)      #Nets         : 8
[12/07 19:12:47    251s] (I)      #Relaxed nets : 8
[12/07 19:12:47    251s] (I)      Wire length   : 0
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1h Route ============
[12/07 19:12:47    251s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[12/07 19:12:47    251s] (I)      Usage: 6416 = (3123 H, 3293 V) = (0.28% H, 0.36% V) = (5.340e+03um H, 5.631e+03um V)
[12/07 19:12:47    251s] (I)      total 2D Cap : 2458384 = (1378423 H, 1079961 V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1a Route ============
[12/07 19:12:47    251s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[12/07 19:12:47    251s] (I)      Usage: 7847 = (3782 H, 4065 V) = (0.27% H, 0.38% V) = (6.467e+03um H, 6.951e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1b Route ============
[12/07 19:12:47    251s] (I)      Usage: 7847 = (3782 H, 4065 V) = (0.27% H, 0.38% V) = (6.467e+03um H, 6.951e+03um V)
[12/07 19:12:47    251s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.341837e+04um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1c Route ============
[12/07 19:12:47    251s] (I)      Usage: 7847 = (3782 H, 4065 V) = (0.27% H, 0.38% V) = (6.467e+03um H, 6.951e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1d Route ============
[12/07 19:12:47    251s] (I)      Usage: 7847 = (3782 H, 4065 V) = (0.27% H, 0.38% V) = (6.467e+03um H, 6.951e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1e Route ============
[12/07 19:12:47    251s] (I)      Usage: 7847 = (3782 H, 4065 V) = (0.27% H, 0.38% V) = (6.467e+03um H, 6.951e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1f Route ============
[12/07 19:12:47    251s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.341837e+04um
[12/07 19:12:47    251s] (I)      Usage: 7847 = (3782 H, 4065 V) = (0.27% H, 0.38% V) = (6.467e+03um H, 6.951e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1g Route ============
[12/07 19:12:47    251s] (I)      Usage: 7832 = (3778 H, 4054 V) = (0.27% H, 0.38% V) = (6.460e+03um H, 6.932e+03um V)
[12/07 19:12:47    251s] (I)      #Nets         : 8
[12/07 19:12:47    251s] (I)      #Relaxed nets : 2
[12/07 19:12:47    251s] (I)      Wire length   : 1066
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1h Route ============
[12/07 19:12:47    251s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[12/07 19:12:47    251s] (I)      Usage: 7832 = (3779 H, 4053 V) = (0.27% H, 0.38% V) = (6.462e+03um H, 6.931e+03um V)
[12/07 19:12:47    251s] (I)      total 2D Cap : 2612185 = (1532224 H, 1079961 V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1a Route ============
[12/07 19:12:47    251s] [NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[12/07 19:12:47    251s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 19:12:47    251s] (I)      Usage: 8194 = (3973 H, 4221 V) = (0.26% H, 0.39% V) = (6.794e+03um H, 7.218e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1b Route ============
[12/07 19:12:47    251s] (I)      Usage: 8194 = (3973 H, 4221 V) = (0.26% H, 0.39% V) = (6.794e+03um H, 7.218e+03um V)
[12/07 19:12:47    251s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.401174e+04um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1c Route ============
[12/07 19:12:47    251s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:47    251s] (I)      Usage: 8194 = (3973 H, 4221 V) = (0.26% H, 0.39% V) = (6.794e+03um H, 7.218e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1d Route ============
[12/07 19:12:47    251s] (I)      Usage: 8194 = (3973 H, 4221 V) = (0.26% H, 0.39% V) = (6.794e+03um H, 7.218e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1e Route ============
[12/07 19:12:47    251s] (I)      Usage: 8194 = (3973 H, 4221 V) = (0.26% H, 0.39% V) = (6.794e+03um H, 7.218e+03um V)
[12/07 19:12:47    251s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.401174e+04um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1f Route ============
[12/07 19:12:47    251s] (I)      Usage: 8194 = (3973 H, 4221 V) = (0.26% H, 0.39% V) = (6.794e+03um H, 7.218e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1g Route ============
[12/07 19:12:47    251s] (I)      Usage: 8182 = (3970 H, 4212 V) = (0.26% H, 0.39% V) = (6.789e+03um H, 7.203e+03um V)
[12/07 19:12:47    251s] (I)      #Nets         : 2
[12/07 19:12:47    251s] (I)      #Relaxed nets : 2
[12/07 19:12:47    251s] (I)      Wire length   : 0
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1h Route ============
[12/07 19:12:47    251s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[12/07 19:12:47    251s] (I)      Usage: 8182 = (3970 H, 4212 V) = (0.26% H, 0.39% V) = (6.789e+03um H, 7.203e+03um V)
[12/07 19:12:47    251s] (I)      total 2D Cap : 2953827 = (1532224 H, 1421603 V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1a Route ============
[12/07 19:12:47    251s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[12/07 19:12:47    251s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[12/07 19:12:47    251s] (I)      Usage: 8892 = (4354 H, 4538 V) = (0.28% H, 0.32% V) = (7.445e+03um H, 7.760e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1b Route ============
[12/07 19:12:47    251s] (I)      Usage: 8892 = (4354 H, 4538 V) = (0.28% H, 0.32% V) = (7.445e+03um H, 7.760e+03um V)
[12/07 19:12:47    251s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.520532e+04um
[12/07 19:12:47    251s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:12:47    251s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1c Route ============
[12/07 19:12:47    251s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:47    251s] (I)      Usage: 8892 = (4354 H, 4538 V) = (0.28% H, 0.32% V) = (7.445e+03um H, 7.760e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1d Route ============
[12/07 19:12:47    251s] (I)      Usage: 8892 = (4354 H, 4538 V) = (0.28% H, 0.32% V) = (7.445e+03um H, 7.760e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1e Route ============
[12/07 19:12:47    251s] (I)      Usage: 8892 = (4354 H, 4538 V) = (0.28% H, 0.32% V) = (7.445e+03um H, 7.760e+03um V)
[12/07 19:12:47    251s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.520532e+04um
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1f Route ============
[12/07 19:12:47    251s] (I)      Usage: 8892 = (4354 H, 4538 V) = (0.28% H, 0.32% V) = (7.445e+03um H, 7.760e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1g Route ============
[12/07 19:12:47    251s] (I)      Usage: 8890 = (4355 H, 4535 V) = (0.28% H, 0.32% V) = (7.447e+03um H, 7.755e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] (I)      ============  Phase 1h Route ============
[12/07 19:12:47    251s] (I)      Usage: 8890 = (4355 H, 4535 V) = (0.28% H, 0.32% V) = (7.447e+03um H, 7.755e+03um V)
[12/07 19:12:47    251s] (I)      
[12/07 19:12:47    251s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:12:47    251s] [NR-eGR]                        OverCon            
[12/07 19:12:47    251s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:12:47    251s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:12:47    251s] [NR-eGR] ----------------------------------------------
[12/07 19:12:47    251s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR] ----------------------------------------------
[12/07 19:12:47    251s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/07 19:12:47    251s] [NR-eGR] 
[12/07 19:12:47    251s] (I)      Finished Global Routing ( CPU: 0.15 sec, Real: 0.31 sec, Curr Mem: 2270.06 MB )
[12/07 19:12:47    251s] (I)      total 2D Cap : 2963642 = (1533347 H, 1430295 V)
[12/07 19:12:47    251s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:12:47    251s] (I)      ============= Track Assignment ============
[12/07 19:12:47    251s] (I)      Started Track Assignment (1T) ( Curr Mem: 2270.06 MB )
[12/07 19:12:47    251s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:12:47    251s] (I)      Run Multi-thread track assignment
[12/07 19:12:47    251s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2270.06 MB )
[12/07 19:12:47    251s] (I)      Started Export ( Curr Mem: 2270.06 MB )
[12/07 19:12:47    251s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:12:47    251s] [NR-eGR] -------------------------------------
[12/07 19:12:47    251s] [NR-eGR]  Metal1   (1H)             0   92220 
[12/07 19:12:47    251s] [NR-eGR]  Metal2   (2V)        138559  131082 
[12/07 19:12:47    251s] [NR-eGR]  Metal3   (3H)        171447    9895 
[12/07 19:12:47    251s] [NR-eGR]  Metal4   (4V)         52911    1915 
[12/07 19:12:47    251s] [NR-eGR]  Metal5   (5H)         18430      88 
[12/07 19:12:47    251s] [NR-eGR]  Metal6   (6V)          1655      25 
[12/07 19:12:47    251s] [NR-eGR]  Metal7   (7H)             1      23 
[12/07 19:12:47    251s] [NR-eGR]  Metal8   (8V)             0      23 
[12/07 19:12:47    251s] [NR-eGR]  Metal9   (9H)            11      23 
[12/07 19:12:47    251s] [NR-eGR]  Metal10  (10V)           33       0 
[12/07 19:12:47    251s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:12:47    251s] [NR-eGR] -------------------------------------
[12/07 19:12:47    251s] [NR-eGR]           Total       383046  235294 
[12/07 19:12:47    251s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:47    251s] [NR-eGR] Total half perimeter of net bounding box: 303524um
[12/07 19:12:47    251s] [NR-eGR] Total length: 383046um, number of vias: 235294
[12/07 19:12:47    251s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:47    251s] [NR-eGR] Total eGR-routed clock nets wire length: 5300um, number of vias: 3288
[12/07 19:12:47    251s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:47    251s] [NR-eGR] Report for selected net(s) only.
[12/07 19:12:47    251s] [NR-eGR]                  Length (um)  Vias 
[12/07 19:12:47    251s] [NR-eGR] -----------------------------------
[12/07 19:12:47    251s] [NR-eGR]  Metal1   (1H)             0  1159 
[12/07 19:12:47    251s] [NR-eGR]  Metal2   (2V)           928  1362 
[12/07 19:12:47    251s] [NR-eGR]  Metal3   (3H)          2536   614 
[12/07 19:12:47    251s] [NR-eGR]  Metal4   (4V)          1706    36 
[12/07 19:12:47    251s] [NR-eGR]  Metal5   (5H)            81    25 
[12/07 19:12:47    251s] [NR-eGR]  Metal6   (6V)             5    23 
[12/07 19:12:47    251s] [NR-eGR]  Metal7   (7H)             0    23 
[12/07 19:12:47    251s] [NR-eGR]  Metal8   (8V)             0    23 
[12/07 19:12:47    251s] [NR-eGR]  Metal9   (9H)            11    23 
[12/07 19:12:47    251s] [NR-eGR]  Metal10  (10V)           33     0 
[12/07 19:12:47    251s] [NR-eGR]  Metal11  (11H)            0     0 
[12/07 19:12:47    251s] [NR-eGR] -----------------------------------
[12/07 19:12:47    251s] [NR-eGR]           Total         5300  3288 
[12/07 19:12:47    251s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:47    251s] [NR-eGR] Total half perimeter of net bounding box: 2402um
[12/07 19:12:47    251s] [NR-eGR] Total length: 5300um, number of vias: 3288
[12/07 19:12:47    251s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:47    251s] [NR-eGR] Total routed clock nets wire length: 5300um, number of vias: 3288
[12/07 19:12:47    251s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:47    251s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2270.06 MB )
[12/07 19:12:47    251s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.77 sec, Curr Mem: 2257.06 MB )
[12/07 19:12:47    251s] (I)      ======================================== Runtime Summary ========================================
[12/07 19:12:47    251s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 19:12:47    251s] (I)      -------------------------------------------------------------------------------------------------
[12/07 19:12:47    251s] (I)       Early Global Route kernel                   100.00%  184.37 sec  185.13 sec  0.77 sec  0.46 sec 
[12/07 19:12:47    251s] (I)       +-Import and model                           40.43%  184.37 sec  184.68 sec  0.31 sec  0.17 sec 
[12/07 19:12:47    251s] (I)       | +-Create place DB                          10.00%  184.37 sec  184.45 sec  0.08 sec  0.08 sec 
[12/07 19:12:47    251s] (I)       | | +-Import place data                       9.98%  184.37 sec  184.45 sec  0.08 sec  0.08 sec 
[12/07 19:12:47    251s] (I)       | | | +-Read instances and placement          2.42%  184.37 sec  184.39 sec  0.02 sec  0.02 sec 
[12/07 19:12:47    251s] (I)       | | | +-Read nets                             7.52%  184.39 sec  184.45 sec  0.06 sec  0.06 sec 
[12/07 19:12:47    251s] (I)       | +-Create route DB                          26.41%  184.45 sec  184.65 sec  0.20 sec  0.08 sec 
[12/07 19:12:47    251s] (I)       | | +-Import route data (1T)                 26.29%  184.45 sec  184.65 sec  0.20 sec  0.08 sec 
[12/07 19:12:47    251s] (I)       | | | +-Read blockages ( Layer 2-11 )         9.17%  184.52 sec  184.59 sec  0.07 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Read routing blockages              0.00%  184.52 sec  184.52 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Read instance blockages             0.47%  184.52 sec  184.53 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Read PG blockages                   2.15%  184.53 sec  184.54 sec  0.02 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Read clock blockages                0.64%  184.54 sec  184.55 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Read other blockages                0.66%  184.55 sec  184.55 sec  0.01 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Read halo blockages                 0.04%  184.55 sec  184.55 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Read boundary cut boxes             0.00%  184.55 sec  184.55 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Read blackboxes                       0.00%  184.59 sec  184.59 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Read prerouted                        1.19%  184.59 sec  184.60 sec  0.01 sec  0.02 sec 
[12/07 19:12:47    251s] (I)       | | | +-Read unlegalized nets                 0.61%  184.60 sec  184.61 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | +-Read nets                             0.04%  184.61 sec  184.61 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Set up via pillars                    0.00%  184.61 sec  184.61 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Initialize 3D grid graph              0.42%  184.61 sec  184.61 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Model blockage capacity               4.77%  184.61 sec  184.65 sec  0.04 sec  0.03 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Initialize 3D capacity              4.44%  184.61 sec  184.65 sec  0.03 sec  0.03 sec 
[12/07 19:12:47    251s] (I)       | | | +-Move terms for access (1T)            0.05%  184.65 sec  184.65 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Read aux data                             0.00%  184.65 sec  184.65 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Others data preparation                   0.02%  184.65 sec  184.65 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | +-Create route kernel                       3.52%  184.65 sec  184.68 sec  0.03 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       +-Global Routing                             40.88%  184.68 sec  184.99 sec  0.31 sec  0.15 sec 
[12/07 19:12:47    251s] (I)       | +-Initialization                            0.05%  184.68 sec  184.68 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Net group 1                               6.65%  184.68 sec  184.73 sec  0.05 sec  0.05 sec 
[12/07 19:12:47    251s] (I)       | | +-Generate topology                       0.77%  184.68 sec  184.69 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1a                                0.30%  184.69 sec  184.69 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern routing (1T)                  0.10%  184.69 sec  184.69 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.09%  184.69 sec  184.69 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1b                                0.23%  184.69 sec  184.69 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | +-Monotonic routing (1T)                0.14%  184.69 sec  184.69 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1c                                0.15%  184.69 sec  184.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Two level Routing                     0.14%  184.69 sec  184.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Two Level Routing (Regular)         0.04%  184.70 sec  184.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  184.70 sec  184.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1d                                1.32%  184.70 sec  184.71 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | +-Detoured routing (1T)                 1.30%  184.70 sec  184.71 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1e                                0.06%  184.71 sec  184.71 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Route legalization                    0.02%  184.71 sec  184.71 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Legalize Blockage Violations        0.01%  184.71 sec  184.71 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1f                                0.20%  184.71 sec  184.71 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Congestion clean                      0.18%  184.71 sec  184.71 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1g                                2.19%  184.71 sec  184.73 sec  0.02 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          2.17%  184.71 sec  184.73 sec  0.02 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1h                                0.70%  184.73 sec  184.73 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.68%  184.73 sec  184.73 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Layer assignment (1T)                   0.15%  184.73 sec  184.73 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Net group 2                               2.27%  184.73 sec  184.75 sec  0.02 sec  0.03 sec 
[12/07 19:12:47    251s] (I)       | | +-Generate topology                       0.67%  184.73 sec  184.74 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1a                                0.15%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern routing (1T)                  0.09%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1b                                0.05%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1c                                0.00%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1d                                0.00%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1e                                0.05%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Route legalization                    0.02%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Legalize Blockage Violations        0.01%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1f                                0.00%  184.74 sec  184.74 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1g                                0.43%  184.74 sec  184.75 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.41%  184.74 sec  184.75 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1h                                0.12%  184.75 sec  184.75 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.10%  184.75 sec  184.75 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Layer assignment (1T)                   0.13%  184.75 sec  184.75 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | +-Net group 3                               1.76%  184.75 sec  184.76 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Generate topology                       0.45%  184.75 sec  184.75 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1a                                0.13%  184.76 sec  184.76 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern routing (1T)                  0.08%  184.76 sec  184.76 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1b                                0.04%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1c                                0.00%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1d                                0.00%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1e                                0.05%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Route legalization                    0.02%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Legalize Blockage Violations        0.01%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1f                                0.00%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1g                                0.29%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.27%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1h                                0.04%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.02%  184.76 sec  184.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Net group 4                               2.09%  184.76 sec  184.78 sec  0.02 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Generate topology                       0.45%  184.76 sec  184.77 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1a                                0.12%  184.77 sec  184.77 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern routing (1T)                  0.08%  184.77 sec  184.77 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1b                                0.04%  184.77 sec  184.77 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1c                                0.00%  184.77 sec  184.77 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1d                                0.00%  184.77 sec  184.77 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1e                                0.03%  184.77 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Route legalization                    0.00%  184.77 sec  184.77 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1f                                0.00%  184.78 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1g                                0.19%  184.78 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.17%  184.78 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1h                                0.13%  184.78 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.11%  184.78 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Layer assignment (1T)                   0.18%  184.78 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Net group 5                               1.88%  184.78 sec  184.79 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Generate topology                       0.12%  184.78 sec  184.78 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1a                                0.17%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern routing (1T)                  0.08%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.05%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1b                                0.12%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Monotonic routing (1T)                0.08%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1c                                0.13%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Two level Routing                     0.12%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1d                                0.16%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Detoured routing (1T)                 0.14%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1e                                0.03%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Route legalization                    0.00%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1f                                0.04%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Congestion clean                      0.02%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1g                                0.09%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.07%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1h                                0.04%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.02%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Net group 6                               2.45%  184.79 sec  184.81 sec  0.02 sec  0.03 sec 
[12/07 19:12:47    251s] (I)       | | +-Generate topology                       0.00%  184.79 sec  184.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1a                                0.24%  184.80 sec  184.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern routing (1T)                  0.07%  184.80 sec  184.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.05%  184.80 sec  184.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Add via demand to 2D                  0.07%  184.80 sec  184.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1b                                0.11%  184.80 sec  184.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Monotonic routing (1T)                0.07%  184.80 sec  184.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1c                                0.13%  184.80 sec  184.81 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | +-Two level Routing                     0.12%  184.80 sec  184.81 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  184.81 sec  184.81 sec  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1d                                0.16%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Detoured routing (1T)                 0.14%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1e                                0.03%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Route legalization                    0.00%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1f                                0.04%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Congestion clean                      0.02%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1g                                0.06%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.05%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Phase 1h                                0.06%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | | +-Post Routing                          0.04%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Layer assignment (1T)                   0.07%  184.81 sec  184.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       +-Export 3D cong map                          1.66%  184.99 sec  185.01 sec  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)       | +-Export 2D cong map                        0.13%  185.01 sec  185.01 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       +-Extract Global 3D Wires                     0.01%  185.01 sec  185.01 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       +-Track Assignment (1T)                       3.06%  185.01 sec  185.03 sec  0.02 sec  0.02 sec 
[12/07 19:12:47    251s] (I)       | +-Initialization                            0.00%  185.01 sec  185.01 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Track Assignment Kernel                   3.00%  185.01 sec  185.03 sec  0.02 sec  0.02 sec 
[12/07 19:12:47    251s] (I)       | +-Free Memory                               0.00%  185.03 sec  185.03 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       +-Export                                     13.04%  185.03 sec  185.13 sec  0.10 sec  0.11 sec 
[12/07 19:12:47    251s] (I)       | +-Export DB wires                           0.18%  185.03 sec  185.03 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Export all nets                         0.12%  185.03 sec  185.03 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | | +-Set wire vias                           0.02%  185.03 sec  185.03 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       | +-Report wirelength                         5.31%  185.03 sec  185.07 sec  0.04 sec  0.04 sec 
[12/07 19:12:47    251s] (I)       | +-Update net boxes                          7.48%  185.07 sec  185.13 sec  0.06 sec  0.07 sec 
[12/07 19:12:47    251s] (I)       | +-Update timing                             0.00%  185.13 sec  185.13 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)       +-Postprocess design                          0.28%  185.13 sec  185.13 sec  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)      ======================= Summary by functions ========================
[12/07 19:12:47    251s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 19:12:47    251s] (I)      ---------------------------------------------------------------------
[12/07 19:12:47    251s] (I)        0  Early Global Route kernel           100.00%  0.77 sec  0.46 sec 
[12/07 19:12:47    251s] (I)        1  Global Routing                       40.88%  0.31 sec  0.15 sec 
[12/07 19:12:47    251s] (I)        1  Import and model                     40.43%  0.31 sec  0.17 sec 
[12/07 19:12:47    251s] (I)        1  Export                               13.04%  0.10 sec  0.11 sec 
[12/07 19:12:47    251s] (I)        1  Track Assignment (1T)                 3.06%  0.02 sec  0.02 sec 
[12/07 19:12:47    251s] (I)        1  Export 3D cong map                    1.66%  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        1  Postprocess design                    0.28%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        2  Create route DB                      26.41%  0.20 sec  0.08 sec 
[12/07 19:12:47    251s] (I)        2  Create place DB                      10.00%  0.08 sec  0.08 sec 
[12/07 19:12:47    251s] (I)        2  Update net boxes                      7.48%  0.06 sec  0.07 sec 
[12/07 19:12:47    251s] (I)        2  Net group 1                           6.65%  0.05 sec  0.05 sec 
[12/07 19:12:47    251s] (I)        2  Report wirelength                     5.31%  0.04 sec  0.04 sec 
[12/07 19:12:47    251s] (I)        2  Create route kernel                   3.52%  0.03 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        2  Track Assignment Kernel               3.00%  0.02 sec  0.02 sec 
[12/07 19:12:47    251s] (I)        2  Net group 6                           2.45%  0.02 sec  0.03 sec 
[12/07 19:12:47    251s] (I)        2  Net group 2                           2.27%  0.02 sec  0.03 sec 
[12/07 19:12:47    251s] (I)        2  Net group 4                           2.09%  0.02 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        2  Net group 5                           1.88%  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        2  Net group 3                           1.76%  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        2  Export DB wires                       0.18%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        2  Export 2D cong map                    0.13%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        2  Initialization                        0.06%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        2  Others data preparation               0.02%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        3  Import route data (1T)               26.29%  0.20 sec  0.08 sec 
[12/07 19:12:47    251s] (I)        3  Import place data                     9.98%  0.08 sec  0.08 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1g                              3.25%  0.02 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        3  Generate topology                     2.45%  0.02 sec  0.02 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1d                              1.65%  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1a                              1.10%  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1h                              1.10%  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1b                              0.60%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        3  Layer assignment (1T)                 0.54%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1c                              0.42%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1f                              0.28%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        3  Phase 1e                              0.25%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        3  Export all nets                       0.12%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Read blockages ( Layer 2-11 )         9.17%  0.07 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        4  Read nets                             7.56%  0.06 sec  0.06 sec 
[12/07 19:12:47    251s] (I)        4  Model blockage capacity               4.77%  0.04 sec  0.03 sec 
[12/07 19:12:47    251s] (I)        4  Post Routing                          4.11%  0.03 sec  0.02 sec 
[12/07 19:12:47    251s] (I)        4  Read instances and placement          2.42%  0.02 sec  0.02 sec 
[12/07 19:12:47    251s] (I)        4  Detoured routing (1T)                 1.58%  0.01 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        4  Read prerouted                        1.19%  0.01 sec  0.02 sec 
[12/07 19:12:47    251s] (I)        4  Read unlegalized nets                 0.61%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        4  Pattern routing (1T)                  0.50%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        4  Initialize 3D grid graph              0.42%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Two level Routing                     0.37%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        4  Monotonic routing (1T)                0.29%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Congestion clean                      0.22%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Pattern Routing Avoiding Blockages    0.20%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Add via demand to 2D                  0.07%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Route legalization                    0.07%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Initialize 3D capacity                4.44%  0.03 sec  0.03 sec 
[12/07 19:12:47    251s] (I)        5  Read PG blockages                     2.15%  0.02 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        5  Read other blockages                  0.66%  0.01 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Read clock blockages                  0.64%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Read instance blockages               0.47%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.01 sec 
[12/07 19:12:47    251s] (I)        5  Two Level Routing (Regular)           0.08%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 19:12:47    251s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.8)
[12/07 19:12:47    251s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:47    251s] UM:*                                                                   Early Global Route - eGR only step
[12/07 19:12:47    251s]     Routing using eGR only done.
[12/07 19:12:47    251s] Net route status summary:
[12/07 19:12:47    251s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:47    251s]   Non-clock: 32192 (unrouted=164, trialRouted=32028, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:47    251s] 
[12/07 19:12:47    251s] CCOPT: Done with clock implementation routing.
[12/07 19:12:47    251s] 
[12/07 19:12:47    251s]   Clock implementation routing done.
[12/07 19:12:47    251s]   Fixed 14 wires.
[12/07 19:12:47    251s]   CCOpt: Starting congestion repair using flow wrapper...
[12/07 19:12:47    251s]     Congestion Repair...
[12/07 19:12:47    251s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:04:11.4/0:04:15.9 (1.0), mem = 2257.1M
[12/07 19:12:47    251s] User Input Parameters:
[12/07 19:12:47    251s] - Congestion Driven    : On
[12/07 19:12:47    251s] - Timing Driven        : Off
[12/07 19:12:47    251s] - Area-Violation Based : On
[12/07 19:12:47    251s] - Start Rollback Level : -5
[12/07 19:12:47    251s] - Legalized            : On
[12/07 19:12:47    251s] - Window Based         : Off
[12/07 19:12:47    251s] - eDen incr mode       : Off
[12/07 19:12:47    251s] Info: Disable timing driven in postCTS congRepair.
[12/07 19:12:47    251s] 
[12/07 19:12:47    251s] Starting congRepair ...
[12/07 19:12:47    251s] - Small incr mode      : Off
[12/07 19:12:47    251s] 
[12/07 19:12:47    251s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2257.1M, EPOCH TIME: 1701994367.974812
[12/07 19:12:47    251s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:2257.1M, EPOCH TIME: 1701994367.982698
[12/07 19:12:47    251s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2257.1M, EPOCH TIME: 1701994367.982785
[12/07 19:12:47    251s] Starting Early Global Route congestion estimation: mem = 2257.1M
[12/07 19:12:47    251s] (I)      ==================== Layers =====================
[12/07 19:12:47    251s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    251s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:12:47    251s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    251s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:12:47    251s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:12:47    251s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    251s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:12:47    251s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:12:47    251s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:12:47    251s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:12:47    251s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:12:47    251s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:12:47    251s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:12:47    251s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:12:47    251s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:12:47    251s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:12:47    251s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:12:47    251s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:12:47    251s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:12:47    251s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:12:47    251s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:47    251s] (I)      Started Import and model ( Curr Mem: 2257.06 MB )
[12/07 19:12:47    251s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:48    251s] (I)      == Non-default Options ==
[12/07 19:12:48    251s] (I)      Maximum routing layer                              : 11
[12/07 19:12:48    251s] (I)      Number of threads                                  : 1
[12/07 19:12:48    251s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 19:12:48    251s] (I)      Method to set GCell size                           : row
[12/07 19:12:48    251s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:12:48    251s] (I)      Use row-based GCell size
[12/07 19:12:48    251s] (I)      Use row-based GCell align
[12/07 19:12:48    251s] (I)      layer 0 area = 80000
[12/07 19:12:48    251s] (I)      layer 1 area = 80000
[12/07 19:12:48    251s] (I)      layer 2 area = 80000
[12/07 19:12:48    251s] (I)      layer 3 area = 80000
[12/07 19:12:48    251s] (I)      layer 4 area = 80000
[12/07 19:12:48    251s] (I)      layer 5 area = 80000
[12/07 19:12:48    251s] (I)      layer 6 area = 80000
[12/07 19:12:48    251s] (I)      layer 7 area = 80000
[12/07 19:12:48    251s] (I)      layer 8 area = 80000
[12/07 19:12:48    251s] (I)      layer 9 area = 400000
[12/07 19:12:48    251s] (I)      layer 10 area = 400000
[12/07 19:12:48    251s] (I)      GCell unit size   : 3420
[12/07 19:12:48    251s] (I)      GCell multiplier  : 1
[12/07 19:12:48    251s] (I)      GCell row height  : 3420
[12/07 19:12:48    251s] (I)      Actual row height : 3420
[12/07 19:12:48    251s] (I)      GCell align ref   : 40000 40280
[12/07 19:12:48    251s] [NR-eGR] Track table information for default rule: 
[12/07 19:12:48    251s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:12:48    251s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:12:48    251s] (I)      ==================== Default via =====================
[12/07 19:12:48    251s] (I)      +----+------------------+----------------------------+
[12/07 19:12:48    251s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:12:48    251s] (I)      +----+------------------+----------------------------+
[12/07 19:12:48    251s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:12:48    251s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:12:48    251s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:12:48    251s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:12:48    251s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:12:48    251s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:12:48    251s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:12:48    251s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:12:48    251s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:12:48    251s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:12:48    251s] (I)      +----+------------------+----------------------------+
[12/07 19:12:48    251s] [NR-eGR] Read 43156 PG shapes
[12/07 19:12:48    251s] [NR-eGR] Read 0 clock shapes
[12/07 19:12:48    251s] [NR-eGR] Read 0 other shapes
[12/07 19:12:48    251s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:12:48    251s] [NR-eGR] #Instance Blockages : 0
[12/07 19:12:48    251s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:12:48    251s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:12:48    251s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:12:48    251s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:12:48    251s] [NR-eGR] #Other Blockages    : 0
[12/07 19:12:48    251s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:12:48    251s] [NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 3291
[12/07 19:12:48    251s] [NR-eGR] Read 32042 nets ( ignored 14 )
[12/07 19:12:48    251s] (I)      early_global_route_priority property id does not exist.
[12/07 19:12:48    251s] (I)      Read Num Blocks=43156  Num Prerouted Wires=3291  Num CS=0
[12/07 19:12:48    251s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 1680
[12/07 19:12:48    251s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 1235
[12/07 19:12:48    251s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 215
[12/07 19:12:48    251s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 34
[12/07 19:12:48    251s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 26
[12/07 19:12:48    251s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 23
[12/07 19:12:48    251s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 23
[12/07 19:12:48    251s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 45
[12/07 19:12:48    251s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 10
[12/07 19:12:48    251s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:12:48    251s] (I)      Number of ignored nets                =     14
[12/07 19:12:48    251s] (I)      Number of connected nets              =      0
[12/07 19:12:48    251s] (I)      Number of fixed nets                  =     14.  Ignored: Yes
[12/07 19:12:48    251s] (I)      Number of clock nets                  =     14.  Ignored: No
[12/07 19:12:48    251s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:12:48    251s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:12:48    251s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:12:48    251s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:12:48    251s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:12:48    251s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:12:48    251s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:12:48    251s] (I)      Ndr track 0 does not exist
[12/07 19:12:48    251s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:12:48    251s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:12:48    251s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:12:48    251s] (I)      Site width          :   400  (dbu)
[12/07 19:12:48    251s] (I)      Row height          :  3420  (dbu)
[12/07 19:12:48    251s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:12:48    251s] (I)      GCell width         :  3420  (dbu)
[12/07 19:12:48    251s] (I)      GCell height        :  3420  (dbu)
[12/07 19:12:48    251s] (I)      Grid                :   207   206    11
[12/07 19:12:48    251s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:12:48    251s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:12:48    251s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:12:48    251s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:12:48    251s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:12:48    251s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:12:48    251s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:12:48    251s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:12:48    251s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:12:48    251s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:12:48    251s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:12:48    251s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:12:48    251s] (I)      --------------------------------------------------------
[12/07 19:12:48    251s] 
[12/07 19:12:48    251s] [NR-eGR] ============ Routing rule table ============
[12/07 19:12:48    251s] [NR-eGR] Rule id: 1  Nets: 32028
[12/07 19:12:48    251s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:12:48    251s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:12:48    251s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:12:48    251s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:12:48    251s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:12:48    251s] [NR-eGR] ========================================
[12/07 19:12:48    251s] [NR-eGR] 
[12/07 19:12:48    251s] (I)      =============== Blocked Tracks ===============
[12/07 19:12:48    251s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:48    251s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:12:48    251s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:48    251s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:12:48    251s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:12:48    251s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:12:48    251s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:12:48    251s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:12:48    251s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:12:48    251s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:12:48    251s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:12:48    251s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:12:48    251s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:12:48    251s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:12:48    251s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:48    251s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.31 sec, Curr Mem: 2277.76 MB )
[12/07 19:12:48    251s] (I)      Reset routing kernel
[12/07 19:12:48    251s] (I)      Started Global Routing ( Curr Mem: 2277.76 MB )
[12/07 19:12:48    251s] (I)      totalPins=91090  totalGlobalPin=88100 (96.72%)
[12/07 19:12:48    251s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:12:48    251s] (I)      
[12/07 19:12:48    251s] (I)      ============  Phase 1a Route ============
[12/07 19:12:48    251s] [NR-eGR] Layer group 1: route 32028 net(s) in layer range [2, 11]
[12/07 19:12:48    251s] (I)      Usage: 206962 = (105255 H, 101707 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.739e+05um V)
[12/07 19:12:48    251s] (I)      
[12/07 19:12:48    251s] (I)      ============  Phase 1b Route ============
[12/07 19:12:48    251s] (I)      Usage: 206962 = (105255 H, 101707 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.739e+05um V)
[12/07 19:12:48    251s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.539050e+05um
[12/07 19:12:48    251s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:12:48    251s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:12:48    251s] (I)      
[12/07 19:12:48    251s] (I)      ============  Phase 1c Route ============
[12/07 19:12:48    251s] (I)      Usage: 206962 = (105255 H, 101707 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.739e+05um V)
[12/07 19:12:48    251s] (I)      
[12/07 19:12:48    251s] (I)      ============  Phase 1d Route ============
[12/07 19:12:48    251s] (I)      Usage: 206962 = (105255 H, 101707 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.739e+05um V)
[12/07 19:12:48    251s] (I)      
[12/07 19:12:48    251s] (I)      ============  Phase 1e Route ============
[12/07 19:12:48    251s] (I)      Usage: 206962 = (105255 H, 101707 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.739e+05um V)
[12/07 19:12:48    251s] (I)      
[12/07 19:12:48    251s] (I)      ============  Phase 1l Route ============
[12/07 19:12:48    251s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.539050e+05um
[12/07 19:12:48    251s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:12:48    251s] (I)      Layer  2:     340202    106651        11           0      362819    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Layer  3:     370444    100271         1           0      381924    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Layer  4:     340202     33659         0           0      362819    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Layer  5:     370444     12433         0           0      381924    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Layer  6:     340202      1578         0           0      362819    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Layer  7:     370444         5         0           0      381924    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:12:48    251s] (I)      Layer  9:     265534        34         0       83214      298710    (21.79%) 
[12/07 19:12:48    251s] (I)      Layer 10:     144935        61         0           0      145128    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:12:48    251s] (I)      Total:       2953791    254692        12      137044     3139823    ( 4.18%) 
[12/07 19:12:48    251s] (I)      
[12/07 19:12:48    251s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:12:48    251s] [NR-eGR]                        OverCon            
[12/07 19:12:48    251s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:12:48    251s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 19:12:48    251s] [NR-eGR] ----------------------------------------------
[12/07 19:12:48    251s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal2 ( 2)        10( 0.02%)   ( 0.02%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR] ----------------------------------------------
[12/07 19:12:48    251s] [NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[12/07 19:12:48    251s] [NR-eGR] 
[12/07 19:12:48    251s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.46 sec, Curr Mem: 2283.76 MB )
[12/07 19:12:48    251s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:12:48    251s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:12:48    251s] Early Global Route congestion estimation runtime: 0.79 seconds, mem = 2283.8M
[12/07 19:12:48    251s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.470, REAL:0.786, MEM:2283.8M, EPOCH TIME: 1701994368.768702
[12/07 19:12:48    251s] OPERPROF: Starting HotSpotCal at level 1, MEM:2283.8M, EPOCH TIME: 1701994368.768760
[12/07 19:12:48    251s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:48    251s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:12:48    251s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:48    251s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:12:48    251s] [hotspot] +------------+---------------+---------------+
[12/07 19:12:48    251s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:12:48    251s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:12:48    251s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2283.8M, EPOCH TIME: 1701994368.772371
[12/07 19:12:48    251s] Skipped repairing congestion.
[12/07 19:12:48    251s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2283.8M, EPOCH TIME: 1701994368.772475
[12/07 19:12:48    251s] Starting Early Global Route wiring: mem = 2283.8M
[12/07 19:12:48    251s] (I)      ============= Track Assignment ============
[12/07 19:12:48    251s] (I)      Started Track Assignment (1T) ( Curr Mem: 2283.76 MB )
[12/07 19:12:48    251s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:12:48    251s] (I)      Run Multi-thread track assignment
[12/07 19:12:49    252s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2283.76 MB )
[12/07 19:12:49    252s] (I)      Started Export ( Curr Mem: 2283.76 MB )
[12/07 19:12:49    252s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:12:49    252s] [NR-eGR] -------------------------------------
[12/07 19:12:49    252s] [NR-eGR]  Metal1   (1H)             0   92220 
[12/07 19:12:49    252s] [NR-eGR]  Metal2   (2V)        137102  130903 
[12/07 19:12:49    252s] [NR-eGR]  Metal3   (3H)        168751   10225 
[12/07 19:12:49    252s] [NR-eGR]  Metal4   (4V)         53242    2343 
[12/07 19:12:49    252s] [NR-eGR]  Metal5   (5H)         21197     168 
[12/07 19:12:49    252s] [NR-eGR]  Metal6   (6V)          2684      25 
[12/07 19:12:49    252s] [NR-eGR]  Metal7   (7H)             4      23 
[12/07 19:12:49    252s] [NR-eGR]  Metal8   (8V)             0      23 
[12/07 19:12:49    252s] [NR-eGR]  Metal9   (9H)            11      23 
[12/07 19:12:49    252s] [NR-eGR]  Metal10  (10V)           33       0 
[12/07 19:12:49    252s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:12:49    252s] [NR-eGR] -------------------------------------
[12/07 19:12:49    252s] [NR-eGR]           Total       383024  235953 
[12/07 19:12:49    252s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:49    252s] [NR-eGR] Total half perimeter of net bounding box: 303524um
[12/07 19:12:49    252s] [NR-eGR] Total length: 383024um, number of vias: 235953
[12/07 19:12:49    252s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:49    252s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 19:12:49    252s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:49    252s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2283.76 MB )
[12/07 19:12:49    252s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.510, REAL:0.514, MEM:2271.8M, EPOCH TIME: 1701994369.285997
[12/07 19:12:49    252s] Early Global Route wiring runtime: 0.51 seconds, mem = 2271.8M
[12/07 19:12:49    252s] Tdgp not successfully inited but do clear! skip clearing
[12/07 19:12:49    252s] End of congRepair (cpu=0:00:01.0, real=0:00:02.0)
[12/07 19:12:49    252s] 
[12/07 19:12:49    252s] =============================================================================================
[12/07 19:12:49    252s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[12/07 19:12:49    252s] =============================================================================================
[12/07 19:12:49    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:12:49    252s] ---------------------------------------------------------------------------------------------
[12/07 19:12:49    252s] [ MISC                   ]          0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.0    0.8
[12/07 19:12:49    252s] ---------------------------------------------------------------------------------------------
[12/07 19:12:49    252s]  IncrReplace #1 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.0    0.8
[12/07 19:12:49    252s] ---------------------------------------------------------------------------------------------
[12/07 19:12:49    252s] 
[12/07 19:12:49    252s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.0/0:00:01.3 (0.8), totSession cpu/real = 0:04:12.4/0:04:17.3 (1.0), mem = 2271.8M
[12/07 19:12:49    252s]     Congestion Repair done. (took cpu=0:00:01.0 real=0:00:01.3)
[12/07 19:12:49    252s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:49    252s] UM:*                                                                   Congestion Repair
[12/07 19:12:49    252s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/07 19:12:49    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:2271.8M, EPOCH TIME: 1701994369.348636
[12/07 19:12:49    252s] Processing tracks to init pin-track alignment.
[12/07 19:12:49    252s] z: 2, totalTracks: 1
[12/07 19:12:49    252s] z: 4, totalTracks: 1
[12/07 19:12:49    252s] z: 6, totalTracks: 1
[12/07 19:12:49    252s] z: 8, totalTracks: 1
[12/07 19:12:49    252s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:49    252s] All LLGs are deleted
[12/07 19:12:49    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:49    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:49    252s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2271.8M, EPOCH TIME: 1701994369.358580
[12/07 19:12:49    252s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2271.8M, EPOCH TIME: 1701994369.358743
[12/07 19:12:49    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2271.8M, EPOCH TIME: 1701994369.363634
[12/07 19:12:49    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:49    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:49    252s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2271.8M, EPOCH TIME: 1701994369.365322
[12/07 19:12:49    252s] Max number of tech site patterns supported in site array is 256.
[12/07 19:12:49    252s] Core basic site is CoreSite
[12/07 19:12:49    252s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2271.8M, EPOCH TIME: 1701994369.387582
[12/07 19:12:49    252s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:12:49    252s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:12:49    252s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:2271.8M, EPOCH TIME: 1701994369.393147
[12/07 19:12:49    252s] Fast DP-INIT is on for default
[12/07 19:12:49    252s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:12:49    252s] Atter site array init, number of instance map data is 0.
[12/07 19:12:49    252s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:2271.8M, EPOCH TIME: 1701994369.398994
[12/07 19:12:49    252s] 
[12/07 19:12:49    252s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:49    252s] OPERPROF:     Starting CMU at level 3, MEM:2271.8M, EPOCH TIME: 1701994369.403953
[12/07 19:12:49    252s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2271.8M, EPOCH TIME: 1701994369.405916
[12/07 19:12:49    252s] 
[12/07 19:12:49    252s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:49    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.045, MEM:2271.8M, EPOCH TIME: 1701994369.408598
[12/07 19:12:49    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2271.8M, EPOCH TIME: 1701994369.408673
[12/07 19:12:49    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2271.8M, EPOCH TIME: 1701994369.408963
[12/07 19:12:49    252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2271.8MB).
[12/07 19:12:49    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:2271.8M, EPOCH TIME: 1701994369.412368
[12/07 19:12:49    252s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:02.4)
[12/07 19:12:49    252s]   Leaving CCOpt scope - extractRC...
[12/07 19:12:49    252s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[12/07 19:12:49    252s] Extraction called for design 'filter_top' of instances=23781 and nets=32206 using extraction engine 'pre_route' .
[12/07 19:12:49    252s] pre_route RC Extraction called for design filter_top.
[12/07 19:12:49    252s] RC Extraction called in multi-corner(1) mode.
[12/07 19:12:49    252s] RCMode: PreRoute
[12/07 19:12:49    252s]       RC Corner Indexes            0   
[12/07 19:12:49    252s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:12:49    252s] Resistance Scaling Factor    : 1.00000 
[12/07 19:12:49    252s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:12:49    252s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:12:49    252s] Shrink Factor                : 1.00000
[12/07 19:12:49    252s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:12:49    252s] Using Quantus QRC technology file ...
[12/07 19:12:49    252s] 
[12/07 19:12:49    252s] Trim Metal Layers:
[12/07 19:12:49    252s] LayerId::1 widthSet size::1
[12/07 19:12:49    252s] LayerId::2 widthSet size::1
[12/07 19:12:49    252s] LayerId::3 widthSet size::1
[12/07 19:12:49    252s] LayerId::4 widthSet size::1
[12/07 19:12:49    252s] LayerId::5 widthSet size::1
[12/07 19:12:49    252s] LayerId::6 widthSet size::1
[12/07 19:12:49    252s] LayerId::7 widthSet size::1
[12/07 19:12:49    252s] LayerId::8 widthSet size::1
[12/07 19:12:49    252s] LayerId::9 widthSet size::1
[12/07 19:12:49    252s] LayerId::10 widthSet size::1
[12/07 19:12:49    252s] LayerId::11 widthSet size::1
[12/07 19:12:49    252s] eee: pegSigSF::1.070000
[12/07 19:12:49    252s] Updating RC grid for preRoute extraction ...
[12/07 19:12:49    252s] Initializing multi-corner resistance tables ...
[12/07 19:12:49    252s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:12:49    252s] eee: l::2 avDens::0.257634 usedTrk::8018.069978 availTrk::31122.000000 sigTrk::8018.069978
[12/07 19:12:49    252s] eee: l::3 avDens::0.291724 usedTrk::9871.933858 availTrk::33840.000000 sigTrk::9871.933858
[12/07 19:12:49    252s] eee: l::4 avDens::0.099531 usedTrk::3114.611523 availTrk::31293.000000 sigTrk::3114.611523
[12/07 19:12:49    252s] eee: l::5 avDens::0.041486 usedTrk::1239.601753 availTrk::29880.000000 sigTrk::1239.601753
[12/07 19:12:49    252s] eee: l::6 avDens::0.028689 usedTrk::156.986258 availTrk::5472.000000 sigTrk::156.986258
[12/07 19:12:49    252s] eee: l::7 avDens::0.002859 usedTrk::0.257310 availTrk::90.000000 sigTrk::0.257310
[12/07 19:12:49    252s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:12:49    252s] eee: l::9 avDens::0.021521 usedTrk::854.178159 availTrk::39690.000000 sigTrk::854.178159
[12/07 19:12:49    252s] eee: l::10 avDens::0.005621 usedTrk::1.922222 availTrk::342.000000 sigTrk::1.922222
[12/07 19:12:49    252s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:49    252s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:12:49    252s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.250004 uaWl=1.000000 uaWlH=0.199447 aWlH=0.000000 lMod=0 pMax=0.815200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:12:49    252s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2271.758M)
[12/07 19:12:49    252s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[12/07 19:12:49    252s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:49    252s]   Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:12:49    252s] End AAE Lib Interpolated Model. (MEM=2271.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:49    252s]   Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:49    252s]   Clock DAG stats after clustering cong repair call:
[12/07 19:12:49    252s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:49    252s]     sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:49    252s]     misc counts      : r=1, pp=0
[12/07 19:12:49    252s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:49    252s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:49    252s]     sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:49    252s]     wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:49    252s]     wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:49    252s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:49    252s]   Clock DAG net violations after clustering cong repair call: none
[12/07 19:12:49    252s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/07 19:12:49    252s]     Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:49    252s]     Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:49    252s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/07 19:12:49    252s]      Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:49    252s]   Clock DAG hash after clustering cong repair call: 15115446359484656077 11618138024827416306
[12/07 19:12:49    252s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/07 19:12:49    252s]     delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:49    252s]     legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:49    252s]     steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:49    252s]   Primary reporting skew groups after clustering cong repair call:
[12/07 19:12:49    252s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.048, avg=0.043, sd=0.004], skew [0.020 vs 0.020], 100% {0.028, 0.048} (wid=0.017 ws=0.015) (gid=0.032 gs=0.006)
[12/07 19:12:49    252s]         min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:49    252s]         max path sink: fir_filter/sum_r_reg[20][18]/CK
[12/07 19:12:49    252s]   Skew group summary after clustering cong repair call:
[12/07 19:12:49    252s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.048, avg=0.043, sd=0.004], skew [0.020 vs 0.020], 100% {0.028, 0.048} (wid=0.017 ws=0.015) (gid=0.032 gs=0.006)
[12/07 19:12:49    252s]   CongRepair After Initial Clustering done. (took cpu=0:00:02.1 real=0:00:02.7)
[12/07 19:12:49    252s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:49    252s] UM:*                                                                   CongRepair After Initial Clustering
[12/07 19:12:49    252s]   Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.7)
[12/07 19:12:49    252s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:49    252s] UM:*                                                                   Stage::Clustering
[12/07 19:12:49    252s]   Stage::DRV Fixing...
[12/07 19:12:49    252s]   Fixing clock tree slew time and max cap violations...
[12/07 19:12:49    252s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 15115446359484656077 11618138024827416306
[12/07 19:12:49    252s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/07 19:12:49    252s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:49    252s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:49    252s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:49    252s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:12:49    252s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/07 19:12:49    252s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:49    252s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:49    252s]       misc counts      : r=1, pp=0
[12/07 19:12:49    252s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:49    252s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:49    252s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:49    252s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:49    252s]       wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:49    252s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:49    252s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/07 19:12:49    252s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/07 19:12:49    252s]       Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:49    252s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:49    252s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/07 19:12:49    252s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:49    252s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 15115446359484656077 11618138024827416306
[12/07 19:12:49    252s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/07 19:12:49    252s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:49    252s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:49    252s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:49    252s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/07 19:12:49    252s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:49    252s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:49    252s]           max path sink: fir_filter/sum_r_reg[20][18]/CK
[12/07 19:12:49    252s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/07 19:12:49    252s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:49    252s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:49    252s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:49    252s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:49    252s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[12/07 19:12:49    252s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/07 19:12:49    252s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 15115446359484656077 11618138024827416306
[12/07 19:12:49    252s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 19:12:49    252s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:49    252s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:49    252s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:49    252s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:12:49    252s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 19:12:49    252s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:49    252s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:49    252s]       misc counts      : r=1, pp=0
[12/07 19:12:49    252s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:49    252s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:49    252s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:49    252s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:49    252s]       wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:49    252s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:49    252s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/07 19:12:49    252s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 19:12:49    252s]       Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:49    252s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:49    252s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/07 19:12:49    252s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:49    252s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 15115446359484656077 11618138024827416306
[12/07 19:12:49    252s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 19:12:49    252s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:49    252s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:49    252s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:49    252s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 19:12:49    252s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048, avg=0.043, sd=0.004], skew [0.020 vs 0.020], 100% {0.028, 0.048} (wid=0.017 ws=0.015) (gid=0.032 gs=0.006)
[12/07 19:12:49    252s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:49    252s]           max path sink: fir_filter/sum_r_reg[20][18]/CK
[12/07 19:12:49    252s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 19:12:49    252s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048, avg=0.043, sd=0.004], skew [0.020 vs 0.020], 100% {0.028, 0.048} (wid=0.017 ws=0.015) (gid=0.032 gs=0.006)
[12/07 19:12:49    252s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:49    252s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:49    252s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:49    252s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[12/07 19:12:49    252s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:49    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:49    253s] UM:*                                                                   Stage::DRV Fixing
[12/07 19:12:49    253s]   Stage::Insertion Delay Reduction...
[12/07 19:12:49    253s]   Removing unnecessary root buffering...
[12/07 19:12:49    253s]     Clock DAG hash before 'Removing unnecessary root buffering': 15115446359484656077 11618138024827416306
[12/07 19:12:49    253s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/07 19:12:49    253s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:49    253s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:49    253s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:49    253s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/07 19:12:49    253s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:49    253s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:49    253s]       misc counts      : r=1, pp=0
[12/07 19:12:49    253s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:49    253s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:49    253s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:49    253s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:49    253s]       wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:49    253s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:49    253s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/07 19:12:49    253s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/07 19:12:49    253s]       Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:49    253s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:49    253s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/07 19:12:49    253s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:49    253s]     Clock DAG hash after 'Removing unnecessary root buffering': 15115446359484656077 11618138024827416306
[12/07 19:12:49    253s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/07 19:12:49    253s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:49    253s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:49    253s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:49    253s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/07 19:12:49    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:49    253s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:49    253s]           max path sink: fir_filter/sum_r_reg[20][18]/CK
[12/07 19:12:49    253s]     Skew group summary after 'Removing unnecessary root buffering':
[12/07 19:12:49    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:49    253s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:49    253s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   Removing unnecessary root buffering
[12/07 19:12:50    253s]   Removing unconstrained drivers...
[12/07 19:12:50    253s]     Clock DAG hash before 'Removing unconstrained drivers': 15115446359484656077 11618138024827416306
[12/07 19:12:50    253s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/07 19:12:50    253s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:50    253s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:50    253s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:50    253s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/07 19:12:50    253s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:50    253s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:50    253s]       misc counts      : r=1, pp=0
[12/07 19:12:50    253s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:50    253s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:50    253s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:50    253s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:50    253s]       wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:50    253s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:50    253s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/07 19:12:50    253s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/07 19:12:50    253s]       Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    253s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:50    253s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/07 19:12:50    253s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:50    253s]     Clock DAG hash after 'Removing unconstrained drivers': 15115446359484656077 11618138024827416306
[12/07 19:12:50    253s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/07 19:12:50    253s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:50    253s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:50    253s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:50    253s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:50    253s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:50    253s]           max path sink: fir_filter/sum_r_reg[20][18]/CK
[12/07 19:12:50    253s]     Skew group summary after 'Removing unconstrained drivers':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:50    253s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:50    253s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   Removing unconstrained drivers
[12/07 19:12:50    253s]   Reducing insertion delay 1...
[12/07 19:12:50    253s]     Clock DAG hash before 'Reducing insertion delay 1': 15115446359484656077 11618138024827416306
[12/07 19:12:50    253s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/07 19:12:50    253s]       delay calculator: calls=3896, total_wall_time=0.141s, mean_wall_time=0.036ms
[12/07 19:12:50    253s]       legalizer: calls=129, total_wall_time=0.003s, mean_wall_time=0.025ms
[12/07 19:12:50    253s]       steiner router: calls=3909, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/07 19:12:50    253s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/07 19:12:50    253s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:50    253s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:50    253s]       misc counts      : r=1, pp=0
[12/07 19:12:50    253s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:50    253s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:50    253s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:50    253s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:50    253s]       wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:50    253s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:50    253s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/07 19:12:50    253s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/07 19:12:50    253s]       Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    253s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:50    253s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/07 19:12:50    253s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:50    253s]     Clock DAG hash after 'Reducing insertion delay 1': 15115446359484656077 11618138024827416306
[12/07 19:12:50    253s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/07 19:12:50    253s]       delay calculator: calls=3955, total_wall_time=0.161s, mean_wall_time=0.041ms
[12/07 19:12:50    253s]       legalizer: calls=132, total_wall_time=0.003s, mean_wall_time=0.026ms
[12/07 19:12:50    253s]       steiner router: calls=3916, total_wall_time=0.111s, mean_wall_time=0.028ms
[12/07 19:12:50    253s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:50    253s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:50    253s]           max path sink: fir_filter/sum_r_reg[20][18]/CK
[12/07 19:12:50    253s]     Skew group summary after 'Reducing insertion delay 1':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:50    253s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:50    253s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   Reducing insertion delay 1
[12/07 19:12:50    253s]   Removing longest path buffering...
[12/07 19:12:50    253s]     Clock DAG hash before 'Removing longest path buffering': 15115446359484656077 11618138024827416306
[12/07 19:12:50    253s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/07 19:12:50    253s]       delay calculator: calls=3955, total_wall_time=0.161s, mean_wall_time=0.041ms
[12/07 19:12:50    253s]       legalizer: calls=132, total_wall_time=0.003s, mean_wall_time=0.026ms
[12/07 19:12:50    253s]       steiner router: calls=3916, total_wall_time=0.111s, mean_wall_time=0.028ms
[12/07 19:12:50    253s]     Clock DAG stats after 'Removing longest path buffering':
[12/07 19:12:50    253s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:50    253s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:50    253s]       misc counts      : r=1, pp=0
[12/07 19:12:50    253s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:50    253s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:50    253s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:50    253s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.331pF, total=0.397pF
[12/07 19:12:50    253s]       wire lengths     : top=0.000um, trunk=1007.615um, leaf=4206.498um, total=5214.113um
[12/07 19:12:50    253s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1881.625um, total=1881.625um
[12/07 19:12:50    253s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/07 19:12:50    253s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/07 19:12:50    253s]       Trunk : target=0.030ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    253s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 7 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:12:50    253s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/07 19:12:50    253s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:50    253s]     Clock DAG hash after 'Removing longest path buffering': 15115446359484656077 11618138024827416306
[12/07 19:12:50    253s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/07 19:12:50    253s]       delay calculator: calls=3955, total_wall_time=0.161s, mean_wall_time=0.041ms
[12/07 19:12:50    253s]       legalizer: calls=132, total_wall_time=0.003s, mean_wall_time=0.026ms
[12/07 19:12:50    253s]       steiner router: calls=3916, total_wall_time=0.111s, mean_wall_time=0.028ms
[12/07 19:12:50    253s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:50    253s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:50    253s]           max path sink: fir_filter/sum_r_reg[20][18]/CK
[12/07 19:12:50    253s]     Skew group summary after 'Removing longest path buffering':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.048], skew [0.020 vs 0.020]
[12/07 19:12:50    253s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:50    253s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   Removing longest path buffering
[12/07 19:12:50    253s]   Reducing insertion delay 2...
[12/07 19:12:50    253s]     Clock DAG hash before 'Reducing insertion delay 2': 15115446359484656077 11618138024827416306
[12/07 19:12:50    253s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/07 19:12:50    253s]       delay calculator: calls=3955, total_wall_time=0.161s, mean_wall_time=0.041ms
[12/07 19:12:50    253s]       legalizer: calls=132, total_wall_time=0.003s, mean_wall_time=0.026ms
[12/07 19:12:50    253s]       steiner router: calls=3916, total_wall_time=0.111s, mean_wall_time=0.028ms
[12/07 19:12:50    253s]     Path optimization required 90 stage delay updates 
[12/07 19:12:50    253s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/07 19:12:50    253s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:50    253s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:50    253s]       misc counts      : r=1, pp=0
[12/07 19:12:50    253s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:50    253s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:50    253s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:50    253s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:50    253s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:50    253s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:50    253s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/07 19:12:50    253s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/07 19:12:50    253s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    253s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    253s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/07 19:12:50    253s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:50    253s]     Clock DAG hash after 'Reducing insertion delay 2': 8360311193563136387 2726280029369626572
[12/07 19:12:50    253s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/07 19:12:50    253s]       delay calculator: calls=4149, total_wall_time=0.223s, mean_wall_time=0.054ms
[12/07 19:12:50    253s]       legalizer: calls=172, total_wall_time=0.006s, mean_wall_time=0.035ms
[12/07 19:12:50    253s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:50    253s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:50    253s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:50    253s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:50    253s]     Skew group summary after 'Reducing insertion delay 2':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:50    253s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:50    253s]   Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   Reducing insertion delay 2
[12/07 19:12:50    253s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   Stage::Insertion Delay Reduction
[12/07 19:12:50    253s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.0 real=0:00:05.6)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   CCOpt::Phase::Construction
[12/07 19:12:50    253s]   CCOpt::Phase::Implementation...
[12/07 19:12:50    253s]   Stage::Reducing Power...
[12/07 19:12:50    253s]   Improving clock tree routing...
[12/07 19:12:50    253s]     Clock DAG hash before 'Improving clock tree routing': 8360311193563136387 2726280029369626572
[12/07 19:12:50    253s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/07 19:12:50    253s]       delay calculator: calls=4149, total_wall_time=0.223s, mean_wall_time=0.054ms
[12/07 19:12:50    253s]       legalizer: calls=172, total_wall_time=0.006s, mean_wall_time=0.035ms
[12/07 19:12:50    253s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:50    253s]     Iteration 1...
[12/07 19:12:50    253s]     Iteration 1 done.
[12/07 19:12:50    253s]     Clock DAG stats after 'Improving clock tree routing':
[12/07 19:12:50    253s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:50    253s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:50    253s]       misc counts      : r=1, pp=0
[12/07 19:12:50    253s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:50    253s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:50    253s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:50    253s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:50    253s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:50    253s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:50    253s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/07 19:12:50    253s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/07 19:12:50    253s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    253s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    253s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/07 19:12:50    253s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:50    253s]     Clock DAG hash after 'Improving clock tree routing': 8360311193563136387 2726280029369626572
[12/07 19:12:50    253s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/07 19:12:50    253s]       delay calculator: calls=4149, total_wall_time=0.223s, mean_wall_time=0.054ms
[12/07 19:12:50    253s]       legalizer: calls=172, total_wall_time=0.006s, mean_wall_time=0.035ms
[12/07 19:12:50    253s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:50    253s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:50    253s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:50    253s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:50    253s]     Skew group summary after 'Improving clock tree routing':
[12/07 19:12:50    253s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:50    253s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:50    253s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:50    253s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    253s] UM:*                                                                   Improving clock tree routing
[12/07 19:12:50    253s]   Reducing clock tree power 1...
[12/07 19:12:50    253s]     Clock DAG hash before 'Reducing clock tree power 1': 8360311193563136387 2726280029369626572
[12/07 19:12:50    253s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/07 19:12:50    253s]       delay calculator: calls=4149, total_wall_time=0.223s, mean_wall_time=0.054ms
[12/07 19:12:50    253s]       legalizer: calls=172, total_wall_time=0.006s, mean_wall_time=0.035ms
[12/07 19:12:50    253s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:50    253s]     Resizing gates: [12/07 19:12:50    253s] 
[12/07 19:12:50    253s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 19:12:50    253s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:50    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    254s] UM:*                                                                   Legalizing clock trees
[12/07 19:12:50    254s]     100% 
[12/07 19:12:50    254s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/07 19:12:50    254s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:50    254s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:50    254s]       misc counts      : r=1, pp=0
[12/07 19:12:50    254s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:50    254s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:50    254s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:50    254s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:50    254s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:50    254s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:50    254s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/07 19:12:50    254s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/07 19:12:50    254s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    254s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    254s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/07 19:12:50    254s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:50    254s]     Clock DAG hash after 'Reducing clock tree power 1': 8360311193563136387 2726280029369626572
[12/07 19:12:50    254s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/07 19:12:50    254s]       delay calculator: calls=4187, total_wall_time=0.238s, mean_wall_time=0.057ms
[12/07 19:12:50    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:50    254s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:50    254s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/07 19:12:50    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:50    254s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:50    254s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:50    254s]     Skew group summary after 'Reducing clock tree power 1':
[12/07 19:12:50    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:50    254s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:50    254s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:50    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:50    254s] UM:*                                                                   Reducing clock tree power 1
[12/07 19:12:50    254s]   Reducing clock tree power 2...
[12/07 19:12:50    254s]     Clock DAG hash before 'Reducing clock tree power 2': 8360311193563136387 2726280029369626572
[12/07 19:12:50    254s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/07 19:12:50    254s]       delay calculator: calls=4187, total_wall_time=0.238s, mean_wall_time=0.057ms
[12/07 19:12:50    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:50    254s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:50    254s]     Path optimization required 0 stage delay updates 
[12/07 19:12:50    254s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/07 19:12:50    254s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:50    254s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:50    254s]       misc counts      : r=1, pp=0
[12/07 19:12:50    254s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:50    254s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:50    254s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:50    254s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:50    254s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:50    254s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:50    254s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/07 19:12:50    254s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/07 19:12:50    254s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    254s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:50    254s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/07 19:12:50    254s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:50    254s]     Clock DAG hash after 'Reducing clock tree power 2': 8360311193563136387 2726280029369626572
[12/07 19:12:50    254s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/07 19:12:50    254s]       delay calculator: calls=4187, total_wall_time=0.238s, mean_wall_time=0.057ms
[12/07 19:12:50    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:50    254s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:50    254s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/07 19:12:50    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:51    254s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    254s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    254s]     Skew group summary after 'Reducing clock tree power 2':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:51    254s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Reducing clock tree power 2
[12/07 19:12:51    254s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Stage::Reducing Power
[12/07 19:12:51    254s]   Stage::Balancing...
[12/07 19:12:51    254s]   Approximately balancing fragments step...
[12/07 19:12:51    254s]     Clock DAG hash before 'Approximately balancing fragments step': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/07 19:12:51    254s]       delay calculator: calls=4187, total_wall_time=0.238s, mean_wall_time=0.057ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4006, total_wall_time=0.175s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Resolve constraints - Approximately balancing fragments...
[12/07 19:12:51    254s]     Resolving skew group constraints...
[12/07 19:12:51    254s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 19:12:51    254s]     Resolving skew group constraints done.
[12/07 19:12:51    254s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[12/07 19:12:51    254s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/07 19:12:51    254s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/07 19:12:51    254s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[12/07 19:12:51    254s]     Approximately balancing fragments...
[12/07 19:12:51    254s]       Moving gates to improve sub-tree skew...
[12/07 19:12:51    254s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/07 19:12:51    254s]           delay calculator: calls=4203, total_wall_time=0.238s, mean_wall_time=0.057ms
[12/07 19:12:51    254s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]           steiner router: calls=4022, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]         Tried: 15 Succeeded: 0
[12/07 19:12:51    254s]         Topology Tried: 0 Succeeded: 0
[12/07 19:12:51    254s]         0 Succeeded with SS ratio
[12/07 19:12:51    254s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/07 19:12:51    254s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/07 19:12:51    254s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/07 19:12:51    254s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]           sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]           misc counts      : r=1, pp=0
[12/07 19:12:51    254s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]           cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]           sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]           wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/07 19:12:51    254s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/07 19:12:51    254s]           Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]           Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/07 19:12:51    254s]            Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/07 19:12:51    254s]           delay calculator: calls=4203, total_wall_time=0.238s, mean_wall_time=0.057ms
[12/07 19:12:51    254s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]           steiner router: calls=4022, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Moving gates to improve sub-tree skew
[12/07 19:12:51    254s]       Approximately balancing fragments bottom up...
[12/07 19:12:51    254s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/07 19:12:51    254s]           delay calculator: calls=4203, total_wall_time=0.238s, mean_wall_time=0.057ms
[12/07 19:12:51    254s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]           steiner router: calls=4022, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:12:51    254s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/07 19:12:51    254s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]           sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]           misc counts      : r=1, pp=0
[12/07 19:12:51    254s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]           cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]           sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]           wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/07 19:12:51    254s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/07 19:12:51    254s]           Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]           Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/07 19:12:51    254s]            Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/07 19:12:51    254s]           delay calculator: calls=4241, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]           steiner router: calls=4022, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Approximately balancing fragments bottom up
[12/07 19:12:51    254s]       Approximately balancing fragments, wire and cell delays...
[12/07 19:12:51    254s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/07 19:12:51    254s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 19:12:51    254s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]           sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]           misc counts      : r=1, pp=0
[12/07 19:12:51    254s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]           cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]           sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]           wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/07 19:12:51    254s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 19:12:51    254s]           Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]           Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/07 19:12:51    254s]            Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 19:12:51    254s]           delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]           steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/07 19:12:51    254s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[12/07 19:12:51    254s]     Approximately balancing fragments done.
[12/07 19:12:51    254s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/07 19:12:51    254s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]       misc counts      : r=1, pp=0
[12/07 19:12:51    254s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/07 19:12:51    254s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/07 19:12:51    254s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/07 19:12:51    254s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]     Clock DAG hash after 'Approximately balancing fragments step': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]   Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Approximately balancing fragments step
[12/07 19:12:51    254s]   Clock DAG stats after Approximately balancing fragments:
[12/07 19:12:51    254s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]     sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]     misc counts      : r=1, pp=0
[12/07 19:12:51    254s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]     sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]     wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]   Clock DAG net violations after Approximately balancing fragments: none
[12/07 19:12:51    254s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/07 19:12:51    254s]     Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]     Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/07 19:12:51    254s]      Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]   Clock DAG hash after Approximately balancing fragments: 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/07 19:12:51    254s]     delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]     legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]     steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]   Primary reporting skew groups after Approximately balancing fragments:
[12/07 19:12:51    254s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]         min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    254s]         max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    254s]   Skew group summary after Approximately balancing fragments:
[12/07 19:12:51    254s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]   Improving fragments clock skew...
[12/07 19:12:51    254s]     Clock DAG hash before 'Improving fragments clock skew': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Clock DAG stats after 'Improving fragments clock skew':
[12/07 19:12:51    254s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]       misc counts      : r=1, pp=0
[12/07 19:12:51    254s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/07 19:12:51    254s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/07 19:12:51    254s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/07 19:12:51    254s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]     Clock DAG hash after 'Improving fragments clock skew': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    254s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    254s]     Skew group summary after 'Improving fragments clock skew':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Improving fragments clock skew
[12/07 19:12:51    254s]   Approximately balancing step...
[12/07 19:12:51    254s]     Clock DAG hash before 'Approximately balancing step': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Resolve constraints - Approximately balancing...
[12/07 19:12:51    254s]     Resolving skew group constraints...
[12/07 19:12:51    254s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 19:12:51    254s]     Resolving skew group constraints done.
[12/07 19:12:51    254s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Resolve constraints - Approximately balancing
[12/07 19:12:51    254s]     Approximately balancing...
[12/07 19:12:51    254s]       Approximately balancing, wire and cell delays...
[12/07 19:12:51    254s]       Approximately balancing, wire and cell delays, iteration 1...
[12/07 19:12:51    254s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 19:12:51    254s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]           sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]           misc counts      : r=1, pp=0
[12/07 19:12:51    254s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]           cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]           sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]           wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]           wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/07 19:12:51    254s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/07 19:12:51    254s]           Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]           Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/07 19:12:51    254s]            Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 19:12:51    254s]           delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]           steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/07 19:12:51    254s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Approximately balancing, wire and cell delays
[12/07 19:12:51    254s]     Approximately balancing done.
[12/07 19:12:51    254s]     Clock DAG stats after 'Approximately balancing step':
[12/07 19:12:51    254s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]       misc counts      : r=1, pp=0
[12/07 19:12:51    254s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]     Clock DAG net violations after 'Approximately balancing step': none
[12/07 19:12:51    254s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/07 19:12:51    254s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/07 19:12:51    254s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]     Clock DAG hash after 'Approximately balancing step': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Primary reporting skew groups after 'Approximately balancing step':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    254s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    254s]     Skew group summary after 'Approximately balancing step':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Approximately balancing step
[12/07 19:12:51    254s]   Fixing clock tree overload...
[12/07 19:12:51    254s]     Clock DAG hash before 'Fixing clock tree overload': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:12:51    254s]     Clock DAG stats after 'Fixing clock tree overload':
[12/07 19:12:51    254s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]       misc counts      : r=1, pp=0
[12/07 19:12:51    254s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/07 19:12:51    254s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/07 19:12:51    254s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/07 19:12:51    254s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]     Clock DAG hash after 'Fixing clock tree overload': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    254s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    254s]     Skew group summary after 'Fixing clock tree overload':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    254s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Fixing clock tree overload
[12/07 19:12:51    254s]   Approximately balancing paths...
[12/07 19:12:51    254s]     Clock DAG hash before 'Approximately balancing paths': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Added 0 buffers.
[12/07 19:12:51    254s]     Clock DAG stats after 'Approximately balancing paths':
[12/07 19:12:51    254s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    254s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    254s]       misc counts      : r=1, pp=0
[12/07 19:12:51    254s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    254s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    254s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    254s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    254s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    254s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    254s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/07 19:12:51    254s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/07 19:12:51    254s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    254s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/07 19:12:51    254s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    254s]     Clock DAG hash after 'Approximately balancing paths': 8360311193563136387 2726280029369626572
[12/07 19:12:51    254s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/07 19:12:51    254s]       delay calculator: calls=4243, total_wall_time=0.253s, mean_wall_time=0.060ms
[12/07 19:12:51    254s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    254s]       steiner router: calls=4024, total_wall_time=0.176s, mean_wall_time=0.044ms
[12/07 19:12:51    254s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:51    254s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    254s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    254s]     Skew group summary after 'Approximately balancing paths':
[12/07 19:12:51    254s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:51    254s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    254s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    254s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    254s] UM:*                                                                   Approximately balancing paths
[12/07 19:12:51    254s]   Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/07 19:12:51    255s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:51    255s] UM:*                                                                   Stage::Balancing
[12/07 19:12:51    255s]   Stage::Polishing...
[12/07 19:12:51    255s]   Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:12:51    255s]   Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:51    255s]   Clock DAG stats before polishing:
[12/07 19:12:51    255s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    255s]     sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    255s]     misc counts      : r=1, pp=0
[12/07 19:12:51    255s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    255s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    255s]     sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    255s]     wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    255s]     wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    255s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    255s]   Clock DAG net violations before polishing: none
[12/07 19:12:51    255s]   Clock DAG primary half-corner transition distribution before polishing:
[12/07 19:12:51    255s]     Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    255s]     Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    255s]   Clock DAG library cell distribution before polishing {count}:
[12/07 19:12:51    255s]      Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    255s]   Clock DAG hash before polishing: 8360311193563136387 2726280029369626572
[12/07 19:12:51    255s]   CTS services accumulated run-time stats before polishing:
[12/07 19:12:51    255s]     delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:51    255s]     legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    255s]     steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:51    255s]   Primary reporting skew groups before polishing:
[12/07 19:12:51    255s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    255s]         min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    255s]         max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    255s]   Skew group summary before polishing:
[12/07 19:12:51    255s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    255s]   Merging balancing drivers for power...
[12/07 19:12:51    255s]     Clock DAG hash before 'Merging balancing drivers for power': 8360311193563136387 2726280029369626572
[12/07 19:12:51    255s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/07 19:12:51    255s]       delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:51    255s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    255s]       steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:51    255s]     Tried: 15 Succeeded: 0
[12/07 19:12:51    255s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/07 19:12:51    255s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:51    255s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:51    255s]       misc counts      : r=1, pp=0
[12/07 19:12:51    255s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:51    255s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:51    255s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:51    255s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:51    255s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:51    255s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:51    255s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/07 19:12:51    255s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/07 19:12:51    255s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    255s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:51    255s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/07 19:12:51    255s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:51    255s]     Clock DAG hash after 'Merging balancing drivers for power': 8360311193563136387 2726280029369626572
[12/07 19:12:51    255s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/07 19:12:51    255s]       delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:51    255s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:51    255s]       steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:51    255s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/07 19:12:51    255s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    255s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:51    255s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:51    255s]     Skew group summary after 'Merging balancing drivers for power':
[12/07 19:12:51    255s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046], skew [0.018 vs 0.020]
[12/07 19:12:51    255s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:51    255s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:52    255s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:52    255s] UM:*                                                                   Merging balancing drivers for power
[12/07 19:12:52    255s]   Improving clock skew...
[12/07 19:12:52    255s]     Clock DAG hash before 'Improving clock skew': 8360311193563136387 2726280029369626572
[12/07 19:12:52    255s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/07 19:12:52    255s]       delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:52    255s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:52    255s]       steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:52    255s]     Clock DAG stats after 'Improving clock skew':
[12/07 19:12:52    255s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:52    255s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:52    255s]       misc counts      : r=1, pp=0
[12/07 19:12:52    255s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:52    255s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:52    255s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:52    255s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.333pF, total=0.395pF
[12/07 19:12:52    255s]       wire lengths     : top=0.000um, trunk=958.576um, leaf=4224.381um, total=5182.956um
[12/07 19:12:52    255s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1902.125um, total=1902.125um
[12/07 19:12:52    255s]     Clock DAG net violations after 'Improving clock skew': none
[12/07 19:12:52    255s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/07 19:12:52    255s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:52    255s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 5 <= 0.027ns, 8 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:52    255s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/07 19:12:52    255s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:52    255s]     Clock DAG hash after 'Improving clock skew': 8360311193563136387 2726280029369626572
[12/07 19:12:52    255s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/07 19:12:52    255s]       delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:52    255s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:52    255s]       steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:52    255s]     Primary reporting skew groups after 'Improving clock skew':
[12/07 19:12:52    255s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:52    255s]           min path sink: fir_filter/din_r_reg[3]/CK
[12/07 19:12:52    255s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:52    255s]     Skew group summary after 'Improving clock skew':
[12/07 19:12:52    255s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.031 gs=0.005)
[12/07 19:12:52    255s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:52    255s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:52    255s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:52    255s] UM:*                                                                   Improving clock skew
[12/07 19:12:52    255s]   Moving gates to reduce wire capacitance...
[12/07 19:12:52    255s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 8360311193563136387 2726280029369626572
[12/07 19:12:52    255s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/07 19:12:52    255s]       delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:52    255s]       legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:52    255s]       steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:52    255s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/07 19:12:52    255s]     Iteration 1...
[12/07 19:12:52    255s]       Artificially removing short and long paths...
[12/07 19:12:52    255s]         Clock DAG hash before 'Artificially removing short and long paths': 8360311193563136387 2726280029369626572
[12/07 19:12:52    255s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 19:12:52    255s]           delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:52    255s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:52    255s]           steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:52    255s]         For skew_group Clk/default_const target band (0.028, 0.046)
[12/07 19:12:52    255s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:52    255s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:52    255s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/07 19:12:52    255s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 8360311193563136387 2726280029369626572
[12/07 19:12:52    255s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/07 19:12:52    255s]           delay calculator: calls=4257, total_wall_time=0.258s, mean_wall_time=0.061ms
[12/07 19:12:52    255s]           legalizer: calls=198, total_wall_time=0.006s, mean_wall_time=0.033ms
[12/07 19:12:52    255s]           steiner router: calls=4038, total_wall_time=0.186s, mean_wall_time=0.046ms
[12/07 19:12:52    255s]         Legalizer releasing space for clock trees
[12/07 19:12:52    255s]         Legalizing clock trees...
[12/07 19:12:52    255s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:52    255s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:52    255s] UM:*                                                                   Legalizing clock trees
[12/07 19:12:52    255s]         Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:52    255s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:52    255s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/07 19:12:52    255s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 10968946415724326311 3709257785970147328
[12/07 19:12:52    255s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/07 19:12:52    255s]           delay calculator: calls=4279, total_wall_time=0.264s, mean_wall_time=0.062ms
[12/07 19:12:52    255s]           legalizer: calls=284, total_wall_time=0.008s, mean_wall_time=0.029ms
[12/07 19:12:52    255s]           steiner router: calls=4086, total_wall_time=0.219s, mean_wall_time=0.054ms
[12/07 19:12:52    255s] 
[12/07 19:12:52    255s]         Legalizer releasing space for clock trees
[12/07 19:12:52    255s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 19:12:52    256s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:53    256s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:53    256s] UM:*                                                                   Legalizing clock trees
[12/07 19:12:53    256s]         100% 
[12/07 19:12:53    256s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:53    256s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/07 19:12:53    256s]     Iteration 1 done.
[12/07 19:12:53    256s]     Iteration 2...
[12/07 19:12:53    256s]       Artificially removing short and long paths...
[12/07 19:12:53    256s]         Clock DAG hash before 'Artificially removing short and long paths': 6007771011967057614 7470266465280978553
[12/07 19:12:53    256s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 19:12:53    256s]           delay calculator: calls=4497, total_wall_time=0.315s, mean_wall_time=0.070ms
[12/07 19:12:53    256s]           legalizer: calls=466, total_wall_time=0.014s, mean_wall_time=0.031ms
[12/07 19:12:53    256s]           steiner router: calls=4408, total_wall_time=0.425s, mean_wall_time=0.096ms
[12/07 19:12:53    256s]         For skew_group Clk/default_const target band (0.029, 0.046)
[12/07 19:12:53    256s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:53    256s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:53    256s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/07 19:12:53    256s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 6007771011967057614 7470266465280978553
[12/07 19:12:53    256s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/07 19:12:53    256s]           delay calculator: calls=4497, total_wall_time=0.315s, mean_wall_time=0.070ms
[12/07 19:12:53    256s]           legalizer: calls=466, total_wall_time=0.014s, mean_wall_time=0.031ms
[12/07 19:12:53    256s]           steiner router: calls=4408, total_wall_time=0.425s, mean_wall_time=0.096ms
[12/07 19:12:53    256s]         Legalizer releasing space for clock trees
[12/07 19:12:53    256s]         Legalizing clock trees...
[12/07 19:12:53    256s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:53    256s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:53    256s] UM:*                                                                   Legalizing clock trees
[12/07 19:12:53    256s]         Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:53    256s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:53    256s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/07 19:12:53    256s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 2785269131803149018 13212447468237608829
[12/07 19:12:53    256s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/07 19:12:53    256s]           delay calculator: calls=4527, total_wall_time=0.322s, mean_wall_time=0.071ms
[12/07 19:12:53    256s]           legalizer: calls=533, total_wall_time=0.016s, mean_wall_time=0.030ms
[12/07 19:12:53    256s]           steiner router: calls=4490, total_wall_time=0.479s, mean_wall_time=0.107ms
[12/07 19:12:53    256s] 
[12/07 19:12:53    256s]         Legalizer releasing space for clock trees
[12/07 19:12:53    256s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 19:12:53    257s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:53    257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:53    257s] UM:*                                                                   Legalizing clock trees
[12/07 19:12:53    257s]         100% 
[12/07 19:12:53    257s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:53    257s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 19:12:53    257s]     Iteration 2 done.
[12/07 19:12:53    257s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/07 19:12:53    257s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 5367010580156445705 1149301420567365390
[12/07 19:12:53    257s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/07 19:12:53    257s]       delay calculator: calls=4713, total_wall_time=0.371s, mean_wall_time=0.079ms
[12/07 19:12:53    257s]       legalizer: calls=715, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:53    257s]       steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:53    257s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/07 19:12:53    257s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:53    257s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:53    257s]       misc counts      : r=1, pp=0
[12/07 19:12:53    257s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:53    257s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:53    257s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:53    257s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.328pF, total=0.386pF
[12/07 19:12:53    257s]       wire lengths     : top=0.000um, trunk=902.625um, leaf=4174.361um, total=5076.987um
[12/07 19:12:53    257s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:53    257s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/07 19:12:53    257s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/07 19:12:53    257s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:53    257s]       Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.028ns {0 <= 0.018ns, 0 <= 0.024ns, 6 <= 0.027ns, 7 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:53    257s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/07 19:12:53    257s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:53    257s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/07 19:12:53    257s]       skew_group Clk/default_const: insertion delay [min=0.029, max=0.046, avg=0.042, sd=0.003], skew [0.017 vs 0.020], 100% {0.029, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.006)
[12/07 19:12:53    257s]           min path sink: fir_filter/din_r_reg[6]/CK
[12/07 19:12:53    257s]           max path sink: fir_filter/sum_r_reg[16][9]/CK
[12/07 19:12:53    257s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/07 19:12:53    257s]       skew_group Clk/default_const: insertion delay [min=0.029, max=0.046, avg=0.042, sd=0.003], skew [0.017 vs 0.020], 100% {0.029, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.006)
[12/07 19:12:53    257s]     Legalizer API calls during this step: 517 succeeded with high effort: 517 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:53    257s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/07 19:12:54    257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:54    257s] UM:*                                                                   Moving gates to reduce wire capacitance
[12/07 19:12:54    257s]   Reducing clock tree power 3...
[12/07 19:12:54    257s]     Clock DAG hash before 'Reducing clock tree power 3': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/07 19:12:54    257s]       delay calculator: calls=4713, total_wall_time=0.371s, mean_wall_time=0.079ms
[12/07 19:12:54    257s]       legalizer: calls=715, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]       steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]     Artificially removing short and long paths...
[12/07 19:12:54    257s]       Clock DAG hash before 'Artificially removing short and long paths': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 19:12:54    257s]         delay calculator: calls=4713, total_wall_time=0.371s, mean_wall_time=0.079ms
[12/07 19:12:54    257s]         legalizer: calls=715, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]         steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]       For skew_group Clk/default_const target band (0.029, 0.046)
[12/07 19:12:54    257s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    257s]     Initial gate capacitance is (rise=0.375pF fall=0.334pF).
[12/07 19:12:54    257s] 
[12/07 19:12:54    257s]     Legalizer releasing space for clock trees
[12/07 19:12:54    257s]     Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 19:12:54    257s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:54    257s] UM:*                                                                   Legalizing clock trees
[12/07 19:12:54    257s]     100% 
[12/07 19:12:54    257s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/07 19:12:54    257s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:54    257s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:54    257s]       misc counts      : r=1, pp=0
[12/07 19:12:54    257s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:54    257s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:54    257s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:54    257s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.328pF, total=0.386pF
[12/07 19:12:54    257s]       wire lengths     : top=0.000um, trunk=902.625um, leaf=4174.361um, total=5076.987um
[12/07 19:12:54    257s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:54    257s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/07 19:12:54    257s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/07 19:12:54    257s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:54    257s]       Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.028ns {0 <= 0.018ns, 0 <= 0.024ns, 6 <= 0.027ns, 7 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:54    257s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/07 19:12:54    257s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:54    257s]     Clock DAG hash after 'Reducing clock tree power 3': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/07 19:12:54    257s]       delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]       legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]       steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/07 19:12:54    257s]       skew_group Clk/default_const: insertion delay [min=0.029, max=0.046, avg=0.042, sd=0.003], skew [0.017 vs 0.020], 100% {0.029, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.006)
[12/07 19:12:54    257s]           min path sink: fir_filter/din_r_reg[6]/CK
[12/07 19:12:54    257s]           max path sink: fir_filter/sum_r_reg[16][9]/CK
[12/07 19:12:54    257s]     Skew group summary after 'Reducing clock tree power 3':
[12/07 19:12:54    257s]       skew_group Clk/default_const: insertion delay [min=0.029, max=0.046, avg=0.042, sd=0.003], skew [0.017 vs 0.020], 100% {0.029, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.006)
[12/07 19:12:54    257s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:54    257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:54    257s] UM:*                                                                   Reducing clock tree power 3
[12/07 19:12:54    257s]   Improving insertion delay...
[12/07 19:12:54    257s]     Clock DAG hash before 'Improving insertion delay': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/07 19:12:54    257s]       delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]       legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]       steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]     Clock DAG stats after 'Improving insertion delay':
[12/07 19:12:54    257s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:54    257s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:54    257s]       misc counts      : r=1, pp=0
[12/07 19:12:54    257s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:54    257s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:54    257s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:54    257s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.328pF, total=0.386pF
[12/07 19:12:54    257s]       wire lengths     : top=0.000um, trunk=902.625um, leaf=4174.361um, total=5076.987um
[12/07 19:12:54    257s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:54    257s]     Clock DAG net violations after 'Improving insertion delay': none
[12/07 19:12:54    257s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/07 19:12:54    257s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:54    257s]       Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.028ns {0 <= 0.018ns, 0 <= 0.024ns, 6 <= 0.027ns, 7 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:54    257s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/07 19:12:54    257s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:54    257s]     Clock DAG hash after 'Improving insertion delay': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/07 19:12:54    257s]       delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]       legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]       steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]     Primary reporting skew groups after 'Improving insertion delay':
[12/07 19:12:54    257s]       skew_group Clk/default_const: insertion delay [min=0.029, max=0.046, avg=0.042, sd=0.003], skew [0.017 vs 0.020], 100% {0.029, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.006)
[12/07 19:12:54    257s]           min path sink: fir_filter/din_r_reg[6]/CK
[12/07 19:12:54    257s]           max path sink: fir_filter/sum_r_reg[16][9]/CK
[12/07 19:12:54    257s]     Skew group summary after 'Improving insertion delay':
[12/07 19:12:54    257s]       skew_group Clk/default_const: insertion delay [min=0.029, max=0.046, avg=0.042, sd=0.003], skew [0.017 vs 0.020], 100% {0.029, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.006)
[12/07 19:12:54    257s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    257s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:54    257s] UM:*                                                                   Improving insertion delay
[12/07 19:12:54    257s]   Wire Opt OverFix...
[12/07 19:12:54    257s]     Clock DAG hash before 'Wire Opt OverFix': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/07 19:12:54    257s]       delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]       legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]       steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]     Wire Reduction extra effort...
[12/07 19:12:54    257s]       Clock DAG hash before 'Wire Reduction extra effort': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/07 19:12:54    257s]         delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]         legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]         steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/07 19:12:54    257s]       Artificially removing short and long paths...
[12/07 19:12:54    257s]         Clock DAG hash before 'Artificially removing short and long paths': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 19:12:54    257s]           delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]           legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]           steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]         For skew_group Clk/default_const target band (0.029, 0.046)
[12/07 19:12:54    257s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    257s]       Global shorten wires A0...
[12/07 19:12:54    257s]         Clock DAG hash before 'Global shorten wires A0': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/07 19:12:54    257s]           delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]           legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]           steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    257s]       Move For Wirelength - core...
[12/07 19:12:54    257s]         Clock DAG hash before 'Move For Wirelength - core': 5367010580156445705 1149301420567365390
[12/07 19:12:54    257s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 19:12:54    257s]           delay calculator: calls=4751, total_wall_time=0.386s, mean_wall_time=0.081ms
[12/07 19:12:54    257s]           legalizer: calls=741, total_wall_time=0.022s, mean_wall_time=0.030ms
[12/07 19:12:54    257s]           steiner router: calls=4820, total_wall_time=0.687s, mean_wall_time=0.142ms
[12/07 19:12:54    257s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=2, computed=11, moveTooSmall=13, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=38, accepted=2
[12/07 19:12:54    257s]         Max accepted move=41.400um, total accepted move=46.930um, average move=23.465um
[12/07 19:12:54    257s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=2, computed=11, moveTooSmall=12, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=41, accepted=2
[12/07 19:12:54    257s]         Max accepted move=10.040um, total accepted move=16.570um, average move=8.285um
[12/07 19:12:54    257s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=2, computed=11, moveTooSmall=12, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=41, accepted=2
[12/07 19:12:54    257s]         Max accepted move=6.930um, total accepted move=11.950um, average move=5.975um
[12/07 19:12:54    257s]         Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]       Move For Wirelength - core done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 19:12:54    257s]       Global shorten wires A1...
[12/07 19:12:54    257s]         Clock DAG hash before 'Global shorten wires A1': 16737917832074928469 11726305161325532618
[12/07 19:12:54    257s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/07 19:12:54    257s]           delay calculator: calls=4903, total_wall_time=0.431s, mean_wall_time=0.088ms
[12/07 19:12:54    257s]           legalizer: calls=876, total_wall_time=0.027s, mean_wall_time=0.031ms
[12/07 19:12:54    257s]           steiner router: calls=5126, total_wall_time=0.890s, mean_wall_time=0.174ms
[12/07 19:12:54    257s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    257s]       Move For Wirelength - core...
[12/07 19:12:54    257s]         Clock DAG hash before 'Move For Wirelength - core': 16737917832074928469 11726305161325532618
[12/07 19:12:54    257s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 19:12:54    257s]           delay calculator: calls=4903, total_wall_time=0.431s, mean_wall_time=0.088ms
[12/07 19:12:54    257s]           legalizer: calls=876, total_wall_time=0.027s, mean_wall_time=0.031ms
[12/07 19:12:54    257s]           steiner router: calls=5126, total_wall_time=0.890s, mean_wall_time=0.174ms
[12/07 19:12:54    257s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=11, computed=2, moveTooSmall=22, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=3, accepted=1
[12/07 19:12:54    257s]         Max accepted move=1.800um, total accepted move=1.800um, average move=1.800um
[12/07 19:12:54    257s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=11, computed=2, moveTooSmall=22, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[12/07 19:12:54    257s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 19:12:54    257s]         Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    257s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    257s]       Global shorten wires B...
[12/07 19:12:54    257s]         Clock DAG hash before 'Global shorten wires B': 15108409633493707202 14665463664484486285
[12/07 19:12:54    257s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/07 19:12:54    257s]           delay calculator: calls=4909, total_wall_time=0.432s, mean_wall_time=0.088ms
[12/07 19:12:54    257s]           legalizer: calls=883, total_wall_time=0.028s, mean_wall_time=0.031ms
[12/07 19:12:54    257s]           steiner router: calls=5142, total_wall_time=0.900s, mean_wall_time=0.175ms
[12/07 19:12:54    258s]         Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    258s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:54    258s]       Move For Wirelength - branch...
[12/07 19:12:54    258s]         Clock DAG hash before 'Move For Wirelength - branch': 15108409633493707202 14665463664484486285
[12/07 19:12:54    258s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/07 19:12:54    258s]           delay calculator: calls=4933, total_wall_time=0.438s, mean_wall_time=0.089ms
[12/07 19:12:54    258s]           legalizer: calls=928, total_wall_time=0.029s, mean_wall_time=0.031ms
[12/07 19:12:54    258s]           steiner router: calls=5212, total_wall_time=0.944s, mean_wall_time=0.181ms
[12/07 19:12:54    258s]         Move for wirelength. considered=14, filtered=14, permitted=13, cannotCompute=0, computed=13, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=15, accepted=0
[12/07 19:12:54    258s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 19:12:54    258s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:54    258s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:54    258s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/07 19:12:54    258s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/07 19:12:54    258s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:54    258s]         sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:54    258s]         misc counts      : r=1, pp=0
[12/07 19:12:54    258s]         cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:54    258s]         cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:54    258s]         sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:54    258s]         wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.327pF, total=0.382pF
[12/07 19:12:54    258s]         wire lengths     : top=0.000um, trunk=849.636um, leaf=4164.365um, total=5014.001um
[12/07 19:12:54    258s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:54    258s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/07 19:12:54    258s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/07 19:12:54    258s]         Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:54    258s]         Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 6 <= 0.027ns, 7 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:54    258s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/07 19:12:54    258s]          Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:54    258s]       Clock DAG hash after 'Wire Reduction extra effort': 15108409633493707202 14665463664484486285
[12/07 19:12:54    258s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/07 19:12:54    258s]         delay calculator: calls=4943, total_wall_time=0.440s, mean_wall_time=0.089ms
[12/07 19:12:54    258s]         legalizer: calls=944, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:54    258s]         steiner router: calls=5230, total_wall_time=0.955s, mean_wall_time=0.183ms
[12/07 19:12:54    258s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/07 19:12:54    258s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.005)
[12/07 19:12:55    258s]             min path sink: fir_filter/din_r_reg[6]/CK
[12/07 19:12:55    258s]             max path sink: fir_filter/sum_r_reg[16][9]/CK
[12/07 19:12:55    258s]       Skew group summary after 'Wire Reduction extra effort':
[12/07 19:12:55    258s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.005)
[12/07 19:12:55    258s]       Legalizer API calls during this step: 203 succeeded with high effort: 203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:55    258s]     Wire Reduction extra effort done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/07 19:12:55    258s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:55    258s] UM:*                                                                   Wire Reduction extra effort
[12/07 19:12:55    258s]     Optimizing orientation...
[12/07 19:12:55    258s]     FlipOpt...
[12/07 19:12:55    258s]     Disconnecting clock tree from netlist...
[12/07 19:12:55    258s]     Disconnecting clock tree from netlist done.
[12/07 19:12:55    258s]     Performing Single Threaded FlipOpt
[12/07 19:12:55    258s]     Optimizing orientation on clock cells...
[12/07 19:12:55    258s]       Orientation Wirelength Optimization: Attempted = 15 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 13 , Other = 0
[12/07 19:12:55    258s]     Optimizing orientation on clock cells done.
[12/07 19:12:55    258s]     Resynthesising clock tree into netlist...
[12/07 19:12:55    258s]       Reset timing graph...
[12/07 19:12:55    258s] Ignoring AAE DB Resetting ...
[12/07 19:12:55    258s]       Reset timing graph done.
[12/07 19:12:55    258s]     Resynthesising clock tree into netlist done.
[12/07 19:12:55    258s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:55    258s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:55    258s] UM:*                                                                   FlipOpt
[12/07 19:12:55    258s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:55    258s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:55    258s] UM:*                                                                   Optimizing orientation
[12/07 19:12:55    258s] End AAE Lib Interpolated Model. (MEM=2309.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:55    258s]     Clock DAG stats after 'Wire Opt OverFix':
[12/07 19:12:55    258s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:55    258s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:55    258s]       misc counts      : r=1, pp=0
[12/07 19:12:55    258s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:55    258s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:55    258s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:55    258s]       wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.327pF, total=0.382pF
[12/07 19:12:55    258s]       wire lengths     : top=0.000um, trunk=849.636um, leaf=4164.365um, total=5014.001um
[12/07 19:12:55    258s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:55    258s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/07 19:12:55    258s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/07 19:12:55    258s]       Trunk : target=0.030ns count=1 avg=0.022ns sd=0.000ns min=0.022ns max=0.022ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:55    258s]       Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 6 <= 0.027ns, 7 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:55    258s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/07 19:12:55    258s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:55    258s]     Clock DAG hash after 'Wire Opt OverFix': 15108409633493707202 14665463664484486285
[12/07 19:12:55    258s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/07 19:12:55    258s]       delay calculator: calls=4957, total_wall_time=0.445s, mean_wall_time=0.090ms
[12/07 19:12:55    258s]       legalizer: calls=944, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:55    258s]       steiner router: calls=5244, total_wall_time=0.966s, mean_wall_time=0.184ms
[12/07 19:12:55    258s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/07 19:12:55    258s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.005)
[12/07 19:12:55    258s]           min path sink: fir_filter/din_r_reg[6]/CK
[12/07 19:12:55    258s]           max path sink: fir_filter/sum_r_reg[16][9]/CK
[12/07 19:12:55    258s]     Skew group summary after 'Wire Opt OverFix':
[12/07 19:12:55    258s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.046, avg=0.042, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.046} (wid=0.016 ws=0.014) (gid=0.032 gs=0.005)
[12/07 19:12:55    258s]     Legalizer API calls during this step: 203 succeeded with high effort: 203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:55    258s]   Wire Opt OverFix done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/07 19:12:55    258s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:55    258s] UM:*                                                                   Wire Opt OverFix
[12/07 19:12:55    258s]   Total capacitance is (rise=0.757pF fall=0.716pF), of which (rise=0.382pF fall=0.382pF) is wire, and (rise=0.375pF fall=0.334pF) is gate.
[12/07 19:12:55    258s]   Stage::Polishing done. (took cpu=0:00:03.3 real=0:00:03.3)
[12/07 19:12:55    258s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:55    258s] UM:*                                                                   Stage::Polishing
[12/07 19:12:55    258s]   Stage::Updating netlist...
[12/07 19:12:55    258s]   Reset timing graph...
[12/07 19:12:55    258s] Ignoring AAE DB Resetting ...
[12/07 19:12:55    258s]   Reset timing graph done.
[12/07 19:12:55    258s]   Setting non-default rules before calling refine place.
[12/07 19:12:55    258s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2309.9M, EPOCH TIME: 1701994375.301735
[12/07 19:12:55    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1133).
[12/07 19:12:55    258s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 19:12:55    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.067, MEM:2258.9M, EPOCH TIME: 1701994375.368283
[12/07 19:12:55    258s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:55    258s]   Leaving CCOpt scope - ClockRefiner...
[12/07 19:12:55    258s]   Assigned high priority to 13 instances.
[12/07 19:12:55    258s]   Soft fixed 13 clock instances.
[12/07 19:12:55    258s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/07 19:12:55    258s]   Performing Clock Only Refine Place.
[12/07 19:12:55    258s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2258.9M, EPOCH TIME: 1701994375.372857
[12/07 19:12:55    258s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2258.9M, EPOCH TIME: 1701994375.372971
[12/07 19:12:55    258s] Processing tracks to init pin-track alignment.
[12/07 19:12:55    258s] z: 2, totalTracks: 1
[12/07 19:12:55    258s] z: 4, totalTracks: 1
[12/07 19:12:55    258s] z: 6, totalTracks: 1
[12/07 19:12:55    258s] z: 8, totalTracks: 1
[12/07 19:12:55    258s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:55    258s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2258.9M, EPOCH TIME: 1701994375.387337
[12/07 19:12:55    258s] Info: 13 insts are soft-fixed.
[12/07 19:12:55    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] 
[12/07 19:12:55    258s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:55    258s] OPERPROF:       Starting CMU at level 4, MEM:2258.9M, EPOCH TIME: 1701994375.414252
[12/07 19:12:55    258s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2258.9M, EPOCH TIME: 1701994375.416149
[12/07 19:12:55    258s] 
[12/07 19:12:55    258s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:55    258s] Info: 13 insts are soft-fixed.
[12/07 19:12:55    258s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2258.9M, EPOCH TIME: 1701994375.419040
[12/07 19:12:55    258s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2258.9M, EPOCH TIME: 1701994375.419102
[12/07 19:12:55    258s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2258.9M, EPOCH TIME: 1701994375.419470
[12/07 19:12:55    258s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2258.9MB).
[12/07 19:12:55    258s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:2258.9M, EPOCH TIME: 1701994375.422760
[12/07 19:12:55    258s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:2258.9M, EPOCH TIME: 1701994375.422803
[12/07 19:12:55    258s] TDRefine: refinePlace mode is spiral
[12/07 19:12:55    258s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.6
[12/07 19:12:55    258s] OPERPROF: Starting RefinePlace at level 1, MEM:2258.9M, EPOCH TIME: 1701994375.422887
[12/07 19:12:55    258s] *** Starting place_detail (0:04:19 mem=2258.9M) ***
[12/07 19:12:55    258s] 
[12/07 19:12:55    258s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:55    258s] Total net bbox length = 3.035e+05 (1.547e+05 1.488e+05) (ext = 2.393e+03)
[12/07 19:12:55    258s] Info: 13 insts are soft-fixed.
[12/07 19:12:55    258s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:55    258s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:55    258s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:55    258s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:55    258s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:55    258s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2258.9M, EPOCH TIME: 1701994375.457675
[12/07 19:12:55    258s] Starting refinePlace ...
[12/07 19:12:55    258s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:55    258s] One DDP V2 for no tweak run.
[12/07 19:12:55    258s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:55    258s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2258.9MB
[12/07 19:12:55    258s] Statistics of distance of Instance movement in refine placement:
[12/07 19:12:55    258s]   maximum (X+Y) =         0.00 um
[12/07 19:12:55    258s]   mean    (X+Y) =         0.00 um
[12/07 19:12:55    258s] Total instances moved : 0
[12/07 19:12:55    258s] Summary Report:
[12/07 19:12:55    258s] Instances move: 0 (out of 23781 movable)
[12/07 19:12:55    258s] Instances flipped: 0
[12/07 19:12:55    258s] Mean displacement: 0.00 um
[12/07 19:12:55    258s] Max displacement: 0.00 um 
[12/07 19:12:55    258s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:2258.9M, EPOCH TIME: 1701994375.468103
[12/07 19:12:55    258s] Total net bbox length = 3.035e+05 (1.547e+05 1.488e+05) (ext = 2.393e+03)
[12/07 19:12:55    258s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2258.9MB
[12/07 19:12:55    258s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2258.9MB) @(0:04:19 - 0:04:19).
[12/07 19:12:55    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.6
[12/07 19:12:55    258s] *** Finished place_detail (0:04:19 mem=2258.9M) ***
[12/07 19:12:55    258s] OPERPROF: Finished RefinePlace at level 1, CPU:0.050, REAL:0.056, MEM:2258.9M, EPOCH TIME: 1701994375.478623
[12/07 19:12:55    258s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2258.9M, EPOCH TIME: 1701994375.478683
[12/07 19:12:55    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:12:55    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:55    258s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.058, MEM:2258.9M, EPOCH TIME: 1701994375.536405
[12/07 19:12:55    258s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13).
[12/07 19:12:55    258s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1133).
[12/07 19:12:55    258s]   Revert refine place priority changes on 0 instances.
[12/07 19:12:55    258s]   ClockRefiner summary
[12/07 19:12:55    258s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1146).
[12/07 19:12:55    258s]   Restoring place_status_cts on 13 clock instances.
[12/07 19:12:55    258s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:55    258s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:55    258s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:55    258s] UM:*                                                                   Stage::Updating netlist
[12/07 19:12:55    258s]   CCOpt::Phase::Implementation done. (took cpu=0:00:04.8 real=0:00:04.8)
[12/07 19:12:55    258s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:55    258s] UM:*                                                                   CCOpt::Phase::Implementation
[12/07 19:12:55    258s]   CCOpt::Phase::eGRPC...
[12/07 19:12:55    258s]   eGR Post Conditioning loop iteration 0...
[12/07 19:12:55    258s]     Clock implementation routing...
[12/07 19:12:55    258s]       Leaving CCOpt scope - Routing Tools...
[12/07 19:12:55    258s] Net route status summary:
[12/07 19:12:55    258s]   Clock:        14 (unrouted=14, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:55    258s]   Non-clock: 32192 (unrouted=164, trialRouted=32028, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:55    258s]       Routing using eGR only...
[12/07 19:12:55    258s]         Early Global Route - eGR only step...
[12/07 19:12:55    258s] (ccopt eGR): There are 14 nets to be routed. 0 nets have skip routing designation.
[12/07 19:12:55    258s] (ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
[12/07 19:12:55    258s] (ccopt eGR): Start to route 14 all nets
[12/07 19:12:55    258s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2258.91 MB )
[12/07 19:12:55    258s] (I)      ==================== Layers =====================
[12/07 19:12:55    258s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:55    258s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:12:55    258s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:55    258s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:12:55    258s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:12:55    258s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:55    258s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:12:55    258s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:12:55    258s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:12:55    258s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:12:55    258s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:12:55    258s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:12:55    258s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:12:55    258s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:12:55    258s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:12:55    258s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:12:55    258s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:12:55    258s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:12:55    258s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:12:55    258s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:12:55    258s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:55    258s] (I)      Started Import and model ( Curr Mem: 2258.91 MB )
[12/07 19:12:55    258s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:55    258s] (I)      == Non-default Options ==
[12/07 19:12:55    258s] (I)      Clean congestion better                            : true
[12/07 19:12:55    258s] (I)      Estimate vias on DPT layer                         : true
[12/07 19:12:55    258s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 19:12:55    258s] (I)      Layer constraints as soft constraints              : true
[12/07 19:12:55    258s] (I)      Soft top layer                                     : true
[12/07 19:12:55    258s] (I)      Skip prospective layer relax nets                  : true
[12/07 19:12:55    258s] (I)      Better NDR handling                                : true
[12/07 19:12:55    258s] (I)      Improved NDR modeling in LA                        : true
[12/07 19:12:55    258s] (I)      Routing cost fix for NDR handling                  : true
[12/07 19:12:55    258s] (I)      Block tracks for preroutes                         : true
[12/07 19:12:55    258s] (I)      Assign IRoute by net group key                     : true
[12/07 19:12:55    258s] (I)      Block unroutable channels                          : true
[12/07 19:12:55    258s] (I)      Block unroutable channels 3D                       : true
[12/07 19:12:55    258s] (I)      Bound layer relaxed segment wl                     : true
[12/07 19:12:55    258s] (I)      Blocked pin reach length threshold                 : 2
[12/07 19:12:55    258s] (I)      Check blockage within NDR space in TA              : true
[12/07 19:12:55    258s] (I)      Skip must join for term with via pillar            : true
[12/07 19:12:55    258s] (I)      Model find APA for IO pin                          : true
[12/07 19:12:55    258s] (I)      On pin location for off pin term                   : true
[12/07 19:12:55    258s] (I)      Handle EOL spacing                                 : true
[12/07 19:12:55    258s] (I)      Merge PG vias by gap                               : true
[12/07 19:12:55    258s] (I)      Maximum routing layer                              : 11
[12/07 19:12:55    258s] (I)      Route selected nets only                           : true
[12/07 19:12:55    258s] (I)      Refine MST                                         : true
[12/07 19:12:55    258s] (I)      Honor PRL                                          : true
[12/07 19:12:55    258s] (I)      Strong congestion aware                            : true
[12/07 19:12:55    258s] (I)      Improved initial location for IRoutes              : true
[12/07 19:12:55    258s] (I)      Multi panel TA                                     : true
[12/07 19:12:55    258s] (I)      Penalize wire overlap                              : true
[12/07 19:12:55    258s] (I)      Expand small instance blockage                     : true
[12/07 19:12:55    258s] (I)      Reduce via in TA                                   : true
[12/07 19:12:55    258s] (I)      SS-aware routing                                   : true
[12/07 19:12:55    258s] (I)      Improve tree edge sharing                          : true
[12/07 19:12:55    258s] (I)      Improve 2D via estimation                          : true
[12/07 19:12:55    258s] (I)      Refine Steiner tree                                : true
[12/07 19:12:55    258s] (I)      Build spine tree                                   : true
[12/07 19:12:55    258s] (I)      Model pass through capacity                        : true
[12/07 19:12:55    258s] (I)      Extend blockages by a half GCell                   : true
[12/07 19:12:55    258s] (I)      Consider pin shapes                                : true
[12/07 19:12:55    258s] (I)      Consider pin shapes for all nodes                  : true
[12/07 19:12:55    258s] (I)      Consider NR APA                                    : true
[12/07 19:12:55    258s] (I)      Consider IO pin shape                              : true
[12/07 19:12:55    258s] (I)      Fix pin connection bug                             : true
[12/07 19:12:55    258s] (I)      Consider layer RC for local wires                  : true
[12/07 19:12:55    258s] (I)      Route to clock mesh pin                            : true
[12/07 19:12:55    258s] (I)      LA-aware pin escape length                         : 2
[12/07 19:12:55    258s] (I)      Connect multiple ports                             : true
[12/07 19:12:55    258s] (I)      Split for must join                                : true
[12/07 19:12:55    258s] (I)      Number of threads                                  : 1
[12/07 19:12:55    258s] (I)      Routing effort level                               : 10000
[12/07 19:12:55    258s] (I)      Prefer layer length threshold                      : 8
[12/07 19:12:55    258s] (I)      Overflow penalty cost                              : 10
[12/07 19:12:55    258s] (I)      A-star cost                                        : 0.300000
[12/07 19:12:55    258s] (I)      Misalignment cost                                  : 10.000000
[12/07 19:12:55    258s] (I)      Threshold for short IRoute                         : 6
[12/07 19:12:55    258s] (I)      Via cost during post routing                       : 1.000000
[12/07 19:12:55    258s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 19:12:55    258s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 19:12:55    258s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 19:12:55    258s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 19:12:55    258s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 19:12:55    258s] (I)      PG-aware similar topology routing                  : true
[12/07 19:12:55    258s] (I)      Maze routing via cost fix                          : true
[12/07 19:12:55    258s] (I)      Apply PRL on PG terms                              : true
[12/07 19:12:55    258s] (I)      Apply PRL on obs objects                           : true
[12/07 19:12:55    258s] (I)      Handle range-type spacing rules                    : true
[12/07 19:12:55    258s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 19:12:55    258s] (I)      Parallel spacing query fix                         : true
[12/07 19:12:55    258s] (I)      Force source to root IR                            : true
[12/07 19:12:55    258s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 19:12:55    258s] (I)      Do not relax to DPT layer                          : true
[12/07 19:12:55    258s] (I)      No DPT in post routing                             : true
[12/07 19:12:55    258s] (I)      Modeling PG via merging fix                        : true
[12/07 19:12:55    258s] (I)      Shield aware TA                                    : true
[12/07 19:12:55    258s] (I)      Strong shield aware TA                             : true
[12/07 19:12:55    258s] (I)      Overflow calculation fix in LA                     : true
[12/07 19:12:55    258s] (I)      Post routing fix                                   : true
[12/07 19:12:55    258s] (I)      Strong post routing                                : true
[12/07 19:12:55    258s] (I)      NDR via pillar fix                                 : true
[12/07 19:12:55    258s] (I)      Violation on path threshold                        : 1
[12/07 19:12:55    258s] (I)      Pass through capacity modeling                     : true
[12/07 19:12:55    258s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 19:12:55    258s] (I)      Select term pin box for io pin                     : true
[12/07 19:12:55    258s] (I)      Penalize NDR sharing                               : true
[12/07 19:12:55    258s] (I)      Enable special modeling                            : false
[12/07 19:12:55    258s] (I)      Keep fixed segments                                : true
[12/07 19:12:55    258s] (I)      Reorder net groups by key                          : true
[12/07 19:12:55    258s] (I)      Increase net scenic ratio                          : true
[12/07 19:12:55    258s] (I)      Method to set GCell size                           : row
[12/07 19:12:55    258s] (I)      Connect multiple ports and must join fix           : true
[12/07 19:12:55    258s] (I)      Avoid high resistance layers                       : true
[12/07 19:12:55    258s] (I)      Model find APA for IO pin fix                      : true
[12/07 19:12:55    258s] (I)      Avoid connecting non-metal layers                  : true
[12/07 19:12:55    258s] (I)      Use track pitch for NDR                            : true
[12/07 19:12:55    258s] (I)      Enable layer relax to lower layer                  : true
[12/07 19:12:55    258s] (I)      Enable layer relax to upper layer                  : true
[12/07 19:12:55    258s] (I)      Top layer relaxation fix                           : true
[12/07 19:12:55    258s] (I)      Handle non-default track width                     : false
[12/07 19:12:55    258s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:12:55    258s] (I)      Use row-based GCell size
[12/07 19:12:55    258s] (I)      Use row-based GCell align
[12/07 19:12:55    258s] (I)      layer 0 area = 80000
[12/07 19:12:55    258s] (I)      layer 1 area = 80000
[12/07 19:12:55    258s] (I)      layer 2 area = 80000
[12/07 19:12:55    258s] (I)      layer 3 area = 80000
[12/07 19:12:55    258s] (I)      layer 4 area = 80000
[12/07 19:12:55    258s] (I)      layer 5 area = 80000
[12/07 19:12:55    258s] (I)      layer 6 area = 80000
[12/07 19:12:55    258s] (I)      layer 7 area = 80000
[12/07 19:12:55    258s] (I)      layer 8 area = 80000
[12/07 19:12:55    258s] (I)      layer 9 area = 400000
[12/07 19:12:55    258s] (I)      layer 10 area = 400000
[12/07 19:12:55    258s] (I)      GCell unit size   : 3420
[12/07 19:12:55    258s] (I)      GCell multiplier  : 1
[12/07 19:12:55    258s] (I)      GCell row height  : 3420
[12/07 19:12:55    258s] (I)      Actual row height : 3420
[12/07 19:12:55    258s] (I)      GCell align ref   : 40000 40280
[12/07 19:12:55    258s] [NR-eGR] Track table information for default rule: 
[12/07 19:12:55    258s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:12:55    258s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:12:55    258s] (I)      ==================== Default via =====================
[12/07 19:12:55    258s] (I)      +----+------------------+----------------------------+
[12/07 19:12:55    258s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:12:55    258s] (I)      +----+------------------+----------------------------+
[12/07 19:12:55    258s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:12:55    258s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:12:55    258s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:12:55    258s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:12:55    258s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:12:55    258s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:12:55    258s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:12:55    258s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:12:55    258s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:12:55    258s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:12:55    258s] (I)      +----+------------------+----------------------------+
[12/07 19:12:55    258s] [NR-eGR] Read 44318 PG shapes
[12/07 19:12:55    258s] [NR-eGR] Read 0 clock shapes
[12/07 19:12:55    258s] [NR-eGR] Read 0 other shapes
[12/07 19:12:55    258s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:12:55    258s] [NR-eGR] #Instance Blockages : 0
[12/07 19:12:55    258s] [NR-eGR] #PG Blockages       : 44318
[12/07 19:12:55    258s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:12:55    258s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:12:55    258s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:12:55    258s] [NR-eGR] #Other Blockages    : 0
[12/07 19:12:55    258s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:12:55    258s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:12:55    258s] [NR-eGR] Read 32042 nets ( ignored 32028 )
[12/07 19:12:55    258s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 19:12:55    258s] (I)      early_global_route_priority property id does not exist.
[12/07 19:12:55    258s] (I)      Read Num Blocks=66911  Num Prerouted Wires=0  Num CS=0
[12/07 19:12:55    258s] (I)      Layer 1 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 2 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 3 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 4 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 5 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 6 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 7 (V) : #blockages 5495 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 8 (H) : #blockages 3456 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:12:55    258s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:12:55    258s] (I)      Moved 1 terms for better access 
[12/07 19:12:55    258s] (I)      Number of ignored nets                =      0
[12/07 19:12:55    258s] (I)      Number of connected nets              =      0
[12/07 19:12:55    258s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:12:55    258s] (I)      Number of clock nets                  =     14.  Ignored: No
[12/07 19:12:55    258s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:12:55    258s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:12:55    258s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:12:55    258s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:12:55    258s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:12:55    258s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:12:55    258s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:12:55    258s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[12/07 19:12:55    258s] (I)      Ndr track 0 does not exist
[12/07 19:12:55    258s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:12:55    258s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:12:55    258s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:12:55    258s] (I)      Site width          :   400  (dbu)
[12/07 19:12:55    258s] (I)      Row height          :  3420  (dbu)
[12/07 19:12:55    258s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:12:55    258s] (I)      GCell width         :  3420  (dbu)
[12/07 19:12:55    258s] (I)      GCell height        :  3420  (dbu)
[12/07 19:12:55    258s] (I)      Grid                :   207   206    11
[12/07 19:12:55    258s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:12:55    258s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:12:55    258s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:12:55    258s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:12:55    258s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:12:55    258s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:12:55    258s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:12:55    258s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:12:55    258s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:12:55    258s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:12:55    258s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:12:55    258s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:12:55    258s] (I)      --------------------------------------------------------
[12/07 19:12:55    258s] 
[12/07 19:12:55    258s] [NR-eGR] ============ Routing rule table ============
[12/07 19:12:56    258s] [NR-eGR] Rule id: 0  Nets: 14
[12/07 19:12:56    258s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 19:12:56    258s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[12/07 19:12:56    258s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[12/07 19:12:56    258s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[12/07 19:12:56    258s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[12/07 19:12:56    258s] [NR-eGR] ========================================
[12/07 19:12:56    258s] [NR-eGR] 
[12/07 19:12:56    258s] (I)      =============== Blocked Tracks ===============
[12/07 19:12:56    258s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:56    258s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:12:56    258s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:56    258s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:12:56    258s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:12:56    258s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:12:56    258s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:12:56    258s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:12:56    258s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:12:56    258s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:12:56    258s] (I)      |     8 |  364826 |   107454 |        29.45% |
[12/07 19:12:56    258s] (I)      |     9 |  384813 |   120296 |        31.26% |
[12/07 19:12:56    258s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:12:56    258s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:12:56    258s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:56    258s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.34 sec, Curr Mem: 2271.79 MB )
[12/07 19:12:56    258s] (I)      Reset routing kernel
[12/07 19:12:56    258s] (I)      Started Global Routing ( Curr Mem: 2271.79 MB )
[12/07 19:12:56    258s] (I)      totalPins=1160  totalGlobalPin=1160 (100.00%)
[12/07 19:12:56    258s] (I)      total 2D Cap : 693329 = (369357 H, 323972 V)
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1a Route ============
[12/07 19:12:56    258s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[12/07 19:12:56    258s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[12/07 19:12:56    258s] (I)      Usage: 2928 = (1446 H, 1482 V) = (0.39% H, 0.46% V) = (2.473e+03um H, 2.534e+03um V)
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1b Route ============
[12/07 19:12:56    258s] (I)      Usage: 2928 = (1446 H, 1482 V) = (0.39% H, 0.46% V) = (2.473e+03um H, 2.534e+03um V)
[12/07 19:12:56    258s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.006880e+03um
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1c Route ============
[12/07 19:12:56    258s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:56    258s] (I)      Usage: 2928 = (1446 H, 1482 V) = (0.39% H, 0.46% V) = (2.473e+03um H, 2.534e+03um V)
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1d Route ============
[12/07 19:12:56    258s] (I)      Usage: 2978 = (1483 H, 1495 V) = (0.40% H, 0.46% V) = (2.536e+03um H, 2.556e+03um V)
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1e Route ============
[12/07 19:12:56    258s] (I)      Usage: 2978 = (1483 H, 1495 V) = (0.40% H, 0.46% V) = (2.536e+03um H, 2.556e+03um V)
[12/07 19:12:56    258s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.092380e+03um
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1f Route ============
[12/07 19:12:56    258s] (I)      Usage: 2978 = (1482 H, 1496 V) = (0.40% H, 0.46% V) = (2.534e+03um H, 2.558e+03um V)
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1g Route ============
[12/07 19:12:56    258s] (I)      Usage: 2804 = (1399 H, 1405 V) = (0.38% H, 0.43% V) = (2.392e+03um H, 2.403e+03um V)
[12/07 19:12:56    258s] (I)      #Nets         : 14
[12/07 19:12:56    258s] (I)      #Relaxed nets : 11
[12/07 19:12:56    258s] (I)      Wire length   : 843
[12/07 19:12:56    258s] (I)      
[12/07 19:12:56    258s] (I)      ============  Phase 1h Route ============
[12/07 19:12:56    258s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/07 19:12:56    258s] (I)      Usage: 2804 = (1400 H, 1404 V) = (0.38% H, 0.43% V) = (2.394e+03um H, 2.401e+03um V)
[12/07 19:12:56    259s] (I)      total 2D Cap : 1396416 = (741657 H, 654759 V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1a Route ============
[12/07 19:12:56    259s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/07 19:12:56    259s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1b Route ============
[12/07 19:12:56    259s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:56    259s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.327700e+03um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1c Route ============
[12/07 19:12:56    259s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1d Route ============
[12/07 19:12:56    259s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1e Route ============
[12/07 19:12:56    259s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1f Route ============
[12/07 19:12:56    259s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.327700e+03um
[12/07 19:12:56    259s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1g Route ============
[12/07 19:12:56    259s] (I)      Usage: 4785 = (2372 H, 2413 V) = (0.32% H, 0.37% V) = (4.056e+03um H, 4.126e+03um V)
[12/07 19:12:56    259s] (I)      #Nets         : 11
[12/07 19:12:56    259s] (I)      #Relaxed nets : 8
[12/07 19:12:56    259s] (I)      Wire length   : 581
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1h Route ============
[12/07 19:12:56    259s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[12/07 19:12:56    259s] (I)      Usage: 4786 = (2374 H, 2412 V) = (0.32% H, 0.37% V) = (4.060e+03um H, 4.125e+03um V)
[12/07 19:12:56    259s] (I)      total 2D Cap : 2025828 = (1113589 H, 912239 V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1a Route ============
[12/07 19:12:56    259s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[12/07 19:12:56    259s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1b Route ============
[12/07 19:12:56    259s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:56    259s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.072341e+04um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1c Route ============
[12/07 19:12:56    259s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1d Route ============
[12/07 19:12:56    259s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1e Route ============
[12/07 19:12:56    259s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:56    259s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.072341e+04um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1f Route ============
[12/07 19:12:56    259s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1g Route ============
[12/07 19:12:56    259s] (I)      Usage: 6188 = (3040 H, 3148 V) = (0.27% H, 0.35% V) = (5.198e+03um H, 5.383e+03um V)
[12/07 19:12:56    259s] (I)      #Nets         : 8
[12/07 19:12:56    259s] (I)      #Relaxed nets : 8
[12/07 19:12:56    259s] (I)      Wire length   : 0
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1h Route ============
[12/07 19:12:56    259s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[12/07 19:12:56    259s] (I)      Usage: 6188 = (3040 H, 3148 V) = (0.27% H, 0.35% V) = (5.198e+03um H, 5.383e+03um V)
[12/07 19:12:56    259s] (I)      total 2D Cap : 2458384 = (1378423 H, 1079961 V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1a Route ============
[12/07 19:12:56    259s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[12/07 19:12:56    259s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1b Route ============
[12/07 19:12:56    259s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:56    259s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.307808e+04um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1c Route ============
[12/07 19:12:56    259s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1d Route ============
[12/07 19:12:56    259s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1e Route ============
[12/07 19:12:56    259s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:56    259s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.307808e+04um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1f Route ============
[12/07 19:12:56    259s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1g Route ============
[12/07 19:12:56    259s] (I)      Usage: 7634 = (3717 H, 3917 V) = (0.27% H, 0.36% V) = (6.356e+03um H, 6.698e+03um V)
[12/07 19:12:56    259s] (I)      #Nets         : 8
[12/07 19:12:56    259s] (I)      #Relaxed nets : 2
[12/07 19:12:56    259s] (I)      Wire length   : 1131
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1h Route ============
[12/07 19:12:56    259s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[12/07 19:12:56    259s] (I)      Usage: 7633 = (3717 H, 3916 V) = (0.27% H, 0.36% V) = (6.356e+03um H, 6.696e+03um V)
[12/07 19:12:56    259s] (I)      total 2D Cap : 2612185 = (1532224 H, 1079961 V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1a Route ============
[12/07 19:12:56    259s] [NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[12/07 19:12:56    259s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 19:12:56    259s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1b Route ============
[12/07 19:12:56    259s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:56    259s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.361502e+04um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1c Route ============
[12/07 19:12:56    259s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:56    259s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1d Route ============
[12/07 19:12:56    259s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1e Route ============
[12/07 19:12:56    259s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:56    259s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.361502e+04um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1f Route ============
[12/07 19:12:56    259s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1g Route ============
[12/07 19:12:56    259s] (I)      Usage: 7948 = (3836 H, 4112 V) = (0.25% H, 0.38% V) = (6.560e+03um H, 7.032e+03um V)
[12/07 19:12:56    259s] (I)      #Nets         : 2
[12/07 19:12:56    259s] (I)      #Relaxed nets : 2
[12/07 19:12:56    259s] (I)      Wire length   : 0
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      [12/07 19:12:56    259s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
============  Phase 1h Route ============
[12/07 19:12:56    259s] (I)      Usage: 7948 = (3836 H, 4112 V) = (0.25% H, 0.38% V) = (6.560e+03um H, 7.032e+03um V)
[12/07 19:12:56    259s] (I)      total 2D Cap : 2953827 = (1532224 H, 1421603 V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1a Route ============
[12/07 19:12:56    259s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[12/07 19:12:56    259s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[12/07 19:12:56    259s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1b Route ============
[12/07 19:12:56    259s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:56    259s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.469745e+04um
[12/07 19:12:56    259s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:12:56    259s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1c Route ============
[12/07 19:12:56    259s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:56    259s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1d Route ============
[12/07 19:12:56    259s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1e Route ============
[12/07 19:12:56    259s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:56    259s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.469745e+04um
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1f Route ============
[12/07 19:12:56    259s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1g Route ============
[12/07 19:12:56    259s] (I)      Usage: 8592 = (4081 H, 4511 V) = (0.27% H, 0.32% V) = (6.979e+03um H, 7.714e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] (I)      ============  Phase 1h Route ============
[12/07 19:12:56    259s] (I)      Usage: 8592 = (4081 H, 4511 V) = (0.27% H, 0.32% V) = (6.979e+03um H, 7.714e+03um V)
[12/07 19:12:56    259s] (I)      
[12/07 19:12:56    259s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:12:56    259s] [NR-eGR]                        OverCon            
[12/07 19:12:56    259s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:12:56    259s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:12:56    259s] [NR-eGR] ----------------------------------------------
[12/07 19:12:56    259s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR] ----------------------------------------------
[12/07 19:12:56    259s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/07 19:12:56    259s] [NR-eGR] 
[12/07 19:12:56    259s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.32 sec, Curr Mem: 2271.79 MB )
[12/07 19:12:56    259s] (I)      total 2D Cap : 2963642 = (1533347 H, 1430295 V)
[12/07 19:12:56    259s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:12:56    259s] (I)      ============= Track Assignment ============
[12/07 19:12:56    259s] (I)      Started Track Assignment (1T) ( Curr Mem: 2271.79 MB )
[12/07 19:12:56    259s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:12:56    259s] (I)      Run Multi-thread track assignment
[12/07 19:12:56    259s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2271.79 MB )
[12/07 19:12:56    259s] (I)      Started Export ( Curr Mem: 2271.79 MB )
[12/07 19:12:56    259s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:12:56    259s] [NR-eGR] -------------------------------------
[12/07 19:12:56    259s] [NR-eGR]  Metal1   (1H)             0   92220 
[12/07 19:12:56    259s] [NR-eGR]  Metal2   (2V)        137090  130908 
[12/07 19:12:56    259s] [NR-eGR]  Metal3   (3H)        168648   10247 
[12/07 19:12:56    259s] [NR-eGR]  Metal4   (4V)         53137    2348 
[12/07 19:12:56    259s] [NR-eGR]  Metal5   (5H)         21208     173 
[12/07 19:12:56    259s] [NR-eGR]  Metal6   (6V)          2686      29 
[12/07 19:12:56    259s] [NR-eGR]  Metal7   (7H)            10      27 
[12/07 19:12:56    259s] [NR-eGR]  Metal8   (8V)             0      27 
[12/07 19:12:56    259s] [NR-eGR]  Metal9   (9H)            20      25 
[12/07 19:12:56    259s] [NR-eGR]  Metal10  (10V)           41       0 
[12/07 19:12:56    259s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:12:56    259s] [NR-eGR] -------------------------------------
[12/07 19:12:56    259s] [NR-eGR]           Total       382840  236004 
[12/07 19:12:56    259s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:56    259s] [NR-eGR] Total half perimeter of net bounding box: 303511um
[12/07 19:12:56    259s] [NR-eGR] Total length: 382840um, number of vias: 236004
[12/07 19:12:56    259s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:56    259s] [NR-eGR] Total eGR-routed clock nets wire length: 5116um, number of vias: 3339
[12/07 19:12:56    259s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:56    259s] [NR-eGR] Report for selected net(s) only.
[12/07 19:12:56    259s] [NR-eGR]                  Length (um)  Vias 
[12/07 19:12:56    259s] [NR-eGR] -----------------------------------
[12/07 19:12:56    259s] [NR-eGR]  Metal1   (1H)             0  1159 
[12/07 19:12:56    259s] [NR-eGR]  Metal2   (2V)           917  1367 
[12/07 19:12:56    259s] [NR-eGR]  Metal3   (3H)          2433   636 
[12/07 19:12:56    259s] [NR-eGR]  Metal4   (4V)          1601    41 
[12/07 19:12:56    259s] [NR-eGR]  Metal5   (5H)            92    30 
[12/07 19:12:56    259s] [NR-eGR]  Metal6   (6V)             7    27 
[12/07 19:12:56    259s] [NR-eGR]  Metal7   (7H)             5    27 
[12/07 19:12:56    259s] [NR-eGR]  Metal8   (8V)             0    27 
[12/07 19:12:56    259s] [NR-eGR]  Metal9   (9H)            20    25 
[12/07 19:12:56    259s] [NR-eGR]  Metal10  (10V)           41     0 
[12/07 19:12:56    259s] [NR-eGR]  Metal11  (11H)            0     0 
[12/07 19:12:56    259s] [NR-eGR] -----------------------------------
[12/07 19:12:56    259s] [NR-eGR]           Total         5116  3339 
[12/07 19:12:56    259s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:56    259s] [NR-eGR] Total half perimeter of net bounding box: 2389um
[12/07 19:12:56    259s] [NR-eGR] Total length: 5116um, number of vias: 3339
[12/07 19:12:56    259s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:56    259s] [NR-eGR] Total routed clock nets wire length: 5116um, number of vias: 3339
[12/07 19:12:56    259s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:56    259s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2271.79 MB )
[12/07 19:12:56    259s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.81 sec, Curr Mem: 2259.79 MB )
[12/07 19:12:56    259s] (I)      ======================================== Runtime Summary ========================================
[12/07 19:12:56    259s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 19:12:56    259s] (I)      -------------------------------------------------------------------------------------------------
[12/07 19:12:56    259s] (I)       Early Global Route kernel                   100.00%  192.92 sec  193.73 sec  0.81 sec  0.45 sec 
[12/07 19:12:56    259s] (I)       +-Import and model                           42.45%  192.93 sec  193.27 sec  0.34 sec  0.17 sec 
[12/07 19:12:56    259s] (I)       | +-Create place DB                           9.28%  192.93 sec  193.00 sec  0.07 sec  0.08 sec 
[12/07 19:12:56    259s] (I)       | | +-Import place data                       9.27%  192.93 sec  193.00 sec  0.07 sec  0.07 sec 
[12/07 19:12:56    259s] (I)       | | | +-Read instances and placement          2.25%  192.93 sec  192.95 sec  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | +-Read nets                             6.98%  192.95 sec  193.00 sec  0.06 sec  0.06 sec 
[12/07 19:12:56    259s] (I)       | +-Create route DB                          29.38%  193.00 sec  193.24 sec  0.24 sec  0.08 sec 
[12/07 19:12:56    259s] (I)       | | +-Import route data (1T)                 29.27%  193.00 sec  193.24 sec  0.24 sec  0.08 sec 
[12/07 19:12:56    259s] (I)       | | | +-Read blockages ( Layer 2-11 )         8.52%  193.12 sec  193.18 sec  0.07 sec  0.02 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Read routing blockages              0.00%  193.12 sec  193.12 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Read instance blockages             0.50%  193.12 sec  193.12 sec  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Read PG blockages                   2.12%  193.12 sec  193.14 sec  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Read clock blockages                0.64%  193.14 sec  193.14 sec  0.01 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Read other blockages                0.67%  193.14 sec  193.15 sec  0.01 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Read halo blockages                 0.04%  193.15 sec  193.15 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Read boundary cut boxes             0.00%  193.15 sec  193.15 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Read blackboxes                       0.00%  193.18 sec  193.18 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Read prerouted                        1.16%  193.18 sec  193.19 sec  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | +-Read unlegalized nets                 0.56%  193.19 sec  193.20 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Read nets                             0.04%  193.20 sec  193.20 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Set up via pillars                    0.00%  193.20 sec  193.20 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Initialize 3D grid graph              0.36%  193.20 sec  193.20 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Model blockage capacity               4.57%  193.20 sec  193.24 sec  0.04 sec  0.03 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Initialize 3D capacity              4.25%  193.20 sec  193.24 sec  0.03 sec  0.03 sec 
[12/07 19:12:56    259s] (I)       | | | +-Move terms for access (1T)            0.04%  193.24 sec  193.24 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Read aux data                             0.00%  193.24 sec  193.24 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Others data preparation                   0.02%  193.24 sec  193.24 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Create route kernel                       3.29%  193.24 sec  193.27 sec  0.03 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       +-Global Routing                             40.05%  193.27 sec  193.59 sec  0.32 sec  0.14 sec 
[12/07 19:12:56    259s] (I)       | +-Initialization                            0.03%  193.27 sec  193.27 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Net group 1                               5.98%  193.27 sec  193.32 sec  0.05 sec  0.06 sec 
[12/07 19:12:56    259s] (I)       | | +-Generate topology                       0.70%  193.27 sec  193.28 sec  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1a                                0.28%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern routing (1T)                  0.10%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1b                                0.22%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Monotonic routing (1T)                0.14%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1c                                0.14%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Two level Routing                     0.13%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Two Level Routing (Regular)         0.03%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  193.28 sec  193.28 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1d                                1.35%  193.28 sec  193.30 sec  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | +-Detoured routing (1T)                 1.33%  193.28 sec  193.30 sec  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1e                                0.06%  193.30 sec  193.30 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Route legalization                    0.02%  193.30 sec  193.30 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Legalize Blockage Violations        0.01%  193.30 sec  193.30 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1f                                0.20%  193.30 sec  193.30 sec  0.00 sec  0.02 sec 
[12/07 19:12:56    259s] (I)       | | | +-Congestion clean                      0.18%  193.30 sec  193.30 sec  0.00 sec  0.02 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1g                                1.81%  193.30 sec  193.31 sec  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          1.79%  193.30 sec  193.31 sec  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1h                                0.51%  193.31 sec  193.32 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.49%  193.31 sec  193.32 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Layer assignment (1T)                   0.14%  193.32 sec  193.32 sec  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | +-Net group 2                               2.02%  193.32 sec  193.34 sec  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Generate topology                       0.54%  193.32 sec  193.32 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1a                                0.15%  193.33 sec  193.33 sec  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern routing (1T)                  0.09%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1b                                0.05%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1c                                0.00%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1d                                0.00%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1e                                0.05%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Route legalization                    0.02%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Legalize Blockage Violations        0.01%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1f                                0.00%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1g                                0.36%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.34%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1h                                0.09%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.07%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Layer assignment (1T)                   0.10%  193.33 sec  193.33 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Net group 3                               1.66%  193.34 sec  193.35 sec  0.01 sec  0.02 sec 
[12/07 19:12:56    259s] (I)       | | +-Generate topology                       0.40%  193.34 sec  193.34 sec  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1a                                0.12%  193.34 sec  193.34 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern routing (1T)                  0.08%  193.34 sec  193.34 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1b                                0.04%  193.34 sec  193.34 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1c                                0.00%  193.34 sec  193.34 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1d                                0.00%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1e                                0.05%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Route legalization                    0.02%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Legalize Blockage Violations        0.01%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1f                                0.00%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1g                                0.26%  193.35 sec  193.35 sec  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.24%  193.35 sec  193.35 sec  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1h                                0.04%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.02%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Net group 4                               1.93%  193.35 sec  193.36 sec  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Generate topology                       0.40%  193.35 sec  193.35 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1a                                0.12%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern routing (1T)                  0.08%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1b                                0.04%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1c                                0.00%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1d                                0.00%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1e                                0.03%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Route legalization                    0.00%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1f                                0.00%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1g                                0.15%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.14%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1h                                0.13%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.11%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Layer assignment (1T)                   0.15%  193.36 sec  193.36 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Net group 5                               1.82%  193.36 sec  193.38 sec  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Generate topology                       0.14%  193.36 sec  193.37 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1a                                0.16%  193.37 sec  193.37 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern routing (1T)                  0.07%  193.37 sec  193.37 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.05%  193.37 sec  193.37 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1b                                0.12%  193.37 sec  193.37 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Monotonic routing (1T)                0.08%  193.37 sec  193.37 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1c                                0.12%  193.37 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Two level Routing                     0.11%  193.37 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  193.37 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1d                                0.15%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Detoured routing (1T)                 0.13%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1e                                0.03%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Route legalization                    0.00%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1f                                0.04%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Congestion clean                      0.02%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1g                                0.08%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.07%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1h                                0.03%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.02%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Net group 6                               2.36%  193.38 sec  193.40 sec  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)       | | +-Generate topology                       0.00%  193.38 sec  193.38 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1a                                0.23%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern routing (1T)                  0.07%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.05%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Add via demand to 2D                  0.06%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1b                                0.11%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Monotonic routing (1T)                0.07%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1c                                0.13%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Two level Routing                     0.11%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1d                                0.16%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Detoured routing (1T)                 0.14%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1e                                0.03%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Route legalization                    0.00%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1f                                0.04%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Congestion clean                      0.02%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1g                                0.06%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.04%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Phase 1h                                0.06%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | | +-Post Routing                          0.04%  193.39 sec  193.39 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Layer assignment (1T)                   0.07%  193.40 sec  193.40 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       +-Export 3D cong map                          1.48%  193.59 sec  193.60 sec  0.01 sec  0.02 sec 
[12/07 19:12:56    259s] (I)       | +-Export 2D cong map                        0.11%  193.60 sec  193.60 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       +-Extract Global 3D Wires                     0.01%  193.61 sec  193.61 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       +-Track Assignment (1T)                       2.69%  193.61 sec  193.63 sec  0.02 sec  0.02 sec 
[12/07 19:12:56    259s] (I)       | +-Initialization                            0.00%  193.61 sec  193.61 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Track Assignment Kernel                   2.63%  193.61 sec  193.63 sec  0.02 sec  0.02 sec 
[12/07 19:12:56    259s] (I)       | +-Free Memory                               0.00%  193.63 sec  193.63 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       +-Export                                     12.48%  193.63 sec  193.73 sec  0.10 sec  0.10 sec 
[12/07 19:12:56    259s] (I)       | +-Export DB wires                           0.16%  193.63 sec  193.63 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Export all nets                         0.11%  193.63 sec  193.63 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | | +-Set wire vias                           0.02%  193.63 sec  193.63 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       | +-Report wirelength                         4.90%  193.63 sec  193.67 sec  0.04 sec  0.04 sec 
[12/07 19:12:56    259s] (I)       | +-Update net boxes                          7.35%  193.67 sec  193.73 sec  0.06 sec  0.06 sec 
[12/07 19:12:56    259s] (I)       | +-Update timing                             0.00%  193.73 sec  193.73 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)       +-Postprocess design                          0.26%  193.73 sec  193.73 sec  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)      ======================= Summary by functions ========================
[12/07 19:12:56    259s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 19:12:56    259s] (I)      ---------------------------------------------------------------------
[12/07 19:12:56    259s] (I)        0  Early Global Route kernel           100.00%  0.81 sec  0.45 sec 
[12/07 19:12:56    259s] (I)        1  Import and model                     42.45%  0.34 sec  0.17 sec 
[12/07 19:12:56    259s] (I)        1  Global Routing                       40.05%  0.32 sec  0.14 sec 
[12/07 19:12:56    259s] (I)        1  Export                               12.48%  0.10 sec  0.10 sec 
[12/07 19:12:56    259s] (I)        1  Track Assignment (1T)                 2.69%  0.02 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        1  Export 3D cong map                    1.48%  0.01 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        1  Postprocess design                    0.26%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        2  Create route DB                      29.38%  0.24 sec  0.08 sec 
[12/07 19:12:56    259s] (I)        2  Create place DB                       9.28%  0.07 sec  0.08 sec 
[12/07 19:12:56    259s] (I)        2  Update net boxes                      7.35%  0.06 sec  0.06 sec 
[12/07 19:12:56    259s] (I)        2  Net group 1                           5.98%  0.05 sec  0.06 sec 
[12/07 19:12:56    259s] (I)        2  Report wirelength                     4.90%  0.04 sec  0.04 sec 
[12/07 19:12:56    259s] (I)        2  Create route kernel                   3.29%  0.03 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        2  Track Assignment Kernel               2.63%  0.02 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        2  Net group 6                           2.36%  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        2  Net group 2                           2.02%  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        2  Net group 4                           1.93%  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        2  Net group 5                           1.82%  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        2  Net group 3                           1.66%  0.01 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        2  Export DB wires                       0.16%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        2  Export 2D cong map                    0.11%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        2  Initialization                        0.04%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        3  Import route data (1T)               29.27%  0.24 sec  0.08 sec 
[12/07 19:12:56    259s] (I)        3  Import place data                     9.27%  0.07 sec  0.07 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1g                              2.74%  0.02 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        3  Generate topology                     2.19%  0.02 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1d                              1.67%  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1a                              1.06%  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1h                              0.86%  0.01 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1b                              0.58%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        3  Layer assignment (1T)                 0.46%  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1c                              0.40%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1f                              0.29%  0.00 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        3  Phase 1e                              0.25%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        3  Export all nets                       0.11%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Read blockages ( Layer 2-11 )         8.52%  0.07 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        4  Read nets                             7.02%  0.06 sec  0.06 sec 
[12/07 19:12:56    259s] (I)        4  Model blockage capacity               4.57%  0.04 sec  0.03 sec 
[12/07 19:12:56    259s] (I)        4  Post Routing                          3.39%  0.03 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        4  Read instances and placement          2.25%  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        4  Detoured routing (1T)                 1.60%  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        4  Read prerouted                        1.16%  0.01 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        4  Read unlegalized nets                 0.56%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Pattern routing (1T)                  0.49%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Initialize 3D grid graph              0.36%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Two level Routing                     0.35%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Monotonic routing (1T)                0.29%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Congestion clean                      0.23%  0.00 sec  0.02 sec 
[12/07 19:12:56    259s] (I)        4  Pattern Routing Avoiding Blockages    0.18%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Add via demand to 2D                  0.06%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Move terms for access (1T)            0.04%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Initialize 3D capacity                4.25%  0.03 sec  0.03 sec 
[12/07 19:12:56    259s] (I)        5  Read PG blockages                     2.12%  0.02 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        5  Read other blockages                  0.67%  0.01 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Read clock blockages                  0.64%  0.01 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Read instance blockages               0.50%  0.00 sec  0.01 sec 
[12/07 19:12:56    259s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Two Level Routing (Regular)           0.07%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 19:12:56    259s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.9)
[12/07 19:12:56    259s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:56    259s] UM:*                                                                   Early Global Route - eGR only step
[12/07 19:12:56    259s]       Routing using eGR only done.
[12/07 19:12:56    259s] Net route status summary:
[12/07 19:12:56    259s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:56    259s]   Non-clock: 32192 (unrouted=164, trialRouted=32028, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:56    259s] 
[12/07 19:12:56    259s] CCOPT: Done with clock implementation routing.
[12/07 19:12:56    259s] 
[12/07 19:12:56    259s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.6 real=0:00:00.9)
[12/07 19:12:56    259s]     Clock implementation routing done.
[12/07 19:12:56    259s]     Leaving CCOpt scope - extractRC...
[12/07 19:12:56    259s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[12/07 19:12:56    259s] Extraction called for design 'filter_top' of instances=23781 and nets=32206 using extraction engine 'pre_route' .
[12/07 19:12:56    259s] pre_route RC Extraction called for design filter_top.
[12/07 19:12:56    259s] RC Extraction called in multi-corner(1) mode.
[12/07 19:12:56    259s] RCMode: PreRoute
[12/07 19:12:56    259s]       RC Corner Indexes            0   
[12/07 19:12:56    259s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:12:56    259s] Resistance Scaling Factor    : 1.00000 
[12/07 19:12:56    259s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:12:56    259s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:12:56    259s] Shrink Factor                : 1.00000
[12/07 19:12:56    259s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:12:56    259s] Using Quantus QRC technology file ...
[12/07 19:12:56    259s] 
[12/07 19:12:56    259s] Trim Metal Layers:
[12/07 19:12:56    259s] LayerId::1 widthSet size::1
[12/07 19:12:56    259s] LayerId::2 widthSet size::1
[12/07 19:12:56    259s] LayerId::3 widthSet size::1
[12/07 19:12:56    259s] LayerId::4 widthSet size::1
[12/07 19:12:56    259s] LayerId::5 widthSet size::1
[12/07 19:12:56    259s] LayerId::6 widthSet size::1
[12/07 19:12:56    259s] LayerId::7 widthSet size::1
[12/07 19:12:56    259s] LayerId::8 widthSet size::1
[12/07 19:12:56    259s] LayerId::9 widthSet size::1
[12/07 19:12:56    259s] LayerId::10 widthSet size::1
[12/07 19:12:56    259s] LayerId::11 widthSet size::1
[12/07 19:12:56    259s] eee: pegSigSF::1.070000
[12/07 19:12:56    259s] Updating RC grid for preRoute extraction ...
[12/07 19:12:56    259s] Initializing multi-corner resistance tables ...
[12/07 19:12:56    259s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:12:56    259s] eee: l::2 avDens::0.257612 usedTrk::8017.392485 availTrk::31122.000000 sigTrk::8017.392485
[12/07 19:12:56    259s] eee: l::3 avDens::0.291545 usedTrk::9865.891173 availTrk::33840.000000 sigTrk::9865.891173
[12/07 19:12:56    259s] eee: l::4 avDens::0.099334 usedTrk::3108.452458 availTrk::31293.000000 sigTrk::3108.452458
[12/07 19:12:56    259s] eee: l::5 avDens::0.041633 usedTrk::1240.256723 availTrk::29790.000000 sigTrk::1240.256723
[12/07 19:12:56    259s] eee: l::6 avDens::0.028268 usedTrk::157.097369 availTrk::5557.500000 sigTrk::157.097369
[12/07 19:12:56    259s] eee: l::7 avDens::0.003119 usedTrk::0.561404 availTrk::180.000000 sigTrk::0.561404
[12/07 19:12:56    259s] eee: l::8 avDens::0.022436 usedTrk::845.944561 availTrk::37705.500000 sigTrk::845.944561
[12/07 19:12:56    259s] eee: l::9 avDens::0.021535 usedTrk::854.720849 availTrk::39690.000000 sigTrk::854.720849
[12/07 19:12:56    259s] eee: l::10 avDens::0.006409 usedTrk::2.411111 availTrk::376.200000 sigTrk::2.411111
[12/07 19:12:56    259s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:12:56    259s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:12:56    259s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.251151 uaWl=1.000000 uaWlH=0.199447 aWlH=0.000000 lMod=0 pMax=0.815200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:12:56    259s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2259.789M)
[12/07 19:12:56    259s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[12/07 19:12:56    259s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:12:56    259s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 19:12:56    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:2259.8M, EPOCH TIME: 1701994376.786265
[12/07 19:12:56    259s] Processing tracks to init pin-track alignment.
[12/07 19:12:56    259s] z: 2, totalTracks: 1
[12/07 19:12:56    259s] z: 4, totalTracks: 1
[12/07 19:12:56    259s] z: 6, totalTracks: 1
[12/07 19:12:56    259s] z: 8, totalTracks: 1
[12/07 19:12:56    259s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:56    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2259.8M, EPOCH TIME: 1701994376.800940
[12/07 19:12:56    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:56    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:56    259s] 
[12/07 19:12:56    259s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:56    259s] OPERPROF:     Starting CMU at level 3, MEM:2259.8M, EPOCH TIME: 1701994376.827918
[12/07 19:12:56    259s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2259.8M, EPOCH TIME: 1701994376.829801
[12/07 19:12:56    259s] 
[12/07 19:12:56    259s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:56    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2259.8M, EPOCH TIME: 1701994376.832178
[12/07 19:12:56    259s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2259.8M, EPOCH TIME: 1701994376.832248
[12/07 19:12:56    259s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2259.8M, EPOCH TIME: 1701994376.832554
[12/07 19:12:56    259s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2259.8MB).
[12/07 19:12:56    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2259.8M, EPOCH TIME: 1701994376.836308
[12/07 19:12:56    259s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:56    259s]     Legalizer reserving space for clock trees
[12/07 19:12:56    259s]     Calling post conditioning for eGRPC...
[12/07 19:12:56    259s]       eGRPC...
[12/07 19:12:56    259s]         eGRPC active optimizations:
[12/07 19:12:56    259s]          - Move Down
[12/07 19:12:56    259s]          - Downsizing before DRV sizing
[12/07 19:12:56    259s]          - DRV fixing with sizing
[12/07 19:12:56    259s]          - Move to fanout
[12/07 19:12:56    259s]          - Cloning
[12/07 19:12:56    259s]         
[12/07 19:12:56    259s]         Currently running CTS, using active skew data
[12/07 19:12:56    259s]         Reset bufferability constraints...
[12/07 19:12:56    259s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/07 19:12:56    259s]         Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:12:56    259s] End AAE Lib Interpolated Model. (MEM=2259.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:12:56    259s]         Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:56    259s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:56    259s]         Clock DAG stats eGRPC initial state:
[12/07 19:12:56    259s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:56    259s]           sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:56    259s]           misc counts      : r=1, pp=0
[12/07 19:12:56    259s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:56    259s]           cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:56    259s]           sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:56    259s]           wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.338pF, total=0.395pF
[12/07 19:12:56    259s]           wire lengths     : top=0.000um, trunk=885.050um, leaf=4231.210um, total=5116.260um
[12/07 19:12:56    259s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:56    259s]         Clock DAG net violations eGRPC initial state: none
[12/07 19:12:56    259s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/07 19:12:56    259s]           Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:56    259s]           Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:56    259s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/07 19:12:56    259s]            Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:56    259s]         Clock DAG hash eGRPC initial state: 15108409633493707202 14665463664484486285
[12/07 19:12:56    259s]         CTS services accumulated run-time stats eGRPC initial state:
[12/07 19:12:56    259s]           delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:56    259s]           legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:56    259s]           steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:56    259s]         Primary reporting skew groups eGRPC initial state:
[12/07 19:12:56    259s]           skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.045} (wid=0.015 ws=0.013) (gid=0.032 gs=0.006)
[12/07 19:12:56    259s]               min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:12:56    259s]               max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:56    259s]         Skew group summary eGRPC initial state:
[12/07 19:12:56    259s]           skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.045} (wid=0.015 ws=0.013) (gid=0.032 gs=0.006)
[12/07 19:12:56    259s]         eGRPC Moving buffers...
[12/07 19:12:56    259s]           Clock DAG hash before 'eGRPC Moving buffers': 15108409633493707202 14665463664484486285
[12/07 19:12:56    259s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/07 19:12:56    259s]             delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:56    259s]             legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:56    259s]             steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:56    259s]           Violation analysis...
[12/07 19:12:56    259s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:56    259s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:56    259s] UM:*                                                                   Violation analysis
[12/07 19:12:56    259s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/07 19:12:56    259s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:56    259s]             sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:56    259s]             misc counts      : r=1, pp=0
[12/07 19:12:56    259s]             cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:56    259s]             cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:56    259s]             sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:56    259s]             wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.338pF, total=0.395pF
[12/07 19:12:56    259s]             wire lengths     : top=0.000um, trunk=885.050um, leaf=4231.210um, total=5116.260um
[12/07 19:12:56    259s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:56    259s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/07 19:12:56    259s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/07 19:12:56    259s]             Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:56    259s]             Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:56    259s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/07 19:12:56    259s]              Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:56    259s]           Clock DAG hash after 'eGRPC Moving buffers': 15108409633493707202 14665463664484486285
[12/07 19:12:56    259s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/07 19:12:56    259s]             delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:56    259s]             legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:56    259s]             steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:56    259s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/07 19:12:56    259s]             skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.018 vs 0.020]
[12/07 19:12:56    259s]                 min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:12:56    259s]                 max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:56    259s]           Skew group summary after 'eGRPC Moving buffers':
[12/07 19:12:56    259s]             skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.018 vs 0.020]
[12/07 19:12:56    259s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:56    259s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:57    259s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:57    259s] UM:*                                                                   eGRPC Moving buffers
[12/07 19:12:57    259s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/07 19:12:57    259s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 15108409633493707202 14665463664484486285
[12/07 19:12:57    259s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 19:12:57    259s]             delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:57    259s]             legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:57    259s]             steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:57    259s]           Artificially removing long paths...
[12/07 19:12:57    259s]             Clock DAG hash before 'Artificially removing long paths': 15108409633493707202 14665463664484486285
[12/07 19:12:57    259s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/07 19:12:57    259s]               delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:57    259s]               legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:57    259s]               steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:57    259s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:57    259s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:57    259s]           Modifying slew-target multiplier from 1 to 0.9
[12/07 19:12:57    259s]           Downsizing prefiltering...
[12/07 19:12:57    259s]           Downsizing prefiltering done.
[12/07 19:12:57    259s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:12:57    259s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 13, numSkippedDueToCloseToSkewTarget = 1
[12/07 19:12:57    259s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/07 19:12:57    259s]           Reverting slew-target multiplier from 0.9 to 1
[12/07 19:12:57    259s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 19:12:57    259s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:57    259s]             sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:57    259s]             misc counts      : r=1, pp=0
[12/07 19:12:57    259s]             cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:57    259s]             cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:57    259s]             sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:57    259s]             wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.338pF, total=0.395pF
[12/07 19:12:57    259s]             wire lengths     : top=0.000um, trunk=885.050um, leaf=4231.210um, total=5116.260um
[12/07 19:12:57    259s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:57    259s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/07 19:12:57    259s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 19:12:57    259s]             Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:57    259s]             Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:57    259s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/07 19:12:57    259s]              Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:57    259s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 15108409633493707202 14665463664484486285
[12/07 19:12:57    259s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 19:12:57    259s]             delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:57    259s]             legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:57    259s]             steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:57    259s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 19:12:57    259s]             skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.018 vs 0.020]
[12/07 19:12:57    259s]                 min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:12:57    259s]                 max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:57    259s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 19:12:57    259s]             skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.018 vs 0.020]
[12/07 19:12:57    259s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:57    259s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:57    259s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:57    259s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[12/07 19:12:57    259s]         eGRPC Fixing DRVs...
[12/07 19:12:57    259s]           Clock DAG hash before 'eGRPC Fixing DRVs': 15108409633493707202 14665463664484486285
[12/07 19:12:57    259s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/07 19:12:57    259s]             delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:57    259s]             legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:57    259s]             steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:57    259s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:12:57    259s]           CCOpt-eGRPC: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/07 19:12:57    259s]           
[12/07 19:12:57    259s]           Statistics: Fix DRVs (cell sizing):
[12/07 19:12:57    259s]           ===================================
[12/07 19:12:57    259s]           
[12/07 19:12:57    259s]           Cell changes by Net Type:
[12/07 19:12:57    259s]           
[12/07 19:12:57    259s]           -------------------------------------------------------------------------------------------------
[12/07 19:12:57    259s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/07 19:12:57    259s]           -------------------------------------------------------------------------------------------------
[12/07 19:12:57    259s]           top                0            0           0            0                    0                0
[12/07 19:12:57    259s]           trunk              0            0           0            0                    0                0
[12/07 19:12:57    259s]           leaf               0            0           0            0                    0                0
[12/07 19:12:57    259s]           -------------------------------------------------------------------------------------------------
[12/07 19:12:57    259s]           Total              0            0           0            0                    0                0
[12/07 19:12:57    259s]           -------------------------------------------------------------------------------------------------
[12/07 19:12:57    259s]           
[12/07 19:12:57    259s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/07 19:12:57    259s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/07 19:12:57    259s]           
[12/07 19:12:57    259s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/07 19:12:57    259s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:57    259s]             sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:57    259s]             misc counts      : r=1, pp=0
[12/07 19:12:57    259s]             cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:57    259s]             cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:57    259s]             sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:57    259s]             wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.338pF, total=0.395pF
[12/07 19:12:57    259s]             wire lengths     : top=0.000um, trunk=885.050um, leaf=4231.210um, total=5116.260um
[12/07 19:12:57    259s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:57    259s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/07 19:12:57    259s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/07 19:12:57    259s]             Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:57    259s]             Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:57    259s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/07 19:12:57    259s]              Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:57    259s]           Clock DAG hash after 'eGRPC Fixing DRVs': 15108409633493707202 14665463664484486285
[12/07 19:12:57    259s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/07 19:12:57    259s]             delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:57    259s]             legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:57    259s]             steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:57    259s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/07 19:12:57    259s]             skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.018 vs 0.020]
[12/07 19:12:57    259s]                 min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:12:57    259s]                 max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:57    259s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/07 19:12:57    259s]             skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.018 vs 0.020]
[12/07 19:12:57    259s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:12:57    259s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:57    259s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:57    259s] UM:*                                                                   eGRPC Fixing DRVs
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         Slew Diagnostics: After DRV fixing
[12/07 19:12:57    259s]         ==================================
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         Global Causes:
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         -------------------------------------
[12/07 19:12:57    259s]         Cause
[12/07 19:12:57    259s]         -------------------------------------
[12/07 19:12:57    259s]         DRV fixing with buffering is disabled
[12/07 19:12:57    259s]         -------------------------------------
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         Top 5 overslews:
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         ---------------------------------
[12/07 19:12:57    259s]         Overslew    Causes    Driving Pin
[12/07 19:12:57    259s]         ---------------------------------
[12/07 19:12:57    259s]           (empty table)
[12/07 19:12:57    259s]         ---------------------------------
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         -------------------
[12/07 19:12:57    259s]         Cause    Occurences
[12/07 19:12:57    259s]         -------------------
[12/07 19:12:57    259s]           (empty table)
[12/07 19:12:57    259s]         -------------------
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         -------------------
[12/07 19:12:57    259s]         Cause    Occurences
[12/07 19:12:57    259s]         -------------------
[12/07 19:12:57    259s]           (empty table)
[12/07 19:12:57    259s]         -------------------
[12/07 19:12:57    259s]         
[12/07 19:12:57    259s]         Reconnecting optimized routes...
[12/07 19:12:57    259s]         Reset timing graph...
[12/07 19:12:57    259s] Ignoring AAE DB Resetting ...
[12/07 19:12:57    259s]         Reset timing graph done.
[12/07 19:12:57    259s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:57    259s]         Violation analysis...
[12/07 19:12:57    259s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:12:57    259s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:57    259s] UM:*                                                                   Violation analysis
[12/07 19:12:57    259s]         Clock instances to consider for cloning: 0
[12/07 19:12:57    259s]         Reset timing graph...
[12/07 19:12:57    259s] Ignoring AAE DB Resetting ...
[12/07 19:12:57    259s]         Reset timing graph done.
[12/07 19:12:57    259s]         Set dirty flag on 0 instances, 0 nets
[12/07 19:12:57    259s]         Clock DAG stats before routing clock trees:
[12/07 19:12:57    259s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:12:57    259s]           sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:12:57    259s]           misc counts      : r=1, pp=0
[12/07 19:12:57    259s]           cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:12:57    259s]           cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:12:57    259s]           sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:12:57    259s]           wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.338pF, total=0.395pF
[12/07 19:12:57    259s]           wire lengths     : top=0.000um, trunk=885.050um, leaf=4231.210um, total=5116.260um
[12/07 19:12:57    259s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:12:57    259s]         Clock DAG net violations before routing clock trees: none
[12/07 19:12:57    259s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/07 19:12:57    259s]           Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:57    259s]           Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.026ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:12:57    259s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/07 19:12:57    259s]            Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:12:57    259s]         Clock DAG hash before routing clock trees: 15108409633493707202 14665463664484486285
[12/07 19:12:57    259s]         CTS services accumulated run-time stats before routing clock trees:
[12/07 19:12:57    259s]           delay calculator: calls=4971, total_wall_time=0.450s, mean_wall_time=0.091ms
[12/07 19:12:57    259s]           legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:12:57    259s]           steiner router: calls=5258, total_wall_time=0.976s, mean_wall_time=0.186ms
[12/07 19:12:57    259s]         Primary reporting skew groups before routing clock trees:
[12/07 19:12:57    259s]           skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.045} (wid=0.015 ws=0.013) (gid=0.032 gs=0.006)
[12/07 19:12:57    259s]               min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:12:57    259s]               max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:12:57    259s]         Skew group summary before routing clock trees:
[12/07 19:12:57    259s]           skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.018 vs 0.020], 100% {0.028, 0.045} (wid=0.015 ws=0.013) (gid=0.032 gs=0.006)
[12/07 19:12:57    259s]       eGRPC done.
[12/07 19:12:57    259s]     Calling post conditioning for eGRPC done.
[12/07 19:12:57    259s]   eGR Post Conditioning loop iteration 0 done.
[12/07 19:12:57    259s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/07 19:12:57    259s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 19:12:57    259s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2297.9M, EPOCH TIME: 1701994377.201001
[12/07 19:12:57    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:57    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:57    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:57    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:57    260s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.062, MEM:2259.9M, EPOCH TIME: 1701994377.262745
[12/07 19:12:57    260s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:12:57    260s]   Leaving CCOpt scope - ClockRefiner...
[12/07 19:12:57    260s]   Assigned high priority to 0 instances.
[12/07 19:12:57    260s]   Soft fixed 13 clock instances.
[12/07 19:12:57    260s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/07 19:12:57    260s]   Performing Single Pass Refine Place.
[12/07 19:12:57    260s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2259.9M, EPOCH TIME: 1701994377.267134
[12/07 19:12:57    260s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2259.9M, EPOCH TIME: 1701994377.267249
[12/07 19:12:57    260s] Processing tracks to init pin-track alignment.
[12/07 19:12:57    260s] z: 2, totalTracks: 1
[12/07 19:12:57    260s] z: 4, totalTracks: 1
[12/07 19:12:57    260s] z: 6, totalTracks: 1
[12/07 19:12:57    260s] z: 8, totalTracks: 1
[12/07 19:12:57    260s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:12:57    260s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2259.9M, EPOCH TIME: 1701994377.281750
[12/07 19:12:57    260s] Info: 13 insts are soft-fixed.
[12/07 19:12:57    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:57    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:57    260s] 
[12/07 19:12:57    260s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:57    260s] OPERPROF:       Starting CMU at level 4, MEM:2259.9M, EPOCH TIME: 1701994377.308680
[12/07 19:12:57    260s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2259.9M, EPOCH TIME: 1701994377.310548
[12/07 19:12:57    260s] 
[12/07 19:12:57    260s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:12:57    260s] Info: 13 insts are soft-fixed.
[12/07 19:12:57    260s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2259.9M, EPOCH TIME: 1701994377.313444
[12/07 19:12:57    260s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2259.9M, EPOCH TIME: 1701994377.313507
[12/07 19:12:57    260s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2259.9M, EPOCH TIME: 1701994377.313885
[12/07 19:12:57    260s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2259.9MB).
[12/07 19:12:57    260s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.050, MEM:2259.9M, EPOCH TIME: 1701994377.317310
[12/07 19:12:57    260s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.050, MEM:2259.9M, EPOCH TIME: 1701994377.317352
[12/07 19:12:57    260s] TDRefine: refinePlace mode is spiral
[12/07 19:12:57    260s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.7
[12/07 19:12:57    260s] OPERPROF: Starting RefinePlace at level 1, MEM:2259.9M, EPOCH TIME: 1701994377.317439
[12/07 19:12:57    260s] *** Starting place_detail (0:04:20 mem=2259.9M) ***
[12/07 19:12:57    260s] Total net bbox length = 3.035e+05 (1.547e+05 1.488e+05) (ext = 2.393e+03)
[12/07 19:12:57    260s] 
[12/07 19:12:57    260s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:12:57    260s] Info: 13 insts are soft-fixed.
[12/07 19:12:57    260s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:57    260s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:57    260s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:57    260s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:57    260s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:57    260s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2259.9M, EPOCH TIME: 1701994377.351544
[12/07 19:12:57    260s] Starting refinePlace ...
[12/07 19:12:57    260s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:57    260s] One DDP V2 for no tweak run.
[12/07 19:12:57    260s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:57    260s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2259.9M, EPOCH TIME: 1701994377.396415
[12/07 19:12:57    260s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:12:57    260s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2259.9M, EPOCH TIME: 1701994377.396529
[12/07 19:12:57    260s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2259.9M, EPOCH TIME: 1701994377.396823
[12/07 19:12:57    260s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2259.9M, EPOCH TIME: 1701994377.396871
[12/07 19:12:57    260s] DDP markSite nrRow 183 nrJob 183
[12/07 19:12:57    260s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2259.9M, EPOCH TIME: 1701994377.397562
[12/07 19:12:57    260s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2259.9M, EPOCH TIME: 1701994377.397616
[12/07 19:12:57    260s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 19:12:57    260s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2263.2MB) @(0:04:20 - 0:04:20).
[12/07 19:12:57    260s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:12:57    260s] wireLenOptFixPriorityInst 1133 inst fixed
[12/07 19:12:57    260s] 
[12/07 19:12:57    260s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:12:58    260s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:12:58    260s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:12:58    260s] Move report: legalization moves 55 insts, mean move: 1.41 um, max move: 2.80 um spiral
[12/07 19:12:58    260s] 	Max move on inst (fir_filter/g861384): (142.80, 257.83) --> (140.00, 257.83)
[12/07 19:12:58    260s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 19:12:58    260s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:12:58    260s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2247.2MB) @(0:04:20 - 0:04:21).
[12/07 19:12:58    260s] Move report: Detail placement moves 55 insts, mean move: 1.41 um, max move: 2.80 um 
[12/07 19:12:58    260s] 	Max move on inst (fir_filter/g861384): (142.80, 257.83) --> (140.00, 257.83)
[12/07 19:12:58    260s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2247.2MB
[12/07 19:12:58    260s] Statistics of distance of Instance movement in refine placement:
[12/07 19:12:58    260s]   maximum (X+Y) =         2.80 um
[12/07 19:12:58    260s]   inst (fir_filter/g861384) with max move: (142.8, 257.83) -> (140, 257.83)
[12/07 19:12:58    260s]   mean    (X+Y) =         1.41 um
[12/07 19:12:58    260s] 	Violation at original loc: Placement Blockage Violation
[12/07 19:12:58    260s] Total instances moved : 55
[12/07 19:12:58    260s] Summary Report:
[12/07 19:12:58    260s] Instances move: 55 (out of 23781 movable)
[12/07 19:12:58    260s] Instances flipped: 0
[12/07 19:12:58    260s] Mean displacement: 1.41 um
[12/07 19:12:58    260s] Max displacement: 2.80 um (Instance: fir_filter/g861384) (142.8, 257.83) -> (140, 257.83)
[12/07 19:12:58    260s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[12/07 19:12:58    260s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.680, REAL:0.695, MEM:2247.2M, EPOCH TIME: 1701994378.046926
[12/07 19:12:58    260s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2247.2MB) @(0:04:20 - 0:04:21).
[12/07 19:12:58    260s] Total net bbox length = 3.036e+05 (1.547e+05 1.488e+05) (ext = 2.393e+03)
[12/07 19:12:58    260s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2247.2MB
[12/07 19:12:58    260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.7
[12/07 19:12:58    260s] *** Finished place_detail (0:04:21 mem=2247.2M) ***
[12/07 19:12:58    260s] OPERPROF: Finished RefinePlace at level 1, CPU:0.730, REAL:0.739, MEM:2247.2M, EPOCH TIME: 1701994378.056010
[12/07 19:12:58    260s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2247.2M, EPOCH TIME: 1701994378.056060
[12/07 19:12:58    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23781).
[12/07 19:12:58    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:58    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:58    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:12:58    260s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.065, MEM:2243.2M, EPOCH TIME: 1701994378.120786
[12/07 19:12:58    260s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 13).
[12/07 19:12:58    260s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1133).
[12/07 19:12:58    260s]   ClockRefiner summary
[12/07 19:12:58    260s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 1146).
[12/07 19:12:58    260s]   Revert refine place priority changes on 0 instances.
[12/07 19:12:58    260s]   Restoring place_status_cts on 13 clock instances.
[12/07 19:12:58    260s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/07 19:12:58    260s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:02.1 real=0:00:02.5)
[12/07 19:12:58    260s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:58    260s] UM:*                                                                   CCOpt::Phase::eGRPC
[12/07 19:12:58    260s]   CCOpt::Phase::Routing...
[12/07 19:12:58    260s]   Clock implementation routing...
[12/07 19:12:58    260s]     Leaving CCOpt scope - Routing Tools...
[12/07 19:12:58    260s] Net route status summary:
[12/07 19:12:58    260s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:58    260s]   Non-clock: 32192 (unrouted=164, trialRouted=32028, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:12:58    260s]     Routing using eGR in eGR->NR Step...
[12/07 19:12:58    260s]       Early Global Route - eGR->Nr High Frequency step...
[12/07 19:12:58    260s] (ccopt eGR): There are 14 nets to be routed. 0 nets have skip routing designation.
[12/07 19:12:58    260s] (ccopt eGR): There are 14 nets for routing of which 14 have one or more fixed wires.
[12/07 19:12:58    260s] (ccopt eGR): Start to route 14 all nets
[12/07 19:12:58    260s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2243.21 MB )
[12/07 19:12:58    260s] (I)      ==================== Layers =====================
[12/07 19:12:58    260s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:58    260s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:12:58    260s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:58    260s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:12:58    260s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:12:58    260s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:58    260s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:12:58    260s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:12:58    260s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:12:58    260s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:12:58    260s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:12:58    260s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:12:58    260s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:12:58    260s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:12:58    260s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:12:58    260s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:12:58    260s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:12:58    260s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:12:58    260s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:12:58    260s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:12:58    260s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:12:58    260s] (I)      Started Import and model ( Curr Mem: 2243.21 MB )
[12/07 19:12:58    260s] (I)      Default pattern map key = filter_top_default.
[12/07 19:12:58    261s] (I)      == Non-default Options ==
[12/07 19:12:58    261s] (I)      Clean congestion better                            : true
[12/07 19:12:58    261s] (I)      Estimate vias on DPT layer                         : true
[12/07 19:12:58    261s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 19:12:58    261s] (I)      Layer constraints as soft constraints              : true
[12/07 19:12:58    261s] (I)      Soft top layer                                     : true
[12/07 19:12:58    261s] (I)      Skip prospective layer relax nets                  : true
[12/07 19:12:58    261s] (I)      Better NDR handling                                : true
[12/07 19:12:58    261s] (I)      Improved NDR modeling in LA                        : true
[12/07 19:12:58    261s] (I)      Routing cost fix for NDR handling                  : true
[12/07 19:12:58    261s] (I)      Block tracks for preroutes                         : true
[12/07 19:12:58    261s] (I)      Assign IRoute by net group key                     : true
[12/07 19:12:58    261s] (I)      Block unroutable channels                          : true
[12/07 19:12:58    261s] (I)      Block unroutable channels 3D                       : true
[12/07 19:12:58    261s] (I)      Bound layer relaxed segment wl                     : true
[12/07 19:12:58    261s] (I)      Blocked pin reach length threshold                 : 2
[12/07 19:12:58    261s] (I)      Check blockage within NDR space in TA              : true
[12/07 19:12:58    261s] (I)      Skip must join for term with via pillar            : true
[12/07 19:12:58    261s] (I)      Model find APA for IO pin                          : true
[12/07 19:12:58    261s] (I)      On pin location for off pin term                   : true
[12/07 19:12:58    261s] (I)      Handle EOL spacing                                 : true
[12/07 19:12:58    261s] (I)      Merge PG vias by gap                               : true
[12/07 19:12:58    261s] (I)      Maximum routing layer                              : 11
[12/07 19:12:58    261s] (I)      Route selected nets only                           : true
[12/07 19:12:58    261s] (I)      Refine MST                                         : true
[12/07 19:12:58    261s] (I)      Honor PRL                                          : true
[12/07 19:12:58    261s] (I)      Strong congestion aware                            : true
[12/07 19:12:58    261s] (I)      Improved initial location for IRoutes              : true
[12/07 19:12:58    261s] (I)      Multi panel TA                                     : true
[12/07 19:12:58    261s] (I)      Penalize wire overlap                              : true
[12/07 19:12:58    261s] (I)      Expand small instance blockage                     : true
[12/07 19:12:58    261s] (I)      Reduce via in TA                                   : true
[12/07 19:12:58    261s] (I)      SS-aware routing                                   : true
[12/07 19:12:58    261s] (I)      Improve tree edge sharing                          : true
[12/07 19:12:58    261s] (I)      Improve 2D via estimation                          : true
[12/07 19:12:58    261s] (I)      Refine Steiner tree                                : true
[12/07 19:12:58    261s] (I)      Build spine tree                                   : true
[12/07 19:12:58    261s] (I)      Model pass through capacity                        : true
[12/07 19:12:58    261s] (I)      Extend blockages by a half GCell                   : true
[12/07 19:12:58    261s] (I)      Consider pin shapes                                : true
[12/07 19:12:58    261s] (I)      Consider pin shapes for all nodes                  : true
[12/07 19:12:58    261s] (I)      Consider NR APA                                    : true
[12/07 19:12:58    261s] (I)      Consider IO pin shape                              : true
[12/07 19:12:58    261s] (I)      Fix pin connection bug                             : true
[12/07 19:12:58    261s] (I)      Consider layer RC for local wires                  : true
[12/07 19:12:58    261s] (I)      Route to clock mesh pin                            : true
[12/07 19:12:58    261s] (I)      LA-aware pin escape length                         : 2
[12/07 19:12:58    261s] (I)      Connect multiple ports                             : true
[12/07 19:12:58    261s] (I)      Split for must join                                : true
[12/07 19:12:58    261s] (I)      Number of threads                                  : 1
[12/07 19:12:58    261s] (I)      Routing effort level                               : 10000
[12/07 19:12:58    261s] (I)      Prefer layer length threshold                      : 8
[12/07 19:12:58    261s] (I)      Overflow penalty cost                              : 10
[12/07 19:12:58    261s] (I)      A-star cost                                        : 0.300000
[12/07 19:12:58    261s] (I)      Misalignment cost                                  : 10.000000
[12/07 19:12:58    261s] (I)      Threshold for short IRoute                         : 6
[12/07 19:12:58    261s] (I)      Via cost during post routing                       : 1.000000
[12/07 19:12:58    261s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 19:12:58    261s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 19:12:58    261s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 19:12:58    261s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 19:12:58    261s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 19:12:58    261s] (I)      PG-aware similar topology routing                  : true
[12/07 19:12:58    261s] (I)      Maze routing via cost fix                          : true
[12/07 19:12:58    261s] (I)      Apply PRL on PG terms                              : true
[12/07 19:12:58    261s] (I)      Apply PRL on obs objects                           : true
[12/07 19:12:58    261s] (I)      Handle range-type spacing rules                    : true
[12/07 19:12:58    261s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 19:12:58    261s] (I)      Parallel spacing query fix                         : true
[12/07 19:12:58    261s] (I)      Force source to root IR                            : true
[12/07 19:12:58    261s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 19:12:58    261s] (I)      Do not relax to DPT layer                          : true
[12/07 19:12:58    261s] (I)      No DPT in post routing                             : true
[12/07 19:12:58    261s] (I)      Modeling PG via merging fix                        : true
[12/07 19:12:58    261s] (I)      Shield aware TA                                    : true
[12/07 19:12:58    261s] (I)      Strong shield aware TA                             : true
[12/07 19:12:58    261s] (I)      Overflow calculation fix in LA                     : true
[12/07 19:12:58    261s] (I)      Post routing fix                                   : true
[12/07 19:12:58    261s] (I)      Strong post routing                                : true
[12/07 19:12:58    261s] (I)      NDR via pillar fix                                 : true
[12/07 19:12:58    261s] (I)      Violation on path threshold                        : 1
[12/07 19:12:58    261s] (I)      Pass through capacity modeling                     : true
[12/07 19:12:58    261s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 19:12:58    261s] (I)      Select term pin box for io pin                     : true
[12/07 19:12:58    261s] (I)      Penalize NDR sharing                               : true
[12/07 19:12:58    261s] (I)      Enable special modeling                            : false
[12/07 19:12:58    261s] (I)      Keep fixed segments                                : true
[12/07 19:12:58    261s] (I)      Reorder net groups by key                          : true
[12/07 19:12:58    261s] (I)      Increase net scenic ratio                          : true
[12/07 19:12:58    261s] (I)      Method to set GCell size                           : row
[12/07 19:12:58    261s] (I)      Connect multiple ports and must join fix           : true
[12/07 19:12:58    261s] (I)      Avoid high resistance layers                       : true
[12/07 19:12:58    261s] (I)      Model find APA for IO pin fix                      : true
[12/07 19:12:58    261s] (I)      Avoid connecting non-metal layers                  : true
[12/07 19:12:58    261s] (I)      Use track pitch for NDR                            : true
[12/07 19:12:58    261s] (I)      Enable layer relax to lower layer                  : true
[12/07 19:12:58    261s] (I)      Enable layer relax to upper layer                  : true
[12/07 19:12:58    261s] (I)      Top layer relaxation fix                           : true
[12/07 19:12:58    261s] (I)      Handle non-default track width                     : false
[12/07 19:12:58    261s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:12:58    261s] (I)      Use row-based GCell size
[12/07 19:12:58    261s] (I)      Use row-based GCell align
[12/07 19:12:58    261s] (I)      layer 0 area = 80000
[12/07 19:12:58    261s] (I)      layer 1 area = 80000
[12/07 19:12:58    261s] (I)      layer 2 area = 80000
[12/07 19:12:58    261s] (I)      layer 3 area = 80000
[12/07 19:12:58    261s] (I)      layer 4 area = 80000
[12/07 19:12:58    261s] (I)      layer 5 area = 80000
[12/07 19:12:58    261s] (I)      layer 6 area = 80000
[12/07 19:12:58    261s] (I)      layer 7 area = 80000
[12/07 19:12:58    261s] (I)      layer 8 area = 80000
[12/07 19:12:58    261s] (I)      layer 9 area = 400000
[12/07 19:12:58    261s] (I)      layer 10 area = 400000
[12/07 19:12:58    261s] (I)      GCell unit size   : 3420
[12/07 19:12:58    261s] (I)      GCell multiplier  : 1
[12/07 19:12:58    261s] (I)      GCell row height  : 3420
[12/07 19:12:58    261s] (I)      Actual row height : 3420
[12/07 19:12:58    261s] (I)      GCell align ref   : 40000 40280
[12/07 19:12:58    261s] [NR-eGR] Track table information for default rule: 
[12/07 19:12:58    261s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:12:58    261s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:12:58    261s] (I)      ==================== Default via =====================
[12/07 19:12:58    261s] (I)      +----+------------------+----------------------------+
[12/07 19:12:58    261s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[12/07 19:12:58    261s] (I)      +----+------------------+----------------------------+
[12/07 19:12:58    261s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[12/07 19:12:58    261s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[12/07 19:12:58    261s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[12/07 19:12:58    261s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[12/07 19:12:58    261s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[12/07 19:12:58    261s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[12/07 19:12:58    261s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[12/07 19:12:58    261s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[12/07 19:12:58    261s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[12/07 19:12:58    261s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[12/07 19:12:58    261s] (I)      +----+------------------+----------------------------+
[12/07 19:12:58    261s] [NR-eGR] Read 44318 PG shapes
[12/07 19:12:58    261s] [NR-eGR] Read 0 clock shapes
[12/07 19:12:58    261s] [NR-eGR] Read 0 other shapes
[12/07 19:12:58    261s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:12:58    261s] [NR-eGR] #Instance Blockages : 0
[12/07 19:12:58    261s] [NR-eGR] #PG Blockages       : 44318
[12/07 19:12:58    261s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:12:58    261s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:12:58    261s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:12:58    261s] [NR-eGR] #Other Blockages    : 0
[12/07 19:12:58    261s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:12:58    261s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 19:12:58    261s] [NR-eGR] Read 32042 nets ( ignored 32028 )
[12/07 19:12:58    261s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 19:12:58    261s] (I)      early_global_route_priority property id does not exist.
[12/07 19:12:58    261s] (I)      Read Num Blocks=66911  Num Prerouted Wires=0  Num CS=0
[12/07 19:12:58    261s] (I)      Layer 1 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 2 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 3 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 4 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 5 (V) : #blockages 3220 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 6 (H) : #blockages 16100 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 7 (V) : #blockages 5495 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 8 (H) : #blockages 3456 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:12:58    261s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:12:58    261s] (I)      Moved 1 terms for better access 
[12/07 19:12:58    261s] (I)      Number of ignored nets                =      0
[12/07 19:12:58    261s] (I)      Number of connected nets              =      0
[12/07 19:12:58    261s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 19:12:58    261s] (I)      Number of clock nets                  =     14.  Ignored: No
[12/07 19:12:58    261s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:12:58    261s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:12:58    261s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:12:58    261s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:12:58    261s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:12:58    261s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:12:58    261s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:12:58    261s] [NR-eGR] There are 14 clock nets ( 14 with NDR ).
[12/07 19:12:58    261s] (I)      Ndr track 0 does not exist
[12/07 19:12:58    261s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:12:58    261s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:12:58    261s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:12:58    261s] (I)      Site width          :   400  (dbu)
[12/07 19:12:58    261s] (I)      Row height          :  3420  (dbu)
[12/07 19:12:58    261s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:12:58    261s] (I)      GCell width         :  3420  (dbu)
[12/07 19:12:58    261s] (I)      GCell height        :  3420  (dbu)
[12/07 19:12:58    261s] (I)      Grid                :   207   206    11
[12/07 19:12:58    261s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:12:58    261s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:12:58    261s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:12:58    261s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:12:58    261s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:12:58    261s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:12:58    261s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:12:58    261s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:12:58    261s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:12:58    261s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:12:58    261s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:12:58    261s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:12:58    261s] (I)      --------------------------------------------------------
[12/07 19:12:58    261s] 
[12/07 19:12:58    261s] [NR-eGR] ============ Routing rule table ============
[12/07 19:12:58    261s] [NR-eGR] Rule id: 0  Nets: 14
[12/07 19:12:58    261s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 19:12:58    261s] (I)                    Layer    2    3    4    5    6    7    8    9    10    11 
[12/07 19:12:58    261s] (I)                    Pitch  800  760  800  760  800  760  800  760  2000  1900 
[12/07 19:12:58    261s] (I)             #Used tracks    2    2    2    2    2    2    2    2     2     2 
[12/07 19:12:58    261s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1     1 
[12/07 19:12:58    261s] [NR-eGR] ========================================
[12/07 19:12:58    261s] [NR-eGR] 
[12/07 19:12:58    261s] (I)      =============== Blocked Tracks ===============
[12/07 19:12:58    261s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:58    261s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:12:58    261s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:58    261s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:12:58    261s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:12:58    261s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:12:58    261s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:12:58    261s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:12:58    261s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:12:58    261s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:12:58    261s] (I)      |     8 |  364826 |   107454 |        29.45% |
[12/07 19:12:58    261s] (I)      |     9 |  384813 |   120296 |        31.26% |
[12/07 19:12:58    261s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:12:58    261s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:12:58    261s] (I)      +-------+---------+----------+---------------+
[12/07 19:12:58    261s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.32 sec, Curr Mem: 2256.08 MB )
[12/07 19:12:58    261s] (I)      Reset routing kernel
[12/07 19:12:58    261s] (I)      Started Global Routing ( Curr Mem: 2256.08 MB )
[12/07 19:12:58    261s] (I)      totalPins=1160  totalGlobalPin=1160 (100.00%)
[12/07 19:12:58    261s] (I)      total 2D Cap : 693329 = (369357 H, 323972 V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1a Route ============
[12/07 19:12:58    261s] [NR-eGR] Layer group 1: route 14 net(s) in layer range [3, 4]
[12/07 19:12:58    261s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[12/07 19:12:58    261s] (I)      Usage: 2928 = (1446 H, 1482 V) = (0.39% H, 0.46% V) = (2.473e+03um H, 2.534e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1b Route ============
[12/07 19:12:58    261s] (I)      Usage: 2928 = (1446 H, 1482 V) = (0.39% H, 0.46% V) = (2.473e+03um H, 2.534e+03um V)
[12/07 19:12:58    261s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.006880e+03um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1c Route ============
[12/07 19:12:58    261s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:58    261s] (I)      Usage: 2928 = (1446 H, 1482 V) = (0.39% H, 0.46% V) = (2.473e+03um H, 2.534e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1d Route ============
[12/07 19:12:58    261s] (I)      Usage: 2978 = (1483 H, 1495 V) = (0.40% H, 0.46% V) = (2.536e+03um H, 2.556e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1e Route ============
[12/07 19:12:58    261s] (I)      Usage: 2978 = (1483 H, 1495 V) = (0.40% H, 0.46% V) = (2.536e+03um H, 2.556e+03um V)
[12/07 19:12:58    261s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.092380e+03um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1f Route ============
[12/07 19:12:58    261s] (I)      Usage: 2978 = (1482 H, 1496 V) = (0.40% H, 0.46% V) = (2.534e+03um H, 2.558e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1g Route ============
[12/07 19:12:58    261s] (I)      Usage: 2804 = (1399 H, 1405 V) = (0.38% H, 0.43% V) = (2.392e+03um H, 2.403e+03um V)
[12/07 19:12:58    261s] (I)      #Nets         : 14
[12/07 19:12:58    261s] (I)      #Relaxed nets : 11
[12/07 19:12:58    261s] (I)      Wire length   : 843
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1h Route ============
[12/07 19:12:58    261s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/07 19:12:58    261s] (I)      Usage: 2804 = (1400 H, 1404 V) = (0.38% H, 0.43% V) = (2.394e+03um H, 2.401e+03um V)
[12/07 19:12:58    261s] (I)      total 2D Cap : 1396416 = (741657 H, 654759 V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1a Route ============
[12/07 19:12:58    261s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/07 19:12:58    261s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1b Route ============
[12/07 19:12:58    261s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:58    261s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.327700e+03um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1c Route ============
[12/07 19:12:58    261s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1d Route ============
[12/07 19:12:58    261s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1e Route ============
[12/07 19:12:58    261s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:58    261s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.327700e+03um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1f Route ============
[12/07 19:12:58    261s] (I)      Usage: 4870 = (2409 H, 2461 V) = (0.32% H, 0.38% V) = (4.119e+03um H, 4.208e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1g Route ============
[12/07 19:12:58    261s] (I)      Usage: 4785 = (2372 H, 2413 V) = (0.32% H, 0.37% V) = (4.056e+03um H, 4.126e+03um V)
[12/07 19:12:58    261s] (I)      #Nets         : 11
[12/07 19:12:58    261s] (I)      #Relaxed nets : 8
[12/07 19:12:58    261s] (I)      Wire length   : 581
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1h Route ============
[12/07 19:12:58    261s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[12/07 19:12:58    261s] (I)      Usage: 4786 = (2374 H, 2412 V) = (0.32% H, 0.37% V) = (4.060e+03um H, 4.125e+03um V)
[12/07 19:12:58    261s] (I)      total 2D Cap : 2025828 = (1113589 H, 912239 V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1a Route ============
[12/07 19:12:58    261s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[12/07 19:12:58    261s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1b Route ============
[12/07 19:12:58    261s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:58    261s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.072341e+04um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1c Route ============
[12/07 19:12:58    261s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1d Route ============
[12/07 19:12:58    261s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1e Route ============
[12/07 19:12:58    261s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:58    261s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.072341e+04um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1f Route ============
[12/07 19:12:58    261s] (I)      Usage: 6271 = (3076 H, 3195 V) = (0.28% H, 0.35% V) = (5.260e+03um H, 5.463e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1g Route ============
[12/07 19:12:58    261s] (I)      Usage: 6188 = (3040 H, 3148 V) = (0.27% H, 0.35% V) = (5.198e+03um H, 5.383e+03um V)
[12/07 19:12:58    261s] (I)      #Nets         : 8
[12/07 19:12:58    261s] (I)      #Relaxed nets : 8
[12/07 19:12:58    261s] (I)      Wire length   : 0
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1h Route ============
[12/07 19:12:58    261s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[12/07 19:12:58    261s] (I)      Usage: 6188 = (3040 H, 3148 V) = (0.27% H, 0.35% V) = (5.198e+03um H, 5.383e+03um V)
[12/07 19:12:58    261s] (I)      total 2D Cap : 2458384 = (1378423 H, 1079961 V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1a Route ============
[12/07 19:12:58    261s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[12/07 19:12:58    261s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1b Route ============
[12/07 19:12:58    261s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:58    261s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.307808e+04um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1c Route ============
[12/07 19:12:58    261s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1d Route ============
[12/07 19:12:58    261s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1e Route ============
[12/07 19:12:58    261s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1f Route ============
[12/07 19:12:58    261s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.307808e+04um
[12/07 19:12:58    261s] (I)      Usage: 7648 = (3724 H, 3924 V) = (0.27% H, 0.36% V) = (6.368e+03um H, 6.710e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1g Route ============
[12/07 19:12:58    261s] (I)      Usage: 7634 = (3717 H, 3917 V) = (0.27% H, 0.36% V) = (6.356e+03um H, 6.698e+03um V)
[12/07 19:12:58    261s] (I)      #Nets         : 8
[12/07 19:12:58    261s] (I)      #Relaxed nets : 2
[12/07 19:12:58    261s] (I)      Wire length   : 1131
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1h Route ============
[12/07 19:12:58    261s] [NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[12/07 19:12:58    261s] (I)      Usage: 7633 = (3717 H, 3916 V) = (0.27% H, 0.36% V) = (6.356e+03um H, 6.696e+03um V)
[12/07 19:12:58    261s] (I)      total 2D Cap : 2612185 = (1532224 H, 1079961 V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1a Route ============
[12/07 19:12:58    261s] [NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[12/07 19:12:58    261s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 19:12:58    261s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1b Route ============
[12/07 19:12:58    261s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:58    261s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.361502e+04um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1c Route ============
[12/07 19:12:58    261s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:58    261s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1d Route ============
[12/07 19:12:58    261s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1e Route ============
[12/07 19:12:58    261s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:58    261s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.361502e+04um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1f Route ============
[12/07 19:12:58    261s] (I)      Usage: 7962 = (3844 H, 4118 V) = (0.25% H, 0.38% V) = (6.573e+03um H, 7.042e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1g Route ============
[12/07 19:12:58    261s] (I)      Usage: 7948 = (3836 H, 4112 V) = (0.25% H, 0.38% V) = (6.560e+03um H, 7.032e+03um V)
[12/07 19:12:58    261s] (I)      #Nets         : 2
[12/07 19:12:58    261s] (I)      #Relaxed nets : 2
[12/07 19:12:58    261s] (I)      Wire length   : 0
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1h Route ============
[12/07 19:12:58    261s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[12/07 19:12:58    261s] (I)      Usage: 7948 = (3836 H, 4112 V) = (0.25% H, 0.38% V) = (6.560e+03um H, 7.032e+03um V)
[12/07 19:12:58    261s] (I)      total 2D Cap : 2953827 = (1532224 H, 1421603 V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1a Route ============
[12/07 19:12:58    261s] [NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[12/07 19:12:58    261s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[12/07 19:12:58    261s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1b Route ============
[12/07 19:12:58    261s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:58    261s] (I)      Overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.469745e+04um
[12/07 19:12:58    261s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:12:58    261s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1c Route ============
[12/07 19:12:58    261s] (I)      Level2 Grid: 42 x 42
[12/07 19:12:58    261s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1d Route ============
[12/07 19:12:58    261s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1e Route ============
[12/07 19:12:58    261s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:58    261s] [NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.469745e+04um
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1f Route ============
[12/07 19:12:58    261s] (I)      Usage: 8595 = (4082 H, 4513 V) = (0.27% H, 0.32% V) = (6.980e+03um H, 7.717e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1g Route ============
[12/07 19:12:58    261s] (I)      Usage: 8592 = (4081 H, 4511 V) = (0.27% H, 0.32% V) = (6.979e+03um H, 7.714e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] (I)      ============  Phase 1h Route ============
[12/07 19:12:58    261s] (I)      Usage: 8592 = (4081 H, 4511 V) = (0.27% H, 0.32% V) = (6.979e+03um H, 7.714e+03um V)
[12/07 19:12:58    261s] (I)      
[12/07 19:12:58    261s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:12:58    261s] [NR-eGR]                        OverCon            
[12/07 19:12:58    261s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:12:58    261s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:12:58    261s] [NR-eGR] ----------------------------------------------
[12/07 19:12:58    261s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR] ----------------------------------------------
[12/07 19:12:58    261s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/07 19:12:58    261s] [NR-eGR] 
[12/07 19:12:58    261s] (I)      Finished Global Routing ( CPU: 0.14 sec, Real: 0.32 sec, Curr Mem: 2264.09 MB )
[12/07 19:12:58    261s] (I)      total 2D Cap : 2963642 = (1533347 H, 1430295 V)
[12/07 19:12:58    261s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:12:58    261s] (I)      ============= Track Assignment ============
[12/07 19:12:58    261s] (I)      Started Track Assignment (1T) ( Curr Mem: 2264.09 MB )
[12/07 19:12:58    261s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:12:58    261s] (I)      Run Multi-thread track assignment
[12/07 19:12:58    261s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2264.09 MB )
[12/07 19:12:58    261s] (I)      Started Export ( Curr Mem: 2264.09 MB )
[12/07 19:12:58    261s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:12:58    261s] [NR-eGR] -------------------------------------
[12/07 19:12:58    261s] [NR-eGR]  Metal1   (1H)             0   92220 
[12/07 19:12:58    261s] [NR-eGR]  Metal2   (2V)        137090  130908 
[12/07 19:12:58    261s] [NR-eGR]  Metal3   (3H)        168648   10247 
[12/07 19:12:58    261s] [NR-eGR]  Metal4   (4V)         53137    2348 
[12/07 19:12:58    261s] [NR-eGR]  Metal5   (5H)         21208     173 
[12/07 19:12:58    261s] [NR-eGR]  Metal6   (6V)          2686      29 
[12/07 19:12:58    261s] [NR-eGR]  Metal7   (7H)            10      27 
[12/07 19:12:58    261s] [NR-eGR]  Metal8   (8V)             0      27 
[12/07 19:12:58    261s] [NR-eGR]  Metal9   (9H)            20      25 
[12/07 19:12:58    261s] [NR-eGR]  Metal10  (10V)           41       0 
[12/07 19:12:58    261s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:12:58    261s] [NR-eGR] -------------------------------------
[12/07 19:12:58    261s] [NR-eGR]           Total       382840  236004 
[12/07 19:12:58    261s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:58    261s] [NR-eGR] Total half perimeter of net bounding box: 303574um
[12/07 19:12:58    261s] [NR-eGR] Total length: 382840um, number of vias: 236004
[12/07 19:12:58    261s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:58    261s] [NR-eGR] Total eGR-routed clock nets wire length: 5116um, number of vias: 3339
[12/07 19:12:58    261s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:58    261s] [NR-eGR] Report for selected net(s) only.
[12/07 19:12:58    261s] [NR-eGR]                  Length (um)  Vias 
[12/07 19:12:58    261s] [NR-eGR] -----------------------------------
[12/07 19:12:58    261s] [NR-eGR]  Metal1   (1H)             0  1159 
[12/07 19:12:58    261s] [NR-eGR]  Metal2   (2V)           917  1367 
[12/07 19:12:58    261s] [NR-eGR]  Metal3   (3H)          2433   636 
[12/07 19:12:58    261s] [NR-eGR]  Metal4   (4V)          1601    41 
[12/07 19:12:58    261s] [NR-eGR]  Metal5   (5H)            92    30 
[12/07 19:12:58    261s] [NR-eGR]  Metal6   (6V)             7    27 
[12/07 19:12:58    261s] [NR-eGR]  Metal7   (7H)             5    27 
[12/07 19:12:58    261s] [NR-eGR]  Metal8   (8V)             0    27 
[12/07 19:12:58    261s] [NR-eGR]  Metal9   (9H)            20    25 
[12/07 19:12:58    261s] [NR-eGR]  Metal10  (10V)           41     0 
[12/07 19:12:58    261s] [NR-eGR]  Metal11  (11H)            0     0 
[12/07 19:12:58    261s] [NR-eGR] -----------------------------------
[12/07 19:12:58    261s] [NR-eGR]           Total         5116  3339 
[12/07 19:12:58    261s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:58    261s] [NR-eGR] Total half perimeter of net bounding box: 2389um
[12/07 19:12:58    261s] [NR-eGR] Total length: 5116um, number of vias: 3339
[12/07 19:12:58    261s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:58    261s] [NR-eGR] Total routed clock nets wire length: 5116um, number of vias: 3339
[12/07 19:12:58    261s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:12:59    261s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 2264.09 MB )
[12/07 19:12:59    261s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.45 sec, Real: 0.78 sec, Curr Mem: 2252.09 MB )
[12/07 19:12:59    261s] (I)      ======================================== Runtime Summary ========================================
[12/07 19:12:59    261s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 19:12:59    261s] (I)      -------------------------------------------------------------------------------------------------
[12/07 19:12:59    261s] (I)       Early Global Route kernel                   100.00%  195.47 sec  196.25 sec  0.78 sec  0.45 sec 
[12/07 19:12:59    261s] (I)       +-Import and model                           40.76%  195.47 sec  195.79 sec  0.32 sec  0.17 sec 
[12/07 19:12:59    261s] (I)       | +-Create place DB                           9.36%  195.47 sec  195.55 sec  0.07 sec  0.07 sec 
[12/07 19:12:59    261s] (I)       | | +-Import place data                       9.35%  195.47 sec  195.55 sec  0.07 sec  0.07 sec 
[12/07 19:12:59    261s] (I)       | | | +-Read instances and placement          2.35%  195.48 sec  195.49 sec  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | | | +-Read nets                             6.96%  195.49 sec  195.55 sec  0.05 sec  0.05 sec 
[12/07 19:12:59    261s] (I)       | +-Create route DB                          26.89%  195.55 sec  195.76 sec  0.21 sec  0.09 sec 
[12/07 19:12:59    261s] (I)       | | +-Import route data (1T)                 26.77%  195.55 sec  195.76 sec  0.21 sec  0.08 sec 
[12/07 19:12:59    261s] (I)       | | | +-Read blockages ( Layer 2-11 )         9.65%  195.63 sec  195.70 sec  0.08 sec  0.03 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Read routing blockages              0.00%  195.63 sec  195.63 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Read instance blockages             0.47%  195.63 sec  195.63 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Read PG blockages                   2.84%  195.63 sec  195.65 sec  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Read clock blockages                0.65%  195.65 sec  195.66 sec  0.01 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Read other blockages                0.70%  195.66 sec  195.66 sec  0.01 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Read halo blockages                 0.04%  195.66 sec  195.67 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Read boundary cut boxes             0.00%  195.67 sec  195.67 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Read blackboxes                       0.00%  195.70 sec  195.70 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Read prerouted                        1.15%  195.70 sec  195.71 sec  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | +-Read unlegalized nets                 0.58%  195.71 sec  195.72 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Read nets                             0.04%  195.72 sec  195.72 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Set up via pillars                    0.00%  195.72 sec  195.72 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Initialize 3D grid graph              0.35%  195.72 sec  195.72 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Model blockage capacity               4.63%  195.72 sec  195.76 sec  0.04 sec  0.04 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Initialize 3D capacity              4.30%  195.72 sec  195.75 sec  0.03 sec  0.04 sec 
[12/07 19:12:59    261s] (I)       | | | +-Move terms for access (1T)            0.04%  195.76 sec  195.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Read aux data                             0.00%  195.76 sec  195.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Others data preparation                   0.02%  195.76 sec  195.76 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Create route kernel                       4.02%  195.76 sec  195.79 sec  0.03 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       +-Global Routing                             41.03%  195.79 sec  196.11 sec  0.32 sec  0.14 sec 
[12/07 19:12:59    261s] (I)       | +-Initialization                            0.03%  195.79 sec  195.79 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Net group 1                               6.03%  195.79 sec  195.84 sec  0.05 sec  0.04 sec 
[12/07 19:12:59    261s] (I)       | | +-Generate topology                       0.68%  195.79 sec  195.80 sec  0.01 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1a                                0.26%  195.80 sec  195.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern routing (1T)                  0.09%  195.80 sec  195.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.08%  195.80 sec  195.80 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1b                                0.22%  195.80 sec  195.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Monotonic routing (1T)                0.14%  195.80 sec  195.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1c                                0.14%  195.81 sec  195.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Two level Routing                     0.13%  195.81 sec  195.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Two Level Routing (Regular)         0.03%  195.81 sec  195.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  195.81 sec  195.81 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1d                                1.41%  195.81 sec  195.82 sec  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | +-Detoured routing (1T)                 1.38%  195.81 sec  195.82 sec  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1e                                0.06%  195.82 sec  195.82 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Route legalization                    0.03%  195.82 sec  195.82 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Legalize Blockage Violations        0.01%  195.82 sec  195.82 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1f                                0.21%  195.82 sec  195.82 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Congestion clean                      0.19%  195.82 sec  195.82 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1g                                1.83%  195.82 sec  195.83 sec  0.01 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          1.81%  195.82 sec  195.83 sec  0.01 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1h                                0.53%  195.84 sec  195.84 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.51%  195.84 sec  195.84 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Layer assignment (1T)                   0.13%  195.84 sec  195.84 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Net group 2                               2.05%  195.84 sec  195.86 sec  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | | +-Generate topology                       0.57%  195.84 sec  195.85 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1a                                0.14%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern routing (1T)                  0.08%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1b                                0.05%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1c                                0.00%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1d                                0.00%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1e                                0.05%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Route legalization                    0.02%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Legalize Blockage Violations        0.01%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1f                                0.00%  195.85 sec  195.85 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1g                                0.37%  195.85 sec  195.85 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.35%  195.85 sec  195.85 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1h                                0.09%  195.85 sec  195.86 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.08%  195.85 sec  195.86 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Layer assignment (1T)                   0.10%  195.86 sec  195.86 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Net group 3                               1.69%  195.86 sec  195.87 sec  0.01 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | | +-Generate topology                       0.44%  195.86 sec  195.86 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1a                                0.12%  195.86 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern routing (1T)                  0.08%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1b                                0.04%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1c                                0.00%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1d                                0.00%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1e                                0.05%  195.87 sec  195.87 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | +-Route legalization                    0.02%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Legalize Blockage Violations        0.01%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1f                                0.00%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1g                                0.27%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.25%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1h                                0.04%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.02%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Net group 4                               2.00%  195.87 sec  195.89 sec  0.02 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | +-Generate topology                       0.42%  195.87 sec  195.87 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1a                                0.11%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern routing (1T)                  0.08%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1b                                0.04%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1c                                0.00%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1d                                0.00%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1e                                0.03%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Route legalization                    0.00%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1f                                0.00%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1g                                0.16%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.14%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1h                                0.14%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.12%  195.88 sec  195.88 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Layer assignment (1T)                   0.16%  195.88 sec  195.89 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Net group 5                               1.89%  195.89 sec  195.90 sec  0.01 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | | +-Generate topology                       0.14%  195.89 sec  195.89 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1a                                0.16%  195.89 sec  195.89 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern routing (1T)                  0.07%  195.89 sec  195.89 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.05%  195.89 sec  195.89 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1b                                0.11%  195.89 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Monotonic routing (1T)                0.07%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1c                                0.13%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Two level Routing                     0.11%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1d                                0.16%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Detoured routing (1T)                 0.15%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1e                                0.03%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Route legalization                    0.00%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1f                                0.04%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Congestion clean                      0.02%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1g                                0.09%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.07%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1h                                0.04%  195.90 sec  195.90 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.02%  195.90 sec  195.90 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | +-Net group 6                               2.40%  195.90 sec  195.92 sec  0.02 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | +-Generate topology                       0.00%  195.90 sec  195.90 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1a                                0.23%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern routing (1T)                  0.07%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.05%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Add via demand to 2D                  0.06%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1b                                0.11%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Monotonic routing (1T)                0.07%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1c                                0.13%  195.91 sec  195.91 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | +-Two level Routing                     0.11%  195.91 sec  195.91 sec  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Two Level Routing (Regular)         0.02%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | | +-Two Level Routing (Strong)          0.03%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1d                                0.15%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Detoured routing (1T)                 0.13%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1e                                0.03%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Route legalization                    0.00%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1f                                0.04%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Congestion clean                      0.02%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1g                                0.06%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.04%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Phase 1h                                0.06%  195.91 sec  195.92 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | | +-Post Routing                          0.04%  195.91 sec  195.91 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Layer assignment (1T)                   0.06%  195.92 sec  195.92 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       +-Export 3D cong map                          1.55%  196.11 sec  196.13 sec  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)       | +-Export 2D cong map                        0.12%  196.12 sec  196.13 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       +-Extract Global 3D Wires                     0.01%  196.13 sec  196.13 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       +-Track Assignment (1T)                       2.95%  196.13 sec  196.15 sec  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | +-Initialization                            0.00%  196.13 sec  196.13 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Track Assignment Kernel                   2.89%  196.13 sec  196.15 sec  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)       | +-Free Memory                               0.00%  196.15 sec  196.15 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       +-Export                                     12.83%  196.15 sec  196.25 sec  0.10 sec  0.11 sec 
[12/07 19:12:59    261s] (I)       | +-Export DB wires                           0.18%  196.15 sec  196.15 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Export all nets                         0.12%  196.15 sec  196.15 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | | +-Set wire vias                           0.02%  196.15 sec  196.15 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       | +-Report wirelength                         5.13%  196.15 sec  196.19 sec  0.04 sec  0.04 sec 
[12/07 19:12:59    261s] (I)       | +-Update net boxes                          7.45%  196.19 sec  196.25 sec  0.06 sec  0.07 sec 
[12/07 19:12:59    261s] (I)       | +-Update timing                             0.00%  196.25 sec  196.25 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)       +-Postprocess design                          0.27%  196.25 sec  196.25 sec  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)      ======================= Summary by functions ========================
[12/07 19:12:59    261s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 19:12:59    261s] (I)      ---------------------------------------------------------------------
[12/07 19:12:59    261s] (I)        0  Early Global Route kernel           100.00%  0.78 sec  0.45 sec 
[12/07 19:12:59    261s] (I)        1  Global Routing                       41.03%  0.32 sec  0.14 sec 
[12/07 19:12:59    261s] (I)        1  Import and model                     40.76%  0.32 sec  0.17 sec 
[12/07 19:12:59    261s] (I)        1  Export                               12.83%  0.10 sec  0.11 sec 
[12/07 19:12:59    261s] (I)        1  Track Assignment (1T)                 2.95%  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)        1  Export 3D cong map                    1.55%  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        1  Postprocess design                    0.27%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Create route DB                      26.89%  0.21 sec  0.09 sec 
[12/07 19:12:59    261s] (I)        2  Create place DB                       9.36%  0.07 sec  0.07 sec 
[12/07 19:12:59    261s] (I)        2  Update net boxes                      7.45%  0.06 sec  0.07 sec 
[12/07 19:12:59    261s] (I)        2  Net group 1                           6.03%  0.05 sec  0.04 sec 
[12/07 19:12:59    261s] (I)        2  Report wirelength                     5.13%  0.04 sec  0.04 sec 
[12/07 19:12:59    261s] (I)        2  Create route kernel                   4.02%  0.03 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Track Assignment Kernel               2.89%  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)        2  Net group 6                           2.40%  0.02 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        2  Net group 2                           2.05%  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)        2  Net group 4                           2.00%  0.02 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        2  Net group 5                           1.89%  0.01 sec  0.02 sec 
[12/07 19:12:59    261s] (I)        2  Net group 3                           1.69%  0.01 sec  0.02 sec 
[12/07 19:12:59    261s] (I)        2  Export DB wires                       0.18%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Initialization                        0.04%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        3  Import route data (1T)               26.77%  0.21 sec  0.08 sec 
[12/07 19:12:59    261s] (I)        3  Import place data                     9.35%  0.07 sec  0.07 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1g                              2.78%  0.02 sec  0.03 sec 
[12/07 19:12:59    261s] (I)        3  Generate topology                     2.25%  0.02 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1d                              1.73%  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1a                              1.03%  0.01 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1h                              0.89%  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1b                              0.57%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        3  Layer assignment (1T)                 0.46%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1c                              0.41%  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1f                              0.29%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        3  Phase 1e                              0.25%  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        3  Export all nets                       0.12%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Read blockages ( Layer 2-11 )         9.65%  0.08 sec  0.03 sec 
[12/07 19:12:59    261s] (I)        4  Read nets                             7.01%  0.05 sec  0.05 sec 
[12/07 19:12:59    261s] (I)        4  Model blockage capacity               4.63%  0.04 sec  0.04 sec 
[12/07 19:12:59    261s] (I)        4  Post Routing                          3.46%  0.03 sec  0.04 sec 
[12/07 19:12:59    261s] (I)        4  Read instances and placement          2.35%  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)        4  Detoured routing (1T)                 1.66%  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        4  Read prerouted                        1.15%  0.01 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        4  Read unlegalized nets                 0.58%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Pattern routing (1T)                  0.48%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Two level Routing                     0.36%  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        4  Initialize 3D grid graph              0.35%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Monotonic routing (1T)                0.28%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Congestion clean                      0.23%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Pattern Routing Avoiding Blockages    0.18%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Add via demand to 2D                  0.06%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Move terms for access (1T)            0.04%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Initialize 3D capacity                4.30%  0.03 sec  0.04 sec 
[12/07 19:12:59    261s] (I)        5  Read PG blockages                     2.84%  0.02 sec  0.02 sec 
[12/07 19:12:59    261s] (I)        5  Read other blockages                  0.70%  0.01 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Read clock blockages                  0.65%  0.01 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Read instance blockages               0.47%  0.00 sec  0.01 sec 
[12/07 19:12:59    261s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Two Level Routing (Regular)           0.08%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 19:12:59    261s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.8)
[12/07 19:12:59    261s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:12:59    261s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[12/07 19:12:59    261s]     Routing using eGR in eGR->NR Step done.
[12/07 19:12:59    261s]     Routing using NR in eGR->NR Step...
[12/07 19:12:59    261s] 
[12/07 19:12:59    261s] CCOPT: Preparing to route 14 clock nets with NanoRoute.
[12/07 19:12:59    261s]   All net are default rule.
[12/07 19:12:59    261s]   Preferred NanoRoute mode settings: Current
[12/07 19:12:59    261s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 19:12:59    261s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[12/07 19:12:59    261s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 19:12:59    261s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[12/07 19:12:59    261s]       Clock detailed routing...
[12/07 19:12:59    261s]         NanoRoute...
[12/07 19:12:59    261s] 
[12/07 19:12:59    261s] route_global_detail
[12/07 19:12:59    261s] 
[12/07 19:12:59    261s] #Start route_global_detail on Thu Dec  7 19:12:59 2023
[12/07 19:12:59    261s] #
[12/07 19:12:59    261s] ### Time Record (route_global_detail) is installed.
[12/07 19:12:59    261s] ### Time Record (Pre Callback) is installed.
[12/07 19:12:59    261s] ### Time Record (Pre Callback) is uninstalled.
[12/07 19:12:59    261s] ### Time Record (DB Import) is installed.
[12/07 19:12:59    261s] ### Time Record (Timing Data Generation) is installed.
[12/07 19:12:59    261s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 19:12:59    261s] ### Net info: total nets: 32206
[12/07 19:12:59    261s] ### Net info: dirty nets: 0
[12/07 19:12:59    261s] ### Net info: marked as disconnected nets: 0
[12/07 19:12:59    261s] #num needed restored net=0
[12/07 19:12:59    261s] #need_extraction net=0 (total=32206)
[12/07 19:12:59    261s] ### Net info: fully routed nets: 14
[12/07 19:12:59    261s] ### Net info: trivial (< 2 pins) nets: 164
[12/07 19:12:59    261s] ### Net info: unrouted nets: 32028
[12/07 19:12:59    261s] ### Net info: re-extraction nets: 0
[12/07 19:12:59    261s] ### Net info: selected nets: 14
[12/07 19:12:59    261s] ### Net info: ignored nets: 0
[12/07 19:12:59    261s] ### Net info: skip routing nets: 0
[12/07 19:12:59    261s] ### import design signature (3): route=496780963 fixed_route=1639741793 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2139617601 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=327983870 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[12/07 19:12:59    261s] ### Time Record (DB Import) is uninstalled.
[12/07 19:12:59    261s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[12/07 19:12:59    261s] #
[12/07 19:12:59    261s] #Wire/Via statistics before line assignment ...
[12/07 19:12:59    261s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:12:59    261s] #Total wire length = 5116 um.
[12/07 19:12:59    261s] #Total half perimeter of net bounding box = 2400 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal2 = 917 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal3 = 2433 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal4 = 1601 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal5 = 92 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal6 = 7 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal7 = 5 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal8 = 1 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal9 = 20 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal10 = 41 um.
[12/07 19:12:59    261s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:12:59    261s] #Total number of vias = 3339
[12/07 19:12:59    261s] #Up-Via Summary (total 3339):
[12/07 19:12:59    261s] #           
[12/07 19:12:59    261s] #-----------------------
[12/07 19:12:59    261s] # Metal1           1159
[12/07 19:12:59    261s] # Metal2           1367
[12/07 19:12:59    261s] # Metal3            636
[12/07 19:12:59    261s] # Metal4             41
[12/07 19:12:59    261s] # Metal5             30
[12/07 19:12:59    261s] # Metal6             27
[12/07 19:12:59    261s] # Metal7             27
[12/07 19:12:59    261s] # Metal8             27
[12/07 19:12:59    261s] # Metal9             25
[12/07 19:12:59    261s] #-----------------------
[12/07 19:12:59    261s] #                  3339 
[12/07 19:12:59    261s] #
[12/07 19:12:59    261s] ### Time Record (Data Preparation) is installed.
[12/07 19:12:59    261s] #Start routing data preparation on Thu Dec  7 19:12:59 2023
[12/07 19:12:59    261s] #
[12/07 19:12:59    262s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:12:59    262s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:12:59    262s] #Voltage range [0.000 - 1.000] has 32204 nets.
[12/07 19:12:59    262s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:12:59    262s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:12:59    262s] #Build and mark too close pins for the same net.
[12/07 19:12:59    262s] ### Time Record (Cell Pin Access) is installed.
[12/07 19:12:59    262s] #Initial pin access analysis.
[12/07 19:13:02    264s] #Detail pin access analysis.
[12/07 19:13:02    264s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 19:13:02    264s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/07 19:13:02    264s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:13:02    264s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/07 19:13:02    264s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/07 19:13:02    264s] #Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
[12/07 19:13:02    264s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[12/07 19:13:02    264s] #pin_access_rlayer=2(Metal2)
[12/07 19:13:02    264s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[12/07 19:13:02    264s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 19:13:02    265s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1702.99 (MB), peak = 2012.55 (MB)
[12/07 19:13:02    265s] #Regenerating Ggrids automatically.
[12/07 19:13:02    265s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/07 19:13:02    265s] #Using automatically generated G-grids.
[12/07 19:13:03    266s] #Done routing data preparation.
[12/07 19:13:03    266s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1708.36 (MB)[12/07 19:13:03    266s] ### Time Record (Data Preparation) is uninstalled.
, peak = 2012.55 (MB)
[12/07 19:13:03    266s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:13:03    266s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:13:03    266s] #Voltage range [0.000 - 1.000] has 32204 nets.
[12/07 19:13:03    266s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:13:03    266s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:13:03    266s] 
[12/07 19:13:03    266s] Trim Metal Layers:
[12/07 19:13:03    266s] LayerId::1 widthSet size::1
[12/07 19:13:03    266s] LayerId::2 widthSet size::1
[12/07 19:13:03    266s] LayerId::3 widthSet size::1
[12/07 19:13:03    266s] LayerId::4 widthSet size::1
[12/07 19:13:03    266s] LayerId::5 widthSet size::1
[12/07 19:13:03    266s] LayerId::6 widthSet size::1
[12/07 19:13:03    266s] LayerId::7 widthSet size::1
[12/07 19:13:03    266s] LayerId::8 widthSet size::1
[12/07 19:13:03    266s] LayerId::9 widthSet size::1
[12/07 19:13:03    266s] LayerId::10 widthSet size::1
[12/07 19:13:03    266s] LayerId::11 widthSet size::1
[12/07 19:13:03    266s] eee: pegSigSF::1.070000
[12/07 19:13:03    266s] Updating RC grid for preRoute extraction ...
[12/07 19:13:03    266s] Initializing multi-corner resistance tables ...
[12/07 19:13:03    266s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:13:03    266s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:13:03    266s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:13:03    266s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:03    266s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:13:03    266s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.815200 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:13:03    266s] ### Successfully loaded pre-route RC model
[12/07 19:13:03    266s] ### Time Record (Line Assignment) is installed.
[12/07 19:13:03    266s] #
[12/07 19:13:03    266s] #Distribution of nets:
[12/07 19:13:03    266s] #  
[12/07 19:13:03    266s] # #pin range           #net       %
[12/07 19:13:03    266s] #------------------------------------
[12/07 19:13:03    266s] #          2           27074 ( 84.1%)
[12/07 19:13:03    266s] #          3            2190 (  6.8%)
[12/07 19:13:03    266s] #          4            1140 (  3.5%)
[12/07 19:13:03    266s] #          5             418 (  1.3%)
[12/07 19:13:03    266s] #          6              76 (  0.2%)
[12/07 19:13:03    266s] #          7              44 (  0.1%)
[12/07 19:13:03    266s] #          8              13 (  0.0%)
[12/07 19:13:03    266s] #          9              13 (  0.0%)
[12/07 19:13:03    266s] #  10  -  19             781 (  2.4%)
[12/07 19:13:03    266s] #  20  -  29              50 (  0.2%)
[12/07 19:13:03    266s] #  30  -  39              80 (  0.2%)
[12/07 19:13:03    266s] #  40  -  49              61 (  0.2%)
[12/07 19:13:03    266s] #  50  -  59              42 (  0.1%)
[12/07 19:13:03    266s] #  60  -  69              32 (  0.1%)
[12/07 19:13:03    266s] #  70  -  79              17 (  0.1%)
[12/07 19:13:03    266s] #  80  -  89               3 (  0.0%)
[12/07 19:13:03    266s] #  90  -  99               6 (  0.0%)
[12/07 19:13:03    266s] #  100 - 199               2 (  0.0%)
[12/07 19:13:03    266s] #     >=2000               0 (  0.0%)
[12/07 19:13:03    266s] #
[12/07 19:13:03    266s] #Total: 32206 nets, 32042 non-trivial nets
[12/07 19:13:03    266s] #                              #net       %
[12/07 19:13:03    266s] #-------------------------------------------
[12/07 19:13:03    266s] #  Fully global routed           14 ( 0.0%)
[12/07 19:13:03    266s] #  Clock                         14
[12/07 19:13:03    266s] #  Extra space                   14
[12/07 19:13:03    266s] #  Prefer layer range            14
[12/07 19:13:03    266s] #
[12/07 19:13:03    266s] #Nets in 1 layer range:
[12/07 19:13:03    266s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/07 19:13:03    266s] #---------------------------------------------------------
[12/07 19:13:03    266s] #             Metal3           Metal4          14 (  0.0%)
[12/07 19:13:03    266s] #
[12/07 19:13:03    266s] #14 nets selected.
[12/07 19:13:03    266s] #
[12/07 19:13:04    266s] ### 
[12/07 19:13:04    266s] ### Net length summary before Line Assignment:
[12/07 19:13:04    266s] ### Layer     H-Len   V-Len         Total       #Up-Via
[12/07 19:13:04    266s] ### ---------------------------------------------------
[12/07 19:13:04    266s] ### Metal1        0       0       0(  0%)    1159( 34%)
[12/07 19:13:04    266s] ### Metal2        0     915     915( 18%)    1407( 42%)
[12/07 19:13:04    266s] ### Metal3     2434       0    2434( 48%)     638( 19%)
[12/07 19:13:04    266s] ### Metal4        0    1600    1600( 31%)      41(  1%)
[12/07 19:13:04    266s] ### Metal5       92       0      92(  2%)      30(  1%)
[12/07 19:13:04    266s] ### Metal6        0       7       7(  0%)      27(  1%)
[12/07 19:13:04    266s] ### Metal7        5       0       5(  0%)      27(  1%)
[12/07 19:13:04    266s] ### Metal8        0       0       0(  0%)      27(  1%)
[12/07 19:13:04    266s] ### Metal9       20       0      20(  0%)      25(  1%)
[12/07 19:13:04    266s] ### Metal10       0      41      41(  1%)       0(  0%)
[12/07 19:13:04    266s] ### Metal11       0       0       0(  0%)       0(  0%)
[12/07 19:13:04    266s] ### ---------------------------------------------------
[12/07 19:13:04    266s] ###            2551    2564    5116          3381      
[12/07 19:13:04    266s] ### 
[12/07 19:13:04    266s] ### Net length and overlap summary after Line Assignment:
[12/07 19:13:04    266s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/07 19:13:04    266s] ### ----------------------------------------------------------------------------
[12/07 19:13:04    266s] ### Metal1        0       0       0(  0%)    1159( 37%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal2        0    1016    1016( 20%)    1283( 41%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal3     2402       0    2402( 46%)     524( 17%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal4        0    1567    1567( 30%)      37(  1%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal5       87       0      87(  2%)      28(  1%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal6        0       5       5(  0%)      24(  1%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal7       12       0      12(  0%)      24(  1%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal8        0      12      12(  0%)      22(  1%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal9       37       0      37(  1%)      14(  0%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal10       0      31      31(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 19:13:04    266s] ### ----------------------------------------------------------------------------
[12/07 19:13:04    266s] ###            2539    2634    5173          3115          0           0        
[12/07 19:13:04    266s] #
[12/07 19:13:04    266s] #Line Assignment statistics:
[12/07 19:13:04    266s] #Cpu time = 00:00:00
[12/07 19:13:04    266s] #Elapsed time = 00:00:00
[12/07 19:13:04    266s] #Increased memory = 4.74 (MB)
[12/07 19:13:04    266s] #Total memory = 1769.89 (MB)
[12/07 19:13:04    266s] #Peak memory = 2012.55 (MB)
[12/07 19:13:04    266s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:2.0 GB
[12/07 19:13:04    266s] ### Time Record (Line Assignment) is uninstalled.
[12/07 19:13:04    266s] #
[12/07 19:13:04    266s] #Wire/Via statistics after line assignment ...
[12/07 19:13:04    266s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:13:04    266s] #Total wire length = 5174 um.
[12/07 19:13:04    266s] #Total half perimeter of net bounding box = 2400 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal2 = 1017 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal3 = 2403 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal4 = 1568 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal5 = 87 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal6 = 6 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal7 = 12 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal8 = 12 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal9 = 37 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal10 = 32 um.
[12/07 19:13:04    266s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:13:04    266s] #Total number of vias = 3115
[12/07 19:13:04    266s] #Up-Via Summary (total 3115):
[12/07 19:13:04    266s] #           
[12/07 19:13:04    266s] #-----------------------
[12/07 19:13:04    266s] # Metal1           1159
[12/07 19:13:04    266s] # Metal2           1283
[12/07 19:13:04    266s] # Metal3            524
[12/07 19:13:04    266s] # Metal4             37
[12/07 19:13:04    266s] # Metal5             28
[12/07 19:13:04    266s] # Metal6             24
[12/07 19:13:04    266s] # Metal7             24
[12/07 19:13:04    266s] # Metal8             22
[12/07 19:13:04    266s] # Metal9             14
[12/07 19:13:04    266s] #-----------------------
[12/07 19:13:04    266s] #                  3115 
[12/07 19:13:04    266s] #
[12/07 19:13:04    266s] #Routing data preparation, pin analysis, line assignment statistics:
[12/07 19:13:04    266s] #Cpu time = 00:00:05
[12/07 19:13:04    266s] #Elapsed time = 00:00:05
[12/07 19:13:04    266s] #Increased memory = 32.96 (MB)
[12/07 19:13:04    266s] #Total memory = 1727.86 (MB)
[12/07 19:13:04    266s] #Peak memory = 2012.55 (MB)
[12/07 19:13:04    266s] #RTESIG:78da95934f4f032110c53dfb2926b48735b195816e81831713af6a1af5bac12edd6c64c1
[12/07 19:13:04    266s] #       2caca6df5efc1393369bc5721bf8e5cdbc9761367fbedd0061b844b90854a90ae16ec338
[12/07 19:13:04    266s] #       15542c5095e515c32a3d3ddd90f3d9fcfee19101011d42dbb8aaf3b5b9de5abf7d85d876
[12/07 19:13:04    266s] #       ad6b7e6e904011629fea4b1882e92198185375f12b2020f68381e2c57b3b4a08093b6dc3
[12/07 19:13:04    266s] #       1f52ef9deeda2dd466a7071b8f685cad0ef1b19e5c01a350b42e9ac6f4a30ca7f494b63c
[12/07 19:13:04    266s] #       49667c94520289fecd5bdfecc1fa14d047db9be978d4b19d8c7b8a3c6b1f91cb8361339a
[12/07 19:13:04    266s] #       58f2d37071122ed72996c4a7208c1bbaf191d98ae7f24d7dd7a0968a7e1d2876d6eb380e
[12/07 19:13:04    266s] #       8ab452e43ba5e9f051a4d9b09c5e94343f0279e71929a9289010b5ab755f4f5a952ae939
[12/07 19:13:04    266s] #       ef260361c8642e10868ae6ff02aafcc63046d97fa0720a3afb04bb0b5caf
[12/07 19:13:04    266s] #
[12/07 19:13:04    266s] #Skip comparing routing design signature in db-snapshot flow
[12/07 19:13:04    266s] ### Time Record (Detail Routing) is installed.
[12/07 19:13:04    266s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:13:04    266s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:13:04    266s] #Voltage range [0.000 - 1.000] has 32204 nets.
[12/07 19:13:04    266s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:13:04    266s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:13:04    266s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:13:04    266s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:13:04    266s] #Voltage range [0.000 - 1.000] has 32204 nets.
[12/07 19:13:04    266s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:13:04    266s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:13:04    266s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:13:04    266s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:13:04    266s] #Voltage range [0.000 - 1.000] has 32204 nets.
[12/07 19:13:04    266s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:13:04    266s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:13:04    267s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:13:04    267s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:13:04    267s] #Voltage range [0.000 - 1.000] has 32204 nets.
[12/07 19:13:04    267s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:13:04    267s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:13:04    267s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:13:04    267s] #
[12/07 19:13:04    267s] #Start Detail Routing..
[12/07 19:13:04    267s] #start initial detail routing ...
[12/07 19:13:04    267s] ### Design has 16 dirty nets
[12/07 19:13:12    275s] ### Gcell dirty-map stats: routing = 45.69%, drc-check-only = 10.52%
[12/07 19:13:12    275s] #   number of violations = 3
[12/07 19:13:12    275s] #
[12/07 19:13:12    275s] #    By Layer and Type :
[12/07 19:13:12    275s] #	          Short   Totals
[12/07 19:13:12    275s] #	Metal1        0        0
[12/07 19:13:12    275s] #	Metal2        0        0
[12/07 19:13:12    275s] #	Metal3        0        0
[12/07 19:13:12    275s] #	Metal4        3        3
[12/07 19:13:12    275s] #	Totals        3        3
[12/07 19:13:12    275s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1729.42 (MB), peak = 2012.55 (MB)
[12/07 19:13:12    275s] #start 1st optimization iteration ...
[12/07 19:13:13    275s] ### Gcell dirty-map stats: routing = 45.69%, drc-check-only = 10.52%
[12/07 19:13:13    275s] #   number of violations = 0
[12/07 19:13:13    275s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1731.20 (MB), peak = 2012.55 (MB)
[12/07 19:13:13    275s] #Complete Detail Routing.
[12/07 19:13:13    275s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:13:13    275s] #Total wire length = 5392 um.
[12/07 19:13:13    275s] #Total half perimeter of net bounding box = 2400 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal2 = 515 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal3 = 2808 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal4 = 1981 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal5 = 86 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal6 = 2 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal7 = 0 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:13:13    275s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:13:13    275s] #Total number of vias = 3083
[12/07 19:13:13    275s] #Up-Via Summary (total 3083):
[12/07 19:13:13    275s] #           
[12/07 19:13:13    275s] #-----------------------
[12/07 19:13:13    275s] # Metal1           1159
[12/07 19:13:13    275s] # Metal2           1082
[12/07 19:13:13    275s] # Metal3            827
[12/07 19:13:13    275s] # Metal4             13
[12/07 19:13:13    275s] # Metal5              2
[12/07 19:13:13    275s] #-----------------------
[12/07 19:13:13    275s] #                  3083 
[12/07 19:13:13    275s] #
[12/07 19:13:13    275s] #Total number of DRC violations = 0
[12/07 19:13:13    275s] ### Time Record (Detail Routing) is uninstalled.
[12/07 19:13:13    275s] #Cpu time = 00:00:09
[12/07 19:13:13    275s] #Elapsed time = 00:00:09
[12/07 19:13:13    275s] #Increased memory = 3.36 (MB)
[12/07 19:13:13    275s] #Total memory = 1731.21 (MB)
[12/07 19:13:13    275s] #Peak memory = 2012.55 (MB)
[12/07 19:13:13    275s] #Skip updating routing design signature in db-snapshot flow
[12/07 19:13:13    275s] #route_detail Statistics:
[12/07 19:13:13    275s] #Cpu time = 00:00:09
[12/07 19:13:13    275s] #Elapsed time = 00:00:09
[12/07 19:13:13    275s] #Increased memory = 3.36 (MB)
[12/07 19:13:13    275s] #Total memory = 1731.22 (MB)
[12/07 19:13:13    275s] #Peak memory = 2012.55 (MB)
[12/07 19:13:13    275s] ### Time Record (DB Export) is installed.
[12/07 19:13:13    275s] ### export design design signature (10): route=1612807472 fixed_route=1639741793 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1468648485 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=327983870 pin_access=1215557403 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:13:13    275s] ### Time Record (DB Export) is uninstalled.
[12/07 19:13:13    275s] ### Time Record (Post Callback) is installed.
[12/07 19:13:13    275s] ### Time Record (Post Callback) is uninstalled.
[12/07 19:13:13    275s] #
[12/07 19:13:13    275s] #route_global_detail statistics:
[12/07 19:13:13    275s] #Cpu time = 00:00:14
[12/07 19:13:13    275s] #Elapsed time = 00:00:14
[12/07 19:13:13    275s] #Increased memory = 44.45 (MB)
[12/07 19:13:13    275s] #Total memory = 1739.74 (MB)
[12/07 19:13:13    275s] #Peak memory = 2012.55 (MB)
[12/07 19:13:13    275s] #Number of warnings = 0
[12/07 19:13:13    275s] #Total number of warnings = 0
[12/07 19:13:13    275s] #Number of fails = 0
[12/07 19:13:13    275s] #Total number of fails = 0
[12/07 19:13:13    275s] #Complete route_global_detail on Thu Dec  7 19:13:13 2023
[12/07 19:13:13    275s] #
[12/07 19:13:13    275s] ### Time Record (route_global_detail) is uninstalled.
[12/07 19:13:13    275s] ### 
[12/07 19:13:13    275s] ###   Scalability Statistics
[12/07 19:13:13    275s] ### 
[12/07 19:13:13    275s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:13:13    275s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[12/07 19:13:13    275s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:13:13    275s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 19:13:13    275s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 19:13:13    275s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/07 19:13:13    275s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/07 19:13:13    275s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/07 19:13:13    275s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[12/07 19:13:13    275s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/07 19:13:13    275s] ###   Detail Routing                |        00:00:08|        00:00:08|             1.0|
[12/07 19:13:13    275s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[12/07 19:13:13    275s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[12/07 19:13:13    275s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:13:13    275s] ### 
[12/07 19:13:13    275s]         NanoRoute done. (took cpu=0:00:14.1 real=0:00:14.2)
[12/07 19:13:13    275s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:13    275s] UM:*                                                                   NanoRoute
[12/07 19:13:13    275s]       Clock detailed routing done.
[12/07 19:13:13    275s] Skipping check of guided vs. routed net lengths.
[12/07 19:13:13    275s] Set FIXED routing status on 14 net(s)
[12/07 19:13:13    275s] Set FIXED placed status on 13 instance(s)
[12/07 19:13:13    275s]       Route Remaining Unrouted Nets...
[12/07 19:13:13    275s] Running route_early_global to complete any remaining unrouted nets.
[12/07 19:13:13    275s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2319.1M, EPOCH TIME: 1701994393.366236
[12/07 19:13:13    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:13    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:13    275s] All LLGs are deleted
[12/07 19:13:13    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:13    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:13    275s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2319.1M, EPOCH TIME: 1701994393.366365
[12/07 19:13:13    275s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2319.1M, EPOCH TIME: 1701994393.366457
[12/07 19:13:13    275s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2319.1M, EPOCH TIME: 1701994393.366727
[12/07 19:13:13    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=2319.1M
[12/07 19:13:13    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=2319.1M
[12/07 19:13:13    275s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2319.05 MB )
[12/07 19:13:13    275s] (I)      ==================== Layers =====================
[12/07 19:13:13    275s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:13:13    275s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:13:13    275s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:13:13    275s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:13:13    275s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:13:13    275s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:13:13    275s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:13:13    275s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:13:13    275s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:13:13    275s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:13:13    275s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:13:13    275s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:13:13    275s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:13:13    275s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:13:13    275s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:13:13    275s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:13:13    275s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:13:13    275s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:13:13    275s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:13:13    275s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:13:13    275s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:13:13    275s] (I)      Started Import and model ( Curr Mem: 2319.05 MB )
[12/07 19:13:13    275s] (I)      Default pattern map key = filter_top_default.
[12/07 19:13:13    275s] (I)      == Non-default Options ==
[12/07 19:13:13    275s] (I)      Maximum routing layer                              : 11
[12/07 19:13:13    275s] (I)      Number of threads                                  : 1
[12/07 19:13:13    275s] (I)      Method to set GCell size                           : row
[12/07 19:13:13    275s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:13:13    275s] (I)      Use row-based GCell size
[12/07 19:13:13    275s] (I)      Use row-based GCell align
[12/07 19:13:13    275s] (I)      layer 0 area = 80000
[12/07 19:13:13    275s] (I)      layer 1 area = 80000
[12/07 19:13:13    275s] (I)      layer 2 area = 80000
[12/07 19:13:13    275s] (I)      layer 3 area = 80000
[12/07 19:13:13    275s] (I)      layer 4 area = 80000
[12/07 19:13:13    275s] (I)      layer 5 area = 80000
[12/07 19:13:13    275s] (I)      layer 6 area = 80000
[12/07 19:13:13    275s] (I)      layer 7 area = 80000
[12/07 19:13:13    275s] (I)      layer 8 area = 80000
[12/07 19:13:13    275s] (I)      layer 9 area = 400000
[12/07 19:13:13    275s] (I)      layer 10 area = 400000
[12/07 19:13:13    275s] (I)      GCell unit size   : 3420
[12/07 19:13:13    275s] (I)      GCell multiplier  : 1
[12/07 19:13:13    275s] (I)      GCell row height  : 3420
[12/07 19:13:13    275s] (I)      Actual row height : 3420
[12/07 19:13:13    275s] (I)      GCell align ref   : 40000 40280
[12/07 19:13:13    275s] [NR-eGR] Track table information for default rule: 
[12/07 19:13:13    275s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:13:13    275s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:13:13    275s] (I)      ================== Default via ===================
[12/07 19:13:13    275s] (I)      +----+------------------+------------------------+
[12/07 19:13:13    275s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[12/07 19:13:13    275s] (I)      +----+------------------+------------------------+
[12/07 19:13:13    275s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[12/07 19:13:13    275s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[12/07 19:13:13    275s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[12/07 19:13:13    275s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[12/07 19:13:13    275s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[12/07 19:13:13    275s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[12/07 19:13:13    275s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[12/07 19:13:13    275s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[12/07 19:13:13    275s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[12/07 19:13:13    275s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[12/07 19:13:13    275s] (I)      +----+------------------+------------------------+
[12/07 19:13:13    275s] [NR-eGR] Read 43156 PG shapes
[12/07 19:13:13    275s] [NR-eGR] Read 0 clock shapes
[12/07 19:13:13    275s] [NR-eGR] Read 0 other shapes
[12/07 19:13:13    275s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:13:13    275s] [NR-eGR] #Instance Blockages : 0
[12/07 19:13:13    275s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:13:13    275s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:13:13    275s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:13:13    275s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:13:13    275s] [NR-eGR] #Other Blockages    : 0
[12/07 19:13:13    275s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:13:13    275s] [NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 3157
[12/07 19:13:13    275s] [NR-eGR] Read 32042 nets ( ignored 14 )
[12/07 19:13:13    275s] (I)      early_global_route_priority property id does not exist.
[12/07 19:13:13    275s] (I)      Read Num Blocks=43156  Num Prerouted Wires=3157  Num CS=0
[12/07 19:13:13    275s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 1374
[12/07 19:13:13    275s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 1562
[12/07 19:13:13    275s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 213
[12/07 19:13:13    275s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 7
[12/07 19:13:13    275s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 1
[12/07 19:13:13    275s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:13:13    275s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:13:13    275s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:13:13    275s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:13:13    275s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:13:13    275s] (I)      Number of ignored nets                =     14
[12/07 19:13:13    275s] (I)      Number of connected nets              =      0
[12/07 19:13:13    275s] (I)      Number of fixed nets                  =     14.  Ignored: Yes
[12/07 19:13:13    275s] (I)      Number of clock nets                  =     14.  Ignored: No
[12/07 19:13:13    275s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:13:13    275s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:13:13    275s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:13:13    275s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:13:13    275s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:13:13    275s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:13:13    275s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:13:13    275s] (I)      Ndr track 0 does not exist
[12/07 19:13:13    275s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:13:13    275s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:13:13    275s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:13:13    275s] (I)      Site width          :   400  (dbu)
[12/07 19:13:13    275s] (I)      Row height          :  3420  (dbu)
[12/07 19:13:13    275s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:13:13    275s] (I)      GCell width         :  3420  (dbu)
[12/07 19:13:13    275s] (I)      GCell height        :  3420  (dbu)
[12/07 19:13:13    275s] (I)      Grid                :   207   206    11
[12/07 19:13:13    275s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:13:13    275s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:13:13    275s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:13:13    275s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:13:13    275s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:13:13    275s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:13:13    275s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:13:13    275s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:13:13    275s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:13:13    275s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:13:13    275s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:13:13    275s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:13:13    275s] (I)      --------------------------------------------------------
[12/07 19:13:13    275s] 
[12/07 19:13:13    275s] [NR-eGR] ============ Routing rule table ============
[12/07 19:13:13    275s] [NR-eGR] Rule id: 1  Nets: 32028
[12/07 19:13:13    275s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:13:13    275s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:13:13    275s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:13:13    275s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:13:13    275s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:13:13    275s] [NR-eGR] ========================================
[12/07 19:13:13    275s] [NR-eGR] 
[12/07 19:13:13    275s] (I)      =============== Blocked Tracks ===============
[12/07 19:13:13    275s] (I)      +-------+---------+----------+---------------+
[12/07 19:13:13    275s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:13:13    275s] (I)      +-------+---------+----------+---------------+
[12/07 19:13:13    275s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:13:13    275s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:13:13    275s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:13:13    275s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:13:13    275s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:13:13    275s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:13:13    275s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:13:13    275s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:13:13    275s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:13:13    275s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:13:13    275s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:13:13    275s] (I)      +-------+---------+----------+---------------+
[12/07 19:13:13    275s] (I)      Finished Import and model ( CPU: 0.16 sec, Real: 0.34 sec, Curr Mem: 2339.75 MB )
[12/07 19:13:13    275s] (I)      Reset routing kernel
[12/07 19:13:13    275s] (I)      Started Global Routing ( Curr Mem: 2339.75 MB )
[12/07 19:13:13    275s] (I)      totalPins=91090  totalGlobalPin=88097 (96.71%)
[12/07 19:13:13    275s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:13:13    275s] (I)      
[12/07 19:13:13    275s] (I)      ============  Phase 1a Route ============
[12/07 19:13:13    275s] [NR-eGR] Layer group 1: route 32028 net(s) in layer range [2, 11]
[12/07 19:13:13    276s] (I)      Usage: 207005 = (105275 H, 101730 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.740e+05um V)
[12/07 19:13:13    276s] (I)      
[12/07 19:13:13    276s] (I)      ============  Phase 1b Route ============
[12/07 19:13:13    276s] (I)      Usage: 207005 = (105275 H, 101730 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.740e+05um V)
[12/07 19:13:13    276s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.539786e+05um
[12/07 19:13:13    276s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:13:13    276s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:13:13    276s] (I)      
[12/07 19:13:13    276s] (I)      ============  Phase 1c Route ============
[12/07 19:13:13    276s] (I)      Usage: 207005 = (105275 H, 101730 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.740e+05um V)
[12/07 19:13:13    276s] (I)      
[12/07 19:13:13    276s] (I)      ============  Phase 1d Route ============
[12/07 19:13:13    276s] (I)      Usage: 207005 = (105275 H, 101730 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.740e+05um V)
[12/07 19:13:13    276s] (I)      
[12/07 19:13:13    276s] (I)      ============  Phase 1e Route ============
[12/07 19:13:13    276s] (I)      Usage: 207005 = (105275 H, 101730 V) = (6.85% H, 7.14% V) = (1.800e+05um H, 1.740e+05um V)
[12/07 19:13:13    276s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.539786e+05um
[12/07 19:13:13    276s] (I)      
[12/07 19:13:13    276s] (I)      ============  Phase 1l Route ============
[12/07 19:13:13    276s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:13:13    276s] (I)      Layer  2:     340202    105935         9           0      362819    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Layer  3:     370444    100639         1           0      381924    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Layer  4:     340202     34253         0           0      362819    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Layer  5:     370444     12634         0           0      381924    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Layer  6:     340202      1541         0           0      362819    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Layer  7:     370444        78         0           0      381924    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:13:13    276s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:13:13    276s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:13:13    276s] (I)      Total:       2953791    255080        10      137044     3139823    ( 4.18%) 
[12/07 19:13:14    276s] (I)      
[12/07 19:13:14    276s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:13:14    276s] [NR-eGR]                        OverCon            
[12/07 19:13:14    276s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:13:14    276s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 19:13:14    276s] [NR-eGR] ----------------------------------------------
[12/07 19:13:14    276s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal2 ( 2)         8( 0.02%)   ( 0.02%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR] ----------------------------------------------
[12/07 19:13:14    276s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[12/07 19:13:14    276s] [NR-eGR] 
[12/07 19:13:14    276s] (I)      Finished Global Routing ( CPU: 0.28 sec, Real: 0.46 sec, Curr Mem: 2345.75 MB )
[12/07 19:13:14    276s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:13:14    276s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:13:14    276s] (I)      ============= Track Assignment ============
[12/07 19:13:14    276s] (I)      Started Track Assignment (1T) ( Curr Mem: 2345.75 MB )
[12/07 19:13:14    276s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:13:14    276s] (I)      Run Multi-thread track assignment
[12/07 19:13:14    276s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.27 sec, Curr Mem: 2345.75 MB )
[12/07 19:13:14    276s] (I)      Started Export ( Curr Mem: 2345.75 MB )
[12/07 19:13:14    276s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:13:14    276s] [NR-eGR] -------------------------------------
[12/07 19:13:14    276s] [NR-eGR]  Metal1   (1H)             0   92220 
[12/07 19:13:14    276s] [NR-eGR]  Metal2   (2V)        136517  130665 
[12/07 19:13:14    276s] [NR-eGR]  Metal3   (3H)        168608   10477 
[12/07 19:13:14    276s] [NR-eGR]  Metal4   (4V)         53695    2393 
[12/07 19:13:14    276s] [NR-eGR]  Metal5   (5H)         21539     138 
[12/07 19:13:14    276s] [NR-eGR]  Metal6   (6V)          2634       4 
[12/07 19:13:14    276s] [NR-eGR]  Metal7   (7H)           134       0 
[12/07 19:13:14    276s] [NR-eGR]  Metal8   (8V)             0       0 
[12/07 19:13:14    276s] [NR-eGR]  Metal9   (9H)             0       0 
[12/07 19:13:14    276s] [NR-eGR]  Metal10  (10V)            0       0 
[12/07 19:13:14    276s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:13:14    276s] [NR-eGR] -------------------------------------
[12/07 19:13:14    276s] [NR-eGR]           Total       383127  235897 
[12/07 19:13:14    276s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:13:14    276s] [NR-eGR] Total half perimeter of net bounding box: 303574um
[12/07 19:13:14    276s] [NR-eGR] Total length: 383127um, number of vias: 235897
[12/07 19:13:14    276s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:13:14    276s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 19:13:14    276s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:13:14    276s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2345.75 MB )
[12/07 19:13:14    276s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 1.32 sec, Curr Mem: 2332.75 MB )
[12/07 19:13:14    276s] (I)      ===================================== Runtime Summary ======================================
[12/07 19:13:14    276s] (I)       Step                                         %       Start      Finish      Real       CPU 
[12/07 19:13:14    276s] (I)      --------------------------------------------------------------------------------------------
[12/07 19:13:14    276s] (I)       Early Global Route kernel              100.00%  210.63 sec  211.95 sec  1.32 sec  0.96 sec 
[12/07 19:13:14    276s] (I)       +-Import and model                      25.94%  210.63 sec  210.97 sec  0.34 sec  0.16 sec 
[12/07 19:13:14    276s] (I)       | +-Create place DB                      5.77%  210.63 sec  210.71 sec  0.08 sec  0.08 sec 
[12/07 19:13:14    276s] (I)       | | +-Import place data                  5.77%  210.63 sec  210.71 sec  0.08 sec  0.08 sec 
[12/07 19:13:14    276s] (I)       | | | +-Read instances and placement     1.40%  210.63 sec  210.65 sec  0.02 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | | | +-Read nets                        4.34%  210.65 sec  210.71 sec  0.06 sec  0.07 sec 
[12/07 19:13:14    276s] (I)       | +-Create route DB                     17.51%  210.71 sec  210.94 sec  0.23 sec  0.08 sec 
[12/07 19:13:14    276s] (I)       | | +-Import route data (1T)            17.48%  210.71 sec  210.94 sec  0.23 sec  0.08 sec 
[12/07 19:13:14    276s] (I)       | | | +-Read blockages ( Layer 2-11 )    4.62%  210.82 sec  210.88 sec  0.06 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Read routing blockages         0.00%  210.82 sec  210.82 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Read instance blockages        0.28%  210.82 sec  210.83 sec  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Read PG blockages              0.76%  210.83 sec  210.84 sec  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Read clock blockages           0.38%  210.84 sec  210.84 sec  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Read other blockages           0.38%  210.84 sec  210.85 sec  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Read halo blockages            0.02%  210.85 sec  210.85 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Read boundary cut boxes        0.00%  210.85 sec  210.85 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | +-Read blackboxes                  0.00%  210.88 sec  210.88 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | +-Read prerouted                   0.15%  210.88 sec  210.88 sec  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | | | +-Read unlegalized nets            0.34%  210.88 sec  210.89 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | +-Read nets                        0.78%  210.89 sec  210.90 sec  0.01 sec  0.02 sec 
[12/07 19:13:14    276s] (I)       | | | +-Set up via pillars               0.03%  210.90 sec  210.90 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | | +-Initialize 3D grid graph         0.13%  210.91 sec  210.91 sec  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | | | +-Model blockage capacity          2.07%  210.91 sec  210.94 sec  0.03 sec  0.02 sec 
[12/07 19:13:14    276s] (I)       | | | | +-Initialize 3D capacity         1.95%  210.91 sec  210.93 sec  0.03 sec  0.02 sec 
[12/07 19:13:14    276s] (I)       | +-Read aux data                        0.00%  210.94 sec  210.94 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | +-Others data preparation              0.15%  210.94 sec  210.94 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | +-Create route kernel                  2.22%  210.94 sec  210.97 sec  0.03 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       +-Global Routing                        34.71%  210.97 sec  211.43 sec  0.46 sec  0.28 sec 
[12/07 19:13:14    276s] (I)       | +-Initialization                       0.95%  210.97 sec  210.99 sec  0.01 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | +-Net group 1                         19.01%  210.99 sec  211.24 sec  0.25 sec  0.26 sec 
[12/07 19:13:14    276s] (I)       | | +-Generate topology                  1.37%  210.99 sec  211.00 sec  0.02 sec  0.02 sec 
[12/07 19:13:14    276s] (I)       | | +-Phase 1a                           5.18%  211.01 sec  211.08 sec  0.07 sec  0.07 sec 
[12/07 19:13:14    276s] (I)       | | | +-Pattern routing (1T)             4.36%  211.01 sec  211.07 sec  0.06 sec  0.07 sec 
[12/07 19:13:14    276s] (I)       | | | +-Add via demand to 2D             0.74%  211.07 sec  211.08 sec  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | +-Phase 1b                           0.03%  211.08 sec  211.08 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | +-Phase 1c                           0.00%  211.08 sec  211.08 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | +-Phase 1d                           0.00%  211.08 sec  211.08 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | +-Phase 1e                           0.02%  211.08 sec  211.08 sec  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | | | +-Route legalization               0.00%  211.08 sec  211.08 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       | | +-Phase 1l                          11.82%  211.08 sec  211.24 sec  0.16 sec  0.15 sec 
[12/07 19:13:14    276s] (I)       | | | +-Layer assignment (1T)           11.55%  211.09 sec  211.24 sec  0.15 sec  0.15 sec 
[12/07 19:13:14    276s] (I)       | +-Clean cong LA                        0.00%  211.24 sec  211.24 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       +-Export 3D cong map                     1.03%  211.43 sec  211.45 sec  0.01 sec  0.02 sec 
[12/07 19:13:14    276s] (I)       | +-Export 2D cong map                   0.08%  211.45 sec  211.45 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       +-Extract Global 3D Wires                0.49%  211.45 sec  211.45 sec  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       +-Track Assignment (1T)                 20.18%  211.45 sec  211.72 sec  0.27 sec  0.28 sec 
[12/07 19:13:14    276s] (I)       | +-Initialization                       0.16%  211.45 sec  211.46 sec  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)       | +-Track Assignment Kernel             19.56%  211.46 sec  211.72 sec  0.26 sec  0.26 sec 
[12/07 19:13:14    276s] (I)       | +-Free Memory                          0.00%  211.72 sec  211.72 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       +-Export                                16.60%  211.72 sec  211.94 sec  0.22 sec  0.21 sec 
[12/07 19:13:14    276s] (I)       | +-Export DB wires                      9.17%  211.72 sec  211.84 sec  0.12 sec  0.12 sec 
[12/07 19:13:14    276s] (I)       | | +-Export all nets                    6.98%  211.73 sec  211.82 sec  0.09 sec  0.10 sec 
[12/07 19:13:14    276s] (I)       | | +-Set wire vias                      1.65%  211.82 sec  211.84 sec  0.02 sec  0.02 sec 
[12/07 19:13:14    276s] (I)       | +-Report wirelength                    2.94%  211.84 sec  211.88 sec  0.04 sec  0.03 sec 
[12/07 19:13:14    276s] (I)       | +-Update net boxes                     4.45%  211.88 sec  211.94 sec  0.06 sec  0.06 sec 
[12/07 19:13:14    276s] (I)       | +-Update timing                        0.00%  211.94 sec  211.94 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)       +-Postprocess design                     0.20%  211.94 sec  211.94 sec  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)      ===================== Summary by functions =====================
[12/07 19:13:14    276s] (I)       Lv  Step                                 %      Real       CPU 
[12/07 19:13:14    276s] (I)      ----------------------------------------------------------------
[12/07 19:13:14    276s] (I)        0  Early Global Route kernel      100.00%  1.32 sec  0.96 sec 
[12/07 19:13:14    276s] (I)        1  Global Routing                  34.71%  0.46 sec  0.28 sec 
[12/07 19:13:14    276s] (I)        1  Import and model                25.94%  0.34 sec  0.16 sec 
[12/07 19:13:14    276s] (I)        1  Track Assignment (1T)           20.18%  0.27 sec  0.28 sec 
[12/07 19:13:14    276s] (I)        1  Export                          16.60%  0.22 sec  0.21 sec 
[12/07 19:13:14    276s] (I)        1  Export 3D cong map               1.03%  0.01 sec  0.02 sec 
[12/07 19:13:14    276s] (I)        1  Extract Global 3D Wires          0.49%  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        1  Postprocess design               0.20%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        2  Track Assignment Kernel         19.56%  0.26 sec  0.26 sec 
[12/07 19:13:14    276s] (I)        2  Net group 1                     19.01%  0.25 sec  0.26 sec 
[12/07 19:13:14    276s] (I)        2  Create route DB                 17.51%  0.23 sec  0.08 sec 
[12/07 19:13:14    276s] (I)        2  Export DB wires                  9.17%  0.12 sec  0.12 sec 
[12/07 19:13:14    276s] (I)        2  Create place DB                  5.77%  0.08 sec  0.08 sec 
[12/07 19:13:14    276s] (I)        2  Update net boxes                 4.45%  0.06 sec  0.06 sec 
[12/07 19:13:14    276s] (I)        2  Report wirelength                2.94%  0.04 sec  0.03 sec 
[12/07 19:13:14    276s] (I)        2  Create route kernel              2.22%  0.03 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        2  Initialization                   1.11%  0.01 sec  0.02 sec 
[12/07 19:13:14    276s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        3  Import route data (1T)          17.48%  0.23 sec  0.08 sec 
[12/07 19:13:14    276s] (I)        3  Phase 1l                        11.82%  0.16 sec  0.15 sec 
[12/07 19:13:14    276s] (I)        3  Export all nets                  6.98%  0.09 sec  0.10 sec 
[12/07 19:13:14    276s] (I)        3  Import place data                5.77%  0.08 sec  0.08 sec 
[12/07 19:13:14    276s] (I)        3  Phase 1a                         5.18%  0.07 sec  0.07 sec 
[12/07 19:13:14    276s] (I)        3  Set wire vias                    1.65%  0.02 sec  0.02 sec 
[12/07 19:13:14    276s] (I)        3  Generate topology                1.37%  0.02 sec  0.02 sec 
[12/07 19:13:14    276s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        4  Layer assignment (1T)           11.55%  0.15 sec  0.15 sec 
[12/07 19:13:14    276s] (I)        4  Read nets                        5.12%  0.07 sec  0.09 sec 
[12/07 19:13:14    276s] (I)        4  Read blockages ( Layer 2-11 )    4.62%  0.06 sec  0.01 sec 
[12/07 19:13:14    276s] (I)        4  Pattern routing (1T)             4.36%  0.06 sec  0.07 sec 
[12/07 19:13:14    276s] (I)        4  Model blockage capacity          2.07%  0.03 sec  0.02 sec 
[12/07 19:13:14    276s] (I)        4  Read instances and placement     1.40%  0.02 sec  0.01 sec 
[12/07 19:13:14    276s] (I)        4  Add via demand to 2D             0.74%  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        4  Read unlegalized nets            0.34%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        4  Read prerouted                   0.15%  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)        4  Initialize 3D grid graph         0.13%  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        5  Initialize 3D capacity           1.95%  0.03 sec  0.02 sec 
[12/07 19:13:14    276s] (I)        5  Read PG blockages                0.76%  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        5  Read clock blockages             0.38%  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        5  Read other blockages             0.38%  0.01 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        5  Read instance blockages          0.28%  0.00 sec  0.01 sec 
[12/07 19:13:14    276s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/07 19:13:14    276s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.0 real=0:00:01.3)
[12/07 19:13:14    276s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:14    276s] UM:*                                                                   Route Remaining Unrouted Nets
[12/07 19:13:14    276s]     Routing using NR in eGR->NR Step done.
[12/07 19:13:14    276s] Net route status summary:
[12/07 19:13:14    276s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:13:14    276s]   Non-clock: 32192 (unrouted=164, trialRouted=32028, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:13:14    276s] 
[12/07 19:13:14    276s] CCOPT: Done with clock implementation routing.
[12/07 19:13:14    276s] 
[12/07 19:13:14    276s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:15.9 real=0:00:16.6)
[12/07 19:13:14    276s]   Clock implementation routing done.
[12/07 19:13:14    276s]   Leaving CCOpt scope - extractRC...
[12/07 19:13:14    276s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[12/07 19:13:14    276s] Extraction called for design 'filter_top' of instances=23781 and nets=32206 using extraction engine 'pre_route' .
[12/07 19:13:14    276s] pre_route RC Extraction called for design filter_top.
[12/07 19:13:14    276s] RC Extraction called in multi-corner(1) mode.
[12/07 19:13:14    276s] RCMode: PreRoute
[12/07 19:13:14    276s]       RC Corner Indexes            0   
[12/07 19:13:14    276s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:13:14    276s] Resistance Scaling Factor    : 1.00000 
[12/07 19:13:14    276s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:13:14    276s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:13:14    276s] Shrink Factor                : 1.00000
[12/07 19:13:14    276s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:13:14    276s] Using Quantus QRC technology file ...
[12/07 19:13:14    276s] 
[12/07 19:13:14    276s] Trim Metal Layers:
[12/07 19:13:14    276s] LayerId::1 widthSet size::1
[12/07 19:13:14    276s] LayerId::2 widthSet size::1
[12/07 19:13:14    276s] LayerId::3 widthSet size::1
[12/07 19:13:14    276s] LayerId::4 widthSet size::1
[12/07 19:13:14    276s] LayerId::5 widthSet size::1
[12/07 19:13:14    276s] LayerId::6 widthSet size::1
[12/07 19:13:14    276s] LayerId::7 widthSet size::1
[12/07 19:13:14    276s] LayerId::8 widthSet size::1
[12/07 19:13:14    276s] LayerId::9 widthSet size::1
[12/07 19:13:14    276s] LayerId::10 widthSet size::1
[12/07 19:13:14    276s] LayerId::11 widthSet size::1
[12/07 19:13:14    276s] eee: pegSigSF::1.070000
[12/07 19:13:14    276s] Updating RC grid for preRoute extraction ...
[12/07 19:13:14    276s] Initializing multi-corner resistance tables ...
[12/07 19:13:14    276s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:13:14    276s] eee: l::2 avDens::0.256534 usedTrk::7983.858300 availTrk::31122.000000 sigTrk::7983.858300
[12/07 19:13:14    276s] eee: l::3 avDens::0.284663 usedTrk::9863.589092 availTrk::34650.000000 sigTrk::9863.589092
[12/07 19:13:14    276s] eee: l::4 avDens::0.100104 usedTrk::3141.114152 availTrk::31378.500000 sigTrk::3141.114152
[12/07 19:13:14    276s] eee: l::5 avDens::0.044290 usedTrk::1259.611110 availTrk::28440.000000 sigTrk::1259.611110
[12/07 19:13:14    276s] eee: l::6 avDens::0.029530 usedTrk::154.013449 availTrk::5215.500000 sigTrk::154.013449
[12/07 19:13:14    276s] eee: l::7 avDens::0.009674 usedTrk::7.836257 availTrk::810.000000 sigTrk::7.836257
[12/07 19:13:14    276s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:13:14    276s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:13:14    276s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:14    276s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:13:14    276s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:13:14    276s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.238193 uaWl=1.000000 uaWlH=0.201023 aWlH=0.000000 lMod=0 pMax=0.815300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:13:15    277s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 2319.746M)
[12/07 19:13:15    277s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[12/07 19:13:15    277s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 19:13:15    277s]   Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:13:15    277s] End AAE Lib Interpolated Model. (MEM=2319.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:13:15    277s]   Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]   Clock DAG stats after routing clock trees:
[12/07 19:13:15    277s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:13:15    277s]     sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:13:15    277s]     misc counts      : r=1, pp=0
[12/07 19:13:15    277s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:13:15    277s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:13:15    277s]     sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:13:15    277s]     wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.334pF, total=0.390pF
[12/07 19:13:15    277s]     wire lengths     : top=0.000um, trunk=868.980um, leaf=4522.770um, total=5391.750um
[12/07 19:13:15    277s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:13:15    277s]   Clock DAG net violations after routing clock trees: none
[12/07 19:13:15    277s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/07 19:13:15    277s]     Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]     Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.025ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/07 19:13:15    277s]      Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:13:15    277s]   Clock DAG hash after routing clock trees: 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]   CTS services accumulated run-time stats after routing clock trees:
[12/07 19:13:15    277s]     delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]     legalizer: calls=957, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]     steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]   Primary reporting skew groups after routing clock trees:
[12/07 19:13:15    277s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]         min path sink: fir_filter/din_r_reg[9]/CK
[12/07 19:13:15    277s]         max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:13:15    277s]   Skew group summary after routing clock trees:
[12/07 19:13:15    277s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]   CCOpt::Phase::Routing done. (took cpu=0:00:16.2 real=0:00:16.9)
[12/07 19:13:15    277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:15    277s] UM:*                                                                   CCOpt::Phase::Routing
[12/07 19:13:15    277s]   CCOpt::Phase::PostConditioning...
[12/07 19:13:15    277s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 19:13:15    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2367.4M, EPOCH TIME: 1701994395.130312
[12/07 19:13:15    277s] Processing tracks to init pin-track alignment.
[12/07 19:13:15    277s] z: 2, totalTracks: 1
[12/07 19:13:15    277s] z: 4, totalTracks: 1
[12/07 19:13:15    277s] z: 6, totalTracks: 1
[12/07 19:13:15    277s] z: 8, totalTracks: 1
[12/07 19:13:15    277s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:13:15    277s] All LLGs are deleted
[12/07 19:13:15    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:15    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:15    277s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2367.4M, EPOCH TIME: 1701994395.140762
[12/07 19:13:15    277s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2367.4M, EPOCH TIME: 1701994395.140906
[12/07 19:13:15    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2367.4M, EPOCH TIME: 1701994395.146033
[12/07 19:13:15    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:15    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:15    277s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2367.4M, EPOCH TIME: 1701994395.147965
[12/07 19:13:15    277s] Max number of tech site patterns supported in site array is 256.
[12/07 19:13:15    277s] Core basic site is CoreSite
[12/07 19:13:15    277s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2367.4M, EPOCH TIME: 1701994395.169651
[12/07 19:13:15    277s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:13:15    277s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:13:15    277s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2367.4M, EPOCH TIME: 1701994395.174807
[12/07 19:13:15    277s] Fast DP-INIT is on for default
[12/07 19:13:15    277s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:13:15    277s] Atter site array init, number of instance map data is 0.
[12/07 19:13:15    277s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2367.4M, EPOCH TIME: 1701994395.180443
[12/07 19:13:15    277s] 
[12/07 19:13:15    277s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:15    277s] OPERPROF:     Starting CMU at level 3, MEM:2367.4M, EPOCH TIME: 1701994395.185054
[12/07 19:13:15    277s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2367.4M, EPOCH TIME: 1701994395.186983
[12/07 19:13:15    277s] 
[12/07 19:13:15    277s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:13:15    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:2367.4M, EPOCH TIME: 1701994395.189677
[12/07 19:13:15    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2367.4M, EPOCH TIME: 1701994395.189748
[12/07 19:13:15    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2383.4M, EPOCH TIME: 1701994395.190287
[12/07 19:13:15    277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2383.4MB).
[12/07 19:13:15    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:2383.4M, EPOCH TIME: 1701994395.193475
[12/07 19:13:15    277s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:13:15    277s]   Removing CTS place status from clock tree and sinks.
[12/07 19:13:15    277s]   Removed CTS place status from 13 clock cells (out of 15 ) and 0 clock sinks (out of 0 ).
[12/07 19:13:15    277s]   Legalizer reserving space for clock trees
[12/07 19:13:15    277s]   PostConditioning...
[12/07 19:13:15    277s]     PostConditioning active optimizations:
[12/07 19:13:15    277s]      - DRV fixing with initial upsizing, sizing and buffering
[12/07 19:13:15    277s]      - Skew fixing with sizing
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     Currently running CTS, using active skew data
[12/07 19:13:15    277s]     Reset bufferability constraints...
[12/07 19:13:15    277s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/07 19:13:15    277s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]     PostConditioning Upsizing To Fix DRVs...
[12/07 19:13:15    277s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/07 19:13:15    277s]         delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]         legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]         steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:13:15    277s]       CCOpt-PostConditioning: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Statistics: Fix DRVs (initial upsizing):
[12/07 19:13:15    277s]       ========================================
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Cell changes by Net Type:
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       top                0            0           0            0                    0                0
[12/07 19:13:15    277s]       trunk              0            0           0            0                    0                0
[12/07 19:13:15    277s]       leaf               0            0           0            0                    0                0
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       Total              0            0           0            0                    0                0
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/07 19:13:15    277s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 19:13:15    277s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:13:15    277s]         sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:13:15    277s]         misc counts      : r=1, pp=0
[12/07 19:13:15    277s]         cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:13:15    277s]         cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:13:15    277s]         sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:13:15    277s]         wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.334pF, total=0.390pF
[12/07 19:13:15    277s]         wire lengths     : top=0.000um, trunk=868.980um, leaf=4522.770um, total=5391.750um
[12/07 19:13:15    277s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:13:15    277s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/07 19:13:15    277s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/07 19:13:15    277s]         Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]         Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.025ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/07 19:13:15    277s]          Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:13:15    277s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 19:13:15    277s]         delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]         legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]         steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/07 19:13:15    277s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.017 vs 0.020]
[12/07 19:13:15    277s]             min path sink: fir_filter/din_r_reg[9]/CK
[12/07 19:13:15    277s]             max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:13:15    277s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/07 19:13:15    277s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.017 vs 0.020]
[12/07 19:13:15    277s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:13:15    277s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:15    277s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[12/07 19:13:15    277s]     Recomputing CTS skew targets...
[12/07 19:13:15    277s]     Resolving skew group constraints...
[12/07 19:13:15    277s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 19:13:15    277s]     Resolving skew group constraints done.
[12/07 19:13:15    277s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]     PostConditioning Fixing DRVs...
[12/07 19:13:15    277s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/07 19:13:15    277s]         delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]         legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]         steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:13:15    277s]       CCOpt-PostConditioning: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Statistics: Fix DRVs (cell sizing):
[12/07 19:13:15    277s]       ===================================
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Cell changes by Net Type:
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       top                0            0           0            0                    0                0
[12/07 19:13:15    277s]       trunk              0            0           0            0                    0                0
[12/07 19:13:15    277s]       leaf               0            0           0            0                    0                0
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       Total              0            0           0            0                    0                0
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/07 19:13:15    277s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/07 19:13:15    277s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:13:15    277s]         sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:13:15    277s]         misc counts      : r=1, pp=0
[12/07 19:13:15    277s]         cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:13:15    277s]         cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:13:15    277s]         sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:13:15    277s]         wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.334pF, total=0.390pF
[12/07 19:13:15    277s]         wire lengths     : top=0.000um, trunk=868.980um, leaf=4522.770um, total=5391.750um
[12/07 19:13:15    277s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:13:15    277s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/07 19:13:15    277s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/07 19:13:15    277s]         Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]         Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.025ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/07 19:13:15    277s]          Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:13:15    277s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/07 19:13:15    277s]         delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]         legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]         steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/07 19:13:15    277s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.017 vs 0.020]
[12/07 19:13:15    277s]             min path sink: fir_filter/din_r_reg[9]/CK
[12/07 19:13:15    277s]             max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:13:15    277s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/07 19:13:15    277s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.045], skew [0.017 vs 0.020]
[12/07 19:13:15    277s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:13:15    277s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:15    277s] UM:*                                                                   PostConditioning Fixing DRVs
[12/07 19:13:15    277s]     Buffering to fix DRVs...
[12/07 19:13:15    277s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/07 19:13:15    277s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:13:15    277s]     Inserted 0 buffers and inverters.
[12/07 19:13:15    277s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/07 19:13:15    277s]     CCOpt-PostConditioning: nets considered: 14, nets tested: 14, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/07 19:13:15    277s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/07 19:13:15    277s]       delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]       legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]       steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/07 19:13:15    277s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:13:15    277s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:13:15    277s]       misc counts      : r=1, pp=0
[12/07 19:13:15    277s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:13:15    277s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:13:15    277s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:13:15    277s]       wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.334pF, total=0.390pF
[12/07 19:13:15    277s]       wire lengths     : top=0.000um, trunk=868.980um, leaf=4522.770um, total=5391.750um
[12/07 19:13:15    277s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:13:15    277s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/07 19:13:15    277s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/07 19:13:15    277s]       Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]       Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.025ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/07 19:13:15    277s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:13:15    277s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/07 19:13:15    277s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]           min path sink: fir_filter/din_r_reg[9]/CK
[12/07 19:13:15    277s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:13:15    277s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/07 19:13:15    277s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:15    277s] UM:*                                                                   Buffering to fix DRVs
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     Slew Diagnostics: After DRV fixing
[12/07 19:13:15    277s]     ==================================
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     Global Causes:
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     -----
[12/07 19:13:15    277s]     Cause
[12/07 19:13:15    277s]     -----
[12/07 19:13:15    277s]       (empty table)
[12/07 19:13:15    277s]     -----
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     Top 5 overslews:
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     ---------------------------------
[12/07 19:13:15    277s]     Overslew    Causes    Driving Pin
[12/07 19:13:15    277s]     ---------------------------------
[12/07 19:13:15    277s]       (empty table)
[12/07 19:13:15    277s]     ---------------------------------
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     -------------------
[12/07 19:13:15    277s]     Cause    Occurences
[12/07 19:13:15    277s]     -------------------
[12/07 19:13:15    277s]       (empty table)
[12/07 19:13:15    277s]     -------------------
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     -------------------
[12/07 19:13:15    277s]     Cause    Occurences
[12/07 19:13:15    277s]     -------------------
[12/07 19:13:15    277s]       (empty table)
[12/07 19:13:15    277s]     -------------------
[12/07 19:13:15    277s]     
[12/07 19:13:15    277s]     PostConditioning Fixing Skew by cell sizing...
[12/07 19:13:15    277s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/07 19:13:15    277s]         delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]         legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]         steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]       Path optimization required 0 stage delay updates 
[12/07 19:13:15    277s]       Fixing short paths with downsize only
[12/07 19:13:15    277s]       Path optimization required 0 stage delay updates 
[12/07 19:13:15    277s]       Resized 0 clock insts to decrease delay.
[12/07 19:13:15    277s]       Resized 0 clock insts to increase delay.
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Statistics: Fix Skew (cell sizing):
[12/07 19:13:15    277s]       ===================================
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Cell changes by Net Type:
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       top                0            0           0            0                    0                0
[12/07 19:13:15    277s]       trunk              0            0           0            0                    0                0
[12/07 19:13:15    277s]       leaf               0            0           0            0                    0                0
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       Total              0            0           0            0                    0                0
[12/07 19:13:15    277s]       -------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/07 19:13:15    277s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/07 19:13:15    277s]       
[12/07 19:13:15    277s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 19:13:15    277s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:13:15    277s]         sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:13:15    277s]         misc counts      : r=1, pp=0
[12/07 19:13:15    277s]         cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:13:15    277s]         cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:13:15    277s]         sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:13:15    277s]         wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.334pF, total=0.390pF
[12/07 19:13:15    277s]         wire lengths     : top=0.000um, trunk=868.980um, leaf=4522.770um, total=5391.750um
[12/07 19:13:15    277s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:13:15    277s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/07 19:13:15    277s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/07 19:13:15    277s]         Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]         Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.025ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/07 19:13:15    277s]          Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:13:15    277s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 19:13:15    277s]         delay calculator: calls=4985, total_wall_time=0.455s, mean_wall_time=0.091ms
[12/07 19:13:15    277s]         legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]         steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/07 19:13:15    277s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]             min path sink: fir_filter/din_r_reg[9]/CK
[12/07 19:13:15    277s]             max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:13:15    277s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/07 19:13:15    277s]         skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:13:15    277s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:15    277s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[12/07 19:13:15    277s]     Reconnecting optimized routes...
[12/07 19:13:15    277s]     Reset timing graph...
[12/07 19:13:15    277s] Ignoring AAE DB Resetting ...
[12/07 19:13:15    277s]     Reset timing graph done.
[12/07 19:13:15    277s]     Set dirty flag on 0 instances, 0 nets
[12/07 19:13:15    277s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/07 19:13:15    277s]   PostConditioning done.
[12/07 19:13:15    277s] Net route status summary:
[12/07 19:13:15    277s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=14, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:13:15    277s]   Non-clock: 32192 (unrouted=164, trialRouted=32028, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:13:15    277s]   Update timing and DAG stats after post-conditioning...
[12/07 19:13:15    277s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]   Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:13:15    277s] End AAE Lib Interpolated Model. (MEM=2373.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:13:15    277s]   Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]   Clock DAG stats after post-conditioning:
[12/07 19:13:15    277s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:13:15    277s]     sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:13:15    277s]     misc counts      : r=1, pp=0
[12/07 19:13:15    277s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:13:15    277s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:13:15    277s]     sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:13:15    277s]     wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.334pF, total=0.390pF
[12/07 19:13:15    277s]     wire lengths     : top=0.000um, trunk=868.980um, leaf=4522.770um, total=5391.750um
[12/07 19:13:15    277s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:13:15    277s]   Clock DAG net violations after post-conditioning: none
[12/07 19:13:15    277s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/07 19:13:15    277s]     Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]     Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.025ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:15    277s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/07 19:13:15    277s]      Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:13:15    277s]   Clock DAG hash after post-conditioning: 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]   CTS services accumulated run-time stats after post-conditioning:
[12/07 19:13:15    277s]     delay calculator: calls=4999, total_wall_time=0.460s, mean_wall_time=0.092ms
[12/07 19:13:15    277s]     legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]     steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]   Primary reporting skew groups after post-conditioning:
[12/07 19:13:15    277s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]         min path sink: fir_filter/din_r_reg[9]/CK
[12/07 19:13:15    277s]         max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:13:15    277s]   Skew group summary after post-conditioning:
[12/07 19:13:15    277s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:15    277s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 19:13:15    277s]   Setting CTS place status to fixed for clock tree and sinks.
[12/07 19:13:15    277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:15    277s] UM:*                                                                   CCOpt::Phase::PostConditioning
[12/07 19:13:15    277s]   numClockCells = 15, numClockCellsFixed = 15, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/07 19:13:15    277s]   Post-balance tidy up or trial balance steps...
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG stats at end of CTS:
[12/07 19:13:15    277s]   ==============================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   --------------------------------------------------------
[12/07 19:13:15    277s]   Cell type                 Count    Area      Capacitance
[12/07 19:13:15    277s]   --------------------------------------------------------
[12/07 19:13:15    277s]   Buffers                    13      87.210       0.026
[12/07 19:13:15    277s]   Inverters                   0       0.000       0.000
[12/07 19:13:15    277s]   Integrated Clock Gates      0       0.000       0.000
[12/07 19:13:15    277s]   Discrete Clock Gates        0       0.000       0.000
[12/07 19:13:15    277s]   Clock Logic                 0       0.000       0.000
[12/07 19:13:15    277s]   All                        13      87.210       0.026
[12/07 19:13:15    277s]   --------------------------------------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG sink counts at end of CTS:
[12/07 19:13:15    277s]   ====================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   -------------------------
[12/07 19:13:15    277s]   Sink type           Count
[12/07 19:13:15    277s]   -------------------------
[12/07 19:13:15    277s]   Regular             1133
[12/07 19:13:15    277s]   Enable Latch           0
[12/07 19:13:15    277s]   Load Capacitance       0
[12/07 19:13:15    277s]   Antenna Diode          0
[12/07 19:13:15    277s]   Node Sink              0
[12/07 19:13:15    277s]   Total               1133
[12/07 19:13:15    277s]   -------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG wire lengths at end of CTS:
[12/07 19:13:15    277s]   =====================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   --------------------
[12/07 19:13:15    277s]   Type     Wire Length
[12/07 19:13:15    277s]   --------------------
[12/07 19:13:15    277s]   Top          0.000
[12/07 19:13:15    277s]   Trunk      868.980
[12/07 19:13:15    277s]   Leaf      4522.770
[12/07 19:13:15    277s]   Total     5391.750
[12/07 19:13:15    277s]   --------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG hp wire lengths at end of CTS:
[12/07 19:13:15    277s]   ========================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   -----------------------
[12/07 19:13:15    277s]   Type     hp Wire Length
[12/07 19:13:15    277s]   -----------------------
[12/07 19:13:15    277s]   Top            0.000
[12/07 19:13:15    277s]   Trunk          0.000
[12/07 19:13:15    277s]   Leaf        1893.290
[12/07 19:13:15    277s]   Total       1893.290
[12/07 19:13:15    277s]   -----------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG capacitances at end of CTS:
[12/07 19:13:15    277s]   =====================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   --------------------------------
[12/07 19:13:15    277s]   Type     Gate     Wire     Total
[12/07 19:13:15    277s]   --------------------------------
[12/07 19:13:15    277s]   Top      0.000    0.000    0.000
[12/07 19:13:15    277s]   Trunk    0.026    0.056    0.083
[12/07 19:13:15    277s]   Leaf     0.349    0.334    0.682
[12/07 19:13:15    277s]   Total    0.375    0.390    0.765
[12/07 19:13:15    277s]   --------------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG sink capacitances at end of CTS:
[12/07 19:13:15    277s]   ==========================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   -----------------------------------------------
[12/07 19:13:15    277s]   Total    Average    Std. Dev.    Min      Max
[12/07 19:13:15    277s]   -----------------------------------------------
[12/07 19:13:15    277s]   0.349     0.000       0.000      0.000    0.000
[12/07 19:13:15    277s]   -----------------------------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG net violations at end of CTS:
[12/07 19:13:15    277s]   =======================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   None
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/07 19:13:15    277s]   ====================================================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[12/07 19:13:15    277s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   Trunk       0.030       1       0.021       0.000      0.021    0.021    {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}         -
[12/07 19:13:15    277s]   Leaf        0.030      13       0.027       0.001      0.025    0.029    {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}         -
[12/07 19:13:15    277s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG library cell distribution at end of CTS:
[12/07 19:13:15    277s]   ==================================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   ------------------------------------------
[12/07 19:13:15    277s]   Name         Type      Inst     Inst Area 
[12/07 19:13:15    277s]                          Count    (um^2)
[12/07 19:13:15    277s]   ------------------------------------------
[12/07 19:13:15    277s]   CLKBUFX16    buffer     12        82.080
[12/07 19:13:15    277s]   CLKBUFX12    buffer      1         5.130
[12/07 19:13:15    277s]   ------------------------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Clock DAG hash at end of CTS: 15108409633493707202 14665463664484486285
[12/07 19:13:15    277s]   CTS services accumulated run-time stats at end of CTS:
[12/07 19:13:15    277s]     delay calculator: calls=4999, total_wall_time=0.460s, mean_wall_time=0.092ms
[12/07 19:13:15    277s]     legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:15    277s]     steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Primary reporting skew groups summary at end of CTS:
[12/07 19:13:15    277s]   ====================================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 19:13:15    277s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   default_dc:both.late    Clk/default_const    0.028     0.045     0.017       0.020         0.012           0.003           0.041        0.003     100% {0.028, 0.045}
[12/07 19:13:15    277s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Skew group summary at end of CTS:
[12/07 19:13:15    277s]   =================================
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 19:13:15    277s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   default_dc:both.late    Clk/default_const    0.028     0.045     0.017       0.020         0.012           0.003           0.041        0.003     100% {0.028, 0.045}
[12/07 19:13:15    277s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Found a total of 0 clock tree pins with a slew violation.
[12/07 19:13:15    277s]   
[12/07 19:13:15    277s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:15    277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:15    277s] UM:*                                                                   Post-balance tidy up or trial balance steps
[12/07 19:13:15    277s] Synthesizing clock trees done.
[12/07 19:13:15    277s] Tidy Up And Update Timing...
[12/07 19:13:15    277s] External - Set all clocks to propagated mode...
[12/07 19:13:15    277s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[12/07 19:13:15    277s]  * CCOpt property cts_update_clock_latency is false
[12/07 19:13:15    277s] 
[12/07 19:13:15    277s] Setting all clocks to propagated mode.
[12/07 19:13:16    278s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 19:13:16    278s] Clock DAG stats after update timingGraph:
[12/07 19:13:16    278s]   cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:13:16    278s]   sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:13:16    278s]   misc counts      : r=1, pp=0
[12/07 19:13:16    278s]   cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:13:16    278s]   cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:13:16    278s]   sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:13:16    278s]   wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.334pF, total=0.390pF
[12/07 19:13:16    278s]   wire lengths     : top=0.000um, trunk=868.980um, leaf=4522.770um, total=5391.750um
[12/07 19:13:16    278s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:13:16    278s] Clock DAG net violations after update timingGraph: none
[12/07 19:13:16    278s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/07 19:13:16    278s]   Trunk : target=0.030ns count=1 avg=0.021ns sd=0.000ns min=0.021ns max=0.021ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:16    278s]   Leaf  : target=0.030ns count=13 avg=0.027ns sd=0.001ns min=0.025ns max=0.029ns {0 <= 0.018ns, 0 <= 0.024ns, 8 <= 0.027ns, 5 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:13:16    278s] Clock DAG library cell distribution after update timingGraph {count}:
[12/07 19:13:16    278s]    Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:13:16    278s] Clock DAG hash after update timingGraph: 15108409633493707202 14665463664484486285
[12/07 19:13:16    278s] CTS services accumulated run-time stats after update timingGraph:
[12/07 19:13:16    278s]   delay calculator: calls=4999, total_wall_time=0.460s, mean_wall_time=0.092ms
[12/07 19:13:16    278s]   legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:16    278s]   steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:16    278s] Primary reporting skew groups after update timingGraph:
[12/07 19:13:16    278s]   skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:16    278s]       min path sink: fir_filter/din_r_reg[9]/CK
[12/07 19:13:16    278s]       max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:13:16    278s] Skew group summary after update timingGraph:
[12/07 19:13:16    278s]   skew_group Clk/default_const: insertion delay [min=0.028, max=0.045, avg=0.041, sd=0.003], skew [0.017 vs 0.020], 100% {0.028, 0.045} (wid=0.014 ws=0.012) (gid=0.032 gs=0.005)
[12/07 19:13:16    278s] Logging CTS constraint violations...
[12/07 19:13:16    278s]   No violations found.
[12/07 19:13:16    278s] Logging CTS constraint violations done.
[12/07 19:13:16    278s] Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 19:13:16    278s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:16    278s] UM:*                                                                   Tidy Up And Update Timing
[12/07 19:13:16    278s] Runtime done. (took cpu=0:00:42.5 real=0:00:44.5)
[12/07 19:13:16    278s] Runtime Report Coverage % = 76.8
[12/07 19:13:16    278s] Runtime Summary
[12/07 19:13:16    278s] ===============
[12/07 19:13:16    278s] Clock Runtime:  (30%) Core CTS          10.51 (Init 1.59, Construction 2.03, Implementation 4.64, eGRPC 0.57, PostConditioning 0.45, Other 1.22)
[12/07 19:13:16    278s] Clock Runtime:  (54%) CTS services      18.77 (RefinePlace 1.99, EarlyGlobalClock 1.93, NanoRoute 14.16, ExtractRC 0.69, TimingAnalysis 0.00)
[12/07 19:13:16    278s] Clock Runtime:  (14%) Other CTS          4.93 (Init 1.65, CongRepair/EGR-DP 2.68, TimingUpdate 0.60, Other 0.00)
[12/07 19:13:16    278s] Clock Runtime: (100%) Total             34.21
[12/07 19:13:16    278s] 
[12/07 19:13:16    278s] 
[12/07 19:13:16    278s] Runtime Summary:
[12/07 19:13:16    278s] ================
[12/07 19:13:16    278s] 
[12/07 19:13:16    278s] --------------------------------------------------------------------------------------------------------------------
[12/07 19:13:16    278s] wall   % time  children  called  name
[12/07 19:13:16    278s] --------------------------------------------------------------------------------------------------------------------
[12/07 19:13:16    278s] 44.53  100.00   44.53      0       
[12/07 19:13:16    278s] 44.53  100.00   34.21      1     Runtime
[12/07 19:13:16    278s]  0.31    0.70    0.27      1     CCOpt::Phase::Initialization
[12/07 19:13:16    278s]  0.27    0.61    0.27      1       Check Prerequisites
[12/07 19:13:16    278s]  0.27    0.61    0.00      1         Leaving CCOpt scope - CheckPlace
[12/07 19:13:16    278s]  2.77    6.21    2.67      1     CCOpt::Phase::PreparingToBalance
[12/07 19:13:16    278s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/07 19:13:16    278s]  1.38    3.10    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/07 19:13:16    278s]  0.25    0.56    0.21      1       Legalization setup
[12/07 19:13:16    278s]  0.15    0.34    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/07 19:13:16    278s]  0.06    0.14    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 19:13:16    278s]  1.04    2.34    0.00      1       Validating CTS configuration
[12/07 19:13:16    278s]  0.00    0.00    0.00      1         Checking module port directions
[12/07 19:13:16    278s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/07 19:13:16    278s]  0.16    0.36    0.11      1     Preparing To Balance
[12/07 19:13:16    278s]  0.06    0.14    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 19:13:16    278s]  0.05    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 19:13:16    278s]  5.65   12.68    5.52      1     CCOpt::Phase::Construction
[12/07 19:13:16    278s]  4.67   10.49    4.58      1       Stage::Clustering
[12/07 19:13:16    278s]  1.86    4.18    1.70      1         Clustering
[12/07 19:13:16    278s]  0.05    0.11    0.00      1           Initialize for clustering
[12/07 19:13:16    278s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[12/07 19:13:16    278s]  0.51    1.13    0.00      1           Bottom-up phase
[12/07 19:13:16    278s]  1.15    2.57    1.12      1           Legalizing clock trees
[12/07 19:13:16    278s]  0.97    2.18    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/07 19:13:16    278s]  0.06    0.13    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/07 19:13:16    278s]  0.05    0.12    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/07 19:13:16    278s]  0.04    0.09    0.00      1             Clock tree timing engine global stage delay update for default_dc:both.late
[12/07 19:13:16    278s]  2.72    6.11    2.69      1         CongRepair After Initial Clustering
[12/07 19:13:16    278s]  2.42    5.43    2.15      1           Leaving CCOpt scope - Early Global Route
[12/07 19:13:16    278s]  0.82    1.83    0.00      1             Early Global Route - eGR only step
[12/07 19:13:16    278s]  1.33    3.00    0.00      1             Congestion Repair
[12/07 19:13:16    278s]  0.23    0.51    0.00      1           Leaving CCOpt scope - extractRC
[12/07 19:13:16    278s]  0.04    0.09    0.00      1           Clock tree timing engine global stage delay update for default_dc:both.late
[12/07 19:13:16    278s]  0.12    0.27    0.04      1       Stage::DRV Fixing
[12/07 19:13:16    278s]  0.02    0.04    0.00      1         Fixing clock tree slew time and max cap violations
[12/07 19:13:16    278s]  0.02    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/07 19:13:16    278s]  0.73    1.65    0.52      1       Stage::Insertion Delay Reduction
[12/07 19:13:16    278s]  0.01    0.03    0.00      1         Removing unnecessary root buffering
[12/07 19:13:16    278s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[12/07 19:13:16    278s]  0.09    0.20    0.00      1         Reducing insertion delay 1
[12/07 19:13:16    278s]  0.01    0.03    0.00      1         Removing longest path buffering
[12/07 19:13:16    278s]  0.39    0.88    0.00      1         Reducing insertion delay 2
[12/07 19:13:16    278s]  4.81   10.80    4.64      1     CCOpt::Phase::Implementation
[12/07 19:13:16    278s]  0.27    0.62    0.15      1       Stage::Reducing Power
[12/07 19:13:16    278s]  0.01    0.03    0.00      1         Improving clock tree routing
[12/07 19:13:16    278s]  0.11    0.25    0.00      1         Reducing clock tree power 1
[12/07 19:13:16    278s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/07 19:13:16    278s]  0.02    0.04    0.00      1         Reducing clock tree power 2
[12/07 19:13:16    278s]  0.80    1.80    0.57      1       Stage::Balancing
[12/07 19:13:16    278s]  0.38    0.86    0.17      1         Approximately balancing fragments step
[12/07 19:13:16    278s]  0.06    0.12    0.00      1           Resolve constraints - Approximately balancing fragments
[12/07 19:13:16    278s]  0.02    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/07 19:13:16    278s]  0.02    0.04    0.00      1           Moving gates to improve sub-tree skew
[12/07 19:13:16    278s]  0.06    0.13    0.00      1           Approximately balancing fragments bottom up
[12/07 19:13:16    278s]  0.01    0.03    0.00      1           Approximately balancing fragments, wire and cell delays
[12/07 19:13:16    278s]  0.02    0.05    0.00      1         Improving fragments clock skew
[12/07 19:13:16    278s]  0.14    0.30    0.04      1         Approximately balancing step
[12/07 19:13:16    278s]  0.03    0.06    0.00      1           Resolve constraints - Approximately balancing
[12/07 19:13:16    278s]  0.01    0.03    0.00      1           Approximately balancing, wire and cell delays
[12/07 19:13:16    278s]  0.01    0.03    0.00      1         Fixing clock tree overload
[12/07 19:13:16    278s]  0.02    0.04    0.00      1         Approximately balancing paths
[12/07 19:13:16    278s]  3.33    7.48    3.05      1       Stage::Polishing
[12/07 19:13:16    278s]  0.03    0.08    0.00      1         Clock tree timing engine global stage delay update for default_dc:both.late
[12/07 19:13:16    278s]  0.01    0.03    0.00      1         Merging balancing drivers for power
[12/07 19:13:16    278s]  0.02    0.05    0.00      1         Improving clock skew
[12/07 19:13:16    278s]  1.88    4.22    1.85      1         Moving gates to reduce wire capacitance
[12/07 19:13:16    278s]  0.02    0.03    0.00      2           Artificially removing short and long paths
[12/07 19:13:16    278s]  0.15    0.34    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/07 19:13:16    278s]  0.00    0.00    0.00      1             Legalizing clock trees
[12/07 19:13:16    278s]  0.76    1.71    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/07 19:13:16    278s]  0.00    0.00    0.00      1             Legalizing clock trees
[12/07 19:13:16    278s]  0.19    0.43    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/07 19:13:16    278s]  0.00    0.01    0.00      1             Legalizing clock trees
[12/07 19:13:16    278s]  0.73    1.63    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/07 19:13:16    278s]  0.00    0.00    0.00      1             Legalizing clock trees
[12/07 19:13:16    278s]  0.13    0.29    0.01      1         Reducing clock tree power 3
[12/07 19:13:16    278s]  0.01    0.02    0.00      1           Artificially removing short and long paths
[12/07 19:13:16    278s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/07 19:13:16    278s]  0.02    0.04    0.00      1         Improving insertion delay
[12/07 19:13:16    278s]  0.96    2.15    0.81      1         Wire Opt OverFix
[12/07 19:13:16    278s]  0.75    1.68    0.73      1           Wire Reduction extra effort
[12/07 19:13:16    278s]  0.01    0.02    0.00      1             Artificially removing short and long paths
[12/07 19:13:16    278s]  0.00    0.00    0.00      1             Global shorten wires A0
[12/07 19:13:16    278s]  0.57    1.27    0.00      2             Move For Wirelength - core
[12/07 19:13:16    278s]  0.00    0.00    0.00      1             Global shorten wires A1
[12/07 19:13:16    278s]  0.11    0.24    0.00      1             Global shorten wires B
[12/07 19:13:16    278s]  0.04    0.10    0.00      1             Move For Wirelength - branch
[12/07 19:13:16    278s]  0.06    0.13    0.01      1           Optimizing orientation
[12/07 19:13:16    278s]  0.01    0.03    0.00      1             FlipOpt
[12/07 19:13:16    278s]  0.24    0.54    0.23      1       Stage::Updating netlist
[12/07 19:13:16    278s]  0.07    0.15    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 19:13:16    278s]  0.17    0.37    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/07 19:13:16    278s]  2.50    5.62    2.27      1     CCOpt::Phase::eGRPC
[12/07 19:13:16    278s]  0.94    2.10    0.85      1       Leaving CCOpt scope - Routing Tools
[12/07 19:13:16    278s]  0.85    1.91    0.00      1         Early Global Route - eGR only step
[12/07 19:13:16    278s]  0.22    0.50    0.00      1       Leaving CCOpt scope - extractRC
[12/07 19:13:16    278s]  0.05    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 19:13:16    278s]  0.04    0.09    0.04      1       Reset bufferability constraints
[12/07 19:13:16    278s]  0.04    0.09    0.00      1         Clock tree timing engine global stage delay update for default_dc:both.late
[12/07 19:13:16    278s]  0.06    0.13    0.01      1       eGRPC Moving buffers
[12/07 19:13:16    278s]  0.01    0.01    0.00      1         Violation analysis
[12/07 19:13:16    278s]  0.03    0.06    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/07 19:13:16    278s]  0.00    0.01    0.00      1         Artificially removing long paths
[12/07 19:13:16    278s]  0.01    0.03    0.00      1       eGRPC Fixing DRVs
[12/07 19:13:16    278s]  0.01    0.01    0.00      1       Reconnecting optimized routes
[12/07 19:13:16    278s]  0.00    0.01    0.00      1       Violation analysis
[12/07 19:13:16    278s]  0.06    0.14    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 19:13:16    278s]  0.86    1.92    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/07 19:13:16    278s] 16.92   38.00   16.88      1     CCOpt::Phase::Routing
[12/07 19:13:16    278s] 16.60   37.27   16.33      1       Leaving CCOpt scope - Routing Tools
[12/07 19:13:16    278s]  0.82    1.85    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/07 19:13:16    278s] 14.16   31.80    0.00      1         NanoRoute
[12/07 19:13:16    278s]  1.35    3.02    0.00      1         Route Remaining Unrouted Nets
[12/07 19:13:16    278s]  0.24    0.53    0.00      1       Leaving CCOpt scope - extractRC
[12/07 19:13:16    278s]  0.04    0.10    0.00      1       Clock tree timing engine global stage delay update for default_dc:both.late
[12/07 19:13:16    278s]  0.45    1.00    0.23      1     CCOpt::Phase::PostConditioning
[12/07 19:13:16    278s]  0.06    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 19:13:16    278s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/07 19:13:16    278s]  0.02    0.05    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/07 19:13:16    278s]  0.04    0.09    0.00      1       Recomputing CTS skew targets
[12/07 19:13:16    278s]  0.01    0.03    0.00      1       PostConditioning Fixing DRVs
[12/07 19:13:16    278s]  0.02    0.04    0.00      1       Buffering to fix DRVs
[12/07 19:13:16    278s]  0.02    0.05    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/07 19:13:16    278s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[12/07 19:13:16    278s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/07 19:13:16    278s]  0.04    0.09    0.00      1       Clock tree timing engine global stage delay update for default_dc:both.late
[12/07 19:13:16    278s]  0.02    0.05    0.00      1     Post-balance tidy up or trial balance steps
[12/07 19:13:16    278s]  0.63    1.41    0.60      1     Tidy Up And Update Timing
[12/07 19:13:16    278s]  0.60    1.36    0.00      1       External - Set all clocks to propagated mode
[12/07 19:13:16    278s] --------------------------------------------------------------------------------------------------------------------
[12/07 19:13:16    278s] 
[12/07 19:13:16    278s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 19:13:16    278s] Leaving CCOpt scope - Cleaning up placement interface...
[12/07 19:13:16    278s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2381.4M, EPOCH TIME: 1701994396.350413
[12/07 19:13:16    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1133).
[12/07 19:13:16    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:16    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:16    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:16    278s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.064, MEM:2343.4M, EPOCH TIME: 1701994396.414820
[12/07 19:13:16    278s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:13:16    278s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:32.3/0:00:34.4 (0.9), totSession cpu/real = 0:04:38.4/0:04:44.4 (1.0), mem = 2343.4M
[12/07 19:13:16    278s] 
[12/07 19:13:16    278s] =============================================================================================
[12/07 19:13:16    278s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[12/07 19:13:16    278s] =============================================================================================
[12/07 19:13:16    278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:13:16    278s] ---------------------------------------------------------------------------------------------
[12/07 19:13:16    278s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:16    278s] [ IncrReplace            ]      1   0:00:01.3  (   3.9 % )     0:00:01.3 /  0:00:01.0    0.8
[12/07 19:13:16    278s] [ EarlyGlobalRoute       ]      5   0:00:05.0  (  14.7 % )     0:00:05.0 /  0:00:03.3    0.7
[12/07 19:13:16    278s] [ DetailRoute            ]      1   0:00:08.5  (  24.7 % )     0:00:08.5 /  0:00:08.5    1.0
[12/07 19:13:16    278s] [ ExtractRC              ]      3   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:13:16    278s] [ MISC                   ]          0:00:18.8  (  54.7 % )     0:00:18.8 /  0:00:18.8    1.0
[12/07 19:13:16    278s] ---------------------------------------------------------------------------------------------
[12/07 19:13:16    278s]  CTS #1 TOTAL                       0:00:34.4  ( 100.0 % )     0:00:34.4 /  0:00:32.3    0.9
[12/07 19:13:16    278s] ---------------------------------------------------------------------------------------------
[12/07 19:13:16    278s] 
[12/07 19:13:16    278s] Synthesizing clock trees with CCOpt done.
[12/07 19:13:16    278s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:16    278s] UM:*                                                                   cts
[12/07 19:13:16    278s] Set place::cacheFPlanSiteMark to 0
[12/07 19:13:16    278s] All LLGs are deleted
[12/07 19:13:16    278s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:16    278s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:16    278s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2343.4M, EPOCH TIME: 1701994396.469543
[12/07 19:13:16    278s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2343.4M, EPOCH TIME: 1701994396.469630
[12/07 19:13:16    278s] Info: pop threads available for lower-level modules during optimization.
[12/07 19:13:16    278s] (ccopt_design): dumping clock statistics to metric
[12/07 19:13:16    278s] Ignoring AAE DB Resetting ...
[12/07 19:13:16    278s] Updating timing graph...
[12/07 19:13:16    278s]   
[12/07 19:13:16    278s]   Leaving CCOpt scope - BuildTimeGraph...
[12/07 19:13:16    278s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:13:16    278s] #################################################################################
[12/07 19:13:16    278s] # Design Stage: PreRoute
[12/07 19:13:16    278s] # Design Name: filter_top
[12/07 19:13:16    278s] # Design Mode: 45nm
[12/07 19:13:16    278s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:13:16    278s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:13:16    278s] # Signoff Settings: SI Off 
[12/07 19:13:16    278s] #################################################################################
[12/07 19:13:17    279s] Calculate delays in Single mode...
[12/07 19:13:17    279s] Topological Sorting (REAL = 0:00:00.0, MEM = 2341.4M, InitMEM = 2341.4M)
[12/07 19:13:17    279s] Start delay calculation (fullDC) (1 T). (MEM=2341.44)
[12/07 19:13:17    279s] End AAE Lib Interpolated Model. (MEM=2352.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:13:21    283s] Total number of fetched objects 32136
[12/07 19:13:21    283s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:13:21    283s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:13:21    283s] End delay calculation. (MEM=2368.64 CPU=0:00:03.8 REAL=0:00:03.0)
[12/07 19:13:21    283s] End delay calculation (fullDC). (MEM=2368.64 CPU=0:00:04.6 REAL=0:00:04.0)
[12/07 19:13:21    283s] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 2368.6M) ***
[12/07 19:13:21    284s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:05.4 real=0:00:05.4)
[12/07 19:13:21    284s] Updating timing graph done.
[12/07 19:13:21    284s] Updating latch analysis...
[12/07 19:13:21    284s]   Leaving CCOpt scope - Updating latch analysis...
[12/07 19:13:22    284s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 19:13:22    284s] Updating latch analysis done.
[12/07 19:13:22    284s] Clock tree timing engine global stage delay update for default_dc:both.early...
[12/07 19:13:22    284s] End AAE Lib Interpolated Model. (MEM=2368.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:13:22    284s] Clock tree timing engine global stage delay update for default_dc:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:13:22    284s] Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:13:22    284s] Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:22    284s] Clock DAG hash : 15108409633493707202 14665463664484486285
[12/07 19:13:22    284s] CTS services accumulated run-time stats :
[12/07 19:13:22    284s]   delay calculator: calls=5027, total_wall_time=0.470s, mean_wall_time=0.093ms
[12/07 19:13:22    284s]   legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:22    284s]   steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:22    284s] UM: Running design category ...
[12/07 19:13:22    284s] All LLGs are deleted
[12/07 19:13:22    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:22    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:22    284s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2368.6M, EPOCH TIME: 1701994402.419056
[12/07 19:13:22    284s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2368.6M, EPOCH TIME: 1701994402.419233
[12/07 19:13:22    284s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2368.6M, EPOCH TIME: 1701994402.419856
[12/07 19:13:22    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:22    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:22    284s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2368.6M, EPOCH TIME: 1701994402.421582
[12/07 19:13:22    284s] Max number of tech site patterns supported in site array is 256.
[12/07 19:13:22    284s] Core basic site is CoreSite
[12/07 19:13:22    284s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2368.6M, EPOCH TIME: 1701994402.442333
[12/07 19:13:22    284s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:13:22    284s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:13:22    284s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2368.6M, EPOCH TIME: 1701994402.447283
[12/07 19:13:22    284s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:13:22    284s] SiteArray: use 1,642,496 bytes
[12/07 19:13:22    284s] SiteArray: current memory after site array memory allocation 2368.6M
[12/07 19:13:22    284s] SiteArray: FP blocked sites are writable
[12/07 19:13:22    284s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2368.6M, EPOCH TIME: 1701994402.452983
[12/07 19:13:22    284s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.027, MEM:2368.6M, EPOCH TIME: 1701994402.480349
[12/07 19:13:22    284s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:13:22    284s] Atter site array init, number of instance map data is 0.
[12/07 19:13:22    284s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2368.6M, EPOCH TIME: 1701994402.483145
[12/07 19:13:22    284s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:2368.6M, EPOCH TIME: 1701994402.484592
[12/07 19:13:22    284s] All LLGs are deleted
[12/07 19:13:22    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:22    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:22    284s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2368.6M, EPOCH TIME: 1701994402.494680
[12/07 19:13:22    284s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2368.6M, EPOCH TIME: 1701994402.494799
[12/07 19:13:22    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:22    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] 	Current design flip-flop statistics
[12/07 19:13:23    285s] 
[12/07 19:13:23    285s] Single-Bit FF Count          :         1198
[12/07 19:13:23    285s] Multi-Bit FF Count           :            0
[12/07 19:13:23    285s] Total Bit Count              :         1198
[12/07 19:13:23    285s] Total FF Count               :         1198
[12/07 19:13:23    285s] Bits Per Flop                :        1.000
[12/07 19:13:23    285s] Total Clock Pin Cap(FF)      :      352.216
[12/07 19:13:23    285s] Multibit Conversion Ratio(%) :         0.00
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s]             Multi-bit cell usage statistics
[12/07 19:13:23    285s] 
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] ============================================================
[12/07 19:13:23    285s] Sequential Multibit cells usage statistics
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] -FlipFlops             1198                    0        0.00                    1.00
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] 
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] Seq_Mbit libcell              Bitwidth        Count
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] Total 0
[12/07 19:13:23    285s] ============================================================
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] Category            Num of Insts Rejected     Reasons
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s] ------------------------------------------------------------
[12/07 19:13:23    285s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:13:23    285s] UM:          39.02             41                                      ccopt_design
[12/07 19:13:23    285s] 
[12/07 19:13:23    285s] *** Summary of all messages that are not suppressed in this session:
[12/07 19:13:23    285s] Severity  ID               Count  Summary                                  
[12/07 19:13:23    285s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[12/07 19:13:23    285s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/07 19:13:23    285s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/07 19:13:23    285s] *** Message Summary: 12 warning(s), 0 error(s)
[12/07 19:13:23    285s] 
[12/07 19:13:23    285s] *** ccopt_design #1 [finish] : cpu/real = 0:00:49.5/0:00:51.5 (1.0), totSession cpu/real = 0:04:45.4/0:04:51.3 (1.0), mem = 2384.6M
[12/07 19:13:23    285s] 
[12/07 19:13:23    285s] =============================================================================================
[12/07 19:13:23    285s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[12/07 19:13:23    285s] =============================================================================================
[12/07 19:13:23    285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:13:23    285s] ---------------------------------------------------------------------------------------------
[12/07 19:13:23    285s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:23    285s] [ IncrReplace            ]      1   0:00:01.3  (   2.6 % )     0:00:01.3 /  0:00:01.0    0.8
[12/07 19:13:23    285s] [ CTS                    ]      1   0:00:27.3  (  53.0 % )     0:00:34.4 /  0:00:32.3    0.9
[12/07 19:13:23    285s] [ EarlyGlobalRoute       ]      5   0:00:05.0  (   9.8 % )     0:00:05.0 /  0:00:03.3    0.7
[12/07 19:13:23    285s] [ ExtractRC              ]      3   0:00:00.7  (   1.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:13:23    285s] [ FullDelayCalc          ]      1   0:00:05.2  (  10.1 % )     0:00:05.2 /  0:00:05.2    1.0
[12/07 19:13:23    285s] [ MISC                   ]          0:00:12.0  (  23.2 % )     0:00:12.0 /  0:00:11.9    1.0
[12/07 19:13:23    285s] ---------------------------------------------------------------------------------------------
[12/07 19:13:23    285s]  ccopt_design #1 TOTAL              0:00:51.5  ( 100.0 % )     0:00:51.5 /  0:00:49.5    1.0
[12/07 19:13:23    285s] ---------------------------------------------------------------------------------------------
[12/07 19:13:23    285s] 
[12/07 19:13:23    285s] @file 85:
[12/07 19:13:23    285s] @@file 86: report_clock_trees -summary -out_file reports/report_clock_trees.rpt
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.early...
[12/07 19:13:23    285s] End AAE Lib Interpolated Model. (MEM=2384.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:23    285s] Clock DAG hash : 15108409633493707202 14665463664484486285
[12/07 19:13:23    285s] CTS services accumulated run-time stats :
[12/07 19:13:23    285s]   delay calculator: calls=5055, total_wall_time=0.479s, mean_wall_time=0.095ms
[12/07 19:13:23    285s]   legalizer: calls=970, total_wall_time=0.030s, mean_wall_time=0.031ms
[12/07 19:13:23    285s]   steiner router: calls=5272, total_wall_time=0.986s, mean_wall_time=0.187ms
[12/07 19:13:23    285s] @@file 87: report_skew_groups  -summary -out_file reports/report_ccopt_skew_groups.rpt
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.early...
[12/07 19:13:23    285s] End AAE Lib Interpolated Model. (MEM=2384.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:13:23    285s] Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:13:23    285s] @file 88:
[12/07 19:13:23    285s] @file 89: #-----------------------------------------------------------------------
[12/07 19:13:23    285s] @file 90: ## Post CTS setup and hold optimization
[12/07 19:13:23    285s] @file 91: #-----------------------------------------------------------------------
[12/07 19:13:23    285s] @file 92:
[12/07 19:13:23    285s] @@file 93: set_interactive_constraint_modes [all_constraint_modes -active]
[12/07 19:13:23    285s] @@file 94: reset_clock_tree_latency [all_clocks]
[12/07 19:13:23    285s] Resetting all latency settings from fanout cone of clock 'Clk'
[12/07 19:13:23    285s] @@file 95: set_propagated_clock [all_clocks]
[12/07 19:13:23    285s] @@file 96: set_interactive_constraint_modes []
[12/07 19:13:23    285s] @file 97:
[12/07 19:13:23    285s] @@file 98: opt_design -post_cts        -report_dir reports/STA
[12/07 19:13:23    285s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1733.8M, totSessionCpu=0:04:46 **
[12/07 19:13:23    285s] Info: 1 threads available for lower-level modules during optimization.
[12/07 19:13:23    285s] *** opt_design #1 [begin] : totSession cpu/real = 0:04:45.6/0:04:51.6 (1.0), mem = 2314.1M
[12/07 19:13:23    285s] GigaOpt running with 1 threads.
[12/07 19:13:23    285s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:04:45.6/0:04:51.6 (1.0), mem = 2314.1M
[12/07 19:13:23    285s] **INFO: User settings:
[12/07 19:13:32    295s] delaycal_default_net_delay                                     1000ps
[12/07 19:13:32    295s] delaycal_default_net_load                                      0.5pf
[12/07 19:13:32    295s] delaycal_enable_high_fanout                                    true
[12/07 19:13:32    295s] delaycal_ignore_net_load                                       false
[12/07 19:13:32    295s] delaycal_input_transition_delay                                0.1ps
[12/07 19:13:32    295s] delaycal_socv_accuracy_mode                                    low
[12/07 19:13:32    295s] delaycal_use_default_delay_limit                               1000
[12/07 19:13:32    295s] setAnalysisMode -cts                                           preCTS
[12/07 19:13:32    295s] setDelayCalMode -engine                                        aae
[12/07 19:13:32    295s] design_bottom_routing_layer                                    Metal2
[12/07 19:13:32    295s] design_process_node                                            45
[12/07 19:13:32    295s] extract_rc_coupling_cap_threshold                              0.1
[12/07 19:13:32    295s] extract_rc_engine                                              pre_route
[12/07 19:13:32    295s] extract_rc_layer_independent                                   1
[12/07 19:13:32    295s] extract_rc_relative_cap_threshold                              1.0
[12/07 19:13:32    295s] extract_rc_total_cap_threshold                                 0.0
[12/07 19:13:32    295s] opt_drv_margin                                                 0.0
[12/07 19:13:32    295s] opt_fix_drv                                                    true
[12/07 19:13:32    295s] opt_preserve_all_sequential                                    false
[12/07 19:13:32    295s] opt_resize_flip_flops                                          true
[12/07 19:13:32    295s] opt_setup_target_slack                                         0.0
[12/07 19:13:32    295s] opt_view_pruning_hold_views_active_list                        { func_default }
[12/07 19:13:32    295s] opt_view_pruning_setup_views_active_list                       { func_default }
[12/07 19:13:32    295s] opt_view_pruning_setup_views_persistent_list                   { func_default}
[12/07 19:13:32    295s] opt_view_pruning_tdgr_setup_views_persistent_list              { func_default}
[12/07 19:13:32    295s] place_global_reorder_scan                                      false
[12/07 19:13:32    295s] getAnalysisMode -cts                                           preCTS
[12/07 19:13:32    295s] getDelayCalMode -engine                                        aae
[12/07 19:13:32    295s] get_power_analysis_mode -report_power_quiet                    false
[12/07 19:13:32    295s] getAnalysisMode -cts                                           preCTS
[12/07 19:13:32    295s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[12/07 19:13:33    295s] Need call spDPlaceInit before registerPrioInstLoc.
[12/07 19:13:33    295s] OPERPROF: Starting DPlace-Init at level 1, MEM:2319.9M, EPOCH TIME: 1701994413.592642
[12/07 19:13:33    295s] Processing tracks to init pin-track alignment.
[12/07 19:13:33    295s] z: 2, totalTracks: 1
[12/07 19:13:33    295s] z: 4, totalTracks: 1
[12/07 19:13:33    295s] z: 6, totalTracks: 1
[12/07 19:13:33    295s] z: 8, totalTracks: 1
[12/07 19:13:33    295s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:13:33    295s] All LLGs are deleted
[12/07 19:13:33    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:33    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:33    295s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2319.9M, EPOCH TIME: 1701994413.602914
[12/07 19:13:33    295s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2319.9M, EPOCH TIME: 1701994413.603075
[12/07 19:13:33    295s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2319.9M, EPOCH TIME: 1701994413.607947
[12/07 19:13:33    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:33    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:33    295s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2319.9M, EPOCH TIME: 1701994413.609670
[12/07 19:13:33    295s] Max number of tech site patterns supported in site array is 256.
[12/07 19:13:33    295s] Core basic site is CoreSite
[12/07 19:13:33    295s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2319.9M, EPOCH TIME: 1701994413.630475
[12/07 19:13:33    295s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:13:33    295s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:13:33    295s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2319.9M, EPOCH TIME: 1701994413.635547
[12/07 19:13:33    295s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:13:33    295s] SiteArray: use 1,642,496 bytes
[12/07 19:13:33    295s] SiteArray: current memory after site array memory allocation 2319.9M
[12/07 19:13:33    295s] SiteArray: FP blocked sites are writable
[12/07 19:13:33    295s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:13:33    295s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2319.9M, EPOCH TIME: 1701994413.641204
[12/07 19:13:33    295s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.027, MEM:2319.9M, EPOCH TIME: 1701994413.668609
[12/07 19:13:33    295s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:13:33    295s] Atter site array init, number of instance map data is 0.
[12/07 19:13:33    295s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:2319.9M, EPOCH TIME: 1701994413.671453
[12/07 19:13:33    295s] 
[12/07 19:13:33    295s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:33    295s] OPERPROF:     Starting CMU at level 3, MEM:2319.9M, EPOCH TIME: 1701994413.674626
[12/07 19:13:33    295s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2319.9M, EPOCH TIME: 1701994413.676459
[12/07 19:13:33    295s] 
[12/07 19:13:33    295s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:13:33    295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:2319.9M, EPOCH TIME: 1701994413.678835
[12/07 19:13:33    295s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2319.9M, EPOCH TIME: 1701994413.678903
[12/07 19:13:33    295s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2319.9M, EPOCH TIME: 1701994413.679281
[12/07 19:13:33    295s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2319.9MB).
[12/07 19:13:33    295s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.094, MEM:2319.9M, EPOCH TIME: 1701994413.686770
[12/07 19:13:33    295s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2319.9M, EPOCH TIME: 1701994413.686865
[12/07 19:13:33    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:33    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:33    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:33    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:33    295s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.061, MEM:2319.9M, EPOCH TIME: 1701994413.748056
[12/07 19:13:33    295s] Effort level <high> specified for reg2reg path_group
[12/07 19:13:34    296s] **opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 1647.0M, totSessionCpu=0:04:56 **
[12/07 19:13:34    296s] *** opt_design -post_cts ***
[12/07 19:13:34    296s] DRC Margin: user margin 0.0; extra margin 0.2
[12/07 19:13:34    296s] Hold Target Slack: user slack 0
[12/07 19:13:34    296s] Setup Target Slack: user slack 0; extra slack 0.0
[12/07 19:13:34    296s] set_db opt_useful_skew_eco_route false
[12/07 19:13:34    296s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2243.9M, EPOCH TIME: 1701994414.151847
[12/07 19:13:34    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:34    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:34    296s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2243.9M, EPOCH TIME: 1701994414.180928
[12/07 19:13:34    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:34    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:34    296s] Multi-VT timing optimization disabled based on library information.
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:13:34    296s] Deleting Lib Analyzer.
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Deleting Cell Server End ...
[12/07 19:13:34    296s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:13:34    296s] Summary for sequential cells identification: 
[12/07 19:13:34    296s]   Identified SBFF number: 104
[12/07 19:13:34    296s]   Identified MBFF number: 0
[12/07 19:13:34    296s]   Identified SB Latch number: 0
[12/07 19:13:34    296s]   Identified MB Latch number: 0
[12/07 19:13:34    296s]   Not identified SBFF number: 16
[12/07 19:13:34    296s]   Not identified MBFF number: 0
[12/07 19:13:34    296s]   Not identified SB Latch number: 0
[12/07 19:13:34    296s]   Not identified MB Latch number: 0
[12/07 19:13:34    296s]   Number of sequential cells which are not FFs: 32
[12/07 19:13:34    296s]  Visiting view : func_default
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:13:34    296s]  Visiting view : func_default
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:13:34    296s] TLC MultiMap info (StdDelay):
[12/07 19:13:34    296s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:13:34    296s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:13:34    296s]  Setting StdDelay to: 9.9ps
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Deleting Cell Server End ...
[12/07 19:13:34    296s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2243.9M, EPOCH TIME: 1701994414.261781
[12/07 19:13:34    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:34    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:34    296s] All LLGs are deleted
[12/07 19:13:34    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:34    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:34    296s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2243.9M, EPOCH TIME: 1701994414.261888
[12/07 19:13:34    296s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2243.9M, EPOCH TIME: 1701994414.261943
[12/07 19:13:34    296s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2234.9M, EPOCH TIME: 1701994414.262567
[12/07 19:13:34    296s] Start to check current routing status for nets...
[12/07 19:13:34    296s] All nets are already routed correctly.
[12/07 19:13:34    296s] End to check current routing status for nets (mem=2234.9M)
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] Creating Lib Analyzer ...
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:13:34    296s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:13:34    296s] Summary for sequential cells identification: 
[12/07 19:13:34    296s]   Identified SBFF number: 104
[12/07 19:13:34    296s]   Identified MBFF number: 0
[12/07 19:13:34    296s]   Identified SB Latch number: 0
[12/07 19:13:34    296s]   Identified MB Latch number: 0
[12/07 19:13:34    296s]   Not identified SBFF number: 16
[12/07 19:13:34    296s]   Not identified MBFF number: 0
[12/07 19:13:34    296s]   Not identified SB Latch number: 0
[12/07 19:13:34    296s]   Not identified MB Latch number: 0
[12/07 19:13:34    296s]   Number of sequential cells which are not FFs: 32
[12/07 19:13:34    296s]  Visiting view : func_default
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:13:34    296s]  Visiting view : func_default
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:13:34    296s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:13:34    296s] TLC MultiMap info (StdDelay):
[12/07 19:13:34    296s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:13:34    296s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:13:34    296s]  Setting StdDelay to: 9.9ps
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:13:34    296s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:13:34    296s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:13:34    296s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:13:34    296s] 
[12/07 19:13:34    296s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:13:34    296s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:57 mem=2244.9M
[12/07 19:13:34    296s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:57 mem=2244.9M
[12/07 19:13:34    296s] Creating Lib Analyzer, finished. 
[12/07 19:13:34    296s] #optDebug: Start CG creation (mem=2273.5M)
[12/07 19:13:34    296s]  ...initializing CG  maxDriveDist 789.739000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 78.973500 
[12/07 19:13:35    297s] (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s]  ...processing cgPrt (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s]  ...processing cgEgp (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s]  ...processing cgPbk (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s]  ...processing cgNrb(cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s]  ...processing cgObs (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s]  ...processing cgCon (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s]  ...processing cgPdm (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2442.3M)
[12/07 19:13:35    297s] Compute RC Scale Done ...
[12/07 19:13:35    297s] All LLGs are deleted
[12/07 19:13:35    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:35    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:35    297s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2432.8M, EPOCH TIME: 1701994415.515070
[12/07 19:13:35    297s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2432.8M, EPOCH TIME: 1701994415.515210
[12/07 19:13:35    297s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2432.8M, EPOCH TIME: 1701994415.520014
[12/07 19:13:35    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:35    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:35    297s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2432.8M, EPOCH TIME: 1701994415.521724
[12/07 19:13:35    297s] Max number of tech site patterns supported in site array is 256.
[12/07 19:13:35    297s] Core basic site is CoreSite
[12/07 19:13:35    297s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2432.8M, EPOCH TIME: 1701994415.542454
[12/07 19:13:35    297s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:13:35    297s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:13:35    297s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2432.8M, EPOCH TIME: 1701994415.547390
[12/07 19:13:35    297s] Fast DP-INIT is on for default
[12/07 19:13:35    297s] Atter site array init, number of instance map data is 0.
[12/07 19:13:35    297s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2432.8M, EPOCH TIME: 1701994415.552643
[12/07 19:13:35    297s] 
[12/07 19:13:35    297s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:35    297s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:2432.8M, EPOCH TIME: 1701994415.557865
[12/07 19:13:35    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:35    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:35    297s] Starting delay calculation for Setup views
[12/07 19:13:35    297s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:13:35    297s] #################################################################################
[12/07 19:13:35    297s] # Design Stage: PreRoute
[12/07 19:13:35    297s] # Design Name: filter_top
[12/07 19:13:35    297s] # Design Mode: 45nm
[12/07 19:13:35    297s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:13:35    297s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:13:35    297s] # Signoff Settings: SI Off 
[12/07 19:13:35    297s] #################################################################################
[12/07 19:13:35    297s] Calculate delays in Single mode...
[12/07 19:13:35    297s] Topological Sorting (REAL = 0:00:00.0, MEM = 2430.8M, InitMEM = 2430.8M)
[12/07 19:13:35    297s] Start delay calculation (fullDC) (1 T). (MEM=2430.75)
[12/07 19:13:36    298s] End AAE Lib Interpolated Model. (MEM=2442.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:13:40    302s] Total number of fetched objects 32136
[12/07 19:13:40    302s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:13:40    302s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:13:40    302s] End delay calculation. (MEM=2426.26 CPU=0:00:03.8 REAL=0:00:04.0)
[12/07 19:13:40    302s] *** CDM Built up (cpu=0:00:04.7  real=0:00:05.0  mem= 2426.3M) ***
[12/07 19:13:40    302s] End delay calculation (fullDC). (MEM=2426.26 CPU=0:00:04.4 REAL=0:00:05.0)
[12/07 19:13:40    302s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:05:03 mem=2426.3M)
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] ------------------------------------------------------------------
[12/07 19:13:41    303s]              Initial Summary
[12/07 19:13:41    303s] ------------------------------------------------------------------
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] Setup views included:
[12/07 19:13:41    303s]  func_default 
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] +--------------------+---------+---------+---------+
[12/07 19:13:41    303s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:13:41    303s] +--------------------+---------+---------+---------+
[12/07 19:13:41    303s] |           WNS (ns):|  0.387  |  0.387  |  1.906  |
[12/07 19:13:41    303s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:13:41    303s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:13:41    303s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:13:41    303s] +--------------------+---------+---------+---------+
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] +----------------+-------------------------------+------------------+
[12/07 19:13:41    303s] |                |              Real             |       Total      |
[12/07 19:13:41    303s] |    DRVs        +------------------+------------+------------------|
[12/07 19:13:41    303s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:13:41    303s] +----------------+------------------+------------+------------------+
[12/07 19:13:41    303s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:13:41    303s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:13:41    303s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:13:41    303s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:13:41    303s] +----------------+------------------+------------+------------------+
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2442.3M, EPOCH TIME: 1701994421.234723
[12/07 19:13:41    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:41    303s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2442.3M, EPOCH TIME: 1701994421.264017
[12/07 19:13:41    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:41    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] Density: 70.224%
[12/07 19:13:41    303s] ------------------------------------------------------------------
[12/07 19:13:41    303s] **opt_design ... cpu = 0:00:18, real = 0:00:18, mem = 1768.3M, totSessionCpu=0:05:03 **
[12/07 19:13:41    303s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:17.7/0:00:17.6 (1.0), totSession cpu/real = 0:05:03.3/0:05:09.2 (1.0), mem = 2331.3M
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] =============================================================================================
[12/07 19:13:41    303s]  Step TAT Report : InitOpt #1 / opt_design #1                                   21.18-s099_1
[12/07 19:13:41    303s] =============================================================================================
[12/07 19:13:41    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:13:41    303s] ---------------------------------------------------------------------------------------------
[12/07 19:13:41    303s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:41    303s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:05.8 /  0:00:05.8    1.0
[12/07 19:13:41    303s] [ DrvReport              ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:13:41    303s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:13:41    303s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:13:41    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:41    303s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:13:41    303s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:41    303s] [ TimingUpdate           ]      1   0:00:00.5  (   2.7 % )     0:00:05.2 /  0:00:05.2    1.0
[12/07 19:13:41    303s] [ FullDelayCalc          ]      1   0:00:04.7  (  26.9 % )     0:00:04.7 /  0:00:04.7    1.0
[12/07 19:13:41    303s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[12/07 19:13:41    303s] [ MISC                   ]          0:00:11.2  (  63.5 % )     0:00:11.2 /  0:00:11.2    1.0
[12/07 19:13:41    303s] ---------------------------------------------------------------------------------------------
[12/07 19:13:41    303s]  InitOpt #1 TOTAL                   0:00:17.6  ( 100.0 % )     0:00:17.6 /  0:00:17.7    1.0
[12/07 19:13:41    303s] ---------------------------------------------------------------------------------------------
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s] ** INFO : this run is activating low effort ccoptDesign flow
[12/07 19:13:41    303s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:13:41    303s] ### Creating PhyDesignMc. totSessionCpu=0:05:03 mem=2331.3M
[12/07 19:13:41    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:2331.3M, EPOCH TIME: 1701994421.275496
[12/07 19:13:41    303s] Processing tracks to init pin-track alignment.
[12/07 19:13:41    303s] z: 2, totalTracks: 1
[12/07 19:13:41    303s] z: 4, totalTracks: 1
[12/07 19:13:41    303s] z: 6, totalTracks: 1
[12/07 19:13:41    303s] z: 8, totalTracks: 1
[12/07 19:13:41    303s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:13:41    303s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2331.3M, EPOCH TIME: 1701994421.289720
[12/07 19:13:41    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:41    303s] 
[12/07 19:13:41    303s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:13:41    303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:2331.3M, EPOCH TIME: 1701994421.318189
[12/07 19:13:41    303s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2331.3M, EPOCH TIME: 1701994421.318276
[12/07 19:13:41    303s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2331.3M, EPOCH TIME: 1701994421.318620
[12/07 19:13:41    303s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2331.3MB).
[12/07 19:13:41    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2331.3M, EPOCH TIME: 1701994421.322030
[12/07 19:13:41    303s] InstCnt mismatch: prevInstCnt = 23767, ttlInstCnt = 23781
[12/07 19:13:41    303s] TotalInstCnt at PhyDesignMc Initialization: 23781
[12/07 19:13:41    303s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:03 mem=2331.3M
[12/07 19:13:41    303s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2331.3M, EPOCH TIME: 1701994421.355818
[12/07 19:13:41    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:41    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:41    303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.059, MEM:2331.3M, EPOCH TIME: 1701994421.415199
[12/07 19:13:41    303s] TotalInstCnt at PhyDesignMc Destruction: 23781
[12/07 19:13:41    303s] OPTC: m1 20.0 20.0
[12/07 19:13:41    303s] #optDebug: fT-E <X 2 0 0 1>
[12/07 19:13:41    303s] #optDebug: fT-E <X 2 0 0 1>
[12/07 19:13:41    303s] -congRepairInPostCTS false                 # bool, default=false, private
[12/07 19:13:42    304s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 19.8
[12/07 19:13:42    304s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 19.8
[12/07 19:13:42    304s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 19:13:42    304s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.10
[12/07 19:13:42    304s] ### Creating RouteCongInterface, started
[12/07 19:13:42    304s] *** CongRefineRouteType #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:04.2/0:05:10.1 (1.0), mem = 2331.3M
[12/07 19:13:42    304s] {MMLU 14 14 32136}
[12/07 19:13:42    304s] ### Creating LA Mngr. totSessionCpu=0:05:04 mem=2331.3M
[12/07 19:13:42    304s] ### Creating LA Mngr, finished. totSessionCpu=0:05:04 mem=2331.3M
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s] #optDebug: {0, 1.000}
[12/07 19:13:42    304s] ### Creating RouteCongInterface, finished
[12/07 19:13:42    304s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.10
[12/07 19:13:42    304s] Updated routing constraints on 0 nets.
[12/07 19:13:42    304s] Bottom Preferred Layer:
[12/07 19:13:42    304s] +---------------+------------+----------+
[12/07 19:13:42    304s] |     Layer     |    CLK     |   Rule   |
[12/07 19:13:42    304s] +---------------+------------+----------+
[12/07 19:13:42    304s] | Metal3 (z=3)  |         14 | default  |
[12/07 19:13:42    304s] +---------------+------------+----------+
[12/07 19:13:42    304s] Via Pillar Rule:
[12/07 19:13:42    304s]     None
[12/07 19:13:42    304s] Finished writing unified metrics of routing constraints.
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s] =============================================================================================
[12/07 19:13:42    304s]  Step TAT Report : CongRefineRouteType #1 / opt_design #1                       21.18-s099_1
[12/07 19:13:42    304s] =============================================================================================
[12/07 19:13:42    304s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:13:42    304s] ---------------------------------------------------------------------------------------------
[12/07 19:13:42    304s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  79.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:13:42    304s] [ MISC                   ]          0:00:00.0  (  20.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:13:42    304s] ---------------------------------------------------------------------------------------------
[12/07 19:13:42    304s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:13:42    304s] ---------------------------------------------------------------------------------------------
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s] *** CongRefineRouteType #1 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:04.3/0:05:10.2 (1.0), mem = 2331.3M
[12/07 19:13:42    304s] End: GigaOpt Route Type Constraints Refinement
[12/07 19:13:42    304s] Deleting Lib Analyzer.
[12/07 19:13:42    304s] *** SimplifyNetlist #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:04.3/0:05:10.2 (1.0), mem = 2331.3M
[12/07 19:13:42    304s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:13:42    304s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:13:42    304s] ### Creating LA Mngr. totSessionCpu=0:05:04 mem=2331.3M
[12/07 19:13:42    304s] ### Creating LA Mngr, finished. totSessionCpu=0:05:04 mem=2331.3M
[12/07 19:13:42    304s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 19:13:42    304s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.11
[12/07 19:13:42    304s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:13:42    304s] ### Creating PhyDesignMc. totSessionCpu=0:05:04 mem=2331.3M
[12/07 19:13:42    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:2331.3M, EPOCH TIME: 1701994422.339908
[12/07 19:13:42    304s] Processing tracks to init pin-track alignment.
[12/07 19:13:42    304s] z: 2, totalTracks: 1
[12/07 19:13:42    304s] z: 4, totalTracks: 1
[12/07 19:13:42    304s] z: 6, totalTracks: 1
[12/07 19:13:42    304s] z: 8, totalTracks: 1
[12/07 19:13:42    304s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:13:42    304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2331.3M, EPOCH TIME: 1701994422.354371
[12/07 19:13:42    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:42    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:13:42    304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.029, MEM:2331.3M, EPOCH TIME: 1701994422.383278
[12/07 19:13:42    304s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2331.3M, EPOCH TIME: 1701994422.383362
[12/07 19:13:42    304s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2331.3M, EPOCH TIME: 1701994422.383725
[12/07 19:13:42    304s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2331.3MB).
[12/07 19:13:42    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2331.3M, EPOCH TIME: 1701994422.387068
[12/07 19:13:42    304s] TotalInstCnt at PhyDesignMc Initialization: 23781
[12/07 19:13:42    304s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:05 mem=2331.3M
[12/07 19:13:42    304s] ### Creating RouteCongInterface, started
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s] Creating Lib Analyzer ...
[12/07 19:13:42    304s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:13:42    304s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:13:42    304s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:13:42    304s] 
[12/07 19:13:42    304s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:13:43    305s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:05 mem=2331.3M
[12/07 19:13:43    305s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:05 mem=2331.3M
[12/07 19:13:43    305s] Creating Lib Analyzer, finished. 
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s] #optDebug: {0, 1.000}
[12/07 19:13:43    305s] ### Creating RouteCongInterface, finished
[12/07 19:13:43    305s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:13:43    305s] ### Creating LA Mngr. totSessionCpu=0:05:05 mem=2331.3M
[12/07 19:13:43    305s] ### Creating LA Mngr, finished. totSessionCpu=0:05:05 mem=2331.3M
[12/07 19:13:43    305s] Usable buffer cells for single buffer setup transform:
[12/07 19:13:43    305s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
[12/07 19:13:43    305s] Number of usable buffer cells above: 14
[12/07 19:13:43    305s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2388.5M, EPOCH TIME: 1701994423.283155
[12/07 19:13:43    305s] Found 0 hard placement blockage before merging.
[12/07 19:13:43    305s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2388.5M, EPOCH TIME: 1701994423.283509
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s] Netlist preparation processing... 
[12/07 19:13:43    305s] Removed 0 instance
[12/07 19:13:43    305s] *info: Marking 0 isolation instances dont touch
[12/07 19:13:43    305s] *info: Marking 0 level shifter instances dont touch
[12/07 19:13:43    305s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:13:43    305s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2423.6M, EPOCH TIME: 1701994423.381489
[12/07 19:13:43    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23781).
[12/07 19:13:43    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:43    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:43    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:43    305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:2347.6M, EPOCH TIME: 1701994423.444588
[12/07 19:13:43    305s] TotalInstCnt at PhyDesignMc Destruction: 23781
[12/07 19:13:43    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.11
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s] =============================================================================================
[12/07 19:13:43    305s]  Step TAT Report : SimplifyNetlist #1 / opt_design #1                           21.18-s099_1
[12/07 19:13:43    305s] =============================================================================================
[12/07 19:13:43    305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:13:43    305s] ---------------------------------------------------------------------------------------------
[12/07 19:13:43    305s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  44.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:13:43    305s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:43    305s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  15.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:13:43    305s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:13:43    305s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:13:43    305s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:43    305s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:43    305s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:43    305s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:43    305s] [ MISC                   ]          0:00:00.3  (  28.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:13:43    305s] ---------------------------------------------------------------------------------------------
[12/07 19:13:43    305s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:13:43    305s] ---------------------------------------------------------------------------------------------
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s] *** SimplifyNetlist #1 [finish] (opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:05:05.5/0:05:11.4 (1.0), mem = 2347.6M
[12/07 19:13:43    305s] *** Starting optimizing excluded clock nets MEM= 2347.6M) ***
[12/07 19:13:43    305s] *info: No excluded clock nets to be optimized.
[12/07 19:13:43    305s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2347.6M) ***
[12/07 19:13:43    305s] *** Starting optimizing excluded clock nets MEM= 2347.6M) ***
[12/07 19:13:43    305s] *info: No excluded clock nets to be optimized.
[12/07 19:13:43    305s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2347.6M) ***
[12/07 19:13:43    305s] Info: Done creating the CCOpt slew target map.
[12/07 19:13:43    305s] Begin: GigaOpt high fanout net optimization
[12/07 19:13:43    305s] GigaOpt HFN: use maxLocalDensity 1.2
[12/07 19:13:43    305s] GigaOpt HFN: use maxLocalDensity 1.2
[12/07 19:13:43    305s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 19:13:43    305s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 19:13:43    305s] *** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:05.5/0:05:11.4 (1.0), mem = 2347.6M
[12/07 19:13:43    305s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:13:43    305s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:13:43    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.12
[12/07 19:13:43    305s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:13:43    305s] ### Creating PhyDesignMc. totSessionCpu=0:05:06 mem=2347.6M
[12/07 19:13:43    305s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:13:43    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:2347.6M, EPOCH TIME: 1701994423.510811
[12/07 19:13:43    305s] Processing tracks to init pin-track alignment.
[12/07 19:13:43    305s] z: 2, totalTracks: 1
[12/07 19:13:43    305s] z: 4, totalTracks: 1
[12/07 19:13:43    305s] z: 6, totalTracks: 1
[12/07 19:13:43    305s] z: 8, totalTracks: 1
[12/07 19:13:43    305s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:13:43    305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2347.6M, EPOCH TIME: 1701994423.525435
[12/07 19:13:43    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:43    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:13:43    305s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2347.6M, EPOCH TIME: 1701994423.554222
[12/07 19:13:43    305s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2347.6M, EPOCH TIME: 1701994423.554315
[12/07 19:13:43    305s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2347.6M, EPOCH TIME: 1701994423.554621
[12/07 19:13:43    305s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2347.6MB).
[12/07 19:13:43    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2347.6M, EPOCH TIME: 1701994423.557949
[12/07 19:13:43    305s] TotalInstCnt at PhyDesignMc Initialization: 23781
[12/07 19:13:43    305s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:06 mem=2347.6M
[12/07 19:13:43    305s] ### Creating RouteCongInterface, started
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/07 19:13:43    305s] 
[12/07 19:13:43    305s] #optDebug: {0, 1.000}
[12/07 19:13:43    305s] ### Creating RouteCongInterface, finished
[12/07 19:13:43    305s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:13:43    305s] ### Creating LA Mngr. totSessionCpu=0:05:06 mem=2347.6M
[12/07 19:13:43    305s] ### Creating LA Mngr, finished. totSessionCpu=0:05:06 mem=2347.6M
[12/07 19:13:44    306s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:13:44    306s] Total-nets :: 32042, Stn-nets :: 0, ratio :: 0 %, Total-len 383127, Stn-len 0
[12/07 19:13:44    306s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2385.7M, EPOCH TIME: 1701994424.359514
[12/07 19:13:44    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:44    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:44    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:44    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:44    306s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2347.7M, EPOCH TIME: 1701994424.419251
[12/07 19:13:44    306s] TotalInstCnt at PhyDesignMc Destruction: 23781
[12/07 19:13:44    306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.12
[12/07 19:13:44    306s] 
[12/07 19:13:44    306s] =============================================================================================
[12/07 19:13:44    306s]  Step TAT Report : DrvOpt #1 / opt_design #1                                    21.18-s099_1
[12/07 19:13:44    306s] =============================================================================================
[12/07 19:13:44    306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:13:44    306s] ---------------------------------------------------------------------------------------------
[12/07 19:13:44    306s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:44    306s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  18.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:13:44    306s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:13:44    306s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:44    306s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:44    306s] [ MISC                   ]          0:00:00.7  (  72.5 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:13:44    306s] ---------------------------------------------------------------------------------------------
[12/07 19:13:44    306s]  DrvOpt #1 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 19:13:44    306s] ---------------------------------------------------------------------------------------------
[12/07 19:13:44    306s] 
[12/07 19:13:44    306s] *** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:05:06.5/0:05:12.4 (1.0), mem = 2347.7M
[12/07 19:13:44    306s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/07 19:13:44    306s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/07 19:13:44    306s] End: GigaOpt high fanout net optimization
[12/07 19:13:44    306s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:13:44    306s] Deleting Lib Analyzer.
[12/07 19:13:44    306s] Begin: GigaOpt Global Optimization
[12/07 19:13:44    306s] *info: use new DP (enabled)
[12/07 19:13:44    306s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/07 19:13:44    306s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/07 19:13:44    306s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:13:44    306s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:13:44    306s] *** GlobalOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:06.9/0:05:12.9 (1.0), mem = 2347.7M
[12/07 19:13:44    306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.13
[12/07 19:13:44    306s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:13:44    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:07 mem=2347.7M
[12/07 19:13:44    306s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:13:44    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:2347.7M, EPOCH TIME: 1701994424.904093
[12/07 19:13:44    306s] Processing tracks to init pin-track alignment.
[12/07 19:13:44    306s] z: 2, totalTracks: 1
[12/07 19:13:44    306s] z: 4, totalTracks: 1
[12/07 19:13:44    306s] z: 6, totalTracks: 1
[12/07 19:13:44    306s] z: 8, totalTracks: 1
[12/07 19:13:44    306s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:13:44    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2347.7M, EPOCH TIME: 1701994424.918721
[12/07 19:13:44    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:44    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:44    306s] 
[12/07 19:13:44    306s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:44    306s] 
[12/07 19:13:44    306s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:13:44    306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2347.7M, EPOCH TIME: 1701994424.947937
[12/07 19:13:44    306s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2347.7M, EPOCH TIME: 1701994424.948038
[12/07 19:13:44    306s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2347.7M, EPOCH TIME: 1701994424.948375
[12/07 19:13:44    306s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2347.7MB).
[12/07 19:13:44    306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2347.7M, EPOCH TIME: 1701994424.951807
[12/07 19:13:45    307s] TotalInstCnt at PhyDesignMc Initialization: 23781
[12/07 19:13:45    307s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:07 mem=2347.7M
[12/07 19:13:45    307s] ### Creating RouteCongInterface, started
[12/07 19:13:45    307s] 
[12/07 19:13:45    307s] Creating Lib Analyzer ...
[12/07 19:13:45    307s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:13:45    307s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:13:45    307s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:13:45    307s] 
[12/07 19:13:45    307s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:13:45    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:08 mem=2347.7M
[12/07 19:13:45    307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:08 mem=2347.7M
[12/07 19:13:45    307s] Creating Lib Analyzer, finished. 
[12/07 19:13:45    307s] 
[12/07 19:13:45    307s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:13:45    307s] 
[12/07 19:13:45    307s] #optDebug: {0, 1.000}
[12/07 19:13:45    307s] ### Creating RouteCongInterface, finished
[12/07 19:13:45    307s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:13:45    307s] ### Creating LA Mngr. totSessionCpu=0:05:08 mem=2347.7M
[12/07 19:13:45    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:08 mem=2347.7M
[12/07 19:13:45    308s] *info: 14 clock nets excluded
[12/07 19:13:45    308s] *info: 68 no-driver nets excluded.
[12/07 19:13:45    308s] *info: 14 nets with fixed/cover wires excluded.
[12/07 19:13:46    308s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2405.0M, EPOCH TIME: 1701994426.070213
[12/07 19:13:46    308s] Found 0 hard placement blockage before merging.
[12/07 19:13:46    308s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2405.0M, EPOCH TIME: 1701994426.070566
[12/07 19:13:46    308s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/07 19:13:46    308s] +--------+--------+---------+------------+--------+------------+---------+------------------------------------------+
[12/07 19:13:46    308s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View |Pathgroup|                End Point                 |
[12/07 19:13:46    308s] +--------+--------+---------+------------+--------+------------+---------+------------------------------------------+
[12/07 19:13:46    308s] |   0.000|   0.000|   70.22%|   0:00:00.0| 2405.0M|func_default|       NA| NA                                       |
[12/07 19:13:46    308s] +--------+--------+---------+------------+--------+------------+---------+------------------------------------------+
[12/07 19:13:46    308s] 
[12/07 19:13:46    308s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2405.0M) ***
[12/07 19:13:46    308s] 
[12/07 19:13:46    308s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2405.0M) ***
[12/07 19:13:46    308s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:13:46    308s] Finished writing unified metrics of routing constraints.
[12/07 19:13:46    308s] Bottom Preferred Layer:
[12/07 19:13:46    308s] +---------------+------------+----------+
[12/07 19:13:46    308s] |     Layer     |    CLK     |   Rule   |
[12/07 19:13:46    308s] +---------------+------------+----------+
[12/07 19:13:46    308s] | Metal3 (z=3)  |         14 | default  |
[12/07 19:13:46    308s] +---------------+------------+----------+
[12/07 19:13:46    308s] Via Pillar Rule:
[12/07 19:13:46    308s]     None
[12/07 19:13:46    308s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/07 19:13:46    308s] Total-nets :: 32042, Stn-nets :: 0, ratio :: 0 %, Total-len 383127, Stn-len 0
[12/07 19:13:46    308s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2385.9M, EPOCH TIME: 1701994426.463612
[12/07 19:13:46    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23781).
[12/07 19:13:46    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:46    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:46    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:46    308s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.067, MEM:2345.9M, EPOCH TIME: 1701994426.530596
[12/07 19:13:46    308s] TotalInstCnt at PhyDesignMc Destruction: 23781
[12/07 19:13:46    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.13
[12/07 19:13:46    308s] *** GlobalOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:05:08.6/0:05:14.5 (1.0), mem = 2345.9M
[12/07 19:13:46    308s] 
[12/07 19:13:46    308s] =============================================================================================
[12/07 19:13:46    308s]  Step TAT Report : GlobalOpt #1 / opt_design #1                                 21.18-s099_1
[12/07 19:13:46    308s] =============================================================================================
[12/07 19:13:46    308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:13:46    308s] ---------------------------------------------------------------------------------------------
[12/07 19:13:46    308s] [ SlackTraversorInit     ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:13:46    308s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  32.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:13:46    308s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:46    308s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:13:46    308s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:13:46    308s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:13:46    308s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:13:46    308s] [ TransformInit          ]      1   0:00:00.4  (  22.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:13:46    308s] [ MISC                   ]          0:00:00.3  (  15.7 % )     0:00:00.3 /  0:00:00.2    1.0
[12/07 19:13:46    308s] ---------------------------------------------------------------------------------------------
[12/07 19:13:46    308s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[12/07 19:13:46    308s] ---------------------------------------------------------------------------------------------
[12/07 19:13:46    308s] 
[12/07 19:13:46    308s] End: GigaOpt Global Optimization
[12/07 19:13:46    308s] *** Timing Is met
[12/07 19:13:46    308s] *** Check timing (0:00:00.0)
[12/07 19:13:46    308s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:13:46    308s] Deleting Lib Analyzer.
[12/07 19:13:46    308s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/07 19:13:46    308s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/07 19:13:46    308s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:13:46    308s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:13:46    308s] ### Creating LA Mngr. totSessionCpu=0:05:09 mem=2345.9M
[12/07 19:13:46    308s] ### Creating LA Mngr, finished. totSessionCpu=0:05:09 mem=2345.9M
[12/07 19:13:46    308s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 19:13:46    308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2345.9M, EPOCH TIME: 1701994426.608169
[12/07 19:13:46    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:46    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:46    308s] 
[12/07 19:13:46    308s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:46    308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2345.9M, EPOCH TIME: 1701994426.638798
[12/07 19:13:46    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:13:46    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:47    309s] **INFO: Flow update: Design timing is met.
[12/07 19:13:47    309s] **INFO: Flow update: Design timing is met.
[12/07 19:13:47    309s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[12/07 19:13:47    309s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[12/07 19:13:47    309s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:13:47    309s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:13:47    309s] ### Creating LA Mngr. totSessionCpu=0:05:09 mem=2341.9M
[12/07 19:13:47    309s] ### Creating LA Mngr, finished. totSessionCpu=0:05:09 mem=2341.9M
[12/07 19:13:47    309s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:13:47    309s] ### Creating PhyDesignMc. totSessionCpu=0:05:09 mem=2399.1M
[12/07 19:13:47    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:2399.1M, EPOCH TIME: 1701994427.301646
[12/07 19:13:47    309s] Processing tracks to init pin-track alignment.
[12/07 19:13:47    309s] z: 2, totalTracks: 1
[12/07 19:13:47    309s] z: 4, totalTracks: 1
[12/07 19:13:47    309s] z: 6, totalTracks: 1
[12/07 19:13:47    309s] z: 8, totalTracks: 1
[12/07 19:13:47    309s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:13:47    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2399.1M, EPOCH TIME: 1701994427.316524
[12/07 19:13:47    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:47    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:13:47    309s] 
[12/07 19:13:47    309s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:13:47    309s] 
[12/07 19:13:47    309s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:13:47    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2399.1M, EPOCH TIME: 1701994427.345890
[12/07 19:13:47    309s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2399.1M, EPOCH TIME: 1701994427.345985
[12/07 19:13:47    309s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2399.1M, EPOCH TIME: 1701994427.346301
[12/07 19:13:47    309s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2399.1MB).
[12/07 19:13:47    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2399.1M, EPOCH TIME: 1701994427.349835
[12/07 19:13:47    309s] TotalInstCnt at PhyDesignMc Initialization: 23781
[12/07 19:13:47    309s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:10 mem=2399.1M
[12/07 19:13:47    309s] 
[12/07 19:13:47    309s] Creating Lib Analyzer ...
[12/07 19:13:47    309s] Begin: Area Reclaim Optimization
[12/07 19:13:47    309s] *** AreaOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:09.5/0:05:15.5 (1.0), mem = 2399.1M
[12/07 19:13:47    309s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:13:47    309s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:13:47    309s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:13:47    309s] 
[12/07 19:13:47    309s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:13:48    310s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:10 mem=2405.2M
[12/07 19:13:48    310s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:10 mem=2405.2M
[12/07 19:13:48    310s] Creating Lib Analyzer, finished. 
[12/07 19:13:48    310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.14
[12/07 19:13:48    310s] ### Creating RouteCongInterface, started
[12/07 19:13:48    310s] 
[12/07 19:13:48    310s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[12/07 19:13:48    310s] 
[12/07 19:13:48    310s] #optDebug: {0, 1.000}
[12/07 19:13:48    310s] ### Creating RouteCongInterface, finished
[12/07 19:13:48    310s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:13:48    310s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=2405.2M
[12/07 19:13:48    310s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=2405.2M
[12/07 19:13:48    310s] Usable buffer cells for single buffer setup transform:
[12/07 19:13:48    310s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
[12/07 19:13:48    310s] Number of usable buffer cells above: 14
[12/07 19:13:48    310s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2405.2M, EPOCH TIME: 1701994428.246786
[12/07 19:13:48    310s] Found 0 hard placement blockage before merging.
[12/07 19:13:48    310s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2405.2M, EPOCH TIME: 1701994428.247108
[12/07 19:13:48    310s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.22
[12/07 19:13:48    310s] +---------+---------+--------+--------+------------+--------+
[12/07 19:13:48    310s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 19:13:48    310s] +---------+---------+--------+--------+------------+--------+
[12/07 19:13:48    310s] |   70.22%|        -|   0.000|   0.000|   0:00:00.0| 2405.2M|
[12/07 19:13:48    310s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:14:11    333s] |   70.22%|       11|   0.000|   0.000|   0:00:23.0| 2716.4M|
[12/07 19:14:11    333s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:14:11    333s] +---------+---------+--------+--------+------------+--------+
[12/07 19:14:11    333s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.22
[12/07 19:14:11    333s] 
[12/07 19:14:11    333s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/07 19:14:11    333s] --------------------------------------------------------------
[12/07 19:14:11    333s] |                                   | Total     | Sequential |
[12/07 19:14:11    333s] --------------------------------------------------------------
[12/07 19:14:11    333s] | Num insts resized                 |       0  |       0    |
[12/07 19:14:11    333s] | Num insts undone                  |       0  |       0    |
[12/07 19:14:11    333s] | Num insts Downsized               |       0  |       0    |
[12/07 19:14:11    333s] | Num insts Samesized               |       0  |       0    |
[12/07 19:14:11    333s] | Num insts Upsized                 |       0  |       0    |
[12/07 19:14:11    333s] | Num multiple commits+uncommits    |       0  |       -    |
[12/07 19:14:11    333s] --------------------------------------------------------------
[12/07 19:14:11    333s] Finished writing unified metrics of routing constraints.
[12/07 19:14:11    333s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:14:11    333s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.14
[12/07 19:14:11    333s] 
[12/07 19:14:11    333s] =============================================================================================
[12/07 19:14:11    333s]  Step TAT Report : AreaOpt #1 / opt_design #1                                   21.18-s099_1
[12/07 19:14:11    333s] =============================================================================================
[12/07 19:14:11    333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:14:11    333s] ---------------------------------------------------------------------------------------------
[12/07 19:14:11    333s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 19:14:11    333s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:14:11    333s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:14:11    333s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 19:14:11    333s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:14:11    333s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:14:11    333s] [ OptimizationStep       ]      1   0:00:00.1  (   0.4 % )     0:00:23.1 /  0:00:23.1    1.0
[12/07 19:14:11    333s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:23.0 /  0:00:23.0    1.0
[12/07 19:14:11    333s] [ OptGetWeight           ]     38   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:14:11    333s] [ OptEval                ]     38   0:00:20.9  (  86.8 % )     0:00:20.9 /  0:00:20.9    1.0
[12/07 19:14:11    333s] [ OptCommit              ]     38   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[12/07 19:14:11    333s] [ PostCommitDelayUpdate  ]     38   0:00:00.1  (   0.4 % )     0:00:01.5 /  0:00:01.5    1.0
[12/07 19:14:11    333s] [ IncrDelayCalc          ]     33   0:00:01.4  (   5.9 % )     0:00:01.4 /  0:00:01.4    1.0
[12/07 19:14:11    333s] [ IncrTimingUpdate       ]      5   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:14:11    333s] [ MISC                   ]          0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.1
[12/07 19:14:11    333s] ---------------------------------------------------------------------------------------------
[12/07 19:14:11    333s]  AreaOpt #1 TOTAL                   0:00:24.1  ( 100.0 % )     0:00:24.1 /  0:00:24.1    1.0
[12/07 19:14:11    333s] ---------------------------------------------------------------------------------------------
[12/07 19:14:11    333s] 
[12/07 19:14:11    333s] Bottom Preferred Layer:
[12/07 19:14:11    333s] +---------------+------------+----------+
[12/07 19:14:11    333s] |     Layer     |    CLK     |   Rule   |
[12/07 19:14:11    333s] +---------------+------------+----------+
[12/07 19:14:11    333s] | Metal3 (z=3)  |         14 | default  |
[12/07 19:14:11    333s] +---------------+------------+----------+
[12/07 19:14:11    333s] Via Pillar Rule:
[12/07 19:14:11    333s]     None
[12/07 19:14:11    333s] 
[12/07 19:14:11    333s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/07 19:14:11    333s] End: Core Area Reclaim Optimization (cpu = 0:00:24.1) (real = 0:00:24.0) **
[12/07 19:14:11    333s] *** AreaOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:24.1/0:00:24.1 (1.0), totSession cpu/real = 0:05:33.6/0:05:39.5 (1.0), mem = 2716.4M
[12/07 19:14:11    333s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2697.3M, EPOCH TIME: 1701994451.546493
[12/07 19:14:11    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23767).
[12/07 19:14:11    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:11    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:11    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:11    333s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.086, MEM:2360.3M, EPOCH TIME: 1701994451.632066
[12/07 19:14:11    333s] TotalInstCnt at PhyDesignMc Destruction: 23767
[12/07 19:14:11    333s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=2360.35M, totSessionCpu=0:05:34).
[12/07 19:14:11    333s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/07 19:14:11    333s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/07 19:14:11    333s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:14:11    333s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:14:11    333s] ### Creating LA Mngr. totSessionCpu=0:05:34 mem=2360.3M
[12/07 19:14:11    333s] ### Creating LA Mngr, finished. totSessionCpu=0:05:34 mem=2360.3M
[12/07 19:14:11    333s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:14:11    333s] ### Creating PhyDesignMc. totSessionCpu=0:05:34 mem=2417.6M
[12/07 19:14:11    333s] OPERPROF: Starting DPlace-Init at level 1, MEM:2417.6M, EPOCH TIME: 1701994451.711050
[12/07 19:14:11    333s] Processing tracks to init pin-track alignment.
[12/07 19:14:11    333s] z: 2, totalTracks: 1
[12/07 19:14:11    333s] z: 4, totalTracks: 1
[12/07 19:14:11    333s] z: 6, totalTracks: 1
[12/07 19:14:11    333s] z: 8, totalTracks: 1
[12/07 19:14:11    333s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:14:11    333s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2417.6M, EPOCH TIME: 1701994451.725787
[12/07 19:14:11    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:11    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:11    333s] 
[12/07 19:14:11    333s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:14:11    333s] 
[12/07 19:14:11    333s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:14:11    333s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2417.6M, EPOCH TIME: 1701994451.755597
[12/07 19:14:11    333s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2417.6M, EPOCH TIME: 1701994451.755693
[12/07 19:14:11    333s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2417.6M, EPOCH TIME: 1701994451.756006
[12/07 19:14:11    333s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2417.6MB).
[12/07 19:14:11    333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2417.6M, EPOCH TIME: 1701994451.759588
[12/07 19:14:11    333s] TotalInstCnt at PhyDesignMc Initialization: 23767
[12/07 19:14:11    333s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:34 mem=2417.6M
[12/07 19:14:11    333s] Begin: Area Reclaim Optimization
[12/07 19:14:11    333s] *** AreaOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:34.0/0:05:39.9 (1.0), mem = 2417.6M
[12/07 19:14:11    333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.15
[12/07 19:14:11    333s] ### Creating RouteCongInterface, started
[12/07 19:14:11    334s] 
[12/07 19:14:11    334s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:14:11    334s] 
[12/07 19:14:11    334s] #optDebug: {0, 1.000}
[12/07 19:14:11    334s] ### Creating RouteCongInterface, finished
[12/07 19:14:11    334s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:14:11    334s] ### Creating LA Mngr. totSessionCpu=0:05:34 mem=2417.6M
[12/07 19:14:11    334s] ### Creating LA Mngr, finished. totSessionCpu=0:05:34 mem=2417.6M
[12/07 19:14:12    334s] Usable buffer cells for single buffer setup transform:
[12/07 19:14:12    334s] CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20 
[12/07 19:14:12    334s] Number of usable buffer cells above: 14
[12/07 19:14:12    334s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2417.6M, EPOCH TIME: 1701994452.127872
[12/07 19:14:12    334s] Found 0 hard placement blockage before merging.
[12/07 19:14:12    334s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2417.6M, EPOCH TIME: 1701994452.128203
[12/07 19:14:12    334s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 70.22
[12/07 19:14:12    334s] +---------+---------+--------+--------+------------+--------+
[12/07 19:14:12    334s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 19:14:12    334s] +---------+---------+--------+--------+------------+--------+
[12/07 19:14:12    334s] |   70.22%|        -|   0.020|   0.000|   0:00:00.0| 2417.6M|
[12/07 19:14:13    335s] |   70.22%|        0|   0.020|   0.000|   0:00:01.0| 2417.6M|
[12/07 19:14:13    335s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:14:13    335s] |   70.22%|        0|   0.020|   0.000|   0:00:00.0| 2417.6M|
[12/07 19:14:13    335s] |   70.22%|        0|   0.020|   0.000|   0:00:00.0| 2417.6M|
[12/07 19:14:14    336s] |   70.21%|        5|   0.020|   0.000|   0:00:01.0| 2441.2M|
[12/07 19:14:14    336s] |   70.21%|        0|   0.020|   0.000|   0:00:00.0| 2441.2M|
[12/07 19:14:14    336s] #optDebug: <stH: 1.7100 MiSeL: 34.7110>
[12/07 19:14:14    336s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[12/07 19:14:14    336s] |   70.21%|        0|   0.020|   0.000|   0:00:00.0| 2441.2M|
[12/07 19:14:14    336s] +---------+---------+--------+--------+------------+--------+
[12/07 19:14:14    336s] 
[12/07 19:14:14    336s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 5 **
[12/07 19:14:14    336s] --------------------------------------------------------------
[12/07 19:14:14    336s] |                                   | Total     | Sequential |
[12/07 19:14:14    336s] --------------------------------------------------------------
[12/07 19:14:14    336s] | Num insts resized                 |       5  |       0    |
[12/07 19:14:14    336s] | Num insts undone                  |       0  |       0    |
[12/07 19:14:14    336s] | Num insts Downsized               |       5  |       0    |
[12/07 19:14:14    336s] | Num insts Samesized               |       0  |       0    |
[12/07 19:14:14    336s] | Num insts Upsized                 |       0  |       0    |
[12/07 19:14:14    336s] | Num multiple commits+uncommits    |       0  |       -    |
[12/07 19:14:14    336s] --------------------------------------------------------------
[12/07 19:14:14    336s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 70.21
[12/07 19:14:14    336s] Finished writing unified metrics of routing constraints.
[12/07 19:14:14    336s] Bottom Preferred Layer:
[12/07 19:14:14    336s] +---------------+------------+----------+
[12/07 19:14:14    336s] |     Layer     |    CLK     |   Rule   |
[12/07 19:14:14    336s] +---------------+------------+----------+
[12/07 19:14:14    336s] | Metal3 (z=3)  |         14 | default  |
[12/07 19:14:14    336s] +---------------+------------+----------+
[12/07 19:14:14    336s] Via Pillar Rule:
[12/07 19:14:14    336s]     None
[12/07 19:14:14    336s] 
[12/07 19:14:14    336s] Number of times islegalLocAvaiable called = 5 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
[12/07 19:14:14    336s] End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
[12/07 19:14:14    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2441.2M, EPOCH TIME: 1701994454.546979
[12/07 19:14:14    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23767).
[12/07 19:14:14    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:14    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:14    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:14    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.063, MEM:2441.2M, EPOCH TIME: 1701994454.609969
[12/07 19:14:14    336s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2441.2M, EPOCH TIME: 1701994454.612530
[12/07 19:14:14    336s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2441.2M, EPOCH TIME: 1701994454.612650
[12/07 19:14:14    336s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2441.2M, EPOCH TIME: 1701994454.627135
[12/07 19:14:14    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:14    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:14    336s] 
[12/07 19:14:14    336s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:14:14    336s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:2441.2M, EPOCH TIME: 1701994454.656238
[12/07 19:14:14    336s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2441.2M, EPOCH TIME: 1701994454.656327
[12/07 19:14:14    336s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2441.2M, EPOCH TIME: 1701994454.656652
[12/07 19:14:14    336s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2441.2M, EPOCH TIME: 1701994454.659918
[12/07 19:14:14    336s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2441.2M, EPOCH TIME: 1701994454.660215
[12/07 19:14:14    336s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:2441.2M, EPOCH TIME: 1701994454.660318
[12/07 19:14:14    336s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.048, MEM:2441.2M, EPOCH TIME: 1701994454.660359
[12/07 19:14:14    336s] TDRefine: refinePlace mode is spiral
[12/07 19:14:14    336s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.8
[12/07 19:14:14    336s] OPERPROF: Starting RefinePlace at level 1, MEM:2441.2M, EPOCH TIME: 1701994454.660468
[12/07 19:14:14    336s] *** Starting place_detail (0:05:37 mem=2441.2M) ***
[12/07 19:14:14    336s] 
[12/07 19:14:14    336s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:14:14    336s] Total net bbox length = 3.025e+05 (1.541e+05 1.484e+05) (ext = 2.393e+03)
[12/07 19:14:14    336s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:14:14    336s] (I)      Default pattern map key = filter_top_default.
[12/07 19:14:14    336s] (I)      Default pattern map key = filter_top_default.
[12/07 19:14:14    336s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2441.2M, EPOCH TIME: 1701994454.691539
[12/07 19:14:14    336s] Starting refinePlace ...
[12/07 19:14:14    336s] (I)      Default pattern map key = filter_top_default.
[12/07 19:14:14    336s] One DDP V2 for no tweak run.
[12/07 19:14:14    336s] 
[12/07 19:14:14    336s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:14:15    337s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:14:15    337s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:14:15    337s] Move report: legalization moves 59 insts, mean move: 0.97 um, max move: 3.42 um spiral
[12/07 19:14:15    337s] 	Max move on inst (fir_filter/FE_OFC566_din_r_7): (279.20, 141.55) --> (279.20, 138.13)
[12/07 19:14:15    337s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/07 19:14:15    337s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:14:15    337s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2428.2MB) @(0:05:37 - 0:05:37).
[12/07 19:14:15    337s] Move report: Detail placement moves 59 insts, mean move: 0.97 um, max move: 3.42 um 
[12/07 19:14:15    337s] 	Max move on inst (fir_filter/FE_OFC566_din_r_7): (279.20, 141.55) --> (279.20, 138.13)
[12/07 19:14:15    337s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2428.2MB
[12/07 19:14:15    337s] Statistics of distance of Instance movement in refine placement:
[12/07 19:14:15    337s]   maximum (X+Y) =         3.42 um
[12/07 19:14:15    337s]   inst (fir_filter/FE_OFC566_din_r_7) with max move: (279.2, 141.55) -> (279.2, 138.13)
[12/07 19:14:15    337s]   mean    (X+Y) =         0.97 um
[12/07 19:14:15    337s] Total instances moved : 59
[12/07 19:14:15    337s] Summary Report:
[12/07 19:14:15    337s] Instances move: 59 (out of 23754 movable)
[12/07 19:14:15    337s] Instances flipped: 0
[12/07 19:14:15    337s] Mean displacement: 0.97 um
[12/07 19:14:15    337s] Max displacement: 3.42 um (Instance: fir_filter/FE_OFC566_din_r_7) (279.2, 141.55) -> (279.2, 138.13)
[12/07 19:14:15    337s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[12/07 19:14:15    337s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.620, REAL:0.640, MEM:2428.2M, EPOCH TIME: 1701994455.331179
[12/07 19:14:15    337s] Total net bbox length = 3.025e+05 (1.541e+05 1.484e+05) (ext = 2.393e+03)
[12/07 19:14:15    337s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2428.2MB
[12/07 19:14:15    337s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2428.2MB) @(0:05:37 - 0:05:37).
[12/07 19:14:15    337s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.8
[12/07 19:14:15    337s] *** Finished place_detail (0:05:37 mem=2428.2M) ***
[12/07 19:14:15    337s] OPERPROF: Finished RefinePlace at level 1, CPU:0.670, REAL:0.680, MEM:2428.2M, EPOCH TIME: 1701994455.340618
[12/07 19:14:15    337s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2428.2M, EPOCH TIME: 1701994455.427291
[12/07 19:14:15    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23767).
[12/07 19:14:15    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.066, MEM:2425.2M, EPOCH TIME: 1701994455.493413
[12/07 19:14:15    337s] *** maximum move = 3.42 um ***
[12/07 19:14:15    337s] *** Finished re-routing un-routed nets (2425.2M) ***
[12/07 19:14:15    337s] OPERPROF: Starting DPlace-Init at level 1, MEM:2425.2M, EPOCH TIME: 1701994455.522014
[12/07 19:14:15    337s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2425.2M, EPOCH TIME: 1701994455.536769
[12/07 19:14:15    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] 
[12/07 19:14:15    337s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:14:15    337s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:2425.2M, EPOCH TIME: 1701994455.566214
[12/07 19:14:15    337s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2425.2M, EPOCH TIME: 1701994455.566310
[12/07 19:14:15    337s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2441.2M, EPOCH TIME: 1701994455.566831
[12/07 19:14:15    337s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2441.2M, EPOCH TIME: 1701994455.570041
[12/07 19:14:15    337s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2441.2M, EPOCH TIME: 1701994455.570337
[12/07 19:14:15    337s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2441.2M, EPOCH TIME: 1701994455.570452
[12/07 19:14:15    337s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:14:15    337s] 
[12/07 19:14:15    337s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2441.2M) ***
[12/07 19:14:15    337s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.15
[12/07 19:14:15    337s] *** AreaOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:05:37.8/0:05:43.7 (1.0), mem = 2441.2M
[12/07 19:14:15    337s] 
[12/07 19:14:15    337s] =============================================================================================
[12/07 19:14:15    337s]  Step TAT Report : AreaOpt #2 / opt_design #1                                   21.18-s099_1
[12/07 19:14:15    337s] =============================================================================================
[12/07 19:14:15    337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:14:15    337s] ---------------------------------------------------------------------------------------------
[12/07 19:14:15    337s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:14:15    337s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:14:15    337s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:14:15    337s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:14:15    337s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:14:15    337s] [ OptimizationStep       ]      1   0:00:00.4  (   9.6 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 19:14:15    337s] [ OptSingleIteration     ]      6   0:00:00.1  (   2.3 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 19:14:15    337s] [ OptGetWeight           ]    152   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:14:15    337s] [ OptEval                ]    152   0:00:01.5  (  39.7 % )     0:00:01.5 /  0:00:01.5    1.0
[12/07 19:14:15    337s] [ OptCommit              ]    152   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:14:15    337s] [ PostCommitDelayUpdate  ]    152   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.1    1.0
[12/07 19:14:15    337s] [ IncrDelayCalc          ]     10   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:14:15    337s] [ RefinePlace            ]      1   0:00:01.1  (  30.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:14:15    337s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/07 19:14:15    337s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 19:14:15    337s] [ MISC                   ]          0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.1
[12/07 19:14:15    337s] ---------------------------------------------------------------------------------------------
[12/07 19:14:15    337s]  AreaOpt #2 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[12/07 19:14:15    337s] ---------------------------------------------------------------------------------------------
[12/07 19:14:15    337s] 
[12/07 19:14:15    337s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2422.2M, EPOCH TIME: 1701994455.704572
[12/07 19:14:15    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:14:15    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2360.2M, EPOCH TIME: 1701994455.766174
[12/07 19:14:15    337s] TotalInstCnt at PhyDesignMc Destruction: 23767
[12/07 19:14:15    337s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2360.16M, totSessionCpu=0:05:38).
[12/07 19:14:15    337s] postCtsLateCongRepair #1 0
[12/07 19:14:15    337s] postCtsLateCongRepair #1 0
[12/07 19:14:15    337s] postCtsLateCongRepair #1 0
[12/07 19:14:15    337s] postCtsLateCongRepair #1 0
[12/07 19:14:15    337s] Starting local wire reclaim
[12/07 19:14:15    337s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2360.2M, EPOCH TIME: 1701994455.798178
[12/07 19:14:15    337s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2360.2M, EPOCH TIME: 1701994455.798269
[12/07 19:14:15    337s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2360.2M, EPOCH TIME: 1701994455.798346
[12/07 19:14:15    337s] Processing tracks to init pin-track alignment.
[12/07 19:14:15    337s] z: 2, totalTracks: 1
[12/07 19:14:15    337s] z: 4, totalTracks: 1
[12/07 19:14:15    337s] z: 6, totalTracks: 1
[12/07 19:14:15    337s] z: 8, totalTracks: 1
[12/07 19:14:15    337s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:14:15    337s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2360.2M, EPOCH TIME: 1701994455.812975
[12/07 19:14:15    337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:15    337s] 
[12/07 19:14:15    337s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:14:15    337s] 
[12/07 19:14:15    337s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:14:15    337s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.029, MEM:2360.2M, EPOCH TIME: 1701994455.842358
[12/07 19:14:15    337s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2360.2M, EPOCH TIME: 1701994455.842459
[12/07 19:14:15    337s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2360.2M, EPOCH TIME: 1701994455.842746
[12/07 19:14:15    337s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2360.2MB).
[12/07 19:14:15    337s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.048, MEM:2360.2M, EPOCH TIME: 1701994455.846001
[12/07 19:14:15    337s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.048, MEM:2360.2M, EPOCH TIME: 1701994455.846044
[12/07 19:14:15    337s] TDRefine: refinePlace mode is spiral
[12/07 19:14:15    337s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.9
[12/07 19:14:15    337s] OPERPROF:   Starting RefinePlace at level 2, MEM:2360.2M, EPOCH TIME: 1701994455.846114
[12/07 19:14:15    337s] *** Starting place_detail (0:05:38 mem=2360.2M) ***
[12/07 19:14:15    337s] Total net bbox length = 3.025e+05 (1.541e+05 1.484e+05) (ext = 2.393e+03)
[12/07 19:14:15    337s] 
[12/07 19:14:15    337s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:14:15    337s] (I)      Default pattern map key = filter_top_default.
[12/07 19:14:15    337s] (I)      Default pattern map key = filter_top_default.
[12/07 19:14:15    337s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2360.2M, EPOCH TIME: 1701994455.877177
[12/07 19:14:15    337s] Starting refinePlace ...
[12/07 19:14:15    337s] (I)      Default pattern map key = filter_top_default.
[12/07 19:14:15    337s] One DDP V2 for no tweak run.
[12/07 19:14:15    337s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2360.2M, EPOCH TIME: 1701994455.885316
[12/07 19:14:15    337s] OPERPROF:         Starting spMPad at level 5, MEM:2378.1M, EPOCH TIME: 1701994455.935424
[12/07 19:14:15    337s] OPERPROF:           Starting spContextMPad at level 6, MEM:2378.1M, EPOCH TIME: 1701994455.936945
[12/07 19:14:15    337s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2378.1M, EPOCH TIME: 1701994455.937025
[12/07 19:14:15    337s] MP Top (23754): mp=1.050. U=0.702.
[12/07 19:14:15    337s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.009, MEM:2378.1M, EPOCH TIME: 1701994455.943979
[12/07 19:14:15    337s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2378.1M, EPOCH TIME: 1701994455.948289
[12/07 19:14:15    337s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2378.1M, EPOCH TIME: 1701994455.948365
[12/07 19:14:15    337s] OPERPROF:             Starting InitSKP at level 7, MEM:2378.1M, EPOCH TIME: 1701994455.948699
[12/07 19:14:15    337s] no activity file in design. spp won't run.
[12/07 19:14:15    338s] no activity file in design. spp won't run.
[12/07 19:14:17    339s] OPERPROF:             Finished InitSKP at level 7, CPU:1.230, REAL:1.228, MEM:2423.9M, EPOCH TIME: 1701994457.176461
[12/07 19:14:17    339s] *** Finished SKP initialization (cpu=0:00:01.2, real=0:00:02.0)***
[12/07 19:14:17    339s] Timing cost in AAE based: 3653.0333835784672374
[12/07 19:14:17    339s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.540, REAL:1.533, MEM:2438.2M, EPOCH TIME: 1701994457.481489
[12/07 19:14:17    339s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.540, REAL:1.536, MEM:2438.2M, EPOCH TIME: 1701994457.484498
[12/07 19:14:17    339s] SKP cleared!
[12/07 19:14:17    339s] AAE Timing clean up.
[12/07 19:14:17    339s] Tweakage: fix icg 1, fix clk 0.
[12/07 19:14:17    339s] Tweakage: density cost 1, scale 0.4.
[12/07 19:14:17    339s] Tweakage: activity cost 0, scale 1.0.
[12/07 19:14:17    339s] Tweakage: timing cost on, scale 1.0.
[12/07 19:14:17    339s] OPERPROF:         Starting CoreOperation at level 5, MEM:2438.2M, EPOCH TIME: 1701994457.494934
[12/07 19:14:17    339s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2438.2M, EPOCH TIME: 1701994457.519707
[12/07 19:14:18    340s] Tweakage swap 1566 pairs.
[12/07 19:14:20    342s] Tweakage swap 688 pairs.
[12/07 19:14:21    343s] Tweakage swap 575 pairs.
[12/07 19:14:22    344s] Tweakage swap 299 pairs.
[12/07 19:14:23    345s] Tweakage swap 70 pairs.
[12/07 19:14:25    347s] Tweakage swap 40 pairs.
[12/07 19:14:26    348s] Tweakage swap 73 pairs.
[12/07 19:14:27    349s] Tweakage swap 36 pairs.
[12/07 19:14:28    350s] Tweakage swap 13 pairs.
[12/07 19:14:30    352s] Tweakage swap 6 pairs.
[12/07 19:14:31    353s] Tweakage swap 18 pairs.
[12/07 19:14:32    354s] Tweakage swap 3 pairs.
[12/07 19:14:33    355s] Tweakage swap 795 pairs.
[12/07 19:14:34    356s] Tweakage swap 327 pairs.
[12/07 19:14:34    356s] Tweakage swap 292 pairs.
[12/07 19:14:35    357s] Tweakage swap 138 pairs.
[12/07 19:14:36    358s] Tweakage swap 141 pairs.
[12/07 19:14:37    359s] Tweakage swap 64 pairs.
[12/07 19:14:37    359s] Tweakage swap 53 pairs.
[12/07 19:14:38    360s] Tweakage swap 39 pairs.
[12/07 19:14:39    361s] Tweakage swap 28 pairs.
[12/07 19:14:39    361s] Tweakage swap 9 pairs.
[12/07 19:14:40    362s] Tweakage swap 10 pairs.
[12/07 19:14:41    363s] Tweakage swap 4 pairs.
[12/07 19:14:41    363s] Tweakage move 1405 insts.
[12/07 19:14:41    363s] Tweakage move 324 insts.
[12/07 19:14:41    363s] Tweakage move 78 insts.
[12/07 19:14:41    363s] Tweakage move 25 insts.
[12/07 19:14:41    363s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:24.130, REAL:24.144, MEM:2438.2M, EPOCH TIME: 1701994481.663608
[12/07 19:14:41    363s] OPERPROF:         Finished CoreOperation at level 5, CPU:24.170, REAL:24.172, MEM:2438.2M, EPOCH TIME: 1701994481.667264
[12/07 19:14:41    363s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:25.780, REAL:25.790, MEM:2438.2M, EPOCH TIME: 1701994481.674875
[12/07 19:14:41    363s] Move report: Congestion aware Tweak moves 6363 insts, mean move: 2.80 um, max move: 34.22 um 
[12/07 19:14:41    363s] 	Max move on inst (fir_filter/FE_OFC60_din_r_11): (113.40, 254.41) --> (82.60, 257.83)
[12/07 19:14:41    363s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:25.8, real=0:00:26.0, mem=2438.2mb) @(0:05:38 - 0:06:04).
[12/07 19:14:41    363s] 
[12/07 19:14:41    363s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:14:42    364s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:14:42    364s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:14:42    364s] Move report: legalization moves 19 insts, mean move: 1.84 um, max move: 5.13 um spiral
[12/07 19:14:42    364s] 	Max move on inst (fir_filter/FE_OFC269_FE_DBTN1_n_445): (166.20, 64.60) --> (166.20, 59.47)
[12/07 19:14:42    364s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 19:14:42    364s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:14:42    364s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2406.2MB) @(0:06:04 - 0:06:04).
[12/07 19:14:42    364s] Move report: Detail placement moves 6365 insts, mean move: 2.80 um, max move: 34.22 um 
[12/07 19:14:42    364s] 	Max move on inst (fir_filter/FE_OFC60_din_r_11): (113.40, 254.41) --> (82.60, 257.83)
[12/07 19:14:42    364s] 	Runtime: CPU: 0:00:26.4 REAL: 0:00:27.0 MEM: 2406.2MB
[12/07 19:14:42    364s] Statistics of distance of Instance movement in refine placement:
[12/07 19:14:42    364s]   maximum (X+Y) =        34.22 um
[12/07 19:14:42    364s]   inst (fir_filter/FE_OFC60_din_r_11) with max move: (113.4, 254.41) -> (82.6, 257.83)
[12/07 19:14:42    364s]   mean    (X+Y) =         2.80 um
[12/07 19:14:42    364s] Total instances moved : 6365
[12/07 19:14:42    364s] Summary Report:
[12/07 19:14:42    364s] Instances move: 6365 (out of 23754 movable)
[12/07 19:14:42    364s] Instances flipped: 0
[12/07 19:14:42    364s] Mean displacement: 2.80 um
[12/07 19:14:42    364s] Max displacement: 34.22 um (Instance: fir_filter/FE_OFC60_din_r_11) (113.4, 254.41) -> (82.6, 257.83)
[12/07 19:14:42    364s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[12/07 19:14:42    364s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:26.430, REAL:26.426, MEM:2406.2M, EPOCH TIME: 1701994482.303434
[12/07 19:14:42    364s] Total net bbox length = 3.005e+05 (1.525e+05 1.480e+05) (ext = 2.398e+03)
[12/07 19:14:42    364s] [CPU] RefinePlace/total (cpu=0:00:26.5, real=0:00:27.0, mem=2406.2MB) @(0:05:38 - 0:06:04).
[12/07 19:14:42    364s] Runtime: CPU: 0:00:26.5 REAL: 0:00:27.0 MEM: 2406.2MB
[12/07 19:14:42    364s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.9
[12/07 19:14:42    364s] OPERPROF:   Finished RefinePlace at level 2, CPU:26.470, REAL:26.467, MEM:2406.2M, EPOCH TIME: 1701994482.313097
[12/07 19:14:42    364s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2406.2M, EPOCH TIME: 1701994482.313161
[12/07 19:14:42    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23767).
[12/07 19:14:42    364s] *** Finished place_detail (0:06:04 mem=2406.2M) ***
[12/07 19:14:42    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:42    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:42    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:42    364s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.076, MEM:2338.2M, EPOCH TIME: 1701994482.389449
[12/07 19:14:42    364s] OPERPROF: Finished RefinePlace2 at level 1, CPU:26.590, REAL:26.591, MEM:2338.2M, EPOCH TIME: 1701994482.389560
[12/07 19:14:42    364s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:14:42    364s] #################################################################################
[12/07 19:14:42    364s] # Design Stage: PreRoute
[12/07 19:14:42    364s] # Design Name: filter_top
[12/07 19:14:42    364s] # Design Mode: 45nm
[12/07 19:14:42    364s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:14:42    364s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:14:42    364s] # Signoff Settings: SI Off 
[12/07 19:14:42    364s] #################################################################################
[12/07 19:14:43    365s] Calculate delays in Single mode...
[12/07 19:14:43    365s] Topological Sorting (REAL = 0:00:00.0, MEM = 2326.6M, InitMEM = 2326.6M)
[12/07 19:14:43    365s] Start delay calculation (fullDC) (1 T). (MEM=2326.64)
[12/07 19:14:43    365s] End AAE Lib Interpolated Model. (MEM=2338.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:14:48    370s] Total number of fetched objects 32122
[12/07 19:14:48    370s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:14:48    370s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:14:48    370s] End delay calculation. (MEM=2385.86 CPU=0:00:04.5 REAL=0:00:04.0)
[12/07 19:14:48    370s] End delay calculation (fullDC). (MEM=2385.86 CPU=0:00:05.2 REAL=0:00:05.0)
[12/07 19:14:48    370s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 2385.9M) ***
[12/07 19:14:49    371s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2385.9M, EPOCH TIME: 1701994489.507772
[12/07 19:14:49    371s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:49    371s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:49    371s] All LLGs are deleted
[12/07 19:14:49    371s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:49    371s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:49    371s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2385.9M, EPOCH TIME: 1701994489.507910
[12/07 19:14:49    371s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2385.9M, EPOCH TIME: 1701994489.507986
[12/07 19:14:49    371s] eGR doReRoute: optGuide
[12/07 19:14:49    371s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2336.9M, EPOCH TIME: 1701994489.508908
[12/07 19:14:49    371s] {MMLU 0 14 32122}
[12/07 19:14:49    371s] ### Creating LA Mngr. totSessionCpu=0:06:12 mem=2336.9M
[12/07 19:14:49    371s] ### Creating LA Mngr, finished. totSessionCpu=0:06:12 mem=2336.9M
[12/07 19:14:49    371s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2336.86 MB )
[12/07 19:14:49    371s] (I)      ==================== Layers =====================
[12/07 19:14:49    371s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:14:49    371s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:14:49    371s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:14:49    371s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:14:49    371s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:14:49    371s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:14:49    371s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:14:49    371s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:14:49    371s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:14:49    371s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:14:49    371s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:14:49    371s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:14:49    371s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:14:49    371s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:14:49    371s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:14:49    371s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:14:49    371s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:14:49    371s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:14:49    371s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:14:49    371s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:14:49    371s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:14:49    371s] (I)      Started Import and model ( Curr Mem: 2336.86 MB )
[12/07 19:14:49    371s] (I)      Default pattern map key = filter_top_default.
[12/07 19:14:49    371s] (I)      == Non-default Options ==
[12/07 19:14:49    371s] (I)      Maximum routing layer                              : 11
[12/07 19:14:49    371s] (I)      Number of threads                                  : 1
[12/07 19:14:49    371s] (I)      Method to set GCell size                           : row
[12/07 19:14:49    371s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:14:49    371s] (I)      Use row-based GCell size
[12/07 19:14:49    371s] (I)      Use row-based GCell align
[12/07 19:14:49    371s] (I)      layer 0 area = 80000
[12/07 19:14:49    371s] (I)      layer 1 area = 80000
[12/07 19:14:49    371s] (I)      layer 2 area = 80000
[12/07 19:14:49    371s] (I)      layer 3 area = 80000
[12/07 19:14:49    371s] (I)      layer 4 area = 80000
[12/07 19:14:49    371s] (I)      layer 5 area = 80000
[12/07 19:14:49    371s] (I)      layer 6 area = 80000
[12/07 19:14:49    371s] (I)      layer 7 area = 80000
[12/07 19:14:49    371s] (I)      layer 8 area = 80000
[12/07 19:14:49    371s] (I)      layer 9 area = 400000
[12/07 19:14:49    371s] (I)      layer 10 area = 400000
[12/07 19:14:49    371s] (I)      GCell unit size   : 3420
[12/07 19:14:49    371s] (I)      GCell multiplier  : 1
[12/07 19:14:49    371s] (I)      GCell row height  : 3420
[12/07 19:14:49    371s] (I)      Actual row height : 3420
[12/07 19:14:49    371s] (I)      GCell align ref   : 40000 40280
[12/07 19:14:49    371s] [NR-eGR] Track table information for default rule: 
[12/07 19:14:49    371s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:14:49    371s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:14:49    371s] (I)      ================== Default via ===================
[12/07 19:14:49    371s] (I)      +----+------------------+------------------------+
[12/07 19:14:49    371s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[12/07 19:14:49    371s] (I)      +----+------------------+------------------------+
[12/07 19:14:49    371s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[12/07 19:14:49    371s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[12/07 19:14:49    371s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[12/07 19:14:49    371s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[12/07 19:14:49    371s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[12/07 19:14:49    371s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[12/07 19:14:49    371s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[12/07 19:14:49    371s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[12/07 19:14:49    371s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[12/07 19:14:49    371s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[12/07 19:14:49    371s] (I)      +----+------------------+------------------------+
[12/07 19:14:49    371s] [NR-eGR] Read 43156 PG shapes
[12/07 19:14:49    371s] [NR-eGR] Read 0 clock shapes
[12/07 19:14:49    371s] [NR-eGR] Read 0 other shapes
[12/07 19:14:49    371s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:14:49    371s] [NR-eGR] #Instance Blockages : 0
[12/07 19:14:49    371s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:14:49    371s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:14:49    371s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:14:49    371s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:14:49    371s] [NR-eGR] #Other Blockages    : 0
[12/07 19:14:49    371s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:14:49    371s] [NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 3157
[12/07 19:14:49    371s] [NR-eGR] Read 32028 nets ( ignored 14 )
[12/07 19:14:49    371s] (I)      early_global_route_priority property id does not exist.
[12/07 19:14:49    371s] (I)      Read Num Blocks=43156  Num Prerouted Wires=3157  Num CS=0
[12/07 19:14:49    371s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 1374
[12/07 19:14:49    371s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 1562
[12/07 19:14:49    371s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 213
[12/07 19:14:49    371s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 7
[12/07 19:14:49    371s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 1
[12/07 19:14:49    371s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:14:49    371s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:14:49    371s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:14:49    371s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:14:49    371s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:14:49    371s] (I)      Number of ignored nets                =     14
[12/07 19:14:49    371s] (I)      Number of connected nets              =      0
[12/07 19:14:49    371s] (I)      Number of fixed nets                  =     14.  Ignored: Yes
[12/07 19:14:49    371s] (I)      Number of clock nets                  =     14.  Ignored: No
[12/07 19:14:49    371s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:14:49    371s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:14:49    371s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:14:49    371s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:14:49    371s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:14:49    371s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:14:49    371s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:14:49    371s] (I)      Ndr track 0 does not exist
[12/07 19:14:49    371s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:14:49    371s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:14:49    371s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:14:49    371s] (I)      Site width          :   400  (dbu)
[12/07 19:14:49    371s] (I)      Row height          :  3420  (dbu)
[12/07 19:14:49    371s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:14:49    371s] (I)      GCell width         :  3420  (dbu)
[12/07 19:14:49    371s] (I)      GCell height        :  3420  (dbu)
[12/07 19:14:49    371s] (I)      Grid                :   207   206    11
[12/07 19:14:49    371s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:14:49    371s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:14:49    371s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:14:49    371s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:14:49    371s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:14:49    371s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:14:49    371s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:14:49    371s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:14:49    371s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:14:49    371s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:14:49    371s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:14:49    371s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:14:49    371s] (I)      --------------------------------------------------------
[12/07 19:14:49    371s] 
[12/07 19:14:49    371s] [NR-eGR] ============ Routing rule table ============
[12/07 19:14:49    371s] [NR-eGR] Rule id: 0  Nets: 32014
[12/07 19:14:49    371s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:14:49    371s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:14:49    371s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:14:49    371s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:14:49    371s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:14:49    371s] [NR-eGR] ========================================
[12/07 19:14:49    371s] [NR-eGR] 
[12/07 19:14:49    371s] (I)      =============== Blocked Tracks ===============
[12/07 19:14:49    371s] (I)      +-------+---------+----------+---------------+
[12/07 19:14:49    371s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:14:49    371s] (I)      +-------+---------+----------+---------------+
[12/07 19:14:49    371s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:14:49    371s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:14:49    371s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:14:49    371s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:14:49    371s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:14:49    371s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:14:49    371s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:14:49    371s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:14:49    371s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:14:49    371s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:14:49    371s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:14:49    371s] (I)      +-------+---------+----------+---------------+
[12/07 19:14:49    371s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.39 sec, Curr Mem: 2357.55 MB )
[12/07 19:14:49    371s] (I)      Reset routing kernel
[12/07 19:14:49    371s] (I)      Started Global Routing ( Curr Mem: 2357.55 MB )
[12/07 19:14:49    371s] (I)      totalPins=91062  totalGlobalPin=87825 (96.45%)
[12/07 19:14:49    371s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:14:49    371s] (I)      
[12/07 19:14:49    371s] (I)      ============  Phase 1a Route ============
[12/07 19:14:49    371s] [NR-eGR] Layer group 1: route 32014 net(s) in layer range [2, 11]
[12/07 19:14:50    371s] (I)      Usage: 206120 = (104240 H, 101880 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:14:50    371s] (I)      
[12/07 19:14:50    371s] (I)      ============  Phase 1b Route ============
[12/07 19:14:50    371s] (I)      Usage: 206120 = (104240 H, 101880 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:14:50    371s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.524652e+05um
[12/07 19:14:50    371s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:14:50    371s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:14:50    371s] (I)      
[12/07 19:14:50    371s] (I)      ============  Phase 1c Route ============
[12/07 19:14:50    371s] (I)      Usage: 206120 = (104240 H, 101880 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:14:50    371s] (I)      
[12/07 19:14:50    371s] (I)      ============  Phase 1d Route ============
[12/07 19:14:50    371s] (I)      Usage: 206120 = (104240 H, 101880 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:14:50    371s] (I)      
[12/07 19:14:50    371s] (I)      ============  Phase 1e Route ============
[12/07 19:14:50    371s] (I)      Usage: 206120 = (104240 H, 101880 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:14:50    371s] (I)      
[12/07 19:14:50    371s] (I)      ============  Phase 1l Route ============
[12/07 19:14:50    371s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.524652e+05um
[12/07 19:14:50    372s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:14:50    372s] (I)      Layer  2:     340202    105609         6           0      362819    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Layer  3:     370444     99870         1           0      381924    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Layer  4:     340202     34564         0           0      362819    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Layer  5:     370444     12598         0           0      381924    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Layer  6:     340202      1713         0           0      362819    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Layer  7:     370444         6         0           0      381924    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:14:50    372s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:14:50    372s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:14:50    372s] (I)      Total:       2953791    254360         7      137044     3139823    ( 4.18%) 
[12/07 19:14:50    372s] (I)      
[12/07 19:14:50    372s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:14:50    372s] [NR-eGR]                        OverCon            
[12/07 19:14:50    372s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:14:50    372s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:14:50    372s] [NR-eGR] ----------------------------------------------
[12/07 19:14:50    372s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal2 ( 2)         6( 0.01%)   ( 0.01%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR] ----------------------------------------------
[12/07 19:14:50    372s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[12/07 19:14:50    372s] [NR-eGR] 
[12/07 19:14:50    372s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.45 sec, Curr Mem: 2365.55 MB )
[12/07 19:14:50    372s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:14:50    372s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:14:50    372s] (I)      ============= Track Assignment ============
[12/07 19:14:50    372s] (I)      Started Track Assignment (1T) ( Curr Mem: 2365.55 MB )
[12/07 19:14:50    372s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[12/07 19:14:50    372s] (I)      Run Multi-thread track assignment
[12/07 19:14:50    372s] (I)      Finished Track Assignment (1T) ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2365.55 MB )
[12/07 19:14:50    372s] (I)      Started Export ( Curr Mem: 2365.55 MB )
[12/07 19:14:50    372s] [NR-eGR]                  Length (um)    Vias 
[12/07 19:14:50    372s] [NR-eGR] -------------------------------------
[12/07 19:14:50    372s] [NR-eGR]  Metal1   (1H)             0   92192 
[12/07 19:14:50    372s] [NR-eGR]  Metal2   (2V)        135562  129155 
[12/07 19:14:50    372s] [NR-eGR]  Metal3   (3H)        167054   10980 
[12/07 19:14:50    372s] [NR-eGR]  Metal4   (4V)         54243    2506 
[12/07 19:14:50    372s] [NR-eGR]  Metal5   (5H)         21483     159 
[12/07 19:14:50    372s] [NR-eGR]  Metal6   (6V)          2932       3 
[12/07 19:14:50    372s] [NR-eGR]  Metal7   (7H)             9       0 
[12/07 19:14:50    372s] [NR-eGR]  Metal8   (8V)             0       0 
[12/07 19:14:50    372s] [NR-eGR]  Metal9   (9H)             0       0 
[12/07 19:14:50    372s] [NR-eGR]  Metal10  (10V)            0       0 
[12/07 19:14:50    372s] [NR-eGR]  Metal11  (11H)            0       0 
[12/07 19:14:50    372s] [NR-eGR] -------------------------------------
[12/07 19:14:50    372s] [NR-eGR]           Total       381283  234995 
[12/07 19:14:50    372s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:14:50    372s] [NR-eGR] Total half perimeter of net bounding box: 300503um
[12/07 19:14:50    372s] [NR-eGR] Total length: 381283um, number of vias: 234995
[12/07 19:14:50    372s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:14:50    372s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 19:14:50    372s] [NR-eGR] --------------------------------------------------------------------------
[12/07 19:14:51    372s] (I)      Finished Export ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2356.04 MB )
[12/07 19:14:51    372s] (I)      ===================================== Runtime Summary ======================================
[12/07 19:14:51    372s] (I)       Step                                         %       Start      Finish      Real       CPU 
[12/07 19:14:51    372s] (I)      --------------------------------------------------------------------------------------------
[12/07 19:14:51    372s] (I)       Early Global Route kernel              100.00%  306.77 sec  308.26 sec  1.50 sec  1.14 sec 
[12/07 19:14:51    372s] (I)       +-Import and model                      25.80%  306.77 sec  307.16 sec  0.39 sec  0.20 sec 
[12/07 19:14:51    372s] (I)       | +-Create place DB                      6.05%  306.77 sec  306.86 sec  0.09 sec  0.09 sec 
[12/07 19:14:51    372s] (I)       | | +-Import place data                  6.04%  306.77 sec  306.86 sec  0.09 sec  0.09 sec 
[12/07 19:14:51    372s] (I)       | | | +-Read instances and placement     1.43%  306.77 sec  306.79 sec  0.02 sec  0.02 sec 
[12/07 19:14:51    372s] (I)       | | | +-Read nets                        4.58%  306.79 sec  306.86 sec  0.07 sec  0.07 sec 
[12/07 19:14:51    372s] (I)       | +-Create route DB                     17.58%  306.86 sec  307.13 sec  0.26 sec  0.09 sec 
[12/07 19:14:51    372s] (I)       | | +-Import route data (1T)            17.54%  306.86 sec  307.13 sec  0.26 sec  0.09 sec 
[12/07 19:14:51    372s] (I)       | | | +-Read blockages ( Layer 2-11 )    4.04%  307.00 sec  307.06 sec  0.06 sec  0.02 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Read routing blockages         0.00%  307.00 sec  307.00 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Read instance blockages        0.27%  307.00 sec  307.00 sec  0.00 sec  0.01 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Read PG blockages              0.69%[12/07 19:14:51    372s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.14 sec, Real: 1.50 sec, Curr Mem: 2346.04 MB )
  307.01 sec  307.02 sec  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Read clock blockages           0.34%  307.02 sec  307.02 sec  0.01 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Read other blockages           0.32%  307.02 sec  307.03 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Read halo blockages            0.02%  307.03 sec  307.03 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Read boundary cut boxes        0.00%  307.03 sec  307.03 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | +-Read blackboxes                  0.00%  307.06 sec  307.06 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | +-Read prerouted                   0.79%  307.06 sec  307.07 sec  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)       | | | +-Read unlegalized nets            0.39%  307.07 sec  307.08 sec  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)       | | | +-Read nets                        0.69%  307.08 sec  307.09 sec  0.01 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | +-Set up via pillars               0.02%  307.09 sec  307.09 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | +-Initialize 3D grid graph         0.10%  307.10 sec  307.10 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | +-Model blockage capacity          1.77%  307.10 sec  307.12 sec  0.03 sec  0.03 sec 
[12/07 19:14:51    372s] (I)       | | | | +-Initialize 3D capacity         1.67%  307.10 sec  307.12 sec  0.02 sec  0.03 sec 
[12/07 19:14:51    372s] (I)       | +-Read aux data                        0.00%  307.13 sec  307.13 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | +-Others data preparation              0.12%  307.13 sec  307.13 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | +-Create route kernel                  1.80%  307.13 sec  307.15 sec  0.03 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       +-Global Routing                        30.07%  307.16 sec  307.61 sec  0.45 sec  0.27 sec 
[12/07 19:14:51    372s] (I)       | +-Initialization                       0.84%  307.16 sec  307.17 sec  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)       | +-Net group 1                         17.16%  307.17 sec  307.43 sec  0.26 sec  0.25 sec 
[12/07 19:14:51    372s] (I)       | | +-Generate topology                  1.16%  307.17 sec  307.19 sec  0.02 sec  0.02 sec 
[12/07 19:14:51    372s] (I)       | | +-Phase 1a                           4.56%  307.20 sec  307.26 sec  0.07 sec  0.06 sec 
[12/07 19:14:51    372s] (I)       | | | +-Pattern routing (1T)             3.75%  307.20 sec  307.25 sec  0.06 sec  0.05 sec 
[12/07 19:14:51    372s] (I)       | | | +-Add via demand to 2D             0.72%  307.25 sec  307.26 sec  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)       | | +-Phase 1b                           0.03%  307.26 sec  307.27 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | +-Phase 1c                           0.00%  307.27 sec  307.27 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | +-Phase 1d                           0.00%  307.27 sec  307.27 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | +-Phase 1e                           0.02%  307.27 sec  307.27 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | | +-Route legalization               0.00%  307.27 sec  307.27 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | | +-Phase 1l                          10.85%  307.27 sec  307.43 sec  0.16 sec  0.16 sec 
[12/07 19:14:51    372s] (I)       | | | +-Layer assignment (1T)           10.56%  307.27 sec  307.43 sec  0.16 sec  0.16 sec 
[12/07 19:14:51    372s] (I)       | +-Clean cong LA                        0.00%  307.43 sec  307.43 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       +-Export 3D cong map                     0.87%  307.61 sec  307.62 sec  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)       | +-Export 2D cong map                   0.07%  307.62 sec  307.62 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       +-Extract Global 3D Wires                0.44%  307.65 sec  307.66 sec  0.01 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       +-Track Assignment (1T)                 17.65%  307.66 sec  307.92 sec  0.26 sec  0.26 sec 
[12/07 19:14:51    372s] (I)       | +-Initialization                       0.14%  307.66 sec  307.66 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       | +-Track Assignment Kernel             17.13%  307.66 sec  307.92 sec  0.26 sec  0.26 sec 
[12/07 19:14:51    372s] (I)       | +-Free Memory                          0.00%  307.92 sec  307.92 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)       +-Export                                21.98%  307.92 sec  308.25 sec  0.33 sec  0.33 sec 
[12/07 19:14:51    372s] (I)       | +-Export DB wires                      8.04%  307.93 sec  308.05 sec  0.12 sec  0.12 sec 
[12/07 19:14:51    372s] (I)       | | +-Export all nets                    6.08%  307.93 sec  308.02 sec  0.09 sec  0.09 sec 
[12/07 19:14:51    372s] (I)       | | +-Set wire vias                      1.49%  308.02 sec  308.05 sec  0.02 sec  0.02 sec 
[12/07 19:14:51    372s] (I)       | +-Report wirelength                    2.70%  308.05 sec  308.09 sec  0.04 sec  0.04 sec 
[12/07 19:14:51    372s] (I)       | +-Update net boxes                     3.96%  308.09 sec  308.15 sec  0.06 sec  0.06 sec 
[12/07 19:14:51    372s] (I)       | +-Update timing                        7.24%  308.15 sec  308.25 sec  0.11 sec  0.11 sec 
[12/07 19:14:51    372s] (I)       +-Postprocess design                     0.27%  308.25 sec  308.26 sec  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)      ===================== Summary by functions =====================
[12/07 19:14:51    372s] (I)       Lv  Step                                 %      Real       CPU 
[12/07 19:14:51    372s] (I)      ----------------------------------------------------------------
[12/07 19:14:51    372s] (I)        0  Early Global Route kernel      100.00%  1.50 sec  1.14 sec 
[12/07 19:14:51    372s] (I)        1  Global Routing                  30.07%  0.45 sec  0.27 sec 
[12/07 19:14:51    372s] (I)        1  Import and model                25.80%  0.39 sec  0.20 sec 
[12/07 19:14:51    372s] (I)        1  Export                          21.98%  0.33 sec  0.33 sec 
[12/07 19:14:51    372s] (I)        1  Track Assignment (1T)           17.65%  0.26 sec  0.26 sec 
[12/07 19:14:51    372s] (I)        1  Export 3D cong map               0.87%  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)        1  Extract Global 3D Wires          0.44%  0.01 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        1  Postprocess design               0.27%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        2  Create route DB                 17.58%  0.26 sec  0.09 sec 
[12/07 19:14:51    372s] (I)        2  Net group 1                     17.16%  0.26 sec  0.25 sec 
[12/07 19:14:51    372s] (I)        2  Track Assignment Kernel         17.13%  0.26 sec  0.26 sec 
[12/07 19:14:51    372s] (I)        2  Export DB wires                  8.04%  0.12 sec  0.12 sec 
[12/07 19:14:51    372s] (I)        2  Update timing                    7.24%  0.11 sec  0.11 sec 
[12/07 19:14:51    372s] (I)        2  Create place DB                  6.05%  0.09 sec  0.09 sec 
[12/07 19:14:51    372s] (I)        2  Update net boxes                 3.96%  0.06 sec  0.06 sec 
[12/07 19:14:51    372s] (I)        2  Report wirelength                2.70%  0.04 sec  0.04 sec 
[12/07 19:14:51    372s] (I)        2  Create route kernel              1.80%  0.03 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        2  Initialization                   0.99%  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)        2  Others data preparation          0.12%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        2  Export 2D cong map               0.07%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        3  Import route data (1T)          17.54%  0.26 sec  0.09 sec 
[12/07 19:14:51    372s] (I)        3  Phase 1l                        10.85%  0.16 sec  0.16 sec 
[12/07 19:14:51    372s] (I)        3  Export all nets                  6.08%  0.09 sec  0.09 sec 
[12/07 19:14:51    372s] (I)        3  Import place data                6.04%  0.09 sec  0.09 sec 
[12/07 19:14:51    372s] (I)        3  Phase 1a                         4.56%  0.07 sec  0.06 sec 
[12/07 19:14:51    372s] (I)        3  Set wire vias                    1.49%  0.02 sec  0.02 sec 
[12/07 19:14:51    372s] (I)        3  Generate topology                1.16%  0.02 sec  0.02 sec 
[12/07 19:14:51    372s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        4  Layer assignment (1T)           10.56%  0.16 sec  0.16 sec 
[12/07 19:14:51    372s] (I)        4  Read nets                        5.28%  0.08 sec  0.07 sec 
[12/07 19:14:51    372s] (I)        4  Read blockages ( Layer 2-11 )    4.04%  0.06 sec  0.02 sec 
[12/07 19:14:51    372s] (I)        4  Pattern routing (1T)             3.75%  0.06 sec  0.05 sec 
[12/07 19:14:51    372s] (I)        4  Model blockage capacity          1.77%  0.03 sec  0.03 sec 
[12/07 19:14:51    372s] (I)        4  Read instances and placement     1.43%  0.02 sec  0.02 sec 
[12/07 19:14:51    372s] (I)        4  Read prerouted                   0.79%  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)        4  Add via demand to 2D             0.72%  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)        4  Read unlegalized nets            0.39%  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        5  Initialize 3D capacity           1.67%  0.02 sec  0.03 sec 
[12/07 19:14:51    372s] (I)        5  Read PG blockages                0.69%  0.01 sec  0.01 sec 
[12/07 19:14:51    372s] (I)        5  Read clock blockages             0.34%  0.01 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        5  Read other blockages             0.32%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        5  Read instance blockages          0.27%  0.00 sec  0.01 sec 
[12/07 19:14:51    372s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/07 19:14:51    372s] 
[12/07 19:14:51    372s] Trim Metal Layers:
[12/07 19:14:51    372s] Extraction called for design 'filter_top' of instances=23767 and nets=32192 using extraction engine 'pre_route' .
[12/07 19:14:51    372s] pre_route RC Extraction called for design filter_top.
[12/07 19:14:51    372s] RC Extraction called in multi-corner(1) mode.
[12/07 19:14:51    372s] RCMode: PreRoute
[12/07 19:14:51    372s]       RC Corner Indexes            0   
[12/07 19:14:51    372s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:14:51    372s] Resistance Scaling Factor    : 1.00000 
[12/07 19:14:51    372s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:14:51    372s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:14:51    372s] Shrink Factor                : 1.00000
[12/07 19:14:51    372s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:14:51    372s] Using Quantus QRC technology file ...
[12/07 19:14:51    372s] LayerId::1 widthSet size::1
[12/07 19:14:51    372s] LayerId::2 widthSet size::1
[12/07 19:14:51    372s] LayerId::3 widthSet size::1
[12/07 19:14:51    372s] LayerId::4 widthSet size::1
[12/07 19:14:51    372s] LayerId::5 widthSet size::1
[12/07 19:14:51    372s] LayerId::6 widthSet size::1
[12/07 19:14:51    372s] LayerId::7 widthSet size::1
[12/07 19:14:51    372s] LayerId::8 widthSet size::1
[12/07 19:14:51    372s] LayerId::9 widthSet size::1
[12/07 19:14:51    372s] LayerId::10 widthSet size::1
[12/07 19:14:51    372s] LayerId::11 widthSet size::1
[12/07 19:14:51    372s] eee: pegSigSF::1.070000
[12/07 19:14:51    372s] Updating RC grid for preRoute extraction ...
[12/07 19:14:51    372s] Initializing multi-corner resistance tables ...
[12/07 19:14:51    372s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:14:51    372s] eee: l::2 avDens::0.255442 usedTrk::7928.028183 availTrk::31036.500000 sigTrk::7928.028183
[12/07 19:14:51    372s] eee: l::3 avDens::0.282040 usedTrk::9772.686786 availTrk::34650.000000 sigTrk::9772.686786
[12/07 19:14:51    372s] eee: l::4 avDens::0.101124 usedTrk::3173.125845 availTrk::31378.500000 sigTrk::3173.125845
[12/07 19:14:51    372s] eee: l::5 avDens::0.043217 usedTrk::1256.320466 availTrk::29070.000000 sigTrk::1256.320466
[12/07 19:14:51    372s] eee: l::6 avDens::0.029934 usedTrk::171.478656 availTrk::5728.500000 sigTrk::171.478656
[12/07 19:14:51    372s] eee: l::7 avDens::0.002924 usedTrk::0.526316 availTrk::180.000000 sigTrk::0.526316
[12/07 19:14:51    372s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:14:51    372s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:14:51    372s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:14:51    372s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:14:51    372s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:14:51    372s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.239437 uaWl=1.000000 uaWlH=0.203777 aWlH=0.000000 lMod=0 pMax=0.815600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:14:51    372s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2332.039M)
[12/07 19:14:51    373s] Compute RC Scale Done ...
[12/07 19:14:51    373s] OPERPROF: Starting HotSpotCal at level 1, MEM:2351.1M, EPOCH TIME: 1701994491.795750
[12/07 19:14:51    373s] [hotspot] +------------+---------------+---------------+
[12/07 19:14:51    373s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:14:51    373s] [hotspot] +------------+---------------+---------------+
[12/07 19:14:51    373s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:14:51    373s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:14:51    373s] [hotspot] +------------+---------------+---------------+
[12/07 19:14:51    373s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:14:51    373s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2367.1M, EPOCH TIME: 1701994491.799742
[12/07 19:14:51    373s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/07 19:14:51    373s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/07 19:14:51    373s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 19:14:51    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.16
[12/07 19:14:51    373s] *** CongRefineRouteType #2 [begin] (opt_design #1) : totSession cpu/real = 0:06:13.5/0:06:19.8 (1.0), mem = 2367.1M
[12/07 19:14:51    373s] ### Creating RouteCongInterface, started
[12/07 19:14:51    373s] 
[12/07 19:14:51    373s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:14:51    373s] 
[12/07 19:14:51    373s] #optDebug: {0, 1.000}
[12/07 19:14:51    373s] ### Creating RouteCongInterface, finished
[12/07 19:14:51    373s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.16
[12/07 19:14:51    373s] Finished writing unified metrics of routing constraints.
[12/07 19:14:51    373s] 
[12/07 19:14:51    373s] =============================================================================================
[12/07 19:14:51    373s]  Step TAT Report : CongRefineRouteType #2 / opt_design #1                       21.18-s099_1
[12/07 19:14:51    373s] =============================================================================================
[12/07 19:14:51    373s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:14:51    373s] ---------------------------------------------------------------------------------------------
[12/07 19:14:51    373s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  81.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:14:51    373s] [ MISC                   ]          0:00:00.0  (  18.8 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 19:14:51    373s] ---------------------------------------------------------------------------------------------
[12/07 19:14:51    373s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:14:51    373s] ---------------------------------------------------------------------------------------------
[12/07 19:14:51    373s] 
[12/07 19:14:51    373s] Updated routing constraints on 0 nets.
[12/07 19:14:51    373s] Bottom Preferred Layer:
[12/07 19:14:51    373s] +---------------+------------+----------+
[12/07 19:14:51    373s] |     Layer     |    CLK     |   Rule   |
[12/07 19:14:51    373s] +---------------+------------+----------+
[12/07 19:14:51    373s] | Metal3 (z=3)  |         14 | default  |
[12/07 19:14:51    373s] +---------------+------------+----------+
[12/07 19:14:51    373s] Via Pillar Rule:
[12/07 19:14:51    373s]     None
[12/07 19:14:51    373s] *** CongRefineRouteType #2 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:13.6/0:06:19.9 (1.0), mem = 2367.1M
[12/07 19:14:51    373s] End: GigaOpt Route Type Constraints Refinement
[12/07 19:14:51    373s] skip EGR on cluster skew clock nets.
[12/07 19:14:51    373s] OPTC: user 20.0
[12/07 19:14:51    373s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:14:52    373s] #################################################################################
[12/07 19:14:52    373s] # Design Stage: PreRoute
[12/07 19:14:52    373s] # Design Name: filter_top
[12/07 19:14:52    373s] # Design Mode: 45nm
[12/07 19:14:52    373s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:14:52    373s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:14:52    373s] # Signoff Settings: SI Off 
[12/07 19:14:52    373s] #################################################################################
[12/07 19:14:52    374s] Calculate delays in Single mode...
[12/07 19:14:52    374s] Topological Sorting (REAL = 0:00:00.0, MEM = 2365.1M, InitMEM = 2365.1M)
[12/07 19:14:52    374s] Start delay calculation (fullDC) (1 T). (MEM=2365.12)
[12/07 19:14:52    374s] End AAE Lib Interpolated Model. (MEM=2376.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:14:57    378s] Total number of fetched objects 32122
[12/07 19:14:57    378s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:14:57    378s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:14:57    378s] End delay calculation. (MEM=2390.79 CPU=0:00:03.7 REAL=0:00:04.0)
[12/07 19:14:57    378s] End delay calculation (fullDC). (MEM=2390.79 CPU=0:00:04.4 REAL=0:00:05.0)
[12/07 19:14:57    378s] *** CDM Built up (cpu=0:00:05.1  real=0:00:06.0  mem= 2390.8M) ***
[12/07 19:14:57    379s] Begin: GigaOpt postEco DRV Optimization
[12/07 19:14:57    379s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/07 19:14:57    379s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/07 19:14:57    379s] *** DrvOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:06:19.1/0:06:25.5 (1.0), mem = 2390.8M
[12/07 19:14:57    379s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:14:57    379s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:14:57    379s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.17
[12/07 19:14:57    379s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:14:57    379s] ### Creating PhyDesignMc. totSessionCpu=0:06:19 mem=2390.8M
[12/07 19:14:57    379s] OPERPROF: Starting DPlace-Init at level 1, MEM:2390.8M, EPOCH TIME: 1701994497.540503
[12/07 19:14:57    379s] Processing tracks to init pin-track alignment.
[12/07 19:14:57    379s] z: 2, totalTracks: 1
[12/07 19:14:57    379s] z: 4, totalTracks: 1
[12/07 19:14:57    379s] z: 6, totalTracks: 1
[12/07 19:14:57    379s] z: 8, totalTracks: 1
[12/07 19:14:57    379s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:14:57    379s] All LLGs are deleted
[12/07 19:14:57    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:57    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:57    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2390.8M, EPOCH TIME: 1701994497.550920
[12/07 19:14:57    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2390.8M, EPOCH TIME: 1701994497.551084
[12/07 19:14:57    379s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2390.8M, EPOCH TIME: 1701994497.555871
[12/07 19:14:57    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:57    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:14:57    379s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2390.8M, EPOCH TIME: 1701994497.557628
[12/07 19:14:57    379s] Max number of tech site patterns supported in site array is 256.
[12/07 19:14:57    379s] Core basic site is CoreSite
[12/07 19:14:57    379s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2390.8M, EPOCH TIME: 1701994497.578557
[12/07 19:14:57    379s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:14:57    379s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:14:57    379s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2390.8M, EPOCH TIME: 1701994497.583446
[12/07 19:14:57    379s] Fast DP-INIT is on for default
[12/07 19:14:57    379s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:14:57    379s] Atter site array init, number of instance map data is 0.
[12/07 19:14:57    379s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2390.8M, EPOCH TIME: 1701994497.588595
[12/07 19:14:57    379s] 
[12/07 19:14:57    379s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:14:57    379s] 
[12/07 19:14:57    379s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:14:57    379s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2390.8M, EPOCH TIME: 1701994497.593975
[12/07 19:14:57    379s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2390.8M, EPOCH TIME: 1701994497.594044
[12/07 19:14:57    379s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2406.8M, EPOCH TIME: 1701994497.594550
[12/07 19:14:57    379s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2406.8MB).
[12/07 19:14:57    379s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:2406.8M, EPOCH TIME: 1701994497.597852
[12/07 19:14:57    379s] TotalInstCnt at PhyDesignMc Initialization: 23767
[12/07 19:14:57    379s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:19 mem=2406.8M
[12/07 19:14:57    379s] ### Creating RouteCongInterface, started
[12/07 19:14:57    379s] 
[12/07 19:14:57    379s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[12/07 19:14:57    379s] 
[12/07 19:14:57    379s] #optDebug: {0, 1.000}
[12/07 19:14:57    379s] ### Creating RouteCongInterface, finished
[12/07 19:14:57    379s] {MG  {8 0 1.7 0.173109}  {10 0 1.3 0.141394} }
[12/07 19:14:57    379s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=2406.8M
[12/07 19:14:57    379s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=2406.8M
[12/07 19:14:58    380s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 19:14:58    380s] [GPS-DRV] maxDensity (design): 0.95
[12/07 19:14:58    380s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 19:14:58    380s] [GPS-DRV] MaxBufDistForPlaceBlk: 103 Microns
[12/07 19:14:58    380s] [GPS-DRV] All active and enabled setup views
[12/07 19:14:58    380s] [GPS-DRV]     func_default
[12/07 19:14:58    380s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:14:58    380s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:14:58    380s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 19:14:58    380s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 19:14:58    380s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 19:14:58    380s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2425.9M, EPOCH TIME: 1701994498.411361
[12/07 19:14:58    380s] Found 0 hard placement blockage before merging.
[12/07 19:14:58    380s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2425.9M, EPOCH TIME: 1701994498.411654
[12/07 19:14:58    380s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:14:58    380s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 19:14:58    380s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:14:58    380s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 19:14:58    380s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:14:59    380s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:14:59    380s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0| 70.21%|          |         |
[12/07 19:14:59    381s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:14:59    381s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|       9|       2|       3| 70.23%| 0:00:00.0|  2564.3M|
[12/07 19:14:59    381s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:14:59    381s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0| 70.23%| 0:00:00.0|  2564.3M|
[12/07 19:14:59    381s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:14:59    381s] Finished writing unified metrics of routing constraints.
[12/07 19:14:59    381s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:14:59    381s] Bottom Preferred Layer:
[12/07 19:14:59    381s] +---------------+------------+----------+
[12/07 19:14:59    381s] |     Layer     |    CLK     |   Rule   |
[12/07 19:14:59    381s] +---------------+------------+----------+
[12/07 19:14:59    381s] | Metal3 (z=3)  |         14 | default  |
[12/07 19:14:59    381s] +---------------+------------+----------+
[12/07 19:14:59    381s] Via Pillar Rule:
[12/07 19:14:59    381s]     None
[12/07 19:14:59    381s] 
[12/07 19:14:59    381s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2564.3M) ***
[12/07 19:14:59    381s] 
[12/07 19:14:59    381s] Total-nets :: 32039, Stn-nets :: 0, ratio :: 0 %, Total-len 381283, Stn-len 0
[12/07 19:14:59    381s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2545.3M, EPOCH TIME: 1701994499.958083
[12/07 19:14:59    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23778).
[12/07 19:14:59    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    381s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.079, MEM:2379.3M, EPOCH TIME: 1701994500.036762
[12/07 19:15:00    381s] TotalInstCnt at PhyDesignMc Destruction: 23778
[12/07 19:15:00    381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.17
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s] =============================================================================================
[12/07 19:15:00    381s]  Step TAT Report : DrvOpt #2 / opt_design #1                                    21.18-s099_1
[12/07 19:15:00    381s] =============================================================================================
[12/07 19:15:00    381s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:15:00    381s] ---------------------------------------------------------------------------------------------
[12/07 19:15:00    381s] [ SlackTraversorInit     ]      1   0:00:00.4  (  16.8 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:15:00    381s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:00    381s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:15:00    381s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.2
[12/07 19:15:00    381s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:00    381s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:00    381s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 19:15:00    381s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 19:15:00    381s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:00    381s] [ OptEval                ]      1   0:00:00.4  (  15.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:15:00    381s] [ OptCommit              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/07 19:15:00    381s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:15:00    381s] [ IncrDelayCalc          ]      7   0:00:00.3  (  10.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:15:00    381s] [ DrvFindVioNets         ]      3   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.2    1.0
[12/07 19:15:00    381s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:00    381s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:00    381s] [ MISC                   ]          0:00:00.7  (  29.3 % )     0:00:00.7 /  0:00:00.8    1.0
[12/07 19:15:00    381s] ---------------------------------------------------------------------------------------------
[12/07 19:15:00    381s]  DrvOpt #2 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.6    1.0
[12/07 19:15:00    381s] ---------------------------------------------------------------------------------------------
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s] *** DrvOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:02.6/0:00:02.5 (1.0), totSession cpu/real = 0:06:21.7/0:06:28.0 (1.0), mem = 2379.3M
[12/07 19:15:00    381s] End: GigaOpt postEco DRV Optimization
[12/07 19:15:00    381s] **INFO: Flow update: Design timing is met.
[12/07 19:15:00    381s] Running refinePlace -preserveRouting true -hardFence false
[12/07 19:15:00    381s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2379.3M, EPOCH TIME: 1701994500.041589
[12/07 19:15:00    381s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2379.3M, EPOCH TIME: 1701994500.041693
[12/07 19:15:00    381s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2379.3M, EPOCH TIME: 1701994500.041789
[12/07 19:15:00    381s] Processing tracks to init pin-track alignment.
[12/07 19:15:00    381s] z: 2, totalTracks: 1
[12/07 19:15:00    381s] z: 4, totalTracks: 1
[12/07 19:15:00    381s] z: 6, totalTracks: 1
[12/07 19:15:00    381s] z: 8, totalTracks: 1
[12/07 19:15:00    381s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:15:00    381s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2379.3M, EPOCH TIME: 1701994500.057656
[12/07 19:15:00    381s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    381s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:15:00    381s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:2379.3M, EPOCH TIME: 1701994500.089353
[12/07 19:15:00    381s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2379.3M, EPOCH TIME: 1701994500.089482
[12/07 19:15:00    381s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2379.3M, EPOCH TIME: 1701994500.089803
[12/07 19:15:00    381s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2379.3MB).
[12/07 19:15:00    381s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.053, MEM:2379.3M, EPOCH TIME: 1701994500.094502
[12/07 19:15:00    381s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.053, MEM:2379.3M, EPOCH TIME: 1701994500.094579
[12/07 19:15:00    381s] TDRefine: refinePlace mode is spiral
[12/07 19:15:00    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.10
[12/07 19:15:00    381s] OPERPROF:   Starting RefinePlace at level 2, MEM:2379.3M, EPOCH TIME: 1701994500.094669
[12/07 19:15:00    381s] *** Starting place_detail (0:06:22 mem=2379.3M) ***
[12/07 19:15:00    381s] Total net bbox length = 3.011e+05 (1.528e+05 1.483e+05) (ext = 2.398e+03)
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:00    381s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:00    381s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:00    381s] User Input Parameters:
[12/07 19:15:00    381s] - Congestion Driven    : Off
[12/07 19:15:00    381s] - Timing Driven        : Off
[12/07 19:15:00    381s] - Area-Violation Based : Off
[12/07 19:15:00    381s] - Start Rollback Level : -5
[12/07 19:15:00    381s] - Legalized            : On
[12/07 19:15:00    381s] - Window Based         : Off
[12/07 19:15:00    381s] - eDen incr mode       : Off
[12/07 19:15:00    381s] - Small incr mode      : On
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s] Starting Small incrNP...
[12/07 19:15:00    381s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2379.3M, EPOCH TIME: 1701994500.130161
[12/07 19:15:00    381s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2379.3M, EPOCH TIME: 1701994500.133549
[12/07 19:15:00    381s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.010, REAL:0.006, MEM:2379.3M, EPOCH TIME: 1701994500.139090
[12/07 19:15:00    381s] default core: bins with density > 0.750 = 33.80 % ( 122 / 361 )
[12/07 19:15:00    381s] Density distribution unevenness ratio (U70) = 4.964%
[12/07 19:15:00    381s] Density distribution unevenness ratio (U80) = 0.036%
[12/07 19:15:00    381s] Density distribution unevenness ratio (U90) = 0.000%
[12/07 19:15:00    381s] Density distribution unevenness ratio = 4.964%
[12/07 19:15:00    381s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.009, MEM:2379.3M, EPOCH TIME: 1701994500.139221
[12/07 19:15:00    381s] cost 0.827907, thresh 1.000000
[12/07 19:15:00    381s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2379.3M, EPOCH TIME: 1701994500.140059
[12/07 19:15:00    381s] Starting refinePlace ...
[12/07 19:15:00    381s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:00    381s] One DDP V2 for no tweak run.
[12/07 19:15:00    381s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2379.3M)
[12/07 19:15:00    381s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:15:00    381s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:00    381s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2379.3M, EPOCH TIME: 1701994500.185443
[12/07 19:15:00    381s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:15:00    381s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2379.3M, EPOCH TIME: 1701994500.185554
[12/07 19:15:00    381s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2379.3M, EPOCH TIME: 1701994500.185827
[12/07 19:15:00    381s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2379.3M, EPOCH TIME: 1701994500.185872
[12/07 19:15:00    381s] DDP markSite nrRow 183 nrJob 183
[12/07 19:15:00    381s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2379.3M, EPOCH TIME: 1701994500.186523
[12/07 19:15:00    381s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2379.3M, EPOCH TIME: 1701994500.186600
[12/07 19:15:00    381s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 19:15:00    381s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2382.5MB) @(0:06:22 - 0:06:22).
[12/07 19:15:00    381s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:15:00    381s] wireLenOptFixPriorityInst 1133 inst fixed
[12/07 19:15:00    381s] 
[12/07 19:15:00    381s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:15:00    382s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:15:00    382s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:15:00    382s] Move report: legalization moves 18 insts, mean move: 0.99 um, max move: 2.31 um spiral
[12/07 19:15:00    382s] 	Max move on inst (fir_filter/g877293): (143.80, 165.49) --> (143.20, 167.20)
[12/07 19:15:00    382s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/07 19:15:00    382s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:15:00    382s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2350.5MB) @(0:06:22 - 0:06:23).
[12/07 19:15:00    382s] Move report: Detail placement moves 18 insts, mean move: 0.99 um, max move: 2.31 um 
[12/07 19:15:00    382s] 	Max move on inst (fir_filter/g877293): (143.80, 165.49) --> (143.20, 167.20)
[12/07 19:15:00    382s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2350.5MB
[12/07 19:15:00    382s] Statistics of distance of Instance movement in refine placement:
[12/07 19:15:00    382s]   maximum (X+Y) =         2.31 um
[12/07 19:15:00    382s]   inst (fir_filter/g877293) with max move: (143.8, 165.49) -> (143.2, 167.2)
[12/07 19:15:00    382s]   mean    (X+Y) =         0.99 um
[12/07 19:15:00    382s] Total instances moved : 18
[12/07 19:15:00    382s] Summary Report:
[12/07 19:15:00    382s] Instances move: 18 (out of 23765 movable)
[12/07 19:15:00    382s] Instances flipped: 0
[12/07 19:15:00    382s] Mean displacement: 0.99 um
[12/07 19:15:00    382s] Max displacement: 2.31 um (Instance: fir_filter/g877293) (143.8, 165.49) -> (143.2, 167.2)
[12/07 19:15:00    382s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[12/07 19:15:00    382s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.760, REAL:0.757, MEM:2350.5M, EPOCH TIME: 1701994500.897246
[12/07 19:15:00    382s] Total net bbox length = 3.012e+05 (1.528e+05 1.484e+05) (ext = 2.398e+03)
[12/07 19:15:00    382s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2350.5MB
[12/07 19:15:00    382s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=2350.5MB) @(0:06:22 - 0:06:23).
[12/07 19:15:00    382s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.10
[12/07 19:15:00    382s] *** Finished place_detail (0:06:23 mem=2350.5M) ***
[12/07 19:15:00    382s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.820, REAL:0.815, MEM:2350.5M, EPOCH TIME: 1701994500.909605
[12/07 19:15:00    382s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2350.5M, EPOCH TIME: 1701994500.909660
[12/07 19:15:00    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23778).
[12/07 19:15:00    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:00    382s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.081, MEM:2347.5M, EPOCH TIME: 1701994500.990352
[12/07 19:15:00    382s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.950, REAL:0.949, MEM:2347.5M, EPOCH TIME: 1701994500.990493
[12/07 19:15:00    382s] **INFO: Flow update: Design timing is met.
[12/07 19:15:00    382s] **INFO: Flow update: Design timing is met.
[12/07 19:15:01    382s] **INFO: Flow update: Design timing is met.
[12/07 19:15:01    382s] #optDebug: fT-D <X 1 0 0 0>
[12/07 19:15:01    382s] #optDebug: fT-D <X 1 0 0 0>
[12/07 19:15:01    382s] Register exp ratio and priority group on 0 nets on 32133 nets : 
[12/07 19:15:01    382s] 
[12/07 19:15:01    382s] Active setup views:
[12/07 19:15:01    382s]  func_default
[12/07 19:15:01    382s]   Dominating endpoints: 0
[12/07 19:15:01    382s]   Dominating TNS: -0.000
[12/07 19:15:01    382s] 
[12/07 19:15:01    383s] Extraction called for design 'filter_top' of instances=23778 and nets=32203 using extraction engine 'pre_route' .
[12/07 19:15:01    383s] pre_route RC Extraction called for design filter_top.
[12/07 19:15:01    383s] RC Extraction called in multi-corner(1) mode.
[12/07 19:15:01    383s] RCMode: PreRoute
[12/07 19:15:01    383s]       RC Corner Indexes            0   
[12/07 19:15:01    383s] Capacitance Scaling Factor   : 1.00000 
[12/07 19:15:01    383s] Resistance Scaling Factor    : 1.00000 
[12/07 19:15:01    383s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 19:15:01    383s] Clock Res. Scaling Factor    : 1.00000 
[12/07 19:15:01    383s] Shrink Factor                : 1.00000
[12/07 19:15:01    383s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 19:15:01    383s] Using Quantus QRC technology file ...
[12/07 19:15:01    383s] 
[12/07 19:15:01    383s] Trim Metal Layers:
[12/07 19:15:01    383s] LayerId::1 widthSet size::1
[12/07 19:15:01    383s] LayerId::2 widthSet size::1
[12/07 19:15:01    383s] LayerId::3 widthSet size::1
[12/07 19:15:01    383s] LayerId::4 widthSet size::1
[12/07 19:15:01    383s] LayerId::5 widthSet size::1
[12/07 19:15:01    383s] LayerId::6 widthSet size::1
[12/07 19:15:01    383s] LayerId::7 widthSet size::1
[12/07 19:15:01    383s] LayerId::8 widthSet size::1
[12/07 19:15:01    383s] LayerId::9 widthSet size::1
[12/07 19:15:01    383s] LayerId::10 widthSet size::1
[12/07 19:15:01    383s] LayerId::11 widthSet size::1
[12/07 19:15:01    383s] eee: pegSigSF::1.070000
[12/07 19:15:01    383s] Updating RC grid for preRoute extraction ...
[12/07 19:15:01    383s] Initializing multi-corner resistance tables ...
[12/07 19:15:01    383s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:15:01    383s] eee: l::2 avDens::0.255442 usedTrk::7928.032570 availTrk::31036.500000 sigTrk::7928.032570
[12/07 19:15:01    383s] eee: l::3 avDens::0.282040 usedTrk::9772.686786 availTrk::34650.000000 sigTrk::9772.686786
[12/07 19:15:01    383s] eee: l::4 avDens::0.101124 usedTrk::3173.118827 availTrk::31378.500000 sigTrk::3173.118827
[12/07 19:15:01    383s] eee: l::5 avDens::0.043217 usedTrk::1256.332162 availTrk::29070.000000 sigTrk::1256.332162
[12/07 19:15:01    383s] eee: l::6 avDens::0.029934 usedTrk::171.478656 availTrk::5728.500000 sigTrk::171.478656
[12/07 19:15:01    383s] eee: l::7 avDens::0.002924 usedTrk::0.526316 availTrk::180.000000 sigTrk::0.526316
[12/07 19:15:01    383s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:15:01    383s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:15:01    383s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:15:01    383s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:15:01    383s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:15:01    383s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.239435 uaWl=1.000000 uaWlH=0.203778 aWlH=0.000000 lMod=0 pMax=0.815600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:15:01    383s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2366.168M)
[12/07 19:15:01    383s] Starting delay calculation for Setup views
[12/07 19:15:01    383s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:15:01    383s] #################################################################################
[12/07 19:15:01    383s] # Design Stage: PreRoute
[12/07 19:15:01    383s] # Design Name: filter_top
[12/07 19:15:01    383s] # Design Mode: 45nm
[12/07 19:15:01    383s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:15:01    383s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:15:01    383s] # Signoff Settings: SI Off 
[12/07 19:15:01    383s] #################################################################################
[12/07 19:15:02    384s] Calculate delays in Single mode...
[12/07 19:15:02    384s] Topological Sorting (REAL = 0:00:00.0, MEM = 2360.2M, InitMEM = 2360.2M)
[12/07 19:15:02    384s] Start delay calculation (fullDC) (1 T). (MEM=2360.18)
[12/07 19:15:02    384s] End AAE Lib Interpolated Model. (MEM=2371.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:15:06    388s] Total number of fetched objects 32133
[12/07 19:15:06    388s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:15:06    388s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:15:06    388s] End delay calculation. (MEM=2387.39 CPU=0:00:03.7 REAL=0:00:03.0)
[12/07 19:15:06    388s] End delay calculation (fullDC). (MEM=2387.39 CPU=0:00:04.4 REAL=0:00:04.0)
[12/07 19:15:06    388s] *** CDM Built up (cpu=0:00:05.1  real=0:00:05.0  mem= 2387.4M) ***
[12/07 19:15:07    388s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:06:29 mem=2387.4M)
[12/07 19:15:07    388s] OPTC: user 20.0
[12/07 19:15:07    388s] Reported timing to dir reports/STA
[12/07 19:15:07    388s] **opt_design ... cpu = 0:01:43, real = 0:01:44, mem = 1775.5M, totSessionCpu=0:06:29 **
[12/07 19:15:07    388s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2338.4M, EPOCH TIME: 1701994507.249850
[12/07 19:15:07    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:07    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:07    388s] 
[12/07 19:15:07    388s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:07    388s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2338.4M, EPOCH TIME: 1701994507.279934
[12/07 19:15:07    388s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:07    388s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:08    390s] 
[12/07 19:15:08    390s] ------------------------------------------------------------------
[12/07 19:15:08    390s]      opt_design Final Summary
[12/07 19:15:08    390s] ------------------------------------------------------------------
[12/07 19:15:08    390s] 
[12/07 19:15:08    390s] Setup views included:
[12/07 19:15:08    390s]  func_default 
[12/07 19:15:08    390s] 
[12/07 19:15:08    390s] +--------------------+---------+---------+---------+
[12/07 19:15:08    390s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:15:08    390s] +--------------------+---------+---------+---------+
[12/07 19:15:08    390s] |           WNS (ns):|  0.336  |  0.336  |  1.906  |
[12/07 19:15:08    390s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:15:08    390s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:15:08    390s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:15:08    390s] +--------------------+---------+---------+---------+
[12/07 19:15:08    390s] 
[12/07 19:15:08    390s] +----------------+-------------------------------+------------------+
[12/07 19:15:08    390s] |                |              Real             |       Total      |
[12/07 19:15:08    390s] |    DRVs        +------------------+------------+------------------|
[12/07 19:15:08    390s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:15:08    390s] +----------------+------------------+------------+------------------+
[12/07 19:15:08    390s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:08    390s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:08    390s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:08    390s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:08    390s] +----------------+------------------+------------+------------------+
[12/07 19:15:08    390s] 
[12/07 19:15:08    390s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.6M, EPOCH TIME: 1701994508.963145
[12/07 19:15:08    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:08    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:08    390s] 
[12/07 19:15:08    390s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:08    390s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:2353.6M, EPOCH TIME: 1701994508.992492
[12/07 19:15:08    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:08    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] 
[12/07 19:15:09    390s] Density: 70.232%
[12/07 19:15:09    390s] Routing Overflow: 0.00% H and 0.00% V
[12/07 19:15:09    390s] ------------------------------------------------------------------
[12/07 19:15:09    390s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.6M, EPOCH TIME: 1701994509.014915
[12/07 19:15:09    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] 
[12/07 19:15:09    390s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:09    390s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:2353.6M, EPOCH TIME: 1701994509.043932
[12/07 19:15:09    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:09    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] **opt_design ... cpu = 0:01:45, real = 0:01:46, mem = 1776.2M, totSessionCpu=0:06:30 **
[12/07 19:15:09    390s] 
[12/07 19:15:09    390s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:09    390s] Deleting Lib Analyzer.
[12/07 19:15:09    390s] 
[12/07 19:15:09    390s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:09    390s] *** Finished opt_design ***
[12/07 19:15:09    390s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:15:09    390s] UM:*                                       0.000 ns          0.336 ns  final
[12/07 19:15:09    390s] UM: Running design category ...
[12/07 19:15:09    390s] All LLGs are deleted
[12/07 19:15:09    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2353.6M, EPOCH TIME: 1701994509.120088
[12/07 19:15:09    390s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2353.6M, EPOCH TIME: 1701994509.120250
[12/07 19:15:09    390s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2353.6M, EPOCH TIME: 1701994509.120893
[12/07 19:15:09    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2353.6M, EPOCH TIME: 1701994509.122579
[12/07 19:15:09    390s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:09    390s] Core basic site is CoreSite
[12/07 19:15:09    390s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2353.6M, EPOCH TIME: 1701994509.143738
[12/07 19:15:09    390s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:15:09    390s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:15:09    390s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2353.6M, EPOCH TIME: 1701994509.148929
[12/07 19:15:09    390s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:15:09    390s] SiteArray: use 1,642,496 bytes
[12/07 19:15:09    390s] SiteArray: current memory after site array memory allocation 2353.6M
[12/07 19:15:09    390s] SiteArray: FP blocked sites are writable
[12/07 19:15:09    390s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2353.6M, EPOCH TIME: 1701994509.154473
[12/07 19:15:09    390s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.029, MEM:2353.6M, EPOCH TIME: 1701994509.183522
[12/07 19:15:09    390s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:15:09    390s] Atter site array init, number of instance map data is 0.
[12/07 19:15:09    390s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.064, MEM:2353.6M, EPOCH TIME: 1701994509.186330
[12/07 19:15:09    390s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:2353.6M, EPOCH TIME: 1701994509.187759
[12/07 19:15:09    390s] All LLGs are deleted
[12/07 19:15:09    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:09    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2353.6M, EPOCH TIME: 1701994509.197959
[12/07 19:15:09    390s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2353.6M, EPOCH TIME: 1701994509.198087
[12/07 19:15:09    390s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    390s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:09    391s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:15:09    391s] 
[12/07 19:15:09    391s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:09    391s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:09    391s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:09    391s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:09    391s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:09    391s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:09    391s] Summary for sequential cells identification: 
[12/07 19:15:09    391s]   Identified SBFF number: 104
[12/07 19:15:09    391s]   Identified MBFF number: 0
[12/07 19:15:09    391s]   Identified SB Latch number: 0
[12/07 19:15:09    391s]   Identified MB Latch number: 0
[12/07 19:15:09    391s]   Not identified SBFF number: 16
[12/07 19:15:09    391s]   Not identified MBFF number: 0
[12/07 19:15:09    391s]   Not identified SB Latch number: 0
[12/07 19:15:09    391s]   Not identified MB Latch number: 0
[12/07 19:15:09    391s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:09    391s]  Visiting view : func_default
[12/07 19:15:09    391s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:09    391s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:09    391s]  Visiting view : func_default
[12/07 19:15:09    391s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:09    391s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:09    391s] TLC MultiMap info (StdDelay):
[12/07 19:15:09    391s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:09    391s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:09    391s]  Setting StdDelay to: 9.9ps
[12/07 19:15:09    391s] 
[12/07 19:15:09    391s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] 	Current design flip-flop statistics
[12/07 19:15:09    391s] 
[12/07 19:15:09    391s] Single-Bit FF Count          :         1198
[12/07 19:15:09    391s] Multi-Bit FF Count           :            0
[12/07 19:15:09    391s] Total Bit Count              :         1198
[12/07 19:15:09    391s] Total FF Count               :         1198
[12/07 19:15:09    391s] Bits Per Flop                :        1.000
[12/07 19:15:09    391s] Total Clock Pin Cap(FF)      :      352.216
[12/07 19:15:09    391s] Multibit Conversion Ratio(%) :         0.00
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s]             Multi-bit cell usage statistics
[12/07 19:15:09    391s] 
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] ============================================================
[12/07 19:15:09    391s] Sequential Multibit cells usage statistics
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] -FlipFlops             1198                    0        0.00                    1.00
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] 
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] Seq_Mbit libcell              Bitwidth        Count
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] Total 0
[12/07 19:15:09    391s] ============================================================
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] Category            Num of Insts Rejected     Reasons
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:09    391s] ------------------------------------------------------------
[12/07 19:15:10    391s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:15:10    391s] UM:         105.93            106          0.000 ns          0.336 ns  opt_design_postcts
[12/07 19:15:10    391s] 
[12/07 19:15:10    391s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:47 real=  0:01:47)
[12/07 19:15:10    391s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[12/07 19:15:10    391s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.2 real=0:00:04.2)
[12/07 19:15:10    391s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.1 real=0:00:09.1)
[12/07 19:15:10    391s] Info: Destroy the CCOpt slew target map.
[12/07 19:15:10    391s] clean pInstBBox. size 0
[12/07 19:15:10    391s] All LLGs are deleted
[12/07 19:15:10    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2353.6M, EPOCH TIME: 1701994510.135236
[12/07 19:15:10    391s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2353.6M, EPOCH TIME: 1701994510.135365
[12/07 19:15:10    391s] Info: pop threads available for lower-level modules during optimization.
[12/07 19:15:10    391s] *** opt_design #1 [finish] : cpu/real = 0:01:45.7/0:01:46.5 (1.0), totSession cpu/real = 0:06:31.4/0:06:38.1 (1.0), mem = 2353.6M
[12/07 19:15:10    391s] 
[12/07 19:15:10    391s] =============================================================================================
[12/07 19:15:10    391s]  Final TAT Report : opt_design #1                                               21.18-s099_1
[12/07 19:15:10    391s] =============================================================================================
[12/07 19:15:10    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:15:10    391s] ---------------------------------------------------------------------------------------------
[12/07 19:15:10    391s] [ InitOpt                ]      1   0:00:11.9  (  11.2 % )     0:00:17.6 /  0:00:17.7    1.0
[12/07 19:15:10    391s] [ GlobalOpt              ]      1   0:00:01.6  (   1.5 % )     0:00:01.6 /  0:00:01.6    1.0
[12/07 19:15:10    391s] [ DrvOpt                 ]      2   0:00:03.5  (   3.3 % )     0:00:03.5 /  0:00:03.5    1.0
[12/07 19:15:10    391s] [ SimplifyNetlist        ]      1   0:00:01.2  (   1.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:15:10    391s] [ AreaOpt                ]      2   0:00:26.7  (  25.1 % )     0:00:27.9 /  0:00:27.9    1.0
[12/07 19:15:10    391s] [ ViewPruning            ]      8   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.1
[12/07 19:15:10    391s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.3 % )     0:00:07.6 /  0:00:07.1    0.9
[12/07 19:15:10    391s] [ DrvReport              ]      2   0:00:01.5  (   1.4 % )     0:00:01.5 /  0:00:01.1    0.7
[12/07 19:15:10    391s] [ CongRefineRouteType    ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:15:10    391s] [ SlackTraversorInit     ]      4   0:00:01.0  (   0.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 19:15:10    391s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:15:10    391s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:10    391s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:15:10    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:10    391s] [ ReportTranViolation    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.2    0.9
[12/07 19:15:10    391s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.1
[12/07 19:15:10    391s] [ RefinePlace            ]      2   0:00:02.1  (   2.0 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 19:15:10    391s] [ EarlyGlobalRoute       ]      1   0:00:01.5  (   1.4 % )     0:00:01.5 /  0:00:01.1    0.8
[12/07 19:15:10    391s] [ ExtractRC              ]      2   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:15:10    391s] [ TimingUpdate           ]     25   0:00:02.3  (   2.2 % )     0:00:12.2 /  0:00:12.2    1.0
[12/07 19:15:10    391s] [ FullDelayCalc          ]      4   0:00:20.9  (  19.6 % )     0:00:20.9 /  0:00:20.9    1.0
[12/07 19:15:10    391s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:10    391s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:10    391s] [ MISC                   ]          0:00:30.0  (  28.1 % )     0:00:30.0 /  0:00:30.0    1.0
[12/07 19:15:10    391s] ---------------------------------------------------------------------------------------------
[12/07 19:15:10    391s]  opt_design #1 TOTAL                0:01:46.5  ( 100.0 % )     0:01:46.5 /  0:01:45.7    1.0
[12/07 19:15:10    391s] ---------------------------------------------------------------------------------------------
[12/07 19:15:10    391s] 
[12/07 19:15:10    391s] 
[12/07 19:15:10    391s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:10    391s] 
[12/07 19:15:10    391s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:10    391s] @@file 99: time_design -post_cts       -report_dir reports/STA
[12/07 19:15:10    391s] *** time_design #3 [begin] : totSession cpu/real = 0:06:31.4/0:06:38.1 (1.0), mem = 2353.6M
[12/07 19:15:10    391s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2265.6M, EPOCH TIME: 1701994510.177091
[12/07 19:15:10    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] All LLGs are deleted
[12/07 19:15:10    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2265.6M, EPOCH TIME: 1701994510.177200
[12/07 19:15:10    391s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2265.6M, EPOCH TIME: 1701994510.177249
[12/07 19:15:10    391s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2265.6M, EPOCH TIME: 1701994510.177340
[12/07 19:15:10    391s] Start to check current routing status for nets...
[12/07 19:15:10    391s] All nets are already routed correctly.
[12/07 19:15:10    391s] End to check current routing status for nets (mem=2265.6M)
[12/07 19:15:10    391s] Effort level <high> specified for reg2reg path_group
[12/07 19:15:10    391s] All LLGs are deleted
[12/07 19:15:10    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2267.6M, EPOCH TIME: 1701994510.611286
[12/07 19:15:10    391s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2267.6M, EPOCH TIME: 1701994510.611516
[12/07 19:15:10    391s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2267.6M, EPOCH TIME: 1701994510.616730
[12/07 19:15:10    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2267.6M, EPOCH TIME: 1701994510.617984
[12/07 19:15:10    391s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:10    391s] Core basic site is CoreSite
[12/07 19:15:10    391s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2267.6M, EPOCH TIME: 1701994510.639074
[12/07 19:15:10    391s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:15:10    391s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:15:10    391s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.006, MEM:2267.6M, EPOCH TIME: 1701994510.644773
[12/07 19:15:10    391s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:15:10    391s] SiteArray: use 1,642,496 bytes
[12/07 19:15:10    391s] SiteArray: current memory after site array memory allocation 2267.6M
[12/07 19:15:10    391s] SiteArray: FP blocked sites are writable
[12/07 19:15:10    391s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2267.6M, EPOCH TIME: 1701994510.650202
[12/07 19:15:10    391s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.028, MEM:2267.6M, EPOCH TIME: 1701994510.677798
[12/07 19:15:10    391s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:15:10    391s] Atter site array init, number of instance map data is 0.
[12/07 19:15:10    391s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2267.6M, EPOCH TIME: 1701994510.680569
[12/07 19:15:10    391s] 
[12/07 19:15:10    391s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:10    391s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:2267.6M, EPOCH TIME: 1701994510.685103
[12/07 19:15:10    391s] All LLGs are deleted
[12/07 19:15:10    391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:10    391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:10    391s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2267.6M, EPOCH TIME: 1701994510.691667
[12/07 19:15:10    391s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2267.6M, EPOCH TIME: 1701994510.691785
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] ------------------------------------------------------------------
[12/07 19:15:12    393s]          time_design Summary
[12/07 19:15:12    393s] ------------------------------------------------------------------
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] Setup views included:
[12/07 19:15:12    393s]  func_default 
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:15:12    393s] +--------------------+---------+---------+---------+
[12/07 19:15:12    393s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:15:12    393s] +--------------------+---------+---------+---------+
[12/07 19:15:12    393s] |           WNS (ns):|  0.336  |  0.336  |  1.906  |
[12/07 19:15:12    393s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:15:12    393s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:15:12    393s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:15:12    393s] +--------------------+---------+---------+---------+
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] +----------------+-------------------------------+------------------+
[12/07 19:15:12    393s] |                |              Real             |       Total      |
[12/07 19:15:12    393s] |    DRVs        +------------------+------------+------------------|
[12/07 19:15:12    393s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:15:12    393s] +----------------+------------------+------------+------------------+
[12/07 19:15:12    393s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:12    393s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:12    393s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:12    393s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:12    393s] +----------------+------------------+------------+------------------+
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] All LLGs are deleted
[12/07 19:15:12    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.8M, EPOCH TIME: 1701994512.344076
[12/07 19:15:12    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.8M, EPOCH TIME: 1701994512.344237
[12/07 19:15:12    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2265.8M, EPOCH TIME: 1701994512.349281
[12/07 19:15:12    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2265.8M, EPOCH TIME: 1701994512.350468
[12/07 19:15:12    393s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:12    393s] Core basic site is CoreSite
[12/07 19:15:12    393s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2265.8M, EPOCH TIME: 1701994512.371233
[12/07 19:15:12    393s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:15:12    393s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:15:12    393s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2265.8M, EPOCH TIME: 1701994512.376158
[12/07 19:15:12    393s] Fast DP-INIT is on for default
[12/07 19:15:12    393s] Atter site array init, number of instance map data is 0.
[12/07 19:15:12    393s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2265.8M, EPOCH TIME: 1701994512.381265
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:12    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2265.8M, EPOCH TIME: 1701994512.385557
[12/07 19:15:12    393s] All LLGs are deleted
[12/07 19:15:12    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:12    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.8M, EPOCH TIME: 1701994512.391663
[12/07 19:15:12    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.8M, EPOCH TIME: 1701994512.391767
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] Density: 70.232%
[12/07 19:15:12    393s] Routing Overflow: 0.00% H and 0.00% V
[12/07 19:15:12    393s] ------------------------------------------------------------------
[12/07 19:15:12    393s] All LLGs are deleted
[12/07 19:15:12    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.8M, EPOCH TIME: 1701994512.402388
[12/07 19:15:12    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.8M, EPOCH TIME: 1701994512.402508
[12/07 19:15:12    393s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2265.8M, EPOCH TIME: 1701994512.407530
[12/07 19:15:12    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2265.8M, EPOCH TIME: 1701994512.408654
[12/07 19:15:12    393s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:12    393s] Core basic site is CoreSite
[12/07 19:15:12    393s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2265.8M, EPOCH TIME: 1701994512.429289
[12/07 19:15:12    393s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:15:12    393s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:15:12    393s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2265.8M, EPOCH TIME: 1701994512.434059
[12/07 19:15:12    393s] Fast DP-INIT is on for default
[12/07 19:15:12    393s] Atter site array init, number of instance map data is 0.
[12/07 19:15:12    393s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2265.8M, EPOCH TIME: 1701994512.439171
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:12    393s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2265.8M, EPOCH TIME: 1701994512.443385
[12/07 19:15:12    393s] All LLGs are deleted
[12/07 19:15:12    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:12    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:12    393s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2265.8M, EPOCH TIME: 1701994512.449579
[12/07 19:15:12    393s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2265.8M, EPOCH TIME: 1701994512.449682
[12/07 19:15:12    393s] Reported timing to dir reports/STA
[12/07 19:15:12    393s] Total CPU time: 1.88 sec
[12/07 19:15:12    393s] Total Real time: 2.0 sec
[12/07 19:15:12    393s] Total Memory Usage: 2265.765625 Mbytes
[12/07 19:15:12    393s] Info: pop threads available for lower-level modules during optimization.
[12/07 19:15:12    393s] *** time_design #3 [finish] : cpu/real = 0:00:01.9/0:00:02.3 (0.8), totSession cpu/real = 0:06:33.3/0:06:40.5 (1.0), mem = 2265.8M
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] =============================================================================================
[12/07 19:15:12    393s]  Final TAT Report : time_design #3                                              21.18-s099_1
[12/07 19:15:12    393s] =============================================================================================
[12/07 19:15:12    393s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:15:12    393s] ---------------------------------------------------------------------------------------------
[12/07 19:15:12    393s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:12    393s] [ OptSummaryReport       ]      1   0:00:00.2  (   9.1 % )     0:00:01.9 /  0:00:01.4    0.7
[12/07 19:15:12    393s] [ DrvReport              ]      1   0:00:01.1  (  48.3 % )     0:00:01.1 /  0:00:00.7    0.6
[12/07 19:15:12    393s] [ TimingUpdate           ]      1   0:00:00.3  (  14.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:15:12    393s] [ TimingReport           ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.1
[12/07 19:15:12    393s] [ GenerateReports        ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:12    393s] [ MISC                   ]          0:00:00.5  (  20.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:15:12    393s] ---------------------------------------------------------------------------------------------
[12/07 19:15:12    393s]  time_design #3 TOTAL               0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.9    0.8
[12/07 19:15:12    393s] ---------------------------------------------------------------------------------------------
[12/07 19:15:12    393s] 
[12/07 19:15:12    393s] @file 100:
[12/07 19:15:12    393s] @@file 101: opt_design -post_cts -hold -report_dir reports/STA
[12/07 19:15:12    393s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1663.2M, totSessionCpu=0:06:33 **
[12/07 19:15:12    393s] Info: 1 threads available for lower-level modules during optimization.
[12/07 19:15:12    393s] *** opt_design #2 [begin] : totSession cpu/real = 0:06:33.3/0:06:40.5 (1.0), mem = 2265.8M
[12/07 19:15:12    393s] GigaOpt running with 1 threads.
[12/07 19:15:12    393s] *** InitOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:33.3/0:06:40.5 (1.0), mem = 2265.8M
[12/07 19:15:12    393s] **INFO: User settings:
[12/07 19:15:21    402s] delaycal_default_net_delay                                     1000ps
[12/07 19:15:21    402s] delaycal_default_net_load                                      0.5pf
[12/07 19:15:21    402s] delaycal_enable_high_fanout                                    true
[12/07 19:15:21    402s] delaycal_ignore_net_load                                       false
[12/07 19:15:21    402s] delaycal_input_transition_delay                                0.1ps
[12/07 19:15:21    402s] delaycal_socv_accuracy_mode                                    low
[12/07 19:15:21    402s] delaycal_use_default_delay_limit                               1000
[12/07 19:15:21    402s] setAnalysisMode -cts                                           postCTS
[12/07 19:15:21    402s] setAnalysisMode -skew                                          true
[12/07 19:15:21    402s] setDelayCalMode -engine                                        aae
[12/07 19:15:21    402s] design_bottom_routing_layer                                    Metal2
[12/07 19:15:21    402s] design_process_node                                            45
[12/07 19:15:21    402s] extract_rc_coupling_cap_threshold                              0.1
[12/07 19:15:21    402s] extract_rc_engine                                              pre_route
[12/07 19:15:21    402s] extract_rc_layer_independent                                   1
[12/07 19:15:21    402s] extract_rc_relative_cap_threshold                              1.0
[12/07 19:15:21    402s] extract_rc_total_cap_threshold                                 0.0
[12/07 19:15:21    402s] opt_drv_margin                                                 0.0
[12/07 19:15:21    402s] opt_fix_drv                                                    true
[12/07 19:15:21    402s] opt_preserve_all_sequential                                    false
[12/07 19:15:21    402s] opt_resize_flip_flops                                          true
[12/07 19:15:21    402s] opt_setup_target_slack                                         0.0
[12/07 19:15:21    402s] opt_useful_skew_eco_route                                      false
[12/07 19:15:21    402s] opt_view_pruning_setup_views_active_list                       { func_default }
[12/07 19:15:21    402s] opt_view_pruning_setup_views_persistent_list                   { func_default}
[12/07 19:15:21    402s] opt_view_pruning_tdgr_setup_views_persistent_list              { func_default}
[12/07 19:15:21    402s] place_global_reorder_scan                                      false
[12/07 19:15:21    402s] getAnalysisMode -cts                                           postCTS
[12/07 19:15:21    402s] getAnalysisMode -skew                                          true
[12/07 19:15:21    402s] getDelayCalMode -engine                                        aae
[12/07 19:15:21    402s] get_power_analysis_mode -report_power_quiet                    false
[12/07 19:15:21    402s] getAnalysisMode -cts                                           postCTS
[12/07 19:15:21    402s] getAnalysisMode -skew                                          true
[12/07 19:15:21    402s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[12/07 19:15:22    402s] 
[12/07 19:15:22    402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:22    402s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:22    402s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:22    402s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:22    402s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:22    402s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:22    402s] Summary for sequential cells identification: 
[12/07 19:15:22    402s]   Identified SBFF number: 104
[12/07 19:15:22    402s]   Identified MBFF number: 0
[12/07 19:15:22    402s]   Identified SB Latch number: 0
[12/07 19:15:22    402s]   Identified MB Latch number: 0
[12/07 19:15:22    402s]   Not identified SBFF number: 16
[12/07 19:15:22    402s]   Not identified MBFF number: 0
[12/07 19:15:22    402s]   Not identified SB Latch number: 0
[12/07 19:15:22    402s]   Not identified MB Latch number: 0
[12/07 19:15:22    402s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:22    402s]  Visiting view : func_default
[12/07 19:15:22    402s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:22    402s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:22    402s]  Visiting view : func_default
[12/07 19:15:22    402s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:22    402s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:22    402s] TLC MultiMap info (StdDelay):
[12/07 19:15:22    402s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:22    402s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:22    402s]  Setting StdDelay to: 9.9ps
[12/07 19:15:22    402s] 
[12/07 19:15:22    402s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:22    402s] Need call spDPlaceInit before registerPrioInstLoc.
[12/07 19:15:22    402s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.8M, EPOCH TIME: 1701994522.212147
[12/07 19:15:22    402s] Processing tracks to init pin-track alignment.
[12/07 19:15:22    402s] z: 2, totalTracks: 1
[12/07 19:15:22    402s] z: 4, totalTracks: 1
[12/07 19:15:22    402s] z: 6, totalTracks: 1
[12/07 19:15:22    402s] z: 8, totalTracks: 1
[12/07 19:15:22    402s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:15:22    402s] All LLGs are deleted
[12/07 19:15:22    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:22    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:22    402s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.8M, EPOCH TIME: 1701994522.222845
[12/07 19:15:22    402s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.8M, EPOCH TIME: 1701994522.223016
[12/07 19:15:22    402s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.8M, EPOCH TIME: 1701994522.228050
[12/07 19:15:22    402s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:22    402s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:22    402s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2269.8M, EPOCH TIME: 1701994522.229846
[12/07 19:15:22    402s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:22    402s] Core basic site is CoreSite
[12/07 19:15:22    403s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2269.8M, EPOCH TIME: 1701994522.251267
[12/07 19:15:22    403s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:15:22    403s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:15:22    403s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2269.8M, EPOCH TIME: 1701994522.256448
[12/07 19:15:22    403s] Fast DP-INIT is on for default
[12/07 19:15:22    403s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:15:22    403s] Atter site array init, number of instance map data is 0.
[12/07 19:15:22    403s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2269.8M, EPOCH TIME: 1701994522.262066
[12/07 19:15:22    403s] 
[12/07 19:15:22    403s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:22    403s] OPERPROF:     Starting CMU at level 3, MEM:2269.8M, EPOCH TIME: 1701994522.265271
[12/07 19:15:22    403s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2269.8M, EPOCH TIME: 1701994522.267077
[12/07 19:15:22    403s] 
[12/07 19:15:22    403s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:15:22    403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.041, MEM:2269.8M, EPOCH TIME: 1701994522.269446
[12/07 19:15:22    403s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.8M, EPOCH TIME: 1701994522.269512
[12/07 19:15:22    403s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.8M, EPOCH TIME: 1701994522.269767
[12/07 19:15:22    403s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2269.8MB).
[12/07 19:15:22    403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:2269.8M, EPOCH TIME: 1701994522.277845
[12/07 19:15:22    403s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2269.8M, EPOCH TIME: 1701994522.277948
[12/07 19:15:22    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:22    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:22    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:22    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:22    403s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.064, MEM:2265.8M, EPOCH TIME: 1701994522.341875
[12/07 19:15:22    403s] 
[12/07 19:15:22    403s] Creating Lib Analyzer ...
[12/07 19:15:22    403s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:15:22    403s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:15:22    403s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:15:22    403s] 
[12/07 19:15:22    403s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:15:22    403s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:44 mem=2273.8M
[12/07 19:15:22    403s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:44 mem=2273.8M
[12/07 19:15:22    403s] Creating Lib Analyzer, finished. 
[12/07 19:15:23    403s] **opt_design ... cpu = 0:00:10, real = 0:00:11, mem = 1670.0M, totSessionCpu=0:06:44 **
[12/07 19:15:23    403s] *** opt_design -post_cts ***
[12/07 19:15:23    403s] DRC Margin: user margin 0.0
[12/07 19:15:23    403s] Hold Target Slack: user slack 0
[12/07 19:15:23    403s] Setup Target Slack: user slack 0;
[12/07 19:15:23    403s] set_db opt_useful_skew_eco_route false
[12/07 19:15:23    403s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2273.8M, EPOCH TIME: 1701994523.066365
[12/07 19:15:23    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:23    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:23    403s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.042, MEM:2273.8M, EPOCH TIME: 1701994523.108218
[12/07 19:15:23    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:23    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:23    403s] Deleting Lib Analyzer.
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:23    403s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:23    403s] Summary for sequential cells identification: 
[12/07 19:15:23    403s]   Identified SBFF number: 104
[12/07 19:15:23    403s]   Identified MBFF number: 0
[12/07 19:15:23    403s]   Identified SB Latch number: 0
[12/07 19:15:23    403s]   Identified MB Latch number: 0
[12/07 19:15:23    403s]   Not identified SBFF number: 16
[12/07 19:15:23    403s]   Not identified MBFF number: 0
[12/07 19:15:23    403s]   Not identified SB Latch number: 0
[12/07 19:15:23    403s]   Not identified MB Latch number: 0
[12/07 19:15:23    403s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:23    403s]  Visiting view : func_default
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:23    403s]  Visiting view : func_default
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:23    403s] TLC MultiMap info (StdDelay):
[12/07 19:15:23    403s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:23    403s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:23    403s]  Setting StdDelay to: 9.9ps
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:23    403s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2273.8M, EPOCH TIME: 1701994523.147125
[12/07 19:15:23    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:23    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:23    403s] All LLGs are deleted
[12/07 19:15:23    403s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:23    403s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:23    403s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2273.8M, EPOCH TIME: 1701994523.147235
[12/07 19:15:23    403s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2273.8M, EPOCH TIME: 1701994523.147291
[12/07 19:15:23    403s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2265.8M, EPOCH TIME: 1701994523.147959
[12/07 19:15:23    403s] Start to check current routing status for nets...
[12/07 19:15:23    403s] All nets are already routed correctly.
[12/07 19:15:23    403s] End to check current routing status for nets (mem=2265.8M)
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] Creating Lib Analyzer ...
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:23    403s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:23    403s] Summary for sequential cells identification: 
[12/07 19:15:23    403s]   Identified SBFF number: 104
[12/07 19:15:23    403s]   Identified MBFF number: 0
[12/07 19:15:23    403s]   Identified SB Latch number: 0
[12/07 19:15:23    403s]   Identified MB Latch number: 0
[12/07 19:15:23    403s]   Not identified SBFF number: 16
[12/07 19:15:23    403s]   Not identified MBFF number: 0
[12/07 19:15:23    403s]   Not identified SB Latch number: 0
[12/07 19:15:23    403s]   Not identified MB Latch number: 0
[12/07 19:15:23    403s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:23    403s]  Visiting view : func_default
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:23    403s]  Visiting view : func_default
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:23    403s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:23    403s] TLC MultiMap info (StdDelay):
[12/07 19:15:23    403s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:23    403s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:23    403s]  Setting StdDelay to: 9.9ps
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:23    403s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:15:23    403s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:15:23    403s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:15:23    403s] 
[12/07 19:15:23    403s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:15:23    404s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:44 mem=2275.8M
[12/07 19:15:23    404s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:44 mem=2275.8M
[12/07 19:15:23    404s] Creating Lib Analyzer, finished. 
[12/07 19:15:23    404s] #optDebug: Start CG creation (mem=2304.4M)
[12/07 19:15:23    404s]  ...initializing CG  maxDriveDist 776.545000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 77.654500 
[12/07 19:15:23    404s] (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s]  ...processing cgPrt (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s]  ...processing cgEgp (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s]  ...processing cgPbk (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s]  ...processing cgNrb(cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s]  ...processing cgObs (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s]  ...processing cgCon (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s]  ...processing cgPdm (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:23    404s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2470.1M)
[12/07 19:15:24    405s] Compute RC Scale Done ...
[12/07 19:15:24    405s] 
[12/07 19:15:24    405s] =============================================================================================
[12/07 19:15:24    405s]  Step TAT Report : InitOpt #1 / opt_design #2                                   21.18-s099_1
[12/07 19:15:24    405s] =============================================================================================
[12/07 19:15:24    405s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:15:24    405s] ---------------------------------------------------------------------------------------------
[12/07 19:15:24    405s] [ CellServerInit         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/07 19:15:24    405s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  10.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:15:24    405s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:24    405s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:24    405s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:24    405s] [ MISC                   ]          0:00:10.6  (  88.4 % )     0:00:10.6 /  0:00:10.5    1.0
[12/07 19:15:24    405s] ---------------------------------------------------------------------------------------------
[12/07 19:15:24    405s]  InitOpt #1 TOTAL                   0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:11.9    1.0
[12/07 19:15:24    405s] ---------------------------------------------------------------------------------------------
[12/07 19:15:24    405s] 
[12/07 19:15:24    405s] *** InitOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:11.9/0:00:12.0 (1.0), totSession cpu/real = 0:06:45.1/0:06:52.5 (1.0), mem = 2460.5M
[12/07 19:15:24    405s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:15:24    405s] ### Creating PhyDesignMc. totSessionCpu=0:06:45 mem=2460.5M
[12/07 19:15:24    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:2460.5M, EPOCH TIME: 1701994524.508753
[12/07 19:15:24    405s] Processing tracks to init pin-track alignment.
[12/07 19:15:24    405s] z: 2, totalTracks: 1
[12/07 19:15:24    405s] z: 4, totalTracks: 1
[12/07 19:15:24    405s] z: 6, totalTracks: 1
[12/07 19:15:24    405s] z: 8, totalTracks: 1
[12/07 19:15:24    405s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:15:24    405s] All LLGs are deleted
[12/07 19:15:24    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:24    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:24    405s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2460.5M, EPOCH TIME: 1701994524.520051
[12/07 19:15:24    405s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2460.5M, EPOCH TIME: 1701994524.520205
[12/07 19:15:24    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2460.5M, EPOCH TIME: 1701994524.525269
[12/07 19:15:24    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:24    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:24    405s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2460.5M, EPOCH TIME: 1701994524.526970
[12/07 19:15:24    405s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:24    405s] Core basic site is CoreSite
[12/07 19:15:24    405s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2460.5M, EPOCH TIME: 1701994524.548788
[12/07 19:15:24    405s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:15:24    405s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:15:24    405s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.005, MEM:2460.5M, EPOCH TIME: 1701994524.554091
[12/07 19:15:24    405s] Fast DP-INIT is on for default
[12/07 19:15:24    405s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:15:24    405s] Atter site array init, number of instance map data is 0.
[12/07 19:15:24    405s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2460.5M, EPOCH TIME: 1701994524.559867
[12/07 19:15:24    405s] 
[12/07 19:15:24    405s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:24    405s] 
[12/07 19:15:24    405s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:15:24    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.040, MEM:2460.5M, EPOCH TIME: 1701994524.565484
[12/07 19:15:24    405s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2460.5M, EPOCH TIME: 1701994524.565552
[12/07 19:15:24    405s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2460.5M, EPOCH TIME: 1701994524.565818
[12/07 19:15:24    405s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2460.5MB).
[12/07 19:15:24    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2460.5M, EPOCH TIME: 1701994524.569238
[12/07 19:15:24    405s] TotalInstCnt at PhyDesignMc Initialization: 23778
[12/07 19:15:24    405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:45 mem=2460.5M
[12/07 19:15:24    405s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2460.5M, EPOCH TIME: 1701994524.604820
[12/07 19:15:24    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:24    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:24    405s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:24    405s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:24    405s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.065, MEM:2347.5M, EPOCH TIME: 1701994524.670186
[12/07 19:15:24    405s] TotalInstCnt at PhyDesignMc Destruction: 23778
[12/07 19:15:24    405s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[12/07 19:15:24    405s] Deleting Lib Analyzer.
[12/07 19:15:24    405s] GigaOpt Hold Optimizer is used
[12/07 19:15:24    405s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[12/07 19:15:24    405s] End AAE Lib Interpolated Model. (MEM=2347.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:15:24    405s] 
[12/07 19:15:24    405s] Creating Lib Analyzer ...
[12/07 19:15:24    405s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:15:24    405s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:15:24    405s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:15:24    405s] 
[12/07 19:15:24    405s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:15:25    405s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:46 mem=2347.5M
[12/07 19:15:25    405s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:46 mem=2347.5M
[12/07 19:15:25    405s] Creating Lib Analyzer, finished. 
[12/07 19:15:25    405s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:46 mem=2347.5M ***
[12/07 19:15:25    405s] *** BuildHoldData #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:45.9/0:06:53.2 (1.0), mem = 2347.5M
[12/07 19:15:25    405s] Effort level <high> specified for reg2reg path_group
[12/07 19:15:26    406s] Saving timing graph ...
[12/07 19:15:26    406s] TG backup dir: /home/ebapinis/ECE_574_Proj/layout/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/opt_timing_graph_6DE9iK
[12/07 19:15:26    406s] Disk Usage:
[12/07 19:15:26    406s] Filesystem              1K-blocks      Used Available Use% Mounted on
[12/07 19:15:26    406s] /dev/mapper/centos-root 573538820 475055824  98482996  83% /
[12/07 19:15:26    407s] Done save timing graph
[12/07 19:15:26    407s] Disk Usage:
[12/07 19:15:26    407s] Filesystem              1K-blocks      Used Available Use% Mounted on
[12/07 19:15:26    407s] /dev/mapper/centos-root 573538820 475061956  98476864  83% /
[12/07 19:15:26    407s] 
[12/07 19:15:26    407s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:26    407s] Deleting Lib Analyzer.
[12/07 19:15:26    407s] 
[12/07 19:15:26    407s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:26    407s] OPTC: user 20.0
[12/07 19:15:27    408s] Starting delay calculation for Hold views
[12/07 19:15:27    408s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:15:27    408s] #################################################################################
[12/07 19:15:27    408s] # Design Stage: PreRoute
[12/07 19:15:27    408s] # Design Name: filter_top
[12/07 19:15:27    408s] # Design Mode: 45nm
[12/07 19:15:27    408s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:15:27    408s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:15:27    408s] # Signoff Settings: SI Off 
[12/07 19:15:27    408s] #################################################################################
[12/07 19:15:27    408s] Calculate delays in Single mode...
[12/07 19:15:27    408s] Topological Sorting (REAL = 0:00:00.0, MEM = 2368.5M, InitMEM = 2368.5M)
[12/07 19:15:27    408s] Start delay calculation (fullDC) (1 T). (MEM=2368.52)
[12/07 19:15:27    408s] End AAE Lib Interpolated Model. (MEM=2380.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:15:32    412s] Total number of fetched objects 32133
[12/07 19:15:32    412s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:15:32    412s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:15:32    412s] *** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 2383.1M) ***
[12/07 19:15:32    412s] End delay calculation. (MEM=2383.11 CPU=0:00:03.7 REAL=0:00:04.0)
[12/07 19:15:32    412s] End delay calculation (fullDC). (MEM=2383.11 CPU=0:00:04.4 REAL=0:00:05.0)
[12/07 19:15:32    413s] *** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:06:53 mem=2383.1M)
[12/07 19:15:33    413s] 
[12/07 19:15:33    413s] Active hold views:
[12/07 19:15:33    413s]  func_default
[12/07 19:15:33    413s]   Dominating endpoints: 0
[12/07 19:15:33    413s]   Dominating TNS: -0.000
[12/07 19:15:33    413s] 
[12/07 19:15:33    413s] Done building cte hold timing graph (fixHold) cpu=0:00:07.7 real=0:00:07.0 totSessionCpu=0:06:54 mem=2415.1M ***
[12/07 19:15:33    413s] OPTC: user 20.0
[12/07 19:15:33    414s] Done building hold timer [2605 node(s), 2581 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.3 real=0:00:08.0 totSessionCpu=0:06:54 mem=2415.1M ***
[12/07 19:15:33    414s] Restoring timing graph ...
[12/07 19:15:34    414s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/07 19:15:34    414s] Done restore timing graph
[12/07 19:15:34    415s] Done building cte setup timing graph (fixHold) cpu=0:00:09.1 real=0:00:09.0 totSessionCpu=0:06:55 mem=2415.1M ***
[12/07 19:15:34    415s] *info: category slack lower bound [L 0.0] default
[12/07 19:15:34    415s] *info: category slack lower bound [H 0.0] reg2reg 
[12/07 19:15:34    415s] --------------------------------------------------- 
[12/07 19:15:34    415s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/07 19:15:34    415s] --------------------------------------------------- 
[12/07 19:15:34    415s]          WNS    reg2regWNS
[12/07 19:15:34    415s]     0.336 ns      0.336 ns
[12/07 19:15:34    415s] --------------------------------------------------- 
[12/07 19:15:35    416s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:35    416s] Summary for sequential cells identification: 
[12/07 19:15:35    416s]   Identified SBFF number: 104
[12/07 19:15:35    416s]   Identified MBFF number: 0
[12/07 19:15:35    416s]   Identified SB Latch number: 0
[12/07 19:15:35    416s]   Identified MB Latch number: 0
[12/07 19:15:35    416s]   Not identified SBFF number: 16
[12/07 19:15:35    416s]   Not identified MBFF number: 0
[12/07 19:15:35    416s]   Not identified SB Latch number: 0
[12/07 19:15:35    416s]   Not identified MB Latch number: 0
[12/07 19:15:35    416s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:35    416s]  Visiting view : func_default
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:35    416s]  Visiting view : func_default
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:35    416s] TLC MultiMap info (StdDelay):
[12/07 19:15:35    416s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:35    416s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:35    416s]  Setting StdDelay to: 9.9ps
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] Creating Lib Analyzer ...
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:35    416s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:35    416s] Summary for sequential cells identification: 
[12/07 19:15:35    416s]   Identified SBFF number: 104
[12/07 19:15:35    416s]   Identified MBFF number: 0
[12/07 19:15:35    416s]   Identified SB Latch number: 0
[12/07 19:15:35    416s]   Identified MB Latch number: 0
[12/07 19:15:35    416s]   Not identified SBFF number: 16
[12/07 19:15:35    416s]   Not identified MBFF number: 0
[12/07 19:15:35    416s]   Not identified SB Latch number: 0
[12/07 19:15:35    416s]   Not identified MB Latch number: 0
[12/07 19:15:35    416s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:35    416s]  Visiting view : func_default
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:35    416s]  Visiting view : func_default
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:35    416s] TLC MultiMap info (StdDelay):
[12/07 19:15:35    416s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:35    416s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:35    416s]  Setting StdDelay to: 9.9ps
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:35    416s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:15:35    416s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:15:35    416s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:15:35    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:57 mem=2415.1M
[12/07 19:15:35    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:57 mem=2415.1M
[12/07 19:15:35    416s] Creating Lib Analyzer, finished. 
[12/07 19:15:35    416s] Footprint list for hold buffering (delay unit: ps)
[12/07 19:15:35    416s] =================================================================
[12/07 19:15:35    416s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/07 19:15:35    416s] ------------------------------------------------------------------
[12/07 19:15:35    416s] *Info:       14.0       1.00     15.34    5.0  15.24 CLKBUFX2 (A,Y)
[12/07 19:15:35    416s] *Info:       14.0       1.00     15.34    5.0  15.24 BUFX2 (A,Y)
[12/07 19:15:35    416s] *Info:       14.7       1.00     10.31    6.0  10.39 CLKBUFX3 (A,Y)
[12/07 19:15:35    416s] *Info:       14.7       1.00     10.31    6.0  10.39 BUFX3 (A,Y)
[12/07 19:15:35    416s] *Info:       16.6       1.00      7.91    7.0   7.95 CLKBUFX4 (A,Y)
[12/07 19:15:35    416s] *Info:       16.6       1.00      7.91    7.0   7.95 BUFX4 (A,Y)
[12/07 19:15:35    416s] *Info:       15.1       1.00      5.27    9.0   5.41 CLKBUFX6 (A,Y)
[12/07 19:15:35    416s] *Info:       15.1       1.00      5.27    9.0   5.41 BUFX6 (A,Y)
[12/07 19:15:35    416s] *Info:       28.4       1.00     29.49    9.0  29.57 DLY1X1 (A,Y)
[12/07 19:15:35    416s] *Info:       17.2       1.00      4.08   11.0   4.12 CLKBUFX8 (A,Y)
[12/07 19:15:35    416s] *Info:       17.2       1.00      4.08   11.0   4.12 BUFX8 (A,Y)
[12/07 19:15:35    416s] *Info:       37.5       1.00      8.15   11.0   7.95 DLY1X4 (A,Y)
[12/07 19:15:35    416s] *Info:       17.8       1.02      2.88   15.0   2.81 CLKBUFX12 (A,Y)
[12/07 19:15:35    416s] *Info:       17.8       1.02      2.88   15.0   2.81 BUFX12 (A,Y)
[12/07 19:15:35    416s] *Info:       53.7       1.00     29.49   17.0  29.57 DLY2X1 (A,Y)
[12/07 19:15:35    416s] *Info:       18.2       1.00      2.40   20.0   2.18 CLKBUFX16 (A,Y)
[12/07 19:15:35    416s] *Info:       18.2       1.00      2.40   20.0   2.18 BUFX16 (A,Y)
[12/07 19:15:35    416s] *Info:       62.9       1.00      8.15   20.0   7.95 DLY2X4 (A,Y)
[12/07 19:15:35    416s] *Info:       18.8       1.01      1.92   24.0   1.77 BUFX20 (A,Y)
[12/07 19:15:35    416s] *Info:       18.8       1.01      1.92   24.0   1.77 CLKBUFX20 (A,Y)
[12/07 19:15:35    416s] *Info:       79.0       1.00     29.49   24.0  29.57 DLY3X1 (A,Y)
[12/07 19:15:35    416s] *Info:       88.2       1.00      7.67   26.0   7.95 DLY3X4 (A,Y)
[12/07 19:15:35    416s] *Info:      104.2       1.00     29.73   29.0  29.57 DLY4X1 (A,Y)
[12/07 19:15:35    416s] *Info:      113.4       1.00      7.91   31.0   7.95 DLY4X4 (A,Y)
[12/07 19:15:35    416s] =================================================================
[12/07 19:15:35    416s] 
[12/07 19:15:35    416s] *Info: minBufDelay = 14.0 ps, libStdDelay = 9.9 ps, minBufSize = 6840000 (5.0)
[12/07 19:15:35    416s] *Info: worst delay setup view: func_default
[12/07 19:15:35    416s] Hold Timer stdDelay =  9.9ps
[12/07 19:15:35    416s]  Visiting view : func_default
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:35    416s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:35    416s] Hold Timer stdDelay =  9.9ps (func_default)
[12/07 19:15:36    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2415.1M, EPOCH TIME: 1701994536.005377
[12/07 19:15:36    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    416s] 
[12/07 19:15:36    416s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:36    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2415.1M, EPOCH TIME: 1701994536.037336
[12/07 19:15:36    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:36    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    416s] 
[12/07 19:15:36    416s] ------------------------------------------------------------------
[12/07 19:15:36    416s]      Hold Opt Initial Summary
[12/07 19:15:36    416s] ------------------------------------------------------------------
[12/07 19:15:36    416s] 
[12/07 19:15:36    416s] Setup views included:
[12/07 19:15:36    416s]  func_default
[12/07 19:15:36    416s] Hold views included:
[12/07 19:15:36    416s]  func_default
[12/07 19:15:36    416s] 
[12/07 19:15:36    416s] +--------------------+---------+---------+---------+
[12/07 19:15:36    416s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:15:36    416s] +--------------------+---------+---------+---------+
[12/07 19:15:36    416s] |           WNS (ns):|  0.336  |  0.336  |  1.906  |
[12/07 19:15:36    416s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:15:36    416s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:15:36    416s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:15:36    416s] +--------------------+---------+---------+---------+
[12/07 19:15:36    416s] 
[12/07 19:15:36    416s] +--------------------+---------+---------+---------+
[12/07 19:15:36    416s] |     Hold mode      |   all   | reg2reg | default |
[12/07 19:15:36    416s] +--------------------+---------+---------+---------+
[12/07 19:15:36    416s] |           WNS (ns):| -0.038  |  0.054  | -0.038  |
[12/07 19:15:36    416s] |           TNS (ns):| -0.356  |  0.000  | -0.356  |
[12/07 19:15:36    416s] |    Violating Paths:|   12    |    0    |   12    |
[12/07 19:15:36    416s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:15:36    416s] +--------------------+---------+---------+---------+
[12/07 19:15:36    416s] 
[12/07 19:15:36    416s] +----------------+-------------------------------+------------------+
[12/07 19:15:36    416s] |                |              Real             |       Total      |
[12/07 19:15:36    416s] |    DRVs        +------------------+------------+------------------|
[12/07 19:15:36    416s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:15:36    416s] +----------------+------------------+------------+------------------+
[12/07 19:15:36    416s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:36    416s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:36    416s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:36    416s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:36    416s] +----------------+------------------+------------+------------------+
[12/07 19:15:36    416s] 
[12/07 19:15:36    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2415.1M, EPOCH TIME: 1701994536.370000
[12/07 19:15:36    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    417s] 
[12/07 19:15:36    417s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:36    417s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2415.1M, EPOCH TIME: 1701994536.399561
[12/07 19:15:36    417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:36    417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    417s] 
[12/07 19:15:36    417s] Density: 70.232%
[12/07 19:15:36    417s] ------------------------------------------------------------------
[12/07 19:15:36    417s] 
[12/07 19:15:36    417s] =============================================================================================
[12/07 19:15:36    417s]  Step TAT Report : BuildHoldData #1 / opt_design #2                             21.18-s099_1
[12/07 19:15:36    417s] =============================================================================================
[12/07 19:15:36    417s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:15:36    417s] ---------------------------------------------------------------------------------------------
[12/07 19:15:36    417s] [ ViewPruning            ]      5   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:15:36    417s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:15:36    417s] [ DrvReport              ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:15:36    417s] [ SlackTraversorInit     ]      3   0:00:00.7  (   6.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:15:36    417s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:15:36    417s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:15:36    417s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:36    417s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:15:36    417s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:36    417s] [ ReportTranViolation    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:36    417s] [ ReportCapViolation     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:36    417s] [ HoldTimerNodeList      ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:15:36    417s] [ TimingUpdate           ]     11   0:00:01.1  (   9.5 % )     0:00:05.5 /  0:00:05.5    1.0
[12/07 19:15:36    417s] [ FullDelayCalc          ]      2   0:00:04.4  (  39.8 % )     0:00:04.4 /  0:00:04.5    1.0
[12/07 19:15:36    417s] [ TimingReport           ]      2   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:15:36    417s] [ SaveTimingGraph        ]      1   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:15:36    417s] [ RestoreTimingGraph     ]      1   0:00:00.3  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:15:36    417s] [ MISC                   ]          0:00:01.7  (  15.4 % )     0:00:01.7 /  0:00:01.7    1.0
[12/07 19:15:36    417s] ---------------------------------------------------------------------------------------------
[12/07 19:15:36    417s]  BuildHoldData #1 TOTAL             0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:11.1    1.0
[12/07 19:15:36    417s] ---------------------------------------------------------------------------------------------
[12/07 19:15:36    417s] 
[12/07 19:15:36    417s] **opt_design ... cpu = 0:00:24, real = 0:00:24, mem = 1743.1M, totSessionCpu=0:06:57 **
[12/07 19:15:36    417s] *** BuildHoldData #1 [finish] (opt_design #2) : cpu/real = 0:00:11.1/0:00:11.2 (1.0), totSession cpu/real = 0:06:57.0/0:07:04.4 (1.0), mem = 2315.1M
[12/07 19:15:36    417s] *** HoldOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:06:57.0/0:07:04.4 (1.0), mem = 2315.1M
[12/07 19:15:36    417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.18
[12/07 19:15:36    417s] {MMLU 0 14 32133}
[12/07 19:15:36    417s] ### Creating LA Mngr. totSessionCpu=0:06:57 mem=2315.1M
[12/07 19:15:36    417s] ### Creating LA Mngr, finished. totSessionCpu=0:06:57 mem=2315.1M
[12/07 19:15:36    417s] HoldSingleBuffer minRootGain=0.000
[12/07 19:15:36    417s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3420 dbu)
[12/07 19:15:36    417s] HoldSingleBuffer minRootGain=0.000
[12/07 19:15:36    417s] HoldSingleBuffer minRootGain=0.000
[12/07 19:15:36    417s] HoldSingleBuffer minRootGain=0.000
[12/07 19:15:36    417s] *info: Run opt_design holdfix with 1 thread.
[12/07 19:15:36    417s] Info: 14 nets with fixed/cover wires excluded.
[12/07 19:15:36    417s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:15:36    417s] --------------------------------------------------- 
[12/07 19:15:36    417s]    Hold Timing Summary  - Initial 
[12/07 19:15:36    417s] --------------------------------------------------- 
[12/07 19:15:36    417s]  Target slack:       0.0000 ns
[12/07 19:15:36    417s]  View: func_default 
[12/07 19:15:36    417s]    WNS:      -0.0381
[12/07 19:15:36    417s]    TNS:      -0.3560
[12/07 19:15:36    417s]    VP :           12
[12/07 19:15:36    417s]    Worst hold path end point: fir_filter/din_r_reg[1]/D 
[12/07 19:15:36    417s] --------------------------------------------------- 
[12/07 19:15:36    417s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:15:36    417s] ### Creating PhyDesignMc. totSessionCpu=0:06:57 mem=2372.4M
[12/07 19:15:36    417s] OPERPROF: Starting DPlace-Init at level 1, MEM:2372.4M, EPOCH TIME: 1701994536.561675
[12/07 19:15:36    417s] Processing tracks to init pin-track alignment.
[12/07 19:15:36    417s] z: 2, totalTracks: 1
[12/07 19:15:36    417s] z: 4, totalTracks: 1
[12/07 19:15:36    417s] z: 6, totalTracks: 1
[12/07 19:15:36    417s] z: 8, totalTracks: 1
[12/07 19:15:36    417s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:15:36    417s] Info: Done creating the CCOpt slew target map.
[12/07 19:15:36    417s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2372.4M, EPOCH TIME: 1701994536.576601
[12/07 19:15:36    417s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    417s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:36    417s] 
[12/07 19:15:36    417s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:36    417s] 
[12/07 19:15:36    417s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:15:36    417s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2372.4M, EPOCH TIME: 1701994536.606767
[12/07 19:15:36    417s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2372.4M, EPOCH TIME: 1701994536.606870
[12/07 19:15:36    417s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2372.4M, EPOCH TIME: 1701994536.607277
[12/07 19:15:36    417s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2372.4MB).
[12/07 19:15:36    417s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2372.4M, EPOCH TIME: 1701994536.611270
[12/07 19:15:36    417s] TotalInstCnt at PhyDesignMc Initialization: 23778
[12/07 19:15:36    417s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:57 mem=2372.4M
[12/07 19:15:36    417s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2372.4M, EPOCH TIME: 1701994536.753691
[12/07 19:15:36    417s] Found 0 hard placement blockage before merging.
[12/07 19:15:36    417s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2372.4M, EPOCH TIME: 1701994536.754057
[12/07 19:15:36    417s] Optimizer Target Slack 0.000 StdDelay is 0.00990  
[12/07 19:15:36    417s] 
[12/07 19:15:36    417s] *** Starting Core Fixing (fixHold) cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:06:57 mem=2372.4M density=70.232% ***
[12/07 19:15:37    417s] ### Creating RouteCongInterface, started
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] #optDebug: {0, 0.900}
[12/07 19:15:37    418s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.336  |  0.336  |  1.906  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1189   |  1165   |   24    |
+--------------------+---------+---------+---------+

Density: 70.232%
------------------------------------------------------------------
[12/07 19:15:37    418s] *info: Hold Batch Commit is enabled
[12/07 19:15:37    418s] *info: Levelized Batch Commit is enabled
[12/07 19:15:37    418s] Worst hold path end point:
[12/07 19:15:37    418s]   fir_filter/din_r_reg[1]/D
[12/07 19:15:37    418s]     net: Din[1] (nrTerm=2)
[12/07 19:15:37    418s] Worst hold path end point:
[12/07 19:15:37    418s]   fir_filter/din_r_reg[1]/D
[12/07 19:15:37    418s]     net: Din[1] (nrTerm=2)
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] Capturing REF for hold ...
[12/07 19:15:37    418s]    Hold Timing Snapshot: (REF)
[12/07 19:15:37    418s]              All PG WNS: -0.038
[12/07 19:15:37    418s]              All PG TNS: -0.356
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] Phase I ......
[12/07 19:15:37    418s] Executing transform: ECO Safe Resize
[12/07 19:15:37    418s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/07 19:15:37    418s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/07 19:15:37    418s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/07 19:15:37    418s] |   0|  -0.038|    -0.36|      12|          0|       0(     0)|   70.23%|   0:00:00.0|  2382.4M|
[12/07 19:15:37    418s] |   1|  -0.038|    -0.36|      12|          0|       0(     0)|   70.23%|   0:00:00.0|  2382.4M|
[12/07 19:15:37    418s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/07 19:15:37    418s] Worst hold path end point:
[12/07 19:15:37    418s]   fir_filter/din_r_reg[1]/D
[12/07 19:15:37    418s]     net: Din[1] (nrTerm=2)
[12/07 19:15:37    418s] Executing transform: AddBuffer + LegalResize
[12/07 19:15:37    418s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/07 19:15:37    418s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/07 19:15:37    418s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/07 19:15:37    418s] |   0|  -0.038|    -0.36|      12|          0|       0(     0)|   70.23%|   0:00:00.0|  2382.4M|
[12/07 19:15:37    418s] Worst hold path end point:
[12/07 19:15:37    418s]   fir_filter/din_r_reg[7]/D
[12/07 19:15:37    418s]     net: fir_filter/FE_PHN592_Din_7 (nrTerm=2)
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] Capturing REF for hold ...
[12/07 19:15:37    418s]    Hold Timing Snapshot: (REF)
[12/07 19:15:37    418s]              All PG WNS: 0.001
[12/07 19:15:37    418s]              All PG TNS: 0.000
[12/07 19:15:37    418s] |   1|   0.001|     0.00|       0|         12|       0(     0)|   70.27%|   0:00:00.0|  2414.0M|
[12/07 19:15:37    418s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] *info:    Total 12 cells added for Phase I
[12/07 19:15:37    418s] *info:        in which 0 is ripple commits (0.000%)
[12/07 19:15:37    418s] --------------------------------------------------- 
[12/07 19:15:37    418s]    Hold Timing Summary  - Phase I 
[12/07 19:15:37    418s] --------------------------------------------------- 
[12/07 19:15:37    418s]  Target slack:       0.0000 ns
[12/07 19:15:37    418s]  View: func_default 
[12/07 19:15:37    418s]    WNS:       0.0011
[12/07 19:15:37    418s]    TNS:       0.0000
[12/07 19:15:37    418s]    VP :            0
[12/07 19:15:37    418s]    Worst hold path end point: fir_filter/din_r_reg[7]/D 
[12/07 19:15:37    418s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.336  |  0.336  |  1.906  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1189   |  1165   |   24    |
+--------------------+---------+---------+---------+

Density: 70.270%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/07 19:15:37    418s] *info:          in which 8 termBuffering
[12/07 19:15:37    418s] *info:          in which 0 dummyBuffering
[12/07 19:15:37    418s]  (9.0, 	29.573)[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] *** Finished Core Fixing (fixHold) cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=0:06:58 mem=2424.0M density=70.270% ***
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] *info:
[12/07 19:15:37    418s] *info: Added a total of 12 cells to fix/reduce hold violation
[12/07 19:15:37    418s] *info:
[12/07 19:15:37    418s] *info: Summary: 
[12/07 19:15:37    418s] *info:           12 cells of type 'DLY1X1' used
[12/07 19:15:37    418s] 
OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2424.0M, EPOCH TIME: 1701994537.722327
[12/07 19:15:37    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23790).
[12/07 19:15:37    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:37    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:37    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:37    418s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2414.0M, EPOCH TIME: 1701994537.794149
[12/07 19:15:37    418s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2414.0M, EPOCH TIME: 1701994537.795760
[12/07 19:15:37    418s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2414.0M, EPOCH TIME: 1701994537.795870
[12/07 19:15:37    418s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2414.0M, EPOCH TIME: 1701994537.810664
[12/07 19:15:37    418s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:37    418s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:37    418s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:2414.0M, EPOCH TIME: 1701994537.840089
[12/07 19:15:37    418s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2414.0M, EPOCH TIME: 1701994537.840202
[12/07 19:15:37    418s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2414.0M, EPOCH TIME: 1701994537.840458
[12/07 19:15:37    418s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2414.0M, EPOCH TIME: 1701994537.844360
[12/07 19:15:37    418s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2414.0M, EPOCH TIME: 1701994537.844676
[12/07 19:15:37    418s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.049, MEM:2414.0M, EPOCH TIME: 1701994537.844779
[12/07 19:15:37    418s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.049, MEM:2414.0M, EPOCH TIME: 1701994537.844820
[12/07 19:15:37    418s] TDRefine: refinePlace mode is spiral
[12/07 19:15:37    418s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.11
[12/07 19:15:37    418s] OPERPROF: Starting RefinePlace at level 1, MEM:2414.0M, EPOCH TIME: 1701994537.844916
[12/07 19:15:37    418s] *** Starting place_detail (0:06:58 mem=2414.0M) ***
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:37    418s] Total net bbox length = 3.012e+05 (1.528e+05 1.484e+05) (ext = 2.059e+03)
[12/07 19:15:37    418s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:15:37    418s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:37    418s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:37    418s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2414.0M, EPOCH TIME: 1701994537.876939
[12/07 19:15:37    418s] Starting refinePlace ...
[12/07 19:15:37    418s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:37    418s] One DDP V2 for no tweak run.
[12/07 19:15:37    418s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:37    418s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2415.6M, EPOCH TIME: 1701994537.919575
[12/07 19:15:37    418s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:15:37    418s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2415.6M, EPOCH TIME: 1701994537.919677
[12/07 19:15:37    418s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2415.6M, EPOCH TIME: 1701994537.920003
[12/07 19:15:37    418s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2415.6M, EPOCH TIME: 1701994537.920050
[12/07 19:15:37    418s] DDP markSite nrRow 183 nrJob 183
[12/07 19:15:37    418s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2415.6M, EPOCH TIME: 1701994537.920694
[12/07 19:15:37    418s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2415.6M, EPOCH TIME: 1701994537.920765
[12/07 19:15:37    418s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 19:15:37    418s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2418.9MB) @(0:06:58 - 0:06:59).
[12/07 19:15:37    418s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:15:37    418s] wireLenOptFixPriorityInst 1133 inst fixed
[12/07 19:15:37    418s] 
[12/07 19:15:37    418s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:15:38    419s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:15:38    419s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:15:38    419s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 19:15:38    419s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 19:15:38    419s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:15:38    419s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2402.9MB) @(0:06:59 - 0:06:59).
[12/07 19:15:38    419s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:15:38    419s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2402.9MB
[12/07 19:15:38    419s] Statistics of distance of Instance movement in refine placement:
[12/07 19:15:38    419s]   maximum (X+Y) =         0.00 um
[12/07 19:15:38    419s]   mean    (X+Y) =         0.00 um
[12/07 19:15:38    419s] Total instances moved : 0
[12/07 19:15:38    419s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.700, REAL:0.696, MEM:2402.9M, EPOCH TIME: 1701994538.572831
[12/07 19:15:38    419s] Summary Report:
[12/07 19:15:38    419s] Instances move: 0 (out of 23777 movable)
[12/07 19:15:38    419s] Instances flipped: 0
[12/07 19:15:38    419s] Mean displacement: 0.00 um
[12/07 19:15:38    419s] Max displacement: 0.00 um 
[12/07 19:15:38    419s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2402.9MB) @(0:06:58 - 0:06:59).
[12/07 19:15:38    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.11
[12/07 19:15:38    419s] OPERPROF: Finished RefinePlace at level 1, CPU:0.740, REAL:0.738, MEM:2402.9M, EPOCH TIME: 1701994538.583319
[12/07 19:15:38    419s] Total net bbox length = 3.012e+05 (1.528e+05 1.484e+05) (ext = 2.059e+03)
[12/07 19:15:38    419s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2402.9MB
[12/07 19:15:38    419s] *** Finished place_detail (0:06:59 mem=2402.9M) ***
[12/07 19:15:38    419s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2402.9M, EPOCH TIME: 1701994538.675146
[12/07 19:15:38    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23790).
[12/07 19:15:38    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:38    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:38    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:38    419s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.071, MEM:2398.9M, EPOCH TIME: 1701994538.745767
[12/07 19:15:38    419s] *** maximum move = 0.00 um ***
[12/07 19:15:38    419s] OPERPROF: Starting DPlace-Init at level 1, MEM:2398.9M, EPOCH TIME: 1701994538.758550
[12/07 19:15:38    419s] *** Finished re-routing un-routed nets (2398.9M) ***
[12/07 19:15:38    419s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2398.9M, EPOCH TIME: 1701994538.773702
[12/07 19:15:38    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:38    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:38    419s] 
[12/07 19:15:38    419s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:38    419s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2398.9M, EPOCH TIME: 1701994538.804806
[12/07 19:15:38    419s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2398.9M, EPOCH TIME: 1701994538.804910
[12/07 19:15:38    419s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2414.9M, EPOCH TIME: 1701994538.805469
[12/07 19:15:38    419s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2414.9M, EPOCH TIME: 1701994538.809295
[12/07 19:15:38    419s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2414.9M, EPOCH TIME: 1701994538.809615
[12/07 19:15:38    419s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:2414.9M, EPOCH TIME: 1701994538.809746
[12/07 19:15:38    419s] 
[12/07 19:15:38    419s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2414.9M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 func_default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.336  |  0.336  |  1.906  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1189   |  1165   |   24    |
+--------------------+---------+---------+---------+

Density: 70.270%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[12/07 19:15:39    419s] *** Finish Post CTS Hold Fixing (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:07:00 mem=2424.9M density=70.270%) ***
[12/07 19:15:39    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.18
[12/07 19:15:39    419s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:15:39    419s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2405.8M, EPOCH TIME: 1701994539.009094
[12/07 19:15:39    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:39    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:39    419s] **INFO: total 22 insts, 24 nets marked don't touch
[12/07 19:15:39    419s] **INFO: total 22 insts, 24 nets marked don't touch DB property
[12/07 19:15:39    419s] **INFO: total 22 insts, 24 nets unmarked don't touch
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:39    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:39    419s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.065, MEM:2329.8M, EPOCH TIME: 1701994539.073885
[12/07 19:15:39    419s] TotalInstCnt at PhyDesignMc Destruction: 23790
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] =============================================================================================
[12/07 19:15:39    419s]  Step TAT Report : HoldOpt #1 / opt_design #2                                   21.18-s099_1
[12/07 19:15:39    419s] =============================================================================================
[12/07 19:15:39    419s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:15:39    419s] ---------------------------------------------------------------------------------------------
[12/07 19:15:39    419s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:15:39    419s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.1    0.9
[12/07 19:15:39    419s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:15:39    419s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:15:39    419s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:39    419s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ OptimizationStep       ]      2   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:39    419s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:39    419s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ OptEval                ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:15:39    419s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/07 19:15:39    419s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/07 19:15:39    419s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 19:15:39    419s] [ HoldReEval             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:15:39    419s] [ HoldCollectNode        ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ HoldBottleneckCount    ]      3   0:00:00.4  (  14.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:15:39    419s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ RefinePlace            ]      1   0:00:01.2  (  46.5 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:15:39    419s] [ TimingUpdate           ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/07 19:15:39    419s] [ TimingReport           ]      3   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:15:39    419s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:15:39    419s] [ MISC                   ]          0:00:00.3  (  11.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:15:39    419s] ---------------------------------------------------------------------------------------------
[12/07 19:15:39    419s]  HoldOpt #1 TOTAL                   0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[12/07 19:15:39    419s] ---------------------------------------------------------------------------------------------
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] *** HoldOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:06:59.7/0:07:07.0 (1.0), mem = 2329.8M
[12/07 19:15:39    419s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2329.8M, EPOCH TIME: 1701994539.090052
[12/07 19:15:39    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:39    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:39    419s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2329.8M, EPOCH TIME: 1701994539.119124
[12/07 19:15:39    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:39    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:39    419s] *** Steiner Routed Nets: 0.075%; Threshold: 100; Threshold for Hold: 100
[12/07 19:15:39    419s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=2329.8M
[12/07 19:15:39    419s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=2329.8M
[12/07 19:15:39    419s] Re-routed 0 nets
[12/07 19:15:39    419s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:39    419s] Deleting Lib Analyzer.
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:39    419s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:39    419s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:39    419s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:39    419s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:39    419s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:39    419s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:39    419s] Summary for sequential cells identification: 
[12/07 19:15:39    419s]   Identified SBFF number: 104
[12/07 19:15:39    419s]   Identified MBFF number: 0
[12/07 19:15:39    419s]   Identified SB Latch number: 0
[12/07 19:15:39    419s]   Identified MB Latch number: 0
[12/07 19:15:39    419s]   Not identified SBFF number: 16
[12/07 19:15:39    419s]   Not identified MBFF number: 0
[12/07 19:15:39    419s]   Not identified SB Latch number: 0
[12/07 19:15:39    419s]   Not identified MB Latch number: 0
[12/07 19:15:39    419s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:39    419s]  Visiting view : func_default
[12/07 19:15:39    419s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:39    419s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:39    419s]  Visiting view : func_default
[12/07 19:15:39    419s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:39    419s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:39    419s] TLC MultiMap info (StdDelay):
[12/07 19:15:39    419s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:39    419s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:39    419s]  Setting StdDelay to: 9.9ps
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:39    419s] 
[12/07 19:15:39    419s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:39    420s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[12/07 19:15:39    420s] OPTC: user 20.0
[12/07 19:15:39    420s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:15:39    420s] 
[12/07 19:15:39    420s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:39    420s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:39    420s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:39    420s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:39    420s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:39    420s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:39    420s] Summary for sequential cells identification: 
[12/07 19:15:39    420s]   Identified SBFF number: 104
[12/07 19:15:39    420s]   Identified MBFF number: 0
[12/07 19:15:39    420s]   Identified SB Latch number: 0
[12/07 19:15:39    420s]   Identified MB Latch number: 0
[12/07 19:15:39    420s]   Not identified SBFF number: 16
[12/07 19:15:39    420s]   Not identified MBFF number: 0
[12/07 19:15:39    420s]   Not identified SB Latch number: 0
[12/07 19:15:39    420s]   Not identified MB Latch number: 0
[12/07 19:15:39    420s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:39    420s]  Visiting view : func_default
[12/07 19:15:39    420s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:39    420s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:39    420s]  Visiting view : func_default
[12/07 19:15:39    420s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:39    420s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:39    420s] TLC MultiMap info (StdDelay):
[12/07 19:15:39    420s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:39    420s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:39    420s]  Setting StdDelay to: 9.9ps
[12/07 19:15:39    420s] 
[12/07 19:15:39    420s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:39    420s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/07 19:15:39    420s] GigaOpt: WNS bump threshold: 0.00495
[12/07 19:15:39    420s] GigaOpt: Skipping postEco optimization
[12/07 19:15:39    420s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/07 19:15:39    420s] GigaOpt: Skipping nonLegal postEco optimization
[12/07 19:15:40    420s] 
[12/07 19:15:40    420s] Active setup views:
[12/07 19:15:40    420s]  func_default
[12/07 19:15:40    420s]   Dominating endpoints: 0
[12/07 19:15:40    420s]   Dominating TNS: -0.000
[12/07 19:15:40    420s] 
[12/07 19:15:40    420s] OPTC: user 20.0
[12/07 19:15:40    420s] OPTC: user 20.0
[12/07 19:15:40    420s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2367.96 MB )
[12/07 19:15:40    420s] (I)      ==================== Layers =====================
[12/07 19:15:40    420s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:15:40    420s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:15:40    420s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:15:40    420s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:15:40    420s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:15:40    420s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:15:40    420s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:15:40    420s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:15:40    420s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:15:40    420s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:15:40    420s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:15:40    420s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[12/07 19:15:40    420s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:15:40    420s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:15:40    420s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:15:40    420s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:15:40    420s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:15:40    420s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:15:40    420s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:15:40    420s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:15:40    420s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:15:40    420s] (I)      Started Import and model ( Curr Mem: 2367.96 MB )
[12/07 19:15:40    420s] (I)      Default pattern map key = filter_top_default.
[12/07 19:15:40    421s] (I)      == Non-default Options ==
[12/07 19:15:40    421s] (I)      Build term to term wires                           : false
[12/07 19:15:40    421s] (I)      Maximum routing layer                              : 11
[12/07 19:15:40    421s] (I)      Number of threads                                  : 1
[12/07 19:15:40    421s] (I)      Method to set GCell size                           : row
[12/07 19:15:40    421s] (I)      Counted 23775 PG shapes. We will not process PG shapes layer by layer.
[12/07 19:15:40    421s] (I)      Use row-based GCell size
[12/07 19:15:40    421s] (I)      Use row-based GCell align
[12/07 19:15:40    421s] (I)      layer 0 area = 80000
[12/07 19:15:40    421s] (I)      layer 1 area = 80000
[12/07 19:15:40    421s] (I)      layer 2 area = 80000
[12/07 19:15:40    421s] (I)      layer 3 area = 80000
[12/07 19:15:40    421s] (I)      layer 4 area = 80000
[12/07 19:15:40    421s] (I)      layer 5 area = 80000
[12/07 19:15:40    421s] (I)      layer 6 area = 80000
[12/07 19:15:40    421s] (I)      layer 7 area = 80000
[12/07 19:15:40    421s] (I)      layer 8 area = 80000
[12/07 19:15:40    421s] (I)      layer 9 area = 400000
[12/07 19:15:40    421s] (I)      layer 10 area = 400000
[12/07 19:15:40    421s] (I)      GCell unit size   : 3420
[12/07 19:15:40    421s] (I)      GCell multiplier  : 1
[12/07 19:15:40    421s] (I)      GCell row height  : 3420
[12/07 19:15:40    421s] (I)      Actual row height : 3420
[12/07 19:15:40    421s] (I)      GCell align ref   : 40000 40280
[12/07 19:15:40    421s] [NR-eGR] Track table information for default rule: 
[12/07 19:15:40    421s] [NR-eGR] Metal1 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal2 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal3 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal4 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal5 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal6 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal7 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal8 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal9 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal10 has single uniform track structure
[12/07 19:15:40    421s] [NR-eGR] Metal11 has single uniform track structure
[12/07 19:15:40    421s] (I)      ================== Default via ===================
[12/07 19:15:40    421s] (I)      +----+------------------+------------------------+
[12/07 19:15:40    421s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[12/07 19:15:40    421s] (I)      +----+------------------+------------------------+
[12/07 19:15:40    421s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[12/07 19:15:40    421s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[12/07 19:15:40    421s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[12/07 19:15:40    421s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[12/07 19:15:40    421s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[12/07 19:15:40    421s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[12/07 19:15:40    421s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[12/07 19:15:40    421s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[12/07 19:15:40    421s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[12/07 19:15:40    421s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[12/07 19:15:40    421s] (I)      +----+------------------+------------------------+
[12/07 19:15:40    421s] [NR-eGR] Read 43156 PG shapes
[12/07 19:15:40    421s] [NR-eGR] Read 0 clock shapes
[12/07 19:15:40    421s] [NR-eGR] Read 0 other shapes
[12/07 19:15:40    421s] [NR-eGR] #Routing Blockages  : 0
[12/07 19:15:40    421s] [NR-eGR] #Instance Blockages : 0
[12/07 19:15:40    421s] [NR-eGR] #PG Blockages       : 43156
[12/07 19:15:40    421s] [NR-eGR] #Halo Blockages     : 0
[12/07 19:15:40    421s] [NR-eGR] #Boundary Blockages : 0
[12/07 19:15:40    421s] [NR-eGR] #Clock Blockages    : 0
[12/07 19:15:40    421s] [NR-eGR] #Other Blockages    : 0
[12/07 19:15:40    421s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 19:15:40    421s] [NR-eGR] Num Prerouted Nets = 14  Num Prerouted Wires = 3157
[12/07 19:15:40    421s] [NR-eGR] Read 32051 nets ( ignored 14 )
[12/07 19:15:40    421s] (I)      early_global_route_priority property id does not exist.
[12/07 19:15:40    421s] (I)      Read Num Blocks=43156  Num Prerouted Wires=3157  Num CS=0
[12/07 19:15:40    421s] (I)      Layer 1 (V) : #blockages 6440 : #preroutes 1374
[12/07 19:15:40    421s] (I)      Layer 2 (H) : #blockages 6440 : #preroutes 1562
[12/07 19:15:40    421s] (I)      Layer 3 (V) : #blockages 6440 : #preroutes 213
[12/07 19:15:40    421s] (I)      Layer 4 (H) : #blockages 6440 : #preroutes 7
[12/07 19:15:40    421s] (I)      Layer 5 (V) : #blockages 6440 : #preroutes 1
[12/07 19:15:40    421s] (I)      Layer 6 (H) : #blockages 6440 : #preroutes 0
[12/07 19:15:40    421s] (I)      Layer 7 (V) : #blockages 3868 : #preroutes 0
[12/07 19:15:40    421s] (I)      Layer 8 (H) : #blockages 648 : #preroutes 0
[12/07 19:15:40    421s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 19:15:40    421s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[12/07 19:15:40    421s] (I)      Number of ignored nets                =     14
[12/07 19:15:40    421s] (I)      Number of connected nets              =      0
[12/07 19:15:40    421s] (I)      Number of fixed nets                  =     14.  Ignored: Yes
[12/07 19:15:40    421s] (I)      Number of clock nets                  =     14.  Ignored: No
[12/07 19:15:40    421s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 19:15:40    421s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 19:15:40    421s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 19:15:40    421s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 19:15:40    421s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 19:15:40    421s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 19:15:40    421s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 19:15:40    421s] (I)      Ndr track 0 does not exist
[12/07 19:15:40    421s] (I)      ---------------------Grid Graph Info--------------------
[12/07 19:15:40    421s] (I)      Routing area        : (0, 0) - (708400, 706420)
[12/07 19:15:40    421s] (I)      Core area           : (40000, 40280) - (668400, 666140)
[12/07 19:15:40    421s] (I)      Site width          :   400  (dbu)
[12/07 19:15:40    421s] (I)      Row height          :  3420  (dbu)
[12/07 19:15:40    421s] (I)      GCell row height    :  3420  (dbu)
[12/07 19:15:40    421s] (I)      GCell width         :  3420  (dbu)
[12/07 19:15:40    421s] (I)      GCell height        :  3420  (dbu)
[12/07 19:15:40    421s] (I)      Grid                :   207   206    11
[12/07 19:15:40    421s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[12/07 19:15:40    421s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[12/07 19:15:40    421s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[12/07 19:15:40    421s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[12/07 19:15:40    421s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[12/07 19:15:40    421s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[12/07 19:15:40    421s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[12/07 19:15:40    421s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200   570
[12/07 19:15:40    421s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[12/07 19:15:40    421s] (I)      Total num of tracks :  1859  1771  1859  1771  1859  1771  1859  1771  1859   707   743
[12/07 19:15:40    421s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[12/07 19:15:40    421s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[12/07 19:15:40    421s] (I)      --------------------------------------------------------
[12/07 19:15:40    421s] 
[12/07 19:15:40    421s] [NR-eGR] ============ Routing rule table ============
[12/07 19:15:40    421s] [NR-eGR] Rule id: 0  Nets: 32037
[12/07 19:15:40    421s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 19:15:40    421s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[12/07 19:15:40    421s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[12/07 19:15:40    421s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:15:40    421s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[12/07 19:15:40    421s] [NR-eGR] ========================================
[12/07 19:15:40    421s] [NR-eGR] 
[12/07 19:15:40    421s] (I)      =============== Blocked Tracks ===============
[12/07 19:15:40    421s] (I)      +-------+---------+----------+---------------+
[12/07 19:15:40    421s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 19:15:40    421s] (I)      +-------+---------+----------+---------------+
[12/07 19:15:40    421s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 19:15:40    421s] (I)      |     2 |  364826 |    84640 |        23.20% |
[12/07 19:15:40    421s] (I)      |     3 |  384813 |    15456 |         4.02% |
[12/07 19:15:40    421s] (I)      |     4 |  364826 |    84640 |        23.20% |
[12/07 19:15:40    421s] (I)      |     5 |  384813 |    15456 |         4.02% |
[12/07 19:15:40    421s] (I)      |     6 |  364826 |    84640 |        23.20% |
[12/07 19:15:40    421s] (I)      |     7 |  384813 |    15456 |         4.02% |
[12/07 19:15:40    421s] (I)      |     8 |  364826 |   104898 |        28.75% |
[12/07 19:15:40    421s] (I)      |     9 |  384813 |   117760 |        30.60% |
[12/07 19:15:40    421s] (I)      |    10 |  145642 |        0 |         0.00% |
[12/07 19:15:40    421s] (I)      |    11 |  153801 |        0 |         0.00% |
[12/07 19:15:40    421s] (I)      +-------+---------+----------+---------------+
[12/07 19:15:40    421s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.32 sec, Curr Mem: 2367.96 MB )
[12/07 19:15:40    421s] (I)      Reset routing kernel
[12/07 19:15:40    421s] (I)      Started Global Routing ( Curr Mem: 2367.96 MB )
[12/07 19:15:40    421s] (I)      totalPins=91108  totalGlobalPin=87869 (96.44%)
[12/07 19:15:40    421s] (I)      total 2D Cap : 2960193 = (1536030 H, 1424163 V)
[12/07 19:15:40    421s] (I)      
[12/07 19:15:40    421s] (I)      ============  Phase 1a Route ============
[12/07 19:15:40    421s] [NR-eGR] Layer group 1: route 32037 net(s) in layer range [2, 11]
[12/07 19:15:40    421s] (I)      Usage: 206154 = (104275 H, 101879 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:15:40    421s] (I)      
[12/07 19:15:40    421s] (I)      ============  Phase 1b Route ============
[12/07 19:15:40    421s] (I)      Usage: 206154 = (104275 H, 101879 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:15:40    421s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.525233e+05um
[12/07 19:15:40    421s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 19:15:40    421s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 19:15:40    421s] (I)      
[12/07 19:15:40    421s] (I)      ============  Phase 1c Route ============
[12/07 19:15:40    421s] (I)      Usage: 206154 = (104275 H, 101879 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:15:40    421s] (I)      
[12/07 19:15:40    421s] (I)      ============  Phase 1d Route ============
[12/07 19:15:40    421s] (I)      Usage: 206154 = (104275 H, 101879 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:15:40    421s] (I)      
[12/07 19:15:40    421s] (I)      ============  Phase 1e Route ============
[12/07 19:15:40    421s] (I)      Usage: 206154 = (104275 H, 101879 V) = (6.79% H, 7.15% V) = (1.783e+05um H, 1.742e+05um V)
[12/07 19:15:40    421s] (I)      
[12/07 19:15:40    421s] (I)      ============  Phase 1l Route ============
[12/07 19:15:40    421s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.525233e+05um
[12/07 19:15:40    421s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 19:15:40    421s] (I)      Layer  2:     340202    105677         6           0      362819    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Layer  3:     370444     99884         1           0      381924    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Layer  4:     340202     34607         0           0      362819    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Layer  5:     370444     12614         0           0      381924    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Layer  6:     340202      1596         0           0      362819    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Layer  7:     370444         6         0           0      381924    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Layer  8:     258326         0         0       53831      308988    (14.84%) 
[12/07 19:15:40    421s] (I)      Layer  9:     265534         0         0       83214      298710    (21.79%) 
[12/07 19:15:40    421s] (I)      Layer 10:     144935         0         0           0      145128    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Layer 11:     153058         0         0           0      152770    ( 0.00%) 
[12/07 19:15:40    421s] (I)      Total:       2953791    254384         7      137044     3139823    ( 4.18%) 
[12/07 19:15:40    421s] (I)      
[12/07 19:15:40    421s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 19:15:41    421s] [NR-eGR]                        OverCon            
[12/07 19:15:41    421s] [NR-eGR]                         #Gcell     %Gcell
[12/07 19:15:41    421s] [NR-eGR]        Layer               (1)    OverCon
[12/07 19:15:41    421s] [NR-eGR] ----------------------------------------------
[12/07 19:15:41    421s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal2 ( 2)         6( 0.01%)   ( 0.01%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR] ----------------------------------------------
[12/07 19:15:41    421s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[12/07 19:15:41    421s] [NR-eGR] 
[12/07 19:15:41    421s] (I)      Finished Global Routing ( CPU: 0.30 sec, Real: 0.47 sec, Curr Mem: 2367.96 MB )
[12/07 19:15:41    421s] (I)      total 2D Cap : 2970998 = (1538127 H, 1432871 V)
[12/07 19:15:41    421s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 19:15:41    421s] (I)      ===================================== Runtime Summary ======================================
[12/07 19:15:41    421s] (I)       Step                                         %       Start      Finish      Real       CPU 
[12/07 19:15:41    421s] (I)      --------------------------------------------------------------------------------------------
[12/07 19:15:41    421s] (I)       Early Global Route kernel              100.00%  357.63 sec  358.44 sec  0.81 sec  0.49 sec 
[12/07 19:15:41    421s] (I)       +-Import and model                      39.48%  357.63 sec  357.95 sec  0.32 sec  0.18 sec 
[12/07 19:15:41    421s] (I)       | +-Create place DB                     10.15%  357.63 sec  357.72 sec  0.08 sec  0.08 sec 
[12/07 19:15:41    421s] (I)       | | +-Import place data                 10.13%  357.63 sec  357.72 sec  0.08 sec  0.08 sec 
[12/07 19:15:41    421s] (I)       | | | +-Read instances and placement     2.60%  357.63 sec  357.65 sec  0.02 sec  0.01 sec 
[12/07 19:15:41    421s] (I)       | | | +-Read nets                        7.49%  357.65 sec  357.72 sec  0.06 sec  0.07 sec 
[12/07 19:15:41    421s] (I)       | +-Create route DB                     25.15%  357.72 sec  357.92 sec  0.20 sec  0.09 sec 
[12/07 19:15:41    421s] (I)       | | +-Import route data (1T)            25.10%  357.72 sec  357.92 sec  0.20 sec  0.09 sec 
[12/07 19:15:41    421s] (I)       | | | +-Read blockages ( Layer 2-11 )    7.71%  357.79 sec  357.85 sec  0.06 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Read routing blockages         0.00%  357.79 sec  357.79 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Read instance blockages        0.49%  357.79 sec  357.79 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Read PG blockages              1.33%  357.79 sec  357.80 sec  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Read clock blockages           0.66%  357.80 sec  357.81 sec  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Read other blockages           0.65%  357.81 sec  357.82 sec  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Read halo blockages            0.04%  357.82 sec  357.82 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Read boundary cut boxes        0.00%  357.82 sec  357.82 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | +-Read blackboxes                  0.00%  357.85 sec  357.85 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | +-Read prerouted                   1.31%  357.85 sec  357.86 sec  0.01 sec  0.02 sec 
[12/07 19:15:41    421s] (I)       | | | +-Read unlegalized nets            0.71%  357.86 sec  357.87 sec  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | +-Read nets                        1.48%  357.87 sec  357.88 sec  0.01 sec  0.01 sec 
[12/07 19:15:41    421s] (I)       | | | +-Set up via pillars               0.04%  357.88 sec  357.88 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | +-Initialize 3D grid graph         0.28%  357.89 sec  357.89 sec  0.00 sec  0.01 sec 
[12/07 19:15:41    421s] (I)       | | | +-Model blockage capacity          3.38%  357.89 sec  357.92 sec  0.03 sec  0.02 sec 
[12/07 19:15:41    421s] (I)       | | | | +-Initialize 3D capacity         3.19%  357.89 sec  357.91 sec  0.03 sec  0.02 sec 
[12/07 19:15:41    421s] (I)       | +-Read aux data                        0.00%  357.92 sec  357.92 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | +-Others data preparation              0.28%  357.92 sec  357.92 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | +-Create route kernel                  3.43%  357.92 sec  357.95 sec  0.03 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       +-Global Routing                        58.16%  357.95 sec  358.42 sec  0.47 sec  0.30 sec 
[12/07 19:15:41    421s] (I)       | +-Initialization                       1.57%  357.95 sec  357.97 sec  0.01 sec  0.02 sec 
[12/07 19:15:41    421s] (I)       | +-Net group 1                         32.79%  357.97 sec  358.23 sec  0.26 sec  0.27 sec 
[12/07 19:15:41    421s] (I)       | | +-Generate topology                  2.16%  357.97 sec  357.98 sec  0.02 sec  0.01 sec 
[12/07 19:15:41    421s] (I)       | | +-Phase 1a                           9.50%  357.99 sec  358.07 sec  0.08 sec  0.08 sec 
[12/07 19:15:41    421s] (I)       | | | +-Pattern routing (1T)             8.03%  357.99 sec  358.06 sec  0.06 sec  0.07 sec 
[12/07 19:15:41    421s] (I)       | | | +-Add via demand to 2D             1.32%  358.06 sec  358.07 sec  0.01 sec  0.01 sec 
[12/07 19:15:41    421s] (I)       | | +-Phase 1b                           0.05%  358.07 sec  358.07 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | +-Phase 1c                           0.00%  358.07 sec  358.07 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | +-Phase 1d                           0.00%  358.07 sec  358.07 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | +-Phase 1e                           0.03%  358.07 sec  358.07 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | | +-Route legalization               0.00%  358.07 sec  358.07 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       | | +-Phase 1l                          20.03%  358.07 sec  358.23 sec  0.16 sec  0.17 sec 
[12/07 19:15:41    421s] (I)       | | | +-Layer assignment (1T)           19.57%  358.07 sec  358.23 sec  0.16 sec  0.17 sec 
[12/07 19:15:41    421s] (I)       | +-Clean cong LA                        0.00%  358.23 sec  358.23 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)       +-Export 3D cong map                     1.53%  358.42 sec  358.44 sec  0.01 sec  0.01 sec 
[12/07 19:15:41    421s] (I)       | +-Export 2D cong map                   0.12%  358.43 sec  358.44 sec  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)      ===================== Summary by functions =====================
[12/07 19:15:41    421s] (I)       Lv  Step                                 %      Real       CPU 
[12/07 19:15:41    421s] (I)      ----------------------------------------------------------------
[12/07 19:15:41    421s] (I)        0  Early Global Route kernel      100.00%  0.81 sec  0.49 sec 
[12/07 19:15:41    421s] (I)        1  Global Routing                  58.16%  0.47 sec  0.30 sec 
[12/07 19:15:41    421s] (I)        1  Import and model                39.48%  0.32 sec  0.18 sec 
[12/07 19:15:41    421s] (I)        1  Export 3D cong map               1.53%  0.01 sec  0.01 sec 
[12/07 19:15:41    421s] (I)        2  Net group 1                     32.79%  0.26 sec  0.27 sec 
[12/07 19:15:41    421s] (I)        2  Create route DB                 25.15%  0.20 sec  0.09 sec 
[12/07 19:15:41    421s] (I)        2  Create place DB                 10.15%  0.08 sec  0.08 sec 
[12/07 19:15:41    421s] (I)        2  Create route kernel              3.43%  0.03 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        2  Initialization                   1.57%  0.01 sec  0.02 sec 
[12/07 19:15:41    421s] (I)        2  Others data preparation          0.28%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        2  Export 2D cong map               0.12% [12/07 19:15:41    421s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.49 sec, Real: 0.81 sec, Curr Mem: 2367.96 MB )
 0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        3  Import route data (1T)          25.10%  0.20 sec  0.09 sec 
[12/07 19:15:41    421s] (I)        3  Phase 1l                        20.03%  0.16 sec  0.17 sec 
[12/07 19:15:41    421s] (I)        3  Import place data               10.13%  0.08 sec  0.08 sec 
[12/07 19:15:41    421s] (I)        3  Phase 1a                         9.50%  0.08 sec  0.08 sec 
[12/07 19:15:41    421s] (I)        3  Generate topology                2.16%  0.02 sec  0.01 sec 
[12/07 19:15:41    421s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        3  Phase 1e                         0.03%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        4  Layer assignment (1T)           19.57%  0.16 sec  0.17 sec 
[12/07 19:15:41    421s] (I)        4  Read nets                        8.97%  0.07 sec  0.08 sec 
[12/07 19:15:41    421s] (I)        4  Pattern routing (1T)             8.03%  0.06 sec  0.07 sec 
[12/07 19:15:41    421s] (I)        4  Read blockages ( Layer 2-11 )    7.71%  0.06 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        4  Model blockage capacity          3.38%  0.03 sec  0.02 sec 
[12/07 19:15:41    421s] (I)        4  Read instances and placement     2.60%  0.02 sec  0.01 sec 
[12/07 19:15:41    421s] (I)        4  Add via demand to 2D             1.32%  0.01 sec  0.01 sec 
[12/07 19:15:41    421s] (I)        4  Read prerouted                   1.31%  0.01 sec  0.02 sec 
[12/07 19:15:41    421s] (I)        4  Read unlegalized nets            0.71%  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.01 sec 
[12/07 19:15:41    421s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        5  Initialize 3D capacity           3.19%  0.03 sec  0.02 sec 
[12/07 19:15:41    421s] (I)        5  Read PG blockages                1.33%  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        5  Read clock blockages             0.66%  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        5  Read other blockages             0.65%  0.01 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        5  Read instance blockages          0.49%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/07 19:15:41    421s] OPERPROF: Starting HotSpotCal at level 1, MEM:2368.0M, EPOCH TIME: 1701994541.194193
[12/07 19:15:41    421s] [hotspot] +------------+---------------+---------------+
[12/07 19:15:41    421s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:15:41    421s] [hotspot] +------------+---------------+---------------+
[12/07 19:15:41    421s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:15:41    421s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2368.0M, EPOCH TIME: 1701994541.198376
[12/07 19:15:41    421s] OPERPROF: Starting HotSpotCal at level 1, MEM:2368.0M, EPOCH TIME: 1701994541.198546
[12/07 19:15:41    421s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:15:41    421s] [hotspot] +------------+---------------+---------------+
[12/07 19:15:41    421s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:15:41    421s] [hotspot] Hotspot report including placement blocked areas
[12/07 19:15:41    421s] [hotspot] +------------+---------------+---------------+
[12/07 19:15:41    421s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 19:15:41    421s] [hotspot] +------------+---------------+---------------+
[12/07 19:15:41    421s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:15:41    421s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:2368.0M, EPOCH TIME: 1701994541.203883
[12/07 19:15:41    421s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 19:15:41    421s] [hotspot] +------------+---------------+---------------+
[12/07 19:15:41    421s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:15:41    421s] Reported timing to dir reports/STA
[12/07 19:15:41    421s] **opt_design ... cpu = 0:00:28, real = 0:00:29, mem = 1709.9M, totSessionCpu=0:07:02 **
[12/07 19:15:41    421s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2306.4M, EPOCH TIME: 1701994541.333780
[12/07 19:15:41    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:41    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:41    421s] 
[12/07 19:15:41    421s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:41    421s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2306.4M, EPOCH TIME: 1701994541.363614
[12/07 19:15:41    421s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:41    421s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:41    421s] 
[12/07 19:15:41    421s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:41    421s] 
[12/07 19:15:41    421s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:42    422s] Starting delay calculation for Hold views
[12/07 19:15:42    422s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:15:42    422s] #################################################################################
[12/07 19:15:42    422s] # Design Stage: PreRoute
[12/07 19:15:42    422s] # Design Name: filter_top
[12/07 19:15:42    422s] # Design Mode: 45nm
[12/07 19:15:42    422s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:15:42    422s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:15:42    422s] # Signoff Settings: SI Off 
[12/07 19:15:42    422s] #################################################################################
[12/07 19:15:42    422s] Calculate delays in Single mode...
[12/07 19:15:42    422s] Topological Sorting (REAL = 0:00:00.0, MEM = 2300.5M, InitMEM = 2300.5M)
[12/07 19:15:42    422s] Start delay calculation (fullDC) (1 T). (MEM=2300.46)
[12/07 19:15:42    422s] End AAE Lib Interpolated Model. (MEM=2311.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:15:46    426s] Total number of fetched objects 32145
[12/07 19:15:46    426s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:15:46    426s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:15:46    426s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 2327.7M) ***
[12/07 19:15:46    426s] End delay calculation. (MEM=2327.67 CPU=0:00:03.7 REAL=0:00:04.0)
[12/07 19:15:46    426s] End delay calculation (fullDC). (MEM=2327.67 CPU=0:00:04.4 REAL=0:00:04.0)
[12/07 19:15:46    427s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:04.0 totSessionCpu=0:07:07 mem=2327.7M)
[12/07 19:15:47    428s] Starting delay calculation for Setup views
[12/07 19:15:47    428s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:15:47    428s] #################################################################################
[12/07 19:15:47    428s] # Design Stage: PreRoute
[12/07 19:15:47    428s] # Design Name: filter_top
[12/07 19:15:47    428s] # Design Mode: 45nm
[12/07 19:15:47    428s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:15:47    428s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:15:47    428s] # Signoff Settings: SI Off 
[12/07 19:15:47    428s] #################################################################################
[12/07 19:15:48    428s] Calculate delays in Single mode...
[12/07 19:15:48    428s] Topological Sorting (REAL = 0:00:00.0, MEM = 2272.2M, InitMEM = 2272.2M)
[12/07 19:15:48    428s] Start delay calculation (fullDC) (1 T). (MEM=2272.18)
[12/07 19:15:48    428s] End AAE Lib Interpolated Model. (MEM=2283.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:15:52    432s] Total number of fetched objects 32145
[12/07 19:15:52    432s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:15:52    432s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:15:52    432s] *** CDM Built up (cpu=0:00:04.4  real=0:00:05.0  mem= 2331.4M) ***
[12/07 19:15:52    432s] End delay calculation. (MEM=2331.39 CPU=0:00:03.7 REAL=0:00:04.0)
[12/07 19:15:52    432s] End delay calculation (fullDC). (MEM=2331.39 CPU=0:00:04.3 REAL=0:00:04.0)
[12/07 19:15:52    432s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:07:13 mem=2331.4M)
[12/07 19:15:54    433s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s] ------------------------------------------------------------------
[12/07 19:15:54    433s]      opt_design Final Summary
[12/07 19:15:54    433s] ------------------------------------------------------------------
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s] Setup views included:
[12/07 19:15:54    433s]  func_default 
[12/07 19:15:54    433s] Hold views included:
[12/07 19:15:54    433s]  func_default
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s] +--------------------+---------+---------+---------+
[12/07 19:15:54    433s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:15:54    433s] +--------------------+---------+---------+---------+
[12/07 19:15:54    433s] |           WNS (ns):|  0.336  |  0.336  |  1.906  |
[12/07 19:15:54    433s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:15:54    433s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:15:54    433s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:15:54    433s] +--------------------+---------+---------+---------+
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s] +--------------------+---------+---------+---------+
[12/07 19:15:54    433s] |     Hold mode      |   all   | reg2reg | default |
[12/07 19:15:54    433s] +--------------------+---------+---------+---------+
[12/07 19:15:54    433s] |           WNS (ns):|  0.001  |  0.054  |  0.001  |
[12/07 19:15:54    433s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:15:54    433s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:15:54    433s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:15:54    433s] +--------------------+---------+---------+---------+
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s] +----------------+-------------------------------+------------------+
[12/07 19:15:54    433s] |                |              Real             |       Total      |
[12/07 19:15:54    433s] |    DRVs        +------------------+------------+------------------|
[12/07 19:15:54    433s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:15:54    433s] +----------------+------------------+------------+------------------+
[12/07 19:15:54    433s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:54    433s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:15:54    433s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:54    433s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:15:54    433s] +----------------+------------------+------------+------------------+
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.6M, EPOCH TIME: 1701994554.305232
[12/07 19:15:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:54    433s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2302.6M, EPOCH TIME: 1701994554.336123
[12/07 19:15:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s] Density: 70.270%
[12/07 19:15:54    433s] Routing Overflow: 0.00% H and 0.00% V
[12/07 19:15:54    433s] ------------------------------------------------------------------
[12/07 19:15:54    433s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.6M, EPOCH TIME: 1701994554.359537
[12/07 19:15:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:54    433s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2302.6M, EPOCH TIME: 1701994554.389512
[12/07 19:15:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.6M, EPOCH TIME: 1701994554.412119
[12/07 19:15:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] 
[12/07 19:15:54    433s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:54    433s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2302.6M, EPOCH TIME: 1701994554.443098
[12/07 19:15:54    433s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:54    433s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    433s] *** Final Summary (holdfix) CPU=0:00:12.4, REAL=0:00:13.0, MEM=2302.6M
[12/07 19:15:54    433s] **opt_design ... cpu = 0:00:41, real = 0:00:42, mem = 1741.8M, totSessionCpu=0:07:14 **
[12/07 19:15:54    433s] *** Finished opt_design ***
[12/07 19:15:54    434s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:15:54    434s] UM:*                                       0.000 ns          0.336 ns  final
[12/07 19:15:54    434s] UM: Running design category ...
[12/07 19:15:54    434s] All LLGs are deleted
[12/07 19:15:54    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.6M, EPOCH TIME: 1701994554.515366
[12/07 19:15:54    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.6M, EPOCH TIME: 1701994554.515547
[12/07 19:15:54    434s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.6M, EPOCH TIME: 1701994554.516166
[12/07 19:15:54    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    434s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2302.6M, EPOCH TIME: 1701994554.517833
[12/07 19:15:54    434s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:54    434s] Core basic site is CoreSite
[12/07 19:15:54    434s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2302.6M, EPOCH TIME: 1701994554.539005
[12/07 19:15:54    434s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:15:54    434s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:15:54    434s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2302.6M, EPOCH TIME: 1701994554.544327
[12/07 19:15:54    434s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:15:54    434s] SiteArray: use 1,642,496 bytes
[12/07 19:15:54    434s] SiteArray: current memory after site array memory allocation 2302.6M
[12/07 19:15:54    434s] SiteArray: FP blocked sites are writable
[12/07 19:15:54    434s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2302.6M, EPOCH TIME: 1701994554.549838
[12/07 19:15:54    434s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.028, MEM:2302.6M, EPOCH TIME: 1701994554.577434
[12/07 19:15:54    434s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:15:54    434s] Atter site array init, number of instance map data is 0.
[12/07 19:15:54    434s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.063, MEM:2302.6M, EPOCH TIME: 1701994554.580385
[12/07 19:15:54    434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:2302.6M, EPOCH TIME: 1701994554.581799
[12/07 19:15:54    434s] All LLGs are deleted
[12/07 19:15:54    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:54    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    434s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.6M, EPOCH TIME: 1701994554.591766
[12/07 19:15:54    434s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.6M, EPOCH TIME: 1701994554.591884
[12/07 19:15:54    434s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:54    434s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:55    434s] 
[12/07 19:15:55    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:15:55    434s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:15:55    434s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:15:55    434s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:15:55    434s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:15:55    434s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:15:55    434s] Summary for sequential cells identification: 
[12/07 19:15:55    434s]   Identified SBFF number: 104
[12/07 19:15:55    434s]   Identified MBFF number: 0
[12/07 19:15:55    434s]   Identified SB Latch number: 0
[12/07 19:15:55    434s]   Identified MB Latch number: 0
[12/07 19:15:55    434s]   Not identified SBFF number: 16
[12/07 19:15:55    434s]   Not identified MBFF number: 0
[12/07 19:15:55    434s]   Not identified SB Latch number: 0
[12/07 19:15:55    434s]   Not identified MB Latch number: 0
[12/07 19:15:55    434s]   Number of sequential cells which are not FFs: 32
[12/07 19:15:55    434s]  Visiting view : func_default
[12/07 19:15:55    434s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:55    434s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:55    434s]  Visiting view : func_default
[12/07 19:15:55    434s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:15:55    434s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:15:55    434s] TLC MultiMap info (StdDelay):
[12/07 19:15:55    434s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:15:55    434s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:15:55    434s]  Setting StdDelay to: 9.9ps
[12/07 19:15:55    434s] 
[12/07 19:15:55    434s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] 	Current design flip-flop statistics
[12/07 19:15:55    434s] 
[12/07 19:15:55    434s] Single-Bit FF Count          :         1198
[12/07 19:15:55    434s] Multi-Bit FF Count           :            0
[12/07 19:15:55    434s] Total Bit Count              :         1198
[12/07 19:15:55    434s] Total FF Count               :         1198
[12/07 19:15:55    434s] Bits Per Flop                :        1.000
[12/07 19:15:55    434s] Total Clock Pin Cap(FF)      :      352.216
[12/07 19:15:55    434s] Multibit Conversion Ratio(%) :         0.00
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s]             Multi-bit cell usage statistics
[12/07 19:15:55    434s] 
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] ============================================================
[12/07 19:15:55    434s] Sequential Multibit cells usage statistics
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] -FlipFlops             1198                    0        0.00                    1.00
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] 
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] Seq_Mbit libcell              Bitwidth        Count
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] Total 0
[12/07 19:15:55    434s] ============================================================
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] Category            Num of Insts Rejected     Reasons
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    434s] ------------------------------------------------------------
[12/07 19:15:55    435s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:15:55    435s] UM:          43.69             45          0.000 ns          0.336 ns  opt_design_postcts_hold
[12/07 19:15:55    435s] clean pInstBBox. size 0
[12/07 19:15:55    435s] Info: Destroy the CCOpt slew target map.
[12/07 19:15:55    435s] All LLGs are deleted
[12/07 19:15:55    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:55    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:55    435s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2306.6M, EPOCH TIME: 1701994555.538475
[12/07 19:15:55    435s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2306.6M, EPOCH TIME: 1701994555.538597
[12/07 19:15:55    435s] Info: pop threads available for lower-level modules during optimization.
[12/07 19:15:55    435s] 
[12/07 19:15:55    435s] =============================================================================================
[12/07 19:15:55    435s]  Final TAT Report : opt_design #2                                               21.18-s099_1
[12/07 19:15:55    435s] =============================================================================================
[12/07 19:15:55    435s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:15:55    435s] ---------------------------------------------------------------------------------------------
[12/07 19:15:55    435s] [ InitOpt                ]      1   0:00:12.0  (  27.9 % )     0:00:12.0 /  0:00:11.9    1.0
[12/07 19:15:55    435s] [ HoldOpt                ]      1   0:00:01.3  (   2.9 % )     0:00:02.7 /  0:00:02.7    1.0
[12/07 19:15:55    435s] [ ViewPruning            ]      8   0:00:00.7  (   1.7 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 19:15:55    435s] [ BuildHoldData          ]      1   0:00:04.5  (  10.5 % )     0:00:11.2 /  0:00:11.1    1.0
[12/07 19:15:55    435s] [ OptSummaryReport       ]      5   0:00:01.9  (   4.4 % )     0:00:13.7 /  0:00:13.0    0.9
[12/07 19:15:55    435s] [ DrvReport              ]      2   0:00:01.7  (   3.9 % )     0:00:01.7 /  0:00:01.0    0.6
[12/07 19:15:55    435s] [ SlackTraversorInit     ]      4   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:15:55    435s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:15:55    435s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:15:55    435s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.0
[12/07 19:15:55    435s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 19:15:55    435s] [ RefinePlace            ]      1   0:00:01.2  (   2.9 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:15:55    435s] [ EarlyGlobalRoute       ]      1   0:00:00.8  (   1.9 % )     0:00:00.8 /  0:00:00.5    0.6
[12/07 19:15:55    435s] [ TimingUpdate           ]     28   0:00:01.9  (   4.5 % )     0:00:15.2 /  0:00:15.2    1.0
[12/07 19:15:55    435s] [ FullDelayCalc          ]      4   0:00:13.3  (  31.0 % )     0:00:13.3 /  0:00:13.3    1.0
[12/07 19:15:55    435s] [ TimingReport           ]      7   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:15:55    435s] [ GenerateReports        ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:15:55    435s] [ MISC                   ]          0:00:01.6  (   3.6 % )     0:00:01.6 /  0:00:01.6    1.0
[12/07 19:15:55    435s] ---------------------------------------------------------------------------------------------
[12/07 19:15:55    435s]  opt_design #2 TOTAL                0:00:43.0  ( 100.0 % )     0:00:43.0 /  0:00:41.8    1.0
[12/07 19:15:55    435s] ---------------------------------------------------------------------------------------------
[12/07 19:15:55    435s] 
[12/07 19:15:55    435s] 
[12/07 19:15:55    435s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:15:55    435s] 
[12/07 19:15:55    435s] TimeStamp Deleting Cell Server End ...
[12/07 19:15:55    435s] *** opt_design #2 [finish] : cpu/real = 0:00:41.8/0:00:43.0 (1.0), totSession cpu/real = 0:07:15.1/0:07:23.5 (1.0), mem = 2306.6M
[12/07 19:15:55    435s] @@file 102: time_design -post_cts -hold -report_dir reports/STA
[12/07 19:15:55    435s] *** time_design #4 [begin] : totSession cpu/real = 0:07:15.1/0:07:23.5 (1.0), mem = 2306.6M
[12/07 19:15:55    435s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2219.0M, EPOCH TIME: 1701994555.655193
[12/07 19:15:55    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:55    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:55    435s] All LLGs are deleted
[12/07 19:15:55    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:55    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:55    435s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2219.0M, EPOCH TIME: 1701994555.655291
[12/07 19:15:55    435s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2219.0M, EPOCH TIME: 1701994555.655340
[12/07 19:15:55    435s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2219.0M, EPOCH TIME: 1701994555.655499
[12/07 19:15:55    435s] Start to check current routing status for nets...
[12/07 19:15:55    435s] All nets are already routed correctly.
[12/07 19:15:55    435s] End to check current routing status for nets (mem=2219.0M)
[12/07 19:15:55    435s] Effort level <high> specified for reg2reg path_group
[12/07 19:15:56    435s] All LLGs are deleted
[12/07 19:15:56    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:56    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:56    435s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2225.1M, EPOCH TIME: 1701994556.446733
[12/07 19:15:56    435s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2225.1M, EPOCH TIME: 1701994556.446899
[12/07 19:15:56    435s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2225.1M, EPOCH TIME: 1701994556.452054
[12/07 19:15:56    435s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:56    435s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:56    435s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2225.1M, EPOCH TIME: 1701994556.453335
[12/07 19:15:56    435s] Max number of tech site patterns supported in site array is 256.
[12/07 19:15:56    435s] Core basic site is CoreSite
[12/07 19:15:56    435s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2225.1M, EPOCH TIME: 1701994556.474661
[12/07 19:15:56    436s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:15:56    436s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:15:56    436s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2225.1M, EPOCH TIME: 1701994556.480024
[12/07 19:15:56    436s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:15:56    436s] SiteArray: use 1,642,496 bytes
[12/07 19:15:56    436s] SiteArray: current memory after site array memory allocation 2225.1M
[12/07 19:15:56    436s] SiteArray: FP blocked sites are writable
[12/07 19:15:56    436s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2225.1M, EPOCH TIME: 1701994556.485717
[12/07 19:15:56    436s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.028, MEM:2225.1M, EPOCH TIME: 1701994556.513414
[12/07 19:15:56    436s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:15:56    436s] Atter site array init, number of instance map data is 0.
[12/07 19:15:56    436s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2225.1M, EPOCH TIME: 1701994556.516255
[12/07 19:15:56    436s] 
[12/07 19:15:56    436s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:15:56    436s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.069, MEM:2225.1M, EPOCH TIME: 1701994556.520861
[12/07 19:15:56    436s] All LLGs are deleted
[12/07 19:15:56    436s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:15:56    436s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:15:56    436s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2225.1M, EPOCH TIME: 1701994556.527261
[12/07 19:15:56    436s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2225.1M, EPOCH TIME: 1701994556.527383
[12/07 19:15:56    436s] OPTC: user 20.0
[12/07 19:15:56    436s] Starting delay calculation for Hold views
[12/07 19:15:56    436s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 19:15:56    436s] #################################################################################
[12/07 19:15:56    436s] # Design Stage: PreRoute
[12/07 19:15:56    436s] # Design Name: filter_top
[12/07 19:15:56    436s] # Design Mode: 45nm
[12/07 19:15:56    436s] # Analysis Mode: MMMC Non-OCV 
[12/07 19:15:56    436s] # Parasitics Mode: No SPEF/RCDB 
[12/07 19:15:56    436s] # Signoff Settings: SI Off 
[12/07 19:15:56    436s] #################################################################################
[12/07 19:15:56    436s] Calculate delays in Single mode...
[12/07 19:15:56    436s] Topological Sorting (REAL = 0:00:00.0, MEM = 2223.1M, InitMEM = 2223.1M)
[12/07 19:15:56    436s] Start delay calculation (fullDC) (1 T). (MEM=2223.07)
[12/07 19:15:56    436s] End AAE Lib Interpolated Model. (MEM=2234.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:16:01    440s] Total number of fetched objects 32145
[12/07 19:16:01    440s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:16:01    440s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:16:01    440s] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 2266.3M) ***
[12/07 19:16:01    440s] End delay calculation. (MEM=2266.27 CPU=0:00:03.8 REAL=0:00:04.0)
[12/07 19:16:01    440s] End delay calculation (fullDC). (MEM=2266.27 CPU=0:00:04.5 REAL=0:00:05.0)
[12/07 19:16:01    441s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:07:21 mem=2266.3M)
[12/07 19:16:01    441s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s] ------------------------------------------------------------------
[12/07 19:16:01    441s]          time_design Summary
[12/07 19:16:01    441s] ------------------------------------------------------------------
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s] Hold views included:
[12/07 19:16:01    441s]  func_default 
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s] +--------------------+---------+---------+---------+
[12/07 19:16:01    441s] |     Hold mode      |   all   | reg2reg | default |
[12/07 19:16:01    441s] +--------------------+---------+---------+---------+
[12/07 19:16:01    441s] |           WNS (ns):|  0.001  |  0.054  |  0.001  |
[12/07 19:16:01    441s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:16:01    441s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:16:01    441s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:16:01    441s] +--------------------+---------+---------+---------+
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s] All LLGs are deleted
[12/07 19:16:01    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2219.3M, EPOCH TIME: 1701994561.705744
[12/07 19:16:01    441s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2219.3M, EPOCH TIME: 1701994561.705900
[12/07 19:16:01    441s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.3M, EPOCH TIME: 1701994561.711104
[12/07 19:16:01    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2219.3M, EPOCH TIME: 1701994561.712336
[12/07 19:16:01    441s] Max number of tech site patterns supported in site array is 256.
[12/07 19:16:01    441s] Core basic site is CoreSite
[12/07 19:16:01    441s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2219.3M, EPOCH TIME: 1701994561.734690
[12/07 19:16:01    441s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:16:01    441s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:16:01    441s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:2219.3M, EPOCH TIME: 1701994561.740279
[12/07 19:16:01    441s] Fast DP-INIT is on for default
[12/07 19:16:01    441s] Atter site array init, number of instance map data is 0.
[12/07 19:16:01    441s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2219.3M, EPOCH TIME: 1701994561.745995
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:16:01    441s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:2219.3M, EPOCH TIME: 1701994561.750948
[12/07 19:16:01    441s] All LLGs are deleted
[12/07 19:16:01    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:16:01    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2219.3M, EPOCH TIME: 1701994561.757743
[12/07 19:16:01    441s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2219.3M, EPOCH TIME: 1701994561.757859
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s] Density: 70.270%
[12/07 19:16:01    441s] Routing Overflow: 0.00% H and 0.00% V
[12/07 19:16:01    441s] ------------------------------------------------------------------
[12/07 19:16:01    441s] All LLGs are deleted
[12/07 19:16:01    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2219.3M, EPOCH TIME: 1701994561.769579
[12/07 19:16:01    441s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2219.3M, EPOCH TIME: 1701994561.769721
[12/07 19:16:01    441s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2219.3M, EPOCH TIME: 1701994561.775306
[12/07 19:16:01    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2219.3M, EPOCH TIME: 1701994561.776576
[12/07 19:16:01    441s] Max number of tech site patterns supported in site array is 256.
[12/07 19:16:01    441s] Core basic site is CoreSite
[12/07 19:16:01    441s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2219.3M, EPOCH TIME: 1701994561.799914
[12/07 19:16:01    441s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 19:16:01    441s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 19:16:01    441s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2219.3M, EPOCH TIME: 1701994561.805382
[12/07 19:16:01    441s] Fast DP-INIT is on for default
[12/07 19:16:01    441s] Atter site array init, number of instance map data is 0.
[12/07 19:16:01    441s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2219.3M, EPOCH TIME: 1701994561.811350
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:16:01    441s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:2219.3M, EPOCH TIME: 1701994561.815980
[12/07 19:16:01    441s] All LLGs are deleted
[12/07 19:16:01    441s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:16:01    441s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:01    441s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2219.3M, EPOCH TIME: 1701994561.822397
[12/07 19:16:01    441s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2219.3M, EPOCH TIME: 1701994561.822533
[12/07 19:16:01    441s] Reported timing to dir reports/STA
[12/07 19:16:01    441s] Total CPU time: 6.41 sec
[12/07 19:16:01    441s] Total Real time: 6.0 sec
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s] =============================================================================================
[12/07 19:16:01    441s]  Final TAT Report : time_design #4                                              21.18-s099_1
[12/07 19:16:01    441s] =============================================================================================
[12/07 19:16:01    441s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:16:01    441s] ---------------------------------------------------------------------------------------------
[12/07 19:16:01    441s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:16:01    441s] [ OptSummaryReport       ]      1   0:00:00.2  (   3.5 % )     0:00:05.4 /  0:00:05.4    1.0
[12/07 19:16:01    441s] [ TimingUpdate           ]      1   0:00:00.4  (   6.8 % )     0:00:05.0 /  0:00:05.0    1.0
[12/07 19:16:01    441s] [ FullDelayCalc          ]      1   0:00:04.6  (  71.7 % )     0:00:04.6 /  0:00:04.6    1.0
[12/07 19:16:01    441s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.0
[12/07 19:16:01    441s] [ GenerateReports        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:16:01    441s] [ MISC                   ]          0:00:01.0  (  16.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 19:16:01    441s] ---------------------------------------------------------------------------------------------
[12/07 19:16:01    441s]  time_design #4 TOTAL               0:00:06.4  ( 100.0 % )     0:00:06.4 /  0:00:06.4    1.0
[12/07 19:16:01    441s] ---------------------------------------------------------------------------------------------
[12/07 19:16:01    441s] 
[12/07 19:16:01    441s] Total Memory Usage: 2203.777344 Mbytes
[12/07 19:16:01    441s] *** time_design #4 [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:07:21.5/0:07:29.9 (1.0), mem = 2203.8M
[12/07 19:16:01    441s] @file 103:
[12/07 19:16:01    441s] @file 104: #-----------------------------------------------------------------------
[12/07 19:16:01    441s] @file 105: ## Global and Detail routing
[12/07 19:16:01    441s] @file 106: #-----------------------------------------------------------------------
[12/07 19:16:01    441s] @file 107:
[12/07 19:16:01    441s] @@file 108: assign_io_pins
[12/07 19:16:01    441s] #% Begin assign_io_pins (date=12/07 19:16:01, mem=1607.4M)
[12/07 19:16:01    441s] Starting IO pin assignment...
[12/07 19:16:02    441s] #% End assign_io_pins (date=12/07 19:16:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=1607.5M, current mem=1607.5M)
[12/07 19:16:02    441s] @file 109:
[12/07 19:16:02    441s] @@file 110: route_design
[12/07 19:16:02    441s] ### Time Record (route_design) is installed.
[12/07 19:16:02    441s] #% Begin route_design (date=12/07 19:16:02, mem=1607.5M)
[12/07 19:16:02    441s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.53 (MB), peak = 2092.79 (MB)
[12/07 19:16:02    441s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/07 19:16:02    441s] #**INFO: setDesignMode -flowEffort standard
[12/07 19:16:02    441s] #**INFO: setDesignMode -powerEffort none
[12/07 19:16:02    441s] **INFO: User settings:
[12/07 19:16:11    450s] delaycal_default_net_delay                                   1000ps
[12/07 19:16:11    450s] delaycal_default_net_load                                    0.5pf
[12/07 19:16:11    450s] delaycal_enable_high_fanout                                  true
[12/07 19:16:11    450s] delaycal_ignore_net_load                                     false
[12/07 19:16:11    450s] delaycal_input_transition_delay                              0.1ps
[12/07 19:16:11    450s] delaycal_socv_accuracy_mode                                  low
[12/07 19:16:11    450s] delaycal_use_default_delay_limit                             1000
[12/07 19:16:11    450s] setAnalysisMode -cts                                         postCTS
[12/07 19:16:11    450s] setAnalysisMode -skew                                        true
[12/07 19:16:11    450s] setDelayCalMode -engine                                      aae
[12/07 19:16:11    450s] design_bottom_routing_layer                                  Metal2
[12/07 19:16:11    450s] design_process_node                                          45
[12/07 19:16:11    450s] extract_rc_coupling_cap_threshold                            0.1
[12/07 19:16:11    450s] extract_rc_engine                                            pre_route
[12/07 19:16:11    450s] extract_rc_layer_independent                                 1
[12/07 19:16:11    450s] extract_rc_relative_cap_threshold                            1.0
[12/07 19:16:11    450s] extract_rc_total_cap_threshold                               0.0
[12/07 19:16:11    450s] route_design_extract_third_party_compatible                  false
[12/07 19:16:11    450s] route_design_global_exp_timing_driven_std_delay              9.9
[12/07 19:16:11    450s] getAnalysisMode -cts                                         postCTS
[12/07 19:16:11    450s] getAnalysisMode -skew                                        true
[12/07 19:16:11    450s] getDelayCalMode -engine                                      aae
[12/07 19:16:11    450s] get_power_analysis_mode -report_power_quiet                  false
[12/07 19:16:11    450s] getAnalysisMode -cts                                         postCTS
[12/07 19:16:11    450s] getAnalysisMode -skew                                        true
[12/07 19:16:11    450s] #**INFO: multi-cut via swapping will be performed after routing.
[12/07 19:16:11    450s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[12/07 19:16:11    450s] OPERPROF: Starting checkPlace at level 1, MEM:2203.8M, EPOCH TIME: 1701994571.121190
[12/07 19:16:11    450s] Processing tracks to init pin-track alignment.
[12/07 19:16:11    450s] z: 2, totalTracks: 1
[12/07 19:16:11    450s] z: 4, totalTracks: 1
[12/07 19:16:11    450s] z: 6, totalTracks: 1
[12/07 19:16:11    450s] z: 8, totalTracks: 1
[12/07 19:16:11    450s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:16:11    450s] All LLGs are deleted
[12/07 19:16:11    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:11    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:11    450s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2203.8M, EPOCH TIME: 1701994571.132653
[12/07 19:16:11    450s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2203.8M, EPOCH TIME: 1701994571.132848
[12/07 19:16:11    450s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2203.8M, EPOCH TIME: 1701994571.133580
[12/07 19:16:11    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:11    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:11    450s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2203.8M, EPOCH TIME: 1701994571.135458
[12/07 19:16:11    450s] Max number of tech site patterns supported in site array is 256.
[12/07 19:16:11    450s] Core basic site is CoreSite
[12/07 19:16:11    450s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2203.8M, EPOCH TIME: 1701994571.136174
[12/07 19:16:11    450s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:16:11    450s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:16:11    450s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2203.8M, EPOCH TIME: 1701994571.141645
[12/07 19:16:11    450s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:16:11    450s] SiteArray: use 1,642,496 bytes
[12/07 19:16:11    450s] SiteArray: current memory after site array memory allocation 2203.8M
[12/07 19:16:11    450s] SiteArray: FP blocked sites are writable
[12/07 19:16:11    450s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:16:11    450s] Atter site array init, number of instance map data is 0.
[12/07 19:16:11    450s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2203.8M, EPOCH TIME: 1701994571.149226
[12/07 19:16:11    450s] 
[12/07 19:16:11    450s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:16:11    450s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.017, MEM:2203.8M, EPOCH TIME: 1701994571.150802
[12/07 19:16:11    450s] Begin checking exclusive groups violation ...
[12/07 19:16:11    450s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 19:16:11    450s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 19:16:11    450s] Begin checking placement ... (start mem=2203.8M, init mem=2203.8M)
[12/07 19:16:11    450s] 
[12/07 19:16:11    450s] Running CheckPlace using 1 thread in normal mode...
[12/07 19:16:11    450s] 
[12/07 19:16:11    450s] ...checkPlace normal is done!
[12/07 19:16:11    450s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2203.8M, EPOCH TIME: 1701994571.363718
[12/07 19:16:11    450s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.013, MEM:2203.8M, EPOCH TIME: 1701994571.376420
[12/07 19:16:11    450s] *info: Placed = 23790          (Fixed = 13)
[12/07 19:16:11    450s] *info: Unplaced = 0           
[12/07 19:16:11    450s] Placement Density:70.27%(69091/98323)
[12/07 19:16:11    450s] Placement Density (including fixed std cells):70.27%(69091/98323)
[12/07 19:16:11    450s] All LLGs are deleted
[12/07 19:16:11    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23790).
[12/07 19:16:11    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:11    450s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2203.8M, EPOCH TIME: 1701994571.384956
[12/07 19:16:11    450s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2203.8M, EPOCH TIME: 1701994571.385153
[12/07 19:16:11    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:11    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:16:11    450s] OPERPROF: Finished checkPlace at level 1, CPU:0.270, REAL:0.265, MEM:2203.8M, EPOCH TIME: 1701994571.386480
[12/07 19:16:11    450s] Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=2203.8M)
[12/07 19:16:11    450s] 
[12/07 19:16:11    450s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/07 19:16:11    450s] *** Changed status on (14) nets in Clock.
[12/07 19:16:11    450s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2203.8M) ***
[12/07 19:16:11    450s] #Start route 14 clock and analog nets...
[12/07 19:16:11    450s] 
[12/07 19:16:11    450s] route_global_detail
[12/07 19:16:11    450s] 
[12/07 19:16:11    450s] #Start route_global_detail on Thu Dec  7 19:16:11 2023
[12/07 19:16:11    450s] #
[12/07 19:16:11    450s] ### Time Record (route_global_detail) is installed.
[12/07 19:16:11    450s] ### Time Record (Pre Callback) is installed.
[12/07 19:16:11    450s] RC Grid backup saved.
[12/07 19:16:11    450s] ### Time Record (Pre Callback) is uninstalled.
[12/07 19:16:11    450s] ### Time Record (DB Import) is installed.
[12/07 19:16:11    450s] ### Time Record (Timing Data Generation) is installed.
[12/07 19:16:11    450s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 19:16:11    450s] 
[12/07 19:16:11    450s] Trim Metal Layers:
[12/07 19:16:11    450s] LayerId::1 widthSet size::1
[12/07 19:16:11    450s] LayerId::2 widthSet size::1
[12/07 19:16:11    450s] LayerId::3 widthSet size::1
[12/07 19:16:11    450s] LayerId::4 widthSet size::1
[12/07 19:16:11    450s] LayerId::5 widthSet size::1
[12/07 19:16:11    450s] LayerId::6 widthSet size::1
[12/07 19:16:11    450s] LayerId::7 widthSet size::1
[12/07 19:16:11    450s] LayerId::8 widthSet size::1
[12/07 19:16:11    450s] LayerId::9 widthSet size::1
[12/07 19:16:11    450s] LayerId::10 widthSet size::1
[12/07 19:16:11    450s] LayerId::11 widthSet size::1
[12/07 19:16:11    450s] eee: pegSigSF::1.070000
[12/07 19:16:11    450s] Skipped RC grid update for preRoute extraction.
[12/07 19:16:11    450s] Initializing multi-corner resistance tables ...
[12/07 19:16:11    450s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:16:11    450s] eee: l::2 avDens::0.255442 usedTrk::7928.032570 availTrk::31036.500000 sigTrk::7928.032570
[12/07 19:16:11    450s] eee: l::3 avDens::0.282040 usedTrk::9772.686786 availTrk::34650.000000 sigTrk::9772.686786
[12/07 19:16:11    450s] eee: l::4 avDens::0.101124 usedTrk::3173.118827 availTrk::31378.500000 sigTrk::3173.118827
[12/07 19:16:11    450s] eee: l::5 avDens::0.043217 usedTrk::1256.332162 availTrk::29070.000000 sigTrk::1256.332162
[12/07 19:16:11    450s] eee: l::6 avDens::0.029934 usedTrk::171.478656 availTrk::5728.500000 sigTrk::171.478656
[12/07 19:16:11    450s] eee: l::7 avDens::0.002924 usedTrk::0.526316 availTrk::180.000000 sigTrk::0.526316
[12/07 19:16:11    450s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:16:11    450s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:16:11    450s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:16:11    450s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:16:11    450s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:16:11    450s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.239435 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.815600 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:16:11    451s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 19:16:11    451s] ### Net info: total nets: 32215
[12/07 19:16:11    451s] ### Net info: dirty nets: 24
[12/07 19:16:11    451s] ### Net info: marked as disconnected nets: 0
[12/07 19:16:11    451s] #num needed restored net=32201
[12/07 19:16:11    451s] #need_extraction net=0 (total=32215)
[12/07 19:16:11    451s] ### Net info: fully routed nets: 14
[12/07 19:16:11    451s] ### Net info: trivial (< 2 pins) nets: 164
[12/07 19:16:11    451s] ### Net info: unrouted nets: 32037
[12/07 19:16:11    451s] ### Net info: re-extraction nets: 0
[12/07 19:16:11    451s] ### Net info: ignored nets: 0
[12/07 19:16:11    451s] ### Net info: skip routing nets: 32201
[12/07 19:16:12    451s] ### import design signature (11): route=1336335070 fixed_route=662324628 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1587085024 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=1657514047 pin_access=1215557403 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:16:12    451s] ### Time Record (DB Import) is uninstalled.
[12/07 19:16:12    451s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[12/07 19:16:12    451s] #RTESIG:78da95d24d6bc3300c06e09df72b44da43066d26c9761c5f07bb6ea36cbb967471db403e
[12/07 19:16:12    451s] #       20710efbf7330c061d6dece4ea87572f8a56ebcfe71d244c1915db118dd913bcec58a046
[12/07 19:16:12    451s] #       bd25a3d423d3de3f7d3c25f7abf5ebdbbb2ee05836a385f4d0f7cd06aaefae6ceb2fa8ec
[12/07 19:16:12    451s] #       b19c1a07a375aeee4e0fbf9a85010569dd397bb2c306a6d10eff88405c92288a02dc30fd
[12/07 19:16:12    451s] #       e92b89321780f3438d944b861292b8f457328930588d485c9ac05c526219d74b38cb1c30
[12/07 19:16:12    451s] #       4385fe83f4d8f4a5bbde9a75241468c27b921c83a40039ff13bdc961cbe89b61b099d40c
[12/07 19:16:12    451s] #       2a0e4aa04c454043c031890a65f02e14a908a3234cf8069532619353d8f8ab3099895880
[12/07 19:16:12    451s] #       e160588e22c218485a5bd5539b403abac1bfdd90147162798161a44d0ec9b93e9d03130b
[12/07 19:16:12    451s] #       83908caeecaa72a8bcb5ddd4de920449d777764e3171f020984c7067cce8a7cd77f78623
[12/07 19:16:12    451s] #       72e6fadcfd00a273e9c4
[12/07 19:16:12    451s] #
[12/07 19:16:12    451s] #Skip comparing routing design signature in db-snapshot flow
[12/07 19:16:12    451s] ### Time Record (Data Preparation) is installed.
[12/07 19:16:12    451s] #RTESIG:78da95d24d4b0331100660cffe8a21ed6185769d99249bcd55f0aa52d46b59ddb45dd80f
[12/07 19:16:12    451s] #       d88f83ffdea02054da4d36d73cbcf392cc6afdfeb803c19452be1dd0da3dc1d38e251a34
[12/07 19:16:12    451s] #       5bb25adf33edfdd5db83b85dad9f5f5e4d0e87a21e1c241f5d576fa0fc6a8ba6fa84d21d
[12/07 19:16:12    451s] #       8aa91e6170e358b5c7bb5fcdd28286a46a477774fd06a6c1f5ff88445c9228f31cc67efa
[12/07 19:16:12    451s] #       d31712552601e7875aa5960c252479ee2f641261b01a913c3781b9a4e5326e9670561960
[12/07 19:16:12    451s] #       8a1afd81e45077c578b9359b4828d186df49710c5212d4fc277a93c196d137c360336518
[12/07 19:16:12    451s] #       741c5440a98e809680631235aae05e68d211c64498f00e6a6dc326a3b0f15b61531bf100
[12/07 19:16:12    451s] #       96836119ca08634134aeaca64640328cbdbfbb222962c5b21cc3c8d80cc4a93a9e021373
[12/07 19:16:12    451s] #       8b2086b168cba22fbd75edd45c9304a2ed5a37abacd4207edacd0f66e2e0e6b04f0b1a46
[12/07 19:16:12    451s] #       5f2b308b912372e6fadc7c0328c6f67a
[12/07 19:16:12    451s] #
[12/07 19:16:12    451s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:16:12    451s] ### Time Record (Global Routing) is installed.
[12/07 19:16:12    451s] ### Time Record (Global Routing) is uninstalled.
[12/07 19:16:12    451s] ### Time Record (Data Preparation) is installed.
[12/07 19:16:12    451s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[12/07 19:16:12    451s] #Total number of nets with skipped attribute = 32037 (skipped).
[12/07 19:16:12    451s] #Total number of routable nets = 14.
[12/07 19:16:12    451s] #Total number of nets in the design = 32215.
[12/07 19:16:12    451s] #14 routable nets have routed wires.
[12/07 19:16:12    451s] #32037 skipped nets have only detail routed wires.
[12/07 19:16:12    451s] #14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 19:16:12    451s] #No nets have been global routed.
[12/07 19:16:12    451s] #Start routing data preparation on Thu Dec  7 19:16:12 2023
[12/07 19:16:12    451s] #
[12/07 19:16:12    451s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:12    451s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:12    451s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:12    451s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:12    451s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:12    451s] #Build and mark too close pins for the same net.
[12/07 19:16:12    451s] ### Time Record (Cell Pin Access) is installed.
[12/07 19:16:12    451s] #Rebuild pin access data for design.
[12/07 19:16:12    451s] #Initial pin access analysis.
[12/07 19:16:14    453s] #Detail pin access analysis.
[12/07 19:16:14    453s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 19:16:14    454s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/07 19:16:14    454s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:14    454s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/07 19:16:14    454s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/07 19:16:14    454s] #Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
[12/07 19:16:14    454s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[12/07 19:16:14    454s] #pin_access_rlayer=2(Metal2)
[12/07 19:16:14    454s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[12/07 19:16:14    454s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 19:16:15    454s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1616.43 (MB), peak = 2092.79 (MB)
[12/07 19:16:15    454s] #Regenerating Ggrids automatically.
[12/07 19:16:15    454s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/07 19:16:15    454s] #Using automatically generated G-grids.
[12/07 19:16:16    455s] #Done routing data preparation.
[12/07 19:16:16    455s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1628.88 (MB), peak = 2092.79 (MB)
[12/07 19:16:16    455s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:16    455s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:16    455s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:16    455s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:16    455s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:16    455s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:16:16    455s] ### Time Record (Global Routing) is installed.
[12/07 19:16:16    455s] ### Time Record (Global Routing) is uninstalled.
[12/07 19:16:16    455s] ### Time Record (Data Preparation) is installed.
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #Finished routing data preparation on Thu Dec  7 19:16:16 2023
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #Cpu time = 00:00:04
[12/07 19:16:16    455s] #Elapsed time = 00:00:04
[12/07 19:16:16    455s] #Increased memory = 19.86 (MB)
[12/07 19:16:16    455s] #Total memory = 1628.94 (MB)
[12/07 19:16:16    455s] #Peak memory = 2092.79 (MB)
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #Start global routing on Thu Dec  7 19:16:16 2023
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #Start global routing initialization on Thu Dec  7 19:16:16 2023
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #WARNING (NRGR-22) Design is already detail routed.
[12/07 19:16:16    455s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:16:16    455s] ### track-assign external-init starts on Thu Dec  7 19:16:16 2023 with memory = 1628.97 (MB), peak = 2092.79 (MB)
[12/07 19:16:16    455s] ### Time Record (Track Assignment) is installed.
[12/07 19:16:16    455s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:16    455s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:16    455s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:16    455s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:16    455s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:16    455s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:16    455s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:16    455s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:16    455s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:16    455s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:16    455s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:16:16    455s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[12/07 19:16:16    455s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 19:16:16    455s] #Cpu time = 00:00:04
[12/07 19:16:16    455s] #Elapsed time = 00:00:04
[12/07 19:16:16    455s] #Increased memory = 19.89 (MB)
[12/07 19:16:16    455s] #Total memory = 1628.97 (MB)
[12/07 19:16:16    455s] #Peak memory = 2092.79 (MB)
[12/07 19:16:16    455s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:16    455s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:16    455s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:16    455s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:16    455s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:16    455s] ### Time Record (Detail Routing) is installed.
[12/07 19:16:16    455s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:16    455s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:16    455s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:16    455s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:16    455s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:16    455s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:16    455s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:16    455s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:16    455s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:16    455s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:16    455s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:16    455s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:16    455s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:16    455s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:16    455s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:16    455s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:16:16    455s] ### Design has 14 dirty nets, 7248 dirty-areas)
[12/07 19:16:16    455s] #
[12/07 19:16:16    455s] #Start Detail Routing..
[12/07 19:16:16    455s] #start initial detail routing ...
[12/07 19:16:23    462s] # ECO: 50.34% of the total area was rechecked for DRC, and 0.00% required routing.
[12/07 19:16:23    462s] #   number of violations = 0
[12/07 19:16:23    462s] #7248 out of 23790 instances (30.5%) need to be verified(marked ipoed), dirty area = 10.8%.
[12/07 19:16:26    465s] #   number of violations = 0
[12/07 19:16:26    465s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1635.48 (MB), peak = 2092.79 (MB)
[12/07 19:16:26    465s] #Complete Detail Routing.
[12/07 19:16:26    465s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:16:26    465s] #Total wire length = 5392 um.
[12/07 19:16:26    465s] #Total half perimeter of net bounding box = 2400 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal2 = 515 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal3 = 2808 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal4 = 1981 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal5 = 86 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal6 = 2 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal7 = 0 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:16:26    465s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:16:26    465s] #Total number of vias = 3083
[12/07 19:16:26    465s] #Up-Via Summary (total 3083):
[12/07 19:16:26    465s] #           
[12/07 19:16:26    465s] #-----------------------
[12/07 19:16:26    465s] # Metal1           1159
[12/07 19:16:26    465s] # Metal2           1082
[12/07 19:16:26    465s] # Metal3            827
[12/07 19:16:26    465s] # Metal4             13
[12/07 19:16:26    465s] # Metal5              2
[12/07 19:16:26    465s] #-----------------------
[12/07 19:16:26    465s] #                  3083 
[12/07 19:16:26    465s] #
[12/07 19:16:26    465s] #Total number of DRC violations = 0
[12/07 19:16:26    465s] ### Time Record (Detail Routing) is uninstalled.
[12/07 19:16:26    465s] #Cpu time = 00:00:10
[12/07 19:16:26    465s] #Elapsed time = 00:00:11
[12/07 19:16:26    465s] #Increased memory = 6.51 (MB)
[12/07 19:16:26    465s] #Total memory = 1635.48 (MB)
[12/07 19:16:26    465s] #Peak memory = 2092.79 (MB)
[12/07 19:16:26    465s] #route_detail Statistics:
[12/07 19:16:26    465s] #Cpu time = 00:00:10
[12/07 19:16:26    465s] #Elapsed time = 00:00:11
[12/07 19:16:26    465s] #Increased memory = 6.52 (MB)
[12/07 19:16:26    465s] #Total memory = 1635.49 (MB)
[12/07 19:16:26    465s] #Peak memory = 2092.79 (MB)
[12/07 19:16:26    465s] #Skip updating routing design signature in db-snapshot flow
[12/07 19:16:26    465s] ### global_detail_route design signature (22): route=1985277136 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 19:16:26    465s] ### Time Record (DB Export) is installed.
[12/07 19:16:26    465s] ### export design design signature (23): route=1985277136 fixed_route=662324628 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2136573645 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=1657514047 pin_access=740318757 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:16:26    465s] ### Time Record (DB Export) is uninstalled.
[12/07 19:16:26    465s] ### Time Record (Post Callback) is installed.
[12/07 19:16:26    465s] ### Time Record (Post Callback) is uninstalled.
[12/07 19:16:26    465s] #
[12/07 19:16:26    465s] #route_global_detail statistics:
[12/07 19:16:26    465s] #Cpu time = 00:00:15
[12/07 19:16:26    465s] #Elapsed time = 00:00:16
[12/07 19:16:26    465s] #Increased memory = 19.27 (MB)
[12/07 19:16:26    465s] #Total memory = 1627.10 (MB)
[12/07 19:16:26    465s] #Peak memory = 2092.79 (MB)
[12/07 19:16:26    465s] #Number of warnings = 2
[12/07 19:16:26    465s] #Total number of warnings = 2
[12/07 19:16:26    465s] #Number of fails = 0
[12/07 19:16:26    465s] #Total number of fails = 0
[12/07 19:16:26    465s] #Complete route_global_detail on Thu Dec  7 19:16:26 2023
[12/07 19:16:26    465s] #
[12/07 19:16:26    465s] ### Time Record (route_global_detail) is uninstalled.
[12/07 19:16:26    465s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/07 19:16:26    465s] 
[12/07 19:16:26    465s] route_global_detail
[12/07 19:16:26    465s] 
[12/07 19:16:26    465s] #Start route_global_detail on Thu Dec  7 19:16:26 2023
[12/07 19:16:26    465s] #
[12/07 19:16:26    465s] ### Time Record (route_global_detail) is installed.
[12/07 19:16:26    465s] ### Time Record (Pre Callback) is installed.
[12/07 19:16:26    465s] Saved RC grid cleaned up.
[12/07 19:16:26    465s] ### Time Record (Pre Callback) is uninstalled.
[12/07 19:16:26    465s] ### Time Record (DB Import) is installed.
[12/07 19:16:26    465s] ### Time Record (Timing Data Generation) is installed.
[12/07 19:16:26    465s] #Generating timing data, please wait...
[12/07 19:16:26    465s] ### run_trial_route starts on Thu Dec  7 19:16:26 2023 with memory = 1626.84 (MB), peak = 2092.79 (MB)
[12/07 19:16:26    465s] #32145 total nets, 14 already routed, 14 will ignore in trialRoute
[12/07 19:16:27    466s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:2.0 GB
[12/07 19:16:27    466s] ### dump_timing_file starts on Thu Dec  7 19:16:27 2023 with memory = 1637.20 (MB), peak = 2092.79 (MB)
[12/07 19:16:27    466s] ### extractRC starts on Thu Dec  7 19:16:27 2023 with memory = 1632.27 (MB), peak = 2092.79 (MB)
[12/07 19:16:28    467s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:16:28    467s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[12/07 19:16:28    467s] ### view func_default is active and enabled.
[12/07 19:16:28    467s] 0 out of 1 active views are pruned
[12/07 19:16:28    467s] ### generate_timing_data starts on Thu Dec  7 19:16:28 2023 with memory = 1624.22 (MB), peak = 2092.79 (MB)
[12/07 19:16:28    467s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1624.22 (MB), peak = 2092.79 (MB)
[12/07 19:16:28    467s] #Reporting timing...
[12/07 19:16:28    467s] ### report_timing starts on Thu Dec  7 19:16:28 2023 with memory = 1638.73 (MB), peak = 2092.79 (MB)
[12/07 19:16:34    473s] ### report_timing cpu:00:00:06, real:00:00:06, mem:1.6 GB, peak:2.0 GB
[12/07 19:16:34    473s] ###############################################################
[12/07 19:16:34    473s] #  Generated by:      Cadence Innovus 21.18-s099_1
[12/07 19:16:34    473s] #  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
[12/07 19:16:34    473s] #  Generated on:      Thu Dec  7 19:16:34 2023
[12/07 19:16:34    473s] #  Design:            filter_top
[12/07 19:16:34    473s] #  Command:           route_design
[12/07 19:16:34    473s] ###############################################################
[12/07 19:16:35    474s] ### generate_net_cdm_timing starts on Thu Dec  7 19:16:35 2023 with memory = 1676.95 (MB), peak = 2092.79 (MB)
[12/07 19:16:35    474s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
[12/07 19:16:35    474s] #Stage 1: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1676.94 (MB), peak = 2092.79 (MB)
[12/07 19:16:35    474s] #Library Standard Delay: 9.90ps
[12/07 19:16:35    474s] #Slack threshold: 19.80ps
[12/07 19:16:35    474s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[12/07 19:16:35    474s] ### Use bna from skp: 0
[12/07 19:16:35    474s] #*** Analyzed 0 timing critical paths, and collected 0.
[12/07 19:16:35    474s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1676.99 (MB), peak = 2092.79 (MB)
[12/07 19:16:35    474s] 
[12/07 19:16:35    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:16:35    474s] TLC MultiMap info (StdDelay):
[12/07 19:16:35    474s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:16:35    474s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:16:35    474s]  Setting StdDelay to: 9.9ps
[12/07 19:16:35    474s] 
[12/07 19:16:35    474s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:16:35    474s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:16:36    475s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1684.79 (MB), peak = 2092.79 (MB)
[12/07 19:16:36    475s] #Default setup view is reset to func_default.
[12/07 19:16:36    475s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1684.80 (MB), peak = 2092.79 (MB)
[12/07 19:16:36    475s] ### generate_timing_data cpu:00:00:08, real:00:00:08, mem:1.6 GB, peak:2.0 GB
[12/07 19:16:36    475s] #Current view: func_default 
[12/07 19:16:36    475s] #Current enabled view: func_default 
[12/07 19:16:37    476s] ### dump_timing_file cpu:00:00:09, real:00:00:09, mem:1.6 GB, peak:2.0 GB
[12/07 19:16:37    476s] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1684.04 (MB), peak = 2092.79 (MB)
[12/07 19:16:37    476s] #Done generating timing data.
[12/07 19:16:37    476s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 19:16:37    476s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 19:16:37    476s] ### Net info: total nets: 32215
[12/07 19:16:37    476s] ### Net info: dirty nets: 0
[12/07 19:16:37    476s] ### Net info: marked as disconnected nets: 0
[12/07 19:16:37    476s] ### Net info: fully routed nets: 14
[12/07 19:16:37    476s] ### Net info: trivial (< 2 pins) nets: 164
[12/07 19:16:37    476s] ### Net info: unrouted nets: 32037
[12/07 19:16:37    476s] ### Net info: re-extraction nets: 0
[12/07 19:16:37    476s] ### Net info: ignored nets: 0
[12/07 19:16:37    476s] ### Net info: skip routing nets: 0
[12/07 19:16:37    476s] #num needed restored net=0
[12/07 19:16:37    476s] #need_extraction net=0 (total=32215)
[12/07 19:16:37    476s] ### import design signature (24): route=1336335070 fixed_route=662324628 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2041601167 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=1657514047 pin_access=740318757 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:16:37    476s] ### Time Record (DB Import) is uninstalled.
[12/07 19:16:37    476s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[12/07 19:16:37    476s] #RTESIG:78da95d43d4fc330100660667ec529ed10a436dc9ded385e41ac802a60ad0271db48f990
[12/07 19:16:37    476s] #       1267e0df63c454d4c64ec6f8d1f9f2e6ecd5fae36907095346c5764463f604cf3b16a851
[12/07 19:16:37    476s] #       6fc92875cfb4f74bef0fc9ed6afdf2faa60b3894cd6821fdecfb6603d57757b6f51754f6
[12/07 19:16:37    476s] #       504e8d83d13a5777c7bb3f2d1097704d0849ebdfd78f934b201ddde01737308d76f8478d
[12/07 19:16:37    476s] #       944b2a139238f7176a1261016e98e68d3837817d4989655c2fe12c73c00c15fa07d243d3
[12/07 19:16:37    476s] #       97ee72d7ac7db2a7fa789a4fd5bbc8820245302ac9269cb9940224a475e7ecd10ed74c0e
[12/07 19:16:37    476s] #       5b46df18061b939a41c5410994a908680838a6a24219cc44918a303ac284475529133639
[12/07 19:16:37    476s] #       858d1f0a939988000c078be51871107334fe22b0553db58181cd29fc8ddae451c35f187f
[12/07 19:16:37    476s] #       48465776553954deda6e6aaf4982a4eb3b3ba79838f8aff9f73a89e88d19fd8e41138cdf
[12/07 19:16:37    476s] #       9bb99e6e7e00066ad883
[12/07 19:16:37    476s] #
[12/07 19:16:37    476s] ### Time Record (Data Preparation) is installed.
[12/07 19:16:37    476s] #RTESIG:78da9594cd4ec330108439f314abb48720b561776dc7f115c41550055cab40dc36527ea4
[12/07 19:16:37    476s] #       c439f0f618381595d8c931fe349e1d8fbd5abf3dec2061caa8d88e68cc9ee071c70235ea
[12/07 19:16:37    476s] #       2d19a56e99f67ee9f52eb95ead9f9e5f740187b2192da4ef7ddf6ca0faeccab6fe80ca1e
[12/07 19:16:37    476s] #       caa971305ae7eaee78f34b0bc425b82684a4f5ffebfbc925908e6ef08b1b98463bfc418d
[12/07 19:16:37    476s] #       944b9409499cf3173489b000374cf38c386702fb9212cb70bd0467990366a8d07f901e9a
[12/07 19:16:37    476s] #       be74975db3f6c99eeae3693e55cf450a0a14c1a8249b70e6520a9090d69db3473bfcc7e4
[12/07 19:16:37    476s] #       b065f4c630684c6a0615074aa04c45808680631415ca60268a5404a32398705595326126
[12/07 19:16:37    476s] #       a730e34b6132131180e1a0588e11173147e31f025bd5531b286c4ee119b5c9a3ca5f187f
[12/07 19:16:37    476s] #       494657765539549eb5ddd4fe4712245ddfd959ca0805c9cfacf31b3371b014fcfdee440c
[12/07 19:16:37    476s] #       c18cde5a90099e9367e63c5d7d01d0b2e539
[12/07 19:16:37    476s] #
[12/07 19:16:37    476s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:16:37    476s] ### Time Record (Global Routing) is installed.
[12/07 19:16:37    476s] ### Time Record (Global Routing) is uninstalled.
[12/07 19:16:37    476s] ### Time Record (Data Preparation) is installed.
[12/07 19:16:37    476s] #Start routing data preparation on Thu Dec  7 19:16:37 2023
[12/07 19:16:37    476s] #
[12/07 19:16:37    476s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:37    476s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:37    476s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:37    476s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:37    476s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:37    476s] #Build and mark too close pins for the same net.
[12/07 19:16:37    476s] ### Time Record (Cell Pin Access) is installed.
[12/07 19:16:37    476s] #Initial pin access analysis.
[12/07 19:16:37    476s] #Detail pin access analysis.
[12/07 19:16:37    476s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 19:16:38    477s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/07 19:16:38    477s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:16:38    477s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/07 19:16:38    477s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/07 19:16:38    477s] #Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
[12/07 19:16:38    477s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[12/07 19:16:38    477s] #pin_access_rlayer=2(Metal2)
[12/07 19:16:38    477s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[12/07 19:16:38    477s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 19:16:38    477s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1689.82 (MB), peak = 2092.79 (MB)
[12/07 19:16:38    477s] #Regenerating Ggrids automatically.
[12/07 19:16:38    477s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/07 19:16:38    477s] #Using automatically generated G-grids.
[12/07 19:16:39    478s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:16:39    478s] #Done routing data preparation.
[12/07 19:16:39    478s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1694.39 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Summary of active signal nets routing constraints set by OPT:
[12/07 19:16:39    478s] #	preferred routing layers      : 0
[12/07 19:16:39    478s] #	preferred routing layer effort: 0
[12/07 19:16:39    478s] #	preferred extra space         : 0
[12/07 19:16:39    478s] #	preferred multi-cut via       : 0
[12/07 19:16:39    478s] #	avoid detour                  : 0
[12/07 19:16:39    478s] #	expansion ratio               : 0
[12/07 19:16:39    478s] #	net priority                  : 0
[12/07 19:16:39    478s] #	s2s control                   : 0
[12/07 19:16:39    478s] #	avoid chaining                : 0
[12/07 19:16:39    478s] #	inst-based stacking via       : 0
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Summary of active signal nets routing constraints set by USER:
[12/07 19:16:39    478s] #	preferred routing layers      : 0
[12/07 19:16:39    478s] #	preferred routing layer effort     : 0
[12/07 19:16:39    478s] #	preferred extra space              : 0
[12/07 19:16:39    478s] #	preferred multi-cut via            : 0
[12/07 19:16:39    478s] #	avoid detour                       : 0
[12/07 19:16:39    478s] #	net weight                         : 0
[12/07 19:16:39    478s] #	avoid chaining                     : 0
[12/07 19:16:39    478s] #	cell-based stacking via (required) : 0
[12/07 19:16:39    478s] #	cell-based stacking via (optional) : 0
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Start timing driven prevention iteration...
[12/07 19:16:39    478s] ### td_prevention_read_timing_data starts on Thu Dec  7 19:16:39 2023 with memory = 1694.39 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #----------------------------------------------------
[12/07 19:16:39    478s] # Summary of active signal nets routing constraints
[12/07 19:16:39    478s] #+--------------------------+-----------+
[12/07 19:16:39    478s] #+--------------------------+-----------+
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #----------------------------------------------------
[12/07 19:16:39    478s] #Done timing-driven prevention
[12/07 19:16:39    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1697.40 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### Time Record (Data Preparation) is installed.
[12/07 19:16:39    478s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[12/07 19:16:39    478s] #Total number of routable nets = 32051.
[12/07 19:16:39    478s] #Total number of nets in the design = 32215.
[12/07 19:16:39    478s] #32037 routable nets do not have any wires.
[12/07 19:16:39    478s] #14 routable nets have routed wires.
[12/07 19:16:39    478s] #32037 nets will be global routed.
[12/07 19:16:39    478s] #14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 19:16:39    478s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:39    478s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:39    478s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:39    478s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:39    478s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:39    478s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:16:39    478s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:16:39    478s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:16:39    478s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:16:39    478s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:16:39    478s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:16:39    478s] ### Time Record (Global Routing) is installed.
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Finished routing data preparation on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Cpu time = 00:00:00
[12/07 19:16:39    478s] #Elapsed time = 00:00:00
[12/07 19:16:39    478s] #Increased memory = 0.05 (MB)
[12/07 19:16:39    478s] #Total memory = 1697.68 (MB)
[12/07 19:16:39    478s] #Peak memory = 2092.79 (MB)
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Start global routing on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Start global routing initialization on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Number of eco nets is 0
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Start global routing data preparation on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  7 19:16:39 2023 with memory = 1697.84 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### init_is_bin_blocked starts on Thu Dec  7 19:16:39 2023 with memory = 1697.85 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] #Start routing resource analysis on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  7 19:16:39 2023 with memory = 1701.05 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### adjust_flow_cap starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### adjust_flow_per_partial_route_obs starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### set_via_blocked starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### copy_flow starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### report_flow_cap starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### analyze_m2_tracks starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] #Routing resource analysis is done on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #  Resource Analysis:
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 19:16:39    478s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 19:16:39    478s] #  --------------------------------------------------------------
[12/07 19:16:39    478s] #  Metal2         V        1421         350       15376     1.80%
[12/07 19:16:39    478s] #  Metal3         H        1737         122       15376     0.00%
[12/07 19:16:39    478s] #  Metal4         V        1422         349       15376     1.80%
[12/07 19:16:39    478s] #  Metal5         H        1751         108       15376     0.00%
[12/07 19:16:39    478s] #  Metal6         V        1429         342       15376     1.80%
[12/07 19:16:39    478s] #  Metal7         H        1752         107       15376     0.00%
[12/07 19:16:39    478s] #  Metal8         V        1231         540       15376     4.66%
[12/07 19:16:39    478s] #  Metal9         H        1259         600       15376    15.40%
[12/07 19:16:39    478s] #  Metal10        V         708           0       15376     0.00%
[12/07 19:16:39    478s] #  Metal11        H         743           0       15376     0.00%
[12/07 19:16:39    478s] #  --------------------------------------------------------------
[12/07 19:16:39    478s] #  Total                  13454      13.96%      153760     2.54%
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #  14 nets (0.04%) with 1 preferred extra spacing.
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### report_initial_resource starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### mark_pg_pins_accessibility starts on Thu Dec  7 19:16:39 2023 with memory = 1701.64 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### set_net_region starts on Thu Dec  7 19:16:39 2023 with memory = 1701.65 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Global routing data preparation is done on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.66 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] ### prepare_level starts on Thu Dec  7 19:16:39 2023 with memory = 1701.67 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### init level 1 starts on Thu Dec  7 19:16:39 2023 with memory = 1701.68 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### Level 1 hgrid = 124 X 124
[12/07 19:16:39    478s] ### prepare_level_flow starts on Thu Dec  7 19:16:39 2023 with memory = 1701.72 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Global routing initialization is done on Thu Dec  7 19:16:39 2023
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.72 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] #
[12/07 19:16:39    478s] #Skip 1/3 round for no nets in the round...
[12/07 19:16:39    478s] #Skip 2/3 round for no nets in the round...
[12/07 19:16:39    478s] #Route nets in 3/3 round...
[12/07 19:16:39    478s] #start global routing iteration 1...
[12/07 19:16:39    478s] ### init_flow_edge starts on Thu Dec  7 19:16:39 2023 with memory = 1701.78 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### cal_flow starts on Thu Dec  7 19:16:39 2023 with memory = 1703.40 (MB), peak = 2092.79 (MB)
[12/07 19:16:39    478s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:16:39    478s] ### routing at level 1 (topmost level) iter 0
[12/07 19:17:04    503s] ### measure_qor starts on Thu Dec  7 19:17:04 2023 with memory = 1801.62 (MB), peak = 2092.79 (MB)
[12/07 19:17:04    503s] ### measure_congestion starts on Thu Dec  7 19:17:04 2023 with memory = 1801.63 (MB), peak = 2092.79 (MB)
[12/07 19:17:04    503s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:04    503s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:04    503s] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1765.97 (MB), peak = 2092.79 (MB)
[12/07 19:17:04    503s] #
[12/07 19:17:04    503s] #start global routing iteration 2...
[12/07 19:17:04    503s] ### routing at level 1 (topmost level) iter 1
[12/07 19:17:09    508s] ### measure_qor starts on Thu Dec  7 19:17:09 2023 with memory = 1801.86 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### measure_congestion starts on Thu Dec  7 19:17:09 2023 with memory = 1801.86 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1766.38 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] ### route_end starts on Thu Dec  7 19:17:09 2023 with memory = 1766.39 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[12/07 19:17:09    508s] #Total number of routable nets = 32051.
[12/07 19:17:09    508s] #Total number of nets in the design = 32215.
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] #32051 routable nets have routed wires.
[12/07 19:17:09    508s] #14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] #Routed nets constraints summary:
[12/07 19:17:09    508s] #-----------------------------
[12/07 19:17:09    508s] #        Rules   Unconstrained  
[12/07 19:17:09    508s] #-----------------------------
[12/07 19:17:09    508s] #      Default           32037  
[12/07 19:17:09    508s] #-----------------------------
[12/07 19:17:09    508s] #        Total           32037  
[12/07 19:17:09    508s] #-----------------------------
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] #Routing constraints summary of the whole design:
[12/07 19:17:09    508s] #------------------------------------------------
[12/07 19:17:09    508s] #        Rules   Pref Extra Space   Unconstrained  
[12/07 19:17:09    508s] #------------------------------------------------
[12/07 19:17:09    508s] #      Default                 14           32037  
[12/07 19:17:09    508s] #------------------------------------------------
[12/07 19:17:09    508s] #        Total                 14           32037  
[12/07 19:17:09    508s] #------------------------------------------------
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] ### adjust_flow_per_partial_route_obs starts on Thu Dec  7 19:17:09 2023 with memory = 1766.39 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### cal_base_flow starts on Thu Dec  7 19:17:09 2023 with memory = 1766.39 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### init_flow_edge starts on Thu Dec  7 19:17:09 2023 with memory = 1766.39 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### cal_flow starts on Thu Dec  7 19:17:09 2023 with memory = 1766.39 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### report_overcon starts on Thu Dec  7 19:17:09 2023 with memory = 1766.41 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s]   Flow/Cap--------------     0.56  [12/07 19:17:09    508s] #
[12/07 19:17:09    508s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] #                 OverCon       OverCon       OverCon       OverCon          
[12/07 19:17:09    508s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/07 19:17:09    508s] #     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
[12/07 19:17:09    508s] #  --------------------------------------------------------------------------
[12/07 19:17:09    508s] #  Metal2      637(4.14%)     93(0.60%)      2(0.01%)      1(0.01%)   (4.77%)
     0.47       0.37       0.13       0.20       0.06       0.00       0.00  [12/07 19:17:09    508s] #  Metal3       19(0.12%)      1(0.01%)      0(0.00%)      0(0.00%)   (0.13%)
[12/07 19:17:09    508s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 19:17:09    508s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 19:17:09    508s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 19:17:09    508s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 19:17:09    508s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 19:17:09    508s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.00       0.00  --------------### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### cal_base_flow starts on Thu Dec  7 19:17:09 2023 with memory = 1766.43 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### init_flow_edge starts on Thu Dec  7 19:17:09 2023 with memory = 1766.43 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 19:17:09    508s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/07 19:17:09    508s] #  --------------------------------------------------------------------------
[12/07 19:17:09    508s] #     Total    656(0.44%)     94(0.06%)      2(0.00%)      1(0.00%)   (0.50%)
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
[12/07 19:17:09    508s] #  Overflow after GR: 0.01% H + 0.49% V
[12/07 19:17:09    508s] #
[12/07 19:17:09    508s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### cal_flow starts on Thu Dec  7 19:17:09 2023 with memory = 1766.43 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:09    508s] ### generate_cong_map_content starts on Thu Dec  7 19:17:09 2023 with memory = 1766.43 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] ### Sync with Inovus CongMap starts on Thu Dec  7 19:17:09 2023 with memory = 1766.79 (MB), peak = 2092.79 (MB)
[12/07 19:17:09    508s] OPERPROF: Starting HotSpotCal at level 1, MEM:2350.5M, EPOCH TIME: 1701994629.992619
[12/07 19:17:09    508s] #Hotspot report including placement blocked areas
[12/07 19:17:09    508s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 19:17:09    508s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/07 19:17:09    508s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 19:17:10    508s] [hotspot] |   Metal2(V)    |              2.00 |             14.00 |   129.96   225.72   136.80   239.40 |
[12/07 19:17:10    508s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[12/07 19:17:10    508s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 19:17:10    508s] [hotspot] |      worst     | (Metal2)     2.00 | (Metal2)    14.00 |                                     |
[12/07 19:17:10    508s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 19:17:10    508s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:17:10    508s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 19:17:10    508s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.025, MEM:2350.5M, EPOCH TIME: 1701994630.017952
[12/07 19:17:10    508s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    508s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    508s] ### update starts on Thu Dec  7 19:17:10 2023 with memory = 1765.49 (MB), peak = 2092.79 (MB)
[12/07 19:17:10    508s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/07 19:17:10    508s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 19:17:10    508s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/07 19:17:10    508s] #Complete Global Routing.
[12/07 19:17:10    508s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:17:10    508s] #Total wire length = 361821 um.
[12/07 19:17:10    508s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal2 = 82415 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal3 = 146733 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal4 = 83805 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal5 = 41668 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal6 = 7095 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal7 = 105 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:17:10    508s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:17:10    508s] #Total number of vias = 168292
[12/07 19:17:10    508s] #Up-Via Summary (total 168292):
[12/07 19:17:10    508s] #           
[12/07 19:17:10    508s] #-----------------------
[12/07 19:17:10    508s] # Metal1          86740
[12/07 19:17:10    508s] # Metal2          60379
[12/07 19:17:10    508s] # Metal3          16653
[12/07 19:17:10    508s] # Metal4           4137
[12/07 19:17:10    508s] # Metal5            381
[12/07 19:17:10    508s] # Metal6              2
[12/07 19:17:10    508s] #-----------------------
[12/07 19:17:10    508s] #                168292 
[12/07 19:17:10    508s] #
[12/07 19:17:10    508s] #Total number of involved regular nets 2017
[12/07 19:17:10    508s] #Maximum src to sink distance  525.2
[12/07 19:17:10    508s] #Average of max src_to_sink distance  57.6
[12/07 19:17:10    508s] #Average of ave src_to_sink distance  36.2
[12/07 19:17:10    508s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    508s] ### report_overcon starts on Thu Dec  7 19:17:10 2023 with memory = 1765.49 (MB), peak = 2092.79 (MB)
[12/07 19:17:10    508s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    508s] ### report_overcon starts on Thu Dec  7 19:17:10 2023 with memory = 1765.49 (MB), peak = 2092.79 (MB)
[12/07 19:17:10    508s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    508s] #Max overcon = 7 tracks.
[12/07 19:17:10    508s] #Total overcon = 0.50%.
[12/07 19:17:10    508s] #Worst layer Gcell overcon rate = 0.13%.
[12/07 19:17:10    508s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    509s] ### global_route design signature (27): route=441909870 net_attr=1293082469
[12/07 19:17:10    509s] #
[12/07 19:17:10    509s] #Global routing statistics:
[12/07 19:17:10    509s] ### Time Record (Global Routing) is uninstalled.
[12/07 19:17:10    509s] ### Time Record (Data Preparation) is installed.
[12/07 19:17:10    509s] #Cpu time = 00:00:31
[12/07 19:17:10    509s] #Elapsed time = 00:00:31
[12/07 19:17:10    509s] #Increased memory = 67.82 (MB)
[12/07 19:17:10    509s] #Total memory = 1765.49 (MB)
[12/07 19:17:10    509s] #Peak memory = 2092.79 (MB)
[12/07 19:17:10    509s] #
[12/07 19:17:10    509s] #Finished global routing on Thu Dec  7 19:17:10 2023
[12/07 19:17:10    509s] #
[12/07 19:17:10    509s] #
[12/07 19:17:10    509s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:17:10    509s] ### track-assign external-init starts on Thu Dec  7 19:17:10 2023 with memory = 1763.26 (MB), peak = 2092.79 (MB)
[12/07 19:17:10    509s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:10    509s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:10    509s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:10    509s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:10    509s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:10    509s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:10    509s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:10    509s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:10    509s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:10    509s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:10    509s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:10    509s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:10    509s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    509s] ### track-assign engine-init starts on Thu Dec  7 19:17:10 2023 with memory = 1763.27 (MB), peak = 2092.79 (MB)
[12/07 19:17:10    509s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:10    509s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1763.26 (MB), peak = 2092.79 (MB)
[12/07 19:17:10    509s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:10    509s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:10    509s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:10    509s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:10    509s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:10    509s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:10    509s] ### track-assign core-engine starts on Thu Dec  7 19:17:10 2023 with memory = 1763.33 (MB), peak = 2092.79 (MB)
[12/07 19:17:10    509s] #Start Track Assignment.
[12/07 19:17:12    511s] #Done with 41641 horizontal wires in 4 hboxes and 34630 vertical wires in 4 hboxes.
[12/07 19:17:15    513s] #Done with 9904 horizontal wires in 4 hboxes and 8727 vertical wires in 4 hboxes.
[12/07 19:17:15    514s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[12/07 19:17:15    514s] #
[12/07 19:17:15    514s] #Track assignment summary:
[12/07 19:17:15    514s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/07 19:17:15    514s] #------------------------------------------------------------------------
[12/07 19:17:15    514s] # Metal2     80310.77 	  0.10%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal3    141633.35 	  0.21%  	  0.00% 	  0.01%
[12/07 19:17:15    514s] # Metal4     80575.22 	  0.03%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal5     41615.91 	  0.00%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal6      7064.71 	  0.00%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal7       105.53 	  0.00%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:17:15    514s] #------------------------------------------------------------------------
[12/07 19:17:15    514s] # All      351305.50  	  0.12% 	  0.00% 	  0.00%
[12/07 19:17:15    514s] #Complete Track Assignment.
[12/07 19:17:15    514s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:17:15    514s] #Total wire length = 354672 um.
[12/07 19:17:15    514s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal2 = 79767 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal3 = 143723 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal4 = 82395 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal5 = 41626 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal6 = 7055 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal7 = 105 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:17:15    514s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:17:15    514s] #Total number of vias = 168292
[12/07 19:17:15    514s] #Up-Via Summary (total 168292):
[12/07 19:17:15    514s] #           
[12/07 19:17:15    514s] #-----------------------
[12/07 19:17:15    514s] # Metal1          86740
[12/07 19:17:15    514s] # Metal2          60379
[12/07 19:17:15    514s] # Metal3          16653
[12/07 19:17:15    514s] # Metal4           4137
[12/07 19:17:15    514s] # Metal5            381
[12/07 19:17:15    514s] # Metal6              2
[12/07 19:17:15    514s] #-----------------------
[12/07 19:17:15    514s] #                168292 
[12/07 19:17:15    514s] #
[12/07 19:17:15    514s] ### track_assign design signature (30): route=911086426
[12/07 19:17:15    514s] ### track-assign core-engine cpu:00:00:05, real:00:00:05, mem:1.7 GB, peak:2.0 GB
[12/07 19:17:15    514s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:15    514s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1763.55 (MB), peak = 2092.79 (MB)
[12/07 19:17:15    514s] #
[12/07 19:17:15    514s] ### update_timing_after_routing starts on Thu Dec  7 19:17:15 2023 with memory = 1764.30 (MB), peak = 2092.79 (MB)
[12/07 19:17:15    514s] ### Time Record (Timing Data Generation) is installed.
[12/07 19:17:15    514s] #number of short segments in preferred routing layers
[12/07 19:17:15    514s] #	
[12/07 19:17:15    514s] #	
[12/07 19:17:15    514s] #
[12/07 19:17:15    514s] #Start post global route fixing for timing critical nets ...
[12/07 19:17:15    514s] #
[12/07 19:17:15    514s] #* Updating design timing data...
[12/07 19:17:15    514s] #Extracting RC...
[12/07 19:17:15    514s] Un-suppress "**WARN ..." messages.
[12/07 19:17:15    514s] #
[12/07 19:17:15    514s] #Start tQuantus RC extraction...
[12/07 19:17:15    514s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[12/07 19:17:15    514s] #Extract in track assign mode
[12/07 19:17:15    514s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:15    514s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:15    514s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:15    514s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:15    514s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:15    514s] #Start building rc corner(s)...
[12/07 19:17:15    514s] #Number of RC Corner = 1
[12/07 19:17:15    514s] #Corner default_rc /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
[12/07 19:17:15    514s] #(i=11, n=11 2000)
[12/07 19:17:15    514s] #METAL_1 -> Metal1 (1)
[12/07 19:17:15    514s] #METAL_2 -> Metal2 (2)
[12/07 19:17:15    514s] #METAL_3 -> Metal3 (3)
[12/07 19:17:15    514s] #METAL_4 -> Metal4 (4)
[12/07 19:17:15    514s] #METAL_5 -> Metal5 (5)
[12/07 19:17:15    514s] #METAL_6 -> Metal6 (6)
[12/07 19:17:15    514s] #METAL_7 -> Metal7 (7)
[12/07 19:17:15    514s] #METAL_8 -> Metal8 (8)
[12/07 19:17:15    514s] #METAL_9 -> Metal9 (9)
[12/07 19:17:15    514s] #METAL_10 -> Metal10 (10)
[12/07 19:17:15    514s] #METAL_11 -> Metal11 (11)
[12/07 19:17:15    514s] #SADV_On
[12/07 19:17:15    514s] # Corner(s) : 
[12/07 19:17:15    514s] #default_rc [125.00]
[12/07 19:17:16    515s] # Corner id: 0
[12/07 19:17:16    515s] # Layout Scale: 1.000000
[12/07 19:17:16    515s] # Has Metal Fill model: yes
[12/07 19:17:16    515s] # Temperature was set
[12/07 19:17:16    515s] # Temperature : 125.000000
[12/07 19:17:16    515s] # Ref. Temp   : 25.000000
[12/07 19:17:16    515s] #SADV_Off
[12/07 19:17:16    515s] #total pattern=286 [11, 792]
[12/07 19:17:16    515s] #Generating the tQuantus model file automatically.
[12/07 19:17:16    515s] #num_tile=24090 avg_aspect_ratio=2.082489 
[12/07 19:17:16    515s] #Vertical num_row 55 per_row= 432 halo= 12000 
[12/07 19:17:16    515s] #hor_num_col = 63 final aspect_ratio= 1.726033
[12/07 19:17:33    532s] #Build RC corners: cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1870.87 (MB), peak = 2092.79 (MB)
[12/07 19:17:34    533s] #Finish check_net_pin_list step Enter extract
[12/07 19:17:34    533s] #Start init net ripin tree building
[12/07 19:17:34    533s] #Finish init net ripin tree building
[12/07 19:17:34    533s] #Cpu time = 00:00:00
[12/07 19:17:34    533s] #Elapsed time = 00:00:00
[12/07 19:17:34    533s] #Increased memory = 0.19 (MB)
[12/07 19:17:34    533s] #Total memory = 1875.12 (MB)
[12/07 19:17:34    533s] #Peak memory = 2092.79 (MB)
[12/07 19:17:34    533s] ### track-assign external-init starts on Thu Dec  7 19:17:34 2023 with memory = 1875.13 (MB), peak = 2092.79 (MB)
[12/07 19:17:34    533s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:34    533s] #begin processing metal fill model file
[12/07 19:17:34    533s] #end processing metal fill model file
[12/07 19:17:34    533s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:34    533s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:34    533s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:34    533s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:34    533s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:34    533s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:34    533s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:34    533s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:34    533s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:34    533s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:34    533s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:34    533s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:34    533s] ### track-assign engine-init starts on Thu Dec  7 19:17:34 2023 with memory = 1875.13 (MB), peak = 2092.79 (MB)
[12/07 19:17:34    533s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:34    533s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:34    533s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:34    533s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:34    533s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:34    533s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:34    533s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:34    533s] #
[12/07 19:17:34    533s] #Start Post Track Assignment Wire Spread.
[12/07 19:17:36    535s] #Done with 14557 horizontal wires in 4 hboxes and 10600 vertical wires in 4 hboxes.
[12/07 19:17:36    535s] #Complete Post Track Assignment Wire Spread.
[12/07 19:17:36    535s] #
[12/07 19:17:36    535s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:36    535s] #Length limit = 200 pitches
[12/07 19:17:36    535s] #opt mode = 2
[12/07 19:17:36    535s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:36    535s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:36    535s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:36    535s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:36    535s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:36    535s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:36    535s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:36    535s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:36    535s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:36    535s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:37    535s] #Finish check_net_pin_list step Fix net pin list
[12/07 19:17:37    535s] #Start generate extraction boxes.
[12/07 19:17:37    535s] #
[12/07 19:17:37    535s] #Extract using 30 x 30 Hboxes
[12/07 19:17:37    535s] #6x6 initial hboxes
[12/07 19:17:37    535s] #Use area based hbox pruning.
[12/07 19:17:37    535s] #0/0 hboxes pruned.
[12/07 19:17:37    535s] #Complete generating extraction boxes.
[12/07 19:17:37    535s] #Extract 17 hboxes with single thread on machine with  Xeon 2.39GHz 16384KB Cache 4CPU...
[12/07 19:17:37    535s] #Process 0 special clock nets for rc extraction
[12/07 19:17:37    536s] #Total 32051 nets were built. 542 nodes added to break long wires. 0 net(s) have incomplete routes.
[12/07 19:17:43    542s] #Run Statistics for Extraction:
[12/07 19:17:43    542s] #   Cpu time = 00:00:07, elapsed time = 00:00:07 .
[12/07 19:17:43    542s] #   Increased memory =    38.41 (MB), total memory =  1913.66 (MB), peak memory =  2092.79 (MB)
[12/07 19:17:43    542s] #
[12/07 19:17:43    542s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[12/07 19:17:43    542s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.71 (MB), peak = 2092.79 (MB)
[12/07 19:17:44    542s] #RC Statistics: 106721 Res, 66295 Ground Cap, 6320 XCap (Edge to Edge)
[12/07 19:17:44    542s] #RC V/H edge ratio: 0.42, Avg V/H Edge Length: 3070.50 (65935), Avg L-Edge Length: 12893.72 (22034)
[12/07 19:17:44    542s] #Register nets and terms for rcdb /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d
[12/07 19:17:44    542s] #Finish registering nets and terms for rcdb.
[12/07 19:17:44    542s] #Start writing RC data.
[12/07 19:17:44    543s] #Finish writing RC data
[12/07 19:17:44    543s] #Finish writing rcdb with 158563 nodes, 126512 edges, and 16300 xcaps
[12/07 19:17:44    543s] #542 inserted nodes are removed
[12/07 19:17:44    543s] ### track-assign external-init starts on Thu Dec  7 19:17:44 2023 with memory = 1890.15 (MB), peak = 2092.79 (MB)
[12/07 19:17:44    543s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:44    543s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[12/07 19:17:44    543s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:44    543s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:44    543s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:44    543s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:44    543s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:44    543s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:44    543s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:44    543s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:44    543s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:44    543s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:44    543s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:44    543s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:44    543s] ### track-assign engine-init starts on Thu Dec  7 19:17:44 2023 with memory = 1883.05 (MB), peak = 2092.79 (MB)
[12/07 19:17:44    543s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:44    543s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:44    543s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:44    543s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:44    543s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:44    543s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:44    543s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:44    543s] #Remove Post Track Assignment Wire Spread
[12/07 19:17:45    543s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:45    543s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d' for reading (mem: 2520.055M)
[12/07 19:17:45    543s] Restoring parasitic data from file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d' ...
[12/07 19:17:45    543s] Reading RCDB with compressed RC data.
[12/07 19:17:45    543s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d' for content verification (mem: 2520.055M)
[12/07 19:17:45    543s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d': 0 access done (mem: 2520.055M)
[12/07 19:17:45    543s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d': 0 access done (mem: 2520.055M)
[12/07 19:17:45    543s] Reading RCDB with compressed RC data.
[12/07 19:17:45    543s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d' for reading (mem: 2520.055M)
[12/07 19:17:45    543s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2520.055M)
[12/07 19:17:45    543s] Following multi-corner parasitics specified:
[12/07 19:17:45    543s] 	/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d (rcdb)
[12/07 19:17:45    543s] Reading RCDB with compressed RC data.
[12/07 19:17:45    543s] 		Cell filter_top has rcdb /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d specified
[12/07 19:17:45    543s] processing rcdb (/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d) for hinst (top) of cell (filter_top);
[12/07 19:17:45    543s] Cell filter_top, hinst 
[12/07 19:17:45    543s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/nr31472_Y1l0AS.rcdb.d': 0 access done (mem: 2520.055M)
[12/07 19:17:45    543s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2520.055M)
[12/07 19:17:45    543s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_CnWPW0.rcdb.d/filter_top.rcdb.d' for reading (mem: 2520.055M)
[12/07 19:17:45    543s] Reading RCDB with compressed RC data.
[12/07 19:17:47    545s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_CnWPW0.rcdb.d/filter_top.rcdb.d': 0 access done (mem: 2520.055M)
[12/07 19:17:47    545s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:02.0, current mem=2520.055M)
[12/07 19:17:47    545s] Done read_parasitics... (cpu: 0:00:02.3 real: 0:00:02.0 mem: 2520.055M)
[12/07 19:17:47    545s] #
[12/07 19:17:47    545s] #Restore RCDB.
[12/07 19:17:47    545s] ### track-assign external-init starts on Thu Dec  7 19:17:47 2023 with memory = 1884.82 (MB), peak = 2092.79 (MB)
[12/07 19:17:47    545s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:47    545s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:47    545s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:47    545s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:47    545s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:47    545s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:47    545s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:47    545s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:47    545s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:47    545s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:47    545s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:47    545s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:47    545s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:47    545s] ### track-assign engine-init starts on Thu Dec  7 19:17:47 2023 with memory = 1884.82 (MB), peak = 2092.79 (MB)
[12/07 19:17:47    545s] ### Time Record (Track Assignment) is installed.
[12/07 19:17:47    545s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:17:47    545s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:17:47    545s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:17:47    545s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:17:47    545s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:17:47    545s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:47    545s] #Remove Post Track Assignment Wire Spread
[12/07 19:17:47    546s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:17:47    546s] ### update_timing starts on Thu Dec  7 19:17:47 2023 with memory = 1882.41 (MB), peak = 2092.79 (MB)
[12/07 19:17:47    546s] #
[12/07 19:17:47    546s] #Complete tQuantus RC extraction.
[12/07 19:17:47    546s] #Cpu time = 00:00:32
[12/07 19:17:47    546s] #Elapsed time = 00:00:32
[12/07 19:17:47    546s] #Increased memory = 118.11 (MB)
[12/07 19:17:47    546s] #Total memory = 1882.41 (MB)
[12/07 19:17:47    546s] #Peak memory = 2092.79 (MB)
[12/07 19:17:47    546s] #
[12/07 19:17:47    546s] Un-suppress "**WARN ..." messages.
[12/07 19:17:47    546s] #RC Extraction Completed...
[12/07 19:17:47    546s] AAE_INFO: switching -siAware from false to true ...
[12/07 19:17:47    546s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/07 19:17:47    546s] ### generate_timing_data starts on Thu Dec  7 19:17:47 2023 with memory = 1864.69 (MB), peak = 2092.79 (MB)
[12/07 19:17:47    546s] #Reporting timing...
[12/07 19:17:48    546s] ### report_timing starts on Thu Dec  7 19:17:48 2023 with memory = 1864.71 (MB), peak = 2092.79 (MB)
[12/07 19:17:58    556s] ### report_timing cpu:00:00:09, real:00:00:10, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:58    556s] ###############################################################
[12/07 19:17:58    556s] #  Generated by:      Cadence Innovus 21.18-s099_1
[12/07 19:17:58    556s] #  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
[12/07 19:17:58    556s] #  Generated on:      Thu Dec  7 19:17:58 2023
[12/07 19:17:58    556s] #  Design:            filter_top
[12/07 19:17:58    556s] #  Command:           route_design
[12/07 19:17:58    556s] ###############################################################
[12/07 19:17:58    556s] ### generate_net_cdm_timing starts on Thu Dec  7 19:17:58 2023 with memory = 1890.45 (MB), peak = 2092.79 (MB)
[12/07 19:17:58    556s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 2.000 (ns)
[12/07 19:17:58    556s] #Stage 1: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1890.45 (MB), peak = 2092.79 (MB)
[12/07 19:17:58    556s] #Library Standard Delay: 9.90ps
[12/07 19:17:58    556s] #Slack threshold: 0.00ps
[12/07 19:17:58    556s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:17:58    556s] #*** Analyzed 0 timing critical paths, and collected 0.
[12/07 19:17:58    556s] ### Use bna from skp: 0
[12/07 19:17:58    556s] #Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1891.21 (MB), peak = 2092.79 (MB)
[12/07 19:17:58    557s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1891.85 (MB), peak = 2092.79 (MB)
[12/07 19:18:00    558s] Worst slack reported in the design = 0.290308 (late)
[12/07 19:18:00    558s] 
[12/07 19:18:00    558s] *** writeDesignTiming (0:00:01.4) ***
[12/07 19:18:00    558s] #Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1892.38 (MB), peak = 2092.79 (MB)
[12/07 19:18:00    558s] ### generate_timing_data cpu:00:00:12, real:00:00:12, mem:1.8 GB, peak:2.0 GB
[12/07 19:18:00    558s] Un-suppress "**WARN ..." messages.
[12/07 19:18:01    559s] #Number of victim nets: 0
[12/07 19:18:01    559s] #Number of aggressor nets: 0
[12/07 19:18:01    559s] #Number of weak nets: 0
[12/07 19:18:01    559s] #Number of critical nets: 0
[12/07 19:18:01    559s] #	level 1 [   0.0, -1000.0]: 0 nets
[12/07 19:18:01    559s] #	level 2 [   0.0, -1000.0]: 0 nets
[12/07 19:18:01    559s] #	level 3 [   0.0, -1000.0]: 0 nets
[12/07 19:18:01    559s] #Total number of nets: 32051
[12/07 19:18:01    559s] ### update_timing cpu:00:00:14, real:00:00:14, mem:1.8 GB, peak:2.0 GB
[12/07 19:18:01    559s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 19:18:01    559s] ### update_timing_after_routing cpu:00:00:45, real:00:00:46, mem:1.8 GB, peak:2.0 GB
[12/07 19:18:01    559s] ### run_free_timing_graph starts on Thu Dec  7 19:18:01 2023 with memory = 1891.64 (MB), peak = 2092.79 (MB)
[12/07 19:18:01    559s] ### Time Record (Timing Data Generation) is installed.
[12/07 19:18:01    559s] #Total number of significant detoured timing critical nets is 0
[12/07 19:18:01    559s] #Total number of selected detoured timing critical nets is 0
[12/07 19:18:01    559s] #
[12/07 19:18:01    559s] #----------------------------------------------------
[12/07 19:18:01    559s] # Summary of active signal nets routing constraints
[12/07 19:18:01    559s] #+--------------------------+-----------+
[12/07 19:18:01    559s] #+--------------------------+-----------+
[12/07 19:18:01    559s] #
[12/07 19:18:01    559s] #----------------------------------------------------
[12/07 19:18:01    560s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 19:18:01    560s] ### run_free_timing_graph cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:2.0 GB
[12/07 19:18:01    560s] ### run_build_timing_graph starts on Thu Dec  7 19:18:01 2023 with memory = 1573.91 (MB), peak = 2092.79 (MB)
[12/07 19:18:01    560s] ### Time Record (Timing Data Generation) is installed.
[12/07 19:18:02    560s] Current (total cpu=0:09:21, real=0:09:32, peak res=2092.8M, current mem=1826.8M)
[12/07 19:18:02    560s] filter_top
[12/07 19:18:02    560s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1838.0M, current mem=1838.0M)
[12/07 19:18:02    560s] Current (total cpu=0:09:21, real=0:09:32, peak res=2092.8M, current mem=1838.0M)
[12/07 19:18:02    560s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 19:18:02    560s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:18:02    560s] ### track-assign external-init starts on Thu Dec  7 19:18:02 2023 with memory = 1838.00 (MB), peak = 2092.79 (MB)
[12/07 19:18:02    560s] ### Time Record (Track Assignment) is installed.
[12/07 19:18:02    560s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:18:02    560s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:18:02    560s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:18:02    560s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:18:02    560s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:18:02    560s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:18:02    560s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:18:02    560s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:18:02    560s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:18:02    560s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:18:02    560s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:18:02    560s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:18:02    560s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.00 (MB), peak = 2092.79 (MB)
[12/07 19:18:02    560s] #* Importing design timing data...
[12/07 19:18:02    560s] #Number of victim nets: 0
[12/07 19:18:02    560s] #Number of aggressor nets: 0
[12/07 19:18:02    560s] #Number of weak nets: 0
[12/07 19:18:02    560s] #Number of critical nets: 0
[12/07 19:18:02    560s] #	level 1 [   0.0, -1000.0]: 0 nets
[12/07 19:18:02    560s] #	level 2 [   0.0, -1000.0]: 0 nets
[12/07 19:18:02    560s] #	level 3 [   0.0, -1000.0]: 0 nets
[12/07 19:18:02    560s] #Total number of nets: 32051
[12/07 19:18:02    560s] ### track-assign engine-init starts on Thu Dec  7 19:18:02 2023 with memory = 1838.00 (MB), peak = 2092.79 (MB)
[12/07 19:18:02    560s] ### Time Record (Track Assignment) is installed.
[12/07 19:18:02    560s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:18:02    560s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:18:02    560s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:18:02    560s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:18:02    560s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:18:02    560s] #
[12/07 19:18:02    560s] #timing driven effort level: 3
[12/07 19:18:02    560s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:18:02    560s] ### track-assign core-engine starts on Thu Dec  7 19:18:02 2023 with memory = 1838.00 (MB), peak = 2092.79 (MB)
[12/07 19:18:02    560s] #Start Track Assignment With Timing Driven.
[12/07 19:18:03    562s] #Done with 1373 horizontal wires in 4 hboxes and 1195 vertical wires in 4 hboxes.
[12/07 19:18:04    563s] #Done with 210 horizontal wires in 4 hboxes and 251 vertical wires in 4 hboxes.
[12/07 19:18:05    563s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[12/07 19:18:05    563s] #
[12/07 19:18:05    563s] #Track assignment summary:
[12/07 19:18:05    563s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/07 19:18:05    563s] #------------------------------------------------------------------------
[12/07 19:18:05    563s] # Metal2     80261.51 	  0.04%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal3    141572.22 	  0.18%  	  0.00% 	  0.01%
[12/07 19:18:05    563s] # Metal4     80557.82 	  0.02%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal5     41613.35 	  0.00%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal6      7064.17 	  0.00%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal7       105.53 	  0.00%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 19:18:05    563s] #------------------------------------------------------------------------
[12/07 19:18:05    563s] # All      351174.61  	  0.09% 	  0.00% 	  0.00%
[12/07 19:18:05    563s] #Complete Track Assignment With Timing Driven.
[12/07 19:18:05    563s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:18:05    563s] #Total wire length = 354617 um.
[12/07 19:18:05    563s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal2 = 79739 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal3 = 143695 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal4 = 82391 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal5 = 41632 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal6 = 7055 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal7 = 105 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:18:05    563s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:18:05    563s] #Total number of vias = 168292
[12/07 19:18:05    563s] #Up-Via Summary (total 168292):
[12/07 19:18:05    563s] #           
[12/07 19:18:05    563s] #-----------------------
[12/07 19:18:05    563s] # Metal1          86740
[12/07 19:18:05    563s] # Metal2          60379
[12/07 19:18:05    563s] # Metal3          16653
[12/07 19:18:05    563s] # Metal4           4137
[12/07 19:18:05    563s] # Metal5            381
[12/07 19:18:05    563s] # Metal6              2
[12/07 19:18:05    563s] #-----------------------
[12/07 19:18:05    563s] #                168292 
[12/07 19:18:05    563s] #
[12/07 19:18:05    563s] ### track-assign core-engine cpu:00:00:03, real:00:00:03, mem:1.8 GB, peak:2.0 GB
[12/07 19:18:05    563s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:18:05    563s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1838.23 (MB), peak = 2092.79 (MB)
[12/07 19:18:05    563s] #
[12/07 19:18:05    563s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 19:18:05    563s] #Cpu time = 00:01:27
[12/07 19:18:05    563s] #Elapsed time = 00:01:28
[12/07 19:18:05    563s] #Increased memory = 152.83 (MB)
[12/07 19:18:05    563s] #Total memory = 1838.23 (MB)
[12/07 19:18:05    563s] #Peak memory = 2092.79 (MB)
[12/07 19:18:05    563s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:18:05    563s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:18:05    563s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:18:05    563s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:18:05    563s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:18:05    563s] ### Time Record (Detail Routing) is installed.
[12/07 19:18:05    563s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:18:05    563s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:18:05    563s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:18:05    563s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:18:05    563s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:18:05    563s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:18:05    563s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:18:05    563s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:18:05    563s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:18:05    563s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:18:05    563s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:18:05    563s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:18:05    563s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:18:05    563s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:18:05    563s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:18:05    563s] #Start reading timing information from file .timing_file_31472.tif.gz ...
[12/07 19:18:05    564s] #Read in timing information for 30 ports, 23790 instances from timing file .timing_file_31472.tif.gz.
[12/07 19:18:05    564s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:18:06    564s] #
[12/07 19:18:06    564s] #Start Detail Routing..
[12/07 19:18:06    564s] #start initial detail routing ...
[12/07 19:18:06    564s] ### Design has 0 dirty nets, 18348 dirty-areas), has valid drcs
[12/07 19:20:10    684s] ### Gcell dirty-map stats: routing = 90.73%, drc-check-only = 2.09%, dirty-area = 78.38%
[12/07 19:20:10    684s] #   number of violations = 44
[12/07 19:20:10    684s] #
[12/07 19:20:10    684s] #    By Layer and Type :
[12/07 19:20:10    684s] #	         EOLSpc    Short   Totals
[12/07 19:20:10    684s] #	Metal1        1        0        1
[12/07 19:20:10    684s] #	Metal2        0       43       43
[12/07 19:20:10    684s] #	Totals        1       43       44
[12/07 19:20:10    684s] #cpu time = 00:02:01, elapsed time = 00:02:04, memory = 1838.59 (MB), peak = 2092.79 (MB)
[12/07 19:20:12    686s] #start 1st optimization iteration ...
[12/07 19:20:13    688s] ### Gcell dirty-map stats: routing = 90.73%, drc-check-only = 2.09%, dirty-area = 78.38%
[12/07 19:20:13    688s] #   number of violations = 36
[12/07 19:20:13    688s] #
[12/07 19:20:13    688s] #    By Layer and Type :
[12/07 19:20:13    688s] #	         MetSpc    Short   Totals
[12/07 19:20:13    688s] #	Metal1        0        0        0
[12/07 19:20:13    688s] #	Metal2        2       34       36
[12/07 19:20:13    688s] #	Totals        2       34       36
[12/07 19:20:13    688s] #    number of process antenna violations = 8
[12/07 19:20:13    688s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1838.69 (MB), peak = 2092.79 (MB)
[12/07 19:20:13    688s] #start 2nd optimization iteration ...
[12/07 19:20:15    689s] ### Gcell dirty-map stats: routing = 90.73%, drc-check-only = 2.09%, dirty-area = 78.38%
[12/07 19:20:15    689s] #   number of violations = 37
[12/07 19:20:15    689s] #
[12/07 19:20:15    689s] #    By Layer and Type :
[12/07 19:20:15    689s] #	         MetSpc    Short      Mar   Totals
[12/07 19:20:15    689s] #	Metal1        0        0        0        0
[12/07 19:20:15    689s] #	Metal2        5       31        1       37
[12/07 19:20:15    689s] #	Totals        5       31        1       37
[12/07 19:20:15    689s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1838.65 (MB), peak = 2092.79 (MB)
[12/07 19:20:15    689s] #start 3rd optimization iteration ...
[12/07 19:20:17    691s] ### Gcell dirty-map stats: routing = 90.73%, drc-check-only = 2.09%, dirty-area = 78.38%
[12/07 19:20:17    691s] #   number of violations = 0
[12/07 19:20:17    691s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1838.23 (MB), peak = 2092.79 (MB)
[12/07 19:20:17    691s] #Complete Detail Routing.
[12/07 19:20:17    691s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:20:17    691s] #Total wire length = 381590 um.
[12/07 19:20:17    691s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal2 = 105949 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal3 = 139392 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal4 = 87275 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal5 = 41614 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal6 = 7265 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal7 = 95 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:20:17    691s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:20:17    691s] #Total number of vias = 185326
[12/07 19:20:17    691s] #Up-Via Summary (total 185326):
[12/07 19:20:17    691s] #           
[12/07 19:20:17    691s] #-----------------------
[12/07 19:20:17    691s] # Metal1          92289
[12/07 19:20:17    691s] # Metal2          69281
[12/07 19:20:17    691s] # Metal3          18596
[12/07 19:20:17    691s] # Metal4           4735
[12/07 19:20:17    691s] # Metal5            423
[12/07 19:20:17    691s] # Metal6              2
[12/07 19:20:17    691s] #-----------------------
[12/07 19:20:17    691s] #                185326 
[12/07 19:20:17    691s] #
[12/07 19:20:17    691s] #Total number of DRC violations = 0
[12/07 19:20:17    691s] ### Time Record (Detail Routing) is uninstalled.
[12/07 19:20:17    691s] ### Time Record (Antenna Fixing) is installed.
[12/07 19:20:17    691s] #Cpu time = 00:02:08
[12/07 19:20:17    691s] #Elapsed time = 00:02:12
[12/07 19:20:17    691s] #Increased memory = 0.01 (MB)
[12/07 19:20:17    691s] #Total memory = 1838.24 (MB)
[12/07 19:20:17    691s] #Peak memory = 2092.79 (MB)
[12/07 19:20:17    691s] #
[12/07 19:20:17    691s] #start routing for process antenna violation fix ...
[12/07 19:20:17    691s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:17    691s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:17    691s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:17    691s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:17    691s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:17    691s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:17    691s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:17    691s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:17    691s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:17    691s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:17    692s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:20:19    694s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1838.63 (MB), peak = 2092.79 (MB)
[12/07 19:20:19    694s] #
[12/07 19:20:19    694s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:20:19    694s] #Total wire length = 381590 um.
[12/07 19:20:19    694s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal2 = 105949 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal3 = 139392 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal4 = 87269 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal5 = 41598 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal6 = 7270 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:20:19    694s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:20:19    694s] #Total number of vias = 185342
[12/07 19:20:19    694s] #Up-Via Summary (total 185342):
[12/07 19:20:19    694s] #           
[12/07 19:20:19    694s] #-----------------------
[12/07 19:20:19    694s] # Metal1          92289
[12/07 19:20:19    694s] # Metal2          69281
[12/07 19:20:19    694s] # Metal3          18596
[12/07 19:20:19    694s] # Metal4           4737
[12/07 19:20:19    694s] # Metal5            431
[12/07 19:20:19    694s] # Metal6              8
[12/07 19:20:19    694s] #-----------------------
[12/07 19:20:19    694s] #                185342 
[12/07 19:20:19    694s] #
[12/07 19:20:19    694s] #Total number of DRC violations = 0
[12/07 19:20:19    694s] #Total number of process antenna violations = 0
[12/07 19:20:19    694s] #Total number of net violated process antenna rule = 0
[12/07 19:20:19    694s] #
[12/07 19:20:21    696s] #
[12/07 19:20:21    696s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:20:21    696s] #Total wire length = 381590 um.
[12/07 19:20:21    696s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal2 = 105949 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal3 = 139392 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal4 = 87269 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal5 = 41598 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal6 = 7270 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:20:21    696s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:20:21    696s] #Total number of vias = 185342
[12/07 19:20:21    696s] #Up-Via Summary (total 185342):
[12/07 19:20:21    696s] #           
[12/07 19:20:21    696s] #-----------------------
[12/07 19:20:21    696s] # Metal1          92289
[12/07 19:20:21    696s] # Metal2          69281
[12/07 19:20:21    696s] # Metal3          18596
[12/07 19:20:21    696s] # Metal4           4737
[12/07 19:20:21    696s] # Metal5            431
[12/07 19:20:21    696s] # Metal6              8
[12/07 19:20:21    696s] #-----------------------
[12/07 19:20:21    696s] #                185342 
[12/07 19:20:21    696s] #
[12/07 19:20:21    696s] ### Gcell dirty-map stats: routing = 90.73%, drc-check-only = 2.09%, dirty-area = 78.38%
[12/07 19:20:21    696s] ### Time Record (Antenna Fixing) is uninstalled.
[12/07 19:20:21    696s] #Total number of DRC violations = 0
[12/07 19:20:21    696s] #Total number of process antenna violations = 0
[12/07 19:20:21    696s] #Total number of net violated process antenna rule = 0
[12/07 19:20:21    696s] #
[12/07 19:20:21    696s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:21    696s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:21    696s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:21    696s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:21    696s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:21    696s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:21    696s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:21    696s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:21    696s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:21    696s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:21    696s] ### Time Record (Post Route Via Swapping) is installed.
[12/07 19:20:21    696s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:20:21    696s] #
[12/07 19:20:21    696s] #Start Post Route via swapping...
[12/07 19:20:21    696s] #90.73% of area are rerouted by ECO routing.
[12/07 19:20:50    721s] #   number of violations = 0
[12/07 19:20:50    721s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/07 19:20:50    721s] #cpu time = 00:00:26, elapsed time = 00:00:28, memory = 1836.95 (MB), peak = 2092.79 (MB)
[12/07 19:20:50    721s] #CELL_VIEW filter_top,init has no DRC violation.
[12/07 19:20:50    721s] #Total number of DRC violations = 0
[12/07 19:20:50    721s] #Total number of process antenna violations = 0
[12/07 19:20:50    721s] #Total number of net violated process antenna rule = 0
[12/07 19:20:50    721s] #Post Route via swapping is done.
[12/07 19:20:50    721s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:20:50    721s] #Total wire length = 381590 um.
[12/07 19:20:50    721s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal2 = 105949 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal3 = 139392 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal4 = 87269 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal5 = 41598 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal6 = 7270 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:20:50    721s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:20:50    721s] #Total number of vias = 185342
[12/07 19:20:50    721s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:20:50    721s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:20:50    721s] #Up-Via Summary (total 185342):
[12/07 19:20:50    721s] #                   single-cut          multi-cut      Total
[12/07 19:20:50    721s] #-----------------------------------------------------------
[12/07 19:20:50    721s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:20:50    721s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:20:50    721s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:20:50    721s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:20:50    721s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:20:50    721s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:20:50    721s] #-----------------------------------------------------------
[12/07 19:20:50    721s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:20:50    721s] #
[12/07 19:20:50    722s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:50    722s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:50    722s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:50    722s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:50    722s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:50    722s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:50    722s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:50    722s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:50    722s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:50    722s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:50    722s] ### Time Record (Post Route Wire Spreading) is installed.
[12/07 19:20:50    722s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:20:50    722s] #
[12/07 19:20:50    722s] #Start Post Route wire spreading..
[12/07 19:20:50    722s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:50    722s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:50    722s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:50    722s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:50    722s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:50    722s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:20:50    722s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:20:50    722s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:20:50    722s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:20:50    722s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:20:50    722s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:20:50    722s] #
[12/07 19:20:50    722s] #Start DRC checking..
[12/07 19:21:07    734s] #   number of violations = 0
[12/07 19:21:07    734s] #cpu time = 00:00:12, elapsed time = 00:00:17, memory = 1837.10 (MB), peak = 2092.79 (MB)
[12/07 19:21:07    734s] #CELL_VIEW filter_top,init has no DRC violation.
[12/07 19:21:07    734s] #Total number of DRC violations = 0
[12/07 19:21:07    734s] #Total number of process antenna violations = 0
[12/07 19:21:07    734s] #Total number of net violated process antenna rule = 0
[12/07 19:21:08    734s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:21:08    734s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:21:08    734s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:21:08    734s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:21:08    734s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:21:08    734s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:21:08    734s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:21:08    734s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:21:08    734s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:21:08    734s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:21:08    734s] ### track-assign engine-init starts on Thu Dec  7 19:21:08 2023 with memory = 1837.10 (MB), peak = 2092.79 (MB)
[12/07 19:21:08    734s] #
[12/07 19:21:08    734s] #Start data preparation for wire spreading...
[12/07 19:21:08    734s] #
[12/07 19:21:08    734s] #Data preparation is done on Thu Dec  7 19:21:08 2023
[12/07 19:21:08    734s] #
[12/07 19:21:08    734s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:21:08    734s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:21:08    734s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:21:08    734s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:21:08    734s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:21:08    734s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.0 GB
[12/07 19:21:08    734s] #
[12/07 19:21:08    734s] #Start Post Route Wire Spread.
[12/07 19:21:12    737s] #Done with 6376 horizontal wires in 8 hboxes and 5401 vertical wires in 8 hboxes.
[12/07 19:21:13    737s] #Complete Post Route Wire Spread.
[12/07 19:21:13    737s] #
[12/07 19:21:13    737s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:21:13    737s] #Total wire length = 385792 um.
[12/07 19:21:13    737s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal2 = 106408 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal3 = 141153 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal4 = 88917 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal5 = 41913 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal6 = 7289 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:21:13    737s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:21:13    737s] #Total number of vias = 185342
[12/07 19:21:13    737s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:21:13    737s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:21:13    737s] #Up-Via Summary (total 185342):
[12/07 19:21:13    737s] #                   single-cut          multi-cut      Total
[12/07 19:21:13    737s] #-----------------------------------------------------------
[12/07 19:21:13    737s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:21:13    737s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:21:13    737s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:21:13    737s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:21:13    737s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:21:13    737s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:21:13    737s] #-----------------------------------------------------------
[12/07 19:21:13    737s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:21:13    737s] #
[12/07 19:21:13    737s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:21:13    737s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:21:13    737s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:21:13    737s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:21:13    737s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:21:13    737s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:21:13    737s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:21:13    737s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:21:13    737s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:21:13    737s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:21:14    737s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:21:14    737s] #
[12/07 19:21:14    737s] #Start DRC checking..
[12/07 19:21:27    750s] #   number of violations = 0
[12/07 19:21:27    750s] #cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1836.94 (MB), peak = 2092.79 (MB)
[12/07 19:21:27    750s] #CELL_VIEW filter_top,init has no DRC violation.
[12/07 19:21:27    750s] #Total number of DRC violations = 0
[12/07 19:21:27    750s] #Total number of process antenna violations = 0
[12/07 19:21:27    750s] #Total number of net violated process antenna rule = 0
[12/07 19:21:29    752s] #   number of violations = 0
[12/07 19:21:29    752s] #cpu time = 00:00:18, elapsed time = 00:00:22, memory = 1836.94 (MB), peak = 2092.79 (MB)
[12/07 19:21:29    752s] #CELL_VIEW filter_top,init has no DRC violation.
[12/07 19:21:29    752s] #Total number of DRC violations = 0
[12/07 19:21:29    752s] #Total number of process antenna violations = 0
[12/07 19:21:29    752s] #Total number of net violated process antenna rule = 0
[12/07 19:21:29    752s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/07 19:21:29    752s] #Post Route wire spread is done.
[12/07 19:21:29    752s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:21:29    752s] #Total wire length = 385792 um.
[12/07 19:21:29    752s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal2 = 106408 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal3 = 141153 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal4 = 88917 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal5 = 41913 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal6 = 7289 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:21:29    752s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:21:29    752s] #Total number of vias = 185342
[12/07 19:21:29    752s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:21:29    752s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:21:29    752s] #Up-Via Summary (total 185342):
[12/07 19:21:29    752s] #                   single-cut          multi-cut      Total
[12/07 19:21:29    752s] #-----------------------------------------------------------
[12/07 19:21:29    752s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:21:29    752s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:21:29    752s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:21:29    752s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:21:29    752s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:21:29    752s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:21:29    752s] #-----------------------------------------------------------
[12/07 19:21:29    752s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:21:29    752s] #
[12/07 19:21:29    752s] #route_detail Statistics:
[12/07 19:21:29    752s] #Cpu time = 00:03:09
[12/07 19:21:29    752s] #Elapsed time = 00:03:24
[12/07 19:21:29    752s] #Increased memory = -4.31 (MB)
[12/07 19:21:29    752s] #Total memory = 1833.92 (MB)
[12/07 19:21:29    752s] #Peak memory = 2092.79 (MB)
[12/07 19:21:29    752s] ### global_detail_route design signature (70): route=1119552971 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 19:21:29    752s] ### Time Record (DB Export) is installed.
[12/07 19:21:30    752s] ### export design design signature (71): route=1119552971 fixed_route=662324628 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1658293571 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=1657514047 pin_access=740318757 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:21:30    753s] ### Time Record (DB Export) is uninstalled.
[12/07 19:21:30    753s] ### Time Record (Post Callback) is installed.
[12/07 19:21:30    753s] ### Time Record (Post Callback) is uninstalled.
[12/07 19:21:30    753s] #
[12/07 19:21:30    753s] #route_global_detail statistics:
[12/07 19:21:30    753s] #Cpu time = 00:04:47
[12/07 19:21:30    753s] #Elapsed time = 00:05:04
[12/07 19:21:30    753s] #Increased memory = 189.88 (MB)
[12/07 19:21:30    753s] #Total memory = 1816.93 (MB)
[12/07 19:21:30    753s] #Peak memory = 2092.79 (MB)
[12/07 19:21:30    753s] #Number of warnings = 2
[12/07 19:21:30    753s] #Total number of warnings = 5
[12/07 19:21:30    753s] #Number of fails = 0
[12/07 19:21:30    753s] #Total number of fails = 0
[12/07 19:21:30    753s] #Complete route_global_detail on Thu Dec  7 19:21:30 2023
[12/07 19:21:30    753s] #
[12/07 19:21:30    753s] ### Time Record (route_global_detail) is uninstalled.
[12/07 19:21:31    753s] #Default setup view is reset to func_default.
[12/07 19:21:31    753s] #Default setup view is reset to func_default.
[12/07 19:21:31    753s] AAE_INFO: Post Route call back at the end of routeDesign
[12/07 19:21:31    753s] ### Time Record (route_design) is uninstalled.
[12/07 19:21:31    753s] ### 
[12/07 19:21:31    753s] ###   Scalability Statistics
[12/07 19:21:31    753s] ### 
[12/07 19:21:31    753s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:21:31    753s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[12/07 19:21:31    753s] ### --------------------------------+-----[12/07 19:21:31    753s] #route_design: cpu time = 00:05:12, elapsed time = 00:05:29, memory = 1798.20 (MB), peak = 2092.79 (MB)
-----------+----------------+----------------+
[12/07 19:21:31    753s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 19:21:31    753s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 19:21:31    753s] ###   Timing Data Generation        |        00:00:54|        00:00:54|             1.0|
[12/07 19:21:31    753s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/07 19:21:31    753s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/07 19:21:31    753s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[12/07 19:21:31    753s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[12/07 19:21:31    753s] ###   Global Routing                |        00:00:31|        00:00:31|             1.0|
[12/07 19:21:31    753s] ###   Track Assignment              |        00:00:11|        00:00:11|             1.0|
[12/07 19:21:31    753s] ###   Detail Routing                |        00:02:18|        00:02:23|             1.0|
[12/07 19:21:31    753s] ###   Antenna Fixing                |        00:00:04|        00:00:04|             1.0|
[12/07 19:21:31    753s] ###   Post Route Via Swapping       |        00:00:26|        00:00:28|             0.9|
[12/07 19:21:31    753s] ###   Post Route Wire Spreading     |        00:00:30|        00:00:39|             0.8|
[12/07 19:21:31    753s] ###   Entire Command                |        00:05:12|        00:05:29|             0.9|
[12/07 19:21:31    753s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:21:31    753s] ### 
[12/07 19:21:31    753s] #% End route_design (date=12/07 19:21:31, total cpu=0:05:12, real=0:05:29, peak res=1971.9M, current mem=1798.2M)
[12/07 19:21:31    753s] @file 111:
[12/07 19:21:31    753s] @file 112: #-----------------------------------------------------------------------
[12/07 19:21:31    753s] @file 113: ## Post Route setup and hold optimization
[12/07 19:21:31    753s] @file 114: #-----------------------------------------------------------------------
[12/07 19:21:31    753s] @@file 115: set_db extract_rc_engine post_route
[12/07 19:21:31    753s] @@file 116: set_db extract_rc_effort_level high
[12/07 19:21:31    753s] @file 117:
[12/07 19:21:31    753s] @file 118: # enable Signal Integrity analysis
[12/07 19:21:31    753s] @@file 119: set_db delaycal_enable_si true
[12/07 19:21:31    753s] AAE_INFO: switching -siAware from false to true ...
[12/07 19:21:31    753s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/07 19:21:31    753s] @@file 120: set_db timing_analysis_type ocv
[12/07 19:21:31    753s] @file 121:
[12/07 19:21:31    753s] @@file 122: opt_design -post_route -setup -hold -report_dir reports/STA
[12/07 19:21:31    753s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1798.2M, totSessionCpu=0:12:34 **
[12/07 19:21:31    753s] Info: 1 threads available for lower-level modules during optimization.
[12/07 19:21:31    753s] *** opt_design #3 [begin] : totSession cpu/real = 0:12:33.8/0:12:59.2 (1.0), mem = 2482.2M
[12/07 19:21:31    753s] GigaOpt running with 1 threads.
[12/07 19:21:31    753s] *** InitOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:12:33.8/0:12:59.2 (1.0), mem = 2482.2M
[12/07 19:21:31    753s] **INFO: User settings:
[12/07 19:21:40    763s] delaycal_default_net_delay                                                                 1000ps
[12/07 19:21:40    763s] delaycal_default_net_load                                                                  0.5pf
[12/07 19:21:40    763s] delaycal_enable_high_fanout                                                                true
[12/07 19:21:40    763s] delaycal_enable_si                                                                         true
[12/07 19:21:40    763s] delaycal_ignore_net_load                                                                   false
[12/07 19:21:40    763s] delaycal_input_transition_delay                                                            0.1ps
[12/07 19:21:40    763s] delaycal_socv_accuracy_mode                                                                low
[12/07 19:21:40    763s] delaycal_use_default_delay_limit                                                           1000
[12/07 19:21:40    763s] setAnalysisMode -cts                                                                       postCTS
[12/07 19:21:40    763s] setAnalysisMode -skew                                                                      true
[12/07 19:21:40    763s] setDelayCalMode -engine                                                                    aae
[12/07 19:21:40    763s] design_bottom_routing_layer                                                                Metal2
[12/07 19:21:40    763s] design_process_node                                                                        45
[12/07 19:21:40    763s] extract_rc_coupled                                                                         true
[12/07 19:21:40    763s] extract_rc_coupling_cap_threshold                                                          0.1
[12/07 19:21:40    763s] extract_rc_effort_level                                                                    high
[12/07 19:21:40    763s] extract_rc_engine                                                                          post_route
[12/07 19:21:40    763s] extract_rc_layer_independent                                                               1
[12/07 19:21:40    763s] extract_rc_relative_cap_threshold                                                          1.0
[12/07 19:21:40    763s] extract_rc_total_cap_threshold                                                             0.0
[12/07 19:21:40    763s] opt_drv_margin                                                                             0.0
[12/07 19:21:40    763s] opt_fix_drv                                                                                true
[12/07 19:21:40    763s] opt_preserve_all_sequential                                                                false
[12/07 19:21:40    763s] opt_resize_flip_flops                                                                      true
[12/07 19:21:40    763s] opt_setup_target_slack                                                                     0.0
[12/07 19:21:40    763s] opt_useful_skew_eco_route                                                                  false
[12/07 19:21:40    763s] opt_view_pruning_hold_target_slack_auto_flow                                               0
[12/07 19:21:40    763s] opt_view_pruning_hold_views_active_list                                                    { func_default }
[12/07 19:21:40    763s] opt_view_pruning_hold_views_persistent_list                                                { func_default}
[12/07 19:21:40    763s] opt_view_pruning_setup_views_active_list                                                   { func_default }
[12/07 19:21:40    763s] opt_view_pruning_setup_views_persistent_list                                               { func_default}
[12/07 19:21:40    763s] opt_view_pruning_tdgr_setup_views_persistent_list                                          { func_default}
[12/07 19:21:40    763s] place_global_reorder_scan                                                                  false
[12/07 19:21:40    763s] extract_rc_model_file                                                                      rc_model.bin
[12/07 19:21:40    763s] route_design_detail_use_lef_pin_taper_rule                                                 true
[12/07 19:21:40    763s] route_design_extract_third_party_compatible                                                false
[12/07 19:21:40    763s] route_design_global_exp_timing_driven_std_delay                                            9.9
[12/07 19:21:40    763s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[12/07 19:21:40    763s] setNanoRouteMode -timingEngine                                                             .timing_file_31472.tif.gz
[12/07 19:21:40    763s] getAnalysisMode -cts                                                                       postCTS
[12/07 19:21:40    763s] getAnalysisMode -skew                                                                      true
[12/07 19:21:40    763s] getDelayCalMode -engine                                                                    aae
[12/07 19:21:40    763s] get_power_analysis_mode -report_power_quiet                                                false
[12/07 19:21:40    763s] getNanoRouteMode -timingEngine                                                             .timing_file_31472.tif.gz
[12/07 19:21:40    763s] getAnalysisMode -cts                                                                       postCTS
[12/07 19:21:40    763s] getAnalysisMode -skew                                                                      true
[12/07 19:21:40    763s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[12/07 19:21:40    763s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/07 19:21:41    764s] Need call spDPlaceInit before registerPrioInstLoc.
[12/07 19:21:41    764s] OPERPROF: Starting DPlace-Init at level 1, MEM:2493.2M, EPOCH TIME: 1701994901.691361
[12/07 19:21:41    764s] Processing tracks to init pin-track alignment.
[12/07 19:21:41    764s] z: 2, totalTracks: 1
[12/07 19:21:41    764s] z: 4, totalTracks: 1
[12/07 19:21:41    764s] z: 6, totalTracks: 1
[12/07 19:21:41    764s] z: 8, totalTracks: 1
[12/07 19:21:41    764s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:21:41    764s] All LLGs are deleted
[12/07 19:21:41    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:41    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:41    764s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2493.2M, EPOCH TIME: 1701994901.706189
[12/07 19:21:41    764s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2493.2M, EPOCH TIME: 1701994901.706406
[12/07 19:21:41    764s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2493.2M, EPOCH TIME: 1701994901.711921
[12/07 19:21:41    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:41    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:41    764s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2493.2M, EPOCH TIME: 1701994901.714133
[12/07 19:21:41    764s] Max number of tech site patterns supported in site array is 256.
[12/07 19:21:41    764s] Core basic site is CoreSite
[12/07 19:21:41    764s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2493.2M, EPOCH TIME: 1701994901.738437
[12/07 19:21:41    764s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:21:41    764s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:21:41    764s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.006, MEM:2493.2M, EPOCH TIME: 1701994901.744533
[12/07 19:21:41    764s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:21:41    764s] SiteArray: use 1,642,496 bytes
[12/07 19:21:41    764s] SiteArray: current memory after site array memory allocation 2493.2M
[12/07 19:21:41    764s] SiteArray: FP blocked sites are writable
[12/07 19:21:41    764s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:21:41    764s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2493.2M, EPOCH TIME: 1701994901.750759
[12/07 19:21:41    764s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.029, MEM:2493.2M, EPOCH TIME: 1701994901.779802
[12/07 19:21:41    764s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:21:41    764s] Atter site array init, number of instance map data is 0.
[12/07 19:21:41    764s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.069, MEM:2493.2M, EPOCH TIME: 1701994901.782972
[12/07 19:21:41    764s] 
[12/07 19:21:41    764s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:21:41    764s] OPERPROF:     Starting CMU at level 3, MEM:2493.2M, EPOCH TIME: 1701994901.786643
[12/07 19:21:41    764s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2493.2M, EPOCH TIME: 1701994901.788746
[12/07 19:21:41    764s] 
[12/07 19:21:41    764s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 19:21:41    764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:2493.2M, EPOCH TIME: 1701994901.791234
[12/07 19:21:41    764s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2493.2M, EPOCH TIME: 1701994901.791300
[12/07 19:21:41    764s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2493.2M, EPOCH TIME: 1701994901.791871
[12/07 19:21:41    764s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2493.2MB).
[12/07 19:21:41    764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.109, MEM:2493.2M, EPOCH TIME: 1701994901.800490
[12/07 19:21:41    764s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2493.2M, EPOCH TIME: 1701994901.800603
[12/07 19:21:41    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:21:41    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:41    764s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:41    764s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:41    764s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.095, MEM:2448.2M, EPOCH TIME: 1701994901.896089
[12/07 19:21:41    764s] Effort level <high> specified for reg2reg path_group
[12/07 19:21:42    764s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[12/07 19:21:42    764s] **opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 1781.1M, totSessionCpu=0:12:45 **
[12/07 19:21:42    765s] Existing Dirty Nets : 0
[12/07 19:21:42    765s] New Signature Flow (optDesignCheckOptions) ....
[12/07 19:21:42    765s] #Taking db snapshot
[12/07 19:21:42    765s] #Taking db snapshot ... done
[12/07 19:21:42    765s] OPERPROF: Starting checkPlace at level 1, MEM:2450.2M, EPOCH TIME: 1701994902.399777
[12/07 19:21:42    765s] Processing tracks to init pin-track alignment.
[12/07 19:21:42    765s] z: 2, totalTracks: 1
[12/07 19:21:42    765s] z: 4, totalTracks: 1
[12/07 19:21:42    765s] z: 6, totalTracks: 1
[12/07 19:21:42    765s] z: 8, totalTracks: 1
[12/07 19:21:42    765s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:21:42    765s] All LLGs are deleted
[12/07 19:21:42    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2450.2M, EPOCH TIME: 1701994902.409913
[12/07 19:21:42    765s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2450.2M, EPOCH TIME: 1701994902.410077
[12/07 19:21:42    765s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.2M, EPOCH TIME: 1701994902.410130
[12/07 19:21:42    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2450.2M, EPOCH TIME: 1701994902.411781
[12/07 19:21:42    765s] Max number of tech site patterns supported in site array is 256.
[12/07 19:21:42    765s] Core basic site is CoreSite
[12/07 19:21:42    765s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2450.2M, EPOCH TIME: 1701994902.433092
[12/07 19:21:42    765s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:21:42    765s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:21:42    765s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.005, MEM:2450.2M, EPOCH TIME: 1701994902.438208
[12/07 19:21:42    765s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:21:42    765s] SiteArray: use 1,642,496 bytes
[12/07 19:21:42    765s] SiteArray: current memory after site array memory allocation 2450.2M
[12/07 19:21:42    765s] SiteArray: FP blocked sites are writable
[12/07 19:21:42    765s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:21:42    765s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2450.2M, EPOCH TIME: 1701994902.443674
[12/07 19:21:42    765s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.028, MEM:2450.2M, EPOCH TIME: 1701994902.472098
[12/07 19:21:42    765s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:21:42    765s] Atter site array init, number of instance map data is 0.
[12/07 19:21:42    765s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.063, MEM:2450.2M, EPOCH TIME: 1701994902.474382
[12/07 19:21:42    765s] 
[12/07 19:21:42    765s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:21:42    765s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.067, MEM:2450.2M, EPOCH TIME: 1701994902.476844
[12/07 19:21:42    765s] Begin checking exclusive groups violation ...
[12/07 19:21:42    765s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 19:21:42    765s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 19:21:42    765s] Begin checking placement ... (start mem=2450.2M, init mem=2450.2M)
[12/07 19:21:42    765s] 
[12/07 19:21:42    765s] Running CheckPlace using 1 thread in normal mode...
[12/07 19:21:42    765s] 
[12/07 19:21:42    765s] ...checkPlace normal is done!
[12/07 19:21:42    765s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2450.2M, EPOCH TIME: 1701994902.887795
[12/07 19:21:42    765s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.012, MEM:2450.2M, EPOCH TIME: 1701994902.900281
[12/07 19:21:42    765s] *info: Placed = 23790          (Fixed = 13)
[12/07 19:21:42    765s] *info: Unplaced = 0           
[12/07 19:21:42    765s] Placement Density:70.27%(69091/98323)
[12/07 19:21:42    765s] Placement Density (including fixed std cells):70.27%(69091/98323)
[12/07 19:21:42    765s] All LLGs are deleted
[12/07 19:21:42    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23790).
[12/07 19:21:42    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2450.2M, EPOCH TIME: 1701994902.908436
[12/07 19:21:42    765s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2450.2M, EPOCH TIME: 1701994902.908595
[12/07 19:21:42    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] OPERPROF: Finished checkPlace at level 1, CPU:0.500, REAL:0.510, MEM:2450.2M, EPOCH TIME: 1701994902.909731
[12/07 19:21:42    765s] Finished check_place (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=2450.2M)
[12/07 19:21:42    765s]  Initial DC engine is -> aae
[12/07 19:21:42    765s]  
[12/07 19:21:42    765s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/07 19:21:42    765s]  
[12/07 19:21:42    765s]  
[12/07 19:21:42    765s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/07 19:21:42    765s]  
[12/07 19:21:42    765s] Reset EOS DB
[12/07 19:21:42    765s] Ignoring AAE DB Resetting ...
[12/07 19:21:42    765s]  Set Options for AAE Based Opt flow 
[12/07 19:21:42    765s] *** opt_design -post_route ***
[12/07 19:21:42    765s] DRC Margin: user margin 0.0; extra margin 0
[12/07 19:21:42    765s] Setup Target Slack: user slack 0
[12/07 19:21:42    765s] Hold Target Slack: user slack 0
[12/07 19:21:42    765s] All LLGs are deleted
[12/07 19:21:42    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2450.2M, EPOCH TIME: 1701994902.933108
[12/07 19:21:42    765s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2450.2M, EPOCH TIME: 1701994902.933261
[12/07 19:21:42    765s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2450.2M, EPOCH TIME: 1701994902.938275
[12/07 19:21:42    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:42    765s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2450.2M, EPOCH TIME: 1701994902.939955
[12/07 19:21:42    765s] Max number of tech site patterns supported in site array is 256.
[12/07 19:21:42    765s] Core basic site is CoreSite
[12/07 19:21:42    765s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2450.2M, EPOCH TIME: 1701994902.960791
[12/07 19:21:42    765s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:21:42    765s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:21:42    765s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:2450.2M, EPOCH TIME: 1701994902.965728
[12/07 19:21:42    765s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:21:42    765s] SiteArray: use 1,642,496 bytes
[12/07 19:21:42    765s] SiteArray: current memory after site array memory allocation 2450.2M
[12/07 19:21:42    765s] SiteArray: FP blocked sites are writable
[12/07 19:21:42    765s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2450.2M, EPOCH TIME: 1701994902.971036
[12/07 19:21:42    765s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.030, REAL:0.028, MEM:2450.2M, EPOCH TIME: 1701994902.998575
[12/07 19:21:43    765s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:21:43    765s] Atter site array init, number of instance map data is 0.
[12/07 19:21:43    765s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.061, MEM:2450.2M, EPOCH TIME: 1701994903.001429
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:21:43    765s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.069, MEM:2450.2M, EPOCH TIME: 1701994903.006885
[12/07 19:21:43    765s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:21:43    765s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:21:43    765s] Deleting Lib Analyzer.
[12/07 19:21:43    765s] Multi-VT timing optimization disabled based on library information.
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] TimeStamp Deleting Cell Server End ...
[12/07 19:21:43    765s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:21:43    765s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:21:43    765s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:21:43    765s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:21:43    765s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:21:43    765s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:21:43    765s] Summary for sequential cells identification: 
[12/07 19:21:43    765s]   Identified SBFF number: 104
[12/07 19:21:43    765s]   Identified MBFF number: 0
[12/07 19:21:43    765s]   Identified SB Latch number: 0
[12/07 19:21:43    765s]   Identified MB Latch number: 0
[12/07 19:21:43    765s]   Not identified SBFF number: 16
[12/07 19:21:43    765s]   Not identified MBFF number: 0
[12/07 19:21:43    765s]   Not identified SB Latch number: 0
[12/07 19:21:43    765s]   Not identified MB Latch number: 0
[12/07 19:21:43    765s]   Number of sequential cells which are not FFs: 32
[12/07 19:21:43    765s]  Visiting view : func_default
[12/07 19:21:43    765s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:21:43    765s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:21:43    765s]  Visiting view : func_default
[12/07 19:21:43    765s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:21:43    765s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:21:43    765s] TLC MultiMap info (StdDelay):
[12/07 19:21:43    765s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:21:43    765s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:21:43    765s]  Setting StdDelay to: 9.9ps
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] TimeStamp Deleting Cell Server End ...
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] =============================================================================================
[12/07 19:21:43    765s]  Step TAT Report : InitOpt #1 / opt_design #3                                   21.18-s099_1
[12/07 19:21:43    765s] =============================================================================================
[12/07 19:21:43    765s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:21:43    765s] ---------------------------------------------------------------------------------------------
[12/07 19:21:43    765s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 19:21:43    765s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:21:43    765s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:21:43    765s] [ CheckPlace             ]      1   0:00:00.5  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:21:43    765s] [ MISC                   ]          0:00:11.4  (  95.6 % )     0:00:11.4 /  0:00:11.4    1.0
[12/07 19:21:43    765s] ---------------------------------------------------------------------------------------------
[12/07 19:21:43    765s]  InitOpt #1 TOTAL                   0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:11.9    1.0
[12/07 19:21:43    765s] ---------------------------------------------------------------------------------------------
[12/07 19:21:43    765s] 
[12/07 19:21:43    765s] *** InitOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 0:12:45.7/0:13:11.1 (1.0), mem = 2450.2M
[12/07 19:21:43    765s] ** INFO : this run is activating 'postRoute' automaton
[12/07 19:21:43    765s] **INFO: flowCheckPoint #1 InitialSummary
[12/07 19:21:43    765s] Extraction called for design 'filter_top' of instances=23790 and nets=32215 using extraction engine 'post_route' at effort level 'high' .
[12/07 19:21:43    765s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'filter_top'. Number of corners is 1.
[12/07 19:21:43    765s] No IQuantus parasitic data in Innovus. Going for full-chip extraction.
[12/07 19:21:43    765s]  Min pitch recieved = 1520 
[12/07 19:21:44    766s] IQuantus Extraction invoked in single CPU mode. Commands set_distribute_host/set_multi_cpu_usage can be used to activate multiCPU extraction.
[12/07 19:21:44    766s] 
[12/07 19:21:44    766s] IQuantus Extraction engine initialization using 1 tech files:
[12/07 19:21:44    766s] 	/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch at temperature 125C . 
[12/07 19:21:44    766s] 
[12/07 19:21:44    766s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:21:44    766s] 
[12/07 19:21:44    766s] INFO (EXTIQUANTUS-101) : 
[12/07 19:21:44    766s]   Integrated Quantus - 64-bit Parasitic Extractor - Version 21.1.1-s966
[12/07 19:21:44    766s] -------------------------------------------------------------------------
[12/07 19:21:44    766s]                Copyright 2023 Cadence Design Systems, Inc.
[12/07 19:21:44    766s] 
[12/07 19:21:44    766s] 
[12/07 19:21:44    766s] INFO (EXTIQUANTUS-103) : Starting at 2023-Dec-07 19:21:44 (2023-Dec-08 00:21:44 GMT).
[12/07 19:21:44    766s] 
[12/07 19:21:44    766s] INFO (EXTIQUANTUS-104) : Starting extraction session...
[12/07 19:21:44    767s] 
[12/07 19:21:44    767s] INFO (EXTIQUANTUS-159) : Loading technology data from file:
[12/07 19:21:44    767s]   /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch
[12/07 19:21:44    767s] 
[12/07 19:21:44    767s] INFO (EXTIQUANTUS-289) : Loading RCgen extraction models from file:
[12/07 19:21:44    767s]   /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch
[12/07 19:21:44    767s] 
[12/07 19:21:44    767s] INFO (EXTIQUANTUS-345) : Checking Command/Tech/License Files. 
[12/07 19:21:44    767s] 
[12/07 19:21:44    767s] INFO (EXTIQUANTUS-383) : Summary of license(s) checkout :
[12/07 19:21:44    767s] 	1 count of QTS300
[12/07 19:21:44    767s] 	1 count of QTS310
[12/07 19:21:44    767s] 
[12/07 19:21:44    767s] INFO (EXTIQUANTUS-105) : Starting design extraction....
[12/07 19:21:45    767s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_07-Dec-2023_19:21:43_31472_afkIxu/extr.filter_top.layermap.log'.
[12/07 19:21:45    767s] QX tile count(x,y) : (4,4)
[12/07 19:21:45    767s] FE-QX grid count(x,y) :  (11,11)
[12/07 19:21:45    767s] Halo size : 1.200000 micron
[12/07 19:21:45    767s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:21:45    767s] IQuantus Extraction engine initialized successfully.
[12/07 19:21:45    767s] 
[12/07 19:21:45    767s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_07-Dec-2023_19:21:43_31472_afkIxu/extr.filter_top.extraction_options.log'.
[12/07 19:21:45    767s] Initialization for IQuantus Fullchip Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:02.0  MEM: 2488.559M)
[12/07 19:21:45    767s] 
[12/07 19:21:45    767s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 2488.621M)
[12/07 19:21:48    769s] Geometry processing of nets STARTED.................... DONE (NETS: 32051  Geometries: 580020  CPU Time: 0:00:02.8  Real Time: 0:00:04.0  MEM: 2492.691M)
[12/07 19:21:51    771s] 
[12/07 19:21:51    771s] Extraction of Geometries STARTED.
[12/07 19:21:51    771s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:21:51    771s] 
[12/07 19:21:51    771s] INFO (EXTIQUANTUS-282) : Checking Command/Tech Files. 
[12/07 19:21:51    771s] 
[12/07 19:21:51    771s] INFO (EXTIQUANTUS-277) : Manufacturing Data Information :- 
[12/07 19:21:51    771s]   DEF/GDS file 
[12/07 19:21:51    771s]     does NOT contain MetalFill data. 
[12/07 19:21:51    771s]   Techfile  
[12/07 19:21:51    771s]     does NOT contain WEE data.     
[12/07 19:21:51    771s]     does NOT contain Erosion data t=f( density ) 
[12/07 19:21:51    771s]     does NOT contain R(w) data.    
[12/07 19:21:51    771s]     does NOT contain R(w, s) data.  
[12/07 19:21:51    771s]     does NOT contain TC(w) data.    
[12/07 19:21:51    771s]     does NOT contain T/B enlargement data. 
[12/07 19:21:51    771s]     does     contain Floating Metal Fill models. 
[12/07 19:21:51    771s] 
[12/07 19:21:51    771s] INFO (EXTIQUANTUS-287) : Capacitance Models Information :- 
[12/07 19:21:51    771s]  ICECAPS models are not available. 
[12/07 19:21:51    771s]  RCgen   models are     available. 
[12/07 19:21:51    771s]  This IQuantus session uses RCgen models.
[12/07 19:21:51    771s] 
[12/07 19:21:51    771s] INFO (EXTIQUANTUS-286) : RCs effects computed for this session include :- 
[12/07 19:21:51    771s]  MetalFill        : OFF 
[12/07 19:21:51    771s]  WEE Effects      : n/a 
[12/07 19:21:51    771s]  Erosion Effects  : n/a t=f( density ) 
[12/07 19:21:51    771s]  T/B Enlargements : n/a 
[12/07 19:21:51    771s]  R(w) Effects     : n/a 
[12/07 19:21:51    771s]  R(w,s) Effects   : n/a 
[12/07 19:21:51    771s]  TC(w) Effects     : n/a 
[12/07 19:21:51    771s] Some effects indicate n/a because of non-availability of relevantinput data
[12/07 19:21:51    771s] (or) requested to be off (and/or) usage of older Icecaps models.
[12/07 19:21:52    772s] 
[12/07 19:21:52    772s] INFO (EXTHPY-103) : Extracting capacitance values.
[12/07 19:21:52    772s] 
[12/07 19:21:52    772s] INFO (EXTHPY-267) :  
[12/07 19:21:52    772s]  DESIGN                       : 
[12/07 19:21:52    772s]  DEF/OA DIEAREA BBOX          : 2147483647 2147483647 -2147483648
[12/07 19:21:52    772s] -2147483648
[12/07 19:21:52    772s]  DEF/OA UNITS                 : 10000
[12/07 19:21:52    772s]  FINAL SCALE FACTOR           : 1
[12/07 19:21:52    772s]  
[12/07 19:21:52    772s]  ESTIMATED COMPRESSED DEF SIZE: 0
[12/07 19:21:52    772s]  TILE SIZE                    : 100x100 squm
[12/07 19:21:52    772s]  TILE COUNT                   : 16
[12/07 19:21:52    772s]  CLUSTER SIZE                 : 257
[12/07 19:21:52    772s]  CAPDB PARTITIONS             : 16
[12/07 19:21:52    772s] 
[12/07 19:21:52    772s] INFO (EXTHPY-104) :    0%
[12/07 19:21:55    776s] 
[12/07 19:21:55    776s] INFO (EXTHPY-104) :    7%
[12/07 19:21:57    778s] 
[12/07 19:21:57    778s] INFO (EXTHPY-104) :    13%
[12/07 19:21:58    778s] 
[12/07 19:21:58    778s] INFO (EXTHPY-104) :    20%
[12/07 19:22:00    780s] 
[12/07 19:22:00    780s] INFO (EXTHPY-104) :    27%
[12/07 19:22:03    783s] 
[12/07 19:22:03    783s] INFO (EXTHPY-104) :    33%
[12/07 19:22:06    786s] 
[12/07 19:22:06    786s] INFO (EXTHPY-104) :    40%
[12/07 19:22:06    787s] 
[12/07 19:22:06    787s] INFO (EXTHPY-104) :    47%
[12/07 19:22:09    789s] 
[12/07 19:22:09    789s] INFO (EXTHPY-104) :    53%
[12/07 19:22:11    792s] 
[12/07 19:22:11    792s] INFO (EXTHPY-104) :    60%
[12/07 19:22:14    795s] 
[12/07 19:22:14    795s] INFO (EXTHPY-104) :    67%
[12/07 19:22:15    795s] 
[12/07 19:22:15    795s] INFO (EXTHPY-104) :    73%
[12/07 19:22:16    796s] 
[12/07 19:22:16    796s] INFO (EXTHPY-104) :    80%
[12/07 19:22:16    796s] 
[12/07 19:22:16    796s] INFO (EXTHPY-104) :    87%
[12/07 19:22:17    797s] 
[12/07 19:22:17    797s] INFO (EXTHPY-104) :    93%
[12/07 19:22:18    798s] 
[12/07 19:22:18    798s] INFO (EXTHPY-104) :    100%
[12/07 19:22:18    798s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:22:18    798s] Extraction of Geometries DONE (NETS: 32051  CPU Time: 0:00:25.7  Real Time: 0:00:27.0  MEM: 2635.641M)
[12/07 19:22:18    798s] 
[12/07 19:22:18    798s] Parasitic Network Creation STARTED
[12/07 19:22:18    798s] Creating parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d' for storing RC.
[12/07 19:22:18    798s] ...................
[12/07 19:22:19    799s] Number of Extracted Resistors     : 373546
[12/07 19:22:19    799s] Number of Extracted Ground Caps   : 405648
[12/07 19:22:19    799s] Number of Extracted Coupling Caps : 30790
[12/07 19:22:19    799s] Parasitic Network Creation DONE (Nets: 32051  CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 2627.645M)
[12/07 19:22:19    799s] 
[12/07 19:22:19    799s] IQuantus Extraction engine is being closed... 
[12/07 19:22:19    799s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2627.641M)
[12/07 19:22:19    799s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d' for reading (mem: 2627.641M)
[12/07 19:22:19    799s] processing rcdb (/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d) for hinst (top) of cell (filter_top);
[12/07 19:22:21    800s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d': 0 access done (mem: 2627.641M)
[12/07 19:22:21    800s] Lumped Parasitic Loading Completed (total cpu=0:00:01.6, real=0:00:02.0, current mem=2627.641M)
[12/07 19:22:21    800s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d' for reading (mem: 2627.641M)
[12/07 19:22:21    800s] IQuantus Fullchip Extraction DONE (CPU Time: 0:00:35.2  Real Time: 0:00:38.0  MEM: 2627.641M)
[12/07 19:22:21    800s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2627.6M)
[12/07 19:22:21    800s] AAE DB initialization (MEM=2637.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 19:22:21    801s] *** BuildHoldData #1 [begin] (opt_design #3) : totSession cpu/real = 0:13:21.0/0:13:49.0 (1.0), mem = 2637.2M
[12/07 19:22:21    801s] AAE_INFO: switching -siAware from true to false ...
[12/07 19:22:21    801s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/07 19:22:21    801s] OPTC: user 20.0
[12/07 19:22:21    801s] Starting delay calculation for Hold views
[12/07 19:22:22    802s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 19:22:22    802s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/07 19:22:22    802s] AAE DB initialization (MEM=2637.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 19:22:22    802s] #################################################################################
[12/07 19:22:22    802s] # Design Stage: PostRoute
[12/07 19:22:22    802s] # Design Name: filter_top
[12/07 19:22:22    802s] # Design Mode: 45nm
[12/07 19:22:22    802s] # Analysis Mode: MMMC OCV 
[12/07 19:22:22    802s] # Parasitics Mode: SPEF/RCDB 
[12/07 19:22:22    802s] # Signoff Settings: SI Off 
[12/07 19:22:22    802s] #################################################################################
[12/07 19:22:22    802s] Calculate late delays in OCV mode...
[12/07 19:22:22    802s] Calculate early delays in OCV mode...
[12/07 19:22:22    802s] Topological Sorting (REAL = 0:00:00.0, MEM = 2637.2M, InitMEM = 2637.2M)
[12/07 19:22:22    802s] Start delay calculation (fullDC) (1 T). (MEM=2637.18)
[12/07 19:22:22    802s] Start AAE Lib Loading. (MEM=2656.91)
[12/07 19:22:22    802s] End AAE Lib Loading. (MEM=2675.98 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 19:22:22    802s] End AAE Lib Interpolated Model. (MEM=2675.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:26    806s] Total number of fetched objects 32145
[12/07 19:22:26    806s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:22:26    806s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:22:26    806s] End delay calculation. (MEM=2661.51 CPU=0:00:03.8 REAL=0:00:04.0)
[12/07 19:22:26    806s] *** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 2624.9M) ***
[12/07 19:22:26    806s] End delay calculation (fullDC). (MEM=2624.89 CPU=0:00:04.3 REAL=0:00:04.0)
[12/07 19:22:26    806s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:13:27 mem=2624.9M)
[12/07 19:22:26    806s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.7 real=0:00:05.0 totSessionCpu=0:13:27 mem=2624.9M ***
[12/07 19:22:27    807s] AAE_INFO: switching -siAware from false to true ...
[12/07 19:22:27    807s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/07 19:22:28    808s] Starting delay calculation for Setup views
[12/07 19:22:28    808s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 19:22:28    808s] AAE_INFO: resetNetProps viewIdx 0 
[12/07 19:22:28    808s] Starting SI iteration 1 using Infinite Timing Windows
[12/07 19:22:28    808s] #################################################################################
[12/07 19:22:28    808s] # Design Stage: PostRoute
[12/07 19:22:28    808s] # Design Name: filter_top
[12/07 19:22:28    808s] # Design Mode: 45nm
[12/07 19:22:28    808s] # Analysis Mode: MMMC OCV 
[12/07 19:22:28    808s] # Parasitics Mode: SPEF/RCDB 
[12/07 19:22:28    808s] # Signoff Settings: SI On 
[12/07 19:22:28    808s] #################################################################################
[12/07 19:22:28    808s] Setting infinite Tws ...
[12/07 19:22:28    808s] AAE_INFO: 1 threads acquired from CTE.
[12/07 19:22:28    808s] First Iteration Infinite Tw... 
[12/07 19:22:28    808s] Calculate early delays in OCV mode...
[12/07 19:22:28    808s] Calculate late delays in OCV mode...
[12/07 19:22:28    808s] Topological Sorting (REAL = 0:00:00.0, MEM = 2621.2M, InitMEM = 2621.2M)
[12/07 19:22:28    808s] Start delay calculation (fullDC) (1 T). (MEM=2621.17)
[12/07 19:22:28    808s] End AAE Lib Interpolated Model. (MEM=2632.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:35    815s] Total number of fetched objects 32145
[12/07 19:22:35    815s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:22:35    815s] AAE_INFO-618: Total number of nets in the design is 32215,  100.0 percent of the nets selected for SI analysis
[12/07 19:22:36    815s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/07 19:22:36    815s] *** CDM Built up (cpu=0:00:07.6  real=0:00:08.0  mem= 2616.8M) ***
[12/07 19:22:36    815s] End delay calculation. (MEM=2616.77 CPU=0:00:06.8 REAL=0:00:07.0)
[12/07 19:22:36    815s] End delay calculation (fullDC). (MEM=2616.77 CPU=0:00:07.3 REAL=0:00:08.0)
[12/07 19:22:36    816s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2616.8M)
[12/07 19:22:36    816s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/07 19:22:36    816s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2616.8M)
[12/07 19:22:36    816s] 
[12/07 19:22:36    816s] Executing IPO callback for view pruning ..
[12/07 19:22:36    816s] Starting SI iteration 2
[12/07 19:22:37    817s] Calculate early delays in OCV mode...
[12/07 19:22:37    817s] Calculate late delays in OCV mode...
[12/07 19:22:37    817s] Start delay calculation (fullDC) (1 T). (MEM=2494.89)
[12/07 19:22:37    817s] End AAE Lib Interpolated Model. (MEM=2494.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:37    817s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2537.6M) ***
[12/07 19:22:37    817s] Glitch Analysis: View func_default -- Total Number of Nets Skipped = 196. 
[12/07 19:22:37    817s] Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 32145. 
[12/07 19:22:37    817s] Total number of fetched objects 32145
[12/07 19:22:37    817s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:22:37    817s] AAE_INFO-618: Total number of nets in the design is 32215,  0.5 percent of the nets selected for SI analysis
[12/07 19:22:37    817s] End delay calculation. (MEM=2537.57 CPU=0:00:00.3 REAL=0:00:00.0)
[12/07 19:22:37    817s] End delay calculation (fullDC). (MEM=2537.57 CPU=0:00:00.3 REAL=0:00:00.0)
[12/07 19:22:38    818s] *** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:10.0 totSessionCpu=0:13:38 mem=2537.6M)
[12/07 19:22:38    818s] End AAE Lib Interpolated Model. (MEM=2537.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:38    818s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2537.6M, EPOCH TIME: 1701994958.322047
[12/07 19:22:38    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:38    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:22:38    818s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2537.6M, EPOCH TIME: 1701994958.356928
[12/07 19:22:38    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:22:38    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] ------------------------------------------------------------------
[12/07 19:22:38    818s]      Initial SI Timing Summary
[12/07 19:22:38    818s] ------------------------------------------------------------------
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] Setup views included:
[12/07 19:22:38    818s]  func_default 
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] +--------------------+---------+---------+---------+
[12/07 19:22:38    818s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:22:38    818s] +--------------------+---------+---------+---------+
[12/07 19:22:38    818s] |           WNS (ns):|  0.364  |  0.364  |  1.907  |
[12/07 19:22:38    818s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:22:38    818s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:22:38    818s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:22:38    818s] +--------------------+---------+---------+---------+
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] +----------------+-------------------------------+------------------+
[12/07 19:22:38    818s] |                |              Real             |       Total      |
[12/07 19:22:38    818s] |    DRVs        +------------------+------------+------------------|
[12/07 19:22:38    818s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:22:38    818s] +----------------+------------------+------------+------------------+
[12/07 19:22:38    818s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:22:38    818s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:22:38    818s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:22:38    818s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:22:38    818s] +----------------+------------------+------------+------------------+
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2553.6M, EPOCH TIME: 1701994958.888169
[12/07 19:22:38    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:38    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:22:38    818s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2553.6M, EPOCH TIME: 1701994958.920710
[12/07 19:22:38    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:22:38    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] =============================================================================================
[12/07 19:22:38    818s]  Step TAT Report : BuildHoldData #1 / opt_design #3                             21.18-s099_1
[12/07 19:22:38    818s] =============================================================================================
[12/07 19:22:38    818s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:22:38    818s] ---------------------------------------------------------------------------------------------
[12/07 19:22:38    818s] [ ViewPruning            ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:22:38    818s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:22:38    818s] [ DrvReport              ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:22:38    818s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.1    0.9
[12/07 19:22:38    818s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:22:38    818s] [ TimingUpdate           ]      4   0:00:02.7  (  15.4 % )     0:00:15.0 /  0:00:15.0    1.0
[12/07 19:22:38    818s] [ FullDelayCalc          ]      3   0:00:12.3  (  68.7 % )     0:00:12.3 /  0:00:12.3    1.0
[12/07 19:22:38    818s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[12/07 19:22:38    818s] [ MISC                   ]          0:00:02.0  (  11.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/07 19:22:38    818s] ---------------------------------------------------------------------------------------------
[12/07 19:22:38    818s]  BuildHoldData #1 TOTAL             0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:17.8    1.0
[12/07 19:22:38    818s] ---------------------------------------------------------------------------------------------
[12/07 19:22:38    818s] 
[12/07 19:22:38    818s] Density: 70.270%
[12/07 19:22:38    818s] ------------------------------------------------------------------
[12/07 19:22:38    818s] *** BuildHoldData #1 [finish] (opt_design #3) : cpu/real = 0:00:17.8/0:00:17.9 (1.0), totSession cpu/real = 0:13:38.8/0:14:06.9 (1.0), mem = 2553.6M
[12/07 19:22:38    818s] **opt_design ... cpu = 0:01:05, real = 0:01:07, mem = 1963.9M, totSessionCpu=0:13:39 **
[12/07 19:22:38    818s] OPTC: m1 20.0 20.0
[12/07 19:22:38    818s] Setting latch borrow mode to budget during optimization.
[12/07 19:22:39    819s] Info: Done creating the CCOpt slew target map.
[12/07 19:22:39    819s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/07 19:22:39    819s] Glitch fixing enabled
[12/07 19:22:39    819s] *** ClockDrv #1 [begin] (opt_design #3) : totSession cpu/real = 0:13:39.5/0:14:07.6 (1.0), mem = 2511.6M
[12/07 19:22:39    819s] Running CCOpt-PRO on entire clock network
[12/07 19:22:39    819s] Net route status summary:
[12/07 19:22:39    819s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:22:39    819s]   Non-clock: 32201 (unrouted=164, trialRouted=0, noStatus=0, routed=32037, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:22:39    819s] Clock tree cells fixed by user: 0 out of 13 (0%)
[12/07 19:22:39    819s] PRO...
[12/07 19:22:39    819s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/07 19:22:39    819s] Initializing clock structures...
[12/07 19:22:39    819s]   Creating own balancer
[12/07 19:22:39    819s]   Removing CTS place status from clock tree and sinks.
[12/07 19:22:39    819s]   Removed CTS place status from 13 clock cells (out of 15 ) and 0 clock sinks (out of 0 ).
[12/07 19:22:39    819s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/07 19:22:39    819s]   Initializing legalizer
[12/07 19:22:39    819s]   Using cell based legalization.
[12/07 19:22:39    819s] OPERPROF: Starting DPlace-Init at level 1, MEM:2511.6M, EPOCH TIME: 1701994959.678489
[12/07 19:22:39    819s] Processing tracks to init pin-track alignment.
[12/07 19:22:39    819s] z: 2, totalTracks: 1
[12/07 19:22:39    819s] z: 4, totalTracks: 1
[12/07 19:22:39    819s] z: 6, totalTracks: 1
[12/07 19:22:39    819s] z: 8, totalTracks: 1
[12/07 19:22:39    819s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:22:39    819s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 19:22:39    819s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2511.6M, EPOCH TIME: 1701994959.695898
[12/07 19:22:39    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:39    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:39    819s] 
[12/07 19:22:39    819s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:22:39    819s] 
[12/07 19:22:39    819s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:22:39    819s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2511.6M, EPOCH TIME: 1701994959.730359
[12/07 19:22:39    819s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2511.6M, EPOCH TIME: 1701994959.730469
[12/07 19:22:39    819s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2511.6M, EPOCH TIME: 1701994959.730860
[12/07 19:22:39    819s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2511.6MB).
[12/07 19:22:39    819s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.056, MEM:2511.6M, EPOCH TIME: 1701994959.734866
[12/07 19:22:39    819s] (I)      Default pattern map key = filter_top_default.
[12/07 19:22:39    819s] (I)      Load db... (mem=2511.6M)
[12/07 19:22:39    819s] (I)      Read data from FE... (mem=2511.6M)
[12/07 19:22:39    819s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:22:39    819s] (I)      Number of ignored instance 0
[12/07 19:22:39    819s] (I)      Number of inbound cells 0
[12/07 19:22:39    819s] (I)      Number of opened ILM blockages 0
[12/07 19:22:39    819s] (I)      Number of instances temporarily fixed by detailed placement 1133
[12/07 19:22:39    819s] (I)      numMoveCells=22657, numMacros=0  numPads=30  numMultiRowHeightInsts=0
[12/07 19:22:39    819s] (I)      cell height: 3420, count: 23790
[12/07 19:22:39    819s] (I)      Read rows... (mem=2517.9M)
[12/07 19:22:39    819s] (I)      Reading non-standard rows with height 6840
[12/07 19:22:39    819s] (I)      Done Read rows (cpu=0.000s, mem=2517.9M)
[12/07 19:22:39    819s] (I)      Done Read data from FE (cpu=0.020s, mem=2517.9M)
[12/07 19:22:39    819s] (I)      Done Load db (cpu=0.020s, mem=2517.9M)
[12/07 19:22:39    819s] (I)      Constructing placeable region... (mem=2517.9M)
[12/07 19:22:39    819s] (I)      Constructing bin map
[12/07 19:22:39    819s] (I)      Initialize bin information with width=34200 height=34200
[12/07 19:22:39    819s] (I)      Done constructing bin map
[12/07 19:22:39    819s] (I)      Compute region effective width... (mem=2517.9M)
[12/07 19:22:39    819s] (I)      Done Compute region effective width (cpu=0.000s, mem=2517.9M)
[12/07 19:22:39    819s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2517.9M)
[12/07 19:22:39    819s]   Legalizer reserving space for clock trees
[12/07 19:22:39    819s]   Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]   Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]   Reconstructing clock tree datastructures, skew aware...
[12/07 19:22:39    819s]     Validating CTS configuration...
[12/07 19:22:39    819s]     Checking module port directions...
[12/07 19:22:39    819s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:22:39    819s]     Non-default attributes:
[12/07 19:22:39    819s]       Public non-default attributes:
[12/07 19:22:39    819s]         cts_adjacent_rows_legal: true (default: false)
[12/07 19:22:39    819s]         cts_buffer_cells is set for at least one object
[12/07 19:22:39    819s]         cts_cell_density is set for at least one object
[12/07 19:22:39    819s]         cts_cell_halo_rows: 0 (default: 1)
[12/07 19:22:39    819s]         cts_cell_halo_sites: 0 (default: 4)
[12/07 19:22:39    819s]         cts_inverter_cells is set for at least one object
[12/07 19:22:39    819s]         cts_route_type is set for at least one object
[12/07 19:22:39    819s]         cts_skew_group_target_insertion_delay is set for at least one object
[12/07 19:22:39    819s]         cts_target_skew is set for at least one object
[12/07 19:22:39    819s]         cts_target_skew_wire is set for at least one object
[12/07 19:22:39    819s]         cts_update_clock_latency: false (default: true)
[12/07 19:22:39    819s]       Private non-default attributes:
[12/07 19:22:39    819s]         cts_allow_non_fterm_identical_swaps: false (default: true)
[12/07 19:22:39    819s]         cts_clock_nets_detailed_routed: true (default: false)
[12/07 19:22:39    819s]         cts_force_design_routing_status: 1 (default: auto)
[12/07 19:22:39    819s]         cts_post_route_enable_post_commit_delay_update: true (default: false)
[12/07 19:22:39    819s] End AAE Lib Interpolated Model. (MEM=2517.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s] (I)      Initializing Steiner engine. 
[12/07 19:22:39    819s] (I)      ==================== Layers =====================
[12/07 19:22:39    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:22:39    819s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 19:22:39    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:22:39    819s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[12/07 19:22:39    819s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[12/07 19:22:39    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:22:39    819s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 19:22:39    819s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[12/07 19:22:39    819s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[12/07 19:22:39    819s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[12/07 19:22:39    819s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[12/07 19:22:39    819s] (I)      |  69 | 69[12/07 19:22:39    819s]     Route type trimming info:
[12/07 19:22:39    819s]       No route type modifications were made.
 |    Nimp | implant |        |       |
[12/07 19:22:39    819s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[12/07 19:22:39    819s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[12/07 19:22:39    819s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[12/07 19:22:39    819s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[12/07 19:22:39    819s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[12/07 19:22:39    819s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[12/07 19:22:39    819s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[12/07 19:22:39    819s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[12/07 19:22:39    819s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 19:22:39    819s]     Library trimming buffers in power domain auto-default and half-corner default_dc:both.late removed 0 of 3 cells
[12/07 19:22:39    819s]     Original list had 3 cells:
[12/07 19:22:39    819s]     CLKBUFX16 CLKBUFX12 CLKBUFX4 
[12/07 19:22:39    819s]     Library trimming was not able to trim any cells:
[12/07 19:22:39    819s]     CLKBUFX16 CLKBUFX12 CLKBUFX4 
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Library trimming inverters in power domain auto-default and half-corner default_dc:both.late removed 0 of 3 cells
[12/07 19:22:39    819s]     Original list had 3 cells:
[12/07 19:22:39    819s]     CLKINVX16 CLKINVX12 CLKINVX4 
[12/07 19:22:39    819s]     Library trimming was not able to trim any cells:
[12/07 19:22:39    819s]     CLKINVX16 CLKINVX12 CLKINVX4 
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:39    819s]     Accumulated time to calculate placeable region: 0
[12/07 19:22:40    820s]     Clock tree balancer configuration for clock_tree Clk:
[12/07 19:22:40    820s]     Non-default attributes:
[12/07 19:22:40    820s]       Public non-default attributes:
[12/07 19:22:40    820s]         cts_cell_density: 1 (default: 0.75)
[12/07 19:22:40    820s]         cts_route_type (leaf): default_route_type_leaf (default: default)
[12/07 19:22:40    820s]         cts_route_type (top): default_route_type_nonleaf (default: default)
[12/07 19:22:40    820s]         cts_route_type (trunk): default_route_type_nonleaf (default: default)
[12/07 19:22:40    820s]       No private non-default attributes
[12/07 19:22:40    820s]     For power domain auto-default:
[12/07 19:22:40    820s]       Buffers:     CLKBUFX16 CLKBUFX12 CLKBUFX4 
[12/07 19:22:40    820s]       Inverters:   CLKINVX16 CLKINVX12 CLKINVX4 
[12/07 19:22:40    820s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[12/07 19:22:40    820s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[12/07 19:22:40    820s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 98322.606um^2
[12/07 19:22:40    820s]     Top Routing info:
[12/07 19:22:40    820s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:22:40    820s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:22:40    820s]     Trunk Routing info:
[12/07 19:22:40    820s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:22:40    820s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:22:40    820s]     Leaf Routing info:
[12/07 19:22:40    820s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:22:40    820s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:22:40    820s]     For timing_corner default_dc:both, late and power domain auto-default:
[12/07 19:22:40    820s]       Slew time target (leaf):    0.030ns
[12/07 19:22:40    820s]       Slew time target (trunk):   0.030ns
[12/07 19:22:40    820s]       Slew time target (top):     0.030ns (Note: no nets are considered top nets in this clock tree)
[12/07 19:22:40    820s]       Buffer unit delay: 0.020ns
[12/07 19:22:40    820s]       Buffer max distance: 420.690um
[12/07 19:22:40    820s]     Fastest wire driving cells and distances:
[12/07 19:22:40    820s]       Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=420.690um, saturatedSlew=0.026ns, speed=12409.735um per ns, cellArea=16.259um^2 per 1000um}
[12/07 19:22:40    820s]       Inverter  : {lib_cell:CLKINVX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=357.333um, saturatedSlew=0.026ns, speed=15988.053um per ns, cellArea=15.313um^2 per 1000um}
[12/07 19:22:40    820s]       Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=428.800um, saturatedSlew=0.026ns, speed=6259.854um per ns, cellArea=30.308um^2 per 1000um}
[12/07 19:22:40    820s]       Clock gate   (no test): {lib_cell:TLATNCAX16, fastest_considered_half_corner=default_dc:both.late, optimalDrivingDistance=428.800um, saturatedSlew=0.026ns, speed=6269.006um per ns, cellArea=28.713um^2 per 1000um}
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Logic Sizing Table:
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     ----------------------------------------------------------
[12/07 19:22:40    820s]     Cell    Instance count    Source    Eligible library cells
[12/07 19:22:40    820s]     ----------------------------------------------------------
[12/07 19:22:40    820s]       (empty table)
[12/07 19:22:40    820s]     ----------------------------------------------------------
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Clock DAG hash initial state: 15108409633493707202 14665463664484486285
[12/07 19:22:40    820s]     CTS services accumulated run-time stats initial state:
[12/07 19:22:40    820s]       delay calculator: calls=8895, total_wall_time=0.597s, mean_wall_time=0.067ms
[12/07 19:22:40    820s]       legalizer: calls=983, total_wall_time=0.031s, mean_wall_time=0.031ms
[12/07 19:22:40    820s]       steiner router: calls=9085, total_wall_time=1.023s, mean_wall_time=0.113ms
[12/07 19:22:40    820s]     Clock tree balancer configuration for skew_group Clk/default_const:
[12/07 19:22:40    820s]       Sources:                     pin Clk
[12/07 19:22:40    820s]       Total number of sinks:       1133
[12/07 19:22:40    820s]       Delay constrained sinks:     1133
[12/07 19:22:40    820s]       Constrains:                  default
[12/07 19:22:40    820s]       Non-leaf sinks:              0
[12/07 19:22:40    820s]       Ignore pins:                 0
[12/07 19:22:40    820s]      Timing corner default_dc:both.late:
[12/07 19:22:40    820s]       Skew target:                 0.020ns
[12/07 19:22:40    820s]     Primary reporting skew groups are:
[12/07 19:22:40    820s]     skew_group Clk/default_const with 1133 clock sinks
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Clock DAG stats initial state:
[12/07 19:22:40    820s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:22:40    820s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:22:40    820s]       misc counts      : r=1, pp=0
[12/07 19:22:40    820s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:22:40    820s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:22:40    820s]     Clock DAG library cell distribution initial state {count}:
[12/07 19:22:40    820s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:22:40    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:22:40    820s] UM:*                                                                   InitialState
[12/07 19:22:40    820s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:22:40    820s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Layer information for route type default_route_type_leaf:
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     Layer      Preferred    Route    Res.          Cap.          RC
[12/07 19:22:40    820s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     Metal1     N            H          1.227         0.111         0.136
[12/07 19:22:40    820s]     Metal2     N            V          0.755         0.107         0.081
[12/07 19:22:40    820s]     Metal3     Y            H          0.755         0.115         0.087
[12/07 19:22:40    820s]     Metal4     Y            V          0.755         0.107         0.081
[12/07 19:22:40    820s]     Metal5     N            H          0.755         0.111         0.084
[12/07 19:22:40    820s]     Metal6     N            V          0.755         0.113         0.085
[12/07 19:22:40    820s]     Metal7     N            H          0.755         0.116         0.088
[12/07 19:22:40    820s]     Metal8     N            V          0.268         0.115         0.031
[12/07 19:22:40    820s]     Metal9     N            H          0.268         0.600         0.160
[12/07 19:22:40    820s]     Metal10    N            V          0.097         0.336         0.033
[12/07 19:22:40    820s]     Metal11    N            H          0.095         0.415         0.040
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:22:40    820s]     Unshielded; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Layer information for route type default_route_type_nonleaf:
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     Layer      Preferred    Route    Res.          Cap.          RC
[12/07 19:22:40    820s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     Metal1     N            H          1.227         0.160         0.196
[12/07 19:22:40    820s]     Metal2     N            V          0.755         0.143         0.108
[12/07 19:22:40    820s]     Metal3     Y            H          0.755         0.151         0.114
[12/07 19:22:40    820s]     Metal4     Y            V          0.755         0.146         0.110
[12/07 19:22:40    820s]     Metal5     N            H          0.755         0.146         0.110
[12/07 19:22:40    820s]     Metal6     N            V          0.755         0.150         0.113
[12/07 19:22:40    820s]     Metal7     N            H          0.755         0.153         0.116
[12/07 19:22:40    820s]     Metal8     N            V          0.268         0.153         0.041
[12/07 19:22:40    820s]     Metal9     N            H          0.268         0.967         0.259
[12/07 19:22:40    820s]     Metal10    N            V          0.097         0.459         0.045
[12/07 19:22:40    820s]     Metal11    N            H          0.095         0.587         0.056
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[12/07 19:22:40    820s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Layer information for route type default_route_type_nonleaf:
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     Layer      Preferred    Route    Res.          Cap.          RC
[12/07 19:22:40    820s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     Metal1     N            H          1.227         0.111         0.136
[12/07 19:22:40    820s]     Metal2     N            V          0.755         0.107         0.081
[12/07 19:22:40    820s]     Metal3     Y            H          0.755         0.115         0.087
[12/07 19:22:40    820s]     Metal4     Y            V          0.755         0.107         0.081
[12/07 19:22:40    820s]     Metal5     N            H          0.755         0.111         0.084
[12/07 19:22:40    820s]     Metal6     N            V          0.755         0.113         0.085
[12/07 19:22:40    820s]     Metal7     N            H          0.755         0.116         0.088
[12/07 19:22:40    820s]     Metal8     N            V          0.268         0.115         0.031
[12/07 19:22:40    820s]     Metal9     N            H          0.268         0.600         0.160
[12/07 19:22:40    820s]     Metal10    N            V          0.097         0.336         0.033
[12/07 19:22:40    820s]     Metal11    N            H          0.095         0.415         0.040
[12/07 19:22:40    820s]     ----------------------------------------------------------------------
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Via selection for estimated routes (rule default):
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     ------------------------------------------------------------------------
[12/07 19:22:40    820s]     Layer              Via Cell      Res.     Cap.     RC       Top of Stack
[12/07 19:22:40    820s]     Range                            (Ohm)    (fF)     (fs)     Only
[12/07 19:22:40    820s]     ------------------------------------------------------------------------
[12/07 19:22:40    820s]     Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
[12/07 19:22:40    820s]     Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
[12/07 19:22:40    820s]     Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
[12/07 19:22:40    820s]     Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
[12/07 19:22:40    820s]     Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
[12/07 19:22:40    820s]     Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
[12/07 19:22:40    820s]     Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
[12/07 19:22:40    820s]     Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
[12/07 19:22:40    820s]     Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
[12/07 19:22:40    820s]     Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
[12/07 19:22:40    820s]     ------------------------------------------------------------------------
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     No ideal or dont_touch nets found in the clock tree
[12/07 19:22:40    820s]     No dont_touch hnets found in the clock tree
[12/07 19:22:40    820s]     No dont_touch hpins found in the clock network.
[12/07 19:22:40    820s]     Checking for illegal sizes of clock logic instances...
[12/07 19:22:40    820s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:22:40    820s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[12/07 19:22:40    820s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/07 19:22:40    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:22:40    820s] UM:*                                                                   Validating CTS configuration
[12/07 19:22:40    820s]     CCOpt configuration status: all checks passed.
[12/07 19:22:40    820s]   Reconstructing clock tree datastructures, skew aware done.
[12/07 19:22:40    820s] Initializing clock structures done.
[12/07 19:22:40    820s] PRO...
[12/07 19:22:40    820s]   PRO active optimizations:
[12/07 19:22:40    820s]    - DRV fixing with sizing
[12/07 19:22:40    820s]   
[12/07 19:22:40    820s]   Detected clock skew data from CTS
[12/07 19:22:40    820s]   Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:22:40    820s]   Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:22:40    820s]   Clock DAG hash PRO initial state: 15108409633493707202 14665463664484486285
[12/07 19:22:40    820s]   CTS services accumulated run-time stats PRO initial state:
[12/07 19:22:40    820s]     delay calculator: calls=8909, total_wall_time=0.599s, mean_wall_time=0.067ms
[12/07 19:22:40    820s]     legalizer: calls=983, total_wall_time=0.031s, mean_wall_time=0.031ms
[12/07 19:22:40    820s]     steiner router: calls=9085, total_wall_time=1.023s, mean_wall_time=0.113ms
[12/07 19:22:40    820s]   Clock DAG stats PRO initial state:
[12/07 19:22:40    820s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:22:40    820s]     sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:22:40    820s]     misc counts      : r=1, pp=0
[12/07 19:22:40    820s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:22:40    820s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:22:40    820s]     sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:22:40    820s]     wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.355pF, total=0.412pF
[12/07 19:22:40    820s]     wire lengths     : top=0.000um, trunk=868.980um, leaf=4577.260um, total=5446.240um
[12/07 19:22:40    820s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:22:40    820s]   Clock DAG net violations PRO initial state: none
[12/07 19:22:40    820s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/07 19:22:40    820s]     Trunk : target=0.030ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:22:40    820s]     Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 7 <= 0.027ns, 5 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:22:40    820s]   Clock DAG library cell distribution PRO initial state {count}:
[12/07 19:22:40    820s]      Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:22:40    820s]   Primary reporting skew groups PRO initial state:
[12/07 19:22:40    820s]     skew_group default.Clk/default_const: unconstrained
[12/07 19:22:40    820s]         min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:22:40    820s]         max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:22:40    820s]   Skew group summary PRO initial state:
[12/07 19:22:40    820s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.044, avg=0.040, sd=0.003], skew [0.016 vs 0.020], 100% {0.028, 0.044} (wid=0.013 ws=0.011) (gid=0.033 gs=0.006)
[12/07 19:22:40    820s]   Recomputing CTS skew targets...
[12/07 19:22:40    820s]   Resolving skew group constraints...
[12/07 19:22:40    820s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 19:22:40    820s]     Clock DAG hash before 'PRO Fixing DRVs': 15108409633493707202 14665463664484486285
[12/07 19:22:40    820s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[12/07 19:22:40    820s]       delay calculator: calls=8921, total_wall_time=0.600s, mean_wall_time=0.067ms
[12/07 19:22:40    820s]       legalizer: calls=983, total_wall_time=0.031s, mean_wall_time=0.031ms
[12/07 19:22:40    820s]       steiner router: calls=9097, total_wall_time=1.023s, mean_wall_time=0.112ms
[12/07 19:22:40    820s]   Resolving skew group constraints done.
[12/07 19:22:40    820s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:22:40    820s]   PRO Fixing DRVs...
[12/07 19:22:40    820s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 19:22:40    820s]     CCOpt-PRO: considered: 14, tested: 14, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Statistics: Fix DRVs (cell sizing):
[12/07 19:22:40    820s]     ===================================
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Cell changes by Net Type:
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     -------------------------------------------------------------------------------------------------
[12/07 19:22:40    820s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/07 19:22:40    820s]     -------------------------------------------------------------------------------------------------
[12/07 19:22:40    820s]     top                0            0           0            0                    0                0
[12/07 19:22:40    820s]     trunk              0            0           0            0                    0                0
[12/07 19:22:40    820s]     leaf               0            0           0            0                    0                0
[12/07 19:22:40    820s]     -------------------------------------------------------------------------------------------------
[12/07 19:22:40    820s]     Total              0            0           0            0                    0                0
[12/07 19:22:40    820s]     -------------------------------------------------------------------------------------------------
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/07 19:22:40    820s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/07 19:22:40    820s]     
[12/07 19:22:40    820s]     Clock DAG hash after 'PRO Fixing DRVs': 15108409633493707202 14665463664484486285
[12/07 19:22:40    820s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[12/07 19:22:40    820s]       delay calculator: calls=8921, total_wall_time=0.600s, mean_wall_time=0.067ms
[12/07 19:22:40    820s]       legalizer: calls=983, total_wall_time=0.031s, mean_wall_time=0.031ms
[12/07 19:22:40    820s]       steiner router: calls=9097, total_wall_time=1.023s, mean_wall_time=0.112ms
[12/07 19:22:40    820s]           min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:22:40    820s]           max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:22:40    820s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/07 19:22:40    820s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:22:40    820s]       sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:22:40    820s]       misc counts      : r=1, pp=0
[12/07 19:22:40    820s]       cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:22:40    820s]       cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:22:40    820s]       sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:22:40    820s]       wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.355pF, total=0.412pF
[12/07 19:22:40    820s]       wire lengths     : top=0.000um, trunk=868.980um, leaf=4577.260um, total=5446.240um
[12/07 19:22:40    820s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:22:40    820s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[12/07 19:22:40    820s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/07 19:22:40    820s]       Trunk : target=0.030ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:22:40    820s]       Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 7 <= 0.027ns, 5 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:22:40    820s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/07 19:22:40    820s]        Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:22:40    820s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/07 19:22:40    820s]       skew_group default.Clk/default_const: unconstrained
[12/07 19:22:40    820s]     Skew group summary after 'PRO Fixing DRVs':
[12/07 19:22:40    820s]       skew_group Clk/default_const: insertion delay [min=0.028, max=0.044], skew [0.016 vs 0.020]
[12/07 19:22:40    820s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 19:22:40    820s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:22:41    820s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:22:41    820s] UM:*                                                                   PRO Fixing DRVs
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   Slew Diagnostics: After DRV fixing
[12/07 19:22:41    820s]   ==================================
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   Global Causes:
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   -------------------------------------
[12/07 19:22:41    820s]   Cause
[12/07 19:22:41    820s]   -------------------------------------
[12/07 19:22:41    820s]   DRV fixing with buffering is disabled
[12/07 19:22:41    820s]   -------------------------------------
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   Top 5 overslews:
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   ---------------------------------
[12/07 19:22:41    820s]   Overslew    Causes    Driving Pin
[12/07 19:22:41    820s]   ---------------------------------
[12/07 19:22:41    820s]     (empty table)
[12/07 19:22:41    820s]   ---------------------------------
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   -------------------
[12/07 19:22:41    820s]   Cause    Occurences
[12/07 19:22:41    820s]   -------------------
[12/07 19:22:41    820s]     (empty table)
[12/07 19:22:41    820s]   -------------------
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   Violation diagnostics counts from the 0 nodes that have violations:
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   -------------------
[12/07 19:22:41    820s]   Cause    Occurences
[12/07 19:22:41    820s]   -------------------
[12/07 19:22:41    820s]     (empty table)
[12/07 19:22:41    820s]   -------------------
[12/07 19:22:41    820s]   
[12/07 19:22:41    820s]   Set dirty flag on 0 instances, 0 nets
[12/07 19:22:41    820s]   Reconnecting optimized routes...
[12/07 19:22:41    820s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:22:41    820s] End AAE Lib Interpolated Model. (MEM=2560.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:41    820s]   Clock tree timing engine global stage delay update for default_dc:both.late...
[12/07 19:22:41    820s]   Clock tree timing engine global stage delay update for default_dc:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 19:22:41    820s]   Clock DAG hash PRO final: 15108409633493707202 14665463664484486285
[12/07 19:22:41    820s]   CTS services accumulated run-time stats PRO final:
[12/07 19:22:41    820s]     delay calculator: calls=8935, total_wall_time=0.602s, mean_wall_time=0.067ms
[12/07 19:22:41    820s]     legalizer: calls=983, total_wall_time=0.031s, mean_wall_time=0.031ms
[12/07 19:22:41    820s]     steiner router: calls=9097, total_wall_time=1.023s, mean_wall_time=0.112ms
[12/07 19:22:41    820s]   Clock DAG stats PRO final:
[12/07 19:22:41    820s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[12/07 19:22:41    820s]     sink counts      : regular=1133, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1133
[12/07 19:22:41    820s]     misc counts      : r=1, pp=0
[12/07 19:22:41    820s]     cell areas       : b=87.210um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=87.210um^2
[12/07 19:22:41    820s]     cell capacitance : b=0.026pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.026pF
[12/07 19:22:41    820s]     sink capacitance : total=0.349pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[12/07 19:22:41    820s]     wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.355pF, total=0.412pF
[12/07 19:22:41    820s]     wire lengths     : top=0.000um, trunk=868.980um, leaf=4577.260um, total=5446.240um
[12/07 19:22:41    820s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1893.290um, total=1893.290um
[12/07 19:22:41    820s]   Clock DAG net violations PRO final: none
[12/07 19:22:41    820s]   Clock DAG primary half-corner transition distribution PRO final:
[12/07 19:22:41    820s]     Trunk : target=0.030ns count=1 avg=0.020ns sd=0.000ns min=0.020ns max=0.020ns {0 <= 0.018ns, 1 <= 0.024ns, 0 <= 0.027ns, 0 <= 0.029ns, 0 <= 0.030ns}
[12/07 19:22:41    820s]     Leaf  : target=0.030ns count=13 avg=0.028ns sd=0.001ns min=0.025ns max=0.030ns {0 <= 0.018ns, 0 <= 0.024ns, 7 <= 0.027ns, 5 <= 0.029ns, 1 <= 0.030ns}
[12/07 19:22:41    820s]   Clock DAG library cell distribution PRO final {count}:
[12/07 19:22:41    820s]      Bufs: CLKBUFX16: 12 CLKBUFX12: 1 
[12/07 19:22:41    820s]   Primary reporting skew groups PRO final:
[12/07 19:22:41    820s]     skew_group default.Clk/default_const: unconstrained
[12/07 19:22:41    820s]         min path sink: fir_filter/din_r_reg[7]/CK
[12/07 19:22:41    820s]         max path sink: fir_filter/sum_r_reg[21][22]/CK
[12/07 19:22:41    820s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/07 19:22:41    820s] numClockCells = 15, numClockCellsFixed = 0, numClockCellsRestored = 13, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/07 19:22:41    820s]   Skew group summary PRO final:
[12/07 19:22:41    820s]     skew_group Clk/default_const: insertion delay [min=0.028, max=0.044, avg=0.040, sd=0.003], skew [0.016 vs 0.020], 100% {0.028, 0.044} (wid=0.013 ws=0.011) (gid=0.033 gs=0.006)
[12/07 19:22:41    820s] PRO done.
[12/07 19:22:41    821s] Net route status summary:
[12/07 19:22:41    821s]   Clock:        14 (unrouted=0, trialRouted=0, noStatus=0, routed=14, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:22:41    821s]   Non-clock: 32201 (unrouted=164, trialRouted=0, noStatus=0, routed=32037, fixed=0, [crossesIlmBoundary=0, tooFewTerms=164, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 19:22:41    821s] Updating delays...
[12/07 19:22:42    822s] Updating delays done.
[12/07 19:22:42    822s] PRO done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/07 19:22:42    822s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:22:42    822s] UM:*                                                                   PRO
[12/07 19:22:42    822s] Leaving CCOpt scope - Cleaning up placement interface...
[12/07 19:22:42    822s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2622.1M, EPOCH TIME: 1701994962.684361
[12/07 19:22:42    822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1133).
[12/07 19:22:42    822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:42    822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:42    822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:42    822s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.150, REAL:0.149, MEM:2519.1M, EPOCH TIME: 1701994962.833512
[12/07 19:22:42    822s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 19:22:42    822s] *** ClockDrv #1 [finish] (opt_design #3) : cpu/real = 0:00:03.2/0:00:03.3 (1.0), totSession cpu/real = 0:13:42.7/0:14:10.8 (1.0), mem = 2519.1M
[12/07 19:22:42    822s] 
[12/07 19:22:42    822s] =============================================================================================
[12/07 19:22:42    822s]  Step TAT Report : ClockDrv #1 / opt_design #3                                  21.18-s099_1
[12/07 19:22:42    822s] =============================================================================================
[12/07 19:22:42    822s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:22:42    822s] ---------------------------------------------------------------------------------------------
[12/07 19:22:42    822s] [ OptimizationStep       ]      1   0:00:01.8  (  56.1 % )     0:00:03.3 /  0:00:03.2    1.0
[12/07 19:22:42    822s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   2.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/07 19:22:42    822s] [ IncrDelayCalc          ]     14   0:00:01.3  (  41.1 % )     0:00:01.3 /  0:00:01.4    1.0
[12/07 19:22:42    822s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:22:42    822s] ---------------------------------------------------------------------------------------------
[12/07 19:22:42    822s]  ClockDrv #1 TOTAL                  0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.2    1.0
[12/07 19:22:42    822s] ---------------------------------------------------------------------------------------------
[12/07 19:22:42    822s] 
[12/07 19:22:43    823s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:22:43    823s] **INFO: Start fixing DRV (Mem = 2515.11M) ...
[12/07 19:22:43    823s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[12/07 19:22:43    823s] Begin: GigaOpt DRV Optimization
[12/07 19:22:43    823s] Glitch fixing enabled
[12/07 19:22:43    823s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[12/07 19:22:43    823s] *** DrvOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:13:43.1/0:14:11.2 (1.0), mem = 2515.1M
[12/07 19:22:43    823s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:22:43    823s] End AAE Lib Interpolated Model. (MEM=2515.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:43    823s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.19
[12/07 19:22:43    823s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 19:22:43    823s] ### Creating PhyDesignMc. totSessionCpu=0:13:43 mem=2515.1M
[12/07 19:22:43    823s] OPERPROF: Starting DPlace-Init at level 1, MEM:2515.1M, EPOCH TIME: 1701994963.345208
[12/07 19:22:43    823s] Processing tracks to init pin-track alignment.
[12/07 19:22:43    823s] z: 2, totalTracks: 1
[12/07 19:22:43    823s] z: 4, totalTracks: 1
[12/07 19:22:43    823s] z: 6, totalTracks: 1
[12/07 19:22:43    823s] z: 8, totalTracks: 1
[12/07 19:22:43    823s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:22:43    823s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2515.1M, EPOCH TIME: 1701994963.360763
[12/07 19:22:43    823s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:43    823s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:43    823s] 
[12/07 19:22:43    823s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:22:43    823s] 
[12/07 19:22:43    823s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:22:43    823s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:2515.1M, EPOCH TIME: 1701994963.391072
[12/07 19:22:43    823s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2515.1M, EPOCH TIME: 1701994963.391178
[12/07 19:22:43    823s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2515.1M, EPOCH TIME: 1701994963.391663
[12/07 19:22:43    823s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2515.1MB).
[12/07 19:22:43    823s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:2515.1M, EPOCH TIME: 1701994963.394791
[12/07 19:22:43    823s] TotalInstCnt at PhyDesignMc Initialization: 23790
[12/07 19:22:43    823s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:43 mem=2515.1M
[12/07 19:22:43    823s] #optDebug: Start CG creation (mem=2515.1M)
[12/07 19:22:43    823s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[12/07 19:22:43    823s] (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s]  ...processing cgPrt (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s]  ...processing cgEgp (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s]  ...processing cgPbk (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s]  ...processing cgNrb(cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s]  ...processing cgObs (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s]  ...processing cgCon (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s]  ...processing cgPdm (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2707.3M)
[12/07 19:22:43    823s] ### Creating RouteCongInterface, started
[12/07 19:22:43    823s] {MMLU 0 14 32145}
[12/07 19:22:43    823s] ### Creating LA Mngr. totSessionCpu=0:13:44 mem=2707.3M
[12/07 19:22:43    823s] ### Creating LA Mngr, finished. totSessionCpu=0:13:44 mem=2707.3M
[12/07 19:22:43    823s] ### Creating RouteCongInterface, finished
[12/07 19:22:43    823s] 
[12/07 19:22:43    823s] Creating Lib Analyzer ...
[12/07 19:22:43    823s] 
[12/07 19:22:43    823s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:22:43    823s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:22:43    823s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:22:43    823s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:22:43    823s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:22:43    823s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:22:43    823s] Summary for sequential cells identification: 
[12/07 19:22:43    823s]   Identified SBFF number: 104
[12/07 19:22:43    823s]   Identified MBFF number: 0
[12/07 19:22:43    823s]   Identified SB Latch number: 0
[12/07 19:22:43    823s]   Identified MB Latch number: 0
[12/07 19:22:43    823s]   Not identified SBFF number: 16
[12/07 19:22:43    823s]   Not identified MBFF number: 0
[12/07 19:22:43    823s]   Not identified SB Latch number: 0
[12/07 19:22:43    823s]   Not identified MB Latch number: 0
[12/07 19:22:43    823s]   Number of sequential cells which are not FFs: 32
[12/07 19:22:43    823s]  Visiting view : func_default
[12/07 19:22:43    823s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:22:43    823s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:22:43    823s]  Visiting view : func_default
[12/07 19:22:43    823s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:22:43    823s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:22:43    823s] TLC MultiMap info (StdDelay):
[12/07 19:22:43    823s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:22:43    823s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:22:43    823s]  Setting StdDelay to: 9.9ps
[12/07 19:22:43    823s] 
[12/07 19:22:43    823s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:22:43    823s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:22:43    823s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:22:43    823s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:22:43    823s] 
[12/07 19:22:43    823s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:22:44    824s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:44 mem=2707.3M
[12/07 19:22:44    824s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:44 mem=2707.3M
[12/07 19:22:44    824s] Creating Lib Analyzer, finished. 
[12/07 19:22:44    824s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 19:22:44    824s] [GPS-DRV] maxDensity (design): 0.95
[12/07 19:22:44    824s] [GPS-DRV] maxLocalDensity: 0.96
[12/07 19:22:44    824s] [GPS-DRV] MaxBufDistForPlaceBlk: 103 Microns
[12/07 19:22:44    824s] [GPS-DRV] MaintainWNS: 1
[12/07 19:22:44    824s] [GPS-DRV] All active and enabled setup views
[12/07 19:22:44    824s] [GPS-DRV]     func_default
[12/07 19:22:44    824s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:22:44    824s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/07 19:22:44    824s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/07 19:22:44    824s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 19:22:44    824s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2726.4M, EPOCH TIME: 1701994964.522110
[12/07 19:22:44    824s] Found 0 hard placement blockage before merging.
[12/07 19:22:44    824s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/07 19:22:44    824s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2726.4M, EPOCH TIME: 1701994964.522608
[12/07 19:22:45    824s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:22:45    824s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/07 19:22:45    824s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:22:45    824s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 19:22:45    824s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:22:45    825s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:22:45    825s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.37|     0.00|       0|       0|       0| 70.27%|          |         |
[12/07 19:22:45    825s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 19:22:45    825s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.37|     0.00|       0|       0|       0| 70.27%| 0:00:00.0|  2742.4M|
[12/07 19:22:45    825s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 19:22:45    825s] Finished writing unified metrics of routing constraints.
[12/07 19:22:45    825s] Deleting 0 temporary hard placement blockage(s).
[12/07 19:22:45    825s] Bottom Preferred Layer:
[12/07 19:22:45    825s] +---------------+------------+----------+
[12/07 19:22:45    825s] |     Layer     |    CLK     |   Rule   |
[12/07 19:22:45    825s] +---------------+------------+----------+
[12/07 19:22:45    825s] | Metal3 (z=3)  |         14 | default  |
[12/07 19:22:45    825s] +---------------+------------+----------+
[12/07 19:22:45    825s] Via Pillar Rule:
[12/07 19:22:45    825s]     None
[12/07 19:22:45    825s] 
[12/07 19:22:45    825s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2742.4M) ***
[12/07 19:22:45    825s] 
[12/07 19:22:45    825s] Total-nets :: 32051, Stn-nets :: 0, ratio :: 0 %, Total-len 385792, Stn-len 0
[12/07 19:22:45    825s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2723.3M, EPOCH TIME: 1701994965.511806
[12/07 19:22:45    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23790).
[12/07 19:22:45    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:45    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:45    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:45    825s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.093, MEM:2644.3M, EPOCH TIME: 1701994965.604384
[12/07 19:22:45    825s] TotalInstCnt at PhyDesignMc Destruction: 23790
[12/07 19:22:45    825s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.19
[12/07 19:22:45    825s] 
[12/07 19:22:45    825s] =============================================================================================
[12/07 19:22:45    825s]  Step TAT Report : DrvOpt #1 / opt_design #3                                    21.18-s099_1
[12/07 19:22:45    825s] =============================================================================================
[12/07 19:22:45    825s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:22:45    825s] ---------------------------------------------------------------------------------------------
[12/07 19:22:45    825s] [ SlackTraversorInit     ]      1   0:00:00.4  (  18.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:22:45    825s] [ CellServerInit         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/07 19:22:45    825s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  22.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:22:45    825s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:22:45    825s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.2    0.9
[12/07 19:22:45    825s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:22:45    825s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:22:45    825s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 19:22:45    825s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[12/07 19:22:45    825s] [ DrvFindVioNets         ]      2   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:22:45    825s] [ DrvComputeSummary      ]      2   0:00:00.2  (  10.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:22:45    825s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:22:45    825s] [ MISC                   ]          0:00:00.4  (  18.8 % )     0:00:00.4 /  0:00:00.5    1.0
[12/07 19:22:45    825s] ---------------------------------------------------------------------------------------------
[12/07 19:22:45    825s]  DrvOpt #1 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/07 19:22:45    825s] ---------------------------------------------------------------------------------------------
[12/07 19:22:45    825s] 
[12/07 19:22:45    825s] *** DrvOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:13:45.5/0:14:13.6 (1.0), mem = 2644.3M
[12/07 19:22:45    825s] drv optimizer changes nothing and skips place_detail
[12/07 19:22:45    825s] End: GigaOpt DRV Optimization
[12/07 19:22:45    825s] **opt_design ... cpu = 0:01:12, real = 0:01:14, mem = 2087.9M, totSessionCpu=0:13:45 **
[12/07 19:22:45    825s] *info:
[12/07 19:22:45    825s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2644.30M).
[12/07 19:22:45    825s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2644.3M, EPOCH TIME: 1701994965.621176
[12/07 19:22:45    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:45    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:45    825s] 
[12/07 19:22:45    825s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:22:45    825s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2644.3M, EPOCH TIME: 1701994965.650004
[12/07 19:22:45    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:22:45    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:46    825s] 
[12/07 19:22:46    825s] ------------------------------------------------------------------
[12/07 19:22:46    825s]      SI Timing Summary (cpu=0.04min real=0.03min mem=2644.3M)
[12/07 19:22:46    825s] ------------------------------------------------------------------
[12/07 19:22:46    825s] 
[12/07 19:22:46    825s] Setup views included:
[12/07 19:22:46    825s]  func_default 
[12/07 19:22:46    825s] 
[12/07 19:22:46    825s] +--------------------+---------+---------+---------+
[12/07 19:22:46    825s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:22:46    825s] +--------------------+---------+---------+---------+
[12/07 19:22:46    825s] |           WNS (ns):|  0.368  |  0.368  |  1.908  |
[12/07 19:22:46    825s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:22:46    825s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:22:46    825s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:22:46    825s] +--------------------+---------+---------+---------+
[12/07 19:22:46    825s] 
[12/07 19:22:46    825s] +----------------+-------------------------------+------------------+
[12/07 19:22:46    825s] |                |              Real             |       Total      |
[12/07 19:22:46    825s] |    DRVs        +------------------+------------+------------------|
[12/07 19:22:46    825s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:22:46    825s] +----------------+------------------+------------+------------------+
[12/07 19:22:46    825s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:22:46    825s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:22:46    825s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:22:46    825s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:22:46    825s] +----------------+------------------+------------+------------------+
[12/07 19:22:46    825s] 
[12/07 19:22:46    825s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2692.5M, EPOCH TIME: 1701994966.061492
[12/07 19:22:46    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:46    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:46    825s] 
[12/07 19:22:46    825s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:22:46    825s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:2692.5M, EPOCH TIME: 1701994966.090684
[12/07 19:22:46    825s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:22:46    825s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:46    825s] 
[12/07 19:22:46    825s] Density: 70.270%
[12/07 19:22:46    825s] ------------------------------------------------------------------
[12/07 19:22:46    825s] **opt_design ... cpu = 0:01:12, real = 0:01:15, mem = 2087.9M, totSessionCpu=0:13:46 **
[12/07 19:22:46    826s]   DRV Snapshot: (REF)
[12/07 19:22:46    826s]          Tran DRV: 0 (0)
[12/07 19:22:46    826s]           Cap DRV: 0 (0)
[12/07 19:22:46    826s]        Fanout DRV: 0 (0)
[12/07 19:22:46    826s]            Glitch: 0 (0)
[12/07 19:22:46    826s] *** Timing Is met
[12/07 19:22:46    826s] *** Check timing (0:00:00.0)
[12/07 19:22:46    826s] *** Setup timing is met (target slack 0ns)
[12/07 19:22:46    826s]   Timing Snapshot: (REF)
[12/07 19:22:46    826s]      Weighted WNS: 0.000
[12/07 19:22:46    826s]       All  PG WNS: 0.000
[12/07 19:22:46    826s]       High PG WNS: 0.000
[12/07 19:22:46    826s]       All  PG TNS: 0.000
[12/07 19:22:46    826s]       High PG TNS: 0.000
[12/07 19:22:46    826s]       Low  PG TNS: 0.000
[12/07 19:22:46    826s]    Category Slack: { [L, 0.368] [H, 0.368] }
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:22:46    826s] Deleting Lib Analyzer.
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Deleting Cell Server End ...
[12/07 19:22:46    826s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:22:46    826s] **INFO: flowCheckPoint #3 OptimizationHold
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:22:46    826s] Summary for sequential cells identification: 
[12/07 19:22:46    826s]   Identified SBFF number: 104
[12/07 19:22:46    826s]   Identified MBFF number: 0
[12/07 19:22:46    826s]   Identified SB Latch number: 0
[12/07 19:22:46    826s]   Identified MB Latch number: 0
[12/07 19:22:46    826s]   Not identified SBFF number: 16
[12/07 19:22:46    826s]   Not identified MBFF number: 0
[12/07 19:22:46    826s]   Not identified SB Latch number: 0
[12/07 19:22:46    826s]   Not identified MB Latch number: 0
[12/07 19:22:46    826s]   Number of sequential cells which are not FFs: 32
[12/07 19:22:46    826s]  Visiting view : func_default
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:22:46    826s]  Visiting view : func_default
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:22:46    826s] TLC MultiMap info (StdDelay):
[12/07 19:22:46    826s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:22:46    826s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:22:46    826s]  Setting StdDelay to: 9.9ps
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Deleting Cell Server End ...
[12/07 19:22:46    826s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2682.6M, EPOCH TIME: 1701994966.655245
[12/07 19:22:46    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:46    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:22:46    826s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2682.6M, EPOCH TIME: 1701994966.684794
[12/07 19:22:46    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:22:46    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:22:46    826s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[12/07 19:22:46    826s] End AAE Lib Interpolated Model. (MEM=2682.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] Creating Lib Analyzer ...
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:22:46    826s] GigaOpt Hold Optimizer is used
[12/07 19:22:46    826s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:22:46    826s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:22:46    826s] Summary for sequential cells identification: 
[12/07 19:22:46    826s]   Identified SBFF number: 104
[12/07 19:22:46    826s]   Identified MBFF number: 0
[12/07 19:22:46    826s]   Identified SB Latch number: 0
[12/07 19:22:46    826s]   Identified MB Latch number: 0
[12/07 19:22:46    826s]   Not identified SBFF number: 16
[12/07 19:22:46    826s]   Not identified MBFF number: 0
[12/07 19:22:46    826s]   Not identified SB Latch number: 0
[12/07 19:22:46    826s]   Not identified MB Latch number: 0
[12/07 19:22:46    826s]   Number of sequential cells which are not FFs: 32
[12/07 19:22:46    826s]  Visiting view : func_default
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:22:46    826s]  Visiting view : func_default
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:22:46    826s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:22:46    826s] TLC MultiMap info (StdDelay):
[12/07 19:22:46    826s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:22:46    826s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:22:46    826s]  Setting StdDelay to: 9.9ps
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:22:46    826s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:22:46    826s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:22:46    826s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:22:46    826s] 
[12/07 19:22:46    826s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:22:47    827s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:47 mem=2682.6M
[12/07 19:22:47    827s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:47 mem=2682.6M
[12/07 19:22:47    827s] Creating Lib Analyzer, finished. 
[12/07 19:22:47    827s] TG backup dir: /home/ebapinis/ECE_574_Proj/layout/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/opt_timing_graph_CnFNHu
[12/07 19:22:47    827s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:47 mem=2682.6M ***
[12/07 19:22:47    827s] *** BuildHoldData #2 [begin] (opt_design #3) : totSession cpu/real = 0:13:47.1/0:14:15.2 (1.0), mem = 2682.6M
[12/07 19:22:47    827s] Saving timing graph ...
[12/07 19:22:47    827s] Disk Usage:
[12/07 19:22:47    827s] Filesystem              1K-blocks      Used Available Use% Mounted on
[12/07 19:22:47    827s] /dev/mapper/centos-root 573538820 476025980  97512840  83% /
[12/07 19:22:47    827s] Done save timing graph
[12/07 19:22:47    827s] Disk Usage:
[12/07 19:22:47    827s] Filesystem              1K-blocks      Used Available Use% Mounted on
[12/07 19:22:47    827s] /dev/mapper/centos-root 573538820 476032812  97506008  83% /
[12/07 19:22:47    827s] 
[12/07 19:22:47    827s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:22:47    827s] Deleting Lib Analyzer.
[12/07 19:22:47    827s] Latch borrow mode reset to max_borrow
[12/07 19:22:47    827s] OPTC: user 20.0
[12/07 19:22:47    827s] 
[12/07 19:22:47    827s] TimeStamp Deleting Cell Server End ...
[12/07 19:22:48    828s] Starting delay calculation for Hold views
[12/07 19:22:48    828s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 19:22:48    828s] AAE_INFO: resetNetProps viewIdx 0 
[12/07 19:22:48    828s] Starting SI iteration 1 using Infinite Timing Windows
[12/07 19:22:48    828s] #################################################################################
[12/07 19:22:48    828s] # Design Stage: PostRoute
[12/07 19:22:48    828s] # Design Name: filter_top
[12/07 19:22:48    828s] # Design Mode: 45nm
[12/07 19:22:48    828s] # Analysis Mode: MMMC OCV 
[12/07 19:22:48    828s] # Parasitics Mode: SPEF/RCDB 
[12/07 19:22:48    828s] # Signoff Settings: SI On 
[12/07 19:22:48    828s] #################################################################################
[12/07 19:22:49    828s] Setting infinite Tws ...
[12/07 19:22:49    828s] First Iteration Infinite Tw... 
[12/07 19:22:49    828s] AAE_INFO: 1 threads acquired from CTE.
[12/07 19:22:49    828s] Calculate late delays in OCV mode...
[12/07 19:22:49    828s] Calculate early delays in OCV mode...
[12/07 19:22:49    828s] Topological Sorting (REAL = 0:00:00.0, MEM = 2662.9M, InitMEM = 2662.9M)
[12/07 19:22:49    828s] Start delay calculation (fullDC) (1 T). (MEM=2662.9)
[12/07 19:22:49    829s] End AAE Lib Interpolated Model. (MEM=2674.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:56    835s] Total number of fetched objects 32145
[12/07 19:22:56    835s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:22:56    835s] AAE_INFO-618: Total number of nets in the design is 32215,  100.0 percent of the nets selected for SI analysis
[12/07 19:22:56    836s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:22:56    836s] *** CDM Built up (cpu=0:00:07.4  real=0:00:08.0  mem= 2647.0M) ***
[12/07 19:22:56    836s] End delay calculation. (MEM=2647.02 CPU=0:00:06.6 REAL=0:00:07.0)
[12/07 19:22:56    836s] End delay calculation (fullDC). (MEM=2647.02 CPU=0:00:07.1 REAL=0:00:07.0)
[12/07 19:22:56    836s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2647.0M)
[12/07 19:22:56    836s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/07 19:22:57    836s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2647.0M)
[12/07 19:22:57    836s] 
[12/07 19:22:57    836s] Executing IPO callback for view pruning ..
[12/07 19:22:57    837s] 
[12/07 19:22:57    837s] Active hold views:
[12/07 19:22:57    837s]  func_default
[12/07 19:22:57    837s]   Dominating endpoints: 0
[12/07 19:22:57    837s]   Dominating TNS: -0.000
[12/07 19:22:57    837s] 
[12/07 19:22:57    837s] Starting SI iteration 2
[12/07 19:22:57    837s] Calculate late delays in OCV mode...
[12/07 19:22:57    837s] Calculate early delays in OCV mode...
[12/07 19:22:57    837s] Start delay calculation (fullDC) (1 T). (MEM=2638.15)
[12/07 19:22:57    837s] End AAE Lib Interpolated Model. (MEM=2638.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:22:57    837s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2651.8M) ***
[12/07 19:22:57    837s] Glitch Analysis: View func_default -- Total Number of Nets Skipped = 196. 
[12/07 19:22:57    837s] Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 32145. 
[12/07 19:22:57    837s] Total number of fetched objects 32145
[12/07 19:22:57    837s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:22:57    837s] AAE_INFO-618: Total number of nets in the design is 32215,  0.5 percent of the nets selected for SI analysis
[12/07 19:22:57    837s] End delay calculation. (MEM=2651.84 CPU=0:00:00.2 REAL=0:00:00.0)
[12/07 19:22:57    837s] End delay calculation (fullDC). (MEM=2651.84 CPU=0:00:00.3 REAL=0:00:00.0)
[12/07 19:22:58    838s] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:13:58 mem=2651.8M)
[12/07 19:22:58    838s] Done building cte hold timing graph (fixHold) cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:13:58 mem=2651.8M ***
[12/07 19:22:58    838s] OPTC: user 20.0
[12/07 19:22:59    839s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:13:59 mem=2667.8M ***
[12/07 19:22:59    839s] Restoring timing graph ...
[12/07 19:23:00    839s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/07 19:23:00    839s] Done restore timing graph
[12/07 19:23:00    839s] Done building cte setup timing graph (fixHold) cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=0:14:00 mem=2712.4M ***
[12/07 19:23:00    840s] *info: category slack lower bound [L 0.0] default
[12/07 19:23:00    840s] *info: category slack lower bound [H 0.0] reg2reg 
[12/07 19:23:00    840s] --------------------------------------------------- 
[12/07 19:23:00    840s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/07 19:23:00    840s] --------------------------------------------------- 
[12/07 19:23:00    840s]          WNS    reg2regWNS
[12/07 19:23:00    840s]     0.368 ns      0.368 ns
[12/07 19:23:00    840s] --------------------------------------------------- 
[12/07 19:23:00    840s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 19:23:00    840s] OPTC: m1 20.0 20.0
[12/07 19:23:00    840s] Setting latch borrow mode to budget during optimization.
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:23:00    840s] Summary for sequential cells identification: 
[12/07 19:23:00    840s]   Identified SBFF number: 104
[12/07 19:23:00    840s]   Identified MBFF number: 0
[12/07 19:23:00    840s]   Identified SB Latch number: 0
[12/07 19:23:00    840s]   Identified MB Latch number: 0
[12/07 19:23:00    840s]   Not identified SBFF number: 16
[12/07 19:23:00    840s]   Not identified MBFF number: 0
[12/07 19:23:00    840s]   Not identified SB Latch number: 0
[12/07 19:23:00    840s]   Not identified MB Latch number: 0
[12/07 19:23:00    840s]   Number of sequential cells which are not FFs: 32
[12/07 19:23:00    840s]  Visiting view : func_default
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:00    840s]  Visiting view : func_default
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:00    840s] TLC MultiMap info (StdDelay):
[12/07 19:23:00    840s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:23:00    840s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:23:00    840s]  Setting StdDelay to: 9.9ps
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] TimeStamp Deleting Cell Server End ...
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] Creating Lib Analyzer ...
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:23:00    840s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:23:00    840s] Summary for sequential cells identification: 
[12/07 19:23:00    840s]   Identified SBFF number: 104
[12/07 19:23:00    840s]   Identified MBFF number: 0
[12/07 19:23:00    840s]   Identified SB Latch number: 0
[12/07 19:23:00    840s]   Identified MB Latch number: 0
[12/07 19:23:00    840s]   Not identified SBFF number: 16
[12/07 19:23:00    840s]   Not identified MBFF number: 0
[12/07 19:23:00    840s]   Not identified SB Latch number: 0
[12/07 19:23:00    840s]   Not identified MB Latch number: 0
[12/07 19:23:00    840s]   Number of sequential cells which are not FFs: 32
[12/07 19:23:00    840s]  Visiting view : func_default
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:00    840s]  Visiting view : func_default
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:00    840s] TLC MultiMap info (StdDelay):
[12/07 19:23:00    840s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:23:00    840s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:23:00    840s]  Setting StdDelay to: 9.9ps
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:23:00    840s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[12/07 19:23:00    840s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[12/07 19:23:00    840s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:23:00    840s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:01 mem=2712.4M
[12/07 19:23:00    840s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:01 mem=2712.4M
[12/07 19:23:00    840s] Creating Lib Analyzer, finished. 
[12/07 19:23:00    840s] Footprint list for hold buffering (delay unit: ps)
[12/07 19:23:00    840s] =================================================================
[12/07 19:23:00    840s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/07 19:23:00    840s] ------------------------------------------------------------------
[12/07 19:23:00    840s] *Info:       14.0       1.00     15.34    5.0  15.24 CLKBUFX2 (A,Y)
[12/07 19:23:00    840s] *Info:       14.0       1.00     15.34    5.0  15.24 BUFX2 (A,Y)
[12/07 19:23:00    840s] *Info:       14.7       1.00     10.31    6.0  10.39 CLKBUFX3 (A,Y)
[12/07 19:23:00    840s] *Info:       14.7       1.00     10.31    6.0  10.39 BUFX3 (A,Y)
[12/07 19:23:00    840s] *Info:       16.6       1.00      7.91    7.0   7.95 CLKBUFX4 (A,Y)
[12/07 19:23:00    840s] *Info:       16.6       1.00      7.91    7.0   7.95 BUFX4 (A,Y)
[12/07 19:23:00    840s] *Info:       15.1       1.00      5.27    9.0   5.41 CLKBUFX6 (A,Y)
[12/07 19:23:00    840s] 
[12/07 19:23:00    840s] *Info: minBufDelay = 14.0 ps, libStdDelay = 9.9 ps, minBufSize = 6840000 (5.0)
[12/07 19:23:00    840s] *Info: worst delay setup view: func_default
[12/07 19:23:00    840s] *Info:       15.1       1.00      5.27    9.0   5.41 BUFX6 (A,Y)
[12/07 19:23:00    840s] *Info:       28.4       1.00     29.49    9.0  29.57 DLY1X1 (A,Y)
[12/07 19:23:00    840s] *Info:       17.2       1.00      4.08   11.0   4.12 CLKBUFX8 (A,Y)
[12/07 19:23:00    840s] *Info:       17.2       1.00      4.08   11.0   4.12 BUFX8 (A,Y)
[12/07 19:23:00    840s] *Info:       37.5       1.00      8.15   11.0   7.95 DLY1X4 (A,Y)
[12/07 19:23:00    840s] *Info:       17.8       1.02      2.88   15.0   2.81 CLKBUFX12 (A,Y)
[12/07 19:23:00    840s] *Info:       17.8       1.02      2.88   15.0   2.81 BUFX12 (A,Y)
[12/07 19:23:00    840s] *Info:       53.7       1.00     29.49   17.0  29.57 DLY2X1 (A,Y)
[12/07 19:23:00    840s] *Info:       18.2       1.00      2.40   20.0   2.18 CLKBUFX16 (A,Y)
[12/07 19:23:00    840s] *Info:       18.2       1.00      2.40   20.0   2.18 BUFX16 (A,Y)
[12/07 19:23:00    840s] *Info:       62.9       1.00      8.15   20.0   7.95 DLY2X4 (A,Y)
[12/07 19:23:00    840s] *Info:       18.8       1.01      1.92   24.0   1.77 BUFX20 (A,Y)
[12/07 19:23:00    840s] *Info:       18.8       1.01      1.92   24.0   1.77 CLKBUFX20 (A,Y)
[12/07 19:23:00    840s] *Info:       79.0       1.00     29.49   24.0  29.57 DLY3X1 (A,Y)
[12/07 19:23:00    840s] *Info:       88.2       1.00      7.67   26.0   7.95 DLY3X4 (A,Y)
[12/07 19:23:00    840s] *Info:      104.2       1.00     29.73   29.0  29.57 DLY4X1 (A,Y)
[12/07 19:23:00    840s] *Info:      113.4       1.00      7.91   31.0   7.95 DLY4X4 (A,Y)
[12/07 19:23:00    840s] =================================================================
[12/07 19:23:00    840s] Hold Timer stdDelay =  9.9ps
[12/07 19:23:00    840s]  Visiting view : func_default
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:00    840s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:00    840s] Hold Timer stdDelay =  9.9ps (func_default)
[12/07 19:23:00    840s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2712.4M, EPOCH TIME: 1701994980.971889
[12/07 19:23:00    840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:00    840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:01    840s] 
[12/07 19:23:01    840s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:23:01    840s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.034, MEM:2712.4M, EPOCH TIME: 1701994981.005588
[12/07 19:23:01    840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:23:01    840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] ------------------------------------------------------------------
[12/07 19:23:01    841s]      Hold Opt Initial Summary
[12/07 19:23:01    841s] ------------------------------------------------------------------
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] Setup views included:
[12/07 19:23:01    841s]  func_default
[12/07 19:23:01    841s] Hold views included:
[12/07 19:23:01    841s]  func_default
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] +--------------------+---------+---------+---------+
[12/07 19:23:01    841s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:23:01    841s] +--------------------+---------+---------+---------+
[12/07 19:23:01    841s] |           WNS (ns):|  0.368  |  0.368  |  1.908  |
[12/07 19:23:01    841s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:23:01    841s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:23:01    841s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:23:01    841s] +--------------------+---------+---------+---------+
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] +--------------------+---------+---------+---------+
[12/07 19:23:01    841s] |     Hold mode      |   all   | reg2reg | default |
[12/07 19:23:01    841s] +--------------------+---------+---------+---------+
[12/07 19:23:01    841s] |           WNS (ns):|  0.001  |  0.052  |  0.001  |
[12/07 19:23:01    841s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:23:01    841s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:23:01    841s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:23:01    841s] +--------------------+---------+---------+---------+
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] +----------------+-------------------------------+------------------+
[12/07 19:23:01    841s] |                |              Real             |       Total      |
[12/07 19:23:01    841s] |    DRVs        +------------------+------------+------------------|
[12/07 19:23:01    841s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:23:01    841s] +----------------+------------------+------------+------------------+
[12/07 19:23:01    841s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:23:01    841s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:23:01    841s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:23:01    841s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:23:01    841s] +----------------+------------------+------------+------------------+
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2731.5M, EPOCH TIME: 1701994981.391407
[12/07 19:23:01    841s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:01    841s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:23:01    841s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2731.5M, EPOCH TIME: 1701994981.422321
[12/07 19:23:01    841s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:23:01    841s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] =============================================================================================
[12/07 19:23:01    841s]  Step TAT Report : BuildHoldData #2 / opt_design #3                             21.18-s099_1
[12/07 19:23:01    841s] =============================================================================================
[12/07 19:23:01    841s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:23:01    841s] ---------------------------------------------------------------------------------------------
[12/07 19:23:01    841s] [ ViewPruning            ]     10   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:23:01    841s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:23:01    841s] [ DrvReport              ]      1   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:23:01    841s] [ SlackTraversorInit     ]      2   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:23:01    841s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 19:23:01    841s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   3.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:23:01    841s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:23:01    841s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:23:01    841s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:23:01    841s] [ HoldTimerNodeList      ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:23:01    841s] [ TimingUpdate           ]      7   0:00:02.1  (  14.8 % )     0:00:10.1 /  0:00:10.0    1.0
[12/07 19:23:01    841s] [ FullDelayCalc          ]      3   0:00:07.8  (  54.8 % )     0:00:07.8 /  0:00:07.7    1.0
[12/07 19:23:01    841s] [ TimingReport           ]      2   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:23:01    841s] [ SaveTimingGraph        ]      1   0:00:00.5  (   3.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:23:01    841s] [ RestoreTimingGraph     ]      1   0:00:00.4  (   2.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 19:23:01    841s] [ MISC                   ]          0:00:01.3  (   9.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/07 19:23:01    841s] ---------------------------------------------------------------------------------------------
[12/07 19:23:01    841s]  BuildHoldData #2 TOTAL             0:00:14.2  ( 100.0 % )     0:00:14.2 /  0:00:14.0    1.0
[12/07 19:23:01    841s] ---------------------------------------------------------------------------------------------
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31472.20
[12/07 19:23:01    841s] Density: 70.270%
[12/07 19:23:01    841s] ------------------------------------------------------------------
[12/07 19:23:01    841s] **opt_design ... cpu = 0:01:27, real = 0:01:30, mem = 2134.6M, totSessionCpu=0:14:01 **
[12/07 19:23:01    841s] *** BuildHoldData #2 [finish] (opt_design #3) : cpu/real = 0:00:14.0/0:00:14.2 (1.0), totSession cpu/real = 0:14:01.1/0:14:29.4 (1.0), mem = 2682.5M
[12/07 19:23:01    841s] *** HoldOpt #1 [begin] (opt_design #3) : totSession cpu/real = 0:14:01.1/0:14:29.4 (1.0), mem = 2682.5M
[12/07 19:23:01    841s] HoldSingleBuffer minRootGain=0.000
[12/07 19:23:01    841s] HoldSingleBuffer minRootGain=0.000
[12/07 19:23:01    841s] HoldSingleBuffer minRootGain=0.000
[12/07 19:23:01    841s] HoldSingleBuffer minRootGain=0.000
[12/07 19:23:01    841s] *info: Run opt_design holdfix with 1 thread.
[12/07 19:23:01    841s] Info: 14 clock nets excluded from IPO operation.
[12/07 19:23:01    841s] --------------------------------------------------- 
[12/07 19:23:01    841s]    Hold Timing Summary  - Initial 
[12/07 19:23:01    841s] --------------------------------------------------- 
[12/07 19:23:01    841s]  Target slack:       0.0000 ns
[12/07 19:23:01    841s]  View: func_default 
[12/07 19:23:01    841s]    WNS:       0.0006
[12/07 19:23:01    841s]    TNS:       0.0000
[12/07 19:23:01    841s]    VP :            0
[12/07 19:23:01    841s]    Worst hold path end point: fir_filter/din_r_reg[7]/D 
[12/07 19:23:01    841s] --------------------------------------------------- 
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] Capturing REF for hold ...
[12/07 19:23:01    841s]    Hold Timing Snapshot: (REF)
[12/07 19:23:01    841s]              All PG WNS: 0.000
[12/07 19:23:01    841s]              All PG TNS: 0.000
[12/07 19:23:01    841s] *** Hold timing is met. Hold fixing is not needed 
[12/07 19:23:01    841s] **INFO: total 0 insts, 0 nets marked don't touch
[12/07 19:23:01    841s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[12/07 19:23:01    841s] **INFO: total 0 insts, 0 nets unmarked don't touch
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31472.20
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] =============================================================================================
[12/07 19:23:01    841s]  Step TAT Report : HoldOpt #1 / opt_design #3                                   21.18-s099_1
[12/07 19:23:01    841s] =============================================================================================
[12/07 19:23:01    841s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:23:01    841s] ---------------------------------------------------------------------------------------------
[12/07 19:23:01    841s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:23:01    841s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:23:01    841s] [ MISC                   ]          0:00:00.2  (  99.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:23:01    841s] ---------------------------------------------------------------------------------------------
[12/07 19:23:01    841s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:23:01    841s] ---------------------------------------------------------------------------------------------
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:23:01    841s] Deleting Lib Analyzer.
[12/07 19:23:01    841s] *** HoldOpt #1 [finish] (opt_design #3) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:14:01.3/0:14:29.6 (1.0), mem = 2720.6M
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Deleting Cell Server End ...
[12/07 19:23:01    841s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:23:01    841s] Summary for sequential cells identification: 
[12/07 19:23:01    841s]   Identified SBFF number: 104
[12/07 19:23:01    841s]   Identified MBFF number: 0
[12/07 19:23:01    841s]   Identified SB Latch number: 0
[12/07 19:23:01    841s]   Identified MB Latch number: 0
[12/07 19:23:01    841s]   Not identified SBFF number: 16
[12/07 19:23:01    841s]   Not identified MBFF number: 0
[12/07 19:23:01    841s]   Not identified SB Latch number: 0
[12/07 19:23:01    841s]   Not identified MB Latch number: 0
[12/07 19:23:01    841s]   Number of sequential cells which are not FFs: 32
[12/07 19:23:01    841s]  Visiting view : func_default
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:01    841s]  Visiting view : func_default
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:01    841s] TLC MultiMap info (StdDelay):
[12/07 19:23:01    841s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:23:01    841s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:23:01    841s]  Setting StdDelay to: 9.9ps
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Deleting Cell Server End ...
[12/07 19:23:01    841s] **INFO: flowCheckPoint #4 OptimizationPreEco
[12/07 19:23:01    841s] Running postRoute recovery in preEcoRoute mode
[12/07 19:23:01    841s] **opt_design ... cpu = 0:01:28, real = 0:01:30, mem = 2128.9M, totSessionCpu=0:14:01 **
[12/07 19:23:01    841s]   DRV Snapshot: (TGT)
[12/07 19:23:01    841s]          Tran DRV: 0 (0)
[12/07 19:23:01    841s]           Cap DRV: 0 (0)
[12/07 19:23:01    841s]        Fanout DRV: 0 (0)
[12/07 19:23:01    841s]            Glitch: 0 (0)
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] Creating Lib Analyzer ...
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:23:01    841s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:23:01    841s] Summary for sequential cells identification: 
[12/07 19:23:01    841s]   Identified SBFF number: 104
[12/07 19:23:01    841s]   Identified MBFF number: 0
[12/07 19:23:01    841s]   Identified SB Latch number: 0
[12/07 19:23:01    841s]   Identified MB Latch number: 0
[12/07 19:23:01    841s]   Not identified SBFF number: 16
[12/07 19:23:01    841s]   Not identified MBFF number: 0
[12/07 19:23:01    841s]   Not identified SB Latch number: 0
[12/07 19:23:01    841s]   Not identified MB Latch number: 0
[12/07 19:23:01    841s]   Number of sequential cells which are not FFs: 32
[12/07 19:23:01    841s]  Visiting view : func_default
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:01    841s]  Visiting view : func_default
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:23:01    841s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:23:01    841s] TLC MultiMap info (StdDelay):
[12/07 19:23:01    841s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:23:01    841s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:23:01    841s]  Setting StdDelay to: 9.9ps
[12/07 19:23:01    841s] 
[12/07 19:23:01    841s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:23:02    841s] Total number of usable buffers from Lib Analyzer: 14 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 BUFX20)
[12/07 19:23:02    841s] Total number of usable inverters from Lib Analyzer: 14 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 CLKINVX12 CLKINVX20)
[12/07 19:23:02    841s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[12/07 19:23:02    841s] 
[12/07 19:23:02    841s] {RT default_rc 0 11 11 {8 0} {10 0} 2}
[12/07 19:23:02    842s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:02 mem=2712.8M
[12/07 19:23:02    842s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:02 mem=2712.8M
[12/07 19:23:02    842s] Creating Lib Analyzer, finished. 
[12/07 19:23:02    842s] 
[12/07 19:23:02    842s] Recovery Manager:
[12/07 19:23:02    842s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/07 19:23:02    842s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/07 19:23:02    842s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/07 19:23:02    842s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/07 19:23:02    842s] 
[12/07 19:23:02    842s] Checking DRV degradation...
[12/07 19:23:02    842s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/07 19:23:02    842s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2682.79M, totSessionCpu=0:14:02).
[12/07 19:23:02    842s] **opt_design ... cpu = 0:01:28, real = 0:01:31, mem = 2135.0M, totSessionCpu=0:14:02 **
[12/07 19:23:02    842s] 
[12/07 19:23:02    842s]   DRV Snapshot: (REF)
[12/07 19:23:02    842s]          Tran DRV: 0 (0)
[12/07 19:23:02    842s]           Cap DRV: 0 (0)
[12/07 19:23:02    842s]        Fanout DRV: 0 (0)
[12/07 19:23:02    842s]            Glitch: 0 (0)
[12/07 19:23:02    842s] Skipping pre eco harden opt
[12/07 19:23:02    842s] Running refinePlace -preserveRouting true -hardFence false
[12/07 19:23:02    842s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2720.9M, EPOCH TIME: 1701994982.838941
[12/07 19:23:02    842s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2720.9M, EPOCH TIME: 1701994982.839023
[12/07 19:23:02    842s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2720.9M, EPOCH TIME: 1701994982.839101
[12/07 19:23:02    842s] Processing tracks to init pin-track alignment.
[12/07 19:23:02    842s] z: 2, totalTracks: 1
[12/07 19:23:02    842s] z: 4, totalTracks: 1
[12/07 19:23:02    842s] z: 6, totalTracks: 1
[12/07 19:23:02    842s] z: 8, totalTracks: 1
[12/07 19:23:02    842s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:23:02    842s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2720.9M, EPOCH TIME: 1701994982.853836
[12/07 19:23:02    842s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:02    842s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:02    842s] 
[12/07 19:23:02    842s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:23:02    842s] 
[12/07 19:23:02    842s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 19:23:02    842s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.030, MEM:2720.9M, EPOCH TIME: 1701994982.883794
[12/07 19:23:02    842s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2720.9M, EPOCH TIME: 1701994982.883884
[12/07 19:23:02    842s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2720.9M, EPOCH TIME: 1701994982.884151
[12/07 19:23:02    842s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2720.9MB).
[12/07 19:23:02    842s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.049, MEM:2720.9M, EPOCH TIME: 1701994982.887814
[12/07 19:23:02    842s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.050, REAL:0.049, MEM:2720.9M, EPOCH TIME: 1701994982.887867
[12/07 19:23:02    842s] TDRefine: refinePlace mode is spiral
[12/07 19:23:02    842s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31472.12
[12/07 19:23:02    842s] OPERPROF:   Starting RefinePlace at level 2, MEM:2720.9M, EPOCH TIME: 1701994982.887975
[12/07 19:23:02    842s] *** Starting place_detail (0:14:03 mem=2720.9M) ***
[12/07 19:23:02    842s] Total net bbox length = 3.012e+05 (1.528e+05 1.484e+05) (ext = 2.059e+03)
[12/07 19:23:02    842s] 
[12/07 19:23:02    842s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:23:02    842s] (I)      Default pattern map key = filter_top_default.
[12/07 19:23:02    842s] (I)      Default pattern map key = filter_top_default.
[12/07 19:23:02    842s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2720.9M, EPOCH TIME: 1701994982.921476
[12/07 19:23:02    842s] Starting refinePlace ...
[12/07 19:23:02    842s] (I)      Default pattern map key = filter_top_default.
[12/07 19:23:02    842s] One DDP V2 for no tweak run.
[12/07 19:23:02    842s] (I)      Default pattern map key = filter_top_default.
[12/07 19:23:02    842s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2720.9M, EPOCH TIME: 1701994982.966893
[12/07 19:23:02    842s] DDP initSite1 nrRow 183 nrJob 183
[12/07 19:23:02    842s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2720.9M, EPOCH TIME: 1701994982.967024
[12/07 19:23:02    842s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2720.9M, EPOCH TIME: 1701994982.967386
[12/07 19:23:02    842s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2720.9M, EPOCH TIME: 1701994982.967448
[12/07 19:23:02    842s] DDP markSite nrRow 183 nrJob 183
[12/07 19:23:02    842s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2720.9M, EPOCH TIME: 1701994982.968098
[12/07 19:23:02    842s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2720.9M, EPOCH TIME: 1701994982.968174
[12/07 19:23:02    842s]   Spread Effort: high, post-route mode, useDDP on.
[12/07 19:23:02    842s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2720.9MB) @(0:14:03 - 0:14:03).
[12/07 19:23:02    842s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:23:02    842s] wireLenOptFixPriorityInst 1133 inst fixed
[12/07 19:23:03    842s] 
[12/07 19:23:03    842s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[12/07 19:23:03    843s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:23:03    843s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:23:03    843s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 19:23:03    843s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[12/07 19:23:03    843s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 19:23:03    843s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2704.9MB) @(0:14:03 - 0:14:03).
[12/07 19:23:03    843s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 19:23:03    843s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2704.9MB
[12/07 19:23:03    843s] Statistics of distance of Instance movement in refine placement:
[12/07 19:23:03    843s]   maximum (X+Y) =         0.00 um
[12/07 19:23:03    843s]   mean    (X+Y) =         0.00 um
[12/07 19:23:03    843s] Total instances moved : 0
[12/07 19:23:03    843s] Summary Report:
[12/07 19:23:03    843s] Instances move: 0 (out of 23777 movable)
[12/07 19:23:03    843s] Instances flipped: 0
[12/07 19:23:03    843s] Mean displacement: 0.00 um
[12/07 19:23:03    843s] Max displacement: 0.00 um 
[12/07 19:23:03    843s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.710, REAL:0.712, MEM:2704.9M, EPOCH TIME: 1701994983.633777
[12/07 19:23:03    843s] Total net bbox length = 3.012e+05 (1.528e+05 1.484e+05) (ext = 2.059e+03)
[12/07 19:23:03    843s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2704.9MB) @(0:14:03 - 0:14:03).
[12/07 19:23:03    843s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31472.12
[12/07 19:23:03    843s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.740, REAL:0.755, MEM:2704.9M, EPOCH TIME: 1701994983.643247
[12/07 19:23:03    843s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2704.9M, EPOCH TIME: 1701994983.643297
[12/07 19:23:03    843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:23790).
[12/07 19:23:03    843s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2704.9MB
[12/07 19:23:03    843s] *** Finished place_detail (0:14:03 mem=2704.9M) ***
[12/07 19:23:03    843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:03    843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:03    843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:03    843s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.100, REAL:0.098, MEM:2666.9M, EPOCH TIME: 1701994983.741303
[12/07 19:23:03    843s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.890, REAL:0.902, MEM:2666.9M, EPOCH TIME: 1701994983.741441
[12/07 19:23:03    843s] {MMLU 0 14 32145}
[12/07 19:23:03    843s] ### Creating LA Mngr. totSessionCpu=0:14:03 mem=2666.9M
[12/07 19:23:03    843s] ### Creating LA Mngr, finished. totSessionCpu=0:14:03 mem=2666.9M
[12/07 19:23:03    843s] Default Rule : ""
[12/07 19:23:03    843s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[12/07 19:23:03    843s] Worst Slack : 0.368 ns
[12/07 19:23:03    843s] 
[12/07 19:23:03    843s] Start Layer Assignment ...
[12/07 19:23:03    843s] WNS(0.368ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[12/07 19:23:03    843s] 
[12/07 19:23:03    843s] Select 0 cadidates out of 32215.
[12/07 19:23:03    843s] No critical nets selected. Skipped !
[12/07 19:23:03    843s] GigaOpt: setting up router preferences
[12/07 19:23:03    843s] GigaOpt: 0 nets assigned router directives
[12/07 19:23:03    843s] 
[12/07 19:23:03    843s] Start Assign Priority Nets ...
[12/07 19:23:03    843s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/07 19:23:03    843s] Existing Priority Nets 0 (0.0%)
[12/07 19:23:03    843s] Assigned Priority Nets 0 (0.0%)
[12/07 19:23:03    843s] 
[12/07 19:23:03    843s] Set Prefer Layer Routing Effort ...
[12/07 19:23:03    843s] Total Net(32213) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/07 19:23:03    843s] 
[12/07 19:23:03    843s] {MMLU 0 14 32145}
[12/07 19:23:03    843s] ### Creating LA Mngr. totSessionCpu=0:14:04 mem=2686.0M
[12/07 19:23:03    843s] ### Creating LA Mngr, finished. totSessionCpu=0:14:04 mem=2686.0M
[12/07 19:23:03    843s] #optDebug: Start CG creation (mem=2686.0M)
[12/07 19:23:03    843s]  ...initializing CG  maxDriveDist 776.545000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 77.654500 
[12/07 19:23:04    843s] (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s]  ...processing cgPrt (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s]  ...processing cgEgp (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s]  ...processing cgPbk (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s]  ...processing cgNrb(cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s]  ...processing cgObs (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s]  ...processing cgCon (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s]  ...processing cgPdm (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2761.0M)
[12/07 19:23:04    843s] Default Rule : ""
[12/07 19:23:04    843s] Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
[12/07 19:23:04    843s] Worst Slack : 0.368 ns
[12/07 19:23:04    843s] 
[12/07 19:23:04    843s] Start Layer Assignment ...
[12/07 19:23:04    843s] WNS(0.368ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)
[12/07 19:23:04    843s] 
[12/07 19:23:04    843s] Select 0 cadidates out of 32215.
[12/07 19:23:04    843s] No critical nets selected. Skipped !
[12/07 19:23:04    843s] GigaOpt: setting up router preferences
[12/07 19:23:04    843s] GigaOpt: 0 nets assigned router directives
[12/07 19:23:04    843s] 
[12/07 19:23:04    843s] Start Assign Priority Nets ...
[12/07 19:23:04    843s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/07 19:23:04    844s] Existing Priority Nets 0 (0.0%)
[12/07 19:23:04    844s] Assigned Priority Nets 0 (0.0%)
[12/07 19:23:04    844s] {MMLU 0 14 32145}
[12/07 19:23:04    844s] ### Creating LA Mngr. totSessionCpu=0:14:04 mem=2761.0M
[12/07 19:23:04    844s] ### Creating LA Mngr, finished. totSessionCpu=0:14:04 mem=2761.0M
[12/07 19:23:04    844s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2761.0M, EPOCH TIME: 1701994984.332162
[12/07 19:23:04    844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:04    844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:23:04    844s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2761.0M, EPOCH TIME: 1701994984.363367
[12/07 19:23:04    844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:23:04    844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] ------------------------------------------------------------------
[12/07 19:23:04    844s]         Pre-ecoRoute Summary
[12/07 19:23:04    844s] ------------------------------------------------------------------
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] Setup views included:
[12/07 19:23:04    844s]  func_default 
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] +--------------------+---------+---------+---------+
[12/07 19:23:04    844s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:23:04    844s] +--------------------+---------+---------+---------+
[12/07 19:23:04    844s] |           WNS (ns):|  0.368  |  0.368  |  1.908  |
[12/07 19:23:04    844s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:23:04    844s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:23:04    844s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:23:04    844s] +--------------------+---------+---------+---------+
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] +----------------+-------------------------------+------------------+
[12/07 19:23:04    844s] |                |              Real             |       Total      |
[12/07 19:23:04    844s] |    DRVs        +------------------+------------+------------------|
[12/07 19:23:04    844s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:23:04    844s] +----------------+------------------+------------+------------------+
[12/07 19:23:04    844s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:23:04    844s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:23:04    844s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:23:04    844s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:23:04    844s] +----------------+------------------+------------+------------------+
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2777.0M, EPOCH TIME: 1701994984.774426
[12/07 19:23:04    844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:04    844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:23:04    844s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2777.0M, EPOCH TIME: 1701994984.803708
[12/07 19:23:04    844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:23:04    844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] Density: 70.270%
[12/07 19:23:04    844s] ------------------------------------------------------------------
[12/07 19:23:04    844s] **opt_design ... cpu = 0:01:31, real = 0:01:33, mem = 2036.9M, totSessionCpu=0:14:05 **
[12/07 19:23:04    844s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[12/07 19:23:04    844s] -routeWithEco false                       # bool, default=false
[12/07 19:23:04    844s] -routeSelectedNetOnly false               # bool, default=false
[12/07 19:23:04    844s] -routeWithTimingDriven false              # bool, default=false
[12/07 19:23:04    844s] -routeWithSiDriven false                  # bool, default=false
[12/07 19:23:04    844s] Existing Dirty Nets : 0
[12/07 19:23:04    844s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/07 19:23:04    844s] Reset Dirty Nets : 0
[12/07 19:23:04    844s] *** EcoRoute #1 [begin] (opt_design #3) : totSession cpu/real = 0:14:04.6/0:14:32.9 (1.0), mem = 2592.5M
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] route_global_detail
[12/07 19:23:04    844s] 
[12/07 19:23:04    844s] #Start route_global_detail on Thu Dec  7 19:23:04 2023
[12/07 19:23:04    844s] #
[12/07 19:23:04    844s] ### Time Record (route_global_detail) is installed.
[12/07 19:23:04    844s] ### Time Record (Pre Callback) is installed.
[12/07 19:23:04    844s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d': 32051 access done (mem: 2592.488M)
[12/07 19:23:04    844s] ### Time Record (Pre Callback) is uninstalled.
[12/07 19:23:04    844s] ### Time Record (DB Import) is installed.
[12/07 19:23:04    844s] ### Time Record (Timing Data Generation) is installed.
[12/07 19:23:04    844s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 19:23:05    844s] ### Net info: total nets: 32215
[12/07 19:23:05    844s] ### Net info: dirty nets: 0
[12/07 19:23:05    844s] ### Net info: marked as disconnected nets: 0
[12/07 19:23:05    845s] ### Net info: fully routed nets: 32051
[12/07 19:23:05    845s] ### Net info: trivial (< 2 pins) nets: 164
[12/07 19:23:05    845s] ### Net info: unrouted nets: 0
[12/07 19:23:05    845s] ### Net info: re-extraction nets: 0
[12/07 19:23:05    845s] ### Net info: ignored nets: 0
[12/07 19:23:05    845s] ### Net info: skip routing nets: 0
[12/07 19:23:05    845s] #num needed restored net=0
[12/07 19:23:05    845s] #need_extraction net=0 (total=32215)
[12/07 19:23:05    845s] ### import design signature (72): route=1076458443 fixed_route=662324628 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2099132349 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=1657514047 pin_access=740318757 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:23:05    845s] ### Time Record (DB Import) is uninstalled.
[12/07 19:23:05    845s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[12/07 19:23:05    845s] #RTESIG:78da95d2414bc330140770cf7e8a47b6c306aee62569935c05af2a43bd966c4d47214da1
[12/07 19:23:05    845s] #       490ffae98d08c2a4336b8e2f3ffebc84ff6afdfeb807c2b040b50b54eb1ae169cf389554
[12/07 19:23:05    845s] #       ee5097e53dc33a5dbd3d90dbd5faf9e5552a688d0b163687617077d07c78d37747686c6b
[12/07 19:23:05    845s] #       261721d8183b7fdafe684ee9122e0583384ebf7a0a76fc43b4104b12b5d240c663dd0f8d
[12/07 19:23:05    845s] #       75c5a1f30436218e09cca623457e1e3f8790abb335ff5f01b1e4cbb85cc24b59812e34fd
[12/07 19:23:05    845s] #       3eb069dd60e2fcd615bde26915ea2b90a279a4340512a2f18d199bf4ebd64ffd258940fc
[12/07 19:23:05    845s] #       e06d46895c37504b95338c32cc1ad43c6b181579c353fb8ad8f56956b79db3354721599a
[12/07 19:23:05    845s] #       b4c5e9f362156fbe0037ea1d96
[12/07 19:23:05    845s] #
[12/07 19:23:05    845s] #Skip comparing routing design signature in db-snapshot flow
[12/07 19:23:05    845s] ### Time Record (Data Preparation) is installed.
[12/07 19:23:05    845s] #RTESIG:78da95d2414fc320140770cf7e8a17b6c34c5ce5012d7035f1aa6651af0d5be9d284d2a4
[12/07 19:23:05    845s] #       d0837e7a511393994e568e8f5ffebc07acd66f0f3b200c0b54db40b5ae111e778c5349e5
[12/07 19:23:05    845s] #       167559de31acd3d6eb3db95ead9f9e5fa482d6b86061b31f06770bcdbb377d7780c6b666
[12/07 19:23:05    845s] #       7211828db1f3c79b1fcd295dc2a56010c7e9574fc18e7f88166249a2561ac878a8fba1b1
[12/07 19:23:05    845s] #       aed8779ec026c43181d974a4c84fe3e7107275d2e6ff2d20967c19974b78292bd085a65f
[12/07 19:23:05    845s] #       0b36ad1b4c9cefbaa2178c56a1be00299a474a5320211adf98b149b76efdd49f9308c40f
[12/07 19:23:05    845s] #       de6694c8fd0dd4bc04f2dd59e699b554b9304619664d3a316b181579c3d3372d62d7a75a
[12/07 19:23:05    845s] #       dd76ced61c8564a9d216c78fb3c35c7d02e2f22a4c
[12/07 19:23:05    845s] #
[12/07 19:23:05    845s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:23:05    845s] ### Time Record (Global Routing) is installed.
[12/07 19:23:05    845s] ### Time Record (Global Routing) is uninstalled.
[12/07 19:23:06    845s] #Total number of trivial nets (e.g. < 2 pins) = 164 (skipped).
[12/07 19:23:06    845s] #Total number of routable nets = 32051.
[12/07 19:23:06    845s] #Total number of nets in the design = 32215.
[12/07 19:23:06    845s] #32051 routable nets have routed wires.
[12/07 19:23:06    845s] #14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 19:23:06    845s] #No nets have been global routed.
[12/07 19:23:06    845s] ### Time Record (Data Preparation) is installed.
[12/07 19:23:06    845s] #Start routing data preparation on Thu Dec  7 19:23:06 2023
[12/07 19:23:06    845s] #
[12/07 19:23:06    845s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:06    845s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:06    845s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:06    845s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:06    845s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:06    845s] #Build and mark too close pins for the same net.
[12/07 19:23:06    845s] ### Time Record (Cell Pin Access) is installed.
[12/07 19:23:06    845s] #Initial pin access analysis.
[12/07 19:23:06    845s] #Detail pin access analysis.
[12/07 19:23:06    845s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 19:23:06    846s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[12/07 19:23:06    846s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[12/07 19:23:06    846s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[12/07 19:23:06    846s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[12/07 19:23:06    846s] #Bottom routing layer index=2(Metal2), bottom routing layer for shielding=2(Metal2), bottom shield layer=2(Metal2)
[12/07 19:23:06    846s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[12/07 19:23:06    846s] #pin_access_rlayer=2(Metal2)
[12/07 19:23:06    846s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
[12/07 19:23:06    846s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 19:23:06    846s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/07 19:23:06    846s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2006.86 (MB), peak = 2178.59 (MB)
[12/07 19:23:07    846s] #Regenerating Ggrids automatically.
[12/07 19:23:07    846s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[12/07 19:23:07    846s] #Using automatically generated G-grids.
[12/07 19:23:08    847s] #Done routing data preparation.
[12/07 19:23:08    847s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2011.42 (MB), peak = 2178.59 (MB)
[12/07 19:23:08    847s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:08    847s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:08    847s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:08    847s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:08    847s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:08    847s] #Found 0 nets for post-route si or timing fixing.
[12/07 19:23:08    847s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:23:08    847s] ### Time Record (Global Routing) is installed.
[12/07 19:23:08    847s] ### Time Record (Global Routing) is uninstalled.
[12/07 19:23:08    847s] ### Time Record (Data Preparation) is installed.
[12/07 19:23:08    847s] #
[12/07 19:23:08    847s] #Finished routing data preparation on Thu Dec  7 19:23:08 2023
[12/07 19:23:08    847s] #
[12/07 19:23:08    847s] #Cpu time = 00:00:02
[12/07 19:23:08    847s] #Elapsed time = 00:00:02
[12/07 19:23:08    847s] #Increased memory = 9.01 (MB)
[12/07 19:23:08    847s] #Total memory = 2011.42 (MB)
[12/07 19:23:08    847s] #Peak memory = 2178.59 (MB)
[12/07 19:23:08    847s] #
[12/07 19:23:08    847s] #
[12/07 19:23:08    847s] #Start global routing on Thu Dec  7 19:23:08 2023
[12/07 19:23:08    847s] #
[12/07 19:23:08    847s] #
[12/07 19:23:08    847s] #Start global routing initialization on Thu Dec  7 19:23:08 2023
[12/07 19:23:08    847s] #
[12/07 19:23:08    847s] #WARNING (NRGR-22) Design is already detail routed.
[12/07 19:23:08    848s] ### Time Record (Data Preparation) is uninstalled.
[12/07 19:23:08    848s] ### track-assign external-init starts on Thu Dec  7 19:23:08 2023 with memory = 2011.42 (MB), peak = 2178.59 (MB)
[12/07 19:23:08    848s] ### Time Record (Track Assignment) is installed.
[12/07 19:23:08    848s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:08    848s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:08    848s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:08    848s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:08    848s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:08    848s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:08    848s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:08    848s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:08    848s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:08    848s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:08    848s] ### Time Record (Track Assignment) is uninstalled.
[12/07 19:23:08    848s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[12/07 19:23:08    848s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 19:23:08    848s] #Cpu time = 00:00:03
[12/07 19:23:08    848s] #Elapsed time = 00:00:03
[12/07 19:23:08    848s] #Increased memory = 9.01 (MB)
[12/07 19:23:08    848s] #Total memory = 2011.42 (MB)
[12/07 19:23:08    848s] #Peak memory = 2178.59 (MB)
[12/07 19:23:08    848s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:08    848s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:08    848s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:08    848s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:08    848s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:09    848s] ### Time Record (Detail Routing) is installed.
[12/07 19:23:09    848s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:09    848s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:09    848s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:09    848s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:09    848s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:09    848s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:09    848s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:09    848s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:09    848s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:09    848s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:09    848s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:09    848s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:09    848s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:09    848s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:09    848s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:09    848s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:23:09    849s] #
[12/07 19:23:09    849s] #Start Detail Routing..
[12/07 19:23:09    849s] #start initial detail routing ...
[12/07 19:23:09    849s] ### Design has 0 dirty nets, has valid drcs
[12/07 19:23:09    849s] ### Gcell dirty-map stats: routing = 0.00%
[12/07 19:23:09    849s] #   number of violations = 0
[12/07 19:23:09    849s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2011.40 (MB), peak = 2178.59 (MB)
[12/07 19:23:10    849s] #Complete Detail Routing.
[12/07 19:23:10    849s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:23:10    849s] #Total wire length = 385792 um.
[12/07 19:23:10    849s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal2 = 106408 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal3 = 141153 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal4 = 88917 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal5 = 41913 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal6 = 7289 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:23:10    849s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:23:10    849s] #Total number of vias = 185342
[12/07 19:23:10    849s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:23:10    849s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:23:10    849s] #Up-Via Summary (total 185342):
[12/07 19:23:10    849s] #                   single-cut          multi-cut      Total
[12/07 19:23:10    849s] #-----------------------------------------------------------
[12/07 19:23:10    849s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:23:10    849s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:23:10    849s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:23:10    849s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:23:10    849s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:23:10    849s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:23:10    849s] #-----------------------------------------------------------
[12/07 19:23:10    849s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:23:10    849s] #
[12/07 19:23:10    849s] #Total number of DRC violations = 0
[12/07 19:23:10    849s] ### Time Record (Detail Routing) is uninstalled.
[12/07 19:23:10    849s] ### Time Record (Antenna Fixing) is installed.
[12/07 19:23:10    849s] #Cpu time = 00:00:01
[12/07 19:23:10    849s] #Elapsed time = 00:00:01
[12/07 19:23:10    849s] #Increased memory = -0.02 (MB)
[12/07 19:23:10    849s] #Total memory = 2011.40 (MB)
[12/07 19:23:10    849s] #Peak memory = 2178.59 (MB)
[12/07 19:23:10    850s] #
[12/07 19:23:10    850s] #start routing for process antenna violation fix ...
[12/07 19:23:10    850s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:10    850s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:10    850s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:10    850s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:10    850s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:10    850s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:10    850s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:10    850s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:10    850s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:10    850s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:10    850s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:23:14    854s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2011.34 (MB), peak = 2178.59 (MB)
[12/07 19:23:14    854s] #
[12/07 19:23:14    854s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:23:14    854s] #Total wire length = 385792 um.
[12/07 19:23:14    854s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal2 = 106408 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal3 = 141153 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal4 = 88917 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal5 = 41913 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal6 = 7289 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:23:14    854s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:23:14    854s] #Total number of vias = 185342
[12/07 19:23:14    854s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:23:14    854s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:23:14    854s] #Up-Via Summary (total 185342):
[12/07 19:23:14    854s] #                   single-cut          multi-cut      Total
[12/07 19:23:14    854s] #-----------------------------------------------------------
[12/07 19:23:14    854s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:23:14    854s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:23:14    854s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:23:14    854s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:23:14    854s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:23:14    854s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:23:14    854s] #-----------------------------------------------------------
[12/07 19:23:14    854s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:23:14    854s] #
[12/07 19:23:14    854s] #Total number of DRC violations = 0
[12/07 19:23:14    854s] #Total number of process antenna violations = 0
[12/07 19:23:14    854s] #Total number of net violated process antenna rule = 0
[12/07 19:23:14    854s] #
[12/07 19:23:17    856s] #
[12/07 19:23:17    856s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:23:17    856s] #Total wire length = 385792 um.
[12/07 19:23:17    856s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal2 = 106408 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal3 = 141153 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal4 = 88917 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal5 = 41913 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal6 = 7289 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:23:17    856s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:23:17    856s] #Total number of vias = 185342
[12/07 19:23:17    856s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:23:17    856s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:23:17    856s] #Up-Via Summary (total 185342):
[12/07 19:23:17    856s] #                   single-cut          multi-cut      Total
[12/07 19:23:17    856s] #-----------------------------------------------------------
[12/07 19:23:17    856s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:23:17    856s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:23:17    856s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:23:17    856s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:23:17    856s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:23:17    856s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:23:17    856s] #-----------------------------------------------------------
[12/07 19:23:17    856s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:23:17    856s] #
[12/07 19:23:17    856s] ### Gcell dirty-map stats: routing = 0.00%
[12/07 19:23:17    856s] ### Time Record (Antenna Fixing) is uninstalled.
[12/07 19:23:17    856s] #Total number of DRC violations = 0
[12/07 19:23:17    856s] #Total number of process antenna violations = 0
[12/07 19:23:17    856s] #Total number of net violated process antenna rule = 0
[12/07 19:23:17    856s] #
[12/07 19:23:17    856s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:17    856s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:17    856s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:17    856s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:17    856s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:17    856s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:17    856s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:17    856s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:17    856s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:17    856s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:17    856s] ### Time Record (Post Route Wire Spreading) is installed.
[12/07 19:23:17    856s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[12/07 19:23:17    856s] #
[12/07 19:23:17    856s] #Start Post Route wire spreading..
[12/07 19:23:17    856s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:17    856s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:17    856s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:17    856s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:17    856s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:17    856s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:17    856s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:17    856s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:17    856s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:17    856s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:17    857s] ### track-assign engine-init starts on Thu Dec  7 19:23:17 2023 with memory = 2011.76 (MB), peak = 2178.59 (MB)
[12/07 19:23:17    857s] #
[12/07 19:23:17    857s] #Start data preparation for wire spreading...
[12/07 19:23:17    857s] #
[12/07 19:23:17    857s] #Data preparation is done on Thu Dec  7 19:23:17 2023
[12/07 19:23:17    857s] #
[12/07 19:23:17    857s] #Minimum voltage of a net in the design = 0.000.
[12/07 19:23:17    857s] #Maximum voltage of a net in the design = 1.000.
[12/07 19:23:17    857s] #Voltage range [0.000 - 1.000] has 32213 nets.
[12/07 19:23:17    857s] #Voltage range [1.000 - 1.000] has 1 net.
[12/07 19:23:17    857s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 19:23:17    857s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[12/07 19:23:17    857s] #
[12/07 19:23:17    857s] #Start Post Route Wire Spread.
[12/07 19:23:20    860s] #Done with 576 horizontal wires in 8 hboxes and 589 vertical wires in 8 hboxes.
[12/07 19:23:20    860s] #Complete Post Route Wire Spread.
[12/07 19:23:20    860s] #
[12/07 19:23:20    860s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:23:20    860s] #Total wire length = 385874 um.
[12/07 19:23:20    860s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal2 = 106418 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal3 = 141189 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal4 = 88950 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal5 = 41916 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal6 = 7289 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:23:20    860s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:23:20    860s] #Total number of vias = 185342
[12/07 19:23:20    860s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:23:20    860s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:23:20    860s] #Up-Via Summary (total 185342):
[12/07 19:23:20    860s] #                   single-cut          multi-cut      Total
[12/07 19:23:20    860s] #-----------------------------------------------------------
[12/07 19:23:20    860s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:23:20    860s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:23:20    860s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:23:20    860s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:23:20    860s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:23:20    860s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:23:20    860s] #-----------------------------------------------------------
[12/07 19:23:20    860s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:23:20    860s] #
[12/07 19:23:23    862s] #   number of violations = 0
[12/07 19:23:23    862s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2014.73 (MB), peak = 2178.59 (MB)
[12/07 19:23:23    862s] #CELL_VIEW filter_top,init has no DRC violation.
[12/07 19:23:23    862s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/07 19:23:23    862s] #Total number of DRC violations = 0
[12/07 19:23:23    862s] #Total number of process antenna violations = 0
[12/07 19:23:23    862s] #Total number of net violated process antenna rule = 0
[12/07 19:23:23    862s] #Post Route wire spread is done.
[12/07 19:23:23    862s] #Total number of nets with non-default rule or having extra spacing = 14
[12/07 19:23:23    862s] #Total wire length = 385874 um.
[12/07 19:23:23    862s] #Total half perimeter of net bounding box = 347219 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal1 = 0 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal2 = 106418 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal3 = 141189 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal4 = 88950 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal5 = 41916 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal6 = 7289 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal7 = 112 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal8 = 0 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal9 = 0 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal10 = 0 um.
[12/07 19:23:23    862s] #Total wire length on LAYER Metal11 = 0 um.
[12/07 19:23:23    862s] #Total number of vias = 185342
[12/07 19:23:23    862s] #Total number of multi-cut vias = 175050 ( 94.4%)
[12/07 19:23:23    862s] #Total number of single cut vias = 10292 (  5.6%)
[12/07 19:23:23    862s] #Up-Via Summary (total 185342):
[12/07 19:23:23    862s] #                   single-cut          multi-cut      Total
[12/07 19:23:23    862s] #-----------------------------------------------------------
[12/07 19:23:23    862s] # Metal1          9722 ( 10.5%)     82567 ( 89.5%)      92289
[12/07 19:23:23    862s] # Metal2           534 (  0.8%)     68747 ( 99.2%)      69281
[12/07 19:23:23    862s] # Metal3            31 (  0.2%)     18565 ( 99.8%)      18596
[12/07 19:23:23    862s] # Metal4             5 (  0.1%)      4732 ( 99.9%)       4737
[12/07 19:23:23    862s] # Metal5             0 (  0.0%)       431 (100.0%)        431
[12/07 19:23:23    862s] # Metal6             0 (  0.0%)         8 (100.0%)          8
[12/07 19:23:23    862s] #-----------------------------------------------------------
[12/07 19:23:23    862s] #                10292 (  5.6%)    175050 ( 94.4%)     185342 
[12/07 19:23:23    862s] #
[12/07 19:23:23    862s] #route_detail Statistics:
[12/07 19:23:23    862s] #Cpu time = 00:00:14
[12/07 19:23:23    862s] #Elapsed time = 00:00:14
[12/07 19:23:23    862s] #Increased memory = 3.31 (MB)
[12/07 19:23:23    862s] #Total memory = 2014.73 (MB)
[12/07 19:23:23    862s] #Peak memory = 2178.59 (MB)
[12/07 19:23:23    862s] #Skip updating routing design signature in db-snapshot flow
[12/07 19:23:23    862s] ### global_detail_route design signature (88): route=899771684 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 19:23:23    862s] ### Time Record (DB Export) is installed.
[12/07 19:23:23    863s] ### export design design signature (89): route=899771684 fixed_route=662324628 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1681196758 dirty_area=0 del_dirty_area=0 cell=1136611940 placement=1657514047 pin_access=740318757 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:23:24    863s] ### Time Record (DB Export) is uninstalled.
[12/07 19:23:24    863s] ### Time Record (Post Callback) is installed.
[12/07 19:23:24    863s] ### Time Record (Post Callback) is uninstalled.
[12/07 19:23:24    863s] #
[12/07 19:23:24    863s] #route_global_detail statistics:
[12/07 19:23:24    863s] #Cpu time = 00:00:19
[12/07 19:23:24    863s] #Elapsed time = 00:00:19
[12/07 19:23:24    863s] #Increased memory = -29.81 (MB)
[12/07 19:23:24    863s] #Total memory = 2007.06 (MB)
[12/07 19:23:24    863s] #Peak memory = 2178.59 (MB)
[12/07 19:23:24    863s] #Number of warnings = 1
[12/07 19:23:24    863s] #Total number of warnings = 6
[12/07 19:23:24    863s] #Number of fails = 0
[12/07 19:23:24    863s] #Total number of fails = 0
[12/07 19:23:24    863s] #Complete route_global_detail on Thu Dec  7 19:23:24 2023
[12/07 19:23:24    863s] #
[12/07 19:23:24    863s] ### Time Record (route_global_detail) is uninstalled.
[12/07 19:23:24    863s] ### 
[12/07 19:23:24    863s] ###   Scalability Statistics
[12/07 19:23:24    863s] ### 
[12/07 19:23:24    863s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:23:24    863s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[12/07 19:23:24    863s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:23:24    863s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 19:23:24    863s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 19:23:24    863s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/07 19:23:24    863s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/07 19:23:24    863s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[12/07 19:23:24    863s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/07 19:23:24    863s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/07 19:23:24    863s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/07 19:23:24    863s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/07 19:23:24    863s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[12/07 19:23:24    863s] ###   Antenna Fixing                |        00:00:07|        00:00:07|             1.0|
[12/07 19:23:24    863s] ###   Post Route Wire Spreading     |        00:00:06|        00:00:06|             1.0|
[12/07 19:23:24    863s] ###   Entire Command                |        00:00:19|        00:00:19|             1.0|
[12/07 19:23:24    863s] ### --------------------------------+----------------+----------------+----------------+
[12/07 19:23:24    863s] ### 
[12/07 19:23:24    863s] 
[12/07 19:23:24    863s] =============================================================================================
[12/07 19:23:24    863s]  Step TAT Report : EcoRoute #1 / opt_design #3                                  21.18-s099_1
[12/07 19:23:24    863s] =============================================================================================
[12/07 19:23:24    863s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:23:24    863s] ---------------------------------------------------------------------------------------------
[12/07 19:23:24    863s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 19:23:24    863s] [ DetailRoute            ]      1   0:00:01.2  (   6.4 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 19:23:24    863s] [ MISC                   ]          0:00:18.0  (  93.6 % )     0:00:18.0 /  0:00:17.8    1.0
[12/07 19:23:24    863s] ---------------------------------------------------------------------------------------------
[12/07 19:23:24    863s]  EcoRoute #1 TOTAL                  0:00:19.2  ( 100.0 % )     0:00:19.2 /  0:00:19.0    1.0
[12/07 19:23:24    863s] ---------------------------------------------------------------------------------------------
[12/07 19:23:24    863s] 
[12/07 19:23:24    863s] *** EcoRoute #1 [finish] (opt_design #3) : cpu/real = 0:00:19.0/0:00:19.2 (1.0), totSession cpu/real = 0:14:23.7/0:14:52.1 (1.0), mem = 2584.5M
[12/07 19:23:24    863s] **opt_design ... cpu = 0:01:50, real = 0:01:53, mem = 2007.1M, totSessionCpu=0:14:24 **
[12/07 19:23:24    863s] New Signature Flow (restoreNanoRouteOptions) ....
[12/07 19:23:24    863s] OPTC: user 20.0
[12/07 19:23:24    863s] **INFO: flowCheckPoint #6 PostEcoSummary
[12/07 19:23:24    863s] Extraction called for design 'filter_top' of instances=23790 and nets=32215 using extraction engine 'post_route' at effort level 'high' .
[12/07 19:23:24    863s] Integrated QRC (IQuantus) Extraction in Multi-Corner mode called for design 'filter_top'. Number of corners is 1.
[12/07 19:23:25    864s] Region and/or Nets changed are small. Going for incremental extraction
[12/07 19:23:25    864s]  Min pitch recieved = 1520 
[12/07 19:23:25    864s] IQuantus Extraction invoked in single CPU mode. Commands set_distribute_host/set_multi_cpu_usage can be used to activate multiCPU extraction.
[12/07 19:23:25    864s] 
[12/07 19:23:25    864s] IQuantus Extraction engine initialization using 1 tech files:
[12/07 19:23:25    864s] 	/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch at temperature 125C . 
[12/07 19:23:25    864s] 
[12/07 19:23:25    864s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:23:25    864s] 
[12/07 19:23:25    864s] INFO (EXTIQUANTUS-101) : 
[12/07 19:23:25    864s]   Integrated Quantus - 64-bit Parasitic Extractor - Version 21.1.1-s966
[12/07 19:23:25    864s] -------------------------------------------------------------------------
[12/07 19:23:25    864s]                Copyright 2023 Cadence Design Systems, Inc.
[12/07 19:23:25    864s] 
[12/07 19:23:25    864s] 
[12/07 19:23:25    864s] INFO (EXTIQUANTUS-103) : Starting at 2023-Dec-07 19:23:25 (2023-Dec-08 00:23:25 GMT).
[12/07 19:23:25    864s] 
[12/07 19:23:25    864s] INFO (EXTIQUANTUS-104) : Starting extraction session...
[12/07 19:23:25    864s] 
[12/07 19:23:25    864s] INFO (EXTIQUANTUS-159) : Loading technology data from file:
[12/07 19:23:25    864s]   /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch
[12/07 19:23:25    865s] 
[12/07 19:23:25    865s] INFO (EXTIQUANTUS-289) : Loading RCgen extraction models from file:
[12/07 19:23:25    865s]   /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/qrc/qx/gpdk045.tch
[12/07 19:23:25    865s] 
[12/07 19:23:25    865s] INFO (EXTIQUANTUS-345) : Checking Command/Tech/License Files. 
[12/07 19:23:26    865s] 
[12/07 19:23:26    865s] INFO (EXTIQUANTUS-383) : Summary of license(s) checkout :
[12/07 19:23:26    865s] 	1 count of QTS300
[12/07 19:23:26    865s] 	1 count of QTS310
[12/07 19:23:26    865s] 
[12/07 19:23:26    865s] INFO (EXTIQUANTUS-105) : Starting design extraction....
[12/07 19:23:26    865s] No layermap file specified. Automatically mapping tech and lef layers. Log file is 'extLogDir/IQuantus_07-Dec-2023_19:21:43_31472_afkIxu/extr.filter_top.layermap.log'.
[12/07 19:23:26    865s] QX tile count(x,y) : (4,4)
[12/07 19:23:26    865s] FE-QX grid count(x,y) :  (11,11)
[12/07 19:23:26    865s] Halo size : 1.200000 micron
[12/07 19:23:26    865s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:23:26    865s] IQuantus Extraction engine initialized successfully.
[12/07 19:23:26    865s] 
[12/07 19:23:26    865s] Dumping IQuantus extraction options in file 'extLogDir/IQuantus_07-Dec-2023_19:21:43_31472_afkIxu/extr.filter_top.extraction_options.log'.
[12/07 19:23:26    865s] Initialization for IQuantus Incremental Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 2603.180M)
[12/07 19:23:26    865s] 
[12/07 19:23:26    865s]  DIRTY Grid (0, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (0, 9) - Having subGrids
[12/07 19:23:26    865s]  IMPACTED Grid (0, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (1, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (2, 10) - Having subGrids
[12/07 19:23:26    865s]  IMPACTED Grid (3, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (3, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (4, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (5, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (6, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (7, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (8, 10) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 9) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (9, 10) - Having subGrids
[12/07 19:23:26    865s]  IMPACTED Grid (10, 0) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 1) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 2) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 3) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 4) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 5) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 6) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 7) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 8) - Having subGrids
[12/07 19:23:26    865s]  DIRTY Grid (10, 9) - Having subGrids
[12/07 19:23:26    865s]  IMPACTED Grid (10, 10) - Having subGrids
[12/07 19:23:26    865s]  Dirty Grids = 117  Impacted Grids = 4  
[12/07 19:23:26    865s] 
[12/07 19:23:26    865s] Geometry processing of Gray and Metal fill STARTED.................... DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 2603.242M)
[12/07 19:23:28    866s] Geometry processing of nets STARTED.................... DONE (NETS: 32051  Geometries: 582733  CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 2628.312M)
[12/07 19:23:30    869s] 
[12/07 19:23:30    869s] Extraction of Geometries STARTED.
[12/07 19:23:30    869s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:23:30    869s] 
[12/07 19:23:30    869s] INFO (EXTIQUANTUS-282) : Checking Command/Tech Files. 
[12/07 19:23:30    869s] 
[12/07 19:23:30    869s] INFO (EXTIQUANTUS-277) : Manufacturing Data Information :- 
[12/07 19:23:30    869s]   DEF/GDS file 
[12/07 19:23:30    869s]     does NOT contain MetalFill data. 
[12/07 19:23:30    869s]   Techfile  
[12/07 19:23:30    869s]     does NOT contain WEE data.     
[12/07 19:23:30    869s]     does NOT contain Erosion data t=f( density ) 
[12/07 19:23:30    869s]     does NOT contain R(w) data.    
[12/07 19:23:30    869s]     does NOT contain R(w, s) data.  
[12/07 19:23:30    869s]     does NOT contain TC(w) data.    
[12/07 19:23:30    869s]     does NOT contain T/B enlargement data. 
[12/07 19:23:30    869s]     does     contain Floating Metal Fill models. 
[12/07 19:23:30    869s] 
[12/07 19:23:30    869s] INFO (EXTIQUANTUS-287) : Capacitance Models Information :- 
[12/07 19:23:30    869s]  ICECAPS models are not available. 
[12/07 19:23:30    869s]  RCgen   models are     available. 
[12/07 19:23:30    869s]  This IQuantus session uses RCgen models.
[12/07 19:23:30    869s] 
[12/07 19:23:30    869s] INFO (EXTIQUANTUS-286) : RCs effects computed for this session include :- 
[12/07 19:23:30    869s]  MetalFill        : OFF 
[12/07 19:23:30    869s]  WEE Effects      : n/a 
[12/07 19:23:30    869s]  Erosion Effects  : n/a t=f( density ) 
[12/07 19:23:30    869s]  T/B Enlargements : n/a 
[12/07 19:23:30    869s]  R(w) Effects     : n/a 
[12/07 19:23:30    869s]  R(w,s) Effects   : n/a 
[12/07 19:23:30    869s]  TC(w) Effects     : n/a 
[12/07 19:23:30    869s] Some effects indicate n/a because of non-availability of relevantinput data
[12/07 19:23:30    869s] (or) requested to be off (and/or) usage of older Icecaps models.
[12/07 19:23:31    869s] 
[12/07 19:23:31    869s] INFO (EXTHPY-103) : Extracting capacitance values.
[12/07 19:23:31    869s] 
[12/07 19:23:31    869s] INFO (EXTHPY-267) :  
[12/07 19:23:31    869s]  DESIGN                       : 
[12/07 19:23:31    869s]  DEF/OA DIEAREA BBOX          : 2147483647 2147483647 -2147483648
[12/07 19:23:31    869s] -2147483648
[12/07 19:23:31    869s]  DEF/OA UNITS                 : 10000
[12/07 19:23:31    869s]  FINAL SCALE FACTOR           : 1
[12/07 19:23:31    869s]  
[12/07 19:23:31    869s]  ESTIMATED COMPRESSED DEF SIZE: 0
[12/07 19:23:31    869s]  TILE SIZE                    : 88x85 squm
[12/07 19:23:31    869s]  TILE COUNT                   : 16
[12/07 19:23:31    869s]  CLUSTER SIZE                 : 257
[12/07 19:23:31    869s]  CAPDB PARTITIONS             : 16
[12/07 19:23:31    869s] 
[12/07 19:23:31    869s] INFO (EXTHPY-104) :    0%
[12/07 19:23:33    872s] 
[12/07 19:23:33    872s] INFO (EXTHPY-104) :    7%
[12/07 19:23:35    873s] 
[12/07 19:23:35    873s] INFO (EXTHPY-104) :    13%
[12/07 19:23:36    874s] 
[12/07 19:23:36    874s] INFO (EXTHPY-104) :    20%
[12/07 19:23:37    876s] 
[12/07 19:23:37    876s] INFO (EXTHPY-104) :    27%
[12/07 19:23:39    878s] 
[12/07 19:23:39    878s] INFO (EXTHPY-104) :    33%
[12/07 19:23:41    880s] 
[12/07 19:23:41    880s] INFO (EXTHPY-104) :    40%
[12/07 19:23:43    881s] 
[12/07 19:23:43    881s] INFO (EXTHPY-104) :    47%
[12/07 19:23:44    883s] 
[12/07 19:23:44    883s] INFO (EXTHPY-104) :    53%
[12/07 19:23:47    885s] 
[12/07 19:23:47    885s] INFO (EXTHPY-104) :    60%
[12/07 19:23:49    887s] 
[12/07 19:23:49    887s] INFO (EXTHPY-104) :    67%
[12/07 19:23:50    889s] 
[12/07 19:23:50    889s] INFO (EXTHPY-104) :    73%
[12/07 19:23:51    890s] 
[12/07 19:23:51    890s] INFO (EXTHPY-104) :    80%
[12/07 19:23:53    892s] 
[12/07 19:23:53    892s] INFO (EXTHPY-104) :    87%
[12/07 19:23:54    893s] 
[12/07 19:23:54    893s] INFO (EXTHPY-104) :    93%
[12/07 19:23:56    894s] 
[12/07 19:23:56    894s] INFO (EXTHPY-104) :    100%
[12/07 19:23:56    894s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d' for reading (mem: 2820.207M)
[12/07 19:23:56    894s] +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
[12/07 19:23:56    894s] Extraction of Geometries DONE (NETS: 32051  CPU Time: 0:00:25.0  Real Time: 0:00:26.0  MEM: 2820.207M)
[12/07 19:23:56    894s] 
[12/07 19:23:56    894s] Parasitic Stitching STARTED
[12/07 19:23:56    895s] Creating parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j_new_incr.rcdb.d' for storing RC.
[12/07 19:23:56    895s] ...................
[12/07 19:23:57    896s] Number of nets added/deleted/changed/impacted is 0/0/951/30423 respectively. Log file is 'extLogDir/IQuantus_07-Dec-2023_19:21:43_31472_afkIxu/extr.filter_top.1.modifiedParasiticNets.log.gz'.
[12/07 19:23:57    896s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d': 33051 access done (mem: 2828.215M)
[12/07 19:23:57    896s] Number of Extracted Resistors     : 376067
[12/07 19:23:57    896s] Number of Extracted Ground Caps   : 408169
[12/07 19:23:57    896s] Number of Extracted Coupling Caps : 30762
[12/07 19:23:57    896s] Parasitic Stitching DONE (Nets: 32051  CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 2828.215M)
[12/07 19:23:57    896s] 
[12/07 19:23:57    896s] IQuantus Extraction engine is being closed... 
[12/07 19:23:58    896s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2828.211M)
[12/07 19:23:58    896s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d' for reading (mem: 2828.211M)
[12/07 19:23:58    896s] processing rcdb (/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d) for hinst (top) of cell (filter_top);
[12/07 19:23:58    896s] +----------------------------------------------------------------------------------------+
[12/07 19:23:58    896s] |                                Incremental Extraction Statistics                       |
[12/07 19:23:58    896s] +--+----------------------+----------------------+---------------------------------------+
[12/07 19:23:58    896s] |S.|         Nets         | Nets with Parasitic  |          Extraction CpuTime           |
[12/07 19:23:58    896s] |No| Total   Added Deleted| Total   New-RC New-C |Extraction RC-Network Others    Total  |
[12/07 19:23:58    896s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[12/07 19:23:58    896s] | 0|   32145|     0|     0|   32051|     0|     0|0:00:25.7|0:00:01.0|0:00:06.8|0:00:33.6|
[12/07 19:23:58    896s] | 1|   32145|     0|     0|   32051|   951| 30423|0:00:25.0|0:00:01.5|0:00:06.2|0:00:32.7|
[12/07 19:23:58    896s] +--+--------+------+------+--------+------+------+---------+---------+---------+---------+
[12/07 19:24:00    898s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d': 0 access done (mem: 2828.211M)
[12/07 19:24:00    898s] Lumped Parasitic Loading Completed (total cpu=0:00:02.0, real=0:00:02.0, current mem=2828.211M)
[12/07 19:24:00    898s] IQuantus Incremental Extraction DONE (CPU Time: 0:00:34.7  Real Time: 0:00:36.0  MEM: 2828.211M)
[12/07 19:24:00    898s] **opt_design ... cpu = 0:02:25, real = 0:02:29, mem = 2098.6M, totSessionCpu=0:14:59 **
[12/07 19:24:00    898s] Starting delay calculation for Setup views
[12/07 19:24:00    898s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 19:24:00    898s] AAE_INFO: resetNetProps viewIdx 0 
[12/07 19:24:00    898s] Starting SI iteration 1 using Infinite Timing Windows
[12/07 19:24:00    898s] #################################################################################
[12/07 19:24:00    898s] # Design Stage: PostRoute
[12/07 19:24:00    898s] # Design Name: filter_top
[12/07 19:24:00    898s] # Design Mode: 45nm
[12/07 19:24:00    898s] # Analysis Mode: MMMC OCV 
[12/07 19:24:00    898s] # Parasitics Mode: SPEF/RCDB 
[12/07 19:24:00    898s] # Signoff Settings: SI On 
[12/07 19:24:00    898s] #################################################################################
[12/07 19:24:01    899s] Setting infinite Tws ...
[12/07 19:24:01    899s] AAE_INFO: 1 threads acquired from CTE.
[12/07 19:24:01    899s] First Iteration Infinite Tw... 
[12/07 19:24:01    899s] Calculate early delays in OCV mode...
[12/07 19:24:01    899s] Calculate late delays in OCV mode...
[12/07 19:24:01    899s] Topological Sorting (REAL = 0:00:00.0, MEM = 2685.5M, InitMEM = 2685.5M)
[12/07 19:24:01    899s] Start delay calculation (fullDC) (1 T). (MEM=2685.5)
[12/07 19:24:01    899s] 
[12/07 19:24:01    899s] Trim Metal Layers:
[12/07 19:24:01    899s] LayerId::1 widthSet size::1
[12/07 19:24:01    899s] LayerId::2 widthSet size::1
[12/07 19:24:01    899s] LayerId::3 widthSet size::1
[12/07 19:24:01    899s] LayerId::4 widthSet size::1
[12/07 19:24:01    899s] LayerId::5 widthSet size::1
[12/07 19:24:01    899s] LayerId::6 widthSet size::1
[12/07 19:24:01    899s] LayerId::7 widthSet size::1
[12/07 19:24:01    899s] LayerId::8 widthSet size::1
[12/07 19:24:01    899s] LayerId::9 widthSet size::1
[12/07 19:24:01    899s] LayerId::10 widthSet size::1
[12/07 19:24:01    899s] LayerId::11 widthSet size::1
[12/07 19:24:01    899s] eee: pegSigSF::1.070000
[12/07 19:24:01    899s] Initializing multi-corner resistance tables ...
[12/07 19:24:01    899s] eee: l::1 avDens::0.101845 usedTrk::3657.262546 availTrk::35910.000000 sigTrk::3657.262546
[12/07 19:24:01    899s] eee: l::2 avDens::0.203315 usedTrk::6223.264898 availTrk::30609.000000 sigTrk::6223.264898
[12/07 19:24:01    899s] eee: l::3 avDens::0.239629 usedTrk::8260.023817 availTrk::34470.000000 sigTrk::8260.023817
[12/07 19:24:01    899s] eee: l::4 avDens::0.165775 usedTrk::5201.776028 availTrk::31378.500000 sigTrk::5201.776028
[12/07 19:24:01    899s] eee: l::5 avDens::0.081545 usedTrk::2451.240356 availTrk::30060.000000 sigTrk::2451.240356
[12/07 19:24:01    899s] eee: l::6 avDens::0.035612 usedTrk::426.276023 availTrk::11970.000000 sigTrk::426.276023
[12/07 19:24:01    899s] eee: l::7 avDens::0.007251 usedTrk::6.526316 availTrk::900.000000 sigTrk::6.526316
[12/07 19:24:01    899s] eee: l::8 avDens::0.022435 usedTrk::845.933450 availTrk::37705.500000 sigTrk::845.933450
[12/07 19:24:01    899s] eee: l::9 avDens::0.021505 usedTrk::853.538978 availTrk::39690.000000 sigTrk::853.538978
[12/07 19:24:01    899s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:24:01    899s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 19:24:01    899s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.235703 uaWl=1.000000 uaWlH=0.353751 aWlH=0.000000 lMod=0 pMax=0.837100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 19:24:01    899s] End AAE Lib Interpolated Model. (MEM=2697.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:24:01    899s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d' for reading (mem: 2697.109M)
[12/07 19:24:01    899s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2697.1M)
[12/07 19:24:08    906s] Total number of fetched objects 32145
[12/07 19:24:08    906s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:24:08    906s] AAE_INFO-618: Total number of nets in the design is 32215,  100.0 percent of the nets selected for SI analysis
[12/07 19:24:08    906s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:24:08    906s] *** CDM Built up (cpu=0:00:08.2  real=0:00:08.0  mem= 2703.2M) ***
[12/07 19:24:08    906s] End delay calculation. (MEM=2703.25 CPU=0:00:06.7 REAL=0:00:06.0)
[12/07 19:24:08    906s] End delay calculation (fullDC). (MEM=2703.25 CPU=0:00:07.5 REAL=0:00:07.0)
[12/07 19:24:09    907s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2703.2M)
[12/07 19:24:09    907s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/07 19:24:09    907s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2703.2M)
[12/07 19:24:09    907s] Starting SI iteration 2
[12/07 19:24:09    907s] Calculate early delays in OCV mode...
[12/07 19:24:09    907s] Calculate late delays in OCV mode...
[12/07 19:24:09    907s] Start delay calculation (fullDC) (1 T). (MEM=2637.37)
[12/07 19:24:09    908s] End AAE Lib Interpolated Model. (MEM=2637.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:24:10    908s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2683.1M) ***
[12/07 19:24:10    908s] Glitch Analysis: View func_default -- Total Number of Nets Skipped = 172. 
[12/07 19:24:10    908s] Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 32145. 
[12/07 19:24:10    908s] Total number of fetched objects 32145
[12/07 19:24:10    908s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:24:10    908s] AAE_INFO-618: Total number of nets in the design is 32215,  0.5 percent of the nets selected for SI analysis
[12/07 19:24:10    908s] End delay calculation. (MEM=2683.07 CPU=0:00:00.2 REAL=0:00:01.0)
[12/07 19:24:10    908s] End delay calculation (fullDC). (MEM=2683.07 CPU=0:00:00.3 REAL=0:00:01.0)
[12/07 19:24:10    909s] *** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:10.0 totSessionCpu=0:15:09 mem=2683.1M)
[12/07 19:24:10    909s] End AAE Lib Interpolated Model. (MEM=2683.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:24:11    909s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2683.1M, EPOCH TIME: 1701995051.010498
[12/07 19:24:11    909s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:11    909s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:24:11    909s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2683.1M, EPOCH TIME: 1701995051.041212
[12/07 19:24:11    909s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:24:11    909s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s] ------------------------------------------------------------------
[12/07 19:24:11    909s]        Post-ecoRoute Summary
[12/07 19:24:11    909s] ------------------------------------------------------------------
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s] Setup views included:
[12/07 19:24:11    909s]  func_default 
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s] +--------------------+---------+---------+---------+
[12/07 19:24:11    909s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:24:11    909s] +--------------------+---------+---------+---------+
[12/07 19:24:11    909s] |           WNS (ns):|  0.364  |  0.364  |  1.907  |
[12/07 19:24:11    909s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:24:11    909s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:24:11    909s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:24:11    909s] +--------------------+---------+---------+---------+
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s] +----------------+-------------------------------+------------------+
[12/07 19:24:11    909s] |                |              Real             |       Total      |
[12/07 19:24:11    909s] |    DRVs        +------------------+------------+------------------|
[12/07 19:24:11    909s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:24:11    909s] +----------------+------------------+------------+------------------+
[12/07 19:24:11    909s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:24:11    909s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:24:11    909s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:24:11    909s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:24:11    909s] +----------------+------------------+------------+------------------+
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2718.2M, EPOCH TIME: 1701995051.457458
[12/07 19:24:11    909s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:11    909s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:24:11    909s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:2718.2M, EPOCH TIME: 1701995051.486818
[12/07 19:24:11    909s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:24:11    909s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:11    909s] 
[12/07 19:24:11    909s] Density: 70.270%
[12/07 19:24:11    909s] ------------------------------------------------------------------
[12/07 19:24:11    909s] **opt_design ... cpu = 0:02:36, real = 0:02:40, mem = 2107.2M, totSessionCpu=0:15:10 **
[12/07 19:24:11    909s] Executing marking Critical Nets1
[12/07 19:24:11    909s] **INFO: flowCheckPoint #7 OptimizationRecovery
[12/07 19:24:11    909s] *** Timing Is met
[12/07 19:24:11    909s] *** Check timing (0:00:00.0)
[12/07 19:24:11    909s] Running postRoute recovery in postEcoRoute mode
[12/07 19:24:11    909s] **opt_design ... cpu = 0:02:36, real = 0:02:40, mem = 2107.3M, totSessionCpu=0:15:10 **
[12/07 19:24:11    910s]   Timing/DRV Snapshot: (TGT)
[12/07 19:24:11    910s]      Weighted WNS: 0.000
[12/07 19:24:11    910s]       All  PG WNS: 0.000
[12/07 19:24:11    910s]       High PG WNS: 0.000
[12/07 19:24:11    910s]       All  PG TNS: 0.000
[12/07 19:24:11    910s]       High PG TNS: 0.000
[12/07 19:24:11    910s]       Low  PG TNS: 0.000
[12/07 19:24:11    910s]          Tran DRV: 0 (0)
[12/07 19:24:11    910s]           Cap DRV: 0 (0)
[12/07 19:24:11    910s]        Fanout DRV: 0 (0)
[12/07 19:24:11    910s]            Glitch: 0 (0)
[12/07 19:24:11    910s]    Category Slack: { [L, 0.364] [H, 0.364] }
[12/07 19:24:11    910s] 
[12/07 19:24:11    910s] 
[12/07 19:24:11    910s] Recovery Manager:
[12/07 19:24:11    910s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.099) - Skip
[12/07 19:24:11    910s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.050) - Skip
[12/07 19:24:11    910s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/07 19:24:11    910s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/07 19:24:11    910s] 
[12/07 19:24:11    910s] 
[12/07 19:24:11    910s] Recovery Manager:
[12/07 19:24:11    910s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/07 19:24:11    910s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/07 19:24:11    910s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/07 19:24:11    910s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/07 19:24:11    910s] 
[12/07 19:24:11    910s] Checking setup slack degradation ...
[12/07 19:24:11    910s] Checking DRV degradation...
[12/07 19:24:11    910s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/07 19:24:11    910s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2655.39M, totSessionCpu=0:15:10).
[12/07 19:24:11    910s] **opt_design ... cpu = 0:02:36, real = 0:02:40, mem = 2107.3M, totSessionCpu=0:15:10 **
[12/07 19:24:11    910s] 
[12/07 19:24:11    910s] Latch borrow mode reset to max_borrow
[12/07 19:24:12    910s] **INFO: flowCheckPoint #8 FinalSummary
[12/07 19:24:12    910s] OPTC: user 20.0
[12/07 19:24:12    910s] Reported timing to dir reports/STA
[12/07 19:24:12    910s] **opt_design ... cpu = 0:02:37, real = 0:02:41, mem = 2107.4M, totSessionCpu=0:15:11 **
[12/07 19:24:12    910s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2655.4M, EPOCH TIME: 1701995052.339934
[12/07 19:24:12    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:12    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:12    910s] 
[12/07 19:24:12    910s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:24:12    910s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2655.4M, EPOCH TIME: 1701995052.369766
[12/07 19:24:12    910s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:24:12    910s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:12    910s] Saving timing graph ...
[12/07 19:24:12    910s] TG backup dir: /home/ebapinis/ECE_574_Proj/layout/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/opt_timing_graph_M7y6PZ
[12/07 19:24:12    910s] Disk Usage:
[12/07 19:24:12    910s] Filesystem              1K-blocks      Used Available Use% Mounted on
[12/07 19:24:12    910s] /dev/mapper/centos-root 573538820 476234180  97304640  84% /
[12/07 19:24:13    911s] Done save timing graph
[12/07 19:24:13    911s] Disk Usage:
[12/07 19:24:13    911s] Filesystem              1K-blocks      Used Available Use% Mounted on
[12/07 19:24:13    911s] /dev/mapper/centos-root 573538820 476240396  97298424  84% /
[12/07 19:24:13    911s] 
[12/07 19:24:13    911s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:24:13    911s] 
[12/07 19:24:13    911s] TimeStamp Deleting Cell Server End ...
[12/07 19:24:14    912s] Starting delay calculation for Hold views
[12/07 19:24:14    912s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 19:24:14    912s] AAE_INFO: resetNetProps viewIdx 0 
[12/07 19:24:14    912s] Starting SI iteration 1 using Infinite Timing Windows
[12/07 19:24:14    912s] #################################################################################
[12/07 19:24:14    912s] # Design Stage: PostRoute
[12/07 19:24:14    912s] # Design Name: filter_top
[12/07 19:24:14    912s] # Design Mode: 45nm
[12/07 19:24:14    912s] # Analysis Mode: MMMC OCV 
[12/07 19:24:14    912s] # Parasitics Mode: SPEF/RCDB 
[12/07 19:24:14    912s] # Signoff Settings: SI On 
[12/07 19:24:14    912s] #################################################################################
[12/07 19:24:14    912s] Setting infinite Tws ...
[12/07 19:24:14    912s] AAE_INFO: 1 threads acquired from CTE.
[12/07 19:24:14    912s] First Iteration Infinite Tw... 
[12/07 19:24:14    912s] Calculate late delays in OCV mode...
[12/07 19:24:14    912s] Calculate early delays in OCV mode...
[12/07 19:24:14    912s] Topological Sorting (REAL = 0:00:00.0, MEM = 2666.2M, InitMEM = 2666.2M)
[12/07 19:24:14    912s] Start delay calculation (fullDC) (1 T). (MEM=2666.19)
[12/07 19:24:14    912s] End AAE Lib Interpolated Model. (MEM=2677.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:24:21    919s] Total number of fetched objects 32145
[12/07 19:24:21    919s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:24:21    919s] AAE_INFO-618: Total number of nets in the design is 32215,  100.0 percent of the nets selected for SI analysis
[12/07 19:24:21    919s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:24:21    919s] *** CDM Built up (cpu=0:00:07.1  real=0:00:07.0  mem= 2680.9M) ***
[12/07 19:24:21    919s] End delay calculation. (MEM=2680.88 CPU=0:00:06.3 REAL=0:00:07.0)
[12/07 19:24:21    919s] End delay calculation (fullDC). (MEM=2680.88 CPU=0:00:06.8 REAL=0:00:07.0)
[12/07 19:24:21    920s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2680.9M)
[12/07 19:24:21    920s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/07 19:24:22    920s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2680.9M)
[12/07 19:24:22    920s] Starting SI iteration 2
[12/07 19:24:22    920s] Calculate late delays in OCV mode...
[12/07 19:24:22    920s] Calculate early delays in OCV mode...
[12/07 19:24:22    920s] Start delay calculation (fullDC) (1 T). (MEM=2631.99)
[12/07 19:24:22    920s] End AAE Lib Interpolated Model. (MEM=2631.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:24:22    920s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2677.7M) ***
[12/07 19:24:22    920s] Glitch Analysis: View func_default -- Total Number of Nets Skipped = 172. 
[12/07 19:24:22    920s] Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 32145. 
[12/07 19:24:22    920s] Total number of fetched objects 32145
[12/07 19:24:22    920s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:24:22    920s] AAE_INFO-618: Total number of nets in the design is 32215,  0.5 percent of the nets selected for SI analysis
[12/07 19:24:22    920s] End delay calculation. (MEM=2677.7 CPU=0:00:00.2 REAL=0:00:00.0)
[12/07 19:24:22    920s] End delay calculation (fullDC). (MEM=2677.7 CPU=0:00:00.3 REAL=0:00:00.0)
[12/07 19:24:23    921s] *** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:10.0 totSessionCpu=0:15:21 mem=2677.7M)
[12/07 19:24:24    922s] Restoring timing graph ...
[12/07 19:24:24    922s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/07 19:24:24    922s] Done restore timing graph
[12/07 19:24:26    923s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 19:24:26    923s] 
[12/07 19:24:26    923s] ------------------------------------------------------------------
[12/07 19:24:26    923s]      opt_design Final SI Timing Summary
[12/07 19:24:26    923s] ------------------------------------------------------------------
[12/07 19:24:26    923s] 
[12/07 19:24:26    923s] Setup views included:
[12/07 19:24:26    923s]  func_default 
[12/07 19:24:26    923s] Hold views included:
[12/07 19:24:26    923s]  func_default
[12/07 19:24:26    923s] 
[12/07 19:24:26    923s] +--------------------+---------+---------+---------+
[12/07 19:24:26    923s] |     Setup mode     |   all   | reg2reg | default |
[12/07 19:24:26    923s] +--------------------+---------+---------+---------+
[12/07 19:24:26    923s] |           WNS (ns):|  0.364  |  0.364  |  1.907  |
[12/07 19:24:26    923s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:24:26    923s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:24:26    923s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:24:26    923s] +--------------------+---------+---------+---------+
[12/07 19:24:26    923s] 
[12/07 19:24:26    923s] +--------------------+---------+---------+---------+
[12/07 19:24:26    923s] |     Hold mode      |   all   | reg2reg | default |
[12/07 19:24:26    923s] +--------------------+---------+---------+---------+
[12/07 19:24:26    923s] |           WNS (ns):|  0.001  |  0.052  |  0.001  |
[12/07 19:24:26    923s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[12/07 19:24:26    923s] |    Violating Paths:|    0    |    0    |    0    |
[12/07 19:24:26    923s] |          All Paths:|  1189   |  1165   |   24    |
[12/07 19:24:26    923s] +--------------------+---------+---------+---------+
[12/07 19:24:26    923s] 
[12/07 19:24:26    923s] +----------------+-------------------------------+------------------+
[12/07 19:24:26    923s] |                |              Real             |       Total      |
[12/07 19:24:26    923s] |    DRVs        +------------------+------------+------------------|
[12/07 19:24:26    923s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[12/07 19:24:26    923s] +----------------+------------------+------------+------------------+
[12/07 19:24:26    923s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:24:26    923s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[12/07 19:24:26    923s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:24:26    923s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[12/07 19:24:26    923s] +----------------+------------------+------------+------------------+
[12/07 19:24:26    923s] 
[12/07 19:24:26    924s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2702.1M, EPOCH TIME: 1701995066.495492
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] 
[12/07 19:24:26    924s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:24:26    924s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:2702.1M, EPOCH TIME: 1701995066.525440
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] 
[12/07 19:24:26    924s] Density: 70.270%
[12/07 19:24:26    924s] ------------------------------------------------------------------
[12/07 19:24:26    924s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2702.1M, EPOCH TIME: 1701995066.546966
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] 
[12/07 19:24:26    924s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:24:26    924s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2702.1M, EPOCH TIME: 1701995066.575880
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2702.1M, EPOCH TIME: 1701995066.597332
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] 
[12/07 19:24:26    924s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:24:26    924s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.029, MEM:2702.1M, EPOCH TIME: 1701995066.625921
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] *** Final Summary (holdfix) CPU=0:00:13.6, REAL=0:00:14.0, MEM=2702.1M
[12/07 19:24:26    924s] **opt_design ... cpu = 0:02:50, real = 0:02:55, mem = 2142.2M, totSessionCpu=0:15:24 **
[12/07 19:24:26    924s]  ReSet Options after AAE Based Opt flow 
[12/07 19:24:26    924s] *** Finished opt_design ***
[12/07 19:24:26    924s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:24:26    924s] UM:*                                       0.000 ns          0.364 ns  final
[12/07 19:24:26    924s] UM: Running design category ...
[12/07 19:24:26    924s] All LLGs are deleted
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2702.1M, EPOCH TIME: 1701995066.707000
[12/07 19:24:26    924s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2702.1M, EPOCH TIME: 1701995066.707168
[12/07 19:24:26    924s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2702.1M, EPOCH TIME: 1701995066.707859
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2702.1M, EPOCH TIME: 1701995066.709580
[12/07 19:24:26    924s] Max number of tech site patterns supported in site array is 256.
[12/07 19:24:26    924s] Core basic site is CoreSite
[12/07 19:24:26    924s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2702.1M, EPOCH TIME: 1701995066.730616
[12/07 19:24:26    924s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:24:26    924s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:24:26    924s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.005, MEM:2702.1M, EPOCH TIME: 1701995066.735859
[12/07 19:24:26    924s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:24:26    924s] SiteArray: use 1,642,496 bytes
[12/07 19:24:26    924s] SiteArray: current memory after site array memory allocation 2702.1M
[12/07 19:24:26    924s] SiteArray: FP blocked sites are writable
[12/07 19:24:26    924s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2702.1M, EPOCH TIME: 1701995066.741366
[12/07 19:24:26    924s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.040, REAL:0.028, MEM:2702.1M, EPOCH TIME: 1701995066.768882
[12/07 19:24:26    924s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:24:26    924s] Atter site array init, number of instance map data is 0.
[12/07 19:24:26    924s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.062, MEM:2702.1M, EPOCH TIME: 1701995066.771891
[12/07 19:24:26    924s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.065, MEM:2702.1M, EPOCH TIME: 1701995066.773303
[12/07 19:24:26    924s] All LLGs are deleted
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2702.1M, EPOCH TIME: 1701995066.783059
[12/07 19:24:26    924s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2702.1M, EPOCH TIME: 1701995066.783185
[12/07 19:24:26    924s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:26    924s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:27    924s] 
[12/07 19:24:27    924s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 19:24:27    924s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[12/07 19:24:27    924s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[12/07 19:24:27    924s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[12/07 19:24:27    924s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[12/07 19:24:27    924s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[12/07 19:24:27    924s] Summary for sequential cells identification: 
[12/07 19:24:27    924s]   Identified SBFF number: 104
[12/07 19:24:27    924s]   Identified MBFF number: 0
[12/07 19:24:27    924s]   Identified SB Latch number: 0
[12/07 19:24:27    924s]   Identified MB Latch number: 0
[12/07 19:24:27    924s]   Not identified SBFF number: 16
[12/07 19:24:27    924s]   Not identified MBFF number: 0
[12/07 19:24:27    924s]   Not identified SB Latch number: 0
[12/07 19:24:27    924s]   Not identified MB Latch number: 0
[12/07 19:24:27    924s]   Number of sequential cells which are not FFs: 32
[12/07 19:24:27    924s]  Visiting view : func_default
[12/07 19:24:27    924s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:24:27    924s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:24:27    924s]  Visiting view : func_default
[12/07 19:24:27    924s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = 0
[12/07 19:24:27    924s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[12/07 19:24:27    924s] TLC MultiMap info (StdDelay):
[12/07 19:24:27    924s]   : default_dc + default_libs + 1 + no RcCorner := 4.5ps
[12/07 19:24:27    924s]   : default_dc + default_libs + 1 + default_rc := 9.9ps
[12/07 19:24:27    924s]  Setting StdDelay to: 9.9ps
[12/07 19:24:27    924s] 
[12/07 19:24:27    924s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] 	Current design flip-flop statistics
[12/07 19:24:27    924s] 
[12/07 19:24:27    924s] Single-Bit FF Count          :         1198
[12/07 19:24:27    924s] Multi-Bit FF Count           :            0
[12/07 19:24:27    924s] Total Bit Count              :         1198
[12/07 19:24:27    924s] Total FF Count               :         1198
[12/07 19:24:27    924s] Bits Per Flop                :        1.000
[12/07 19:24:27    924s] Total Clock Pin Cap(FF)      :      352.216
[12/07 19:24:27    924s] Multibit Conversion Ratio(%) :         0.00
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s]             Multi-bit cell usage statistics
[12/07 19:24:27    924s] 
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] ============================================================
[12/07 19:24:27    924s] Sequential Multibit cells usage statistics
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] -FlipFlops             1198                    0        0.00                    1.00
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] 
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] Seq_Mbit libcell              Bitwidth        Count
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] Total 0
[12/07 19:24:27    924s] ============================================================
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] Category            Num of Insts Rejected     Reasons
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    924s] ------------------------------------------------------------
[12/07 19:24:27    925s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[12/07 19:24:27    925s] UM:         490.23            512          0.000 ns          0.364 ns  opt_design_postroute
[12/07 19:24:27    925s] Info: Destroy the CCOpt slew target map.
[12/07 19:24:27    925s] clean pInstBBox. size 0
[12/07 19:24:27    925s] All LLGs are deleted
[12/07 19:24:27    925s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:27    925s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:27    925s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2706.1M, EPOCH TIME: 1701995067.799009
[12/07 19:24:27    925s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2706.1M, EPOCH TIME: 1701995067.799124
[12/07 19:24:27    925s] Info: pop threads available for lower-level modules during optimization.
[12/07 19:24:27    925s] *** opt_design #3 [finish] : cpu/real = 0:02:51.5/0:02:56.6 (1.0), totSession cpu/real = 0:15:25.3/0:15:55.8 (1.0), mem = 2706.1M
[12/07 19:24:27    925s] 
[12/07 19:24:27    925s] =============================================================================================
[12/07 19:24:27    925s]  Final TAT Report : opt_design #3                                               21.18-s099_1
[12/07 19:24:27    925s] =============================================================================================
[12/07 19:24:27    925s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 19:24:27    925s] ---------------------------------------------------------------------------------------------
[12/07 19:24:27    925s] [ InitOpt                ]      1   0:00:11.4  (   6.4 % )     0:00:11.9 /  0:00:11.9    1.0
[12/07 19:24:27    925s] [ DrvOpt                 ]      1   0:00:02.4  (   1.3 % )     0:00:02.4 /  0:00:02.4    1.0
[12/07 19:24:27    925s] [ HoldOpt                ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 19:24:27    925s] [ ViewPruning            ]     22   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:24:27    925s] [ LayerAssignment        ]      2   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.5    1.0
[12/07 19:24:27    925s] [ BuildHoldData          ]      2   0:00:05.6  (   3.2 % )     0:00:32.1 /  0:00:31.8    1.0
[12/07 19:24:27    925s] [ OptSummaryReport       ]      6   0:00:03.6  (   2.0 % )     0:00:16.9 /  0:00:16.2    1.0
[12/07 19:24:27    925s] [ DrvReport              ]     10   0:00:04.5  (   2.6 % )     0:00:04.5 /  0:00:03.9    0.9
[12/07 19:24:27    925s] [ SlackTraversorInit     ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 19:24:27    925s] [ CellServerInit         ]      5   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 19:24:27    925s] [ LibAnalyzerInit        ]      2   0:00:01.1  (   0.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 19:24:27    925s] [ CheckPlace             ]      1   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 19:24:27    925s] [ RefinePlace            ]      1   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 19:24:27    925s] [ ClockDrv               ]      1   0:00:03.3  (   1.8 % )     0:00:03.3 /  0:00:03.2    1.0
[12/07 19:24:27    925s] [ EcoRoute               ]      1   0:00:19.2  (  10.9 % )     0:00:19.2 /  0:00:19.0    1.0
[12/07 19:24:27    925s] [ ExtractRC              ]      2   0:01:14.2  (  42.0 % )     0:01:14.2 /  0:01:10.1    0.9
[12/07 19:24:27    925s] [ TimingUpdate           ]     27   0:00:10.3  (   5.8 % )     0:00:46.5 /  0:00:46.3    1.0
[12/07 19:24:27    925s] [ FullDelayCalc          ]     11   0:00:35.9  (  20.3 % )     0:00:35.9 /  0:00:35.8    1.0
[12/07 19:24:27    925s] [ TimingReport           ]      8   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 19:24:27    925s] [ GenerateReports        ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[12/07 19:24:27    925s] [ MISC                   ]          0:00:01.7  (   1.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/07 19:24:27    925s] ---------------------------------------------------------------------------------------------
[12/07 19:24:27    925s]  opt_design #3 TOTAL                0:02:56.6  ( 100.0 % )     0:02:56.6 /  0:02:51.5    1.0
[12/07 19:24:27    925s] ---------------------------------------------------------------------------------------------
[12/07 19:24:27    925s] 
[12/07 19:24:27    925s] 
[12/07 19:24:27    925s] TimeStamp Deleting Cell Server Begin ...
[12/07 19:24:27    925s] 
[12/07 19:24:27    925s] TimeStamp Deleting Cell Server End ...
[12/07 19:24:27    925s] @file 123:
[12/07 19:24:27    925s] @file 124: #-----------------------------------------------------------------------
[12/07 19:24:27    925s] @file 125: ## Add filler cells
[12/07 19:24:27    925s] @file 126: #-----------------------------------------------------------------------
[12/07 19:24:27    925s] @@file 127: set_db add_fillers_cells {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
[12/07 19:24:27    925s] @@file 128: add_fillers
[12/07 19:24:27    925s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2706.1M, EPOCH TIME: 1701995067.805415
[12/07 19:24:27    925s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2706.1M, EPOCH TIME: 1701995067.806127
[12/07 19:24:27    925s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2706.1M, EPOCH TIME: 1701995067.806236
[12/07 19:24:27    925s] Processing tracks to init pin-track alignment.
[12/07 19:24:27    925s] z: 2, totalTracks: 1
[12/07 19:24:27    925s] z: 4, totalTracks: 1
[12/07 19:24:27    925s] z: 6, totalTracks: 1
[12/07 19:24:27    925s] z: 8, totalTracks: 1
[12/07 19:24:27    925s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 19:24:27    925s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[12/07 19:24:27    925s] Type 'man IMPSP-5217' for more detail.
[12/07 19:24:27    925s] All LLGs are deleted
[12/07 19:24:27    925s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:27    925s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:27    925s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2706.1M, EPOCH TIME: 1701995067.816426
[12/07 19:24:27    925s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2706.1M, EPOCH TIME: 1701995067.816560
[12/07 19:24:27    925s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2706.1M, EPOCH TIME: 1701995067.817577
[12/07 19:24:27    925s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:27    925s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:27    925s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2706.1M, EPOCH TIME: 1701995067.819194
[12/07 19:24:27    925s] Max number of tech site patterns supported in site array is 256.
[12/07 19:24:27    925s] Core basic site is CoreSite
[12/07 19:24:27    925s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2706.1M, EPOCH TIME: 1701995067.839884
[12/07 19:24:27    925s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 19:24:27    925s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 19:24:27    925s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.130, REAL:0.125, MEM:2706.1M, EPOCH TIME: 1701995067.965285
[12/07 19:24:27    925s] SiteArray: non-trimmed site array dimensions = 183 x 1571
[12/07 19:24:27    925s] SiteArray: use 1,642,496 bytes
[12/07 19:24:27    925s] SiteArray: current memory after site array memory allocation 2706.1M
[12/07 19:24:27    925s] SiteArray: FP blocked sites are writable
[12/07 19:24:27    925s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 19:24:27    925s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2706.1M, EPOCH TIME: 1701995067.971230
[12/07 19:24:28    925s] Process 483437 wires and vias for routing blockage and capacity analysis
[12/07 19:24:28    925s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.180, REAL:0.173, MEM:2706.1M, EPOCH TIME: 1701995068.143935
[12/07 19:24:28    925s] SiteArray: number of non floorplan blocked sites for llg default is 287493
[12/07 19:24:28    925s] Atter site array init, number of instance map data is 0.
[12/07 19:24:28    925s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.330, REAL:0.328, MEM:2706.1M, EPOCH TIME: 1701995068.146992
[12/07 19:24:28    925s] 
[12/07 19:24:28    925s]  Pre_CCE_Colorizing is not ON! (0:0:585:0)
[12/07 19:24:28    925s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.330, REAL:0.335, MEM:2706.1M, EPOCH TIME: 1701995068.152749
[12/07 19:24:28    925s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2706.1M, EPOCH TIME: 1701995068.152822
[12/07 19:24:28    925s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2706.1M, EPOCH TIME: 1701995068.153235
[12/07 19:24:28    925s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2706.1MB).
[12/07 19:24:28    925s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.350, REAL:0.350, MEM:2706.1M, EPOCH TIME: 1701995068.155934
[12/07 19:24:28    925s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.350, REAL:0.350, MEM:2706.1M, EPOCH TIME: 1701995068.155976
[12/07 19:24:28    925s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2706.1M, EPOCH TIME: 1701995068.156017
[12/07 19:24:28    925s]   Signal wire search tree: 462554 elements. (cpu=0:00:00.2, mem=0.0M)
[12/07 19:24:28    925s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.160, REAL:0.172, MEM:2706.1M, EPOCH TIME: 1701995068.328163
[12/07 19:24:28    925s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2706.1M, EPOCH TIME: 1701995068.373631
[12/07 19:24:28    925s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2706.1M, EPOCH TIME: 1701995068.373769
[12/07 19:24:28    925s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2706.1M, EPOCH TIME: 1701995068.375429
[12/07 19:24:28    925s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2706.1M, EPOCH TIME: 1701995068.375703
[12/07 19:24:28    925s] AddFiller init all instances time CPU:0.000, REAL:0.001
[12/07 19:24:29    927s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:24:29    927s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:24:29    927s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7f8d50a96620.
[12/07 19:24:29    927s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[12/07 19:24:29    927s] AddFiller main function time CPU:1.303, REAL:1.314
[12/07 19:24:29    927s] Filler instance commit time CPU:0.255, REAL:0.252
[12/07 19:24:29    927s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.320, REAL:1.316, MEM:2690.1M, EPOCH TIME: 1701995069.692044
[12/07 19:24:29    927s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:1.320, REAL:1.317, MEM:2690.1M, EPOCH TIME: 1701995069.692146
[12/07 19:24:29    927s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2690.1M, EPOCH TIME: 1701995069.692191
[12/07 19:24:29    927s] *INFO: Adding fillers to top-module.
[12/07 19:24:29    927s] *INFO:   Added 86 filler insts (cell FILL64 / prefix FILLER).
[12/07 19:24:29    927s] *INFO:   Added 119 filler insts (cell FILL32 / prefix FILLER).
[12/07 19:24:29    927s] *INFO:   Added 440 filler insts (cell FILL16 / prefix FILLER).
[12/07 19:24:29    927s] *INFO:   Added 1584 filler insts (cell FILL8 / prefix FILLER).
[12/07 19:24:29    927s] *INFO:   Added 4898 filler insts (cell FILL4 / prefix FILLER).
[12/07 19:24:29    927s] *INFO:   Added 12751 filler insts (cell FILL2 / prefix FILLER).
[12/07 19:24:29    927s] *INFO:   Added 11354 filler insts (cell FILL1 / prefix FILLER).
[12/07 19:24:29    927s] *INFO: Total 31232 filler insts added - prefix FILLER (CPU: 0:00:01.9).
[12/07 19:24:29    927s] For 31232 new insts, [12/07 19:24:29    927s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.020, REAL:0.024, MEM:2690.1M, EPOCH TIME: 1701995069.716478
[12/07 19:24:29    927s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:1.340, REAL:1.343, MEM:2690.1M, EPOCH TIME: 1701995069.716550
[12/07 19:24:29    927s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:1.340, REAL:1.343, MEM:2690.1M, EPOCH TIME: 1701995069.716592
[12/07 19:24:29    927s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2690.1M, EPOCH TIME: 1701995069.717525
[12/07 19:24:29    927s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:55022).
[12/07 19:24:29    927s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:29    927s] All LLGs are deleted
[12/07 19:24:29    927s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:29    927s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 19:24:29    927s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2690.1M, EPOCH TIME: 1701995069.818774
[12/07 19:24:29    927s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2688.6M, EPOCH TIME: 1701995069.819234
[12/07 19:24:29    927s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.110, REAL:0.104, MEM:2684.6M, EPOCH TIME: 1701995069.821659
[12/07 19:24:29    927s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.010, REAL:2.016, MEM:2684.6M, EPOCH TIME: 1701995069.821744
@file 129:
[12/07 19:24:29    927s] @file 130: #-----------------------------------------------------------------------
[12/07 19:24:29    927s] @file 131: ## Verification: physical, logical equivalent checking and timing
[12/07 19:24:29    927s] @file 132: #-----------------------------------------------------------------------
[12/07 19:24:29    927s] @file 133:
[12/07 19:24:29    927s] @file 134: # DRC and LVS
[12/07 19:24:29    927s] @@file 135: check_drc           -out_file reports/check_drc.rpt
[12/07 19:24:29    927s] #-check_same_via_cell true               # bool, default=false, user setting
[12/07 19:24:29    927s] #-report reports/check_drc.rpt           # string, default="", user setting
[12/07 19:24:29    927s]  *** Starting Verify DRC (MEM: 2684.6) ***
[12/07 19:24:29    927s] 
[12/07 19:24:29    927s] ### import design signature (90): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=740318757 inst_pattern=1 via=610195162 routing_via=995836026
[12/07 19:24:29    927s]   VERIFY DRC ...... Starting Verification
[12/07 19:24:29    927s]   VERIFY DRC ...... Initializing
[12/07 19:24:29    927s]   VERIFY DRC ...... Deleting Existing Violations
[12/07 19:24:29    927s]   VERIFY DRC ...... Creating Sub-Areas
[12/07 19:24:29    927s]   VERIFY DRC ...... Using new threading
[12/07 19:24:29    927s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 71.040 71.040} 1 of 25
[12/07 19:24:30    927s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/07 19:24:30    927s]   VERIFY DRC ...... Sub-Area: {71.040 0.000 142.080 71.040} 2 of 25
[12/07 19:24:30    928s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/07 19:24:30    928s]   VERIFY DRC ...... Sub-Area: {142.080 0.000 213.120 71.040} 3 of 25
[12/07 19:24:31    928s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/07 19:24:31    928s]   VERIFY DRC ...... Sub-Area: {213.120 0.000 284.160 71.040} 4 of 25
[12/07 19:24:31    929s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/07 19:24:31    929s]   VERIFY DRC ...... Sub-Area: {284.160 0.000 354.200 71.040} 5 of 25
[12/07 19:24:32    929s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/07 19:24:32    929s]   VERIFY DRC ...... Sub-Area: {0.000 71.040 71.040 142.080} 6 of 25
[12/07 19:24:32    930s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/07 19:24:32    930s]   VERIFY DRC ...... Sub-Area: {71.040 71.040 142.080 142.080} 7 of 25
[12/07 19:24:33    930s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/07 19:24:33    930s]   VERIFY DRC ...... Sub-Area: {142.080 71.040 213.120 142.080} 8 of 25
[12/07 19:24:33    931s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/07 19:24:33    931s]   VERIFY DRC ...... Sub-Area: {213.120 71.040 284.160 142.080} 9 of 25
[12/07 19:24:34    931s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/07 19:24:34    931s]   VERIFY DRC ...... Sub-Area: {284.160 71.040 354.200 142.080} 10 of 25
[12/07 19:24:34    932s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/07 19:24:34    932s]   VERIFY DRC ...... Sub-Area: {0.000 142.080 71.040 213.120} 11 of 25
[12/07 19:24:35    932s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/07 19:24:35    932s]   VERIFY DRC ...... Sub-Area: {71.040 142.080 142.080 213.120} 12 of 25
[12/07 19:24:36    933s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/07 19:24:36    933s]   VERIFY DRC ...... Sub-Area: {142.080 142.080 213.120 213.120} 13 of 25
[12/07 19:24:36    934s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/07 19:24:36    934s]   VERIFY DRC ...... Sub-Area: {213.120 142.080 284.160 213.120} 14 of 25
[12/07 19:24:37    934s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/07 19:24:37    934s]   VERIFY DRC ...... Sub-Area: {284.160 142.080 354.200 213.120} 15 of 25
[12/07 19:24:37    935s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/07 19:24:37    935s]   VERIFY DRC ...... Sub-Area: {0.000 213.120 71.040 284.160} 16 of 25
[12/07 19:24:38    935s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/07 19:24:38    935s]   VERIFY DRC ...... Sub-Area: {71.040 213.120 142.080 284.160} 17 of 25
[12/07 19:24:38    936s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/07 19:24:38    936s]   VERIFY DRC ...... Sub-Area: {142.080 213.120 213.120 284.160} 18 of 25
[12/07 19:24:39    937s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/07 19:24:39    937s]   VERIFY DRC ...... Sub-Area: {213.120 213.120 284.160 284.160} 19 of 25
[12/07 19:24:40    937s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/07 19:24:40    937s]   VERIFY DRC ...... Sub-Area: {284.160 213.120 354.200 284.160} 20 of 25
[12/07 19:24:40    938s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/07 19:24:40    938s]   VERIFY DRC ...... Sub-Area: {0.000 284.160 71.040 353.210} 21 of 25
[12/07 19:24:41    938s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/07 19:24:41    938s]   VERIFY DRC ...... Sub-Area: {71.040 284.160 142.080 353.210} 22 of 25
[12/07 19:24:41    938s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/07 19:24:41    938s]   VERIFY DRC ...... Sub-Area: {142.080 284.160 213.120 353.210} 23 of 25
[12/07 19:24:41    939s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/07 19:24:41    939s]   VERIFY DRC ...... Sub-Area: {213.120 284.160 284.160 353.210} 24 of 25
[12/07 19:24:42    939s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/07 19:24:42    939s]   VERIFY DRC ...... Sub-Area: {284.160 284.160 354.200 353.210} 25 of 25
[12/07 19:24:42    940s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/07 19:24:42    940s] 
[12/07 19:24:42    940s]   Verification Complete : 0 Viols.
[12/07 19:24:42    940s] 
[12/07 19:24:42    940s]  *** End Verify DRC (CPU: 0:00:12.7  ELAPSED TIME: 13.00  MEM: 264.1M) ***
[12/07 19:24:42    940s] 
[12/07 19:24:42    940s] @@file 136: check_connectivity  -out_file reports/check_connectivity.rpt
[12/07 19:24:42    940s] VERIFY_CONNECTIVITY use new engine.
[12/07 19:24:42    940s] 
[12/07 19:24:42    940s] ******** Start: VERIFY CONNECTIVITY ********
[12/07 19:24:42    940s] Start Time: Thu Dec  7 19:24:42 2023
[12/07 19:24:42    940s] 
[12/07 19:24:42    940s] Design Name: filter_top
[12/07 19:24:42    940s] Database Units: 2000
[12/07 19:24:42    940s] Design Boundary: (0.0000, 0.0000) (354.2000, 353.2100)
[12/07 19:24:42    940s] Error Limit = 1000; Warning Limit = 50
[12/07 19:24:42    940s] Check all nets
[12/07 19:24:42    940s] **** 19:24:42 **** Processed 5000 nets.
[12/07 19:24:43    940s] **** 19:24:43 **** Processed 10000 nets.
[12/07 19:24:43    940s] **** 19:24:43 **** Processed 15000 nets.
[12/07 19:24:43    940s] **** 19:24:43 **** Processed 20000 nets.
[12/07 19:24:43    940s] **** 19:24:43 **** Processed 25000 nets.
[12/07 19:24:43    940s] **** 19:24:43 **** Processed 30000 nets.
[12/07 19:24:44    941s] 
[12/07 19:24:44    941s] Begin Summary 
[12/07 19:24:44    941s]   Found no problems or warnings.
[12/07 19:24:44    941s] End Summary
[12/07 19:24:44    941s] 
[12/07 19:24:44    941s] End Time: Thu Dec  7 19:24:44 2023
[12/07 19:24:44    941s] Time Elapsed: 0:00:02.0
[12/07 19:24:44    941s] 
[12/07 19:24:44    941s] ******** End: VERIFY CONNECTIVITY ********
[12/07 19:24:44    941s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/07 19:24:44    941s]   (CPU Time: 0:00:01.5  MEM: 0.000M)
[12/07 19:24:44    941s] 
[12/07 19:24:44    941s] @file 137:
[12/07 19:24:44    941s] @file 138: #-----------------------------------------------------------------------
[12/07 19:24:44    941s] @file 139: ## Signoff extraction
[12/07 19:24:44    941s] @file 140: #-----------------------------------------------------------------------
[12/07 19:24:44    941s] @file 141: # Select QRC extraction to be in signoff mode
[12/07 19:24:44    941s] @@file 142: set_db extract_rc_engine post_route
[12/07 19:24:44    941s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_ClwF9j.rcdb.d': 32051 access done (mem: 2956.637M)
[12/07 19:24:44    941s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/07 19:24:44    941s] Type 'man IMPEXT-3493' for more detail.
[12/07 19:24:44    941s] @@file 143: set_db extract_rc_effort_level signoff
[12/07 19:24:44    941s] @@file 144: set_db extract_rc_coupled true
[12/07 19:24:44    941s] @@file 145: set_db extract_rc_lef_tech_file_map cds45.layermap
[12/07 19:24:44    941s] @file 146:
[12/07 19:24:44    941s] @@file 147: extract_rc
[12/07 19:24:44    941s] **WARN: (IMPEXT-1285):	The data for incremental IQuantus extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next IQuantus extraction run to be full chip.
[12/07 19:24:44    941s] Extraction called for design 'filter_top' of instances=55022 and nets=32215 using extraction engine 'post_route' at effort level 'signoff' .
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s]   Cadence Quantus Extraction - 64-bit Parasitic Extractor - Version
[12/07 19:24:45    942s] 22.1.1-p041 Mon Apr 17 07:53:34 PDT 2023
[12/07 19:24:45    942s] ---------------------------------------------------------------------------------------------------------------
[12/07 19:24:45    942s]                                   Copyright 2023 Cadence Design Systems,
[12/07 19:24:45    942s] Inc.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTQRCXLOG-128) : Quantus command line:
[12/07 19:24:45    942s]  Started at: 2023-Dec-07 19:24:45 (2023-Dec-08 00:24:45 GMT)
[12/07 19:24:45    942s]  Executable: /opt/cadence/QUANTUS221/tools.lnx86/extraction/bin/64bit/qrc
[12/07 19:24:45    942s]  Options:     -cmd
[12/07 19:24:45    942s] /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.cmd
[12/07 19:24:45    942s] /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.def.gz
[12/07 19:24:45    942s]  Current working directory: /home/ebapinis/ECE_574_Proj/layout
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTQRCXLOG-103) : The Command File Options for the current Quantus run are as follows:
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] extract \
[12/07 19:24:45    942s] 	 -selection "all" \
[12/07 19:24:45    942s] 	 -type "rc_coupled"
[12/07 19:24:45    942s] extraction_setup \
[12/07 19:24:45    942s] 	 -promote_pin_pad "LOGICAL" \
[12/07 19:24:45    942s] 	 -technology_layer_map \
[12/07 19:24:45    942s] 		"Poly  polycide  " \
[12/07 19:24:45    942s] 		"Cont  cont  " \
[12/07 19:24:45    942s] 		"Metal1  metal_1  " \
[12/07 19:24:45    942s] 		"Via1  via_1  " \
[12/07 19:24:45    942s] 		"Metal2  metal_2  " \
[12/07 19:24:45    942s] 		"Via2  via_2  " \
[12/07 19:24:45    942s] 		"Metal3  metal_3  " \
[12/07 19:24:45    942s] 		"Via3  via_3  " \
[12/07 19:24:45    942s] 		"Metal4  metal_4  " \
[12/07 19:24:45    942s] 		"Via4  via_4  " \
[12/07 19:24:45    942s] 		"Metal5  metal_5  " \
[12/07 19:24:45    942s] 		"Via5  via_5  " \
[12/07 19:24:45    942s] 		"Metal6  metal_6  " \
[12/07 19:24:45    942s] 		"Via6  via_6  " \
[12/07 19:24:45    942s] 		"Metal7  metal_7  " \
[12/07 19:24:45    942s] 		"Via7  via_7  " \
[12/07 19:24:45    942s] 		"Metal8  metal_8  " \
[12/07 19:24:45    942s] 		"Via8  via_8  " \
[12/07 19:24:45    942s] 		"Metal9  metal_9  " \
[12/07 19:24:45    942s] 		"Via9  via_9  " \
[12/07 19:24:45    942s] 		"Metal10  metal_10  " \
[12/07 19:24:45    942s] 		"Via10  via_10  " \
[12/07 19:24:45    942s] 		"Metal11  metal_11  "
[12/07 19:24:45    942s] filter_coupling_cap \
[12/07 19:24:45    942s] 	 -cap_filtering_mode "absolute_and_relative" \
[12/07 19:24:45    942s] 	 -coupling_cap_threshold_absolute 0.1 \
[12/07 19:24:45    942s] 	 -coupling_cap_threshold_relative 1.0 \
[12/07 19:24:45    942s] 	 -total_cap_threshold 0.0
[12/07 19:24:45    942s] input_db -type def \
[12/07 19:24:45    942s] 	 -lef_file_list_file "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.leflist"
[12/07 19:24:45    942s] log_file \
[12/07 19:24:45    942s] 	 -dump_options true \
[12/07 19:24:45    942s] 	 -file_name "qrc_31472_20231207_19:24:44.log"
[12/07 19:24:45    942s] output_db -type spef \
[12/07 19:24:45    942s] 	 -short_incomplete_net_pins true \
[12/07 19:24:45    942s] 	 -subtype "STANDARD"
[12/07 19:24:45    942s] output_setup \
[12/07 19:24:45    942s] 	 -compressed true \
[12/07 19:24:45    942s] 	 -directory_name "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV" \
[12/07 19:24:45    942s] 	 -file_name "filter_top" \
[12/07 19:24:45    942s] 	 -temporary_directory_name "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV"
[12/07 19:24:45    942s] process_technology \
[12/07 19:24:45    942s] 	 -technology_corner \
[12/07 19:24:45    942s] 		"default_rc" \
[12/07 19:24:45    942s] 	 -technology_library_file "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/_qrc_techlib.defs" \
[12/07 19:24:45    942s] 	 -technology_name "_qrc_tech_" \
[12/07 19:24:45    942s] 	 -temperature \
[12/07 19:24:45    942s] 		"125"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-102) : Starting at 2023-Dec-07 19:24:45 (2023-Dec-08 00:24:45 GMT) on host
[12/07 19:24:45    942s] arc-schaumont-class-vm with pid 5481.
[12/07 19:24:45    942s] Running binary as: 
[12/07 19:24:45    942s]  /opt/cadence/QUANTUS221/tools.lnx86/extraction/bin/64bit/qrc -cmd
[12/07 19:24:45    942s] /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.cmd
[12/07 19:24:45    942s] /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.def.gz
[12/07 19:24:45    942s]  
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-142) : Command line arguments:
[12/07 19:24:45    942s] "-cmd"
[12/07 19:24:45    942s] "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.cmd"
[12/07 19:24:45    942s] "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.def.gz"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -copy_port_to_obs = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file = "qrc_31472_20231207_19:24:44.log"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -message_config_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -max_error_messages = "100"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -max_warning_messages = "10"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -max_info_messages = "1000"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option process_technology -technology_name = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option EM_techname = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option process_technology -EM_WEE_clamping_factor = "0.7"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option input_db -libgen_library_name = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option oa_default_rule_name = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option graybox -type = "obs"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option graybox -use_macro_density = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option comp_prealloc = "0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option net_prealloc = "0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -directory_name =
[12/07 19:24:45    942s] "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -units = "micron"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option user_comment = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_cache_directory_name =
[12/07 19:24:45    942s] "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/.qrctemp"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option keep_temporary_files = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_density_tiles = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -file_name = "filter_top"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type spef -predefined_spef_cells_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option parasitic_reduction -enable_reduction = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option debug_log = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type spef -subtype = "generic"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type dspf -subtype = "none"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option netlist_output = "none"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type rcdb = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -hierarchy_delimiter = "/"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -busbit_delimiter = "[]"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -pin_delimiter = ":"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets_type = "no_pin one_pin
[12/07 19:24:45    942s] disconnected_pin multiple_partitions floating_resistors"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -layout_scale = "1.0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -file_max_size = "9223372036854775807"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -dump_options = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -output_incomplete_nets = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -output_unrouted_nets = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -escape_special_characters = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option parasitic_reduction -max_frequency = "1.0e+08"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -compressed = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option promote_instance_ports = "none"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option remove_floating_metals = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output setup   -max_message_in_shorts_file = "100"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option quickcap_file = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option ict_file = "process.ict"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option lefcap_output = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option lefres_output = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option kfactor_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option total_c_threshold = "0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option relative_c_threshold = "1"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option cap_mode = "default"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option parallel_options = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option load_optimized_views = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option metal_fill -enable_advanced_virtual_fill = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option metal_fill -type = "floating"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option vmf_rule_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_conn_to_bump = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -lic_queue = "0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -cerebrus_license_only = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -gds_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option density_check_method = "none"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option process_technology -technology_corner = "default_rc"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option process_technology -EM_technology_corner = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option process_technology -temperature = "125"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -enable_layer_bias = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -map_eeq_to_master = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -match_res_cap = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option coupling_c_threshold = "0.1"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type spef -use_name_map = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type spef -name_map_start_index = "0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option distributed_processing -timeout = "300"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option distributed_processing -num_of_trials = "0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type dspf -add_cap_prefix = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type oa = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option oa_analysis_point = "default"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -enable_sensitivity_extraction = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option report_details = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_x = "0.0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option input_db -type metal_fill -offset_y = "0.0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -ignore_pushdown_blockages = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -compress_temporary_files = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option strong_gray_debug = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -disable_instances = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -disable_subnodes = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -type coupling_cap_reports -dump_erosion_info = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_width_drawn = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_parameters_unscaled = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option enable_active_fill_via_processing = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -add_explicit_vias = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_cap_layers = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option capacitance -ground_net = "0"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_db -include_parasitic_res_temp_coeff = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -write_coupled_decoupled_files = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option capacitance_coupling = "default"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -gds_top_cell = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option input_db -directory_name = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option binary_input = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option binary_output = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -enable_ieee_sensitivity = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option input_db -bump_map_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -enable_bump_instance = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -enable_tsv_instance = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -enable_TSV_STA_Cc_model = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_bump_model = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option extraction_setup -stitch_tsv_model = "none"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option enable_eco_mode = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option eco_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option override_eco_reference = "true"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option analysis_mode = "timing"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option enable_ws_r_scaling = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option include_gate_forming_layers = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -strict_error_reporting = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -report_outside_die_area_object = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option report_outside_diearea_object_error_limit = "1"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option change_overhang_direction = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option ubump_subckt_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option tsv_subckt_file = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option output_setup -write_drc_violations = "false"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option log_file -max_drc_messages = "1000"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option LEF files =
[12/07 19:24:45    942s] "/opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef
[12/07 19:24:45    942s] /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option DEF files =
[12/07 19:24:45    942s] "/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.def.gz"
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option GDSII files = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option GDSII/RDL files = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option SPICE files = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option DENSITY cells = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option stitch bump cells = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option ignored macros = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-143) : Option black macros = ""
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-156) : Layer mappings from the command file.
[12/07 19:24:45    942s] Poly --> polycide
[12/07 19:24:45    942s] Cont --> cont
[12/07 19:24:45    942s] Metal1 --> metal_1
[12/07 19:24:45    942s] Via1 --> via_1
[12/07 19:24:45    942s] Metal2 --> metal_2
[12/07 19:24:45    942s] Via2 --> via_2
[12/07 19:24:45    942s] Metal3 --> metal_3
[12/07 19:24:45    942s] Via3 --> via_3
[12/07 19:24:45    942s] Metal4 --> metal_4
[12/07 19:24:45    942s] Via4 --> via_4
[12/07 19:24:45    942s] Metal5 --> metal_5
[12/07 19:24:45    942s] Via5 --> via_5
[12/07 19:24:45    942s] Metal6 --> metal_6
[12/07 19:24:45    942s] Via6 --> via_6
[12/07 19:24:45    942s] Metal7 --> metal_7
[12/07 19:24:45    942s] Via7 --> via_7
[12/07 19:24:45    942s] Metal8 --> metal_8
[12/07 19:24:45    942s] Via8 --> via_8
[12/07 19:24:45    942s] Metal9 --> metal_9
[12/07 19:24:45    942s] Via9 --> via_9
[12/07 19:24:45    942s] Metal10 --> metal_10
[12/07 19:24:45    942s] Via10 --> via_10
[12/07 19:24:45    942s] Metal11 --> metal_11
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-276) : Gds/Oasis Layer Map settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-548) : Gds/Oasis Fill layer Map settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-550) : Gds/Oasis Active Fill layer Map settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-562) : HPB layer settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-828) : Gds/Oasis InfoGds layer Map settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-623) : Background density layer mappings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-144) : There were no layer bias commands for R values.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-151) : Parameter name settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-260) : Layer cluster settings were not specified.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTHPY-253) : Extraction started at Thu Dec  7 19:24:45 2023.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTHPY-232) : Preprocessing stage started at Thu Dec  7 19:24:45 2023.
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] INFO (EXTGRMP-103) : Local job on arc-schaumont-class-vm obtained for resource 0 with 2 cores at
[12/07 19:24:45    942s] 2023-Dec-07 19:24:45 (2023-Dec-08 00:24:45 GMT); 
[12/07 19:24:45    942s] 
[12/07 19:24:45    942s] WARNING (EXTGRMP-103) : Maximum size of the process stack (stacksize) on host arc-schaumont-class-vm is 32505856 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[12/07 19:24:45    942s] 
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] INFO (EXTGRMP-338) : /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_tech.lef
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] WARNING (EXTGRMP-330) : LEF layer "PWdummy" is not mapped with any tech file layer. Ignoring its definition. 
[12/07 19:24:46    942s] An error will be issued if its definition is required.
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] WARNING (EXTGRMP-605) : Layer "PWdummy" will not be extracted and will be ignored.
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] WARNING (EXTGRMP-330) : LEF layer "Nwell" is not mapped with any tech file layer. Ignoring its definition. 
[12/07 19:24:46    942s] An error will be issued if its definition is required.
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] WARNING (EXTGRMP-605) : Layer "Nwell" will not be extracted and will be ignored.
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] WARNING (EXTGRMP-330) : LEF layer "Oxide" is not mapped with any tech file layer. Ignoring its definition. 
[12/07 19:24:46    942s] An error will be issued if its definition is required.
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] WARNING (EXTGRMP-605) : Layer "Oxide" will not be extracted and will be ignored.
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] WARNING (EXTGRMP-605) : Layer "Poly" will not be extracted and will be ignored.
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] INFO (EXTGRMP-338) : /opt/cadence/libraries/gsclib045_all_v4.7/gsclib045/lef/gsclib045_macro.lef
[12/07 19:24:46    942s] 
[12/07 19:24:46    942s] INFO (EXTGRMP-205) : Reading DEF file: /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.def.gz
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-195) : Reading VIAS section.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-195) : Reading COMPONENTS section.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    10%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    20%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    30%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    40%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    50%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    60%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    70%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    80%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-197) :    90%
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-195) : Reading PINS section.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-195) : Reading NETS section.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-195) : Reading SPECIALNETS section.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] WARNING (EXTGRMP-330) : LEF layer "Bondpad" is not mapped with any tech file layer. Ignoring its definition. 
[12/07 19:24:47    942s] An error will be issued if its definition is required.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] WARNING (EXTGRMP-184) : Gray-box mode -type lef_obstruction was selected for extraction, but 68 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
[12/07 19:24:47    942s]  ANTENNA CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
[12/07 19:24:47    942s] Check the library inputs and log files from library setup to determine whether there is a problem.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-292) : Checking Command/Tech/License Files.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-281) : Manufacturing Data Information :- 
[12/07 19:24:47    942s]   DEF/GDS/OASIS/LEF file 
[12/07 19:24:47    942s]     does NOT contain MetalFill data. 
[12/07 19:24:47    942s]   Techfile  
[12/07 19:24:47    942s]     does NOT contain WEE data.     
[12/07 19:24:47    942s]     does NOT contain Erosion data t=f( density ) 
[12/07 19:24:47    942s]     does NOT contain R(w) data.    
[12/07 19:24:47    942s]     does NOT contain R(w, s) data.  
[12/07 19:24:47    942s]     does NOT contain TC(w) data.    
[12/07 19:24:47    942s]     does NOT contain T/B enlargement data. 
[12/07 19:24:47    942s]     does     contain Floating Metal Fill models. 
[12/07 19:24:47    942s]     does NOT contain WBE data.
[12/07 19:24:47    942s] 
[12/07 19:24:47    942s] INFO (EXTGRMP-613) : Turbo Reduction is now turned on by default.
[12/07 19:24:48    942s] 
[12/07 19:24:48    942s] INFO (EXTGRMP-802) : Summary of license(s) checkout :
[12/07 19:24:48    942s] 	1 of QTS300, 1 of QTS310
[12/07 19:24:48    942s] 
[12/07 19:24:48    942s] INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
[12/07 19:24:48    942s]  MetalFill        : OFF 
[12/07 19:24:48    942s]  WEE Effects      : n/a 
[12/07 19:24:48    942s]  Erosion Effects  : n/a t=f(density) 
[12/07 19:24:48    942s]  T/B Enlargements : n/a 
[12/07 19:24:48    942s]  R(w) Effects     : n/a 
[12/07 19:24:48    942s]  R(w,s) Effects   : n/a 
[12/07 19:24:48    942s]  TC(w) Effects    : n/a 
[12/07 19:24:48    942s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[12/07 19:24:48    942s] 
[12/07 19:24:48    942s] INFO (EXTGRMP-207) : Reading DEF file completed successfully.
[12/07 19:24:48    942s] 
[12/07 19:24:48    942s] INFO (EXTGRMP-211) : Reading geometric data from DEF file:
[12/07 19:24:48    942s] /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/qrc.def.gz
[12/07 19:24:48    942s] 
[12/07 19:24:48    942s] INFO (EXTSNZ-156) :    1%
[12/07 19:24:48    942s] 
[12/07 19:24:48    942s] INFO (EXTSNZ-156) :    2%
[12/07 19:24:48    942s] 
[12/07 19:24:48    942s] INFO (EXTSNZ-156) :    3%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    4%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    5%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    6%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    7%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    8%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    9%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    10%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    11%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    12%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    13%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    14%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    15%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    16%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    17%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    18%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    19%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    20%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    21%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    22%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    23%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    24%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    25%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    26%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    27%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    28%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    29%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    30%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    31%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    32%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    33%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    34%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    35%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    36%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    37%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    38%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    39%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    40%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    41%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    42%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    43%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    44%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    45%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    46%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    47%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    48%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    49%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    50%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    51%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    52%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    53%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    54%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    55%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    56%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    57%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    58%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    59%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    60%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    61%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    62%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    63%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    64%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    65%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    66%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    67%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    68%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    69%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    70%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    71%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    72%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    73%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    74%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    75%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    76%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    77%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    78%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    79%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    80%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    81%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    82%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    83%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    84%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    85%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    86%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    87%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    88%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    89%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    90%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    91%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    92%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    93%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    94%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    95%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    96%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    97%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    98%
[12/07 19:24:49    942s] 
[12/07 19:24:49    942s] INFO (EXTSNZ-156) :    99%
[12/07 19:24:53    942s] 
[12/07 19:24:53    942s] INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-101) : Initializing gray data from all cell instances for capacitance extraction.
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-102) : Processing of gray data completed successfully.
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-156) : Gray pins that are touching or overlapping extracted nets will be treated as gray data during extraction.
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-233) : Preprocessing stage completed successfully at Thu Dec  7 19:24:54 2023 with 2 CPU(s).
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-247) : Preprocessing stage:
[12/07 19:24:54    942s]  Duration: 00:00:09, Max (Total) memory: 301 MB
[12/07 19:24:54    942s]  Max (CPU) memory: 249 MB, Max (CPU) time: 00:00:03
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-173) : Capacitance extraction started at Thu Dec  7 19:24:54 2023.
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-103) : Extracting capacitance values.
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-267) :  
[12/07 19:24:54    942s]  DESIGN                       : filter_top
[12/07 19:24:54    942s]  DEF/OA DIEAREA BBOX          : 0 0 708400 706420
[12/07 19:24:54    942s]  DEF/OA UNITS                 : 2000
[12/07 19:24:54    942s]  FINAL SCALE FACTOR           : 1
[12/07 19:24:54    942s]  
[12/07 19:24:54    942s]  ESTIMATED COMPRESSED DEF SIZE: 3596548
[12/07 19:24:54    942s]  TILE SIZE                    : 100x100 squm
[12/07 19:24:54    942s]  TILE COUNT                   : 16
[12/07 19:24:54    942s]  CLUSTER SIZE                 : 257
[12/07 19:24:54    942s]  CAPDB PARTITIONS             : 16
[12/07 19:24:54    942s] 
[12/07 19:24:54    942s] INFO (EXTHPY-104) :    0%
[12/07 19:24:56    942s] 
[12/07 19:24:56    942s] INFO (EXTHPY-104) :    14%
[12/07 19:24:58    942s] 
[12/07 19:24:58    942s] INFO (EXTHPY-104) :    29%
[12/07 19:25:01    942s] 
[12/07 19:25:01    942s] INFO (EXTHPY-104) :    43%
[12/07 19:25:03    942s] 
[12/07 19:25:03    942s] INFO (EXTHPY-104) :    57%
[12/07 19:25:04    942s] 
[12/07 19:25:04    942s] INFO (EXTHPY-104) :    71%
[12/07 19:25:04    942s] 
[12/07 19:25:04    942s] INFO (EXTHPY-104) :    86%
[12/07 19:25:05    942s] 
[12/07 19:25:05    942s] INFO (EXTHPY-104) :    100%
[12/07 19:25:06    942s] 
[12/07 19:25:06    942s] INFO (EXTHPY-174) : Capacitance extraction completed successfully at Thu Dec  7 19:25:06 2023 with 2 CPU(s).
[12/07 19:25:06    942s] 
[12/07 19:25:06    942s] INFO (EXTHPY-248) : Capacitance extraction:
[12/07 19:25:06    942s]  Duration: 00:00:12, Max (Total) memory: 466 MB
[12/07 19:25:06    942s]  Max (CPU) memory: 313 MB, Max (CPU) time: 00:00:12
[12/07 19:25:06    942s] 
[12/07 19:25:06    942s] INFO (EXTHPY-175) : Output generation started at Thu Dec  7 19:25:06 2023.
[12/07 19:25:06    942s] 
[12/07 19:25:06    942s] INFO (EXTSNZ-156) :    0%
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] WARNING (EXTGRMP-574) : There are 94 unrouted nets. 
[12/07 19:25:07    942s] Please check file *.incompletenets in your output directory for details.
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] INFO (EXTHPY-176) : Output generation completed successfully at Thu Dec  7 19:25:07 2023 with 2 CPU(s).
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] INFO (EXTHPY-249) : Output generation:
[12/07 19:25:07    942s]  Duration: 00:00:01, Max (Total) memory: 321 MB
[12/07 19:25:07    942s]  Max (CPU) memory: 313 MB, Max (CPU) time: 00:00:01
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] INFO (EXTHPY-143) : ---Summary of Stage Duration
[12/07 19:25:07    942s]  Preprocessing stage:
[12/07 19:25:07    942s]  Duration: 00:00:09, Max (Total) memory: 301 MB
[12/07 19:25:07    942s]  Max (CPU) memory: 249 MB, Max (CPU) time: 00:00:03
[12/07 19:25:07    942s]  Capacitance extraction:
[12/07 19:25:07    942s]  Duration: 00:00:12, Max (Total) memory: 466 MB
[12/07 19:25:07    942s]  Max (CPU) memory: 313 MB, Max (CPU) time: 00:00:12
[12/07 19:25:07    942s]  Output generation:
[12/07 19:25:07    942s]  Duration: 00:00:01, Max (Total) memory: 321 MB
[12/07 19:25:07    942s]  Max (CPU) memory: 313 MB, Max (CPU) time: 00:00:01
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter1: 1013
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter2: 1.3
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] INFO (EXTGRMP-103) : NOTE: Using advanced paramter3: YES
[12/07 19:25:07    942s] 
[12/07 19:25:07    942s] INFO (EXTHPY-254) : Extraction completed successfully at Thu Dec  7 19:25:07 2023.
[12/07 19:25:08    942s] 
[12/07 19:25:08    942s] Warning message summary: 
[12/07 19:25:08    942s] 
[12/07 19:25:08    942s] Message Code(ID)   Count     Message
[12/07 19:25:08    942s] =================|=========|=======================================================================================================================
[12/07 19:25:08    942s] EXTGRMP-103       1          Maximum size of the process stack (stacksize) on host arc-schaumont-class-vm is 32505856 bytes. Set it to a large value, preferably unlimited, to avoid any unexpected issues.
[12/07 19:25:08    942s] 
[12/07 19:25:08    942s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:25:08    942s] EXTGRMP-184       1          Gray-box mode -type lef_obstruction was selected for extraction, but 68 macro definitions did not include any obstruction data in LEF. The first 10 macros are:
[12/07 19:25:08    942s]  ANTENNA CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
[12/07 19:25:08    942s] Check the library inputs and log files from library setup to determine whether there is a problem.
[12/07 19:25:08    942s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:25:08    942s] EXTGRMP-330       4          LEF layer "PWdummy" is not mapped with any tech file layer. Ignoring its definition. 
[12/07 19:25:08    942s] An error will be issued if its definition is required.
[12/07 19:25:08    942s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:25:08    942s] EXTGRMP-414       1          No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.
[12/07 19:25:08    942s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:25:08    942s] EXTGRMP-574       1          There are 94 unrouted nets. 
[12/07 19:25:08    942s] Please check file *.incompletenets in your output directory for details.
[12/07 19:25:08    942s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:25:08    942s] EXTGRMP-605       4          Layer "PWdummy" will not be extracted and will be ignored.
[12/07 19:25:08    942s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:25:08    942s]  
[12/07 19:25:08    942s] 
[12/07 19:25:08    942s] TOTAL WARNINGS: 12 
[12/07 19:25:08    942s] TOTAL ERRORS: 0 
[12/07 19:25:08    942s] ---------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 19:25:08    942s] ----
[12/07 19:25:08    942s] 
[12/07 19:25:08    942s] Ending at 2023-Dec-07 19:25:08 (2023-Dec-08 00:25:08 GMT).
[12/07 19:25:08    942s] 
[12/07 19:25:08    942s]  Tool:                    Cadence Quantus Extraction 64-bit
[12/07 19:25:08    942s]  Version:                 22.1.1-p041 Mon Apr 17 07:53:34 PDT 2023
[12/07 19:25:08    942s]  IR Build No:             041 
[12/07 19:25:08    942s]  Techfile:               
[12/07 19:25:08    942s] /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/_qrc_techdir/default_rc/qrcTechFile
[12/07 19:25:08    942s] ; version: 8.1.1-p004 
[12/07 19:25:08    942s]  License(s) used:         1 of QTS300, 1 of QTS310 
[12/07 19:25:08    942s]  User Name:               ebapinis
[12/07 19:25:08    942s]  Host Name:               arc-schaumont-class-vm
[12/07 19:25:08    942s]  Host OS Release:         Linux 3.10.0-1160.99.1.el7.x86_64
[12/07 19:25:08    942s]  Host OS Version:         #1 SMP Thu Aug 10 10:46:21 EDT 2023
[12/07 19:25:08    942s]  CPU Model Name:          Intel Xeon Processor (Cascadelake)
[12/07 19:25:08    942s]  L1d Cache:               32K
[12/07 19:25:08    942s]  L1i Cache:               32K
[12/07 19:25:08    942s]  L2 Cache:                4096K
[12/07 19:25:08    942s]  L3 Cache:                16384K
[12/07 19:25:08    942s]  Memory:                  15 GB
[12/07 19:25:08    942s]  Run duration:            00:00:16 CPU time, 00:00:23 clock time
[12/07 19:25:08    942s]  Max (Total) memory used: 466 MB
[12/07 19:25:08    942s]  Max (CPU) memory used:   313 MB
[12/07 19:25:08    942s]  Max Temp-Directory used: 36 MB
[12/07 19:25:08    942s]  Nets/hour:               7211K nets/CPU-hr, 5016K nets/clock-hr
[12/07 19:25:08    942s]  Design data:
[12/07 19:25:08    942s]     Components:           55022
[12/07 19:25:08    942s]     Phy components:       31232
[12/07 19:25:08    942s]     Nets:                 32051
[12/07 19:25:08    942s]     Unconnected pins:     94
[12/07 19:25:08    942s]  Warning messages:        12
[12/07 19:25:08    942s]  Error messages:          0
[12/07 19:25:08    942s] 
[12/07 19:25:08    942s] Exit code 0.
[12/07 19:25:08    942s] Cadence Quantus Extraction completed successfully at 2023-Dec-07 19:25:08
[12/07 19:25:08    942s] (2023-Dec-08 00:25:08 GMT).
[12/07 19:25:10    967s] QRC-ILM-RC-DEFAULT: 'read_parasitics -starN -extended -rc_corner default_rc /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz'...
[12/07 19:25:10    967s] *** qrc completed. ***
[12/07 19:25:10    967s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2956.637M)
[12/07 19:25:10    967s] Following parasitics specified for RC corner default_rc:
[12/07 19:25:10    967s] 	/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz (spef)
[12/07 19:25:10    967s] 		Cell filter_top has spef /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz specified
[12/07 19:25:10    967s] spefIn Option :  /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz  -rc_corner default_rc -starN -extended 
[12/07 19:25:10    967s] Number of corners: 1
[12/07 19:25:10    967s] Number of parallel threads processing the nets is: 1
[12/07 19:25:10    967s] Maximum backlog used in parser: 50.
[12/07 19:25:10    967s] Start spef parsing (MEM=2938.91).
[12/07 19:25:10    967s] Reading multiple SPEF files in parallel.
[12/07 19:25:10    967s] RCDB /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_0hqkix.rcdb.d/filter_top.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 2946.9M)
[12/07 19:25:10    967s] Creating parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_0hqkix.rcdb.d/filter_top.rcdb.d' for storing RC.
[12/07 19:25:10    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 10 %
[12/07 19:25:10    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 20 %
[12/07 19:25:10    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 30 %
[12/07 19:25:10    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 40 %
[12/07 19:25:10    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 50 %
[12/07 19:25:11    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 60 %
[12/07 19:25:11    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 70 %
[12/07 19:25:11    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 80 %
[12/07 19:25:11    968s] Spef file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz' reading completed:: 90 %
[12/07 19:25:11    969s] SPEF file /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/tmp_qrc_miD0rV/filter_top.spef.gz.
[12/07 19:25:11    969s] Number of Resistors     : 152054
[12/07 19:25:11    969s] Number of Ground Caps   : 149258
[12/07 19:25:11    969s] Number of Coupling Caps : 30886
[12/07 19:25:11    969s] 
[12/07 19:25:11    969s] RCDB /tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_0hqkix.rcdb.d/filter_top.rcdb.d Creation Completed (CPU Time= 0:00:01.5  MEM= 2978.9M)
[12/07 19:25:11    969s] Spef for RC Corner 'default_rc' was previously specified. Dropping the previous specification.
[12/07 19:25:11    969s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_0hqkix.rcdb.d/filter_top.rcdb.d' for reading (mem: 2706.926M)
[12/07 19:25:11    969s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_0hqkix.rcdb.d/filter_top.rcdb.d': 0 access done (mem: 2706.926M)
[12/07 19:25:11    969s] End spef parsing (MEM=2706.93 CPU=0:00:01.6 REAL=0:00:01.0).
[12/07 19:25:11    969s] Cell filter_top, hinst 
[12/07 19:25:11    969s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2706.926M)
[12/07 19:25:11    969s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_OcMXrD.rcdb.d/filter_top.rcdb.d' for reading (mem: 2706.926M)
[12/07 19:25:11    969s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_OcMXrD.rcdb.d/filter_top.rcdb.d': 0 access done (mem: 2706.926M)
[12/07 19:25:11    969s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=2706.926M)
[12/07 19:25:11    969s] Done read_parasitics... (cpu: 0:00:02.1 real: 0:00:01.0 mem: 2706.926M)
[12/07 19:25:11    969s] @file 148:
[12/07 19:25:11    969s] @file 149: # Generate RC spefs  for WC_rc & BC_rc corners
[12/07 19:25:11    969s] @@file 150: write_parasitics -rc_corner default_rc -spef_file out/design_default_rc.spef
[12/07 19:25:11    969s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_OcMXrD.rcdb.d/filter_top.rcdb.d' for reading (mem: 2706.926M)
[12/07 19:25:11    969s] RC Out has the following PVT Info:
[12/07 19:25:11    969s]    RC:default_rc, Operating temperature 125 C
[12/07 19:25:11    969s] Dumping Spef file.....
[12/07 19:25:11    969s] Printing D_NET...
[12/07 19:25:11    969s] rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
[12/07 19:25:12    970s] RC Out from RCDB Completed (CPU Time= 0:00:01.0  MEM= 2716.9M)
[12/07 19:25:12    970s] Closing parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_OcMXrD.rcdb.d/filter_top.rcdb.d': 32051 access done (mem: 2716.926M)
[12/07 19:25:12    970s] @file 151:
[12/07 19:25:12    970s] @file 152: #-----------------------------------------------------------------------
[12/07 19:25:12    970s] @file 153: ## Saving verilog netlist, delays, constraints
[12/07 19:25:12    970s] @file 154: #-----------------------------------------------------------------------
[12/07 19:25:12    970s] @@file 155: write_netlist out/design.v
[12/07 19:25:12    970s] Writing Netlist "out/design.v" ...
[12/07 19:25:12    970s] @@file 156: write_sdf out/design.sdf
[12/07 19:25:12    970s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/07 19:25:12    970s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 19:25:12    970s] AAE_INFO: resetNetProps viewIdx 0 
[12/07 19:25:12    970s] Starting SI iteration 1 using Infinite Timing Windows
[12/07 19:25:12    970s] #################################################################################
[12/07 19:25:12    970s] # Design Stage: PostRoute
[12/07 19:25:12    970s] # Design Name: filter_top
[12/07 19:25:12    970s] # Design Mode: 45nm
[12/07 19:25:12    970s] # Analysis Mode: MMMC OCV 
[12/07 19:25:12    970s] # Parasitics Mode: SPEF/RCDB 
[12/07 19:25:12    970s] # Signoff Settings: SI On 
[12/07 19:25:12    970s] #################################################################################
[12/07 19:25:13    971s] Setting infinite Tws ...
[12/07 19:25:13    971s] AAE_INFO: 1 threads acquired from CTE.
[12/07 19:25:13    971s] First Iteration Infinite Tw... 
[12/07 19:25:13    971s] Topological Sorting (REAL = 0:00:00.0, MEM = 2714.9M, InitMEM = 2714.9M)
[12/07 19:25:13    971s] Start delay calculation (fullDC) (1 T). (MEM=2714.93)
[12/07 19:25:13    971s] End AAE Lib Interpolated Model. (MEM=2723.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:25:13    971s] Opening parasitic data file '/tmp/innovus_temp_31472_arc-schaumont-class-vm_ebapinis_EhuNvd/filter_top_31472_OcMXrD.rcdb.d/filter_top.rcdb.d' for reading (mem: 2723.137M)
[12/07 19:25:13    971s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2723.1M)
[12/07 19:25:20    978s] Total number of fetched objects 32145
[12/07 19:25:20    978s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:25:20    978s] AAE_INFO-618: Total number of nets in the design is 32215,  100.0 percent of the nets selected for SI analysis
[12/07 19:25:20    978s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 19:25:20    978s] End delay calculation. (MEM=2729.28 CPU=0:00:06.7 REAL=0:00:07.0)
[12/07 19:25:20    978s] End delay calculation (fullDC). (MEM=2729.28 CPU=0:00:07.1 REAL=0:00:07.0)
[12/07 19:25:20    978s] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 2729.3M) ***
[12/07 19:25:21    979s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2729.3M)
[12/07 19:25:21    979s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/07 19:25:21    979s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2729.3M)
[12/07 19:25:21    979s] Starting SI iteration 2
[12/07 19:25:21    979s] Start delay calculation (fullDC) (1 T). (MEM=2650.28)
[12/07 19:25:21    979s] End AAE Lib Interpolated Model. (MEM=2650.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 19:25:21    979s] Glitch Analysis: View func_default -- Total Number of Nets Skipped = 214. 
[12/07 19:25:21    979s] Glitch Analysis: View func_default -- Total Number of Nets Analyzed = 32145. 
[12/07 19:25:21    979s] Total number of fetched objects 32145
[12/07 19:25:21    979s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[12/07 19:25:21    979s] AAE_INFO-618: Total number of nets in the design is 32215,  0.6 percent of the nets selected for SI analysis
[12/07 19:25:21    979s] End delay calculation. (MEM=2692.96 CPU=0:00:00.3 REAL=0:00:00.0)
[12/07 19:25:21    979s] End delay calculation (fullDC). (MEM=2692.96 CPU=0:00:00.4 REAL=0:00:00.0)
[12/07 19:25:21    979s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2693.0M) ***
[12/07 19:25:22    980s] @@file 157: write_sdc out/design.sdc
[12/07 19:25:22    981s] @file 158:
[12/07 19:25:22    981s] @file 159: #-----------------------------------------------------------------------
[12/07 19:25:22    981s] @file 160: ## Save the design
[12/07 19:25:22    981s] @file 161: #-----------------------------------------------------------------------
[12/07 19:25:22    981s] @@file 162: write_db out/final_route.db
[12/07 19:25:22    981s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 19:25:22    981s] The in-memory database contained RC information but was not saved. To save 
[12/07 19:25:22    981s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[12/07 19:25:22    981s] so it should only be saved when it is really desired.
[12/07 19:25:22    981s] #% Begin save design ... (date=12/07 19:25:22, mem=2061.4M)
[12/07 19:25:23    981s] % Begin Save ccopt configuration ... (date=12/07 19:25:22, mem=2061.4M)
[12/07 19:25:23    981s] % End Save ccopt configuration ... (date=12/07 19:25:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2062.4M, current mem=2062.4M)
[12/07 19:25:23    981s] % Begin Save netlist data ... (date=12/07 19:25:23, mem=2062.4M)
[12/07 19:25:23    981s] Writing Binary DB to out/final_route.db/filter_top.v.bin in single-threaded mode...
[12/07 19:25:23    981s] % End Save netlist data ... (date=12/07 19:25:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2062.5M, current mem=2062.5M)
[12/07 19:25:23    981s] Saving symbol-table file ...
[12/07 19:25:23    981s] Saving congestion map file out/final_route.db/filter_top.route.congmap.gz ...
[12/07 19:25:23    981s] % Begin Save AAE data ... (date=12/07 19:25:23, mem=2062.6M)
[12/07 19:25:23    981s] Saving AAE Data ...
[12/07 19:25:23    981s] % End Save AAE data ... (date=12/07 19:25:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=2062.7M, current mem=2062.7M)
[12/07 19:25:23    981s] Saving preference file out/final_route.db/gui.pref.tcl ...
[12/07 19:25:24    981s] Saving mode setting ...
[12/07 19:25:24    981s] Saving root attributes to be loaded post write_db ...
[12/07 19:25:24    982s] Saving global file ...
[12/07 19:25:24    982s] Saving root attributes to be loaded previous write_db ...
[12/07 19:25:25    982s] % Begin Save floorplan data ... (date=12/07 19:25:25, mem=2092.0M)
[12/07 19:25:25    982s] Saving floorplan file ...
[12/07 19:25:25    982s] % End Save floorplan data ... (date=12/07 19:25:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2092.0M, current mem=2092.0M)
[12/07 19:25:25    982s] Saving PG file out/final_route.db/filter_top.pg.gz, version#2, (Created by Innovus v21.18-s099_1 on Thu Dec  7 19:25:25 2023)
[12/07 19:25:25    982s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2633.3M) ***
[12/07 19:25:25    982s] Saving Drc markers ...
[12/07 19:25:25    982s] ... No Drc file written since there is no markers found.
[12/07 19:25:25    982s] % Begin Save placement data ... (date=12/07 19:25:25, mem=2092.1M)
[12/07 19:25:25    982s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/07 19:25:25    983s] Save Adaptive View Pruning View Names to Binary file
[12/07 19:25:25    983s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2636.3M) ***
[12/07 19:25:25    983s] % End Save placement data ... (date=12/07 19:25:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2092.2M, current mem=2092.2M)
[12/07 19:25:25    983s] % Begin Save routing data ... (date=12/07 19:25:25, mem=2092.2M)
[12/07 19:25:25    983s] Saving route file ...
[12/07 19:25:26    983s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2633.3M) ***
[12/07 19:25:26    983s] % End Save routing data ... (date=12/07 19:25:26, total cpu=0:00:00.3, real=0:00:01.0, peak res=2092.2M, current mem=2092.2M)
[12/07 19:25:26    983s] Saving property file out/final_route.db/filter_top.prop
[12/07 19:25:26    983s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2636.3M) ***
[12/07 19:25:26    983s] #Saving pin access data to file out/final_route.db/filter_top.apa ...
[12/07 19:25:26    983s] #
[12/07 19:25:26    983s] Saving preRoute extracted patterns in file 'out/final_route.db/filter_top.techData.gz' ...
[12/07 19:25:26    983s] Saving preRoute extraction data in directory 'out/final_route.db/extraction/' ...
[12/07 19:25:26    983s] Checksum of RCGrid density data::132
[12/07 19:25:26    983s] % Begin Save power constraints data ... (date=12/07 19:25:26, mem=2095.0M)
[12/07 19:25:26    983s] % End Save power constraints data ... (date=12/07 19:25:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2095.1M, current mem=2095.1M)
[12/07 19:25:26    983s] Generated self-contained design final_route.db
[12/07 19:25:26    983s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 19:25:26    983s] #% End save design ... (date=12/07 19:25:26, total cpu=0:00:02.7, real=0:00:04.0, peak res=2096.5M, current mem=2096.5M)
[12/07 19:25:27    983s] *** Message Summary: 0 warning(s), 0 error(s)
[12/07 19:25:27    983s] 
[12/07 19:25:27    983s] @file 163:
[12/07 19:25:27    983s] @file 164: #--------------------------------
[12/07 19:25:27    983s] @file 165: # report core area
[12/07 19:25:27    983s] @file 166: #--------------------------------
[12/07 19:25:27    983s] @file 167:
[12/07 19:25:27    983s] @file 168: set xl [get_db current_design .core_bbox.ll.x]
[12/07 19:25:27    983s] @file 169: set xu [get_db current_design .core_bbox.ur.x]
[12/07 19:25:27    983s] @file 170: set yl [get_db current_design .core_bbox.ll.y]
[12/07 19:25:27    983s] @file 171: set yu [get_db current_design .core_bbox.ur.y]
[12/07 19:25:27    983s] @file 172:
[12/07 19:25:27    983s] @file 173: puts "FINAL DESIGN CORE AREA:"
[12/07 19:25:27    983s] FINAL DESIGN CORE AREA:
[12/07 19:25:27    983s] @file 174: puts [expr ($xu - $xl)*($yu - $yl)]
[12/07 19:25:27    983s] 98322.606
[12/07 19:25:27    983s] @file 175:
[12/07 19:25:27    983s] @file 176:
[12/07 19:25:27    983s] @file 177:
[12/07 19:25:27    983s] #@ End verbose source: run_innovus.tcl
[12/07 19:25:27    983s] @innovus 2> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[12/07 19:25:41    984s] Innovus terminated by user interrupt.
[12/07 19:25:41    984s] 
[12/07 19:25:41    984s] *** Summary of all messages that are not suppressed in this session:
[12/07 19:25:41    984s] Severity  ID               Count  Summary                                  
[12/07 19:25:41    984s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 19:25:41    984s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/07 19:25:41    984s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[12/07 19:25:41    984s] WARNING   IMPDBTCL-299         1  The attribute '%s' still works but will ...
[12/07 19:25:41    984s] WARNING   IMPEXT-1285          1  The data for incremental IQuantus extrac...
[12/07 19:25:41    984s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[12/07 19:25:41    984s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[12/07 19:25:41    984s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/07 19:25:41    984s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/07 19:25:41    984s] 
[12/07 19:25:41    984s] *** Memory Usage v#1 (Current mem = 2683.613M, initial mem = 487.109M) ***
[12/07 19:25:41    984s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[12/07 19:25:41    984s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[12/07 19:25:41    984s] WARNING   IMPOPT-7319          1  set_db delaycal_ignore_net_load true det...
[12/07 19:25:41    984s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[12/07 19:25:41    984s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[12/07 19:25:41    984s] WARNING   NRGR-22              1  Design is already detail routed.         
[12/07 19:25:41    984s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/07 19:25:41    984s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[12/07 19:25:41    984s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/07 19:25:41    984s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[12/07 19:25:41    984s] WARNING   SDF-808              1  The software is currently operating in a...
[12/07 19:25:41    984s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/07 19:25:41    984s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[12/07 19:25:41    984s] *** Message Summary: 45 warning(s), 2 error(s)
[12/07 19:25:41    984s] 
[12/07 19:25:41    984s] --- Ending "Innovus" (totcpu=0:16:24, real=0:17:11, mem=2683.6M) ---
