#--  Synopsys, Inc.
#--  Version Q-2020.03M-SP1
#--  Project file D:\820\igloo\soc\sdio25\synthesis\u8_syn.prj
#--  Written on Wed Aug  4 11:33:18 2021


#project files
add_file -include "D:/820/igloo/work/adc96.v"
add_file -include "D:/820/igloo/work/down_rom.v"
add_file -include "D:/820/igloo/work/down882.v"
add_file -include "D:/820/igloo/work/down441.v"
add_file -include "D:/820/igloo/work/dsd128filter.v"
add_file -include "D:/820/igloo/work/dsd128_rom.v"
add_file -verilog "D:/820/igloo/work/cordic.v"
add_file -verilog "D:/820/igloo/work/wavegen.v"
add_file -verilog "D:/820/igloo/work/GEN_DDS.v"
add_file -verilog "D:/820/igloo/work/sound.v"
add_file -verilog "D:/820/igloo/work/ram.v"
add_file -verilog "D:/820/igloo/work/crc7.v"
add_file -verilog "D:/820/igloo/work/bigfifo.v"
add_file -verilog "D:/820/igloo/work/sd.v"
add_file -verilog "D:/820/igloo/work/test.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/work/u8_sb/CCC_0/u8_sb_CCC_0_FCCC.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/work/u8_sb/FABOSC_0/u8_sb_FABOSC_0_OSC.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/work/u8_sb_HPMS/u8_sb_HPMS_syn.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/work/u8_sb_HPMS/u8_sb_HPMS.v"
add_file -verilog -lib COREAHBLITE_LIB "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavearbiter.v"
add_file -verilog -lib COREAHBLITE_LIB "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_slavestage.v"
add_file -verilog -lib COREAHBLITE_LIB "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_defaultslavesm.v"
add_file -verilog -lib COREAHBLITE_LIB "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_addrdec.v"
add_file -verilog -lib COREAHBLITE_LIB "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_masterstage.v"
add_file -verilog -lib COREAHBLITE_LIB "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite_matrix4x16.v"
add_file -verilog -lib COREAHBLITE_LIB "D:/820/igloo/soc/sdio25/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/work/u8_sb/u8_sb.v"
add_file -verilog "D:/820/igloo/soc/sdio25/component/work/u8/u8.v"
add_file -fpga_constraint "D:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology IGLOO2
set_option -part M2GL025
set_option -package VF400
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "u8"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -pack_uram_addr_reg 1

# Microchip IGLOO2
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./u8.edn"
impl -active "synthesis"
