# Reading C:/Users/KevPy/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do labfive_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/KevPy/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5 {C:/Users/KevPy/Desktop/ece385Repo/lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:48 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5" C:/Users/KevPy/Desktop/ece385Repo/lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:00:48 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5 {C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:48 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5" C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv 
# -- Compiling module adder_9bit
# -- Compiling module four_bit_ra
# -- Compiling module full_adder
# 
# Top level modules:
# 	adder_9bit
# End time: 15:00:48 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5 {C:/Users/KevPy/Desktop/ece385Repo/lab5/Registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:48 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5" C:/Users/KevPy/Desktop/ece385Repo/lab5/Registers.sv 
# -- Compiling module registerB
# -- Compiling module registerA
# 
# Top level modules:
# 	registerB
# 	registerA
# End time: 15:00:48 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5 {C:/Users/KevPy/Desktop/ece385Repo/lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:48 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5" C:/Users/KevPy/Desktop/ece385Repo/lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:00:48 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5 {C:/Users/KevPy/Desktop/ece385Repo/lab5/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:48 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5" C:/Users/KevPy/Desktop/ece385Repo/lab5/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 15:00:48 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5 {C:/Users/KevPy/Desktop/ece385Repo/lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:00:48 on Feb 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/KevPy/Desktop/ece385Repo/lab5" C:/Users/KevPy/Desktop/ece385Repo/lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:00:48 on Feb 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:00:48 on Feb 26,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.top_level
# Loading work.control
# Loading work.adder_9bit
# Loading work.four_bit_ra
# Loading work.full_adder
# Loading work.registerA
# Loading work.registerB
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(34).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/penis/adder9bit/FRA0 File: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv
# ** Warning: (vsim-3015) C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(24): [PCDPC] - Port size (4) does not match connection size (1) for port 'cout'. The port definition is at: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/penis/adder9bit/FRA0 File: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv
# ** Warning: (vsim-3015) C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(44): [PCDPC] - Port size (1) does not match connection size (4) for port 'cout'. The port definition is at: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/penis/adder9bit/FRA0/fa3 File: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv
# ** Warning: (vsim-3015) C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(25): [PCDPC] - Port size (4) does not match connection size (1) for port 'cout'. The port definition is at: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(36).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/penis/adder9bit/FRA1 File: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv
# ** Warning: (vsim-3015) C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(44): [PCDPC] - Port size (1) does not match connection size (4) for port 'cout'. The port definition is at: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv(55).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/penis/adder9bit/FRA1/fa3 File: C:/Users/KevPy/Desktop/ece385Repo/lab5/Multiplier.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/KevPy/Desktop/ece385Repo/lab5/control.sv(29): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/penis/control_unit
# ** Warning: (vsim-8315) C:/Users/KevPy/Desktop/ece385Repo/lab5/control.sv(29): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/penis/control_unit
# End time: 15:30:20 on Feb 26,2020, Elapsed time: 0:29:32
# Errors: 0, Warnings: 7
