{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Addressing View_ScaleFactor":"0.210171",
   "Addressing View_TopLeft":"-2641,-776",
   "Color Coded_ScaleFactor":"0.143021",
   "Color Coded_TopLeft":"-2643,-706",
   "Default View_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Default View_ScaleFactor":"1.11055",
   "Default View_TopLeft":"1940,-3792",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.140863",
   "Grouping and No Loops_TopLeft":"-2641,-696",
   "Interfaces View_Layers":"/dac_0_dac_rst:false|/mult_0_P:false|/dac_0_dac_clk:false|/pll_0_clk_out1:false|/pll_0_clk_out2:false|/rst_0_peripheral_aresetn:false|/pll_0_clk_out3:false|",
   "Interfaces View_ScaleFactor":"0.789513",
   "Interfaces View_TopLeft":"1479,37",
   "No Loops_ScaleFactor":"0.140158",
   "No Loops_TopLeft":"-2640,-671",
   "Reduced Jogs_Layers":"/dac_0_dac_rst:true|/mult_0_P:true|/dac_0_dac_clk:true|/pll_0_clk_out1:true|/pll_0_clk_out2:true|/rst_0_peripheral_aresetn:true|/pll_0_clk_out3:true|",
   "Reduced Jogs_ScaleFactor":"0.13946",
   "Reduced Jogs_TopLeft":"-2639,-660",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port Vp_Vn -pg 1 -lvl 0 -x -1270 -y 100 -defaultsOSRD
preplace port Vaux0 -pg 1 -lvl 0 -x -1270 -y 20 -defaultsOSRD
preplace port Vaux1 -pg 1 -lvl 0 -x -1270 -y 40 -defaultsOSRD
preplace port Vaux9 -pg 1 -lvl 0 -x -1270 -y 80 -defaultsOSRD
preplace port Vaux8 -pg 1 -lvl 0 -x -1270 -y 60 -defaultsOSRD
preplace port DDR -pg 1 -lvl 5 -x 3130 -y 160 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 3130 -y 180 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -1270 -y 450 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -1270 -y 430 -defaultsOSRD
preplace port adc_enc_p_o -pg 1 -lvl 5 -x 3130 -y 220 -defaultsOSRD
preplace port adc_enc_n_o -pg 1 -lvl 5 -x 3130 -y 200 -defaultsOSRD
preplace port adc_csn_o -pg 1 -lvl 5 -x 3130 -y 390 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 5 -x 3130 -y 40 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 5 -x 3130 -y 120 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 5 -x 3130 -y 140 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 5 -x 3130 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_i -pg 1 -lvl 0 -x -1270 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_i -pg 1 -lvl 0 -x -1270 -y 610 -defaultsOSRD
preplace portBus dac_dat_o -pg 1 -lvl 5 -x 3130 -y 100 -defaultsOSRD
preplace portBus dac_pwm_o -pg 1 -lvl 5 -x 3130 -y 240 -defaultsOSRD
preplace portBus exp_p_tri_io -pg 1 -lvl 5 -x 3130 -y 60 -defaultsOSRD
preplace portBus exp_n_tri_io -pg 1 -lvl 5 -x 3130 -y 260 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 5 -x 3130 -y 20 -defaultsOSRD
preplace inst Core -pg 1 -lvl 1 -x -960 -y 440 -defaultsOSRD
preplace inst Memory_IO -pg 1 -lvl 2 -x 220 -y 1720 -defaultsOSRD
preplace inst Reg_Brakeout -pg 1 -lvl 2 -x 220 -y -2382 -defaultsOSRD
preplace inst axis_red_pitaya_adc_0 -pg 1 -lvl 1 -x -960 -y 1060 -defaultsOSRD
preplace inst ch1_mem_fb_split -pg 1 -lvl 2 -x 220 -y -2760 -defaultsOSRD
preplace inst feedback_and_generation -pg 1 -lvl 3 -x 1224 -y -3012 -defaultsOSRD
preplace inst axis_red_pitaya_dac_0 -pg 1 -lvl 4 -x 2901 -y 730 -defaultsOSRD
preplace inst downsampling -pg 1 -lvl 3 -regml 5 -x 1224 -y -3602 -defaultsOSRD
preplace inst Core|rst_0 -pg 1 -lvl 1 -x -850 -y 690 -defaultsOSRD
preplace inst Core|pll_0 -pg 1 -lvl 1 -x -850 -y 880 -defaultsOSRD
preplace inst Core|ps_0 -pg 1 -lvl 1 -x -850 -y 460 -defaultsOSRD
preplace inst Core|ps_0_axi_periph -pg 1 -lvl 2 -x -480 -y 570 -defaultsOSRD
preplace inst downsampling|fir_compiler_0 -pg 1 -lvl 3 -x 1994 -y -3442 -defaultsOSRD
preplace inst downsampling|axis_combiner_1 -pg 1 -lvl 2 -x 1564 -y -3492 -defaultsOSRD
preplace inst downsampling|axis_combiner_2 -pg 1 -lvl 1 -x 1194 -y -3522 -defaultsOSRD
preplace netloc adc_clk_p_i_1 1 0 1 -1230J 450n
preplace netloc adc_clk_n_i_1 1 0 1 -1220J 430n
preplace netloc rst_0_peripheral_aresetn 1 1 2 -150 -2982 N
preplace netloc slice_0_dout 1 2 1 500J -3492n
preplace netloc slice_3_dout 1 1 2 -70 -2890 400
preplace netloc pll_0_clk_out1 1 0 4 -1200 1140 -110 -2920 560 400 2530
preplace netloc slice_1_dout 1 1 2 -90 -2910 410J
preplace netloc const_0_dout 1 0 3 -1200 -560 N -560 400
preplace netloc feedback_combined_0_trig_out 1 3 2 N -2992 3110
preplace netloc adc_dat_a_i_1 1 0 1 -1250J 630n
preplace netloc adc_dat_b_i_1 1 0 1 -1240J 610n
preplace netloc axis_red_pitaya_adc_0_adc_csn 1 1 4 -100 430 N 430 2540 390 N
preplace netloc Memory_IO_cfg_data 1 1 2 -60 -2900 420J
preplace netloc Reg_Brakeout_dout4 1 2 1 580J -2962n
preplace netloc axis_red_pitaya_dac_0_dac_dat 1 4 1 3100 100n
preplace netloc axis_red_pitaya_dac_0_dac_clk 1 4 1 3070 40n
preplace netloc axis_red_pitaya_dac_0_dac_rst 1 4 1 3090 120n
preplace netloc axis_red_pitaya_dac_0_dac_sel 1 4 1 3110 140n
preplace netloc axis_red_pitaya_dac_0_dac_wrt 1 4 1 3080 80n
preplace netloc Core_locked 1 1 3 NJ 730 NJ 730 2510
preplace netloc Core_clk_out2 1 1 3 NJ 870 NJ 870 2520
preplace netloc Core_clk_out3 1 1 3 NJ 890 NJ 890 2540
preplace netloc sts_data_1 1 1 2 -60 -2122 380J
preplace netloc Memory_IO_sts_data1 1 1 2 -60 -2132 390
preplace netloc input_select_1 1 2 1 590 -2942n
preplace netloc input_select1_1 1 2 1 620 -2882n
preplace netloc Reg_Brakeout_Dout9 1 2 1 610J -2902n
preplace netloc continuous_output_in_1 1 2 1 600J -2922n
preplace netloc displacement_int_ext_1 1 2 1 640 -2862n
preplace netloc polynomial_target_1 1 2 1 650 -2842n
preplace netloc velocity_int_ext_1 1 2 1 660 -2822n
preplace netloc input_select2_1 1 2 1 670 -2802n
preplace netloc Reg_Brakeout_Dout 1 2 1 630J -2782n
preplace netloc ps_0_FIXED_IO 1 1 4 -130 420 N 420 2520 180 N
preplace netloc ps_0_axi_periph_M01_AXI 1 1 1 -130 580n
preplace netloc conv_0_M_AXIS 1 1 3 -80 -3312 N -3312 2550
preplace netloc writer_0_M_AXI 1 0 3 -1210 1150 N 1150 380
preplace netloc axis_red_pitaya_adc_0_M_AXIS 1 1 1 -140 -2780n
preplace netloc ps_0_DDR 1 1 4 N 410 N 410 2510 160 N
preplace netloc feedback_and_generation_M01_AXIS 1 3 1 2550 -3012n
preplace netloc ps_0_axi_periph_M00_AXI 1 1 1 -120 560n
preplace netloc ch1_mem_fb_split_M02_AXIS 1 2 1 450J -3222n
preplace netloc S_AXIS_ADC2_1 1 2 1 460J -3202n
preplace netloc ch1_mem_fb_split_M04_AXIS 1 2 1 470J -3182n
preplace netloc ch1_mem_fb_split_M05_AXIS 1 2 1 480J -3162n
preplace netloc S_AXIS_CFG_1 1 2 1 490J -3142n
preplace netloc ch1_mem_fb_split_M00_AXIS 1 2 1 430 -3652n
preplace netloc ch1_mem_fb_split_M01_AXIS 1 2 1 440 -3632n
preplace netloc feedback_and_generation_M00_AXIS 1 2 2 660 -3302 2550
preplace netloc Reg_Brakeout_M_AXIS3 1 2 1 510 -3122n
preplace netloc S_AXIS_CFG2_1 1 2 1 540 -3102n
preplace netloc ch1_mem_fb_split_M07_AXIS 1 2 1 520 -3082n
preplace netloc ch1_mem_fb_split_M06_AXIS 1 2 1 530 -3062n
preplace netloc Reg_Brakeout_M_AXIS4 1 2 1 550 -3042n
preplace netloc S_AXIS_RNG2_1 1 2 1 570 -3022n
preplace netloc Core|pll_0_clk_out1 1 0 3 -1050 590 -650 710 NJ
preplace netloc Core|const_0_dout 1 0 1 N 670
preplace netloc Core|pll_0_locked 1 0 3 -1050 790 -630 730 NJ
preplace netloc Core|rst_0_peripheral_aresetn 1 1 2 -640 750 NJ
preplace netloc Core|adc_clk_p_i_1 1 0 1 -1050 860n
preplace netloc Core|adc_clk_n_i_1 1 0 1 N 880
preplace netloc Core|pll_0_clk_out2 1 1 2 N 870 NJ
preplace netloc Core|pll_0_clk_out3 1 1 2 N 890 NJ
preplace netloc Core|ps_0_FIXED_IO 1 1 2 N 430 NJ
preplace netloc Core|ps_0_M_AXI_GP0 1 1 1 N 490
preplace netloc Core|ps_0_axi_periph_M00_AXI 1 2 1 N 560
preplace netloc Core|writer_0_M_AXI 1 0 1 N 440
preplace netloc Core|ps_0_DDR 1 1 2 N 410 NJ
preplace netloc Core|ps_0_axi_periph_M01_AXI 1 2 1 N 580
preplace netloc downsampling|pll_0_clk_out1 1 0 3 1034J -3622 1354 -3392 N
preplace netloc downsampling|slice_0_dout 1 0 3 1024J -3432 1364 -3402 1764
preplace netloc downsampling|axis_combiner_1_M_AXIS 1 2 1 1764 -3522n
preplace netloc downsampling|Conn1 1 0 1 1024 -3652n
preplace netloc downsampling|Conn2 1 0 1 1014 -3632n
preplace netloc downsampling|axis_combiner_2_M_AXIS 1 1 1 N -3522
preplace netloc downsampling|Conn3 1 0 2 NJ -3612 1364
preplace netloc downsampling|fir_compiler_0_M_AXIS_DATA 1 3 2 NJ -3462 NJ
levelinfo -pg 1 -1270 -960 220 1224 2901 3130
levelinfo -hier Core * -850 -480 *
levelinfo -hier downsampling * 1194 1564 1994 2374 *
pagesize -pg 1 -db -bbox -sgen -1450 -4170 3300 3040
pagesize -hier Core -db -bbox -sgen -1080 330 -300 970
pagesize -hier downsampling -db -bbox -sgen 984 -3672 2424 -3332
"
}
{
   """""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"13",
   """"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""""":"10"
}
