@inproceedings{tang2012accurate,
  title={An accurate dynamic power model on FPGA routing resources},
  author={Tang, Xifan and Wang, Lingli and Xu, Hu},
  booktitle={2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology},
  pages={1--3},
  year={2012},
  organization={IEEE}
}

@inproceedings{tang2012effect,
  title={The effect of LUT size on nanometer FPGA architecture},
  author={Tang, Xifan and Wang, Lingli},
  booktitle={2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology},
  pages={1--4},
  year={2012},
  organization={IEEE}
}

@article{xu2013timing,
  title={Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise},
  author={Xu, Hu and Pavlidis, Vasilis F and Tang, Xifan and Burleson, Wayne and De Micheli, Giovanni},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={21},
  number={12},
  pages={2226--2239},
  year={2013},
  publisher={IEEE}
}

@article{rahimian2013enhanced,
  title={An Enhanced Design Methodology for Resonant Clock Trees},
  author={Rahimian, Somayyeh and Pavlidis, Vasilis F and Tang, Xifan and De Micheli, Giovanni},
  journal={Journal of Low Power Electronics},
  volume={9},
  number={2},
  pages={198--206},
  year={2013},
  publisher={American Scientific Publishers}
}

@article{zhang2014configurable,
  title={Configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire FETs},
  author={Zhang, Jian and Tang, Xifan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={61},
  number={10},
  pages={2851--2861},
  year={2014},
  publisher={IEEE}
}

@inproceedings{gaillardon2014novel,
  title={Novel configurable logic block architecture exploiting controllable-polarity transistors},
  author={Gaillardon, Pierre-Emmanuel and Tang, Xifan and De Micheli, Giovanni},
  booktitle={2014 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)},
  pages={1--3},
  year={2014},
  organization={IEEE}
}

@inproceedings{tang2014tspc,
  title={TSPC flip-flop circuit design with three-independent-gate silicon nanowire FETs},
  author={Tang, Xifan and Zhang, Jian and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={2014 IEEE International Symposium on Circuits and Systems (ISCAS)},
  pages={1660--1663},
  year={2014},
  organization={IEEE}
}

@inproceedings{tang2014pattern,
  title={Pattern-based FPGA logic block and clustering algorithm},
  author={Tang, Xifan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={2014 24th International Conference on Field Programmable Logic and Applications (FPL)},
  pages={1--4},
  year={2014},
  organization={IEEE}
}

@article{gaillardon2015novel,
  title={A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells},
  author={Gaillardon, Pierre-Emmanuel and Tang, Xiaoou and Kim, Gracia and De Micheli, Giovanni},
  journal={Transaction on Very Large Scale Integration},
  volume={23},
  number={10},
  pages={2187--2197},
  year={2015},
  publisher={IEEE}
}

@inproceedings{tang2014high,
  title={A high-performance low-power near-Vt RRAM-based FPGA},
  author={Tang, Xifan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={2014 International Conference on Field-Programmable Technology (FPT)},
  pages={207--214},
  year={2014},
  organization={IEEE}
}

@inproceedings{gallardon2015towards,
  title={Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion},
  author={Gallardon, Pierre-Emmanuel and Kim, Gain and Tang, Xifan and Amaru, Luca and De Micheli, Giovanni},
  booktitle={Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={262--262},
  year={2015}
}

@inproceedings{gaillardon2015ultra,
  title={A ultra-low-power FPGA based on monolithically integrated RRAMs},
  author={Gaillardon, Pierre-Emmanuel and Tang, Xifan and Sandrini, Jury and Thammasack, Maxime and Omam, Somayyeh Rahimian and Sacchetto, Davide and Leblebici, Yusuf and De Micheli, Giovanni},
  booktitle={2015 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={1203--1208},
  year={2015},
  organization={IEEE}
}

@incollection{tang2015low,
  title={Low Power FPGAs Based on Resistive Memories},
  author={Tang, Xifan and Omam, S Rahimian and Meinerzhagen, Pascal and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={Reconfigurable Logic: Architecture, Tools and Applications},
  number={EPFL-CHAPTER-206787},
  pages={399--432},
  year={2015},
  publisher={CRC Press}
}

@inproceedings{omam2015study,
  title={A study on buffer distribution for RRAM-based FPGA routing structures},
  author={Omam, Somayyeh Rahimian and Tang, Xifan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={2015 IEEE 6th Latin American Symposium on Circuits \& Systems (LASCAS)},
  pages={1--4},
  year={2015},
  organization={IEEE}
}

@inproceedings{tang2015accurate,
  title={Accurate power analysis for near-V t RRAM-based FPGA},
  author={Tang, Xifan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={2015 25th International Conference on Field Programmable Logic and Applications (FPL)},
  pages={1--4},
  year={2015},
  organization={IEEE}
}

@inproceedings{tang2015fpga,
  title={FPGA-SPICE: A simulation-based power estimation framework for FPGAs},
  author={Tang, Xifan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={2015 33rd IEEE International Conference on Computer Design (ICCD)},
  pages={696--703},
  year={2015},
  organization={IEEE}
}

@inproceedings{tang2016full,
  title={A Full-Capacity Local RoutingArchitecture for FPGAs},
  author={Tang, Xifan and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={281--281},
  year={2016}
}

@misc{gaillardon2016high,
  title={High-performance low-power near-Vt resistive memory-based FPGA},
  author={Gaillardon, Pierre-emmanuel and Tang, Xifan and De Micheli, Giovanni},
  year={2016},
  month=mar # "~1",
  note={US Patent 9,276,573}
}

@article{tang2016study,
  title={A study on the programming structures for RRAM-based FPGA architectures},
  author={Tang, Xifan and Kim, Gain and Gaillardon, Pierre-Emmanuel and De Micheli, Giovanni},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={63},
  number={4},
  pages={503--516},
  year={2016},
  publisher={IEEE}
}

@misc{tang2018pattern,
  title={Pattern-based fpga logic block and clustering algorithm},
  author={Tang, Xifan and Gaillardon, Pierre-emmanuel Julien Marc and De Micheli, Giovanni},
  year={2018},
  month=may # "~15",
  note={US Patent 9,971,862}
}

@article{tang2016high,
  title={A high-performance FPGA architecture using one-level RRAM-based multiplexers},
  author={Tang, Xifan and De Micheli, Giovanni and Gaillardon, Pierre-Emmanuel},
  journal={IEEE Transactions on Emerging Topics in Computing},
  volume={5},
  number={2},
  pages={210--222},
  year={2016},
  publisher={IEEE}
}

@article{tang2016circuit,
  title={Circuit designs of high-performance and low-power RRAM-based multiplexers based on 4T (ransistor) 1R (RAM) programming structure},
  author={Tang, Xifan and Giacomin, Edouard and De Micheli, Giovanni and Gaillardon, Pierre-Emmanuel},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume={64},
  number={5},
  pages={1173--1186},
  year={2016},
  selected={true},
  publisher={IEEE}
}

@inproceedings{tang2017physical,
  title={Physical Design Considerations of One-level RRAM-based Routing Multiplexers},
  author={Tang, Xifan and Giacomin, Edouard and De Micheli, Giovanni and Gaillardon, Pierre-Emmanuel},
  booktitle={2017 International Symposium on Physical Design (ISPD)},
  volume={2017},
  pages={47--54},
  year={2017},
  organization={ACM}
}

@inproceedings{tang2017optimization,
  title={Optimization opportunities in rram-based fpga architectures},
  author={Tang, Xifan and De Micheli, Giovanni and Gaillardon, Pierre-Emmanuel},
  booktitle={2017 IEEE 8th Latin American Symposium on Circuits \& Systems (LASCAS)},
  pages={1--4},
  year={2017},
  organization={IEEE}
}

@inproceedings{chu2017improving,
  title={Improving circuit mapping performance through mig-based synthesis for carry chains},
  author={Chu, Zhufei and Tang, Xifan and Soeken, Mathias and Petkovska, Ana and Zgheib, Grace and Amar{\`u}, Luca and Xia, Yinshui and Ienne, Paolo and De Micheli, Giovanni and Gaillardon, Pierre-Emmanuel},
  booktitle={Proceedings of the Great Lakes Symposium on VLSI 2017},
  pages={131--136},
  year={2017}
}

@phdthesis{tang2017circuit,
  title={Circuit Design, Architecture and CAD for RRAM-based FPGAs},
  author={Tang, Xifan},
  year={2017},
  selected={true},
  school={EPFL}
}

@article{gaillardon2016high,
  title={High-performance low-power near-Vt resistive memory-based FPGA},
  author={Gaillardon, Pierre-emmanuel and Tang, Xifan and De Micheli, Giovanni},
  year={2016}
}

@article{tang2018post,
  title={Post-P\&R performance and power analysis for RRAM-based FPGAs},
  author={Tang, Xifan and Giacomin, Edouard and De Micheli, Giovanni and Gaillardon, Pierre-Emmanuel},
  journal={IEEE Journal on Emerging and Selected Topics in Circuits and Systems},
  volume={8},
  number={3},
  pages={639--650},
  year={2018},
  publisher={IEEE}
}

@misc{gaillardon2019resistive,
  title={Resistive random access memory based multiplexers and field programmable gate arrays},
  author={Gaillardon, Pierre-Emanuel and Tang, Xifan and Kim, Gain and De Micheli, Giovanni and Giacomin, Edouard},
  year={2019},
  month=jul # "~9",
  note={US Patent 10,348,306}
}

@article{tang2018fpga,
  title={FPGA-SPICE: A simulation-based architecture evaluation framework for FPGAs},
  author={Tang, Xifan and Giacomin, Edouard and De Micheli, Giovanni and Gaillardon, Pierre-Emmanuel},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={27},
  number={3},
  pages={637--650},
  year={2018},
  publisher={IEEE}
}

@inproceedings{vieira2019product,
  title={A product engine for energy-efficient execution of binary neural networks using resistive memories},
  author={Vieira, Joao and Giacomin, Edouard and Qureshi, Yasir and Zapater, Marina and Tang, Xifan and Kvatinsky, Shahar and Atienza, David and Gaillardon, Pierre-Emmanuel},
  booktitle={2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC)},
  pages={160--165},
  year={2019},
  organization={IEEE}
}

@article{tangultra,
  title={Ultra-low-power RRAM-based FPGA: A Road towards Reconfigurable Edge Computing},
  author={Tang, Xifan and Giacomin, Edouard and Chetrit, Natan and Gaillardon, Pierre-Emmanuel}
}

@inproceedings{neto2019improving,
  title={Improving logic optimization in sequential circuits using majority-inverter graphs},
  author={Neto, Walter Lau and Tang, Xifan and Austin, Max and Amaru, Luca and Gaillardon, Pierre-Emmanuel},
  booktitle={2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)},
  pages={224--229},
  year={2019},
  organization={IEEE}
}

@article{tang2024openfpga,
  title={OpenFPGA Documentation},
  author={Tang, Xifan},
  year={2024}
}

@inproceedings{tang2019openfpga,
  title={OpenFPGA: An opensource framework enabling rapid prototyping of customizable FPGAs},
  author={Tang, Xifan and Giacomin, Edouard and Alacchi, Aur{\'e}lien and Chauviere, Baudouin and Gaillardon, Pierre-Emmanuel},
  booktitle={2019 29th International Conference on Field Programmable Logic and Applications (FPL)},
  pages={367--374},
  year={2019},
  organization={IEEE}
}

@inproceedings{neto2019lsoracle,
  title={LSOracle: A logic synthesis framework driven by artificial intelligence},
  author={Neto, Walter Lau and Austin, Max and Temple, Scott and Amaru, Luca and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)},
  pages={1--6},
  year={2019},
  organization={IEEE}
}

@inproceedings{tang2019study,
  title={A study on switch block patterns for tileable FPGA routing architectures},
  author={Tang, Xifan and Giacomin, Edouard and Alacchi, Aur{\'e}lien and Gaillardon, Pierre-Emmanuel},
  booktitle={2019 International Conference on Field-Programmable Technology (ICFPT)},
  pages={247--250},
  year={2019},
  organization={IEEE}
}

@article{tang2020openfpga,
  title={OpenFPGA: An open-source framework for agile prototyping customizable FPGAs},
  author={Tang, Xifan and Giacomin, Edouard and Chauviere, Baudouin and Alacchi, Aurelien and Gaillardon, Pierre-Emmanuel},
  journal={IEEE Micro},
  volume={40},
  number={4},
  pages={41--48},
  year={2020},
  selected={true},
  publisher={IEEE}
}

@inproceedings{austin2020scalable,
  title={A scalable mixed synthesis framework for heterogeneous networks},
  author={Austin, Max and Temple, Scott and Neto, Walter Lau and Amar{\`u}, Luca and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={2020 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={670--673},
  year={2020},
  organization={IEEE}
}

@inproceedings{tang2020rram,
  title={A RRAM-based FPGA for Energy-efficient Edge Computing},
  author={Tang, Xifan and Giacomin, Edouard and Cadareanu, Patsy and Gore, Ganesh and Gaillardon, Pierre-Emmanuel},
  booktitle={2020 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},
  pages={144--a},
  year={2020},
  organization={IEEE}
}

@inproceedings{vieira2020accelerating,
  title={Accelerating inference on binary neural networks with digital RRAM processing},
  author={Vieira, Jo{\~a}o and Giacomin, Edouard and Qureshi, Yasir and Zapater, Marina and Tang, Xifan and Kvatinsky, Shahar and Atienza, David and Gaillardon, Pierre-Emmanuel},
  booktitle={VLSI-SoC: New Technology Enabler: 27th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2019, Cusco, Peru, October 6--9, 2019, Revised and Extended Selected Papers 27},
  pages={257--278},
  year={2020},
  organization={Springer International Publishing}
}

@inproceedings{gore2021scalable,
  title={A scalable and robust hierarchical floorplanning to enable 24-hour prototyping for 100k-LUT FPGAs},
  author={Gore, Ganesh and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={Proceedings of the 2021 International Symposium on Physical Design},
  pages={135--142},
  year={2021}
}

@inproceedings{alacchi2021smart,
  title={Smart-redundancy: An alternative SEU/SET mitigation method for FPGAs},
  author={Alacchi, Aur{\'e}lien and Giacomin, Edouard and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={2021 IEEE International Symposium on Circuits and Systems (ISCAS)},
  pages={1--5},
  year={2021},
  organization={IEEE}
}

@inproceedings{temple2021lsoracle,
  title={Lsoracle: Using mixed logic synthesis in an open source asic design flow},
  author={Temple, Scott and Neto, Walter Lau and Austin, Max and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={Workshop on Open-Source EDA Technology},
  year={2021}
}

@inproceedings{tang2020openfpga,
  title={OpenFPGA: Towards automated prototyping for versatile fpgas},
  author={Tang, Xifan and Gore, Ganesh and Giacomin, Edouard and Alacchi, Aur{\'e}lien and Chauviere, Baudouin and Gaillardon, Pierre-Emmanuel},
  booktitle={Workshop on Open-Source EDA Technology},
  year={2020}
}

@inproceedings{tang2021taping,
  title={Taping out an fpga in 24 hours with openfpga: The sofa project},
  author={Tang, Xifan and Gore, Ganesh and Brown, Grant and Gaillardon, Pierre-Emmanuel},
  booktitle={2021 31st International Conference on Field-Programmable Logic and Applications (FPL)},
  pages={400--400},
  year={2021},
  organization={IEEE}
}

@inproceedings{bhandari2021exploring,
  title={Exploring eFPGA-based redaction for IP protection},
  author={Bhandari, Jitendra and Moosa, Abdul Khader Thalakkattu and Tan, Benjamin and Pilato, Christian and Gore, Ganesh and Tang, Xifan and Temple, Scott and Gaillardon, Pierre-Emmanuel and Karri, Ramesh},
  booktitle={2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)},
  pages={1--9},
  year={2021},
  organization={IEEE}
}

@article{bhandari2023not,
  title={Not all fabrics are created equal: Exploring eFPGA parameters for IP redaction},
  author={Bhandari, Jitendra and Moosa, Abdul Khader Thalakkattu and Tan, Benjamin and Pilato, Christian and Gore, Ganesh and Tang, Xifan and Temple, Scott and Gaillardon, Pierre-Emmanuel and Karri, Ramesh},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={31},
  number={10},
  pages={1459--1471},
  year={2023},
  publisher={IEEE}
}

@inproceedings{temple2021getting,
  title={Getting the Most out of your Circuits with Heterogeneous Logic Synthesis},
  author={Temple, Scott and Neto, Walter Lau and Snelgrove, Ashton and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={2021 58th ACM/IEEE Design Automation Conference (DAC)},
  pages={1331--1334},
  year={2021},
  organization={IEEE}
}

@inproceedings{tomajoli2022alice,
  title={ALICE: An automatic design flow for eFPGA redaction},
  author={Tomajoli, Chiara Muscari and Collini, Luca and Bhandari, Jitendra and Moosa, Abdul Khader Thalakkattu and Tan, Benjamin and Tang, Xifan and Gaillardon, Pierre-Emmanuel and Karri, Ramesh and Pilato, Christian},
  booktitle={Proceedings of the 59th ACM/IEEE Design Automation Conference},
  pages={781--786},
  year={2022}
}

@article{muscari2022alice,
  title={ALICE: An Automatic Design Flow for eFPGA Redaction},
  author={Muscari Tomajoli, Chiara and Collini, Luca and Bhandari, Jitendra and Khader Thalakkattu Moosa, Abdul and Tan, Benjamin and Tang, Xifan and Gaillardon, Pierre-Emmanuel and Karri, Ramesh and Pilato, Christian},
  journal={arXiv e-prints},
  pages={arXiv--2205},
  year={2022}
}

@incollection{julien2022innovative,
  title={Innovative Memory Architectures Using Functionality Enhanced Devices},
  author={Julien, Levisse Alexandre S{\'e}bastien and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  booktitle={Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von Neumann},
  pages={47--83},
  year={2022},
  publisher={Springer Nature Singapore Singapore}
}

@article{gore2023scalable,
  title={A scalable and area-efficient configuration circuitry for semi-custom FPGA design},
  author={Gore, Ganesh and Tang, Xifan and Gaillardon, Pierre-Emmanuel},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={31},
  number={8},
  pages={1128--1139},
  year={2023},
  publisher={IEEE}
}

@misc{gore2023hierarchical,
  title={Hierarchical floor-planning for rapid fpga prototyping},
  author={Gore, Ganesh and Tang, Xifan and Gaillardon, Pierre-emmanuel},
  year={2023},
  month=sep # "~21",
  note={US Patent App. 17/695,093}
}

@incollection{tu2024semi,
  title={Semi-custom EDA},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={85--109},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024high,
  title={High-level synthesis},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={113--134},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024area,
  title={Area Analysis},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={79--82},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024performance,
  title={Performance (Timing) Analysis},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={73--78},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024bitstream,
  title={Bitstream Configuration},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={207--221},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024device,
  title={Device (Chip Design) Modeling},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={25--47},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024physical,
  title={Physical Implementation},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={165--206},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024power,
  title={Power analysis},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={65--71},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024design,
  title={Design (Application Design) Modeling},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={49--61},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@incollection{tu2024logic,
  title={Logic synthesis},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  booktitle={FPGA EDA: Design Principles and Implementation},
  pages={135--164},
  year={2024},
  publisher={Springer Nature Singapore Singapore}
}

@article{tu2024fpga,
  title={FPGA EDA: Design Principles and Implementation},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei},
  year={2024},
  publisher={Springer}
}

@article{tufpga,
  title={FPGA EDA},
  author={Tu, Kaihui and Tang, Xifan and Yu, Cunxi and Josipovi{\'c}, Lana and Chu, Zhufei}
}

@inproceedings{mishra2023architectural,
  title={Architectural Exploration of Heterogeneous FPGAs for Performance Enhancement of ML Benchmarks},
  author={Mishra, Anubhav and Rao, Nanditha and Gore, Ganesh and Tang, Xifan},
  booktitle={2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)},
  pages={232--235},
  year={2023},
  organization={IEEE}
}

@incollection{tangultrafine,
  title={Ultrafine grain FPGAs with polarity controllable transistors},
  author={Tang, Xifan and Gaillardon, Pierre-Emmanuel and O'Connor, Ian and De Micheli, Giovanni}
}

@article{metzlersearch,
  title={Search using SolR syntax},
  author={Metzler, Carolina and Gaillardon, Pierre-Emmanuel and de Micheli, Giovanni and Silva-Cardenas, Carlos and Reis, Ricardo and Grosso, Michelangelo and Reorda, Matteo Sonza and Rinaudo, Salvatore and Oyeniran, Adeboye and Ubar, Raimund and others}
}

@article{metzlerrecherche,
  title={Recherche experte (SolR)},
  author={Metzler, Carolina and Gaillardon, Pierre-Emmanuel and de Micheli, Giovanni and Silva-Cardenas, Carlos and Reis, Ricardo and Grosso, Michelangelo and Reorda, Matteo Sonza and Rinaudo, Salvatore and Oyeniran, Adeboye and Ubar, Raimund and others}
}
