Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 19 12:23:39 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #1                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                           13.168 |                     0.793 |
| Logic Delay               | 0.098(10%)                | 3.077(24%)                                                                                                                                       | 0.096(13%)                |
| Net Delay                 | 0.969(90%)                | 10.091(76%)                                                                                                                                      | 0.697(87%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                           -0.298 |                    -0.738 |
| Slack                     |                       inf |                                                                                                                                           -9.902 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 11% x 8%                                                                                                                                         | 1% x 3%                   |
| Clock Region Distance     | (1, 0)                    | (1, 2)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              105 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         1 |                                                                                                                                                1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                            | sr_1[1039]/C              |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[1039]/D                                                                                                                                     | delay_block[0][1039]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #2                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                           13.347 |                     0.727 |
| Logic Delay               | 0.098(10%)                | 3.271(25%)                                                                                                                                       | 0.094(13%)                |
| Net Delay                 | 0.969(90%)                | 10.076(75%)                                                                                                                                      | 0.633(87%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                           -0.117 |                    -0.977 |
| Slack                     |                       inf |                                                                                                                                           -9.900 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 11% x 8%                                                                                                                                         | 1% x 2%                   |
| Clock Region Distance     | (1, 0)                    | (1, 2)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              108 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         1 |                                                                                                                                                4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                            | sr_1[1126]/C              |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[1126]/D                                                                                                                                     | delay_block[0][1126]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #3                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                      13.304 |                     0.879 |
| Logic Delay               | 0.098(10%)                | 3.006(23%)                                                                                                                                  | 0.096(11%)                |
| Net Delay                 | 0.969(90%)                | 10.298(77%)                                                                                                                                 | 0.783(89%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                      -0.154 |                    -0.757 |
| Slack                     |                       inf |                                                                                                                                      -9.894 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 10% x 9%                                                                                                                                    | 2% x 2%                   |
| Clock Region Distance     | (1, 0)                    | (0, 2)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         103 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         1 |                                                                                                                                           3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                       | sr_1[439]/C               |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[439]/D                                                                                                                                 | delay_block[0][439]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #4                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                           13.395 |                     0.899 |
| Logic Delay               | 0.098(10%)                | 3.068(23%)                                                                                                                                       | 0.096(11%)                |
| Net Delay                 | 0.969(90%)                | 10.327(77%)                                                                                                                                      | 0.803(89%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                           -0.062 |                    -0.839 |
| Slack                     |                       inf |                                                                                                                                           -9.893 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 13% x 9%                                                                                                                                         | 6% x 3%                   |
| Clock Region Distance     | (1, 0)                    | (0, 2)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              105 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT4 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         1 |                                                                                                                                                3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                            | sr_1[569]/C               |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[569]/D                                                                                                                                      | delay_block[0][569]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #5                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                      13.112 |                     0.665 |
| Logic Delay               | 0.098(10%)                | 3.230(25%)                                                                                                                                  | 0.096(15%)                |
| Net Delay                 | 0.969(90%)                | 9.882(75%)                                                                                                                                  | 0.569(85%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                      -0.339 |                    -0.698 |
| Slack                     |                       inf |                                                                                                                                      -9.887 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 11% x 10%                                                                                                                                   | 1% x 1%                   |
| Clock Region Distance     | (1, 0)                    | (1, 2)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         105 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         1 |                                                                                                                                           1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                       | sr_1[769]/C               |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[769]/D                                                                                                                                 | delay_block[0][769]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                      Path #6                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                           13.235 |                     1.017 |
| Logic Delay               | 0.098(10%)                | 3.271(25%)                                                                                                                                       | 0.095(10%)                |
| Net Delay                 | 0.969(90%)                | 9.964(75%)                                                                                                                                       | 0.922(90%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                           -0.200 |                    -0.883 |
| Slack                     |                       inf |                                                                                                                                           -9.871 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 11% x 8%                                                                                                                                         | 3% x 2%                   |
| Clock Region Distance     | (1, 0)                    | (1, 2)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              108 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         1 |                                                                                                                                                4 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                            | sr_1[1136]/C              |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[1136]/D                                                                                                                                     | delay_block[0][1136]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #7                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                      13.366 |                     0.748 |
| Logic Delay               | 0.098(10%)                | 3.080(24%)                                                                                                                                  | 0.097(13%)                |
| Net Delay                 | 0.969(90%)                | 10.286(76%)                                                                                                                                 | 0.651(87%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                      -0.067 |                    -0.842 |
| Slack                     |                       inf |                                                                                                                                      -9.869 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 13% x 9%                                                                                                                                    | 2% x 1%                   |
| Clock Region Distance     | (1, 0)                    | (0, 2)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         102 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         1 |                                                                                                                                           3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                       | sr_1[469]/C               |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[469]/D                                                                                                                                 | delay_block[0][469]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |       WorstPath to Src       |                                                                      Path #8                                                                     |     WorstPath from Dst    |
+---------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                        0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                        0.438 |                                                                                                                                           13.289 |                     0.463 |
| Logic Delay               | 0.099(23%)                   | 3.429(26%)                                                                                                                                       | 0.097(21%)                |
| Net Delay                 | 0.339(77%)                   | 9.860(74%)                                                                                                                                       | 0.366(79%)                |
| Clock Skew                |                       -0.486 |                                                                                                                                           -0.142 |                    -0.705 |
| Slack                     |                          inf |                                                                                                                                           -9.868 |                       inf |
| Timing Exception          | Asynchronous Clock Groups    |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                      | 19% x 7%                                                                                                                                         | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                       | (0, 0)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                            3 |                                                                                                                                               99 |                         1 |
| Fixed Loc                 |                            0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                            0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                            0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                            0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock      | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                            0 |                                                                                                                                               27 |                         0 |
| Routes                    |                            1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                    | FDRE LUT4 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper                  | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                          | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                         | None                                                                                                                                             | None                      |
| BRAM                      | None                         | None                                                                                                                                             | None                      |
| IO Crossings              |                            0 |                                                                                                                                                3 |                         0 |
| SLR Crossings             |                            0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                            0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                            3 |                                                                                                                                               38 |                         1 |
| Dont Touch                |                            0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                            0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                       | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                       | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1161]/C      | sr_p.sr_1_1160_rep2_rep_37/C                                                                                                                     | sr_1[1133]/C              |
| End Point Pin             | sr_p.sr_1_1160_rep2_rep_37/D | sr_1[1133]/D                                                                                                                                     | delay_block[0][1133]/D    |
+---------------------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #9                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     0.450 |                                                                                                                                      13.587 |                     1.954 |
| Logic Delay               | 0.093(21%)                | 3.269(25%)                                                                                                                                  | 0.095(5%)                 |
| Net Delay                 | 0.357(79%)                | 10.318(75%)                                                                                                                                 | 1.859(95%)                |
| Clock Skew                |                    -0.468 |                                                                                                                                       0.158 |                    -0.865 |
| Slack                     |                       inf |                                                                                                                                      -9.865 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 12% x 6%                                                                                                                                    | 3% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                         142 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                           4 |                         3 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                          58 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1211]/C   | sr_p.sr_1[1210]/C                                                                                                                           | sr_1[447]/C               |
| End Point Pin             | sr_p.sr_1[1210]/D         | sr_1[447]/D                                                                                                                                 | delay_block[0][447]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                     Path #10                                                                     |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     1.067 |                                                                                                                                           13.406 |                     0.541 |
| Logic Delay               | 0.098(10%)                | 3.353(26%)                                                                                                                                       | 0.096(18%)                |
| Net Delay                 | 0.969(90%)                | 10.053(74%)                                                                                                                                      | 0.445(82%)                |
| Clock Skew                |                    -0.294 |                                                                                                                                           -0.022 |                    -0.893 |
| Slack                     |                       inf |                                                                                                                                           -9.864 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 0%                   | 17% x 9%                                                                                                                                         | 0% x 2%                   |
| Clock Region Distance     | (1, 0)                    | (0, 2)                                                                                                                                           | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                              105 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                               27 |                         0 |
| Routes                    |                         1 |                                                                                                                                               27 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                             | None                      |
| IO Crossings              |                         1 |                                                                                                                                                3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                               27 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[551]/C    | sr_p.sr_1_fast[550]/C                                                                                                                            | sr_1[159]/C               |
| End Point Pin             | sr_p.sr_1_fast[550]/D     | sr_1[159]/D                                                                                                                                      | delay_block[0][159]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+
| End Point Clock | Requirement | 19 | 20 | 21 | 22 | 23 |  24 |  25 |  26 |  27 | 28 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+
| clk             | 3.572ns     |  6 |  6 |  3 |  3 | 52 | 107 | 248 | 391 | 172 | 12 |
+-----------------+-------------+----+----+----+----+----+-----+-----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |                                     Module                                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |                                                                        wrapper | 0.70 |           4.55 |           33826 | 0(0.0%) |  78(0.3%) | 1280(4.6%) | 2874(10.2%) | 10469(37.2%) | 13406(47.7%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I128_O128_D000_BITONIC_TOPVHDL_PT1BIT-freq280x400retfan10000_rev_1 | 0.78 |           4.97 |           27679 | 0(0.0%) |  76(0.3%) | 1280(4.6%) |  2448(8.8%) | 10469(37.8%) | 13406(48.4%) |          0 |   0 |    0 |    0 |    0 |
|  lsfr_1          |                                                                           lfsr | 0.00 |           2.13 |            1282 | 0(0.0%) | 1(100.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                                        reducer |   -^ |           1.00 |            2135 | 0(0.0%) |   1(0.2%) |    0(0.0%) |  426(99.8%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                                           shift_reg_tap_1280_1 |   -^ |           7.18 |            1447 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                                           shift_reg_tap_4096_1 |   -^ |           1.00 |            1280 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |                Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       125% | (CLEL_R_X79Y360,CLEM_X83Y367) | dut_inst/sorter_inst(88%),dut_inst(11%) |            0% |       5.30273 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       114% | (CLEL_R_X79Y352,CLEM_X83Y359) | dut_inst/sorter_inst(88%),wrapper(6%)   |            0% |       5.18164 | 98%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                4 |       120% | (CLEM_X63Y373,CLEM_X70Y388)   | dut_inst/sorter_inst(94%)               |            0% |       5.32747 | 99%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      |                3 |       107% | (CLEM_X63Y384,CLEL_R_X66Y391) | dut_inst/sorter_inst(96%)               |            0% |       5.39509 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |                     Cell Names                     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                6 |           1.109% | (CLEM_X52Y340,CLEM_X83Y403)     | dut_inst/sorter_inst(88%)                          |            0% |       3.31234 | 62%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.350% | (CLEL_R_X74Y316,CLEM_X81Y371)   | dut_inst/sorter_inst(81%),wrapper(13%)             |            0% |       4.59178 | 85%          | 0%         |   5% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.606% | (CLEM_X60Y344,CLEM_X83Y383)     | dut_inst/sorter_inst(89%)                          |            0% |       4.75656 | 89%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.816% | (CLEM_X59Y356,CLEM_X90Y403)     | dut_inst/sorter_inst(90%),dut_inst(6%)             |            0% |       3.51387 | 66%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.450% | (CLEM_X64Y350,CLEL_R_X79Y381)   | dut_inst/sorter_inst(92%),dut_inst(6%)             |            0% |        5.1489 | 96%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                4 |           0.192% | (CLEM_X75Y328,CLEM_X82Y359)     | dut_inst/sorter_inst(77%),wrapper(18%)             |            0% |       4.42685 | 83%          | 0%         |   8% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                3 |           0.080% | (CLEL_R_X72Y348,CLEL_R_X79Y355) | dut_inst/sorter_inst(86%),wrapper(7%),dut_inst(6%) |            0% |       5.28281 | 99%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.229% | (NULL_X393Y369,CLEM_X82Y371)    | dut_inst/sorter_inst(92%),dut_inst(7%)             |            0% |       5.29189 | 99%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.607% | (CLEL_R_X53Y330,CLEM_X84Y425)   | dut_inst/sorter_inst(84%),wrapper(9%)              |            0% |       3.09455 | 58%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.740% | (CLEM_X73Y308,CLEM_X88Y379)     | dut_inst/sorter_inst(77%),wrapper(17%)             |            0% |       3.05713 | 57%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.296% | (CLEL_R_X53Y333,CLEM_X84Y396)   | dut_inst/sorter_inst(85%),wrapper(8%)              |            0% |       3.46817 | 65%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.340% | (CLEM_X64Y356,CLEM_X95Y419)     | dut_inst/sorter_inst(88%),dut_inst(6%)             |            0% |       3.04193 | 57%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+----------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |                Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        85% | (CLEM_X64Y392,CLEM_X67Y395)     | dut_inst/sorter_inst(86%),dut_inst(13%) |            0% |       5.35938 | 97%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     |                2 |        85% | (CLEL_R_X68Y392,CLEM_X71Y395)   | dut_inst/sorter_inst(93%),dut_inst(6%)  |            0% |       5.24375 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X64Y388,CLEM_X67Y391)     | dut_inst/sorter_inst(95%)               |            0% |       5.43229 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     |                2 |        86% | (CLEL_R_X68Y376,CLEM_X71Y379)   | dut_inst/sorter_inst(93%),dut_inst(6%)  |            0% |           5.3 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        86% | (CLEL_R_X68Y372,CLEM_X71Y375)   | dut_inst/sorter_inst(92%),dut_inst(7%)  |            0% |       5.39375 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                0 |        85% | (CLEM_X65Y365,CLEM_X65Y365)     | dut_inst/sorter_inst(100%)              |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        86% | (CLEL_R_X72Y359,CLEL_R_X72Y359) | dut_inst/sorter_inst(100%)              |            0% |         5.375 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        87% | (CLEL_R_X72Y358,CLEL_R_X72Y358) | dut_inst/sorter_inst(100%)              |            0% |          5.75 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                1 |        85% | (CLEL_R_X68Y386,CLEM_X69Y387)   | dut_inst/sorter_inst(96%)               |            0% |        5.1875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        88% | (CLEL_R_X68Y384,CLEM_X69Y385)   | dut_inst/sorter_inst(84%),dut_inst(15%) |            0% |       5.40625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+-----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                      Cell Names                      | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+
| CLEL_R_X80Y347 | 501             | 572          | 75%                  | dut_inst/sorter_inst(66%),wrapper(33%)               | Y                   |
| CLEL_R_X80Y346 | 501             | 573          | 74%                  | dut_inst/sorter_inst(61%),wrapper(38%)               | Y                   |
| CLEL_R_X80Y348 | 501             | 571          | 73%                  | dut_inst/sorter_inst(87%),wrapper(12%)               | Y                   |
| CLEL_R_X80Y349 | 501             | 570          | 73%                  | dut_inst/sorter_inst(66%),wrapper(33%)               | Y                   |
| CLEL_R_X80Y344 | 501             | 575          | 70%                  | dut_inst/sorter_inst(63%),wrapper(27%),dut_inst(9%)  | Y                   |
| CLEL_R_X80Y345 | 501             | 574          | 70%                  | dut_inst/sorter_inst(80%),wrapper(20%)               | Y                   |
| CLEL_R_X80Y341 | 501             | 578          | 67%                  | dut_inst/sorter_inst(50%),wrapper(30%),dut_inst(20%) | N                   |
| CLEL_R_X80Y350 | 501             | 569          | 67%                  | dut_inst/sorter_inst(100%)                           | Y                   |
| CLEM_X80Y348   | 499             | 571          | 67%                  | dut_inst/sorter_inst(61%),wrapper(38%)               | Y                   |
| CLEL_R_X80Y351 | 501             | 568          | 66%                  | dut_inst/sorter_inst(100%)                           | Y                   |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+
| CLEL_R_X70Y366 | 408             | 552          | 55%                  | dut_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
| CLEL_R_X70Y367 | 408             | 551          | 55%                  | dut_inst/sorter_inst(75%),dut_inst(25%) | Y                   |
| CLEM_X71Y367   | 409             | 551          | 55%                  | dut_inst/sorter_inst(100%)              | Y                   |
| CLEM_X70Y367   | 406             | 551          | 54%                  | dut_inst/sorter_inst(100%)              | Y                   |
| CLEL_R_X71Y367 | 411             | 551          | 54%                  | dut_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
| CLEM_X71Y366   | 409             | 552          | 54%                  | dut_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
| CLEM_X69Y367   | 402             | 551          | 53%                  | dut_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
| CLEL_R_X70Y363 | 408             | 555          | 53%                  | dut_inst/sorter_inst(100%)              | Y                   |
| CLEL_R_X70Y365 | 408             | 553          | 53%                  | dut_inst/sorter_inst(100%)              | Y                   |
| CLEM_X70Y366   | 406             | 552          | 53%                  | dut_inst/sorter_inst(87%),dut_inst(12%) | Y                   |
+----------------+-----------------+--------------+----------------------+-----------------------------------------+---------------------+


