

================================================================
== Vitis HLS Report for 'sp_upsamp_ap_fixed_32_6_5_3_0_3'
================================================================
* Date:           Wed Feb 28 00:01:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.615 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2049|     2049|        10|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     145|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     330|    -|
|Register         |        -|     -|     247|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     247|     475|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln159_2_fu_317_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln159_fu_291_p2               |         +|   0|  0|  16|           9|           1|
    |cona_col_2_fu_375_p2              |         +|   0|  0|  12|           5|           1|
    |grp_fu_240_p2                     |         +|   0|  0|  13|           6|           6|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_257                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_842                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_848                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_852                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_858                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_863                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op104_write_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op110_write_state5   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln159_fu_285_p2              |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln160_fu_303_p2              |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_50_fu_359_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln159_2_fu_323_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln159_fu_309_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |grp_fu_235_p2                     |       xor|   0|  0|   5|           4|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 145|          73|          65|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  49|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_cona_col_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_cona_row_load        |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |cona_col_fu_70                        |   9|          2|    5|         10|
    |cona_row_fu_74                        |   9|          2|    5|         10|
    |conv5_out24_blk_n                     |   9|          2|    1|          2|
    |grp_fu_240_p0                         |  14|          3|    6|         18|
    |indvar_flatten_fu_78                  |   9|          2|    9|         18|
    |reg_255                               |   9|          2|   32|         64|
    |reg_261                               |   9|          2|   32|         64|
    |upsam_buf_address0                    |  49|          9|    6|         54|
    |upsam_buf_address1                    |  49|          9|    6|         54|
    |upsamp5_out25_blk_n                   |   9|          2|    1|          2|
    |upsamp5_out25_din                     |  43|          8|   32|        256|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 330|         66|  159|        607|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   8|   0|    8|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |cona_col_fu_70                |   5|   0|    5|          0|
    |cona_row_fu_74                |   5|   0|    5|          0|
    |div15_udiv_cast32_reg_613     |   4|   0|    6|          2|
    |div15_udiv_cast_cast_reg_568  |   3|   0|    3|          0|
    |div15_udiv_reg_558            |   4|   0|    4|          0|
    |empty_50_reg_574              |   1|   0|    1|          0|
    |icmp_ln159_reg_554            |   1|   0|    1|          0|
    |indvar_flatten_fu_78          |   9|   0|    9|          0|
    |reg_245                       |  32|   0|   32|          0|
    |reg_250                       |  32|   0|   32|          0|
    |reg_255                       |  32|   0|   32|          0|
    |reg_261                       |  32|   0|   32|          0|
    |upsam_buf_load_19_reg_623     |  32|   0|   32|          0|
    |upsam_buf_load_21_reg_638     |  32|   0|   32|          0|
    |xor_ln165_reg_618             |   4|   0|    4|          0|
    |zext_ln165_17_cast_reg_598    |   4|   0|    5|          1|
    |zext_ln167_17_cast_reg_588    |   4|   0|    5|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 247|   0|  251|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3|  return value|
|conv5_out24_dout              |   in|   32|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_num_data_valid    |   in|    2|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_fifo_cap          |   in|    2|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_empty_n           |   in|    1|     ap_fifo|                             conv5_out24|       pointer|
|conv5_out24_read              |  out|    1|     ap_fifo|                             conv5_out24|       pointer|
|upsamp5_out25_din             |  out|   32|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_num_data_valid  |   in|    2|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_fifo_cap        |   in|    2|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_full_n          |   in|    1|     ap_fifo|                           upsamp5_out25|       pointer|
|upsamp5_out25_write           |  out|    1|     ap_fifo|                           upsamp5_out25|       pointer|
|upsam_buf_address0            |  out|    6|   ap_memory|                               upsam_buf|         array|
|upsam_buf_ce0                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_we0                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_d0                  |  out|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_q0                  |   in|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_address1            |  out|    6|   ap_memory|                               upsam_buf|         array|
|upsam_buf_ce1                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_we1                 |  out|    1|   ap_memory|                               upsam_buf|         array|
|upsam_buf_d1                  |  out|   32|   ap_memory|                               upsam_buf|         array|
|upsam_buf_q1                  |   in|   32|   ap_memory|                               upsam_buf|         array|
+------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 13 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 14 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv5_out24, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp5_out25, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln159 = store i9 0, i9 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 18 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln159 = store i5 0, i5 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 19 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln159 = store i5 0, i5 %cona_col" [AutoEncoder.cpp:159]   --->   Operation 20 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body9" [AutoEncoder.cpp:159]   --->   Operation 21 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln159 = icmp_eq  i9 %indvar_flatten_load, i9 256" [AutoEncoder.cpp:159]   --->   Operation 23 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln159 = add i9 %indvar_flatten_load, i9 1" [AutoEncoder.cpp:159]   --->   Operation 24 'add' 'add_ln159' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.inc22, void %for.end24" [AutoEncoder.cpp:159]   --->   Operation 25 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 26 'load' 'cona_col_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 27 'load' 'cona_row_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.75ns)   --->   "%icmp_ln160 = icmp_eq  i5 %cona_col_load, i5 16" [AutoEncoder.cpp:160]   --->   Operation 28 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.41ns)   --->   "%select_ln159 = select i1 %icmp_ln160, i5 0, i5 %cona_col_load" [AutoEncoder.cpp:159]   --->   Operation 29 'select' 'select_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln159_2 = add i5 %cona_row_load, i5 1" [AutoEncoder.cpp:159]   --->   Operation 30 'add' 'add_ln159_2' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln159_2 = select i1 %icmp_ln160, i5 %add_ln159_2, i5 %cona_row_load" [AutoEncoder.cpp:159]   --->   Operation 31 'select' 'select_ln159_2' <Predicate = (!icmp_ln159)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i5 %select_ln159_2" [AutoEncoder.cpp:159]   --->   Operation 32 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i5 %select_ln159" [AutoEncoder.cpp:160]   --->   Operation 33 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%div15_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln159, i32 1, i32 4" [AutoEncoder.cpp:159]   --->   Operation 34 'partselect' 'div15_udiv' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%div15_udiv_cast_cast = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %select_ln159, i32 1, i32 3" [AutoEncoder.cpp:159]   --->   Operation 35 'partselect' 'div15_udiv_cast_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%empty_50 = or i1 %trunc_ln160, i1 %trunc_ln159" [AutoEncoder.cpp:160]   --->   Operation 36 'or' 'empty_50' <Predicate = (!icmp_ln159)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_50, void %if.then.7, void %for.inc.6.thread" [AutoEncoder.cpp:163]   --->   Operation 37 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'read' 'tmp' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i4 %div15_udiv" [AutoEncoder.cpp:165]   --->   Operation 39 'zext' 'zext_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%upsam_buf_addr15 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165" [AutoEncoder.cpp:165]   --->   Operation 40 'getelementptr' 'upsam_buf_addr15' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp, i6 %upsam_buf_addr15" [AutoEncoder.cpp:165]   --->   Operation 41 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i4 %div15_udiv" [AutoEncoder.cpp:167]   --->   Operation 42 'zext' 'zext_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%upsam_buf_addr_38 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'getelementptr' 'upsam_buf_addr_38' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr_38" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'load' 'upsam_buf_load' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (0.78ns)   --->   "%cona_col_2 = add i5 %select_ln159, i5 1" [AutoEncoder.cpp:160]   --->   Operation 45 'add' 'cona_col_2' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln160 = store i9 %add_ln159, i9 %indvar_flatten" [AutoEncoder.cpp:160]   --->   Operation 46 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln160 = store i5 %select_ln159_2, i5 %cona_row" [AutoEncoder.cpp:160]   --->   Operation 47 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln160 = store i5 %cona_col_2, i5 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 48 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 49 [1/1] (1.83ns)   --->   "%tmp_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'tmp_16' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln165_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_udiv_cast_cast" [AutoEncoder.cpp:165]   --->   Operation 50 'bitconcatenate' 'zext_ln165_16_cast' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln165_16 = zext i4 %zext_ln165_16_cast" [AutoEncoder.cpp:165]   --->   Operation 51 'zext' 'zext_ln165_16' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%upsam_buf_addr = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_16" [AutoEncoder.cpp:165]   --->   Operation 52 'getelementptr' 'upsam_buf_addr' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_16, i6 %upsam_buf_addr" [AutoEncoder.cpp:165]   --->   Operation 53 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%upsam_buf_load = load i6 %upsam_buf_addr_38" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'load' 'upsam_buf_load' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln167_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_udiv_cast_cast" [AutoEncoder.cpp:167]   --->   Operation 55 'bitconcatenate' 'zext_ln167_16_cast' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln167_16 = zext i4 %zext_ln167_16_cast" [AutoEncoder.cpp:167]   --->   Operation 56 'zext' 'zext_ln167_16' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%upsam_buf_addr_39 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'getelementptr' 'upsam_buf_addr_39' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.23ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln167_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_udiv" [AutoEncoder.cpp:167]   --->   Operation 59 'bitconcatenate' 'zext_ln167_17_cast' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln167_17 = zext i5 %zext_ln167_17_cast" [AutoEncoder.cpp:167]   --->   Operation 60 'zext' 'zext_ln167_17' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%upsam_buf_addr_40 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 61 'getelementptr' 'upsam_buf_addr_40' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_40" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln171 = ret" [AutoEncoder.cpp:171]   --->   Operation 146 'ret' 'ret_ln171' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 63 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/1] (1.83ns)   --->   "%tmp_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp_17' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln165_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_udiv" [AutoEncoder.cpp:165]   --->   Operation 65 'bitconcatenate' 'zext_ln165_17_cast' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln165_17 = zext i5 %zext_ln165_17_cast" [AutoEncoder.cpp:165]   --->   Operation 66 'zext' 'zext_ln165_17' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%upsam_buf_addr_32 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_17" [AutoEncoder.cpp:165]   --->   Operation 67 'getelementptr' 'upsam_buf_addr_32' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_17, i6 %upsam_buf_addr_32" [AutoEncoder.cpp:165]   --->   Operation 68 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 69 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%upsam_buf_load_16 = load i6 %upsam_buf_addr_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'load' 'upsam_buf_load_16' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/2] (1.23ns)   --->   "%upsam_buf_load_17 = load i6 %upsam_buf_addr_40" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'load' 'upsam_buf_load_17' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 72 [1/1] (0.35ns)   --->   "%xor_ln167 = xor i4 %div15_udiv, i4 8" [AutoEncoder.cpp:167]   --->   Operation 72 'xor' 'xor_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i4 %xor_ln167" [AutoEncoder.cpp:167]   --->   Operation 73 'sext' 'sext_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln167_18 = zext i5 %sext_ln167" [AutoEncoder.cpp:167]   --->   Operation 74 'zext' 'zext_ln167_18' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%upsam_buf_addr_41 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'getelementptr' 'upsam_buf_addr_41' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.23ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln167_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %div15_udiv" [AutoEncoder.cpp:167]   --->   Operation 77 'bitconcatenate' 'zext_ln167_19_cast' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln167_19 = zext i6 %zext_ln167_19_cast" [AutoEncoder.cpp:167]   --->   Operation 78 'zext' 'zext_ln167_19' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%upsam_buf_addr_42 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'getelementptr' 'upsam_buf_addr_42' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_42" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [AutoEncoder.cpp:161]   --->   Operation 83 'specpipeline' 'specpipeline_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [AutoEncoder.cpp:160]   --->   Operation 84 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%div15_udiv_cast32 = zext i4 %div15_udiv" [AutoEncoder.cpp:159]   --->   Operation 85 'zext' 'div15_udiv_cast32' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 87 [1/1] (1.83ns)   --->   "%tmp_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'tmp_18' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 88 [1/1] (0.35ns)   --->   "%xor_ln165 = xor i4 %div15_udiv, i4 8" [AutoEncoder.cpp:165]   --->   Operation 88 'xor' 'xor_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i4 %xor_ln165" [AutoEncoder.cpp:165]   --->   Operation 89 'sext' 'sext_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln165_18 = zext i5 %sext_ln165" [AutoEncoder.cpp:165]   --->   Operation 90 'zext' 'zext_ln165_18' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%upsam_buf_addr_33 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_18" [AutoEncoder.cpp:165]   --->   Operation 91 'getelementptr' 'upsam_buf_addr_33' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_18, i6 %upsam_buf_addr_33" [AutoEncoder.cpp:165]   --->   Operation 92 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 93 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 94 [1/2] (1.23ns)   --->   "%upsam_buf_load_18 = load i6 %upsam_buf_addr_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'load' 'upsam_buf_load_18' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 95 [1/2] (1.23ns)   --->   "%upsam_buf_load_19 = load i6 %upsam_buf_addr_42" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'load' 'upsam_buf_load_19' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln167 = add i6 %div15_udiv_cast32, i6 40" [AutoEncoder.cpp:167]   --->   Operation 96 'add' 'add_ln167' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln167_20 = zext i6 %add_ln167" [AutoEncoder.cpp:167]   --->   Operation 97 'zext' 'zext_ln167_20' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%upsam_buf_addr_43 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'getelementptr' 'upsam_buf_addr_43' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (1.23ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_43" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln167_4 = sext i5 %zext_ln167_17_cast" [AutoEncoder.cpp:167]   --->   Operation 100 'sext' 'sext_ln167_4' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln167_21 = zext i6 %sext_ln167_4" [AutoEncoder.cpp:167]   --->   Operation 101 'zext' 'zext_ln167_21' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%upsam_buf_addr_44 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'getelementptr' 'upsam_buf_addr_44' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (1.23ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_44" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 104 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 105 [1/1] (1.83ns)   --->   "%tmp_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'tmp_19' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln165_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %div15_udiv" [AutoEncoder.cpp:165]   --->   Operation 106 'bitconcatenate' 'zext_ln165_19_cast' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln165_19 = zext i6 %zext_ln165_19_cast" [AutoEncoder.cpp:165]   --->   Operation 107 'zext' 'zext_ln165_19' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%upsam_buf_addr_34 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_19" [AutoEncoder.cpp:165]   --->   Operation 108 'getelementptr' 'upsam_buf_addr_34' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_19, i6 %upsam_buf_addr_34" [AutoEncoder.cpp:165]   --->   Operation 109 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 110 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 110 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 111 [1/2] (1.23ns)   --->   "%upsam_buf_load_20 = load i6 %upsam_buf_addr_43" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'load' 'upsam_buf_load_20' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 112 [1/2] (1.23ns)   --->   "%upsam_buf_load_21 = load i6 %upsam_buf_addr_44" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'load' 'upsam_buf_load_21' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 3.07>
ST_6 : Operation 113 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 114 [1/1] (1.83ns)   --->   "%tmp_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'read' 'tmp_20' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 115 [1/1] (0.78ns)   --->   "%add_ln165 = add i6 %div15_udiv_cast32, i6 40" [AutoEncoder.cpp:165]   --->   Operation 115 'add' 'add_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln165_20 = zext i6 %add_ln165" [AutoEncoder.cpp:165]   --->   Operation 116 'zext' 'zext_ln165_20' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%upsam_buf_addr_35 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_20" [AutoEncoder.cpp:165]   --->   Operation 117 'getelementptr' 'upsam_buf_addr_35' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_20, i6 %upsam_buf_addr_35" [AutoEncoder.cpp:165]   --->   Operation 118 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 119 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 3.07>
ST_7 : Operation 120 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (1.83ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'tmp_21' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln165_4 = sext i5 %zext_ln165_17_cast" [AutoEncoder.cpp:165]   --->   Operation 122 'sext' 'sext_ln165_4' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln165_21 = zext i6 %sext_ln165_4" [AutoEncoder.cpp:165]   --->   Operation 123 'zext' 'zext_ln165_21' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%upsam_buf_addr_36 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_21" [AutoEncoder.cpp:165]   --->   Operation 124 'getelementptr' 'upsam_buf_addr_36' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_21, i6 %upsam_buf_addr_36" [AutoEncoder.cpp:165]   --->   Operation 125 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 126 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 127 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 128 [1/1] (1.83ns)   --->   "%tmp_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'tmp_22' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln165_5 = sext i4 %xor_ln165" [AutoEncoder.cpp:165]   --->   Operation 129 'sext' 'sext_ln165_5' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln165_22 = zext i6 %sext_ln165_5" [AutoEncoder.cpp:165]   --->   Operation 130 'zext' 'zext_ln165_22' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%upsam_buf_addr_37 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln165_22" [AutoEncoder.cpp:165]   --->   Operation 131 'getelementptr' 'upsam_buf_addr_37' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (1.23ns)   --->   "%store_ln165 = store i32 %tmp_22, i6 %upsam_buf_addr_37" [AutoEncoder.cpp:165]   --->   Operation 132 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_50)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 133 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 1.83>
ST_9 : Operation 134 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %tmp_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 134 'write' 'write_ln174' <Predicate = (!empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.7" [AutoEncoder.cpp:166]   --->   Operation 135 'br' 'br_ln166' <Predicate = (!empty_50)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (empty_50)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc.7" [AutoEncoder.cpp:163]   --->   Operation 137 'br' 'br_ln163' <Predicate = (empty_50)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.35ns)   --->   "%xor_ln167_1 = xor i4 %div15_udiv, i4 8" [AutoEncoder.cpp:167]   --->   Operation 138 'xor' 'xor_ln167_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln167_5 = sext i4 %xor_ln167_1" [AutoEncoder.cpp:167]   --->   Operation 139 'sext' 'sext_ln167_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln167_22 = zext i6 %sext_ln167_5" [AutoEncoder.cpp:167]   --->   Operation 140 'zext' 'zext_ln167_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%upsam_buf_addr_45 = getelementptr i32 %upsam_buf, i64 0, i64 %zext_ln167_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'getelementptr' 'upsam_buf_addr_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [2/2] (1.23ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_45" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 3.07>
ST_10 : Operation 143 [1/2] (1.23ns)   --->   "%upsam_buf_load_22 = load i6 %upsam_buf_addr_45" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'load' 'upsam_buf_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 144 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out25, i32 %upsam_buf_load_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body9" [AutoEncoder.cpp:160]   --->   Operation 145 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ upsam_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv5_out24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp5_out25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cona_col             (alloca           ) [ 01000000000]
cona_row             (alloca           ) [ 01000000000]
indvar_flatten       (alloca           ) [ 01000000000]
specinterface_ln0    (specinterface    ) [ 00000000000]
specinterface_ln0    (specinterface    ) [ 00000000000]
store_ln159          (store            ) [ 00000000000]
store_ln159          (store            ) [ 00000000000]
store_ln159          (store            ) [ 00000000000]
br_ln159             (br               ) [ 00000000000]
indvar_flatten_load  (load             ) [ 00000000000]
icmp_ln159           (icmp             ) [ 01111111100]
add_ln159            (add              ) [ 00000000000]
br_ln159             (br               ) [ 00000000000]
cona_col_load        (load             ) [ 00000000000]
cona_row_load        (load             ) [ 00000000000]
icmp_ln160           (icmp             ) [ 00000000000]
select_ln159         (select           ) [ 00000000000]
add_ln159_2          (add              ) [ 00000000000]
select_ln159_2       (select           ) [ 00000000000]
trunc_ln159          (trunc            ) [ 00000000000]
trunc_ln160          (trunc            ) [ 00000000000]
div15_udiv           (partselect       ) [ 01111111110]
div15_udiv_cast_cast (partselect       ) [ 00100000000]
empty_50             (or               ) [ 01111111110]
br_ln163             (br               ) [ 00000000000]
tmp                  (read             ) [ 00110000000]
zext_ln165           (zext             ) [ 00000000000]
upsam_buf_addr15     (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
zext_ln167           (zext             ) [ 00000000000]
upsam_buf_addr_38    (getelementptr    ) [ 00100000000]
cona_col_2           (add              ) [ 00000000000]
store_ln160          (store            ) [ 00000000000]
store_ln160          (store            ) [ 00000000000]
store_ln160          (store            ) [ 00000000000]
tmp_16               (read             ) [ 00011000000]
zext_ln165_16_cast   (bitconcatenate   ) [ 00000000000]
zext_ln165_16        (zext             ) [ 00000000000]
upsam_buf_addr       (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
upsam_buf_load       (load             ) [ 00010000000]
zext_ln167_16_cast   (bitconcatenate   ) [ 00000000000]
zext_ln167_16        (zext             ) [ 00000000000]
upsam_buf_addr_39    (getelementptr    ) [ 00010000000]
zext_ln167_17_cast   (bitconcatenate   ) [ 00011000000]
zext_ln167_17        (zext             ) [ 00000000000]
upsam_buf_addr_40    (getelementptr    ) [ 00010000000]
write_ln174          (write            ) [ 00000000000]
tmp_17               (read             ) [ 00001100000]
zext_ln165_17_cast   (bitconcatenate   ) [ 00001111000]
zext_ln165_17        (zext             ) [ 00000000000]
upsam_buf_addr_32    (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
upsam_buf_load_16    (load             ) [ 00001000000]
upsam_buf_load_17    (load             ) [ 00001100000]
xor_ln167            (xor              ) [ 00000000000]
sext_ln167           (sext             ) [ 00000000000]
zext_ln167_18        (zext             ) [ 00000000000]
upsam_buf_addr_41    (getelementptr    ) [ 00001000000]
zext_ln167_19_cast   (bitconcatenate   ) [ 00000000000]
zext_ln167_19        (zext             ) [ 00000000000]
upsam_buf_addr_42    (getelementptr    ) [ 00001000000]
specloopname_ln0     (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
specpipeline_ln161   (specpipeline     ) [ 00000000000]
specloopname_ln160   (specloopname     ) [ 00000000000]
div15_udiv_cast32    (zext             ) [ 00000110000]
write_ln174          (write            ) [ 00000000000]
tmp_18               (read             ) [ 00000110000]
xor_ln165            (xor              ) [ 00000111100]
sext_ln165           (sext             ) [ 00000000000]
zext_ln165_18        (zext             ) [ 00000000000]
upsam_buf_addr_33    (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
upsam_buf_load_18    (load             ) [ 00000110000]
upsam_buf_load_19    (load             ) [ 00000111000]
add_ln167            (add              ) [ 00000000000]
zext_ln167_20        (zext             ) [ 00000000000]
upsam_buf_addr_43    (getelementptr    ) [ 00000100000]
sext_ln167_4         (sext             ) [ 00000000000]
zext_ln167_21        (zext             ) [ 00000000000]
upsam_buf_addr_44    (getelementptr    ) [ 00000100000]
write_ln174          (write            ) [ 00000000000]
tmp_19               (read             ) [ 00000011000]
zext_ln165_19_cast   (bitconcatenate   ) [ 00000000000]
zext_ln165_19        (zext             ) [ 00000000000]
upsam_buf_addr_34    (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
upsam_buf_load_20    (load             ) [ 00000011100]
upsam_buf_load_21    (load             ) [ 01000011110]
write_ln174          (write            ) [ 00000000000]
tmp_20               (read             ) [ 00000001100]
add_ln165            (add              ) [ 00000000000]
zext_ln165_20        (zext             ) [ 00000000000]
upsam_buf_addr_35    (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
tmp_21               (read             ) [ 01000000110]
sext_ln165_4         (sext             ) [ 00000000000]
zext_ln165_21        (zext             ) [ 00000000000]
upsam_buf_addr_36    (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
tmp_22               (read             ) [ 00000000000]
sext_ln165_5         (sext             ) [ 00000000000]
zext_ln165_22        (zext             ) [ 00000000000]
upsam_buf_addr_37    (getelementptr    ) [ 00000000000]
store_ln165          (store            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
br_ln166             (br               ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
br_ln163             (br               ) [ 00000000000]
xor_ln167_1          (xor              ) [ 00000000000]
sext_ln167_5         (sext             ) [ 00000000000]
zext_ln167_22        (zext             ) [ 00000000000]
upsam_buf_addr_45    (getelementptr    ) [ 00100000001]
upsam_buf_load_22    (load             ) [ 00000000000]
write_ln174          (write            ) [ 00000000000]
br_ln160             (br               ) [ 00000000000]
ret_ln171            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="upsam_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsam_buf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv5_out24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_out24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="upsamp5_out25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp5_out25"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UHeight_UWidth_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="cona_col_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_col/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cona_row_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 tmp_16/2 tmp_17/3 tmp_18/4 tmp_19/5 tmp_20/6 tmp_21/7 tmp_22/8 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/3 write_ln174/4 write_ln174/4 write_ln174/5 write_ln174/5 write_ln174/6 write_ln174/6 write_ln174/7 write_ln174/7 write_ln174/8 write_ln174/8 write_ln174/9 write_ln174/9 write_ln174/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="upsam_buf_addr15_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr15/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="6" slack="0"/>
<pin id="125" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="1"/>
<pin id="127" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln165/1 upsam_buf_load/1 store_ln165/2 upsam_buf_load_16/2 upsam_buf_load_17/2 store_ln165/3 upsam_buf_load_18/3 upsam_buf_load_19/3 store_ln165/4 upsam_buf_load_20/4 upsam_buf_load_21/4 store_ln165/5 store_ln165/6 store_ln165/7 store_ln165/8 upsam_buf_load_22/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="upsam_buf_addr_38_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_38/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="upsam_buf_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="upsam_buf_addr_39_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_39/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="upsam_buf_addr_40_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_40/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="upsam_buf_addr_32_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_32/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="upsam_buf_addr_41_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_41/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="upsam_buf_addr_42_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_42/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="upsam_buf_addr_33_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_33/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="upsam_buf_addr_43_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_43/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="upsam_buf_addr_44_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_44/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="upsam_buf_addr_34_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_34/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="upsam_buf_addr_35_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_35/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="upsam_buf_addr_36_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_36/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="upsam_buf_addr_37_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_37/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="upsam_buf_addr_45_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_addr_45/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="2"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln167/3 xor_ln165/4 xor_ln167_1/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/4 add_ln165/6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp tmp_17 tmp_19 tmp_21 "/>
</bind>
</comp>

<comp id="250" class="1005" name="reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2"/>
<pin id="252" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 tmp_18 tmp_20 "/>
</bind>
</comp>

<comp id="255" class="1005" name="reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_load upsam_buf_load_16 upsam_buf_load_18 "/>
</bind>
</comp>

<comp id="261" class="1005" name="reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2"/>
<pin id="263" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="upsam_buf_load_17 upsam_buf_load_20 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln159_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln159_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln159_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln159_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln159_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="cona_col_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_col_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="cona_row_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_row_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln160_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln159_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln159/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln159_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159_2/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln159_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln159_2/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln159_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln160_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="div15_udiv_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="0" index="3" bw="4" slack="0"/>
<pin id="344" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_udiv/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="div15_udiv_cast_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="0" index="3" bw="3" slack="0"/>
<pin id="354" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_udiv_cast_cast/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="empty_50_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln165_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln167_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="cona_col_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cona_col_2/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln160_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="0" index="1" bw="9" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln160_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="5" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln160_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln165_16_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="3" slack="1"/>
<pin id="400" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln165_16_cast/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln165_16_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_16/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln167_16_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="1"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln167_16_cast/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln167_16_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_16/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln167_17_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="1"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln167_17_cast/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln167_17_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_17/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln165_17_cast_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="4" slack="2"/>
<pin id="436" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln165_17_cast/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln165_17_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_17/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln167_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln167_18_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_18/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln167_19_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="0" index="2" bw="4" slack="2"/>
<pin id="457" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln167_19_cast/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln167_19_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_19/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="div15_udiv_cast32_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="3"/>
<pin id="467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_udiv_cast32/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln165_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln165_18_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_18/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln167_20_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_20/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sext_ln167_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="2"/>
<pin id="485" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167_4/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln167_21_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_21/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln165_19_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="4"/>
<pin id="495" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln165_19_cast/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln165_19_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_19/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln165_20_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_20/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln165_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="4"/>
<pin id="510" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_4/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln165_21_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_21/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln165_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="4"/>
<pin id="518" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_5/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln165_22_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_22/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln167_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167_5/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln167_22_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167_22/9 "/>
</bind>
</comp>

<comp id="533" class="1005" name="cona_col_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_col "/>
</bind>
</comp>

<comp id="540" class="1005" name="cona_row_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_row "/>
</bind>
</comp>

<comp id="547" class="1005" name="indvar_flatten_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="554" class="1005" name="icmp_ln159_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln159 "/>
</bind>
</comp>

<comp id="558" class="1005" name="div15_udiv_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="4" slack="1"/>
<pin id="560" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="div15_udiv "/>
</bind>
</comp>

<comp id="568" class="1005" name="div15_udiv_cast_cast_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="1"/>
<pin id="570" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="div15_udiv_cast_cast "/>
</bind>
</comp>

<comp id="574" class="1005" name="empty_50_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="578" class="1005" name="upsam_buf_addr_38_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="1"/>
<pin id="580" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_38 "/>
</bind>
</comp>

<comp id="583" class="1005" name="upsam_buf_addr_39_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="1"/>
<pin id="585" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_39 "/>
</bind>
</comp>

<comp id="588" class="1005" name="zext_ln167_17_cast_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="2"/>
<pin id="590" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln167_17_cast "/>
</bind>
</comp>

<comp id="593" class="1005" name="upsam_buf_addr_40_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="1"/>
<pin id="595" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_40 "/>
</bind>
</comp>

<comp id="598" class="1005" name="zext_ln165_17_cast_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="4"/>
<pin id="600" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln165_17_cast "/>
</bind>
</comp>

<comp id="603" class="1005" name="upsam_buf_addr_41_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="1"/>
<pin id="605" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_41 "/>
</bind>
</comp>

<comp id="608" class="1005" name="upsam_buf_addr_42_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="1"/>
<pin id="610" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_42 "/>
</bind>
</comp>

<comp id="613" class="1005" name="div15_udiv_cast32_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="6" slack="2"/>
<pin id="615" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="div15_udiv_cast32 "/>
</bind>
</comp>

<comp id="618" class="1005" name="xor_ln165_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="4"/>
<pin id="620" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln165 "/>
</bind>
</comp>

<comp id="623" class="1005" name="upsam_buf_load_19_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="3"/>
<pin id="625" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="upsam_buf_load_19 "/>
</bind>
</comp>

<comp id="628" class="1005" name="upsam_buf_addr_43_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_43 "/>
</bind>
</comp>

<comp id="633" class="1005" name="upsam_buf_addr_44_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="1"/>
<pin id="635" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_44 "/>
</bind>
</comp>

<comp id="638" class="1005" name="upsam_buf_load_21_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="4"/>
<pin id="640" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="upsam_buf_load_21 "/>
</bind>
</comp>

<comp id="643" class="1005" name="upsam_buf_addr_45_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="1"/>
<pin id="645" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_addr_45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="82" pin="2"/><net_sink comp="102" pin=4"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="102" pin="7"/><net_sink comp="88" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="82" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="253"><net_src comp="82" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="258"><net_src comp="102" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="260"><net_src comp="102" pin="7"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="102" pin="7"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="266"><net_src comp="102" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="20" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="22" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="297" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="300" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="303" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="300" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="309" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="309" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="309" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="6" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="363"><net_src comp="335" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="331" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="339" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="373"><net_src comp="339" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="379"><net_src comp="309" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="291" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="323" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="375" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="42" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="447"><net_src comp="235" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="458"><net_src comp="52" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="472"><net_src comp="235" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="481"><net_src comp="240" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="496"><net_src comp="52" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="506"><net_src comp="240" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="527"><net_src comp="235" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="536"><net_src comp="70" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="543"><net_src comp="74" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="550"><net_src comp="78" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="557"><net_src comp="285" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="339" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="571"><net_src comp="349" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="577"><net_src comp="359" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="109" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="586"><net_src comp="130" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="591"><net_src comp="420" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="596"><net_src comp="138" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="601"><net_src comp="432" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="606"><net_src comp="154" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="611"><net_src comp="162" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="616"><net_src comp="465" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="621"><net_src comp="235" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="626"><net_src comp="102" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="631"><net_src comp="178" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="636"><net_src comp="186" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="641"><net_src comp="102" pin="7"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="646"><net_src comp="226" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsam_buf | {1 2 3 4 5 6 7 8 }
	Port: conv5_out24 | {}
	Port: upsamp5_out25 | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3 : upsam_buf | {1 2 3 4 5 9 10 }
	Port: sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3 : conv5_out24 | {1 2 3 4 5 6 7 8 }
	Port: sp_upsamp<ap_fixed<32, 6, 5, 3, 0> >.3 : upsamp5_out25 | {}
  - Chain level:
	State 1
		store_ln159 : 1
		store_ln159 : 1
		store_ln159 : 1
		indvar_flatten_load : 1
		icmp_ln159 : 2
		add_ln159 : 2
		br_ln159 : 3
		cona_col_load : 1
		cona_row_load : 1
		icmp_ln160 : 2
		select_ln159 : 3
		add_ln159_2 : 2
		select_ln159_2 : 3
		trunc_ln159 : 4
		trunc_ln160 : 4
		div15_udiv : 4
		div15_udiv_cast_cast : 4
		empty_50 : 5
		br_ln163 : 5
		zext_ln165 : 5
		upsam_buf_addr15 : 6
		store_ln165 : 7
		zext_ln167 : 5
		upsam_buf_addr_38 : 6
		upsam_buf_load : 7
		cona_col_2 : 4
		store_ln160 : 3
		store_ln160 : 4
		store_ln160 : 5
	State 2
		zext_ln165_16 : 1
		upsam_buf_addr : 2
		store_ln165 : 3
		zext_ln167_16 : 1
		upsam_buf_addr_39 : 2
		upsam_buf_load_16 : 3
		zext_ln167_17 : 1
		upsam_buf_addr_40 : 2
		upsam_buf_load_17 : 3
	State 3
		zext_ln165_17 : 1
		upsam_buf_addr_32 : 2
		store_ln165 : 3
		zext_ln167_18 : 1
		upsam_buf_addr_41 : 2
		upsam_buf_load_18 : 3
		zext_ln167_19 : 1
		upsam_buf_addr_42 : 2
		upsam_buf_load_19 : 3
	State 4
		zext_ln165_18 : 1
		upsam_buf_addr_33 : 2
		store_ln165 : 3
		add_ln167 : 1
		zext_ln167_20 : 2
		upsam_buf_addr_43 : 3
		upsam_buf_load_20 : 4
		zext_ln167_21 : 1
		upsam_buf_addr_44 : 2
		upsam_buf_load_21 : 3
	State 5
		zext_ln165_19 : 1
		upsam_buf_addr_34 : 2
		store_ln165 : 3
	State 6
		zext_ln165_20 : 1
		upsam_buf_addr_35 : 2
		store_ln165 : 3
	State 7
		zext_ln165_21 : 1
		upsam_buf_addr_36 : 2
		store_ln165 : 3
	State 8
		zext_ln165_22 : 1
		upsam_buf_addr_37 : 2
		store_ln165 : 3
	State 9
		zext_ln167_22 : 1
		upsam_buf_addr_45 : 2
		upsam_buf_load_22 : 3
	State 10
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_240         |    0    |    13   |
|    add   |       add_ln159_fu_291      |    0    |    16   |
|          |      add_ln159_2_fu_317     |    0    |    12   |
|          |      cona_col_2_fu_375      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln159_fu_285      |    0    |    11   |
|          |      icmp_ln160_fu_303      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|  select  |     select_ln159_fu_309     |    0    |    5    |
|          |    select_ln159_2_fu_323    |    0    |    5    |
|----------|-----------------------------|---------|---------|
|    xor   |          grp_fu_235         |    0    |    4    |
|----------|-----------------------------|---------|---------|
|    or    |       empty_50_fu_359       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |        grp_read_fu_82       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_88       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln159_fu_331     |    0    |    0    |
|          |      trunc_ln160_fu_335     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|      div15_udiv_fu_339      |    0    |    0    |
|          | div15_udiv_cast_cast_fu_349 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln165_fu_365      |    0    |    0    |
|          |      zext_ln167_fu_370      |    0    |    0    |
|          |     zext_ln165_16_fu_403    |    0    |    0    |
|          |     zext_ln167_16_fu_415    |    0    |    0    |
|          |     zext_ln167_17_fu_427    |    0    |    0    |
|          |     zext_ln165_17_fu_439    |    0    |    0    |
|          |     zext_ln167_18_fu_448    |    0    |    0    |
|          |     zext_ln167_19_fu_460    |    0    |    0    |
|   zext   |   div15_udiv_cast32_fu_465  |    0    |    0    |
|          |     zext_ln165_18_fu_473    |    0    |    0    |
|          |     zext_ln167_20_fu_478    |    0    |    0    |
|          |     zext_ln167_21_fu_486    |    0    |    0    |
|          |     zext_ln165_19_fu_498    |    0    |    0    |
|          |     zext_ln165_20_fu_503    |    0    |    0    |
|          |     zext_ln165_21_fu_511    |    0    |    0    |
|          |     zext_ln165_22_fu_519    |    0    |    0    |
|          |     zext_ln167_22_fu_528    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |  zext_ln165_16_cast_fu_396  |    0    |    0    |
|          |  zext_ln167_16_cast_fu_408  |    0    |    0    |
|bitconcatenate|  zext_ln167_17_cast_fu_420  |    0    |    0    |
|          |  zext_ln165_17_cast_fu_432  |    0    |    0    |
|          |  zext_ln167_19_cast_fu_453  |    0    |    0    |
|          |  zext_ln165_19_cast_fu_491  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      sext_ln167_fu_444      |    0    |    0    |
|          |      sext_ln165_fu_469      |    0    |    0    |
|   sext   |     sext_ln167_4_fu_483     |    0    |    0    |
|          |     sext_ln165_4_fu_508     |    0    |    0    |
|          |     sext_ln165_5_fu_516     |    0    |    0    |
|          |     sext_ln167_5_fu_524     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    89   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      cona_col_reg_533      |    5   |
|      cona_row_reg_540      |    5   |
|  div15_udiv_cast32_reg_613 |    6   |
|div15_udiv_cast_cast_reg_568|    3   |
|     div15_udiv_reg_558     |    4   |
|      empty_50_reg_574      |    1   |
|     icmp_ln159_reg_554     |    1   |
|   indvar_flatten_reg_547   |    9   |
|           reg_245          |   32   |
|           reg_250          |   32   |
|           reg_255          |   32   |
|           reg_261          |   32   |
|  upsam_buf_addr_38_reg_578 |    6   |
|  upsam_buf_addr_39_reg_583 |    6   |
|  upsam_buf_addr_40_reg_593 |    6   |
|  upsam_buf_addr_41_reg_603 |    6   |
|  upsam_buf_addr_42_reg_608 |    6   |
|  upsam_buf_addr_43_reg_628 |    6   |
|  upsam_buf_addr_44_reg_633 |    6   |
|  upsam_buf_addr_45_reg_643 |    6   |
|  upsam_buf_load_19_reg_623 |   32   |
|  upsam_buf_load_21_reg_638 |   32   |
|      xor_ln165_reg_618     |    4   |
| zext_ln165_17_cast_reg_598 |    5   |
| zext_ln167_17_cast_reg_588 |    5   |
+----------------------------+--------+
|            Total           |   288  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_88  |  p2  |   7  |  32  |   224  ||    37   |
| grp_access_fu_102 |  p0  |  12  |   6  |   72   ||    65   |
| grp_access_fu_102 |  p2  |  12  |   0  |    0   ||    65   |
|     grp_fu_240    |  p0  |   2  |   4  |    8   ||    9    |
|      reg_255      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_261      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   432  ||  3.399  ||   194   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   194  |
|  Register |    -   |   288  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   288  |   283  |
+-----------+--------+--------+--------+
