Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\emilio\UNI\Magistrale\Embedded\progetto\DE10_Lite_First_Computer\Hardware\NiosII_esercitazione.qsys --block-symbol-file --output-directory=C:\Users\emilio\UNI\Magistrale\Embedded\progetto\DE10_Lite_First_Computer\Hardware\NiosII_esercitazione --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Hardware/NiosII_esercitazione.qsys
Progress: Reading input file
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding proc [altera_nios2_gen2 16.1]
Progress: Parameterizing module proc
Progress: Adding push_button [altera_avalon_pio 16.1]
Progress: Parameterizing module push_button
Progress: Adding sliders [altera_avalon_pio 16.1]
Progress: Parameterizing module sliders
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding watchdog [altera_avalon_timer 16.1]
Progress: Parameterizing module watchdog
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosII_esercitazione.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NiosII_esercitazione.push_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosII_esercitazione.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosII_esercitazione.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NiosII_esercitazione.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: NiosII_esercitazione.watchdog.resetrequest: No synchronous edges, but has associated clock
Warning: NiosII_esercitazione.watchdog: Interrupt sender watchdog.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\emilio\UNI\Magistrale\Embedded\progetto\DE10_Lite_First_Computer\Hardware\NiosII_esercitazione.qsys --synthesis=VERILOG --output-directory=C:\Users\emilio\UNI\Magistrale\Embedded\progetto\DE10_Lite_First_Computer\Hardware\NiosII_esercitazione\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Hardware/NiosII_esercitazione.qsys
Progress: Reading input file
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding proc [altera_nios2_gen2 16.1]
Progress: Parameterizing module proc
Progress: Adding push_button [altera_avalon_pio 16.1]
Progress: Parameterizing module push_button
Progress: Adding sliders [altera_avalon_pio 16.1]
Progress: Parameterizing module sliders
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding watchdog [altera_avalon_timer 16.1]
Progress: Parameterizing module watchdog
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NiosII_esercitazione.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NiosII_esercitazione.push_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosII_esercitazione.sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NiosII_esercitazione.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NiosII_esercitazione.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: NiosII_esercitazione.watchdog.resetrequest: No synchronous edges, but has associated clock
Warning: NiosII_esercitazione.watchdog: Interrupt sender watchdog.irq is not connected to an interrupt receiver
Info: NiosII_esercitazione: Generating NiosII_esercitazione "NiosII_esercitazione" for QUARTUS_SYNTH
Info: HEX3_HEX0: Starting RTL generation for module 'NiosII_esercitazione_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_esercitazione_HEX3_HEX0 --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0032_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0032_HEX3_HEX0_gen//NiosII_esercitazione_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: Done RTL generation for module 'NiosII_esercitazione_HEX3_HEX0'
Info: HEX3_HEX0: "NiosII_esercitazione" instantiated altera_avalon_pio "HEX3_HEX0"
Info: HEX5_HEX4: Starting RTL generation for module 'NiosII_esercitazione_HEX5_HEX4'
Info: HEX5_HEX4:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_esercitazione_HEX5_HEX4 --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0033_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0033_HEX5_HEX4_gen//NiosII_esercitazione_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]
Info: HEX5_HEX4: Done RTL generation for module 'NiosII_esercitazione_HEX5_HEX4'
Info: HEX5_HEX4: "NiosII_esercitazione" instantiated altera_avalon_pio "HEX5_HEX4"
Info: LEDs: Starting RTL generation for module 'NiosII_esercitazione_LEDs'
Info: LEDs:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_esercitazione_LEDs --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0034_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0034_LEDs_gen//NiosII_esercitazione_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'NiosII_esercitazione_LEDs'
Info: LEDs: "NiosII_esercitazione" instantiated altera_avalon_pio "LEDs"
Info: jtag_uart_0: Starting RTL generation for module 'NiosII_esercitazione_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosII_esercitazione_jtag_uart_0 --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0035_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0035_jtag_uart_0_gen//NiosII_esercitazione_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'NiosII_esercitazione_jtag_uart_0'
Info: jtag_uart_0: "NiosII_esercitazione" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NiosII_esercitazione_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NiosII_esercitazione_onchip_memory2_0 --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0036_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0036_onchip_memory2_0_gen//NiosII_esercitazione_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NiosII_esercitazione_onchip_memory2_0'
Info: onchip_memory2_0: "NiosII_esercitazione" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: proc: "NiosII_esercitazione" instantiated altera_nios2_gen2 "proc"
Info: push_button: Starting RTL generation for module 'NiosII_esercitazione_push_button'
Info: push_button:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_esercitazione_push_button --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0037_push_button_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0037_push_button_gen//NiosII_esercitazione_push_button_component_configuration.pl  --do_build_sim=0  ]
Info: push_button: Done RTL generation for module 'NiosII_esercitazione_push_button'
Info: push_button: "NiosII_esercitazione" instantiated altera_avalon_pio "push_button"
Info: sliders: Starting RTL generation for module 'NiosII_esercitazione_sliders'
Info: sliders:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosII_esercitazione_sliders --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0038_sliders_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0038_sliders_gen//NiosII_esercitazione_sliders_component_configuration.pl  --do_build_sim=0  ]
Info: sliders: Done RTL generation for module 'NiosII_esercitazione_sliders'
Info: sliders: "NiosII_esercitazione" instantiated altera_avalon_pio "sliders"
Info: sysid_qsys_0: "NiosII_esercitazione" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'NiosII_esercitazione_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosII_esercitazione_timer_0 --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0040_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0040_timer_0_gen//NiosII_esercitazione_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'NiosII_esercitazione_timer_0'
Info: timer_0: "NiosII_esercitazione" instantiated altera_avalon_timer "timer_0"
Info: watchdog: Starting RTL generation for module 'NiosII_esercitazione_watchdog'
Info: watchdog:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosII_esercitazione_watchdog --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0041_watchdog_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0041_watchdog_gen//NiosII_esercitazione_watchdog_component_configuration.pl  --do_build_sim=0  ]
Info: watchdog: Done RTL generation for module 'NiosII_esercitazione_watchdog'
Info: watchdog: "NiosII_esercitazione" instantiated altera_avalon_timer "watchdog"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NiosII_esercitazione" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NiosII_esercitazione" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NiosII_esercitazione" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NiosII_esercitazione_proc_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NiosII_esercitazione_proc_cpu --dir=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/emilio/AppData/Local/Temp/alt7649_5983162959661402538.dir/0044_cpu_gen//NiosII_esercitazione_proc_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.04.28 13:07:53 (*) Starting Nios II generation
Info: cpu: # 2018.04.28 13:07:53 (*)   Checking for plaintext license.
Info: cpu: # 2018.04.28 13:07:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2018.04.28 13:07:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.04.28 13:07:54 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.04.28 13:07:54 (*)   Plaintext license not found.
Info: cpu: # 2018.04.28 13:07:54 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.04.28 13:07:54 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.04.28 13:07:54 (*)   Creating all objects for CPU
Info: cpu: # 2018.04.28 13:07:55 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.04.28 13:07:55 (*)   Creating plain-text RTL
Info: cpu: # 2018.04.28 13:07:56 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NiosII_esercitazione_proc_cpu'
Info: cpu: "proc" instantiated altera_nios2_gen2_unit "cpu"
Info: proc_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "proc_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: proc_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "proc_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/emilio/UNI/Magistrale/Embedded/progetto/DE10_Lite_First_Computer/Hardware/NiosII_esercitazione/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NiosII_esercitazione: Done "NiosII_esercitazione" with 35 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
