// Seed: 1574285745
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    output tri id_9
);
  wire id_11;
endmodule
macromodule module_1 (
    input tri id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wire id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    output tri1 id_11
    , id_20,
    input tri0 id_12,
    output tri id_13,
    output tri id_14,
    output wire id_15,
    input wire id_16,
    output wand id_17,
    input supply0 id_18
);
  wire id_21;
  module_0(
      id_0, id_15, id_7, id_14, id_11, id_3, id_4, id_18, id_0, id_10
  );
endmodule
