Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/MainTF_isim_beh.exe -prj C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/MainTF_beh.prj work.MainTF work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/MP.v" into library work
Analyzing Verilog file "C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/FSM.v" into library work
Analyzing Verilog file "C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/Main.v" into library work
Analyzing Verilog file "C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/MainTF.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/Main.v" Line 17: Target <resultado> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 160492 KB
Fuse CPU Usage: 281 ms
Compiling module FSM
Compiling module MP
Compiling module Main
Compiling module MainTF
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/Dell/Documents/Multiplicador32bIts/Multiplicador32bits/MainTF_isim_beh.exe
Fuse Memory Usage: 164940 KB
Fuse CPU Usage: 312 ms
