<stg><name>fft</name>


<trans_list>

<trans id="791" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="2" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="10" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="12" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="22" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="36" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="36" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="44" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="46" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="47" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="54" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="56" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="57" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="70" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln9_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="70" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %log_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="log_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="32">
<![CDATA[
entry:1 %span_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="span_2_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %real_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %real_twid_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %img_twid_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %img_twid_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:19 %store_ln8 = store i28 512, i28 %span_2_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:20 %store_ln8 = store i4 0, i4 %log_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln8 = br void %for.cond.0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.cond.0:0 %log_0_load = load i4 %log_0

]]></Node>
<StgValue><ssdm name="log_0_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond.0:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.cond.0:2 %icmp_ln8 = icmp_eq  i4 %log_0_load, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond.0:3 %br_ln8 = br i1 %icmp_ln8, void %inner.0, void %for.end55

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
inner.0:0 %span_2_0_load = load i28 %span_2_0

]]></Node>
<StgValue><ssdm name="span_2_0_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="28">
<![CDATA[
inner.0:1 %span_2_0_cast = sext i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="span_2_0_cast"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="4">
<![CDATA[
inner.0:2 %log_0_cast = zext i4 %log_0_load

]]></Node>
<StgValue><ssdm name="log_0_cast"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
inner.0:3 %specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
inner.0:4 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
inner.0:5 %tmp = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %span_2_0_load, i32 10, i32 27

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
inner.0:6 %icmp_ln9 = icmp_slt  i18 %tmp, i18 1

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
inner.0:7 %br_ln9 = br i1 %icmp_ln9, void %for.inc53.0, void %for.body2.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="28">
<![CDATA[
for.body2.0.preheader:0 %trunc_ln10 = trunc i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="28">
<![CDATA[
for.body2.0.preheader:1 %trunc_ln10_1 = trunc i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="28">
<![CDATA[
for.body2.0.preheader:2 %trunc_ln11 = trunc i28 %span_2_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body2.0.preheader:3 %xor_ln11_2 = xor i10 %trunc_ln11, i10 1023

]]></Node>
<StgValue><ssdm name="xor_ln11_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.body2.0.preheader:4 %br_ln4 = br void %fpga_resource_hint.for.body2.5

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0">
<![CDATA[
for.end55:0 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:0 %odd_1_0 = phi i32 %add_ln9, void %for.inc.0, i32 %span_2_0_cast, void %for.body2.0.preheader

]]></Node>
<StgValue><ssdm name="odd_1_0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:2 %trunc_ln10_2 = trunc i32 %odd_1_0

]]></Node>
<StgValue><ssdm name="trunc_ln10_2"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:3 %trunc_ln10_3 = trunc i32 %odd_1_0

]]></Node>
<StgValue><ssdm name="trunc_ln10_3"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:4 %trunc_ln10_4 = trunc i32 %odd_1_0

]]></Node>
<StgValue><ssdm name="trunc_ln10_4"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:6 %or_ln11 = or i8 %trunc_ln10_3, i8 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.5:7 %or_ln11_1 = or i9 %trunc_ln10_2, i9 %trunc_ln10

]]></Node>
<StgValue><ssdm name="or_ln11_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.5:9 %and_ln11 = and i10 %trunc_ln10_4, i10 %xor_ln11_2

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:11 %xor_ln11_3 = xor i8 %or_ln11, i8 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="xor_ln11_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.5:12 %xor_ln11_4 = xor i9 %or_ln11_1, i9 %trunc_ln10

]]></Node>
<StgValue><ssdm name="xor_ln11_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:15 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:17 %zext_ln13 = zext i8 %xor_ln11_3

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:18 %real_0_addr = getelementptr i128 %real_0, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="real_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:19 %real_0_load = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:24 %real_1_addr = getelementptr i128 %real_1, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="real_1_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:25 %real_1_load = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:32 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:34 %zext_ln13_3 = zext i8 %or_ln11

]]></Node>
<StgValue><ssdm name="zext_ln13_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:35 %real_0_addr_1 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="real_0_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:36 %real_0_load_1 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:41 %real_1_addr_1 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="real_1_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:42 %real_1_load_1 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="132" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:5 %or_ln10 = or i32 %odd_1_0, i32 %span_2_0_cast

]]></Node>
<StgValue><ssdm name="or_ln10"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:8 %xor_ln11 = xor i32 %or_ln10, i32 %span_2_0_cast

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:14 %lshr_ln = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.5:16 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:19 %real_0_load = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:20 %zext_ln13_1 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:21 %lshr_ln13 = lshr i128 %real_0_load, i128 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="lshr_ln13"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:22 %trunc_ln13 = trunc i128 %lshr_ln13

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:23 %bitcast_ln13 = bitcast i64 %trunc_ln13

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:25 %real_1_load = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:26 %zext_ln13_2 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln13_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:27 %lshr_ln13_1 = lshr i128 %real_1_load, i128 %zext_ln13_2

]]></Node>
<StgValue><ssdm name="lshr_ln13_1"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:28 %trunc_ln13_1 = trunc i128 %lshr_ln13_1

]]></Node>
<StgValue><ssdm name="trunc_ln13_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:29 %bitcast_ln13_1 = bitcast i64 %trunc_ln13_1

]]></Node>
<StgValue><ssdm name="bitcast_ln13_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.5:30 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13, i64 %bitcast_ln13_1, i23 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:31 %lshr_ln13_2 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln13_2"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.5:33 %shl_ln13_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:36 %real_0_load_1 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:37 %zext_ln13_4 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_4"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:38 %lshr_ln13_3 = lshr i128 %real_0_load_1, i128 %zext_ln13_4

]]></Node>
<StgValue><ssdm name="lshr_ln13_3"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:39 %trunc_ln13_2 = trunc i128 %lshr_ln13_3

]]></Node>
<StgValue><ssdm name="trunc_ln13_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:40 %bitcast_ln13_2 = bitcast i64 %trunc_ln13_2

]]></Node>
<StgValue><ssdm name="bitcast_ln13_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.5:42 %real_1_load_1 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:43 %zext_ln13_6 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln13_6"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:44 %lshr_ln13_5 = lshr i128 %real_1_load_1, i128 %zext_ln13_6

]]></Node>
<StgValue><ssdm name="lshr_ln13_5"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:45 %trunc_ln13_3 = trunc i128 %lshr_ln13_5

]]></Node>
<StgValue><ssdm name="trunc_ln13_3"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:46 %bitcast_ln13_3 = bitcast i64 %trunc_ln13_3

]]></Node>
<StgValue><ssdm name="bitcast_ln13_3"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.5:47 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_2, i64 %bitcast_ln13_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:52 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10, i32 9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="161" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="163" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="165" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="167" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="169" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:48 %temp = dadd i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:49 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:51 %sub = dsub i64 %tmp_2, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.5:10 %zext_ln11 = zext i10 %and_ln11

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:13 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.5:50 %rend6_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6_0"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.5:53 %bitcast_ln14 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.5:54 %zext_ln14 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:55 %shl_ln14 = shl i128 18446744073709551615, i128 %zext_ln14

]]></Node>
<StgValue><ssdm name="shl_ln14"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.5:56 %xor_ln14 = xor i128 %shl_ln14, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln14"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.5:57 %br_ln14 = br i1 %tmp_4, void %arrayidx42.case.0.0, void %arrayidx42.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.0:0 %and_ln14_1 = and i128 %real_0_load_1, i128 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.0.0:1 %zext_ln14_2 = zext i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.0:2 %shl_ln14_2 = shl i128 %zext_ln14_2, i128 %zext_ln14

]]></Node>
<StgValue><ssdm name="shl_ln14_2"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.0:3 %or_ln14_1 = or i128 %and_ln14_1, i128 %shl_ln14_2

]]></Node>
<StgValue><ssdm name="or_ln14_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.0.0:4 %store_ln14 = store i128 %or_ln14_1, i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.0.0:5 %br_ln14 = br void %arrayidx42.exit.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.0:0 %and_ln14 = and i128 %real_1_load_1, i128 %xor_ln14

]]></Node>
<StgValue><ssdm name="and_ln14"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.1.0:1 %zext_ln14_1 = zext i64 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.0:2 %shl_ln14_1 = shl i128 %zext_ln14_1, i128 %zext_ln14

]]></Node>
<StgValue><ssdm name="shl_ln14_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.0:3 %or_ln14 = or i128 %and_ln14, i128 %shl_ln14_1

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.1.0:4 %store_ln14 = store i128 %or_ln14, i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.1.0:5 %br_ln14 = br void %arrayidx42.exit.0

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx42.exit.0:0 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64">
<![CDATA[
arrayidx42.exit.0:1 %bitcast_ln15 = bitcast i64 %temp

]]></Node>
<StgValue><ssdm name="bitcast_ln15"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx42.exit.0:2 %br_ln15 = br i1 %tmp_6, void %arrayidx1.case.0.0, void %arrayidx1.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="196" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.0:0 %real_0_load_2 = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="197" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.0:0 %real_0_load_2 = load i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="real_0_load_2"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.0.0:1 %zext_ln15_2 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:2 %shl_ln15_2 = shl i128 18446744073709551615, i128 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="shl_ln15_2"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:3 %xor_ln15_1 = xor i128 %shl_ln15_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:4 %and_ln15_1 = and i128 %real_0_load_2, i128 %xor_ln15_1

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.0.0:5 %zext_ln15_3 = zext i64 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_3"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:6 %shl_ln15_3 = shl i128 %zext_ln15_3, i128 %zext_ln15_2

]]></Node>
<StgValue><ssdm name="shl_ln15_3"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.0:7 %or_ln15_1 = or i128 %and_ln15_1, i128 %shl_ln15_3

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.0.0:8 %store_ln15 = store i128 %or_ln15_1, i8 %real_0_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0.0:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.0:0 %real_1_load_2 = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load_2"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.1.0:1 %zext_ln15 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:2 %shl_ln15 = shl i128 18446744073709551615, i128 %zext_ln15

]]></Node>
<StgValue><ssdm name="shl_ln15"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:3 %xor_ln15 = xor i128 %shl_ln15, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:4 %and_ln15 = and i128 %real_1_load_2, i128 %xor_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.1.0:5 %zext_ln15_1 = zext i64 %bitcast_ln15

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:6 %shl_ln15_1 = shl i128 %zext_ln15_1, i128 %zext_ln15

]]></Node>
<StgValue><ssdm name="shl_ln15_1"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.0:7 %or_ln15 = or i128 %and_ln15, i128 %shl_ln15_1

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.1.0:8 %store_ln15 = store i128 %or_ln15, i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1.0:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:1 %img_0_addr = getelementptr i128 %img_0, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="img_0_addr"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:2 %img_0_load = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:7 %img_1_addr = getelementptr i128 %img_1, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="img_1_addr"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:8 %img_1_load = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:14 %img_0_addr_1 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="img_0_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:15 %img_0_load_1 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_1"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:20 %img_1_addr_1 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_3

]]></Node>
<StgValue><ssdm name="img_1_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:21 %img_1_load_1 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="225" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.0:0 %real_1_load_2 = load i8 %real_1_addr

]]></Node>
<StgValue><ssdm name="real_1_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:2 %img_0_load = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:3 %zext_ln17 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:4 %lshr_ln17 = lshr i128 %img_0_load, i128 %zext_ln17

]]></Node>
<StgValue><ssdm name="lshr_ln17"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:5 %trunc_ln17 = trunc i128 %lshr_ln17

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:6 %bitcast_ln17 = bitcast i64 %trunc_ln17

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:8 %img_1_load = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:9 %zext_ln17_1 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:10 %lshr_ln17_1 = lshr i128 %img_1_load, i128 %zext_ln17_1

]]></Node>
<StgValue><ssdm name="lshr_ln17_1"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:11 %trunc_ln17_1 = trunc i128 %lshr_ln17_1

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:12 %bitcast_ln17_1 = bitcast i64 %trunc_ln17_1

]]></Node>
<StgValue><ssdm name="bitcast_ln17_1"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:13 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17, i64 %bitcast_ln17_1, i23 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:15 %img_0_load_1 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_1"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:16 %zext_ln17_2 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:17 %lshr_ln17_2 = lshr i128 %img_0_load_1, i128 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="lshr_ln17_2"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:18 %trunc_ln17_2 = trunc i128 %lshr_ln17_2

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:19 %bitcast_ln17_2 = bitcast i64 %trunc_ln17_2

]]></Node>
<StgValue><ssdm name="bitcast_ln17_2"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:21 %img_1_load_1 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:22 %zext_ln17_3 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:23 %lshr_ln17_3 = lshr i128 %img_1_load_1, i128 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="lshr_ln17_3"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:24 %trunc_ln17_3 = trunc i128 %lshr_ln17_3

]]></Node>
<StgValue><ssdm name="trunc_ln17_3"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:25 %bitcast_ln17_3 = bitcast i64 %trunc_ln17_3

]]></Node>
<StgValue><ssdm name="bitcast_ln17_3"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:26 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_2, i64 %bitcast_ln17_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="248" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="250" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="252" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="254" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="256" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:27 %temp_1 = dadd i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:28 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:30 %sub1 = dsub i64 %tmp_s, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:0 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:29 %rend2_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2_0"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:31 %bitcast_ln18 = bitcast i64 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:32 %zext_ln18 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:33 %shl_ln18 = shl i128 18446744073709551615, i128 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:34 %xor_ln18 = xor i128 %shl_ln18, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.3:35 %br_ln18 = br i1 %tmp_4, void %arrayidx164.case.0.0, void %arrayidx164.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.0:0 %and_ln18_1 = and i128 %img_0_load_1, i128 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18_1"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.0.0:1 %zext_ln18_2 = zext i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.0:2 %shl_ln18_2 = shl i128 %zext_ln18_2, i128 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18_2"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.0:3 %or_ln18_1 = or i128 %and_ln18_1, i128 %shl_ln18_2

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.0.0:4 %store_ln18 = store i128 %or_ln18_1, i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.0.0:5 %br_ln18 = br void %arrayidx164.exit.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.0:0 %and_ln18 = and i128 %img_1_load_1, i128 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.1.0:1 %zext_ln18_1 = zext i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.0:2 %shl_ln18_1 = shl i128 %zext_ln18_1, i128 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18_1"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.0:3 %or_ln18 = or i128 %and_ln18, i128 %shl_ln18_1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.1.0:4 %store_ln18 = store i128 %or_ln18, i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.1.0:5 %br_ln18 = br void %arrayidx164.exit.0

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64">
<![CDATA[
arrayidx164.exit.0:0 %bitcast_ln19 = bitcast i64 %temp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx164.exit.0:1 %br_ln19 = br i1 %tmp_6, void %arrayidx143.case.0.0, void %arrayidx143.case.1.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="280" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.0:0 %img_0_load_2 = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="281" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.0:0 %img_0_load_2 = load i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="img_0_load_2"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.0.0:1 %zext_ln19_2 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:2 %shl_ln19_2 = shl i128 18446744073709551615, i128 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="shl_ln19_2"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:3 %xor_ln19_1 = xor i128 %shl_ln19_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19_1"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:4 %and_ln19_1 = and i128 %img_0_load_2, i128 %xor_ln19_1

]]></Node>
<StgValue><ssdm name="and_ln19_1"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.0.0:5 %zext_ln19_3 = zext i64 %bitcast_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_3"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:6 %shl_ln19_3 = shl i128 %zext_ln19_3, i128 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="shl_ln19_3"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.0:7 %or_ln19_1 = or i128 %and_ln19_1, i128 %shl_ln19_3

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.0.0:8 %store_ln19 = store i128 %or_ln19_1, i8 %img_0_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.0.0:9 %br_ln19 = br void %arrayidx143.exit.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.0:0 %img_1_load_2 = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load_2"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.1.0:1 %zext_ln19 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:2 %shl_ln19 = shl i128 18446744073709551615, i128 %zext_ln19

]]></Node>
<StgValue><ssdm name="shl_ln19"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:3 %xor_ln19 = xor i128 %shl_ln19, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:4 %and_ln19 = and i128 %img_1_load_2, i128 %xor_ln19

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.1.0:5 %zext_ln19_1 = zext i64 %bitcast_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:6 %shl_ln19_1 = shl i128 %zext_ln19_1, i128 %zext_ln19

]]></Node>
<StgValue><ssdm name="shl_ln19_1"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.0:7 %or_ln19 = or i128 %and_ln19, i128 %shl_ln19_1

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.1.0:8 %store_ln19 = store i128 %or_ln19, i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.1.0:9 %br_ln19 = br void %arrayidx143.exit.0

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx143.exit.0:0 %shl_ln21 = shl i11 %zext_ln11, i11 %log_0_cast

]]></Node>
<StgValue><ssdm name="shl_ln21"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="11">
<![CDATA[
arrayidx143.exit.0:1 %trunc_ln21 = trunc i11 %shl_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="11">
<![CDATA[
arrayidx143.exit.0:2 %trunc_ln21_1 = trunc i11 %shl_ln21

]]></Node>
<StgValue><ssdm name="trunc_ln21_1"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx143.exit.0:3 %icmp_ln22 = icmp_eq  i10 %trunc_ln21, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx143.exit.0:4 %br_ln22 = br i1 %icmp_ln22, void %fpga_resource_hint.if.then.1, void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:1 %lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %shl_ln21, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:2 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %shl_ln21, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="308" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.0:0 %img_1_load_2 = load i8 %img_1_addr

]]></Node>
<StgValue><ssdm name="img_1_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:4 %zext_ln23 = zext i7 %trunc_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:5 %real_twid_0_addr = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="real_twid_0_addr"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:6 %real_twid_0_load = load i7 %real_twid_0_addr

]]></Node>
<StgValue><ssdm name="real_twid_0_load"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:11 %real_twid_1_addr = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="real_twid_1_addr"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:12 %real_twid_1_load = load i7 %real_twid_1_addr

]]></Node>
<StgValue><ssdm name="real_twid_1_load"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:18 %real_0_load_3 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_3"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:23 %real_1_load_3 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_3"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:31 %img_twid_0_addr = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="img_twid_0_addr"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:32 %img_twid_0_load = load i7 %img_twid_0_addr

]]></Node>
<StgValue><ssdm name="img_twid_0_load"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:37 %img_twid_1_addr = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="img_twid_1_addr"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:38 %img_twid_1_load = load i7 %img_twid_1_addr

]]></Node>
<StgValue><ssdm name="img_twid_1_load"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:44 %img_0_load_3 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_3"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:49 %img_1_load_3 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.if.then.1:3 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_8, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:6 %real_twid_0_load = load i7 %real_twid_0_addr

]]></Node>
<StgValue><ssdm name="real_twid_0_load"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:7 %zext_ln23_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:8 %lshr_ln23 = lshr i128 %real_twid_0_load, i128 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="lshr_ln23"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:9 %trunc_ln23 = trunc i128 %lshr_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:10 %bitcast_ln23 = bitcast i64 %trunc_ln23

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:12 %real_twid_1_load = load i7 %real_twid_1_addr

]]></Node>
<StgValue><ssdm name="real_twid_1_load"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:13 %zext_ln23_2 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:14 %lshr_ln23_1 = lshr i128 %real_twid_1_load, i128 %zext_ln23_2

]]></Node>
<StgValue><ssdm name="lshr_ln23_1"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:15 %trunc_ln23_1 = trunc i128 %lshr_ln23_1

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:16 %bitcast_ln23_1 = bitcast i64 %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.1:17 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23, i64 %bitcast_ln23_1, i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:18 %real_0_load_3 = load i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="real_0_load_3"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:19 %zext_ln23_4 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:20 %lshr_ln23_3 = lshr i128 %real_0_load_3, i128 %zext_ln23_4

]]></Node>
<StgValue><ssdm name="lshr_ln23_3"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:21 %trunc_ln23_2 = trunc i128 %lshr_ln23_3

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:22 %bitcast_ln23_2 = bitcast i64 %trunc_ln23_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_2"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:23 %real_1_load_3 = load i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="real_1_load_3"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:24 %zext_ln23_5 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:25 %lshr_ln23_4 = lshr i128 %real_1_load_3, i128 %zext_ln23_5

]]></Node>
<StgValue><ssdm name="lshr_ln23_4"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:26 %trunc_ln23_3 = trunc i128 %lshr_ln23_4

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:27 %bitcast_ln23_3 = bitcast i64 %trunc_ln23_3

]]></Node>
<StgValue><ssdm name="bitcast_ln23_3"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.1:28 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_2, i64 %bitcast_ln23_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:32 %img_twid_0_load = load i7 %img_twid_0_addr

]]></Node>
<StgValue><ssdm name="img_twid_0_load"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:33 %zext_ln24 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:34 %lshr_ln24 = lshr i128 %img_twid_0_load, i128 %zext_ln24

]]></Node>
<StgValue><ssdm name="lshr_ln24"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:35 %trunc_ln24 = trunc i128 %lshr_ln24

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:36 %bitcast_ln24 = bitcast i64 %trunc_ln24

]]></Node>
<StgValue><ssdm name="bitcast_ln24"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:38 %img_twid_1_load = load i7 %img_twid_1_addr

]]></Node>
<StgValue><ssdm name="img_twid_1_load"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:39 %zext_ln24_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:40 %lshr_ln24_1 = lshr i128 %img_twid_1_load, i128 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="lshr_ln24_1"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:41 %trunc_ln24_1 = trunc i128 %lshr_ln24_1

]]></Node>
<StgValue><ssdm name="trunc_ln24_1"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:42 %bitcast_ln24_1 = bitcast i64 %trunc_ln24_1

]]></Node>
<StgValue><ssdm name="bitcast_ln24_1"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.1:43 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24, i64 %bitcast_ln24_1, i2 %lshr_ln1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:44 %img_0_load_3 = load i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="img_0_load_3"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:45 %zext_ln24_2 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:46 %lshr_ln24_2 = lshr i128 %img_0_load_3, i128 %zext_ln24_2

]]></Node>
<StgValue><ssdm name="lshr_ln24_2"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:47 %trunc_ln24_2 = trunc i128 %lshr_ln24_2

]]></Node>
<StgValue><ssdm name="trunc_ln24_2"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:48 %bitcast_ln24_2 = bitcast i64 %trunc_ln24_2

]]></Node>
<StgValue><ssdm name="bitcast_ln24_2"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:49 %img_1_load_3 = load i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="img_1_load_3"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:50 %zext_ln24_3 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:51 %lshr_ln24_3 = lshr i128 %img_1_load_3, i128 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="lshr_ln24_3"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:52 %trunc_ln24_3 = trunc i128 %lshr_ln24_3

]]></Node>
<StgValue><ssdm name="trunc_ln24_3"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:53 %bitcast_ln24_3 = bitcast i64 %trunc_ln24_3

]]></Node>
<StgValue><ssdm name="bitcast_ln24_3"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.1:54 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_2, i64 %bitcast_ln24_3, i23 %lshr_ln13_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="367" st_id="26" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="375" st_id="28" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="376" st_id="28" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="379" st_id="29" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="380" st_id="29" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="381" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="382" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="383" st_id="30" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:29 %mul = dmul i64 %tmp_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:30 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:55 %mul1 = dmul i64 %tmp_11, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:56 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:59 %mul2 = dmul i64 %tmp_9, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:60 %mul3 = dmul i64 %tmp_11, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="389" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="391" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="392" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="393" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="394" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="395" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="396" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="397" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:57 %temp_2 = dsub i64 %mul, i64 %mul1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:61 %add = dadd i64 %mul2, i64 %mul3

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:62 %bitcast_ln25 = bitcast i64 %add

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="400" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:0 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="401" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.1:58 %rend12_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend12_0"/></StgValue>
</operation>

<operation id="402" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.1:63 %bitcast_ln27 = bitcast i64 %temp_2

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="403" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.1:64 %zext_ln25 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="404" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:65 %shl_ln25 = shl i128 18446744073709551615, i128 %zext_ln25

]]></Node>
<StgValue><ssdm name="shl_ln25"/></StgValue>
</operation>

<operation id="405" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.1:66 %xor_ln25 = xor i128 %shl_ln25, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="406" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.1:67 %br_ln25 = br i1 %tmp_4, void %arrayidx42.case.019.0, void %arrayidx42.case.120.0

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="407" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:0 %and_ln25_1 = and i128 %img_0_load_3, i128 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_1"/></StgValue>
</operation>

<operation id="408" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.0:1 %zext_ln25_2 = zext i64 %bitcast_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="409" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:2 %shl_ln25_2 = shl i128 %zext_ln25_2, i128 %zext_ln25

]]></Node>
<StgValue><ssdm name="shl_ln25_2"/></StgValue>
</operation>

<operation id="410" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:3 %or_ln25_1 = or i128 %and_ln25_1, i128 %shl_ln25_2

]]></Node>
<StgValue><ssdm name="or_ln25_1"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.0:4 %store_ln25 = store i128 %or_ln25_1, i8 %img_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.019.0:5 %zext_ln27_2 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:6 %shl_ln27_2 = shl i128 18446744073709551615, i128 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="shl_ln27_2"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:7 %xor_ln27_1 = xor i128 %shl_ln27_2, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27_1"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:8 %and_ln27_1 = and i128 %real_0_load_3, i128 %xor_ln27_1

]]></Node>
<StgValue><ssdm name="and_ln27_1"/></StgValue>
</operation>

<operation id="416" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.0:9 %zext_ln27_3 = zext i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="417" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:10 %shl_ln27_3 = shl i128 %zext_ln27_3, i128 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="shl_ln27_3"/></StgValue>
</operation>

<operation id="418" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.0:11 %or_ln27_1 = or i128 %and_ln27_1, i128 %shl_ln27_3

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="419" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.0:12 %store_ln27 = store i128 %or_ln27_1, i8 %real_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.019.0:13 %br_ln27 = br void %arrayidx42.exit18.0

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="421" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:0 %and_ln25 = and i128 %img_1_load_3, i128 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="422" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.0:1 %zext_ln25_1 = zext i64 %bitcast_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="423" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:2 %shl_ln25_1 = shl i128 %zext_ln25_1, i128 %zext_ln25

]]></Node>
<StgValue><ssdm name="shl_ln25_1"/></StgValue>
</operation>

<operation id="424" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:3 %or_ln25 = or i128 %and_ln25, i128 %shl_ln25_1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="425" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.0:4 %store_ln25 = store i128 %or_ln25, i8 %img_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="426" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.120.0:5 %zext_ln27 = zext i7 %shl_ln13_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="427" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:6 %shl_ln27 = shl i128 18446744073709551615, i128 %zext_ln27

]]></Node>
<StgValue><ssdm name="shl_ln27"/></StgValue>
</operation>

<operation id="428" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:7 %xor_ln27 = xor i128 %shl_ln27, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="429" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:8 %and_ln27 = and i128 %real_1_load_3, i128 %xor_ln27

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="430" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.0:9 %zext_ln27_1 = zext i64 %bitcast_ln27

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="431" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:10 %shl_ln27_1 = shl i128 %zext_ln27_1, i128 %zext_ln27

]]></Node>
<StgValue><ssdm name="shl_ln27_1"/></StgValue>
</operation>

<operation id="432" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.0:11 %or_ln27 = or i128 %and_ln27, i128 %shl_ln27_1

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="433" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.0:12 %store_ln27 = store i128 %or_ln27, i8 %real_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="434" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.120.0:13 %br_ln27 = br void %arrayidx42.exit18.0

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="435" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.exit18.0:0 %br_ln28 = br void %for.inc.0

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="436" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.0:0 %add_ln9 = add i32 %or_ln10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="437" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.0:1 %tmp_13 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="438" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.0:2 %icmp_ln9_1 = icmp_slt  i22 %tmp_13, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="439" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0:3 %br_ln9 = br i1 %icmp_ln9_1, void %for.inc53.0.loopexit, void %fpga_resource_hint.for.body2.5

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="440" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.0.loopexit:0 %br_ln0 = br void %for.inc53.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="441" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
for.inc53.0:0 %span_2_0_load_1 = load i28 %span_2_0

]]></Node>
<StgValue><ssdm name="span_2_0_load_1"/></StgValue>
</operation>

<operation id="442" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="27" op_0_bw="27" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.0:1 %tmp_14 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="443" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="27">
<![CDATA[
for.inc53.0:2 %sext_ln8 = sext i27 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</operation>

<operation id="444" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.0:3 %or_ln8 = or i4 %log_0_load, i4 1

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="445" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
for.inc53.0:4 %zext_ln9 = zext i4 %or_ln8

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="446" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="17" op_0_bw="17" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.0:5 %tmp_15 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %span_2_0_load_1, i32 11, i32 27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="447" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc53.0:6 %icmp_ln9_2 = icmp_slt  i17 %tmp_15, i17 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_2"/></StgValue>
</operation>

<operation id="448" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53.0:7 %br_ln9 = br i1 %icmp_ln9_2, void %for.inc53.1, void %for.body2.1.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="449" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body2.1.preheader:0 %trunc_ln10_5 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln10_5"/></StgValue>
</operation>

<operation id="450" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body2.1.preheader:1 %trunc_ln10_7 = partselect i8 @_ssdm_op_PartSelect.i8.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln10_7"/></StgValue>
</operation>

<operation id="451" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body2.1.preheader:2 %trunc_ln11_5 = partselect i10 @_ssdm_op_PartSelect.i10.i28.i32.i32, i28 %span_2_0_load_1, i32 1, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln11_5"/></StgValue>
</operation>

<operation id="452" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body2.1.preheader:3 %xor_ln11_5 = xor i10 %trunc_ln11_5, i10 1023

]]></Node>
<StgValue><ssdm name="xor_ln11_5"/></StgValue>
</operation>

<operation id="453" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
for.body2.1.preheader:4 %br_ln4 = br void %fpga_resource_hint.for.body2.51

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="454" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:0 %odd_1_1 = phi i32 %add_ln9_1, void %for.inc.1, i32 %sext_ln8, void %for.body2.1.preheader

]]></Node>
<StgValue><ssdm name="odd_1_1"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:2 %trunc_ln10_6 = trunc i32 %odd_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_6"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:3 %trunc_ln10_8 = trunc i32 %odd_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_8"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:4 %trunc_ln10_9 = trunc i32 %odd_1_1

]]></Node>
<StgValue><ssdm name="trunc_ln10_9"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:6 %or_ln11_2 = or i8 %trunc_ln10_8, i8 %trunc_ln10_7

]]></Node>
<StgValue><ssdm name="or_ln11_2"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.51:7 %or_ln11_3 = or i9 %trunc_ln10_6, i9 %trunc_ln10_5

]]></Node>
<StgValue><ssdm name="or_ln11_3"/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.51:9 %and_ln11_1 = and i10 %trunc_ln10_9, i10 %xor_ln11_5

]]></Node>
<StgValue><ssdm name="and_ln11_1"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:11 %xor_ln11_6 = xor i8 %or_ln11_2, i8 %trunc_ln10_7

]]></Node>
<StgValue><ssdm name="xor_ln11_6"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.body2.51:12 %xor_ln11_7 = xor i9 %or_ln11_3, i9 %trunc_ln10_5

]]></Node>
<StgValue><ssdm name="xor_ln11_7"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:15 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln11_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:17 %zext_ln13_5 = zext i8 %xor_ln11_6

]]></Node>
<StgValue><ssdm name="zext_ln13_5"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:18 %real_0_addr_2 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="real_0_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:19 %real_0_load_4 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_4"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:24 %real_1_addr_2 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="real_1_addr_2"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:25 %real_1_load_4 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_4"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:32 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %or_ln11_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:34 %zext_ln13_7 = zext i8 %or_ln11_2

]]></Node>
<StgValue><ssdm name="zext_ln13_7"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:35 %real_0_addr_3 = getelementptr i128 %real_0, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="real_0_addr_3"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:36 %real_0_load_5 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_5"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:41 %real_1_addr_3 = getelementptr i128 %real_1, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="real_1_addr_3"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:42 %real_1_load_5 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_5"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="475" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:5 %or_ln10_1 = or i32 %odd_1_1, i32 %sext_ln8

]]></Node>
<StgValue><ssdm name="or_ln10_1"/></StgValue>
</operation>

<operation id="476" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:8 %xor_ln11_1 = xor i32 %or_ln10_1, i32 %sext_ln8

]]></Node>
<StgValue><ssdm name="xor_ln11_1"/></StgValue>
</operation>

<operation id="477" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:14 %lshr_ln13_4 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %xor_ln11_1, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln13_4"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.51:16 %shl_ln13_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln13_2"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:19 %real_0_load_4 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_4"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:20 %zext_ln13_8 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln13_8"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:21 %lshr_ln13_7 = lshr i128 %real_0_load_4, i128 %zext_ln13_8

]]></Node>
<StgValue><ssdm name="lshr_ln13_7"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:22 %trunc_ln13_4 = trunc i128 %lshr_ln13_7

]]></Node>
<StgValue><ssdm name="trunc_ln13_4"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:23 %bitcast_ln13_4 = bitcast i64 %trunc_ln13_4

]]></Node>
<StgValue><ssdm name="bitcast_ln13_4"/></StgValue>
</operation>

<operation id="484" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:25 %real_1_load_4 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_4"/></StgValue>
</operation>

<operation id="485" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:26 %zext_ln13_9 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln13_9"/></StgValue>
</operation>

<operation id="486" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:27 %lshr_ln13_8 = lshr i128 %real_1_load_4, i128 %zext_ln13_9

]]></Node>
<StgValue><ssdm name="lshr_ln13_8"/></StgValue>
</operation>

<operation id="487" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:28 %trunc_ln13_5 = trunc i128 %lshr_ln13_8

]]></Node>
<StgValue><ssdm name="trunc_ln13_5"/></StgValue>
</operation>

<operation id="488" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:29 %bitcast_ln13_5 = bitcast i64 %trunc_ln13_5

]]></Node>
<StgValue><ssdm name="bitcast_ln13_5"/></StgValue>
</operation>

<operation id="489" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.51:30 %tmp_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_4, i64 %bitcast_ln13_5, i23 %lshr_ln13_4

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>

<operation id="490" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:31 %lshr_ln13_6 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %or_ln10_1, i32 9, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln13_6"/></StgValue>
</operation>

<operation id="491" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.body2.51:33 %shl_ln13_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln13_3"/></StgValue>
</operation>

<operation id="492" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:36 %real_0_load_5 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_5"/></StgValue>
</operation>

<operation id="493" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:37 %zext_ln13_10 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln13_10"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:38 %lshr_ln13_9 = lshr i128 %real_0_load_5, i128 %zext_ln13_10

]]></Node>
<StgValue><ssdm name="lshr_ln13_9"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:39 %trunc_ln13_6 = trunc i128 %lshr_ln13_9

]]></Node>
<StgValue><ssdm name="trunc_ln13_6"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:40 %bitcast_ln13_6 = bitcast i64 %trunc_ln13_6

]]></Node>
<StgValue><ssdm name="bitcast_ln13_6"/></StgValue>
</operation>

<operation id="497" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.for.body2.51:42 %real_1_load_5 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_5"/></StgValue>
</operation>

<operation id="498" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:43 %zext_ln13_11 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln13_11"/></StgValue>
</operation>

<operation id="499" st_id="38" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:44 %lshr_ln13_10 = lshr i128 %real_1_load_5, i128 %zext_ln13_11

]]></Node>
<StgValue><ssdm name="lshr_ln13_10"/></StgValue>
</operation>

<operation id="500" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:45 %trunc_ln13_7 = trunc i128 %lshr_ln13_10

]]></Node>
<StgValue><ssdm name="trunc_ln13_7"/></StgValue>
</operation>

<operation id="501" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:46 %bitcast_ln13_7 = bitcast i64 %trunc_ln13_7

]]></Node>
<StgValue><ssdm name="bitcast_ln13_7"/></StgValue>
</operation>

<operation id="502" st_id="38" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.for.body2.51:47 %tmp_5_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln13_6, i64 %bitcast_ln13_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="503" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:52 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln10_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="504" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="505" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="506" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="508" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="509" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="510" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="511" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="512" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:48 %temp_s = dadd i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="temp_s"/></StgValue>
</operation>

<operation id="513" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:49 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_s, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="514" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:51 %sub_1 = dsub i64 %tmp_2_1, i64 %tmp_5_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="515" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:1 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="516" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.body2.51:10 %zext_ln11_1 = zext i10 %and_ln11_1

]]></Node>
<StgValue><ssdm name="zext_ln11_1"/></StgValue>
</operation>

<operation id="517" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:13 %rbegin5_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin5_1"/></StgValue>
</operation>

<operation id="518" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body2.51:50 %rend6_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5_1

]]></Node>
<StgValue><ssdm name="rend6_1"/></StgValue>
</operation>

<operation id="519" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.body2.51:53 %bitcast_ln14_1 = bitcast i64 %sub_1

]]></Node>
<StgValue><ssdm name="bitcast_ln14_1"/></StgValue>
</operation>

<operation id="520" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.body2.51:54 %zext_ln14_3 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="521" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:55 %shl_ln14_3 = shl i128 18446744073709551615, i128 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="shl_ln14_3"/></StgValue>
</operation>

<operation id="522" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.for.body2.51:56 %xor_ln14_1 = xor i128 %shl_ln14_3, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln14_1"/></StgValue>
</operation>

<operation id="523" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body2.51:57 %br_ln14 = br i1 %tmp_18, void %arrayidx42.case.0.1, void %arrayidx42.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="524" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.1:0 %and_ln14_3 = and i128 %real_0_load_5, i128 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14_3"/></StgValue>
</operation>

<operation id="525" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.0.1:1 %zext_ln14_5 = zext i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="526" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.1:2 %shl_ln14_5 = shl i128 %zext_ln14_5, i128 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="shl_ln14_5"/></StgValue>
</operation>

<operation id="527" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.0.1:3 %or_ln14_3 = or i128 %and_ln14_3, i128 %shl_ln14_5

]]></Node>
<StgValue><ssdm name="or_ln14_3"/></StgValue>
</operation>

<operation id="528" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.0.1:4 %store_ln14 = store i128 %or_ln14_3, i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="529" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.0.1:5 %br_ln14 = br void %arrayidx42.exit.1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="530" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.1:0 %and_ln14_2 = and i128 %real_1_load_5, i128 %xor_ln14_1

]]></Node>
<StgValue><ssdm name="and_ln14_2"/></StgValue>
</operation>

<operation id="531" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.1.1:1 %zext_ln14_4 = zext i64 %bitcast_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="532" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.1:2 %shl_ln14_4 = shl i128 %zext_ln14_4, i128 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="shl_ln14_4"/></StgValue>
</operation>

<operation id="533" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.1.1:3 %or_ln14_2 = or i128 %and_ln14_2, i128 %shl_ln14_4

]]></Node>
<StgValue><ssdm name="or_ln14_2"/></StgValue>
</operation>

<operation id="534" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx42.case.1.1:4 %store_ln14 = store i128 %or_ln14_2, i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="535" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.1.1:5 %br_ln14 = br void %arrayidx42.exit.1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="536" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx42.exit.1:0 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln11_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="537" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="64">
<![CDATA[
arrayidx42.exit.1:1 %bitcast_ln15_1 = bitcast i64 %temp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln15_1"/></StgValue>
</operation>

<operation id="538" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx42.exit.1:2 %br_ln15 = br i1 %tmp_19, void %arrayidx1.case.0.1, void %arrayidx1.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="539" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.1:0 %real_0_load_6 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="540" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.0.1:0 %real_0_load_6 = load i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="real_0_load_6"/></StgValue>
</operation>

<operation id="541" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.0.1:1 %zext_ln15_6 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="542" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:2 %shl_ln15_6 = shl i128 18446744073709551615, i128 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="shl_ln15_6"/></StgValue>
</operation>

<operation id="543" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:3 %xor_ln15_3 = xor i128 %shl_ln15_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15_3"/></StgValue>
</operation>

<operation id="544" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:4 %and_ln15_3 = and i128 %real_0_load_6, i128 %xor_ln15_3

]]></Node>
<StgValue><ssdm name="and_ln15_3"/></StgValue>
</operation>

<operation id="545" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.0.1:5 %zext_ln15_7 = zext i64 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="546" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:6 %shl_ln15_7 = shl i128 %zext_ln15_7, i128 %zext_ln15_6

]]></Node>
<StgValue><ssdm name="shl_ln15_7"/></StgValue>
</operation>

<operation id="547" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.0.1:7 %or_ln15_3 = or i128 %and_ln15_3, i128 %shl_ln15_7

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="548" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.0.1:8 %store_ln15 = store i128 %or_ln15_3, i8 %real_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="549" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0.1:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="550" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.1:0 %real_1_load_6 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_6"/></StgValue>
</operation>

<operation id="551" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="128" op_0_bw="7">
<![CDATA[
arrayidx1.case.1.1:1 %zext_ln15_4 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="552" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:2 %shl_ln15_4 = shl i128 18446744073709551615, i128 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="shl_ln15_4"/></StgValue>
</operation>

<operation id="553" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:3 %xor_ln15_2 = xor i128 %shl_ln15_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln15_2"/></StgValue>
</operation>

<operation id="554" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:4 %and_ln15_2 = and i128 %real_1_load_6, i128 %xor_ln15_2

]]></Node>
<StgValue><ssdm name="and_ln15_2"/></StgValue>
</operation>

<operation id="555" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="128" op_0_bw="64">
<![CDATA[
arrayidx1.case.1.1:5 %zext_ln15_5 = zext i64 %bitcast_ln15_1

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="556" st_id="46" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:6 %shl_ln15_5 = shl i128 %zext_ln15_5, i128 %zext_ln15_4

]]></Node>
<StgValue><ssdm name="shl_ln15_5"/></StgValue>
</operation>

<operation id="557" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx1.case.1.1:7 %or_ln15_2 = or i128 %and_ln15_2, i128 %shl_ln15_5

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="558" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx1.case.1.1:8 %store_ln15 = store i128 %or_ln15_2, i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="559" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1.1:9 %br_ln15 = br void %fpga_resource_hint.arrayidx1.exit.31

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="560" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:1 %img_0_addr_2 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="img_0_addr_2"/></StgValue>
</operation>

<operation id="561" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:2 %img_0_load_4 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_4"/></StgValue>
</operation>

<operation id="562" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:7 %img_1_addr_2 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_5

]]></Node>
<StgValue><ssdm name="img_1_addr_2"/></StgValue>
</operation>

<operation id="563" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:8 %img_1_load_4 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_4"/></StgValue>
</operation>

<operation id="564" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:14 %img_0_addr_3 = getelementptr i128 %img_0, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="img_0_addr_3"/></StgValue>
</operation>

<operation id="565" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:15 %img_0_load_5 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_5"/></StgValue>
</operation>

<operation id="566" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:20 %img_1_addr_3 = getelementptr i128 %img_1, i64 0, i64 %zext_ln13_7

]]></Node>
<StgValue><ssdm name="img_1_addr_3"/></StgValue>
</operation>

<operation id="567" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:21 %img_1_load_5 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="568" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx1.case.1.1:0 %real_1_load_6 = load i8 %real_1_addr_2

]]></Node>
<StgValue><ssdm name="real_1_load_6"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="569" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:2 %img_0_load_4 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_4"/></StgValue>
</operation>

<operation id="570" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:3 %zext_ln17_4 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="571" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:4 %lshr_ln17_4 = lshr i128 %img_0_load_4, i128 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="lshr_ln17_4"/></StgValue>
</operation>

<operation id="572" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:5 %trunc_ln17_4 = trunc i128 %lshr_ln17_4

]]></Node>
<StgValue><ssdm name="trunc_ln17_4"/></StgValue>
</operation>

<operation id="573" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:6 %bitcast_ln17_4 = bitcast i64 %trunc_ln17_4

]]></Node>
<StgValue><ssdm name="bitcast_ln17_4"/></StgValue>
</operation>

<operation id="574" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:8 %img_1_load_4 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_4"/></StgValue>
</operation>

<operation id="575" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:9 %zext_ln17_5 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="576" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:10 %lshr_ln17_5 = lshr i128 %img_1_load_4, i128 %zext_ln17_5

]]></Node>
<StgValue><ssdm name="lshr_ln17_5"/></StgValue>
</operation>

<operation id="577" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:11 %trunc_ln17_5 = trunc i128 %lshr_ln17_5

]]></Node>
<StgValue><ssdm name="trunc_ln17_5"/></StgValue>
</operation>

<operation id="578" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:12 %bitcast_ln17_5 = bitcast i64 %trunc_ln17_5

]]></Node>
<StgValue><ssdm name="bitcast_ln17_5"/></StgValue>
</operation>

<operation id="579" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:13 %tmp_11_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_4, i64 %bitcast_ln17_5, i23 %lshr_ln13_4

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="580" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:15 %img_0_load_5 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_5"/></StgValue>
</operation>

<operation id="581" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:16 %zext_ln17_6 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="582" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:17 %lshr_ln17_6 = lshr i128 %img_0_load_5, i128 %zext_ln17_6

]]></Node>
<StgValue><ssdm name="lshr_ln17_6"/></StgValue>
</operation>

<operation id="583" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:18 %trunc_ln17_6 = trunc i128 %lshr_ln17_6

]]></Node>
<StgValue><ssdm name="trunc_ln17_6"/></StgValue>
</operation>

<operation id="584" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:19 %bitcast_ln17_6 = bitcast i64 %trunc_ln17_6

]]></Node>
<StgValue><ssdm name="bitcast_ln17_6"/></StgValue>
</operation>

<operation id="585" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="128" op_0_bw="8">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:21 %img_1_load_5 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_5"/></StgValue>
</operation>

<operation id="586" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:22 %zext_ln17_7 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln17_7"/></StgValue>
</operation>

<operation id="587" st_id="48" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:23 %lshr_ln17_7 = lshr i128 %img_1_load_5, i128 %zext_ln17_7

]]></Node>
<StgValue><ssdm name="lshr_ln17_7"/></StgValue>
</operation>

<operation id="588" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:24 %trunc_ln17_7 = trunc i128 %lshr_ln17_7

]]></Node>
<StgValue><ssdm name="trunc_ln17_7"/></StgValue>
</operation>

<operation id="589" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:25 %bitcast_ln17_7 = bitcast i64 %trunc_ln17_7

]]></Node>
<StgValue><ssdm name="bitcast_ln17_7"/></StgValue>
</operation>

<operation id="590" st_id="48" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:26 %tmp_14_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln17_6, i64 %bitcast_ln17_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="591" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="592" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="593" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="594" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="595" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="596" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="597" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="598" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="599" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:27 %temp_1_1 = dadd i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="600" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:28 %specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i64 %temp_1_1, i64 508, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln5"/></StgValue>
</operation>

<operation id="601" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:30 %sub1_1 = dsub i64 %tmp_11_1, i64 %tmp_14_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>

<operation id="602" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:31 %bitcast_ln18_1 = bitcast i64 %sub1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="603" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:0 %rbegin1_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1_1"/></StgValue>
</operation>

<operation id="604" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:29 %rend2_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1_1

]]></Node>
<StgValue><ssdm name="rend2_1"/></StgValue>
</operation>

<operation id="605" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:32 %zext_ln18_3 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="606" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:33 %shl_ln18_3 = shl i128 18446744073709551615, i128 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_3"/></StgValue>
</operation>

<operation id="607" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:34 %xor_ln18_1 = xor i128 %shl_ln18_3, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="608" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.arrayidx1.exit.31:35 %br_ln18 = br i1 %tmp_18, void %arrayidx164.case.0.1, void %arrayidx164.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="609" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.1:0 %and_ln18_3 = and i128 %img_0_load_5, i128 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_3"/></StgValue>
</operation>

<operation id="610" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.0.1:1 %zext_ln18_5 = zext i64 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="611" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.1:2 %shl_ln18_5 = shl i128 %zext_ln18_5, i128 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_5"/></StgValue>
</operation>

<operation id="612" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.0.1:3 %or_ln18_3 = or i128 %and_ln18_3, i128 %shl_ln18_5

]]></Node>
<StgValue><ssdm name="or_ln18_3"/></StgValue>
</operation>

<operation id="613" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.0.1:4 %store_ln18 = store i128 %or_ln18_3, i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="614" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.0.1:5 %br_ln18 = br void %arrayidx164.exit.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="615" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.1:0 %and_ln18_2 = and i128 %img_1_load_5, i128 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="and_ln18_2"/></StgValue>
</operation>

<operation id="616" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="64">
<![CDATA[
arrayidx164.case.1.1:1 %zext_ln18_4 = zext i64 %bitcast_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="617" st_id="54" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.1:2 %shl_ln18_4 = shl i128 %zext_ln18_4, i128 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_4"/></StgValue>
</operation>

<operation id="618" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx164.case.1.1:3 %or_ln18_2 = or i128 %and_ln18_2, i128 %shl_ln18_4

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="619" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx164.case.1.1:4 %store_ln18 = store i128 %or_ln18_2, i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="620" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
arrayidx164.case.1.1:5 %br_ln18 = br void %arrayidx164.exit.1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="621" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="64">
<![CDATA[
arrayidx164.exit.1:0 %bitcast_ln19_1 = bitcast i64 %temp_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln19_1"/></StgValue>
</operation>

<operation id="622" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx164.exit.1:1 %br_ln19 = br i1 %tmp_19, void %arrayidx143.case.0.1, void %arrayidx143.case.1.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="623" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.1:0 %img_0_load_6 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="624" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.0.1:0 %img_0_load_6 = load i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="img_0_load_6"/></StgValue>
</operation>

<operation id="625" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.0.1:1 %zext_ln19_6 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln19_6"/></StgValue>
</operation>

<operation id="626" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:2 %shl_ln19_6 = shl i128 18446744073709551615, i128 %zext_ln19_6

]]></Node>
<StgValue><ssdm name="shl_ln19_6"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:3 %xor_ln19_3 = xor i128 %shl_ln19_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19_3"/></StgValue>
</operation>

<operation id="628" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:4 %and_ln19_3 = and i128 %img_0_load_6, i128 %xor_ln19_3

]]></Node>
<StgValue><ssdm name="and_ln19_3"/></StgValue>
</operation>

<operation id="629" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.0.1:5 %zext_ln19_7 = zext i64 %bitcast_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_7"/></StgValue>
</operation>

<operation id="630" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:6 %shl_ln19_7 = shl i128 %zext_ln19_7, i128 %zext_ln19_6

]]></Node>
<StgValue><ssdm name="shl_ln19_7"/></StgValue>
</operation>

<operation id="631" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.0.1:7 %or_ln19_3 = or i128 %and_ln19_3, i128 %shl_ln19_7

]]></Node>
<StgValue><ssdm name="or_ln19_3"/></StgValue>
</operation>

<operation id="632" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.0.1:8 %store_ln19 = store i128 %or_ln19_3, i8 %img_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="633" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.0.1:9 %br_ln19 = br void %arrayidx143.exit.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="634" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.1:0 %img_1_load_6 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_6"/></StgValue>
</operation>

<operation id="635" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="128" op_0_bw="7">
<![CDATA[
arrayidx143.case.1.1:1 %zext_ln19_4 = zext i7 %shl_ln13_2

]]></Node>
<StgValue><ssdm name="zext_ln19_4"/></StgValue>
</operation>

<operation id="636" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:2 %shl_ln19_4 = shl i128 18446744073709551615, i128 %zext_ln19_4

]]></Node>
<StgValue><ssdm name="shl_ln19_4"/></StgValue>
</operation>

<operation id="637" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:3 %xor_ln19_2 = xor i128 %shl_ln19_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln19_2"/></StgValue>
</operation>

<operation id="638" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:4 %and_ln19_2 = and i128 %img_1_load_6, i128 %xor_ln19_2

]]></Node>
<StgValue><ssdm name="and_ln19_2"/></StgValue>
</operation>

<operation id="639" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="128" op_0_bw="64">
<![CDATA[
arrayidx143.case.1.1:5 %zext_ln19_5 = zext i64 %bitcast_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_5"/></StgValue>
</operation>

<operation id="640" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:6 %shl_ln19_5 = shl i128 %zext_ln19_5, i128 %zext_ln19_4

]]></Node>
<StgValue><ssdm name="shl_ln19_5"/></StgValue>
</operation>

<operation id="641" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx143.case.1.1:7 %or_ln19_2 = or i128 %and_ln19_2, i128 %shl_ln19_5

]]></Node>
<StgValue><ssdm name="or_ln19_2"/></StgValue>
</operation>

<operation id="642" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx143.case.1.1:8 %store_ln19 = store i128 %or_ln19_2, i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="643" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
arrayidx143.case.1.1:9 %br_ln19 = br void %arrayidx143.exit.1

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="644" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx143.exit.1:0 %shl_ln21_1 = shl i16 %zext_ln11_1, i16 %zext_ln9

]]></Node>
<StgValue><ssdm name="shl_ln21_1"/></StgValue>
</operation>

<operation id="645" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="16">
<![CDATA[
arrayidx143.exit.1:1 %trunc_ln21_2 = trunc i16 %shl_ln21_1

]]></Node>
<StgValue><ssdm name="trunc_ln21_2"/></StgValue>
</operation>

<operation id="646" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="16">
<![CDATA[
arrayidx143.exit.1:2 %trunc_ln21_3 = trunc i16 %shl_ln21_1

]]></Node>
<StgValue><ssdm name="trunc_ln21_3"/></StgValue>
</operation>

<operation id="647" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx143.exit.1:3 %icmp_ln22_1 = icmp_eq  i10 %trunc_ln21_2, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="648" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx143.exit.1:4 %br_ln22 = br i1 %icmp_ln22_1, void %fpga_resource_hint.if.then.11, void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="649" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.if.then.11:1 %lshr_ln23_2 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %shl_ln21_1, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln23_2"/></StgValue>
</operation>

<operation id="650" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.11:2 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %shl_ln21_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="651" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="128" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx143.case.1.1:0 %img_1_load_6 = load i8 %img_1_addr_2

]]></Node>
<StgValue><ssdm name="img_1_load_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="652" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:4 %zext_ln23_3 = zext i7 %trunc_ln21_3

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="653" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:5 %real_twid_0_addr_1 = getelementptr i128 %real_twid_0, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="real_twid_0_addr_1"/></StgValue>
</operation>

<operation id="654" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:6 %real_twid_0_load_1 = load i7 %real_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_0_load_1"/></StgValue>
</operation>

<operation id="655" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:11 %real_twid_1_addr_1 = getelementptr i128 %real_twid_1, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="real_twid_1_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:12 %real_twid_1_load_1 = load i7 %real_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_1_load_1"/></StgValue>
</operation>

<operation id="657" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:18 %real_0_load_7 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_7"/></StgValue>
</operation>

<operation id="658" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:23 %real_1_load_7 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_7"/></StgValue>
</operation>

<operation id="659" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:31 %img_twid_0_addr_1 = getelementptr i128 %img_twid_0, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="img_twid_0_addr_1"/></StgValue>
</operation>

<operation id="660" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:32 %img_twid_0_load_1 = load i7 %img_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_0_load_1"/></StgValue>
</operation>

<operation id="661" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:37 %img_twid_1_addr_1 = getelementptr i128 %img_twid_1, i64 0, i64 %zext_ln23_3

]]></Node>
<StgValue><ssdm name="img_twid_1_addr_1"/></StgValue>
</operation>

<operation id="662" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:38 %img_twid_1_load_1 = load i7 %img_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_1_load_1"/></StgValue>
</operation>

<operation id="663" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:44 %img_0_load_7 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_7"/></StgValue>
</operation>

<operation id="664" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:49 %img_1_load_7 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_7"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="665" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
fpga_resource_hint.if.then.11:3 %shl_ln23_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_20, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln23_1"/></StgValue>
</operation>

<operation id="666" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:6 %real_twid_0_load_1 = load i7 %real_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_0_load_1"/></StgValue>
</operation>

<operation id="667" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:7 %zext_ln23_6 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="668" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:8 %lshr_ln23_5 = lshr i128 %real_twid_0_load_1, i128 %zext_ln23_6

]]></Node>
<StgValue><ssdm name="lshr_ln23_5"/></StgValue>
</operation>

<operation id="669" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:9 %trunc_ln23_4 = trunc i128 %lshr_ln23_5

]]></Node>
<StgValue><ssdm name="trunc_ln23_4"/></StgValue>
</operation>

<operation id="670" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:10 %bitcast_ln23_4 = bitcast i64 %trunc_ln23_4

]]></Node>
<StgValue><ssdm name="bitcast_ln23_4"/></StgValue>
</operation>

<operation id="671" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:12 %real_twid_1_load_1 = load i7 %real_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="real_twid_1_load_1"/></StgValue>
</operation>

<operation id="672" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:13 %zext_ln23_7 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="673" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:14 %lshr_ln23_6 = lshr i128 %real_twid_1_load_1, i128 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="lshr_ln23_6"/></StgValue>
</operation>

<operation id="674" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:15 %trunc_ln23_5 = trunc i128 %lshr_ln23_6

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="675" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:16 %bitcast_ln23_5 = bitcast i64 %trunc_ln23_5

]]></Node>
<StgValue><ssdm name="bitcast_ln23_5"/></StgValue>
</operation>

<operation id="676" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.11:17 %tmp_21_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln23_4, i64 %bitcast_ln23_5, i2 %lshr_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="677" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:18 %real_0_load_7 = load i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="real_0_load_7"/></StgValue>
</operation>

<operation id="678" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:19 %zext_ln23_8 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="679" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:20 %lshr_ln23_7 = lshr i128 %real_0_load_7, i128 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="lshr_ln23_7"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:21 %trunc_ln23_6 = trunc i128 %lshr_ln23_7

]]></Node>
<StgValue><ssdm name="trunc_ln23_6"/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:22 %bitcast_ln23_6 = bitcast i64 %trunc_ln23_6

]]></Node>
<StgValue><ssdm name="bitcast_ln23_6"/></StgValue>
</operation>

<operation id="682" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:23 %real_1_load_7 = load i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="real_1_load_7"/></StgValue>
</operation>

<operation id="683" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:24 %zext_ln23_9 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="684" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:25 %lshr_ln23_8 = lshr i128 %real_1_load_7, i128 %zext_ln23_9

]]></Node>
<StgValue><ssdm name="lshr_ln23_8"/></StgValue>
</operation>

<operation id="685" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:26 %trunc_ln23_7 = trunc i128 %lshr_ln23_8

]]></Node>
<StgValue><ssdm name="trunc_ln23_7"/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:27 %bitcast_ln23_7 = bitcast i64 %trunc_ln23_7

]]></Node>
<StgValue><ssdm name="bitcast_ln23_7"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.11:28 %tmp_24_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln23_6, i64 %bitcast_ln23_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="688" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:32 %img_twid_0_load_1 = load i7 %img_twid_0_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_0_load_1"/></StgValue>
</operation>

<operation id="689" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:33 %zext_ln24_4 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="690" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:34 %lshr_ln24_4 = lshr i128 %img_twid_0_load_1, i128 %zext_ln24_4

]]></Node>
<StgValue><ssdm name="lshr_ln24_4"/></StgValue>
</operation>

<operation id="691" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:35 %trunc_ln24_4 = trunc i128 %lshr_ln24_4

]]></Node>
<StgValue><ssdm name="trunc_ln24_4"/></StgValue>
</operation>

<operation id="692" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:36 %bitcast_ln24_4 = bitcast i64 %trunc_ln24_4

]]></Node>
<StgValue><ssdm name="bitcast_ln24_4"/></StgValue>
</operation>

<operation id="693" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:38 %img_twid_1_load_1 = load i7 %img_twid_1_addr_1

]]></Node>
<StgValue><ssdm name="img_twid_1_load_1"/></StgValue>
</operation>

<operation id="694" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:39 %zext_ln24_5 = zext i7 %shl_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="695" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:40 %lshr_ln24_5 = lshr i128 %img_twid_1_load_1, i128 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="lshr_ln24_5"/></StgValue>
</operation>

<operation id="696" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:41 %trunc_ln24_5 = trunc i128 %lshr_ln24_5

]]></Node>
<StgValue><ssdm name="trunc_ln24_5"/></StgValue>
</operation>

<operation id="697" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:42 %bitcast_ln24_5 = bitcast i64 %trunc_ln24_5

]]></Node>
<StgValue><ssdm name="bitcast_ln24_5"/></StgValue>
</operation>

<operation id="698" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="2">
<![CDATA[
fpga_resource_hint.if.then.11:43 %tmp_27_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i2, i64 %bitcast_ln24_4, i64 %bitcast_ln24_5, i2 %lshr_ln23_2

]]></Node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="699" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:44 %img_0_load_7 = load i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="img_0_load_7"/></StgValue>
</operation>

<operation id="700" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:45 %zext_ln24_6 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln24_6"/></StgValue>
</operation>

<operation id="701" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:46 %lshr_ln24_6 = lshr i128 %img_0_load_7, i128 %zext_ln24_6

]]></Node>
<StgValue><ssdm name="lshr_ln24_6"/></StgValue>
</operation>

<operation id="702" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:47 %trunc_ln24_6 = trunc i128 %lshr_ln24_6

]]></Node>
<StgValue><ssdm name="trunc_ln24_6"/></StgValue>
</operation>

<operation id="703" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:48 %bitcast_ln24_6 = bitcast i64 %trunc_ln24_6

]]></Node>
<StgValue><ssdm name="bitcast_ln24_6"/></StgValue>
</operation>

<operation id="704" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="128" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:49 %img_1_load_7 = load i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="img_1_load_7"/></StgValue>
</operation>

<operation id="705" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:50 %zext_ln24_7 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln24_7"/></StgValue>
</operation>

<operation id="706" st_id="59" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:51 %lshr_ln24_7 = lshr i128 %img_1_load_7, i128 %zext_ln24_7

]]></Node>
<StgValue><ssdm name="lshr_ln24_7"/></StgValue>
</operation>

<operation id="707" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:52 %trunc_ln24_7 = trunc i128 %lshr_ln24_7

]]></Node>
<StgValue><ssdm name="trunc_ln24_7"/></StgValue>
</operation>

<operation id="708" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:53 %bitcast_ln24_7 = bitcast i64 %trunc_ln24_7

]]></Node>
<StgValue><ssdm name="bitcast_ln24_7"/></StgValue>
</operation>

<operation id="709" st_id="59" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="23">
<![CDATA[
fpga_resource_hint.if.then.11:54 %tmp_30_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i23, i64 %bitcast_ln24_6, i64 %bitcast_ln24_7, i23 %lshr_ln13_6

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="710" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="711" st_id="60" stage="5" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="712" st_id="60" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="713" st_id="60" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="714" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="715" st_id="61" stage="4" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="716" st_id="61" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="717" st_id="61" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="718" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="719" st_id="62" stage="3" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="720" st_id="62" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="721" st_id="62" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="722" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="723" st_id="63" stage="2" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="724" st_id="63" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="725" st_id="63" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="726" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:29 %mul_1 = dmul i64 %tmp_21_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="727" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:30 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="728" st_id="64" stage="1" lat="5">
<core>DMul_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:55 %mul1_1 = dmul i64 %tmp_27_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="729" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:56 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1_1, i64 510, i64 12, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="730" st_id="64" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:59 %mul2_1 = dmul i64 %tmp_21_1, i64 %tmp_30_1

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="731" st_id="64" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:60 %mul3_1 = dmul i64 %tmp_27_1, i64 %tmp_24_1

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="732" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="733" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="734" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="735" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="736" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="737" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="738" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="739" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="740" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:57 %temp_2_1 = dsub i64 %mul_1, i64 %mul1_1

]]></Node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="741" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:61 %add_1 = dadd i64 %mul2_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="742" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:63 %bitcast_ln27_1 = bitcast i64 %temp_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:0 %rbegin2_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin2_1"/></StgValue>
</operation>

<operation id="744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.then.11:58 %rend12_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin2_1

]]></Node>
<StgValue><ssdm name="rend12_1"/></StgValue>
</operation>

<operation id="745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64">
<![CDATA[
fpga_resource_hint.if.then.11:62 %bitcast_ln25_1 = bitcast i64 %add_1

]]></Node>
<StgValue><ssdm name="bitcast_ln25_1"/></StgValue>
</operation>

<operation id="746" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="128" op_0_bw="7">
<![CDATA[
fpga_resource_hint.if.then.11:64 %zext_ln25_3 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="747" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:65 %shl_ln25_3 = shl i128 18446744073709551615, i128 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="shl_ln25_3"/></StgValue>
</operation>

<operation id="748" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
fpga_resource_hint.if.then.11:66 %xor_ln25_1 = xor i128 %shl_ln25_3, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln25_1"/></StgValue>
</operation>

<operation id="749" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.if.then.11:67 %br_ln25 = br i1 %tmp_18, void %arrayidx42.case.019.1, void %arrayidx42.case.120.1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="750" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:0 %and_ln25_3 = and i128 %img_0_load_7, i128 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25_3"/></StgValue>
</operation>

<operation id="751" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.1:1 %zext_ln25_5 = zext i64 %bitcast_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="752" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:2 %shl_ln25_5 = shl i128 %zext_ln25_5, i128 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="shl_ln25_5"/></StgValue>
</operation>

<operation id="753" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:3 %or_ln25_3 = or i128 %and_ln25_3, i128 %shl_ln25_5

]]></Node>
<StgValue><ssdm name="or_ln25_3"/></StgValue>
</operation>

<operation id="754" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.1:4 %store_ln25 = store i128 %or_ln25_3, i8 %img_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="755" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.019.1:5 %zext_ln27_6 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="756" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:6 %shl_ln27_6 = shl i128 18446744073709551615, i128 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="shl_ln27_6"/></StgValue>
</operation>

<operation id="757" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:7 %xor_ln27_3 = xor i128 %shl_ln27_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27_3"/></StgValue>
</operation>

<operation id="758" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:8 %and_ln27_3 = and i128 %real_0_load_7, i128 %xor_ln27_3

]]></Node>
<StgValue><ssdm name="and_ln27_3"/></StgValue>
</operation>

<operation id="759" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.019.1:9 %zext_ln27_7 = zext i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="760" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:10 %shl_ln27_7 = shl i128 %zext_ln27_7, i128 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="shl_ln27_7"/></StgValue>
</operation>

<operation id="761" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.019.1:11 %or_ln27_3 = or i128 %and_ln27_3, i128 %shl_ln27_7

]]></Node>
<StgValue><ssdm name="or_ln27_3"/></StgValue>
</operation>

<operation id="762" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.019.1:12 %store_ln27 = store i128 %or_ln27_3, i8 %real_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="763" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="0"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.019.1:13 %br_ln27 = br void %arrayidx42.exit18.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="764" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:0 %and_ln25_2 = and i128 %img_1_load_7, i128 %xor_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25_2"/></StgValue>
</operation>

<operation id="765" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.1:1 %zext_ln25_4 = zext i64 %bitcast_ln25_1

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="766" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:2 %shl_ln25_4 = shl i128 %zext_ln25_4, i128 %zext_ln25_3

]]></Node>
<StgValue><ssdm name="shl_ln25_4"/></StgValue>
</operation>

<operation id="767" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:3 %or_ln25_2 = or i128 %and_ln25_2, i128 %shl_ln25_4

]]></Node>
<StgValue><ssdm name="or_ln25_2"/></StgValue>
</operation>

<operation id="768" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.1:4 %store_ln25 = store i128 %or_ln25_2, i8 %img_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="769" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="128" op_0_bw="7">
<![CDATA[
arrayidx42.case.120.1:5 %zext_ln27_4 = zext i7 %shl_ln13_3

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="770" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:6 %shl_ln27_4 = shl i128 18446744073709551615, i128 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="shl_ln27_4"/></StgValue>
</operation>

<operation id="771" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:7 %xor_ln27_2 = xor i128 %shl_ln27_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln27_2"/></StgValue>
</operation>

<operation id="772" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:8 %and_ln27_2 = and i128 %real_1_load_7, i128 %xor_ln27_2

]]></Node>
<StgValue><ssdm name="and_ln27_2"/></StgValue>
</operation>

<operation id="773" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="128" op_0_bw="64">
<![CDATA[
arrayidx42.case.120.1:9 %zext_ln27_5 = zext i64 %bitcast_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="774" st_id="70" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:10 %shl_ln27_5 = shl i128 %zext_ln27_5, i128 %zext_ln27_4

]]></Node>
<StgValue><ssdm name="shl_ln27_5"/></StgValue>
</operation>

<operation id="775" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
arrayidx42.case.120.1:11 %or_ln27_2 = or i128 %and_ln27_2, i128 %shl_ln27_5

]]></Node>
<StgValue><ssdm name="or_ln27_2"/></StgValue>
</operation>

<operation id="776" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="128" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx42.case.120.1:12 %store_ln27 = store i128 %or_ln27_2, i8 %real_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="777" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.case.120.1:13 %br_ln27 = br void %arrayidx42.exit18.1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="778" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln22_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
arrayidx42.exit18.1:0 %br_ln28 = br void %for.inc.1

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="779" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.1:0 %add_ln9_1 = add i32 %or_ln10_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln9_1"/></StgValue>
</operation>

<operation id="780" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.1:1 %tmp_21 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %add_ln9_1, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="781" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.inc.1:2 %icmp_ln9_3 = icmp_slt  i22 %tmp_21, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln9_3"/></StgValue>
</operation>

<operation id="782" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.1:3 %br_ln9 = br i1 %icmp_ln9_3, void %for.inc53.1.loopexit, void %fpga_resource_hint.for.body2.51

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="783" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_2" val="1"/>
<literal name="icmp_ln9_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.1.loopexit:0 %br_ln0 = br void %for.inc53.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="784" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
for.inc53.1:0 %span_2_0_load_2 = load i28 %span_2_0

]]></Node>
<StgValue><ssdm name="span_2_0_load_2"/></StgValue>
</operation>

<operation id="785" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="26" op_0_bw="26" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.1:1 %tmp_22 = partselect i26 @_ssdm_op_PartSelect.i26.i28.i32.i32, i28 %span_2_0_load_2, i32 2, i32 27

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="786" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="28" op_0_bw="26">
<![CDATA[
for.inc53.1:2 %sext_ln8_1 = sext i26 %tmp_22

]]></Node>
<StgValue><ssdm name="sext_ln8_1"/></StgValue>
</operation>

<operation id="787" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53.1:3 %add_ln8 = add i4 %log_0_load, i4 2

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="788" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc53.1:4 %store_ln8 = store i28 %sext_ln8_1, i28 %span_2_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="789" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc53.1:5 %store_ln8 = store i4 %add_ln8, i4 %log_0

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="790" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln9_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
for.inc53.1:6 %br_ln8 = br void %for.cond.0

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
