#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sat Aug 16 15:13:02 2014
# Process ID: 6192
# Log file: D:/GitHub/VHDL_Modules/Test_PLL/planAhead_run_1/planAhead.log
# Journal file: D:/GitHub/VHDL_Modules/Test_PLL/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/GitHub/VHDL_Modules/Test_PLL/pa.fromHdl.tcl
set_property iostandard LVCMOS33 [get_ports [list CK27]]
set_property iostandard LVCMOS33 [get_ports [list CK384fs]]
set_property iostandard LVCMOS33 [get_ports [list LED1]]
save_design
