# vsim -voptargs=+acc LIB_Miniproj_RISCV.bench_riscv 
# Loading sv_std.std
# Loading LIB_Miniproj_RISCV.bench_riscv
# Loading LIB_Miniproj_RISCV.riscv
# Loading LIB_Miniproj_RISCV.fetch_in
# Loading LIB_Miniproj_RISCV.imem
# Loading LIB_Miniproj_RISCV.dff
# Loading LIB_Miniproj_RISCV.riscv_regfile
# Loading LIB_Miniproj_RISCV.three_dff
# Loading LIB_Miniproj_RISCV.imm_gen
# Loading LIB_Miniproj_RISCV.opti
# Loading LIB_Miniproj_RISCV.branch_comp
# Loading LIB_Miniproj_RISCV.mem
# Loading LIB_Miniproj_RISCV.wb
# Loading LIB_Miniproj_RISCV.control_logic
run
# ** Warning: (vsim-7) Failed to open readmem file "instructions.txt" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : C:/Users/Gael/Documents/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv(29)
#    Time: 0 ns  Iteration: 0  Instance: /bench_riscv
# time=      0.0 ns,  
