

================================================================
== Vitis HLS Report for 'stream8rto8'
================================================================
* Date:           Sat Jun 18 17:57:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        stream8rto8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     86|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     113|    170|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     23|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     180|    279|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  113|  170|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  113|  170|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_108_p2           |         +|   0|  0|  39|          32|           1|
    |add_ln20_fu_125_p2           |         +|   0|  0|  39|          32|           1|
    |ap_block_state1              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io           |       and|   0|  0|   2|           1|           1|
    |pin8_read_nbread_fu_56_p2_0  |       and|   0|  0|   2|           1|           0|
    |ap_block_state2              |        or|   0|  0|   2|           1|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  86|          68|           5|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |pout8_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  23|          5|    2|          5|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   2|   0|    2|          0|
    |p_vld_reg_138  |   1|   0|    1|          0|
    |recv_reg       |  32|   0|   32|          0|
    |send_reg       |  32|   0|   32|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  67|   0|   67|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+--------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|         s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|         s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|         control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_none|     stream8rto8|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_none|     stream8rto8|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|     stream8rto8|  return value|
|pin8_TDATA             |   in|    8|          axis|            pin8|       pointer|
|pin8_TVALID            |   in|    1|          axis|            pin8|       pointer|
|pin8_TREADY            |  out|    1|          axis|            pin8|       pointer|
|pout8_TDATA            |  out|    8|          axis|  pout8_V_data_V|       pointer|
|pout8_TVALID           |  out|    1|          axis|  pout8_V_last_V|       pointer|
|pout8_TREADY           |   in|    1|          axis|  pout8_V_last_V|       pointer|
|pout8_TLAST            |  out|    1|          axis|  pout8_V_last_V|       pointer|
|pout8_TKEEP            |  out|    1|          axis|  pout8_V_keep_V|       pointer|
|pout8_TSTRB            |  out|    1|          axis|  pout8_V_strb_V|       pointer|
+-----------------------+-----+-----+--------------+----------------+--------------+

