Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: jesd204b_rx4_init.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "jesd204b_rx4_init.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "jesd204b_rx4_init"
Output Format                      : NGC
Target Device                      : xc7a200t-2-fbg676

---- Source Options
Top Module Name                    : jesd204b_rx4_init
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"jesd204b_rx4/example_design"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_sync_block.vhd" into library work
Parsing entity <jesd204b_rx4_sync_block>.
Parsing architecture <structural> of entity <jesd204b_rx4_sync_block>.
Parsing VHDL file "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_gtrxreset_seq.vhd" into library work
Parsing entity <jesd204b_rx4_gtrxreset_seq>.
Parsing architecture <Behavioral> of entity <jesd204b_rx4_gtrxreset_seq>.
Parsing VHDL file "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" into library work
Parsing entity <jesd204b_rx4_GT>.
Parsing architecture <RTL> of entity <jesd204b_rx4_gt>.
Parsing VHDL file "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_rx_startup_fsm.vhd" into library work
Parsing entity <jesd204b_rx4_RX_STARTUP_FSM>.
Parsing architecture <RTL> of entity <jesd204b_rx4_rx_startup_fsm>.
Parsing VHDL file "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4.vhd" into library work
Parsing entity <jesd204b_rx4>.
Parsing architecture <RTL> of entity <jesd204b_rx4>.
Parsing VHDL file "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" into library work
Parsing entity <jesd204b_rx4_init>.
Parsing architecture <RTL> of entity <jesd204b_rx4_init>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <jesd204b_rx4_init> (architecture <RTL>) with generics from library <work>.

Elaborating entity <jesd204b_rx4> (architecture <RTL>) with generics from library <work>.

Elaborating entity <jesd204b_rx4_GT> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 672: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 674: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 676: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 678: Assignment to rxnotintable_float_i ignored, since the identifier is never used

Elaborating entity <jesd204b_rx4_gtrxreset_seq> (architecture <Behavioral>) from library <work>.

Elaborating entity <jesd204b_rx4_sync_block> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_gtrxreset_seq.vhd" Line 229. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_gtrxreset_seq.vhd" Line 297. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 928: Assignment to drpdo_pma_t ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 930: Assignment to drpdo_rate_t ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 942: Assignment to drprdy_pma_t ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 944: Assignment to drprdy_rate_t ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 221: Net <drpen_pma_t> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 222: Net <drpaddr_pma_t[8]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 223: Net <drpwe_pma_t> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 225: Net <drpdi_pma_t[15]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 227: Net <drpen_rate_t> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 228: Net <drpaddr_rate_t[8]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 229: Net <drpwe_rate_t> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd" Line 231: Net <drpdi_rate_t[15]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 974: Assignment to gt0_txuserrdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 978: Assignment to gt1_txuserrdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 982: Assignment to gt2_txuserrdy_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 986: Assignment to gt3_txuserrdy_i ignored, since the identifier is never used

Elaborating entity <jesd204b_rx4_RX_STARTUP_FSM> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_rx_startup_fsm.vhd" Line 248: Assignment to time_out_500us ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_rx_startup_fsm.vhd" Line 682. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 614: Net <gt0_gttxreset_t> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 628: Net <gt1_gttxreset_t> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 642: Net <gt2_gttxreset_t> does not have a driver.
WARNING:HDLCompiler:634 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" Line 656: Net <gt3_gttxreset_t> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <jesd204b_rx4_init>.
    Related source file is "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd".
        EXAMPLE_SIM_GTRESET_SPEEDUP = "TRUE"
        EXAMPLE_SIMULATION = 0
        STABLE_CLOCK_PERIOD = 10
        EXAMPLE_USE_CHIPSCOPE = 0
WARNING:Xst:647 - Input <GT0_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT1_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT1_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT1_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT2_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT3_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_PLL0RESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 716: Output port <GT0_DRP_BUSY_OUT> of the instance <jesd204b_rx4_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 716: Output port <GT1_DRP_BUSY_OUT> of the instance <jesd204b_rx4_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 716: Output port <GT2_DRP_BUSY_OUT> of the instance <jesd204b_rx4_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 716: Output port <GT3_DRP_BUSY_OUT> of the instance <jesd204b_rx4_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 996: Output port <RETRY_COUNTER> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 996: Output port <MMCM_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 996: Output port <PLL1_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 996: Output port <RUN_PHALIGNMENT> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 996: Output port <RESET_PHALIGNMENT> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1036: Output port <RETRY_COUNTER> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1036: Output port <MMCM_RESET> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1036: Output port <PLL0_RESET> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1036: Output port <PLL1_RESET> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1036: Output port <RUN_PHALIGNMENT> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1036: Output port <RESET_PHALIGNMENT> of the instance <gt1_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1076: Output port <RETRY_COUNTER> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1076: Output port <MMCM_RESET> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1076: Output port <PLL0_RESET> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1076: Output port <PLL1_RESET> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1076: Output port <RUN_PHALIGNMENT> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1076: Output port <RESET_PHALIGNMENT> of the instance <gt2_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1116: Output port <RETRY_COUNTER> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1116: Output port <MMCM_RESET> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1116: Output port <PLL0_RESET> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1116: Output port <PLL1_RESET> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1116: Output port <RUN_PHALIGNMENT> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_init.vhd" line 1116: Output port <RESET_PHALIGNMENT> of the instance <gt3_rxresetfsm_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gt0_gttxreset_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt1_gttxreset_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt2_gttxreset_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gt3_gttxreset_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 11-bit register for signal <rx_cdrlock_counter>.
    Found 1-bit register for signal <rx_cdrlocked>.
    Found 11-bit adder for signal <rx_cdrlock_counter[10]_GND_7_o_add_1_OUT> created at line 1168.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <jesd204b_rx4_init> synthesized.

Synthesizing Unit <jesd204b_rx4>.
    Related source file is "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4.vhd".
        WRAPPER_SIM_GTRESET_SPEEDUP = "TRUE"
    Summary:
	no macro.
Unit <jesd204b_rx4> synthesized.

Synthesizing Unit <jesd204b_rx4_GT>.
    Related source file is "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4_gt.vhd".
        GT_SIM_GTRESET_SPEEDUP = "TRUE"
        TXSYNC_OVRD_IN = '0'
        TXSYNC_MULTILANE_IN = '0'
WARNING:Xst:653 - Signal <drpaddr_pma_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drpdi_pma_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drpaddr_rate_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drpdi_rate_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drpen_pma_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drpwe_pma_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drpen_rate_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drpwe_rate_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <drp_busy_i1> equivalent to <drp_busy_i2> has been removed
    Found 1-bit register for signal <drp_busy_i2>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <jesd204b_rx4_GT> synthesized.

Synthesizing Unit <jesd204b_rx4_gtrxreset_seq>.
    Related source file is "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_gtrxreset_seq.vhd".
    Found 1-bit register for signal <drp_op_done_o>.
    Found 1-bit register for signal <gtrxreset_s>.
    Found 1-bit register for signal <gtrxreset_ss>.
    Found 1-bit register for signal <rxpmaresetdone_sss>.
    Found 1-bit register for signal <gtrxreset_o>.
    Found 16-bit register for signal <rd_data>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | DRPCLK (rising_edge)                           |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <jesd204b_rx4_gtrxreset_seq> synthesized.

Synthesizing Unit <jesd204b_rx4_sync_block>.
    Related source file is "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_sync_block.vhd".
        INITIALISE = "00"
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
    Set property "MSGON = FALSE" for instance <data_sync>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg>.
    Set property "MSGON = FALSE" for instance <data_sync_reg>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Summary:
	no macro.
Unit <jesd204b_rx4_sync_block> synthesized.

Synthesizing Unit <jesd204b_rx4_RX_STARTUP_FSM>.
    Related source file is "/home/vladimir/SERGLAST/ad9656/cern/ipcore_dir/jesd204b_rx4/example_design/jesd204b_rx4_rx_startup_fsm.vhd".
        EXAMPLE_SIMULATION = 0
        GT_TYPE = "GTP"
        STABLE_CLOCK_PERIOD = 10
        RETRY_COUNTER_BITWIDTH = 8
        TX_PLL0_USED = false
        RX_PLL0_USED = true
        PHASE_ALIGNMENT_MANUAL = false
WARNING:Xst:647 - Input <PLL1REFCLKLOST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <init_wait_count>.
    Found 2-bit register for signal <recclk_mon_restart_count>.
    Found 19-bit register for signal <time_out_counter>.
    Found 1-bit register for signal <time_out_2ms>.
    Found 1-bit register for signal <time_tlock_max>.
    Found 1-bit register for signal <time_out_1us>.
    Found 1-bit register for signal <time_out_100us>.
    Found 10-bit register for signal <mmcm_lock_count>.
    Found 1-bit register for signal <mmcm_lock_reclocked>.
    Found 1-bit register for signal <run_phase_alignment_int_s3>.
    Found 1-bit register for signal <rx_fsm_reset_done_int_s3>.
    Found 1-bit register for signal <rxresetdone_s3>.
    Found 1-bit register for signal <time_out_wait_bypass_s3>.
    Found 1-bit register for signal <pll0lock_prev>.
    Found 1-bit register for signal <pll0lock_ris_edge>.
    Found 13-bit register for signal <wait_bypass_count>.
    Found 1-bit register for signal <time_out_wait_bypass>.
    Found 4-bit register for signal <rx_state>.
    Found 1-bit register for signal <RXUSERRDY>.
    Found 1-bit register for signal <GTRXRESET>.
    Found 1-bit register for signal <MMCM_RESET>.
    Found 1-bit register for signal <rx_fsm_reset_done_int>.
    Found 1-bit register for signal <PLL0_RESET>.
    Found 1-bit register for signal <PLL1_RESET>.
    Found 1-bit register for signal <pll_reset_asserted>.
    Found 1-bit register for signal <reset_time_out>.
    Found 8-bit register for signal <retry_counter_int>.
    Found 1-bit register for signal <run_phase_alignment_int>.
    Found 1-bit register for signal <check_tlock_max>.
    Found 1-bit register for signal <RESET_PHALIGNMENT>.
    Found 1-bit register for signal <recclk_mon_count_reset>.
    Found 1-bit register for signal <init_wait_done>.
    Found finite state machine <FSM_1> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 32                                             |
    | Inputs             | 17                                             |
    | Outputs            | 15                                             |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | SOFT_RESET_GND_120_o_OR_51_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <init_wait_count[5]_GND_120_o_add_2_OUT> created at line 223.
    Found 2-bit adder for signal <recclk_mon_restart_count[1]_GND_120_o_add_6_OUT> created at line 242.
    Found 19-bit adder for signal <time_out_counter[18]_GND_120_o_add_12_OUT> created at line 265.
    Found 10-bit adder for signal <mmcm_lock_count[9]_GND_120_o_add_21_OUT> created at line 302.
    Found 13-bit adder for signal <wait_bypass_count[12]_GND_120_o_add_30_OUT> created at line 443.
    Found 8-bit adder for signal <retry_counter_int[7]_GND_120_o_add_67_OUT> created at line 654.
    Found 19-bit comparator greater for signal <GND_120_o_time_out_counter[18]_LessThan_15_o> created at line 268
    Found 10-bit comparator greater for signal <mmcm_lock_count[9]_PWR_47_o_LessThan_21_o> created at line 301
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <jesd204b_rx4_RX_STARTUP_FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 4
 11-bit adder                                          : 1
 13-bit adder                                          : 4
 19-bit adder                                          : 4
 2-bit adder                                           : 4
 6-bit adder                                           : 4
 8-bit adder                                           : 4
# Registers                                            : 154
 1-bit register                                        : 125
 10-bit register                                       : 4
 11-bit register                                       : 1
 13-bit register                                       : 4
 16-bit register                                       : 4
 19-bit register                                       : 4
 2-bit register                                        : 4
 6-bit register                                        : 4
 8-bit register                                        : 4
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 19-bit comparator greater                             : 4
# Multiplexers                                         : 92
 1-bit 2-to-1 multiplexer                              : 60
 16-bit 2-to-1 multiplexer                             : 24
 8-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt1_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt2_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt3_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt1_rxresetfsm_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt2_rxresetfsm_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt3_rxresetfsm_i>.

Synthesizing (advanced) Unit <jesd204b_rx4_RX_STARTUP_FSM>.
The following registers are absorbed into counter <init_wait_count>: 1 register on signal <init_wait_count>.
The following registers are absorbed into counter <time_out_counter>: 1 register on signal <time_out_counter>.
The following registers are absorbed into counter <mmcm_lock_count>: 1 register on signal <mmcm_lock_count>.
The following registers are absorbed into counter <retry_counter_int>: 1 register on signal <retry_counter_int>.
The following registers are absorbed into counter <recclk_mon_restart_count>: 1 register on signal <recclk_mon_restart_count>.
The following registers are absorbed into counter <wait_bypass_count>: 1 register on signal <wait_bypass_count>.
Unit <jesd204b_rx4_RX_STARTUP_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <jesd204b_rx4_init>.
The following registers are absorbed into counter <rx_cdrlock_counter>: 1 register on signal <rx_cdrlock_counter>.
Unit <jesd204b_rx4_init> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 25
 10-bit up counter                                     : 4
 11-bit up counter                                     : 1
 13-bit up counter                                     : 4
 19-bit up counter                                     : 4
 2-bit up counter                                      : 4
 6-bit up counter                                      : 4
 8-bit up counter                                      : 4
# Registers                                            : 261
 Flip-Flops                                            : 261
# Comparators                                          : 8
 10-bit comparator greater                             : 4
 19-bit comparator greater                             : 4
# Multiplexers                                         : 88
 1-bit 2-to-1 multiplexer                              : 60
 16-bit 2-to-1 multiplexer                             : 24
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <PLL1_RESET> has a constant value of 0 in block <jesd204b_rx4_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/FSM_0> on signal <state[1:3]> with user encoding.
Optimizing FSM <jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/FSM_0> on signal <state[1:3]> with user encoding.
Optimizing FSM <jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/FSM_0> on signal <state[1:3]> with user encoding.
Optimizing FSM <jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/FSM_0> on signal <state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 000
 drp_rd        | 001
 wait_rd_data  | 010
 wr_16         | 011
 wait_wr_done1 | 100
 wait_pmareset | 101
 wr_20         | 110
 wait_wr_done2 | 111
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gt0_rxresetfsm_i/FSM_1> on signal <rx_state[1:4]> with user encoding.
Optimizing FSM <gt1_rxresetfsm_i/FSM_1> on signal <rx_state[1:4]> with user encoding.
Optimizing FSM <gt2_rxresetfsm_i/FSM_1> on signal <rx_state[1:4]> with user encoding.
Optimizing FSM <gt3_rxresetfsm_i/FSM_1> on signal <rx_state[1:4]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 init                 | 0000
 assert_all_resets    | 0001
 release_pll_reset    | 0010
 verify_recclk_stable | 0011
 release_mmcm_reset   | 0100
 wait_reset_done      | 0101
 do_phase_alignment   | 0110
 monitor_data_valid   | 0111
 fsm_done             | 1000
----------------------------------

Optimizing unit <jesd204b_rx4_init> ...

Optimizing unit <jesd204b_rx4_GT> ...

Optimizing unit <jesd204b_rx4_gtrxreset_seq> ...

Optimizing unit <jesd204b_rx4_RX_STARTUP_FSM> ...
WARNING:Xst:1293 - FF/Latch <gt3_rxresetfsm_i/recclk_mon_restart_count_1> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gt3_rxresetfsm_i/recclk_mon_restart_count_0> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gt2_rxresetfsm_i/recclk_mon_restart_count_1> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gt2_rxresetfsm_i/recclk_mon_restart_count_0> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gt1_rxresetfsm_i/recclk_mon_restart_count_1> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gt1_rxresetfsm_i/recclk_mon_restart_count_0> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gt0_rxresetfsm_i/recclk_mon_restart_count_1> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <gt0_rxresetfsm_i/recclk_mon_restart_count_0> has a constant value of 0 in block <jesd204b_rx4_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <jesd204b_rx4_i/gt3_jesd204b_rx4_i/drp_busy_i2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <jesd204b_rx4_i/gt2_jesd204b_rx4_i/drp_busy_i2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <jesd204b_rx4_i/gt1_jesd204b_rx4_i/drp_busy_i2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <jesd204b_rx4_i/gt0_jesd204b_rx4_i/drp_busy_i2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt3_rxresetfsm_i/PLL0_RESET> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt2_rxresetfsm_i/PLL0_RESET> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt1_rxresetfsm_i/PLL0_RESET> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:2677 - Node <gt0_rxresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <gt3_rxresetfsm_i/recclk_mon_count_reset> is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <gt2_rxresetfsm_i/recclk_mon_count_reset> is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <gt1_rxresetfsm_i/recclk_mon_count_reset> is unconnected in block <jesd204b_rx4_init>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <gt0_rxresetfsm_i/recclk_mon_count_reset> is unconnected in block <jesd204b_rx4_init>.
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/pll0lock_prev> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/pll0lock_prev> <gt1_rxresetfsm_i/pll0lock_prev> <gt0_rxresetfsm_i/pll0lock_prev> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_reclocked> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_reclocked> <gt1_rxresetfsm_i/mmcm_lock_reclocked> <gt0_rxresetfsm_i/mmcm_lock_reclocked> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/init_wait_count_0> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/init_wait_count_0> <gt1_rxresetfsm_i/init_wait_count_0> <gt0_rxresetfsm_i/init_wait_count_0> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/init_wait_count_1> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/init_wait_count_1> <gt1_rxresetfsm_i/init_wait_count_1> <gt0_rxresetfsm_i/init_wait_count_1> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/init_wait_count_2> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/init_wait_count_2> <gt1_rxresetfsm_i/init_wait_count_2> <gt0_rxresetfsm_i/init_wait_count_2> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/init_wait_count_3> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/init_wait_count_3> <gt1_rxresetfsm_i/init_wait_count_3> <gt0_rxresetfsm_i/init_wait_count_3> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/init_wait_count_4> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/init_wait_count_4> <gt1_rxresetfsm_i/init_wait_count_4> <gt0_rxresetfsm_i/init_wait_count_4> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/init_wait_count_5> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/init_wait_count_5> <gt1_rxresetfsm_i/init_wait_count_5> <gt0_rxresetfsm_i/init_wait_count_5> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/init_wait_done> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/init_wait_done> <gt1_rxresetfsm_i/init_wait_done> <gt0_rxresetfsm_i/init_wait_done> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_0> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_0> <gt1_rxresetfsm_i/mmcm_lock_count_0> <gt0_rxresetfsm_i/mmcm_lock_count_0> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_1> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_1> <gt1_rxresetfsm_i/mmcm_lock_count_1> <gt0_rxresetfsm_i/mmcm_lock_count_1> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_2> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_2> <gt1_rxresetfsm_i/mmcm_lock_count_2> <gt0_rxresetfsm_i/mmcm_lock_count_2> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_3> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_3> <gt1_rxresetfsm_i/mmcm_lock_count_3> <gt0_rxresetfsm_i/mmcm_lock_count_3> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_4> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_4> <gt1_rxresetfsm_i/mmcm_lock_count_4> <gt0_rxresetfsm_i/mmcm_lock_count_4> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_5> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_5> <gt1_rxresetfsm_i/mmcm_lock_count_5> <gt0_rxresetfsm_i/mmcm_lock_count_5> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_6> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_6> <gt1_rxresetfsm_i/mmcm_lock_count_6> <gt0_rxresetfsm_i/mmcm_lock_count_6> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_7> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_7> <gt1_rxresetfsm_i/mmcm_lock_count_7> <gt0_rxresetfsm_i/mmcm_lock_count_7> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_8> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_8> <gt1_rxresetfsm_i/mmcm_lock_count_8> <gt0_rxresetfsm_i/mmcm_lock_count_8> 
INFO:Xst:2261 - The FF/Latch <gt3_rxresetfsm_i/mmcm_lock_count_9> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches, which will be removed : <gt2_rxresetfsm_i/mmcm_lock_count_9> <gt1_rxresetfsm_i/mmcm_lock_count_9> <gt0_rxresetfsm_i/mmcm_lock_count_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block jesd204b_rx4_init, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <gt3_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync> in Unit <jesd204b_rx4_init> is equivalent to the following 7 FFs/Latches : <gt3_rxresetfsm_i/sync_PLL1LOCK/data_sync> <gt2_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync> <gt2_rxresetfsm_i/sync_PLL1LOCK/data_sync> <gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync> <gt1_rxresetfsm_i/sync_PLL1LOCK/data_sync> <gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync> <gt0_rxresetfsm_i/sync_PLL1LOCK/data_sync> 
INFO:Xst:2260 - The FF/Latch <gt3_rxresetfsm_i/sync_PLL0LOCK/data_sync> in Unit <jesd204b_rx4_init> is equivalent to the following 3 FFs/Latches : <gt2_rxresetfsm_i/sync_PLL0LOCK/data_sync> <gt1_rxresetfsm_i/sync_PLL0LOCK/data_sync> <gt0_rxresetfsm_i/sync_PLL0LOCK/data_sync> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 412
 Flip-Flops                                            : 412

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : jesd204b_rx4_init.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 846
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 139
#      LUT2                        : 61
#      LUT3                        : 39
#      LUT4                        : 46
#      LUT5                        : 46
#      LUT6                        : 204
#      MUXCY                       : 139
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 149
# FlipFlops/Latches                : 412
#      FD                          : 104
#      FDC                         : 28
#      FDCE                        : 68
#      FDE                         : 6
#      FDR                         : 57
#      FDRE                        : 145
#      FDS                         : 4
# Clock Buffers                    : 14
#      BUFGP                       : 14
# IO Buffers                       : 324
#      IBUF                        : 139
#      OBUF                        : 185
# GigabitIOs                       : 5
#      GTPE2_CHANNEL               : 4
#      GTPE2_COMMON                : 1

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:             412  out of  269200     0%  
 Number of Slice LUTs:                  555  out of  134600     0%  
    Number used as Logic:               555  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    637
   Number with an unused Flip Flop:     225  out of    637    35%  
   Number with an unused LUT:            82  out of    637    12%  
   Number of fully used LUT-FF pairs:   330  out of    637    51%  
   Number of unique control sets:        45

IO Utilization: 
 Number of IOs:                         355
 Number of bonded IOBs:                 338  out of    400    84%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               14  out of     32    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYSCLK_IN                          | BUFGP                  | 228   |
GT0_DRPCLK_IN                      | BUFGP                  | 26    |
GT1_DRPCLK_IN                      | BUFGP                  | 26    |
GT2_DRPCLK_IN                      | BUFGP                  | 26    |
GT3_DRPCLK_IN                      | BUFGP                  | 26    |
GT3_RXUSRCLK_IN                    | BUFGP                  | 20    |
GT2_RXUSRCLK_IN                    | BUFGP                  | 20    |
GT1_RXUSRCLK_IN                    | BUFGP                  | 20    |
GT0_RXUSRCLK_IN                    | BUFGP                  | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.425ns (Maximum Frequency: 412.422MHz)
   Minimum input arrival time before clock: 1.736ns
   Maximum output required time after clock: 0.754ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYSCLK_IN'
  Clock period: 2.425ns (frequency: 412.422MHz)
  Total number of paths / destination ports: 3770 / 461
-------------------------------------------------------------------------
Delay:               2.425ns (Levels of Logic = 2)
  Source:            gt3_rxresetfsm_i/time_out_counter_6 (FF)
  Destination:       gt3_rxresetfsm_i/time_out_counter_18 (FF)
  Source Clock:      SYSCLK_IN rising
  Destination Clock: SYSCLK_IN rising

  Data Path: gt3_rxresetfsm_i/time_out_counter_6 to gt3_rxresetfsm_i/time_out_counter_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.398   0.810  gt3_rxresetfsm_i/time_out_counter_6 (gt3_rxresetfsm_i/time_out_counter_6)
     LUT6:I0->O            2   0.105   0.456  gt3_rxresetfsm_i/GND_120_o_time_out_counter[18]_equal_17_o<18>1_SW1 (N53)
     LUT6:I4->O           19   0.105   0.440  gt3_rxresetfsm_i/PWR_47_o_time_out_counter[18]_equal_12_o_inv1 (gt3_rxresetfsm_i/PWR_47_o_time_out_counter[18]_equal_12_o_inv)
     FDRE:CE                   0.110          gt3_rxresetfsm_i/time_out_counter_0
    ----------------------------------------
    Total                      2.425ns (0.718ns logic, 1.707ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT0_DRPCLK_IN'
  Clock period: 1.889ns (frequency: 529.479MHz)
  Total number of paths / destination ports: 74 / 24
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 2)
  Source:            jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Destination:       jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Source Clock:      GT0_DRPCLK_IN rising
  Destination Clock: GT0_DRPCLK_IN rising

  Data Path: jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 to jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.398   0.909  jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3)
     LUT5:I0->O            1   0.105   0.357  jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1 (jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1)
     LUT6:I5->O            1   0.105   0.000  jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In2 (jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In)
     FDC:D                     0.015          jesd204b_rx4_i/gt0_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    ----------------------------------------
    Total                      1.889ns (0.623ns logic, 1.266ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT1_DRPCLK_IN'
  Clock period: 1.889ns (frequency: 529.479MHz)
  Total number of paths / destination ports: 74 / 24
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 2)
  Source:            jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Destination:       jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Source Clock:      GT1_DRPCLK_IN rising
  Destination Clock: GT1_DRPCLK_IN rising

  Data Path: jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 to jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.398   0.909  jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3)
     LUT5:I0->O            1   0.105   0.357  jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1 (jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1)
     LUT6:I5->O            1   0.105   0.000  jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In2 (jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In)
     FDC:D                     0.015          jesd204b_rx4_i/gt1_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    ----------------------------------------
    Total                      1.889ns (0.623ns logic, 1.266ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT2_DRPCLK_IN'
  Clock period: 1.889ns (frequency: 529.479MHz)
  Total number of paths / destination ports: 74 / 24
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 2)
  Source:            jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Destination:       jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Source Clock:      GT2_DRPCLK_IN rising
  Destination Clock: GT2_DRPCLK_IN rising

  Data Path: jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 to jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.398   0.909  jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3)
     LUT5:I0->O            1   0.105   0.357  jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1 (jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1)
     LUT6:I5->O            1   0.105   0.000  jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In2 (jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In)
     FDC:D                     0.015          jesd204b_rx4_i/gt2_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    ----------------------------------------
    Total                      1.889ns (0.623ns logic, 1.266ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT3_DRPCLK_IN'
  Clock period: 1.889ns (frequency: 529.479MHz)
  Total number of paths / destination ports: 74 / 24
-------------------------------------------------------------------------
Delay:               1.889ns (Levels of Logic = 2)
  Source:            jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Destination:       jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (FF)
  Source Clock:      GT3_DRPCLK_IN rising
  Destination Clock: GT3_DRPCLK_IN rising

  Data Path: jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 to jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.398   0.909  jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3 (jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3)
     LUT5:I0->O            1   0.105   0.357  jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1 (jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In1)
     LUT6:I5->O            1   0.105   0.000  jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In2 (jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3-In)
     FDC:D                     0.015          jesd204b_rx4_i/gt3_jesd204b_rx4_i/gtrxreset_seq_i/state_FSM_FFd3
    ----------------------------------------
    Total                      1.889ns (0.623ns logic, 1.266ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT3_RXUSRCLK_IN'
  Clock period: 2.380ns (frequency: 420.239MHz)
  Total number of paths / destination ports: 340 / 42
-------------------------------------------------------------------------
Delay:               2.380ns (Levels of Logic = 3)
  Source:            gt3_rxresetfsm_i/wait_bypass_count_7 (FF)
  Destination:       gt3_rxresetfsm_i/wait_bypass_count_6 (FF)
  Source Clock:      GT3_RXUSRCLK_IN rising
  Destination Clock: GT3_RXUSRCLK_IN rising

  Data Path: gt3_rxresetfsm_i/wait_bypass_count_7 to gt3_rxresetfsm_i/wait_bypass_count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.398   0.798  gt3_rxresetfsm_i/wait_bypass_count_7 (gt3_rxresetfsm_i/wait_bypass_count_7)
     LUT6:I0->O            4   0.105   0.468  gt3_rxresetfsm_i/_n02501 (gt3_rxresetfsm_i/_n02501)
     LUT5:I3->O            6   0.105   0.385  gt3_rxresetfsm_i/_n0260_inv1_rstpot (gt3_rxresetfsm_i/_n0260_inv1_rstpot)
     LUT3:I2->O            1   0.105   0.000  gt3_rxresetfsm_i/wait_bypass_count_1_dpot (gt3_rxresetfsm_i/wait_bypass_count_1_dpot)
     FDRE:D                    0.015          gt3_rxresetfsm_i/wait_bypass_count_1
    ----------------------------------------
    Total                      2.380ns (0.728ns logic, 1.652ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT2_RXUSRCLK_IN'
  Clock period: 2.380ns (frequency: 420.239MHz)
  Total number of paths / destination ports: 340 / 42
-------------------------------------------------------------------------
Delay:               2.380ns (Levels of Logic = 3)
  Source:            gt2_rxresetfsm_i/wait_bypass_count_7 (FF)
  Destination:       gt2_rxresetfsm_i/wait_bypass_count_6 (FF)
  Source Clock:      GT2_RXUSRCLK_IN rising
  Destination Clock: GT2_RXUSRCLK_IN rising

  Data Path: gt2_rxresetfsm_i/wait_bypass_count_7 to gt2_rxresetfsm_i/wait_bypass_count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.398   0.798  gt2_rxresetfsm_i/wait_bypass_count_7 (gt2_rxresetfsm_i/wait_bypass_count_7)
     LUT6:I0->O            4   0.105   0.468  gt2_rxresetfsm_i/_n02501 (gt2_rxresetfsm_i/_n02501)
     LUT5:I3->O            6   0.105   0.385  gt2_rxresetfsm_i/_n0260_inv1_rstpot (gt2_rxresetfsm_i/_n0260_inv1_rstpot)
     LUT3:I2->O            1   0.105   0.000  gt2_rxresetfsm_i/wait_bypass_count_1_dpot (gt2_rxresetfsm_i/wait_bypass_count_1_dpot)
     FDRE:D                    0.015          gt2_rxresetfsm_i/wait_bypass_count_1
    ----------------------------------------
    Total                      2.380ns (0.728ns logic, 1.652ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT1_RXUSRCLK_IN'
  Clock period: 2.380ns (frequency: 420.239MHz)
  Total number of paths / destination ports: 340 / 42
-------------------------------------------------------------------------
Delay:               2.380ns (Levels of Logic = 3)
  Source:            gt1_rxresetfsm_i/wait_bypass_count_7 (FF)
  Destination:       gt1_rxresetfsm_i/wait_bypass_count_6 (FF)
  Source Clock:      GT1_RXUSRCLK_IN rising
  Destination Clock: GT1_RXUSRCLK_IN rising

  Data Path: gt1_rxresetfsm_i/wait_bypass_count_7 to gt1_rxresetfsm_i/wait_bypass_count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.398   0.798  gt1_rxresetfsm_i/wait_bypass_count_7 (gt1_rxresetfsm_i/wait_bypass_count_7)
     LUT6:I0->O            4   0.105   0.468  gt1_rxresetfsm_i/_n02501 (gt1_rxresetfsm_i/_n02501)
     LUT5:I3->O            6   0.105   0.385  gt1_rxresetfsm_i/_n0260_inv1_rstpot (gt1_rxresetfsm_i/_n0260_inv1_rstpot)
     LUT3:I2->O            1   0.105   0.000  gt1_rxresetfsm_i/wait_bypass_count_1_dpot (gt1_rxresetfsm_i/wait_bypass_count_1_dpot)
     FDRE:D                    0.015          gt1_rxresetfsm_i/wait_bypass_count_1
    ----------------------------------------
    Total                      2.380ns (0.728ns logic, 1.652ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'GT0_RXUSRCLK_IN'
  Clock period: 2.380ns (frequency: 420.239MHz)
  Total number of paths / destination ports: 340 / 42
-------------------------------------------------------------------------
Delay:               2.380ns (Levels of Logic = 3)
  Source:            gt0_rxresetfsm_i/wait_bypass_count_7 (FF)
  Destination:       gt0_rxresetfsm_i/wait_bypass_count_6 (FF)
  Source Clock:      GT0_RXUSRCLK_IN rising
  Destination Clock: GT0_RXUSRCLK_IN rising

  Data Path: gt0_rxresetfsm_i/wait_bypass_count_7 to gt0_rxresetfsm_i/wait_bypass_count_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.398   0.798  gt0_rxresetfsm_i/wait_bypass_count_7 (gt0_rxresetfsm_i/wait_bypass_count_7)
     LUT6:I0->O            4   0.105   0.468  gt0_rxresetfsm_i/_n02501 (gt0_rxresetfsm_i/_n02501)
     LUT5:I3->O            6   0.105   0.385  gt0_rxresetfsm_i/_n0260_inv1_rstpot (gt0_rxresetfsm_i/_n0260_inv1_rstpot)
     LUT3:I2->O            1   0.105   0.000  gt0_rxresetfsm_i/wait_bypass_count_1_dpot (gt0_rxresetfsm_i/wait_bypass_count_1_dpot)
     FDRE:D                    0.015          gt0_rxresetfsm_i/wait_bypass_count_1
    ----------------------------------------
    Total                      2.380ns (0.728ns logic, 1.652ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYSCLK_IN'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              1.736ns (Levels of Logic = 2)
  Source:            SOFT_RESET_IN (PAD)
  Destination:       gt0_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Destination Clock: SYSCLK_IN rising

  Data Path: SOFT_RESET_IN to gt0_rxresetfsm_i/rx_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.832  SOFT_RESET_IN_IBUF (SOFT_RESET_IN_IBUF)
     LUT6:I0->O           12   0.105   0.400  gt0_rxresetfsm_i/SOFT_RESET_GND_120_o_OR_51_o1 (gt0_rxresetfsm_i/SOFT_RESET_GND_120_o_OR_51_o)
     FDR:R                     0.397          gt0_rxresetfsm_i/rx_state_FSM_FFd3
    ----------------------------------------
    Total                      1.736ns (0.503ns logic, 1.233ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSCLK_IN'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.754ns (Levels of Logic = 1)
  Source:            gt3_rxresetfsm_i/rx_fsm_reset_done_int (FF)
  Destination:       GT3_RX_FSM_RESET_DONE_OUT (PAD)
  Source Clock:      SYSCLK_IN rising

  Data Path: gt3_rxresetfsm_i/rx_fsm_reset_done_int to GT3_RX_FSM_RESET_DONE_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.398   0.356  gt3_rxresetfsm_i/rx_fsm_reset_done_int (gt3_rxresetfsm_i/rx_fsm_reset_done_int)
     OBUF:I->O                 0.000          GT3_RX_FSM_RESET_DONE_OUT_OBUF (GT3_RX_FSM_RESET_DONE_OUT)
    ----------------------------------------
    Total                      0.754ns (0.398ns logic, 0.356ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock GT0_DRPCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT0_DRPCLK_IN  |    1.889|         |         |         |
SYSCLK_IN      |    1.275|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GT0_RXUSRCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT0_RXUSRCLK_IN|    2.380|         |         |         |
SYSCLK_IN      |    0.764|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GT1_DRPCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT1_DRPCLK_IN  |    1.889|         |         |         |
SYSCLK_IN      |    1.275|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GT1_RXUSRCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT1_RXUSRCLK_IN|    2.380|         |         |         |
SYSCLK_IN      |    0.764|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GT2_DRPCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT2_DRPCLK_IN  |    1.889|         |         |         |
SYSCLK_IN      |    1.275|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GT2_RXUSRCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT2_RXUSRCLK_IN|    2.380|         |         |         |
SYSCLK_IN      |    0.764|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GT3_DRPCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT3_DRPCLK_IN  |    1.889|         |         |         |
SYSCLK_IN      |    1.275|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GT3_RXUSRCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT3_RXUSRCLK_IN|    2.380|         |         |         |
SYSCLK_IN      |    0.769|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GT0_RXUSRCLK_IN|    0.757|         |         |         |
GT1_RXUSRCLK_IN|    0.757|         |         |         |
GT2_RXUSRCLK_IN|    0.757|         |         |         |
GT3_RXUSRCLK_IN|    0.757|         |         |         |
SYSCLK_IN      |    2.425|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.38 secs
 
--> 


Total memory usage is 527072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  125 (   0 filtered)
Number of infos    :   48 (   0 filtered)

