\hypertarget{group__GPIO}{}\section{G\+P\+IO}
\label{group__GPIO}\index{G\+P\+IO@{G\+P\+IO}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__GPIO_ga0c3df699cdf9e7fae6f2555192c53b94}{G\+P\+F\+S\+E\+L0\+\_\+\+A\+D\+DR}~(0x20200000)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 0, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_ga1e43ad10c82761bf4a40d368efc4dbe4}{G\+P\+F\+S\+E\+L1\+\_\+\+A\+D\+DR}~(0x20200004)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 1, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gaae4e338408363b99970dbb5ca4f525f2}{G\+P\+F\+S\+E\+L2\+\_\+\+A\+D\+DR}~(0x20200008)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 2, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_ga41a15defd3f0e50bc1d3f25138795670}{G\+P\+F\+S\+E\+L3\+\_\+\+A\+D\+DR}~(0x2020000\+C)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 3, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gaa56d5af814f15c4732f421b4930ecf11}{G\+P\+F\+S\+E\+L4\+\_\+\+A\+D\+DR}~(0x20200010)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 4, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_ga3ac1e9f2459cc9bee9e9beea554c7717}{G\+P\+F\+S\+E\+L5\+\_\+\+A\+D\+DR}~(0x20200014)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 5, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_ga226a4472dd8e6b8cbb47961287241ea1}{G\+P\+S\+E\+T0\+\_\+\+A\+D\+DR}~(0x2020001\+C)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Set 0, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gaaece09379857ff0604275597943a0cd4}{G\+P\+S\+E\+T1\+\_\+\+A\+D\+DR}~(0x20200020)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Set 1, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gafbed74153e98c875a8495d6c132c56a6}{G\+P\+C\+L\+R0\+\_\+\+A\+D\+DR}~(0x20200028)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Clear 0, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gae9f82a095f346ffd7ee0a7b6dfeac2c0}{G\+P\+C\+L\+R1\+\_\+\+A\+D\+DR}~(0x2020002\+C)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Output Clear 1, 32 bits, W only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_ga9a2f15ab8980c4a763dd9870950425a2}{G\+P\+L\+E\+V0\+\_\+\+A\+D\+DR}~(0x20200034)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Level 0, 32 bits, R only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gafd408bfb4a12c49e73389a9004c532a0}{G\+P\+L\+E\+V1\+\_\+\+A\+D\+DR}~(0x20200038)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin Level 1, 32 bits, R only. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gaaba3c3d6a54814218165f0994425a963}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT}~(0)
\item 
\#define \hyperlink{group__GPIO_gaa91560b23a4da3a195982d9c4654580a}{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT}~(1)
\item 
\#define \hyperlink{group__GPIO_ga632b6a16f6d3262bfaa31eb0c6b32148}{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON}~(21)
\item 
\#define \hyperlink{group__GPIO_ga467fb29f325faaae76ff76c5a626eda1}{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+M\+A\+SK}~(7 $<$$<$ \hyperlink{group__GPIO_ga632b6a16f6d3262bfaa31eb0c6b32148}{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON})
\item 
\#define \hyperlink{group__GPIO_ga4cf59dbaa88390cfa9c359b86bd4f6cd}{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}~(1 $<$$<$ (47 -\/ 32))
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin 47 Mask For {\ttfamily S\+E\+T1} {\ttfamily }. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_ga2f3bb20af38da2c67892bf8856c6991e}{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}~(\hyperlink{group__GPIO_ga4cf59dbaa88390cfa9c359b86bd4f6cd}{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK})
\begin{DoxyCompactList}\small\item\em G\+P\+IO L\+ED Mask For {\ttfamily S\+E\+T1} {\ttfamily }. (Tied to Pin 47) \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_gad929eafe7e55e1d2835b8a2f081cf34c}{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}~(1 $<$$<$ (47 -\/ 32))
\begin{DoxyCompactList}\small\item\em G\+P\+IO Pin 47 Mask For {\ttfamily C\+L\+R1} {\ttfamily }. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPIO_ga7fc9bde0af3fa38b5a30933abc6e9dbd}{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}~(\hyperlink{group__GPIO_gad929eafe7e55e1d2835b8a2f081cf34c}{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK})
\begin{DoxyCompactList}\small\item\em G\+P\+IO L\+ED Mask For {\ttfamily C\+L\+R1} {\ttfamily }. (Tied to Pin 47) \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
The function select registers are used to define the operation of the general-\/purpose I/O pins. Each of the 54 G\+P\+IO pins has at least two alternative functions as defined in section 16.\+2. The F\+S\+EL\{n\} field determines the functionality of the nth G\+P\+IO pin. All unused alternative function lines are tied to ground and will output a “0” if selected. All pins reset to normal G\+P\+IO input operation. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__GPIO_ga7fc9bde0af3fa38b5a30933abc6e9dbd}\label{group__GPIO_ga7fc9bde0af3fa38b5a30933abc6e9dbd}} 
\index{G\+P\+IO@{G\+P\+IO}!\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}{\_GPCLR1\_LED\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+G\+P\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK~(\hyperlink{group__GPIO_gad929eafe7e55e1d2835b8a2f081cf34c}{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK})}



G\+P\+IO L\+ED Mask For {\ttfamily C\+L\+R1} {\ttfamily }. (Tied to Pin 47) 



Definition at line 263 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gad929eafe7e55e1d2835b8a2f081cf34c}\label{group__GPIO_gad929eafe7e55e1d2835b8a2f081cf34c}} 
\index{G\+P\+IO@{G\+P\+IO}!\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{\+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}{\_GPCLR1\_P47\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+G\+P\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK~(1 $<$$<$ (47 -\/ 32))}



G\+P\+IO Pin 47 Mask For {\ttfamily C\+L\+R1} {\ttfamily }. 



Definition at line 261 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga467fb29f325faaae76ff76c5a626eda1}\label{group__GPIO_ga467fb29f325faaae76ff76c5a626eda1}} 
\index{G\+P\+IO@{G\+P\+IO}!\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+M\+A\+SK}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+M\+A\+SK}{\_GPFSEL4\_P47\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+M\+A\+SK~(7 $<$$<$ \hyperlink{group__GPIO_ga632b6a16f6d3262bfaa31eb0c6b32148}{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON})}



Definition at line 252 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga632b6a16f6d3262bfaa31eb0c6b32148}\label{group__GPIO_ga632b6a16f6d3262bfaa31eb0c6b32148}} 
\index{G\+P\+IO@{G\+P\+IO}!\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON@{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}
\index{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON@{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{\+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON}{\_GPFSEL4\_P47\_POSITION}}
{\footnotesize\ttfamily \#define \+\_\+\+G\+P\+F\+S\+E\+L4\+\_\+\+P47\+\_\+\+P\+O\+S\+I\+T\+I\+ON~(21)}



Definition at line 251 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga2f3bb20af38da2c67892bf8856c6991e}\label{group__GPIO_ga2f3bb20af38da2c67892bf8856c6991e}} 
\index{G\+P\+IO@{G\+P\+IO}!\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}{\_GPSET1\_LED\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+G\+P\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK~(\hyperlink{group__GPIO_ga4cf59dbaa88390cfa9c359b86bd4f6cd}{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK})}



G\+P\+IO L\+ED Mask For {\ttfamily S\+E\+T1} {\ttfamily }. (Tied to Pin 47) 



Definition at line 258 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga4cf59dbaa88390cfa9c359b86bd4f6cd}\label{group__GPIO_ga4cf59dbaa88390cfa9c359b86bd4f6cd}} 
\index{G\+P\+IO@{G\+P\+IO}!\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}}
\index{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK@{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{\+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}{\_GPSET1\_P47\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+G\+P\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK~(1 $<$$<$ (47 -\/ 32))}



G\+P\+IO Pin 47 Mask For {\ttfamily S\+E\+T1} {\ttfamily }. 



Definition at line 255 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gafbed74153e98c875a8495d6c132c56a6}\label{group__GPIO_gafbed74153e98c875a8495d6c132c56a6}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+C\+L\+R0\+\_\+\+A\+D\+DR@{G\+P\+C\+L\+R0\+\_\+\+A\+D\+DR}}
\index{G\+P\+C\+L\+R0\+\_\+\+A\+D\+DR@{G\+P\+C\+L\+R0\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+C\+L\+R0\+\_\+\+A\+D\+DR}{GPCLR0\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+C\+L\+R0\+\_\+\+A\+D\+DR~(0x20200028)}



G\+P\+IO Pin Output Clear 0, 32 bits, W only. 



Definition at line 237 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gae9f82a095f346ffd7ee0a7b6dfeac2c0}\label{group__GPIO_gae9f82a095f346ffd7ee0a7b6dfeac2c0}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+C\+L\+R1\+\_\+\+A\+D\+DR@{G\+P\+C\+L\+R1\+\_\+\+A\+D\+DR}}
\index{G\+P\+C\+L\+R1\+\_\+\+A\+D\+DR@{G\+P\+C\+L\+R1\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+C\+L\+R1\+\_\+\+A\+D\+DR}{GPCLR1\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+C\+L\+R1\+\_\+\+A\+D\+DR~(0x2020002\+C)}



G\+P\+IO Pin Output Clear 1, 32 bits, W only. 



Definition at line 240 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga0c3df699cdf9e7fae6f2555192c53b94}\label{group__GPIO_ga0c3df699cdf9e7fae6f2555192c53b94}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+F\+S\+E\+L0\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L0\+\_\+\+A\+D\+DR}}
\index{G\+P\+F\+S\+E\+L0\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L0\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+F\+S\+E\+L0\+\_\+\+A\+D\+DR}{GPFSEL0\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+F\+S\+E\+L0\+\_\+\+A\+D\+DR~(0x20200000)}



G\+P\+IO Function Select 0, 32 bits, R/W. 



Definition at line 213 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga1e43ad10c82761bf4a40d368efc4dbe4}\label{group__GPIO_ga1e43ad10c82761bf4a40d368efc4dbe4}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+F\+S\+E\+L1\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L1\+\_\+\+A\+D\+DR}}
\index{G\+P\+F\+S\+E\+L1\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L1\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+F\+S\+E\+L1\+\_\+\+A\+D\+DR}{GPFSEL1\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+F\+S\+E\+L1\+\_\+\+A\+D\+DR~(0x20200004)}



G\+P\+IO Function Select 1, 32 bits, R/W. 



Definition at line 216 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gaae4e338408363b99970dbb5ca4f525f2}\label{group__GPIO_gaae4e338408363b99970dbb5ca4f525f2}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+F\+S\+E\+L2\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L2\+\_\+\+A\+D\+DR}}
\index{G\+P\+F\+S\+E\+L2\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L2\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+F\+S\+E\+L2\+\_\+\+A\+D\+DR}{GPFSEL2\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+F\+S\+E\+L2\+\_\+\+A\+D\+DR~(0x20200008)}



G\+P\+IO Function Select 2, 32 bits, R/W. 



Definition at line 219 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga41a15defd3f0e50bc1d3f25138795670}\label{group__GPIO_ga41a15defd3f0e50bc1d3f25138795670}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+F\+S\+E\+L3\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L3\+\_\+\+A\+D\+DR}}
\index{G\+P\+F\+S\+E\+L3\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L3\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+F\+S\+E\+L3\+\_\+\+A\+D\+DR}{GPFSEL3\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+F\+S\+E\+L3\+\_\+\+A\+D\+DR~(0x2020000\+C)}



G\+P\+IO Function Select 3, 32 bits, R/W. 



Definition at line 222 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gaa56d5af814f15c4732f421b4930ecf11}\label{group__GPIO_gaa56d5af814f15c4732f421b4930ecf11}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+F\+S\+E\+L4\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L4\+\_\+\+A\+D\+DR}}
\index{G\+P\+F\+S\+E\+L4\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L4\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+F\+S\+E\+L4\+\_\+\+A\+D\+DR}{GPFSEL4\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+F\+S\+E\+L4\+\_\+\+A\+D\+DR~(0x20200010)}



G\+P\+IO Function Select 4, 32 bits, R/W. 



Definition at line 225 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga3ac1e9f2459cc9bee9e9beea554c7717}\label{group__GPIO_ga3ac1e9f2459cc9bee9e9beea554c7717}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+F\+S\+E\+L5\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L5\+\_\+\+A\+D\+DR}}
\index{G\+P\+F\+S\+E\+L5\+\_\+\+A\+D\+DR@{G\+P\+F\+S\+E\+L5\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+F\+S\+E\+L5\+\_\+\+A\+D\+DR}{GPFSEL5\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+F\+S\+E\+L5\+\_\+\+A\+D\+DR~(0x20200014)}



G\+P\+IO Function Select 5, 32 bits, R/W. 



Definition at line 228 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gaaba3c3d6a54814218165f0994425a963}\label{group__GPIO_gaaba3c3d6a54814218165f0994425a963}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT@{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT}}
\index{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT@{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT}{GPIO\_PIN\_INPUT}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+I\+N\+P\+UT~(0)}



Definition at line 248 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gaa91560b23a4da3a195982d9c4654580a}\label{group__GPIO_gaa91560b23a4da3a195982d9c4654580a}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT@{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT}}
\index{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT@{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT}{GPIO\_PIN\_OUTPUT}}
{\footnotesize\ttfamily \#define G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+O\+U\+T\+P\+UT~(1)}



Definition at line 249 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga9a2f15ab8980c4a763dd9870950425a2}\label{group__GPIO_ga9a2f15ab8980c4a763dd9870950425a2}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+L\+E\+V0\+\_\+\+A\+D\+DR@{G\+P\+L\+E\+V0\+\_\+\+A\+D\+DR}}
\index{G\+P\+L\+E\+V0\+\_\+\+A\+D\+DR@{G\+P\+L\+E\+V0\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+L\+E\+V0\+\_\+\+A\+D\+DR}{GPLEV0\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+L\+E\+V0\+\_\+\+A\+D\+DR~(0x20200034)}



G\+P\+IO Pin Level 0, 32 bits, R only. 



Definition at line 243 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gafd408bfb4a12c49e73389a9004c532a0}\label{group__GPIO_gafd408bfb4a12c49e73389a9004c532a0}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+L\+E\+V1\+\_\+\+A\+D\+DR@{G\+P\+L\+E\+V1\+\_\+\+A\+D\+DR}}
\index{G\+P\+L\+E\+V1\+\_\+\+A\+D\+DR@{G\+P\+L\+E\+V1\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+L\+E\+V1\+\_\+\+A\+D\+DR}{GPLEV1\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+L\+E\+V1\+\_\+\+A\+D\+DR~(0x20200038)}



G\+P\+IO Pin Level 1, 32 bits, R only. 



Definition at line 246 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_ga226a4472dd8e6b8cbb47961287241ea1}\label{group__GPIO_ga226a4472dd8e6b8cbb47961287241ea1}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+S\+E\+T0\+\_\+\+A\+D\+DR@{G\+P\+S\+E\+T0\+\_\+\+A\+D\+DR}}
\index{G\+P\+S\+E\+T0\+\_\+\+A\+D\+DR@{G\+P\+S\+E\+T0\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+S\+E\+T0\+\_\+\+A\+D\+DR}{GPSET0\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+S\+E\+T0\+\_\+\+A\+D\+DR~(0x2020001\+C)}



G\+P\+IO Pin Output Set 0, 32 bits, W only. 



Definition at line 231 of file B\+C\+M2835.\+h.

\mbox{\Hypertarget{group__GPIO_gaaece09379857ff0604275597943a0cd4}\label{group__GPIO_gaaece09379857ff0604275597943a0cd4}} 
\index{G\+P\+IO@{G\+P\+IO}!G\+P\+S\+E\+T1\+\_\+\+A\+D\+DR@{G\+P\+S\+E\+T1\+\_\+\+A\+D\+DR}}
\index{G\+P\+S\+E\+T1\+\_\+\+A\+D\+DR@{G\+P\+S\+E\+T1\+\_\+\+A\+D\+DR}!G\+P\+IO@{G\+P\+IO}}
\subsubsection{\texorpdfstring{G\+P\+S\+E\+T1\+\_\+\+A\+D\+DR}{GPSET1\_ADDR}}
{\footnotesize\ttfamily \#define G\+P\+S\+E\+T1\+\_\+\+A\+D\+DR~(0x20200020)}



G\+P\+IO Pin Output Set 1, 32 bits, W only. 



Definition at line 234 of file B\+C\+M2835.\+h.

