Instruction: B
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 10 imm
ALUop: 0100 add
NZCVwrite: 0
immsrc: 10 24_signext
regbdst: 0 Rm (third Operand)

Step 4:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 


Instruction: BL
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 10 R14 - LR
regsrc: 01 ALUOUT
ALUsrcA: 00 PC
ALUsrcB: 10 imm
ALUop: 0100 add
NZCVwrite: 0
immsrc: 10 24_signext
regbdst: 0 Rm (third Operand)

Step 4:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 01 ALUOUT
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 


Instruction: STR
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 01 ALUOUT
ALUsrcA: 01 A
ALUsrcB: 10 imm
ALUop: 0100 add
NZCVwrite: 0
immsrc: 01 12_zeroext
regbdst: 1 Rd (second Operand)

Step 4:
Mwrite: 1
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 


Instruction: LDR
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 01 ALUOUT
ALUsrcA: 01 A
ALUsrcB: 10 imm
ALUop: 0100 add
NZCVwrite: 0
immsrc: 01 12_zeroext
regbdst: 0 Rm (third Operand)

Step 4:
Mwrite: 0
IRwrite: 0
Mread: 1
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 00 Rd(2nd Operand)
regsrc: 00 MDR
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: 0
immsrc: xx 
regbdst: x 


Instruction: CMP
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 01 ALUOUT
ALUsrcA: 01 A
ALUsrcB: 10 imm
ALUop: 0010 sub
NZCVwrite: 1
immsrc: 00 8_signext
regbdst: 0 Rm (third Operand)

Step 4:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 


Instruction: MOV
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 01 ALUOUT
ALUsrcA: 10 zero
ALUsrcB: 10 imm
ALUop: 0100 add
NZCVwrite: 0
immsrc: 00 8_signext
regbdst: 0 Rm (third Operand)

Step 4:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 00 Rd(2nd Operand)
regsrc: 01 ALUOUT
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 


Instruction: ALU
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 01 ALUOUT
ALUsrcA: 01 A
ALUsrcB: 11 B shift shmt
ALUop: 0100 add
NZCVwrite: 1
immsrc: 00 8_signext
regbdst: 0 Rm (third Operand)

Step 4:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 00 Rd(2nd Operand)
regsrc: 01 ALUOUT
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 


Instruction: Recovery
Step 1:
Mwrite: 0
IRwrite: 1
Mread: 1
regwrite: 1
regdst: 01 R15 - PC
regsrc: 10 ALUresult
ALUsrcA: 00 PC
ALUsrcB: 01 +8
ALUop: 0100 add
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 2:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 0
regdst: xx 
regsrc: xx 
ALUsrcA: 00 PC
ALUsrcB: 00 +4
ALUop: 0010 sub
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 3:
Mwrite: 0
IRwrite: 0
Mread: 0
regwrite: 1
regdst: 01 R15 - PC
regsrc: 01 ALUOUT
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: 0
immsrc: xx 
regbdst: x 

Step 4:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 

Step 5:
Mwrite: x
IRwrite: x
Mread: x
regwrite: x
regdst: xx 
regsrc: xx 
ALUsrcA: xx 
ALUsrcB: xx 
ALUop: xxxx 
NZCVwrite: x
immsrc: xx 
regbdst: x 


