img_ram_star.v,verilog,xil_defaultlib,../../../../project_lab4.srcs/sources_1/ip/img_ram_star/sim/img_ram_star.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
