Simulator report for alu_4_bit_int
Mon Aug 05 15:40:52 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 192 nodes    ;
; Simulation Coverage         ;      99.48 % ;
; Total Number of Transitions ; 44096        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      99.48 % ;
; Total nodes checked                                 ; 192          ;
; Total output ports checked                          ; 192          ;
; Total output ports with complete 1/0-value coverage ; 191          ;
; Total output ports with no 1/0-value coverage       ; 1            ;
; Total output ports with no 1-value coverage         ; 1            ;
; Total output ports with no 0-value coverage         ; 1            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                           ; Output Port Name                                                                                                                                    ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |alu_4_bit_int|y~0                                                                                                                                  ; |alu_4_bit_int|y~0                                                                                                                                  ; out0             ;
; |alu_4_bit_int|y~1                                                                                                                                  ; |alu_4_bit_int|y~1                                                                                                                                  ; out0             ;
; |alu_4_bit_int|A[0]                                                                                                                                 ; |alu_4_bit_int|A[0]                                                                                                                                 ; out              ;
; |alu_4_bit_int|A[1]                                                                                                                                 ; |alu_4_bit_int|A[1]                                                                                                                                 ; out              ;
; |alu_4_bit_int|B[0]                                                                                                                                 ; |alu_4_bit_int|B[0]                                                                                                                                 ; out              ;
; |alu_4_bit_int|B[1]                                                                                                                                 ; |alu_4_bit_int|B[1]                                                                                                                                 ; out              ;
; |alu_4_bit_int|s[0]                                                                                                                                 ; |alu_4_bit_int|s[0]                                                                                                                                 ; out              ;
; |alu_4_bit_int|s[1]                                                                                                                                 ; |alu_4_bit_int|s[1]                                                                                                                                 ; out              ;
; |alu_4_bit_int|s[2]                                                                                                                                 ; |alu_4_bit_int|s[2]                                                                                                                                 ; out              ;
; |alu_4_bit_int|y[0]                                                                                                                                 ; |alu_4_bit_int|y[0]                                                                                                                                 ; pin_out          ;
; |alu_4_bit_int|y[1]                                                                                                                                 ; |alu_4_bit_int|y[1]                                                                                                                                 ; pin_out          ;
; |alu_4_bit_int|ShiftLeft0~0                                                                                                                         ; |alu_4_bit_int|ShiftLeft0~0                                                                                                                         ; out              ;
; |alu_4_bit_int|ShiftLeft0~1                                                                                                                         ; |alu_4_bit_int|ShiftLeft0~1                                                                                                                         ; out              ;
; |alu_4_bit_int|Add0~0                                                                                                                               ; |alu_4_bit_int|Add0~0                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add0~1                                                                                                                               ; |alu_4_bit_int|Add0~1                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add0~2                                                                                                                               ; |alu_4_bit_int|Add0~2                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~0                                                                                                                               ; |alu_4_bit_int|Add1~0                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~1                                                                                                                               ; |alu_4_bit_int|Add1~1                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~2                                                                                                                               ; |alu_4_bit_int|Add1~2                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~3                                                                                                                               ; |alu_4_bit_int|Add1~3                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~4                                                                                                                               ; |alu_4_bit_int|Add1~4                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~5                                                                                                                               ; |alu_4_bit_int|Add1~5                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~6                                                                                                                               ; |alu_4_bit_int|Add1~6                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add1~7                                                                                                                               ; |alu_4_bit_int|Add1~7                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add2~0                                                                                                                               ; |alu_4_bit_int|Add2~0                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add2~1                                                                                                                               ; |alu_4_bit_int|Add2~1                                                                                                                               ; out0             ;
; |alu_4_bit_int|Add2~2                                                                                                                               ; |alu_4_bit_int|Add2~2                                                                                                                               ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~0                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~0                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~1                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~1                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~2                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~2                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~3                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~3                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~4                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~4                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~5                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~5                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~6                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~6                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~7                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~7                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~8                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~8                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~9                                                                                              ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~9                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~10                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~10                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~11                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~11                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~12                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~12                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~13                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~13                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~14                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~14                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~15                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~15                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~16                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~16                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~17                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~17                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~18                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~18                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~19                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~19                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~20                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~20                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0                                                                                 ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0                                                                                 ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~21                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~21                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~22                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~22                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~23                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~23                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~24                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~24                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~25                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~25                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~26                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~26                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~27                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~27                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~28                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~28                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~29                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~29                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~30                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~30                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~31                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~31                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~32                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~32                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~33                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~33                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~34                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~34                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~35                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~35                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~36                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~36                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~37                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~37                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~38                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~38                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~39                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~39                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~40                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~40                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~41                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~41                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~42                                                                                             ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|_~42                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1                                                                                 ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1                                                                                 ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]                                                                                   ; |alu_4_bit_int|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]                                                                                   ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~0                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~0                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~1                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~1                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~2                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~2                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~3                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~3                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~4                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~4                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~5                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~5                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~6                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~6                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~7                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~7                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~8                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~8                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~9                                                                                              ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~9                                                                                              ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~10                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~10                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~11                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~11                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~12                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~12                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~13                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~13                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~14                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~14                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~15                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~15                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~16                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~16                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~17                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~17                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~18                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~18                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~19                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~19                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~20                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~20                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0                                                                                 ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0                                                                                 ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~21                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~21                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~22                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~22                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~23                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~23                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~24                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~24                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~25                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~25                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~26                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~26                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~27                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~27                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~28                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~28                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~29                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~29                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~30                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~30                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~31                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~31                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~32                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~32                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~33                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~33                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~34                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~34                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~35                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~35                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~36                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~36                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~37                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~37                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~38                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~38                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~39                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~39                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~40                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~40                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~41                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~41                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~42                                                                                             ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|_~42                                                                                             ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1                                                                                 ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1                                                                                 ; out0             ;
; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]                                                                                   ; |alu_4_bit_int|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]                                                                                   ; out0             ;
; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|result[0]~0                                                                                        ; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|result[0]~0                                                                                        ; out0             ;
; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|_~0                                                                                                ; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|_~0                                                                                                ; out0             ;
; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|_~1                                                                                                ; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|_~1                                                                                                ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|sel[0]                               ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|sel[0]                               ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]~2                         ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]~2                         ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]                           ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]                           ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]~5                         ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]~5                         ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]                           ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]                           ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[3]~0                        ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[3]~0                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[2]~1                        ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[2]~1                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|_~1                                  ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|_~1                                  ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[3]~2                        ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[3]~2                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[2]~3                        ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[2]~3                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[3]                          ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[3]                          ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[2]                          ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[2]                          ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~5                        ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~5                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|_~2                                  ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|_~2                                  ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~7                        ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~7                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]                          ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]                          ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~0 ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~0 ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~0            ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~0            ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~1 ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~1 ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]   ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]   ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~2 ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~2 ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~1            ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~1            ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~3 ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~3 ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]   ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]   ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[1]  ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[1]  ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[0]  ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[0]  ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[1]~0   ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[1]~0   ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[1]     ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[1]     ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[0]~1   ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[0]~1   ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[0]     ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|sum_eqn[0]     ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~0 ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~0 ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|_~0            ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|_~0            ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~1 ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~1 ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]   ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]   ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|datab_node[0]  ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|datab_node[0]  ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]~0   ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]~0   ; out0             ;
; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]     ; |alu_4_bit_int|lpm_divide:Mod0|lpm_divide_58m:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]     ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|quotient_tmp[1]                      ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|quotient_tmp[1]                      ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|quotient_tmp[0]                      ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|quotient_tmp[0]                      ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|sel[0]                               ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|sel[0]                               ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]~2                         ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]~2                         ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]                           ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[3]                           ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]~5                         ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]~5                         ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]                           ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|selnose[0]                           ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~5                        ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~5                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|_~2                                  ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|_~2                                  ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~7                        ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]~7                        ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]                          ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|StageOut[0]                          ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~0 ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~0 ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~0            ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~0            ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~1 ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]~1 ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]   ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[1]   ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~2 ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~2 ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~1            ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|_~1            ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~3 ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]~3 ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]   ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|carry_eqn[0]   ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[1]  ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[1]  ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[0]  ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_vnc:add_sub_1|datab_node[0]  ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~0 ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~0 ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|_~0            ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|_~0            ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~1 ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]~1 ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]   ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|carry_eqn[0]   ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|datab_node[0]  ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|datab_node[0]  ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]~0   ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]~0   ; out0             ;
; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]     ; |alu_4_bit_int|lpm_divide:Div0|lpm_divide_2gm:auto_generated|sign_div_unsign_3kh:divider|alt_u_div_h2f:divider|add_sub_unc:add_sub_0|sum_eqn[0]     ; out0             ;
; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|result[0]~0                                                                                        ; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|result[0]~0                                                                                        ; out0             ;
; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|_~0                                                                                                ; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|_~0                                                                                                ; out0             ;
; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                                ; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                                ; out0             ;
; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|result[1]~1                                                                                        ; |alu_4_bit_int|lpm_mult:Mult0|multcore:mult_core|result[1]~1                                                                                        ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------+
; Node Name                                                    ; Output Port Name                                             ; Output Port Type ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------+
; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|result[1]~1 ; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|result[1]~1 ; out0             ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                       ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------+
; Node Name                                                    ; Output Port Name                                             ; Output Port Type ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------+
; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|result[1]~1 ; |alu_4_bit_int|lpm_mult:Mult1|multcore:mult_core|result[1]~1 ; out0             ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Aug 05 15:40:51 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off alu_4_bit_int -c alu_4_bit_int
Info: Using vector source file "C:/Users/admin/Desktop/66_67/exp_2/alu_4_bit_int/alu_4_bit_int.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      99.48 %
Info: Number of transitions in simulation is 44096
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 138 megabytes
    Info: Processing ended: Mon Aug 05 15:40:52 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


