
---------- Begin Simulation Statistics ----------
final_tick                               572574721809500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52099                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880064                       # Number of bytes of host memory used
host_op_rate                                   117105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   191.94                       # Real time elapsed on the host
host_tick_rate                               38598084                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007409                       # Number of seconds simulated
sim_ticks                                  7408555750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75670                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35139                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40235                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28168                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35139                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6971                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45736                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5127                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329222                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1559709                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469093                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14724235                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.526545                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.719152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10065171     68.36%     68.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       671996      4.56%     72.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       819409      5.57%     78.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       259164      1.76%     80.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       560499      3.81%     84.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       258449      1.76%     85.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       331876      2.25%     88.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       197962      1.34%     89.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1559709     10.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14724235                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.481709                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.481709                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10931165                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108457                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           745616                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2485617                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6092                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        617275                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786209                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366975                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45736                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084086                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13673430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473702                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12184                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003087                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1106363                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33295                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.706866                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14785885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.576166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.030009                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11307753     76.48%     76.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           105493      0.71%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           214655      1.45%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170010      1.15%     79.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177080      1.20%     80.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141096      0.95%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219626      1.49%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72755      0.49%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377417     16.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14785885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988695                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19172085                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          840                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37005                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.561205                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10315047                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366975                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          303532                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789734                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2419006                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042469                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7948072                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4684                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23132515                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3097                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3606787                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6092                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3614890                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31021                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       573487                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138647                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167397                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28939117                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22918758                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.605994                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17536925                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.546779                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22961768                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21303152                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345039                       # number of integer regfile writes
system.switch_cpus.ipc                       0.674897                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.674897                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237410     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2691      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47746      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476996     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002312     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       765684      3.31%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94624      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7183984     31.05%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272515      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23137200                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22512910                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44085280                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21442785                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671311                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1042814                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045071                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             659      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123063     11.80%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       263200     25.24%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89743      8.61%     45.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11470      1.10%     46.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       498156     47.77%     94.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56523      5.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1625964                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     18018334                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475973                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936588                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23137200                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          516                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       278621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14785885                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.564817                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.447116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9396283     63.55%     63.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       691870      4.68%     68.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       707745      4.79%     73.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       637543      4.31%     77.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       890685      6.02%     83.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       705039      4.77%     88.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       774214      5.24%     93.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       476056      3.22%     96.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       506450      3.43%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14785885                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.561521                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084086                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22747                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95665                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789734                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2419006                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10622778                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14817091                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3977697                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         168508                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1026268                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2446798                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         14283                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938292                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064737                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906348                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2813995                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4293997                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6092                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6961713                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515468                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040532                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168322                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3786023                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36044268                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954350                       # The number of ROB writes
system.switch_cpus.timesIdled                     343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          490                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228164                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            490                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26846                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48824                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22470                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       243954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       243954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 243954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             84142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   84142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               84142                       # Request fanout histogram
system.membus.reqLayer2.occupancy           281856500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          466554000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7408555750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          120619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31666                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82672                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10005632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10038400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           76151                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1718144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           190885                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002567                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 190395     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    490      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             190885                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          156195500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171502500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           68                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        30524                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30592                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           68                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        30524                       # number of overall hits
system.l2.overall_hits::total                   30592                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          326                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        83811                       # number of demand (read+write) misses
system.l2.demand_misses::total                  84142                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          326                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        83811                       # number of overall misses
system.l2.overall_misses::total                 84142                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     24844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8549797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8574641000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     24844000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8549797000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8574641000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114335                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114335                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114734                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.827411                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.733030                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.733366                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.827411                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.733030                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.733366                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76208.588957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102012.826479                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101906.788524                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76208.588957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102012.826479                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101906.788524                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26846                       # number of writebacks
system.l2.writebacks::total                     26846                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        83811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             84137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        83811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            84137                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     21584000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7711687000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7733271000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     21584000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7711687000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7733271000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.827411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.733030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.733322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.827411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.733030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.733322                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66208.588957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92012.826479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91912.844527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66208.588957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92012.826479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91912.844527                       # average overall mshr miss latency
system.l2.replacements                          76151                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42000                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42000                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42000                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9196                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        22469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22470                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2226356000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2226356000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.709585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.709594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99085.673595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99081.263907                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2001666000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2001666000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.709585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.709562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89085.673595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89085.673595                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              328                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     24844000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24844000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.827411                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.828283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76208.588957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75743.902439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     21584000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21584000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.827411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823232                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66208.588957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66208.588957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        21328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        61342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           61344                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6323441000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6323441000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82670                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82672                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.742010                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.742017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103085.015161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103081.654278                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        61342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        61342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5710021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5710021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.742010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.741992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93085.015161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93085.015161                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7780.746031                       # Cycle average of tags in use
system.l2.tags.total_refs                      205003                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     76151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.692059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.161065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.155164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.337035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    30.226018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7722.866749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.942733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949798                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          730                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1909655                       # Number of tag accesses
system.l2.tags.data_accesses                  1909655                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        20864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5363904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5385088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        20864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1718144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1718144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        83811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               84142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             25916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2816203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    724014799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             726874195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2816203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2833481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231913487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231913487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231913487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            25916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2816203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    724014799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            958787683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     83663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000249138500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1621                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1621                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              174081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       84137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26846                       # Number of write requests accepted
system.mem_ctrls.readBursts                     84137                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1618                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2674424000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  419945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4249217750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31842.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50592.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11233                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20099                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 84137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        79471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.231644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.037773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.459908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67958     85.51%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6751      8.49%     94.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2866      3.61%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1312      1.65%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          342      0.43%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      0.18%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           30      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        79471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.807526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.982132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.313745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1616     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1621                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.549044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.520886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1203     74.21%     74.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               51      3.15%     77.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              285     17.58%     94.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               59      3.64%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      1.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1621                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5375296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1716864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5384768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1718144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       725.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       231.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    726.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    231.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7408370000                       # Total gap between requests
system.mem_ctrls.avgGap                      66752.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        20864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5354432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1716864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2816203.414545405656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 722736276.905252337456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 231740714.106119811535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        83811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26846                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8180750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4241037000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 171975289500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     25094.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50602.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6405993.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            289762620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            153985920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           307055700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72939060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     584522640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3322578450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46898400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4777742790                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.895301                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     95239000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    247260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7066046500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            277746000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            147606525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           292625760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           67092660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     584522640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3319691970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49294560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4738580115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        639.609159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    102065750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    247260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7059219750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7408545500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083680                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083680                       # number of overall hits
system.cpu.icache.overall_hits::total         1083692                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          406                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          406                       # number of overall misses
system.cpu.icache.overall_misses::total           408                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27126500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27126500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27126500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27126500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084086                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084100                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084100                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000376                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 66814.039409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66486.519608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 66814.039409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66486.519608                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     26160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     26160000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26160000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 66395.939086                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66395.939086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 66395.939086                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66395.939086                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083680                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083692                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          406                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           408                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27126500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27126500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084100                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 66814.039409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66486.519608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     26160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 66395.939086                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66395.939086                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003588                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46729                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.836207                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9277563                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9277566                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9291259                       # number of overall hits
system.cpu.dcache.overall_hits::total         9291262                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169283                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       172946                       # number of overall misses
system.cpu.dcache.overall_misses::total        172949                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12875760161                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12875760161                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12875760161                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12875760161                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9446843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9446849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9464205                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9464211                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017920                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018274                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018274                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76061.910214                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76060.562260                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74449.597915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74448.306501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1917501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.655458                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        42000                       # number of writebacks
system.cpu.dcache.writebacks::total             42000                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114335                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8939528661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8939528661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9049438661                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9049438661                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012081                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012081                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79076.583260                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79076.583260                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79148.455512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79148.455512                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113314                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7057658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7057660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10471433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10471433000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7195247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7195251                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76106.614628                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76105.508354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6567244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6567244000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80694.534552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80694.534552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31691                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31692                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2404327161                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2404327161                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014075                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75867.822442                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75865.428531                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2372284661                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2372284661                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74918.195516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74918.195516                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13696                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13696                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3666                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3666                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.211151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.211151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    109910000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    109910000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 85466.562986                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85466.562986                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572574721809500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8694992                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113314                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.733607                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013132                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          602                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19042760                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19042760                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572596937864000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70826                       # Simulator instruction rate (inst/s)
host_mem_usage                                 908944                       # Number of bytes of host memory used
host_op_rate                                   157688                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   564.76                       # Real time elapsed on the host
host_tick_rate                               39336982                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022216                       # Number of seconds simulated
sim_ticks                                 22216054500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       261350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        522938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       546117                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           52                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15744                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       571831                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       438174                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       546117                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       107943                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          614351                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           27687                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         5601                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2647843                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2433331                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        16012                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4672538                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1794864                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     44034105                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.511987                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.711775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     30256754     68.71%     68.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1961796      4.46%     73.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2338656      5.31%     78.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       962437      2.19%     80.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1600638      3.63%     84.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       738919      1.68%     85.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       941441      2.14%     88.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       560926      1.27%     89.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4672538     10.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     44034105                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.481070                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.481070                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32649268                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69041810                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2241507                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7547280                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          31893                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1805828                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22204397                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5247                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6681744                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1732                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              614351                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3134126                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              41000412                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31808318                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          350                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1798                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           63786                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.013827                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3241188                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       465861                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.715886                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     44275776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.576599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.019035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33747920     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           304225      0.69%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           602468      1.36%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           752861      1.70%     79.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           530163      1.20%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           421639      0.95%     82.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           645990      1.46%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           231479      0.52%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7039031     15.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     44275776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102056918                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54708715                       # number of floating regfile writes
system.switch_cpus.idleCycles                  156333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24877                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           525410                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.547094                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29330347                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6681744                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          922966                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22230283                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           42                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6841159                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68657134                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22648603                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        49881                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68740645                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10875608                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          31893                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10900142                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        86390                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1599906                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          804                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       465415                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       511661                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          804                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15721                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85946996                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68123857                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609507                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52385263                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.533212                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68255326                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63468388                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6217883                       # number of integer regfile writes
system.switch_cpus.ipc                       0.675187                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.675187                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134564      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12189595     17.72%     17.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14883      0.02%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           398      0.00%     17.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       279547      0.41%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          822      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143264      0.21%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5157      0.01%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5376      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241504     22.16%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           22      0.00%     41.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145353     16.20%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2360570      3.43%     60.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311244      0.45%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20298269     29.51%     90.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6372082      9.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68790532                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64076924                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125535238                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61080158                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61883925                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2918067                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042420                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           18931      0.65%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            730      0.03%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       341338     11.70%     12.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       727291     24.92%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         244942      8.39%     45.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34529      1.18%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1391894     47.70%     94.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       158048      5.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7497111                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     59244275                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7043699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8852128                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68645518                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68790532                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11616                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2078134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4612                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10650                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1294968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     44275776                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.553683                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.440194                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     28239563     63.78%     63.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2102896      4.75%     68.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2057460      4.65%     73.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1870401      4.22%     77.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2630749      5.94%     83.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2171964      4.91%     88.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2318287      5.24%     93.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1406673      3.18%     96.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1477783      3.34%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     44275776                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.548217                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3134432                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   435                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70799                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       290386                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22230283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6841159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31043618                       # number of misc regfile reads
system.switch_cpus.numCycles                 44432109                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12906853                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         593100                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3067444                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6664023                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         85898                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199537673                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68847867                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63878025                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8492850                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12405206                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          31893                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19776595                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2147533                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102324107                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63475772                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          141                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           28                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11021375                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           29                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107535749                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           136989820                       # The number of ROB writes
system.switch_cpus.timesIdled                    1794                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2044                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702213                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2044                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  22216054500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             194635                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88171                       # Transaction distribution
system.membus.trans_dist::CleanEvict           173179                       # Transaction distribution
system.membus.trans_dist::ReadExReq             66953                       # Transaction distribution
system.membus.trans_dist::ReadExResp            66953                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        194635                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       784526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       784526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 784526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22384576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22384576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22384576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            261588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  261588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              261588                       # Request fanout histogram
system.membus.reqLayer2.occupancy           922354500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1445482000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  22216054500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22216054500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  22216054500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22216054500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       210769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2878                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          400705                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3115                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256639                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       382976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30125120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30508096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          263376                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5643520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           614595                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057812                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 612534     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2061      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             614595                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          476582500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522163999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4674496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  22216054500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1194                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        88431                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89625                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1194                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        88431                       # number of overall hits
system.l2.overall_hits::total                   89625                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1912                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       259676                       # number of demand (read+write) misses
system.l2.demand_misses::total                 261588                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1912                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       259676                       # number of overall misses
system.l2.overall_misses::total                261588                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    157760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  26105102000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26262862000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    157760000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26105102000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26262862000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351213                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351213                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.615583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.745966                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.744813                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.615583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.745966                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.744813                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82510.460251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100529.513702                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100397.808768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82510.460251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100529.513702                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100397.808768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88171                       # number of writebacks
system.l2.writebacks::total                     88171                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       259676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            261588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       259676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           261588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    138640000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23508342000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23646982000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    138640000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23508342000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23646982000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.615583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.745966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.744813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.615583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.745966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.744813                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72510.460251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90529.513702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90397.808768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72510.460251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90529.513702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90397.808768                       # average overall mshr miss latency
system.l2.replacements                         263367                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       122598                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           122598                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       122598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       122598                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2875                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2875                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2875                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2875                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        24515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24515                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        66953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               66953                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6655719000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6655719000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.731983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.731983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99408.824100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99408.824100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        66953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          66953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5986189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5986189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.731983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.731983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89408.824100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89408.824100                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    157760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    157760000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.615583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.615583                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82510.460251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82510.460251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    138640000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    138640000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.615583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.615583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72510.460251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72510.460251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        63916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63916                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       192723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          192723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19449383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19449383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.750950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.750950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100918.847257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100918.847257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       192723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       192723                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17522153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17522153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.750950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.750950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90918.847257                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90918.847257                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22216054500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      725327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    271559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.670974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      54.167852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    34.035757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8103.796391                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          641                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5880975                       # Number of tag accesses
system.l2.tags.data_accesses                  5880975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22216054500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16619264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16741632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5642944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5642944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       259676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              261588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5508089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    748074506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             753582595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5508089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5508089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      254002978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            254002978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      254002978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5508089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    748074506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1007585573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    259471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001676996750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5313                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              548233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      261588                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88171                       # Number of write requests accepted
system.mem_ctrls.readBursts                    261588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88171                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    205                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5352                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7914490500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1306915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12815421750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30279.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49029.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    49030                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65461                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                261588                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88171                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.172031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.729860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.191290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       198504     84.45%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20228      8.61%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9345      3.98%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3918      1.67%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1182      0.50%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          498      0.21%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          207      0.09%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          143      0.06%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1037      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235062                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.196499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     44.274478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    126.754520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5306     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5313                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.595144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.565559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3847     72.41%     72.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      2.18%     74.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1064     20.03%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              234      4.40%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.85%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16728512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5642880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16741632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5642944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       752.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       254.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    753.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    254.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22216061000                       # Total gap between requests
system.mem_ctrls.avgGap                      63518.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       122368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16606144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5642880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5508088.756264079362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 747483942.299475431442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 254000097.091947644949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       259676                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88171                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     59940500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12755481250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 536780998000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31349.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49120.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6087954.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            855907500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            454929420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           956688600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          237337740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1753567920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9852284130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        234304800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14345020110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.705119                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    527258750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    741780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20947015750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            822435180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            437130870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           909586020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          222909660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1753567920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9844188990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241121760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14230940400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        640.570107                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    546262750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    741780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20928011750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29624600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4214199                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4214211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4214199                       # number of overall hits
system.cpu.icache.overall_hits::total         4214211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4011                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4013                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4011                       # number of overall misses
system.cpu.icache.overall_misses::total          4013                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    229331500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    229331500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    229331500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    229331500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4218210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4218224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4218210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4218224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000951                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000951                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000951                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000951                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57175.641985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57147.146773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57175.641985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57147.146773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1589                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.086957                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2994                       # number of writebacks
system.cpu.icache.writebacks::total              2994                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          502                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          502                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          502                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          502                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3509                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3509                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3509                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3509                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    201276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    201276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    201276000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    201276000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000832                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000832                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000832                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000832                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57359.931604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57359.931604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57359.931604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57359.931604                       # average overall mshr miss latency
system.cpu.icache.replacements                   2994                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4214199                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4214211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4011                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4013                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    229331500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    229331500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4218210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4218224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57175.641985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57147.146773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          502                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          502                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3509                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3509                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    201276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    201276000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57359.931604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57359.931604                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017661                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4217722                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1201.287952                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017585                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8439959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8439959                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35463826                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35463829                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35518753                       # number of overall hits
system.cpu.dcache.overall_hits::total        35518756                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       864553                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         864556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       878816                       # number of overall misses
system.cpu.dcache.overall_misses::total        878819                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  59480888258                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  59480888258                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  59480888258                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  59480888258                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36328379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36328385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36397569                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36397575                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023798                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023798                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68799.585749                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68799.347015                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67682.982852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67682.751804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7393766                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          546                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            119878                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.677422                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          273                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       164598                       # number of writebacks
system.cpu.dcache.writebacks::total            164598                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       407231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       407231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       407231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       407231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462448                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36184377759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36184377759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36624841759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36624841759                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012705                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79122.320289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79122.320289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79197.751442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79197.751442                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461421                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27005977                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27005979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       741308                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        741310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  49929766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49929766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27747285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27747289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67353.604710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67353.422994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       407125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       407125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26757768000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26757768000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012044                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80069.207590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80069.207590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9551122258                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9551122258                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77497.036456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77496.407656                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9426609759                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9426609759                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76552.593078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76552.593078                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        54927                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         54927                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14263                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14263                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69190                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69190                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.206143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.206143                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    440464000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    440464000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074086                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 85927.428794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85927.428794                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572596937864000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.052863                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35981207                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462445                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.806457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.052861                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000052                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73257595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73257595                       # Number of data accesses

---------- End Simulation Statistics   ----------
