{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@180:190@HdlIdDef", "  .reb (1'b1),\n  .addrb (rd_addr),\n  .doutb (rd_data)\n);\n\nreg rd_active = 1'b0;\nreg [1:0] rd_req_cnt = 2'b0;\nalways @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n    rd_req_cnt <= rd_req_cnt + 2'b1;\n  else if (rd_response_eot)\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@181:191", "  .addrb (rd_addr),\n  .doutb (rd_data)\n);\n\nreg rd_active = 1'b0;\nreg [1:0] rd_req_cnt = 2'b0;\nalways @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n    rd_req_cnt <= rd_req_cnt + 2'b1;\n  else if (rd_response_eot)\n    rd_req_cnt <= rd_req_cnt - 2'b1;\n"], ["hdl/library/util_do_ram/util_do_ram.v@189:199", "    rd_req_cnt <= rd_req_cnt + 2'b1;\n  else if (rd_response_eot)\n    rd_req_cnt <= rd_req_cnt - 2'b1;\nend\n\nassign rd_request_ready = ~rd_req_cnt[1];\n\nalways @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];\nend\n"]], "Diff Content": {"Delete": [[185, "reg rd_active = 1'b0;\n"]], "Add": []}}