\doxysubsection{EFM32\+GG\+\_\+\+GPIO\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields}{}\label{group___e_f_m32_g_g___g_p_i_o___bit_fields}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf616736ce9780d2762e52da4a473eb88}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3d76a876f21ac5234687c4ec41b482ed}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf15659194606e9c0fee88052979b6c86}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga634fae31ba22af888c0b26c9f452a559}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+MASK}}~0x3\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3acf44864bb5d377d20bb71be3d614ef}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc678717e344dffcf516e8cb4f01418a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+STANDARD}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga373dd68b7b152d21c45de138b341f3c1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOWEST}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987ea4a9b33bbe5b84594606ab52cae4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+HIGH}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40826b199e82e2f6edddb6718cec3519}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOW}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga503a1e476a1a739bc9cb14f73c785ff5}{GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3acf44864bb5d377d20bb71be3d614ef}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab7cac1f21956ffa54195ce80f9073325}{GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+STANDARD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc678717e344dffcf516e8cb4f01418a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+STANDARD}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c2b1ff2ec9e7c42ed425699d4c6dda0}{GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOWEST}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga373dd68b7b152d21c45de138b341f3c1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOWEST}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bb1d59e20ac32b580bd717fdb12c6de}{GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+HIGH}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987ea4a9b33bbe5b84594606ab52cae4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+HIGH}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga852a481958bd326da535e7889bf8a960}{GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOW}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40826b199e82e2f6edddb6718cec3519}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOW}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga867ecab8562c444a7cdbaf8ef1966d9c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51b5540db8d88c64f89af5d5766d5b1b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88ca06660491f68a8036c4811f927a13}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga005ace928e56ea5fc6fa42937d616f6e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43feac9085330e17a2bcfb85ad7a8f21}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6c8a10477eb7923f05deeaeab89436c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37dc60b39ff058b291a06ee627ca6c6b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga136ddf845c159b412e2699f137b284dc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3847113bdda2d633e44f6ae0016a015}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e647ba1930419cbcb07788e7b4bae05}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac658f676c807c7e550c47c05a2400e4f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0134285db0a27d8922d2fe5fff79e5a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebe5bfd0a5338776a7fbfb6ac70a0a18}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37a8f1a8f065e73086d2e11f98199b75}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2804add7de5d7ccebe1d04a3dec48671}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa42fa31f3adf22164127ce320fe9ea03}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf4d89551bb5c8eaf069a7b6b4d41b30a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9301226912b0b3902a6371be103b8722}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9780362b843280065c164e4a4185822a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga58be084aaf60d2815c904cb8832a6f63}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5dbd3b7fd066dc694c0c027d55982004}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadff88531759aabaf2feb03d8727af1b8}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43feac9085330e17a2bcfb85ad7a8f21}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedd6aaa093a0a6cada17c352900e49e1}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6c8a10477eb7923f05deeaeab89436c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DISABLED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga546f244cd622a2aa2af2bdb34a524648}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37dc60b39ff058b291a06ee627ca6c6b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad903a31d9b6cf1ab4eb820ad7599de8}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga136ddf845c159b412e2699f137b284dc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5fa8ca53b2d2f7a75da474ed02a6c384}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3847113bdda2d633e44f6ae0016a015}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULLFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0baa695749973a063423f79939a75225}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e647ba1930419cbcb07788e7b4bae05}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf3e7354ba4bd687d7e6f3ccf3760152d}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac658f676c807c7e550c47c05a2400e4f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecd118ca736176de6f3626bbaff3beeb}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0134285db0a27d8922d2fe5fff79e5a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDOR}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga331f8e0a22487ccce2693c209f949bfb}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebe5bfd0a5338776a7fbfb6ac70a0a18}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab90227653b22af5eaddd400f24389088}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37a8f1a8f065e73086d2e11f98199b75}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDAND}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ed3212a9a976e8e8f837c3d9eb2edd}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2804add7de5d7ccebe1d04a3dec48671}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaff905034aa9b1fbe3af6513b1fdddb3d}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa42fa31f3adf22164127ce320fe9ea03}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUP}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga81a9f949feedc40e73c5b9ce6cd05315}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf4d89551bb5c8eaf069a7b6b4d41b30a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97b9e3a21b1de0b0d3659a8233c26868}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9301226912b0b3902a6371be103b8722}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa58f7cab256644fcdf8df5a5b6f13266}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9780362b843280065c164e4a4185822a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1bf072552934a27708d727360beb74a2}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga58be084aaf60d2815c904cb8832a6f63}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9564ba9ec8329787d85663f306f7159b}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5dbd3b7fd066dc694c0c027d55982004}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0116018f2936e982671bb9f938d11b53}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ef33e04378f452ffb1e825c7a8e1ce3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+MASK}}~0x\+F0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f95ece1a051fb4b31fe67cb6164fd98}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb0a83f8f6bce4f71eb0b15e26ede16d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf660ae51cd19d21db7acab773c078c30}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03cb313d5821d3c7f4eb74937201380c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga55a907db63d6b7fc9051b20107cad9fa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c3be139fc28a2e54802e5541908fd5d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d5f86b6b77bfddde42c20ac2067cca}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d741e91a53062b46a6e54ac02ed54c0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c95bbd43980b6eced90277c849bf587}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5785959d477c68bc5a3c36482596de59}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a673382f6ea4c9e42038a50583b11e9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c587384074adb0132883873bfddb3a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9312f50985baef42b998a97498f774b5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3d135172278d662530ba9f4a38702a3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d0f76a3db635d99d179c6b39609dbd2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39152adb081a4c8f16de5defd6773df2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga096c14c9a6cb1c0d5eef027c0970ff44}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa0e131e0c18b1eeb336192f0c4ec6236}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f95ece1a051fb4b31fe67cb6164fd98}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga300072b4d407cfb165d3eec94ecdbcef}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb0a83f8f6bce4f71eb0b15e26ede16d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DISABLED}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e85cb8209af3104cd03c222ff9f4367}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf660ae51cd19d21db7acab773c078c30}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd965ce6d53ccd46d97305f12a0103bd}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03cb313d5821d3c7f4eb74937201380c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULL}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga739138231e99296eece7301d2837fea4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga55a907db63d6b7fc9051b20107cad9fa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULLFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40cf4f948ad8a8a58e2c20ebc6638712}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c3be139fc28a2e54802e5541908fd5d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULL}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga60a9983ad271f6b19baa2e11ebedf68a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d5f86b6b77bfddde42c20ac2067cca}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4382ee0f557b0a39c1b1a9acd676d99f}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d741e91a53062b46a6e54ac02ed54c0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDOR}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad79de8ef0b6133a947096079e810dab8}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c95bbd43980b6eced90277c849bf587}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0324a652464f04f6f9eef113e3b4bcc3}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5785959d477c68bc5a3c36482596de59}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDAND}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad32f6fc9c359f82c504514ef1f1ecc25}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a673382f6ea4c9e42038a50583b11e9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2aeaf236777e7352e2962f42b81c9b83}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c587384074adb0132883873bfddb3a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUP}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8050ca1cd793ef0bcbd4fe2259782a4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9312f50985baef42b998a97498f774b5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95fb06d92e0493b4917d47a8bfc9427e}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3d135172278d662530ba9f4a38702a3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabc5f924f08d50857f020e225ff612400}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d0f76a3db635d99d179c6b39609dbd2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc6a70595c6363b1d0bef677d53643aa}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39152adb081a4c8f16de5defd6773df2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga417f876e3bc2dc17dbc02fb42540a4e3}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga096c14c9a6cb1c0d5eef027c0970ff44}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac48fd262f0652b6da963a3d161a31f81}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad423191f79a2459b8f41fdfad630f45b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+MASK}}~0x\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2682c718a532b7c298429719679ad6e0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9bf53ce6e06147d11be70702f09351a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2956a890e77a630e8b7bae684e68d16}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3af0f609e9c787ffc0339e4e82216b5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c86f5fcc919c683f4763d46da0e208}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61456b30a39f97d9c182292f86a33d75}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga334d1cfd0f16634c07e0b5216a1429e9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9153e1371e2c89e361e85bef65e2fa46}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07cc8c1afa15c70e7463b439c0e20bec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd4eaf59e5c74692bc0035bb8e6ba411}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e68ceac107b36b9cc643727bb0bd3f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec74383896c55045eec21a18dc6dc7ec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6dcc6837159843680ebdf916774b93f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9dfa290325a2413aebab0e7c1abc7bf}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f4759e8f3cf87f0705fbc9b6c1ca16a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf3b0c93c643db2cf9c71bb2767d1570}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga506942119ebb97aa8e861eba213a4518}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae74aeb49384f095bb3a82b2614652385}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2682c718a532b7c298429719679ad6e0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2187d4d7bad5f8400a7d8e09c40d1345}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9bf53ce6e06147d11be70702f09351a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DISABLED}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ae4280bcb061334f1a2fc6873eed82b}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2956a890e77a630e8b7bae684e68d16}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea346e531eb8970cfec35df0dceb81bb}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3af0f609e9c787ffc0339e4e82216b5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULL}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7432ece2397b1fa5cc9ace804acf01e1}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c86f5fcc919c683f4763d46da0e208}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULLFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6ccb966ba4d203b356f6eaf665960bf1}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61456b30a39f97d9c182292f86a33d75}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULL}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7f554167d048dbbe85508ea6684ff9d}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga334d1cfd0f16634c07e0b5216a1429e9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef893da44958285e76cde8aa91809caa}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9153e1371e2c89e361e85bef65e2fa46}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDOR}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab71c1edcbcea669cf81bd97d0425bd87}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07cc8c1afa15c70e7463b439c0e20bec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac87424d85ce606819711c592bdef51d2}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd4eaf59e5c74692bc0035bb8e6ba411}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDAND}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d38966ed7d834e3cb81ad327f5f55a7}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e68ceac107b36b9cc643727bb0bd3f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa74b682ad72e1da1f937ec3c9edfac6f}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec74383896c55045eec21a18dc6dc7ec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUP}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa217e052633f7a321600ee493a1cf9b7}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6dcc6837159843680ebdf916774b93f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d67704590620f55fa3ae4f0734e4145}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9dfa290325a2413aebab0e7c1abc7bf}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVE}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9d5ffcb899823b277956d71465fd13cd}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f4759e8f3cf87f0705fbc9b6c1ca16a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e93434f44a1a756a0d905fc8d9fd34b}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf3b0c93c643db2cf9c71bb2767d1570}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4f3c60aa8db37492bb617efb349c1656}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga506942119ebb97aa8e861eba213a4518}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6cdb4ec420475feb5c58b4e999ea200}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae6cc8753077eb5e44d7672226d40bf55}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+MASK}}~0x\+F000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga167e8b4bb9c38d7d55855761425de241}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85b8256d9ef86f65f6df9486ff5c5087}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bc97fc81a5dd415786ccef0035a60b4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39ac56171a4bc6081299f83adbce957b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c99fc57e710523447da94e4118504bb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecfb543dd226ab665dfee6929e7d1e5e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89b12793f34831ed5e0863305fbf1f1e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fd002fff676569d83d10305e939915a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809419ae2bc3293b11673a3b657f038}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3ff73963568188e45dd7c8be0493f215}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabfa606cde82b00515337eefa8318b997}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0868e9f4f7daf92481fcc991da912f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga155e64872975800a9aefc051531c3021}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c9497f55459965f692b87de06c8271e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05e44e03066afbb40f76c62b9ef7e591}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga864aaa708ca172e91e3cc32ec05badb6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b228c70888c47591e0e1e25aa9b3af9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf5ce808db9c003028252a40d2790172e}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga167e8b4bb9c38d7d55855761425de241}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae87344055cdb21c333c629ced2482f03}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85b8256d9ef86f65f6df9486ff5c5087}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DISABLED}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8dc6b617d2e30e8a0e635ad4646a023e}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bc97fc81a5dd415786ccef0035a60b4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3b670b573a5069bca39c9c018d858408}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39ac56171a4bc6081299f83adbce957b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULL}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb6a3d9da452701eb9bbb8d870b1f6c8}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c99fc57e710523447da94e4118504bb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULLFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfbff95f206e2e775a67d27c9029f6a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecfb543dd226ab665dfee6929e7d1e5e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULL}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299649f74c95d65417a659150f373be3}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89b12793f34831ed5e0863305fbf1f1e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec64fd23fbb6eb56f6cb89b8b743a4b4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fd002fff676569d83d10305e939915a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDOR}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2dcde746904499f7f58bb9ad937430d4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809419ae2bc3293b11673a3b657f038}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e2c36f78e6ef656ddf024e348de0934}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3ff73963568188e45dd7c8be0493f215}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDAND}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6731aab439581acf909e8a0c29ff446f}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabfa606cde82b00515337eefa8318b997}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4a2bcdd483eb10698fd2bda328b3c38}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0868e9f4f7daf92481fcc991da912f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUP}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga473c287fc728f26af1e0a6f7ea549b44}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga155e64872975800a9aefc051531c3021}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c9497f55459965f692b87de06c8271e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVE}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga681854e3290b68fef417cebe8a29df49}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05e44e03066afbb40f76c62b9ef7e591}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b3acc3f13ff1080f527ce9906665c42}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga864aaa708ca172e91e3cc32ec05badb6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f0b9345fdae8cc41fbf95ff25b46ea7}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b228c70888c47591e0e1e25aa9b3af9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga907b885389b37a4341e70e119ca1dacd}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf3a011ac7b2aed8da51e696467343030}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+MASK}}~0x\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3cce1af43a38cb84b94dda2ed48e1e3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga974cb77e75489b3898e7cefb06f690a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b8f0634599abd50d9ca83e7c8915a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga871d2301c6f98989b3d55715efaa07f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f01b4d36a1da99f647f8615478b426b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d949cd5c10ed35e6ffbd5e21f3ec942}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c362a08647e8226a15d51b7ed417923}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7db28d5144f835111260685832327dbd}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953ee51f5678ef772a5a1fa092ba5976}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfefbaa6259465755752548209e368c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab97835f41b1d4326aeaa59ae4178244f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cecb132922e68ff2e3c1f80456c1b36}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga570095c2d98fdaaf50cf7045c1197e85}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc94c48b8b66e6496a057123b97e1f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae45fdc9a897f09315ba5beb2d95cf8d5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacb0d1e7d325c53213374c86aff40f74b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c8254e0f69634c4652fa402cc63f02}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga628fae8b96414c8fef9b2a0824bc71ec}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3cce1af43a38cb84b94dda2ed48e1e3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e27212da4ebb414ea649c7fb7afdeb3}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga974cb77e75489b3898e7cefb06f690a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DISABLED}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga76a7338a79f3b6c5e69cebff093a4841}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b8f0634599abd50d9ca83e7c8915a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa03e424646fe450a35fcd73b6b10b0ae}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga871d2301c6f98989b3d55715efaa07f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULL}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4508918df6c63f0c81db021f9e384d9b}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f01b4d36a1da99f647f8615478b426b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULLFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f2937f5177bffeab94353f1157af674}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d949cd5c10ed35e6ffbd5e21f3ec942}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULL}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d15c5d1e19a66f69721a73d421a82e4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c362a08647e8226a15d51b7ed417923}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae544e125a2559869e7b115ab9ee4c0eb}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7db28d5144f835111260685832327dbd}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDOR}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafbca416c0fe9a913a6233d40e177d319}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953ee51f5678ef772a5a1fa092ba5976}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac0acc8764b8bc96b0bed9ecb014d090e}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfefbaa6259465755752548209e368c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDAND}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga488895417fc7d51d2bb3b02b8b253e3d}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab97835f41b1d4326aeaa59ae4178244f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad161370b693cc5f8fe57d626286fe521}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cecb132922e68ff2e3c1f80456c1b36}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUP}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46b49ce3eb156f8004741c7ef6155a82}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga570095c2d98fdaaf50cf7045c1197e85}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d55f0abf0b59d877cd967b777e03467}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc94c48b8b66e6496a057123b97e1f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5bfeee57997ec19a1c63480734843adf}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae45fdc9a897f09315ba5beb2d95cf8d5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c61f64b72be74fa40f8b7de71204d84}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacb0d1e7d325c53213374c86aff40f74b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ed48bda92edb7dbb41e0441a8b4d9f0}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c8254e0f69634c4652fa402cc63f02}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ea4479d84e582bebb08ec2349c4b32e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0abaf8771ebd12850667506d9ddaa4c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+MASK}}~0x\+F00000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f31a880a25bb4991025bd8c15bb6d4d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga543df364a3e5c7df3cdabb8f13d62907}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f23f915abce45114532b09334b8a4c6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01c5850e8b19d121ea1ca8fa67a14de7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4780b220450d082a2f92374ec9a4827d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf93088bcb1f0aea6a958972f57b7b931}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga298a2c0658d20327c7336acf59f6ca94}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedca4b3f56c7cd319eff2b35a9dd599e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga940faf6f629a94a86d19f9f4388ab895}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga865ac6efa404c2efc795d06996b51bca}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68d4c2ca090f6cc0c0e18705621b96d2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4136ec6b3daa12ded454c3b0ab3e49c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacca523d66c9a6b707aeef3b5f92ad5fa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b994d50391e2d1c351bc63b2ab081cc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f2572fffa5bd507f1ab80358c3ba7f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb051d098bc0454c8a60b300c20970c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3e54c61c7c70ee88a42839ef5ecece}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7da4a0817bd589efbc3dc6d4d4897a16}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f31a880a25bb4991025bd8c15bb6d4d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2cb6cfb2448e90538b19485747ee110}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga543df364a3e5c7df3cdabb8f13d62907}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DISABLED}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9558b73fe592527ab2cd0ccb871b264f}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f23f915abce45114532b09334b8a4c6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb0215893978dc58b7cc8385b07bd56}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01c5850e8b19d121ea1ca8fa67a14de7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULL}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73547021068b34cbf784444dadb42f5a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4780b220450d082a2f92374ec9a4827d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULLFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacdd6b070c1a4fd73dc401de849601783}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf93088bcb1f0aea6a958972f57b7b931}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULL}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga826ab977a2e4850e4ec83c6f20798f98}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga298a2c0658d20327c7336acf59f6ca94}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga684b68c8521ce350c4183a5c2e0e12e4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedca4b3f56c7cd319eff2b35a9dd599e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDOR}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacdbe0f2810639aed334bc9a128de8f02}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga940faf6f629a94a86d19f9f4388ab895}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9cd48a87a74b46a2e42a668255ce161e}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga865ac6efa404c2efc795d06996b51bca}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDAND}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53d4fd5104b2afffb8d49e3b94d2769a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68d4c2ca090f6cc0c0e18705621b96d2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacfb602eb903e12a06b785e5befaa5f5d}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4136ec6b3daa12ded454c3b0ab3e49c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUP}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga393f45464b649ccd659f74321cf9a7bf}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacca523d66c9a6b707aeef3b5f92ad5fa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf5699e8c364692f1cf9c863d5dbb388b}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b994d50391e2d1c351bc63b2ab081cc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0f58e03555fb793dbd0830871cbffb9}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f2572fffa5bd507f1ab80358c3ba7f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga813e79f03680edb7bbe19a3924ab691a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb051d098bc0454c8a60b300c20970c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga90f63b250b9b53a1814c5b4810da5515}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3e54c61c7c70ee88a42839ef5ecece}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga375a16c7e45209e19b267de752ee80f4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8f00c18c6858955ce6d100c4580d1f4e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+MASK}}~0x\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga828db44d3d4cfbd3e6b6eb9e45bd44b7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga127b26f64ea7a68a68bdef04de6c1c1d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4098228da27a192c0453def2a5ff138}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae181297b6bc3a3d914ffd719bc4a8035}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga791e847175ce995571718163380f693c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53fd91e1b8c054dfb8c679dc8bd4563e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2e231f78755d29249c84de9f4d8354f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac034ac4dd63dd261b3ed906fef7f0c8a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a51136754c989212411f4e1945cc2f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e5a09edf0f4085b023fd5ac5ba1b164}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga203ee97f0d24e82b977277f8bb2d7569}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77c5fbd4774ac8a620b6402552d603d8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecb3f06dde598ef6a4bc366508f0bb15}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fbc3f75e32af0649d9442e59ac88560}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga542ea8e9b5d04271ac7a2938f00c078f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaca4aa9e6b7c5ef544e90612332915a5e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5860421e404f4ac25876902d9de5abd2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga500eeb16af2ee5441efa44b31d9a440a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga828db44d3d4cfbd3e6b6eb9e45bd44b7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00e691c836abdbe9a60fb739748b4182}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga127b26f64ea7a68a68bdef04de6c1c1d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DISABLED}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga410b34a162909b33e45741861efe576f}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4098228da27a192c0453def2a5ff138}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2288ff9b38525e426886afa744bd5365}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae181297b6bc3a3d914ffd719bc4a8035}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULL}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68f0a7ed47adb3748ad8c484b5c18e6a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga791e847175ce995571718163380f693c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULLFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga085953a4129d61ed990dde9b67267809}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53fd91e1b8c054dfb8c679dc8bd4563e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULL}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8da78d444042b18f8f1336fa0cea5ab6}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2e231f78755d29249c84de9f4d8354f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf629e5d05c1115eadc5ac2e5b466a7d}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac034ac4dd63dd261b3ed906fef7f0c8a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDOR}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga66b295c479bf7041000e677af709a3f7}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a51136754c989212411f4e1945cc2f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab73e0d8e9d6708528cbffbd03f842ca4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e5a09edf0f4085b023fd5ac5ba1b164}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDAND}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f71ae309641e07d18f4348572255df}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga203ee97f0d24e82b977277f8bb2d7569}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c6be9abc8193829fbf0fb2bc1b3698}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77c5fbd4774ac8a620b6402552d603d8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUP}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8f67e944e8aec0bb31e7afb8db7b2ae2}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecb3f06dde598ef6a4bc366508f0bb15}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad112399aa7735dd03befc162f3359bb4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fbc3f75e32af0649d9442e59ac88560}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae470c28dff235cf67d7905d3d1770633}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga542ea8e9b5d04271ac7a2938f00c078f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fdd663866568dfbd7b9de84b217579}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaca4aa9e6b7c5ef544e90612332915a5e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4888753ced244a3cc61f009ad1d394aa}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5860421e404f4ac25876902d9de5abd2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7c1eb6b07da30729f0fd013648fa5e0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d0c011ffbd3e09e8a26819a4a3e4f1a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+MASK}}~0x\+F0000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08c6c5d9e6a4e1b7a89b907418739985}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f33fffc8146cdbb225d1d2f2e56f13}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab3b3d2a902617816ace2567143db5f7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f31cef5233fe4d5aeec4bc28fc8257}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc9f395912cdd149cd2377b71a962912}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae92fd585a937fdfea85930ff0edd5f90}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaff81ef3a4edeaea3a9cb678225d5180}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b14ff137ed2ef2b356a41bec22cf34}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44917cae767475d451654613970f36a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3accd558d602e71dd391227b422f4c2e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7449c2e1cfcd9cbe55ab94075a476201}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba0de36ec5701287159abd12dedbc2d2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa28a63f0c473c2fa1edacf7065e76cb0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga347ae173576ebc08b699f1c3eb4639b6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8e37571d1b46ec920123997df1b9ec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f14abfa1a3e6e2f2e3ec08324e4c876}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43f5befe7997a8fa1fc4e8aa4c7eb05a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03b2b3ab27f40ae793baf07a187151ca}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08c6c5d9e6a4e1b7a89b907418739985}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga67f8bcc4fdc59c31adbb4225428e5f5c}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f33fffc8146cdbb225d1d2f2e56f13}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DISABLED}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13053b471cdd14edf92aeda1e9af9b4f}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab3b3d2a902617816ace2567143db5f7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59c1424e3993c47d6593a6d3cb089d8e}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f31cef5233fe4d5aeec4bc28fc8257}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULL}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3428c4f1ec56694946dfb6ec92689c57}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc9f395912cdd149cd2377b71a962912}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULLFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9fc348a04971b96b886823062b60a33}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae92fd585a937fdfea85930ff0edd5f90}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULL}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7dcae8b98b178ca89e40ffbf3a24b54f}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaff81ef3a4edeaea3a9cb678225d5180}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa77e188d9481ea0637b77b7bff222dc4}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b14ff137ed2ef2b356a41bec22cf34}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDOR}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga47bf88212a62c15a63f7b75f5a2fd809}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44917cae767475d451654613970f36a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga92f49b866110ac04594ba6e4a54f9097}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3accd558d602e71dd391227b422f4c2e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDAND}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8e147c0f8251af51a9c33d8d15f24e0}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7449c2e1cfcd9cbe55ab94075a476201}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44f6d9c7567ede1d195f892367f16255}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba0de36ec5701287159abd12dedbc2d2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUP}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17cd55b3c61a59807eb737e76ec67ab1}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa28a63f0c473c2fa1edacf7065e76cb0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f1c4e0284e46e4c32f8d60a1e84cc15}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga347ae173576ebc08b699f1c3eb4639b6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVE}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacfe749e819af46b5dd8b99a059dd6a96}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8e37571d1b46ec920123997df1b9ec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c01b79256eb195d69f6be2a3756ded3}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f14abfa1a3e6e2f2e3ec08324e4c876}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2816a5819f349a9dae92f2f88d5ca6a}{GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43f5befe7997a8fa1fc4e8aa4c7eb05a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285666db8b1befb40484fe2089403089}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga603940ddc9dae4d7fdff2dc079b87b4e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MASK}}~0x\+FFFFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6418568cffc5e931da4cc2eaf2d67f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7757a7c7327e150db3a415e3ddbc6fac}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+MASK}}~0x\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa941ecabae98ce86aff0df7026b34a76}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed5f9bfc0cf27ec842cd6a349b8c87f4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7cb757eeb7ea29c1a39b7cdec12e9cb5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga28f4ab9266f73aea2cdfa9245f1ef717}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b2da72bf03f4f25a9abc83d605831d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae56e188fc33386cb496c35e0d53ff050}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa864392e40eacffac61e458e0be0fb50}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf907acdf10ae414cb46904c6ea993c5f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6725b239909a3527fbe87023ebf1b88}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeec7149074a8755ce424fa9747626fbc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga892a5e1d981daecf6eaf22cd43819aaa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a6796b9d0a26b814b60a7bf75f36fbc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93edc35a95846dcaef8e11f5a2a6b805}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e5578325c4f94f1113dabb39781cb8f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b5353afedbffc138579e92e617a9f17}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50b9a0ac0e84496b1c408313db5491a1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac28e51ed7d8b19f2b9fafb6a743b8dfc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf48802e44e46a70fb34742a8871fe40b}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa941ecabae98ce86aff0df7026b34a76}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad678a1cf89caf54ecbc31d85685cd90e}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed5f9bfc0cf27ec842cd6a349b8c87f4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DISABLED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2397baf777e76bc886c95bd746ba7f53}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7cb757eeb7ea29c1a39b7cdec12e9cb5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3b582b7d6b57e17ba77c315827de13b1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga28f4ab9266f73aea2cdfa9245f1ef717}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b2429fbddfbeeb66556964ae183db0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b2da72bf03f4f25a9abc83d605831d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULLFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7857c6bb78bad8cbec81ee2894509fc8}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae56e188fc33386cb496c35e0d53ff050}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULL}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b09361c419467b42b489ec1ce78b543}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa864392e40eacffac61e458e0be0fb50}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35eaad5d5b8914824dcafeed6b861642}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf907acdf10ae414cb46904c6ea993c5f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDOR}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9123ea4f57593fc9d11731881ae387c3}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6725b239909a3527fbe87023ebf1b88}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a8be1bb66924ee5a201ff678d654e33}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeec7149074a8755ce424fa9747626fbc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDAND}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae227c4cb0d53ffd69248953e4390c4ff}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga892a5e1d981daecf6eaf22cd43819aaa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cf7d7706ae2cef8f802ccd4997f60a2}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a6796b9d0a26b814b60a7bf75f36fbc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUP}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e88a2d51e0fac58a5df49eda97b6719}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93edc35a95846dcaef8e11f5a2a6b805}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f3ac7a0015674174e7ad9f87ddd16e}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e5578325c4f94f1113dabb39781cb8f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0d57a6feab6033b1f857dcab6d2d2d16}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b5353afedbffc138579e92e617a9f17}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c1bd7912f30584a667832179982a53b}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50b9a0ac0e84496b1c408313db5491a1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65c44ce056c2f2b7325b6f2b6e293497}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac28e51ed7d8b19f2b9fafb6a743b8dfc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01f0c1ecd52678ab19a5a86e3962dbfc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga52b5728dc34c630b50f9eed125c7b04b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+MASK}}~0x\+F0\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf327b43ac38d3c75893997b5a05584a6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8c10422b894ae67d9bb15d6add9aaee}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac4e4976b77a5b6378de160ce2fbcef76}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32a6d1941316fc613b7d6d86703a3442}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga438f79e9734a0501b02a418854b2adab}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5219b68d0255ee700f8c5424e0a4436c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c7acce90f1686e89bd0dda8e17b5dc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c33bddfcb7d61e398eaba955788fce2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadae98c8b944f71e27909f276c6c0e09}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf96519bdc847a360af5f899acda1a36c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga519745bc06c96ed1ace1765bf1f12b66}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe2a5dbd385a9d18104643c2989da81e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e52b28d48bbcab3aacd7cb766ddabdf}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad4dfc3e797a71dd62722695bb30dd426}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33e6b039fe4d71c4d414fd8680403392}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e781205b4bd71d83f117748b29f5795}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7128535bfe9540e26fc0f37ac329686d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6f233012a07a40e573f0e63d79519674}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf327b43ac38d3c75893997b5a05584a6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga22efa1b85615d04e6eabc8aa26c3eaf0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8c10422b894ae67d9bb15d6add9aaee}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DISABLED}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac4e4976b77a5b6378de160ce2fbcef76}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1cd555bb7f56ccb8e7d6c144aaaed9}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32a6d1941316fc613b7d6d86703a3442}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULL}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70943051b0a140c1c8f04c1e0a84365c}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga438f79e9734a0501b02a418854b2adab}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULLFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa9696e58fffed310d4f7ba42bc139f25}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5219b68d0255ee700f8c5424e0a4436c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULL}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac0948060c5696b447d3e3ab79da0837}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c7acce90f1686e89bd0dda8e17b5dc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga919bc120fd46d9b07cce4a7ca6d94dd7}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c33bddfcb7d61e398eaba955788fce2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDOR}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada2c79fed12cd74a2776d4ea750f35d4}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadae98c8b944f71e27909f276c6c0e09}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga11b6880ea4fcbe52a6f03acc8ccac0e7}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf96519bdc847a360af5f899acda1a36c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDAND}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9cabbb996e746cac0b4c51aec151040d}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga519745bc06c96ed1ace1765bf1f12b66}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafa903471c5b408032f301441f92ed089}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe2a5dbd385a9d18104643c2989da81e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUP}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6545e6bbd3f070b670b75d970529435e}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e52b28d48bbcab3aacd7cb766ddabdf}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga103e83086ed48cba89c7de84f60be4fd}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad4dfc3e797a71dd62722695bb30dd426}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga312cbb721468821a29cbb8521becaaef}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33e6b039fe4d71c4d414fd8680403392}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43999c4dc5a16e85e497a93d73bbb81f}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e781205b4bd71d83f117748b29f5795}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3032094f3ee2388ba17a6f0f53a31112}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7128535bfe9540e26fc0f37ac329686d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4fde62b9e1cd841206879b74f6be35e1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9455e36d139457d49d986f10a953be41}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+MASK}}~0x\+F00\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab966c4af509448d231b36db2bbaa8110}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97dcca63c7c65e06ada0bce65428054e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00400674a21d9a2c7b3feb43a3f398f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44a470eb7ffb2d93e8548b34dce97006}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf89f4f8cfaea6b3c95fd0adbc59fff00}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19102fe5f42ea71a36ed47e207a9286b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e9b2ed908609624366330f06deee090}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc2f092d04671c094584ba5812d6c2f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4db83dad815e1e1ae098645162f704c8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab52c18552e09b1751fba05b4e2915858}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b21922e1fda5f0f2b8b7294ce87842}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2296803b4d1d632ccc7cc464660d75f3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa97b5a64ec96ab551aba44e289ac5b60}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga162d4861022b112f1d3f93f89173e8f8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0795e9e4a1f0dd603c8afaf5b185dd81}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49ebd515d1eb33e6c7d7e585a5324a96}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9c9e7295e7d3bdb65a3a6211119e93}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d6a508cddab05ea97221b074f5f6691}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab966c4af509448d231b36db2bbaa8110}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf59acea9c09686b550fe957c137d65e2}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97dcca63c7c65e06ada0bce65428054e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DISABLED}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga002901e56444341ff081aa5ae33b3895}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00400674a21d9a2c7b3feb43a3f398f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b85902f0bb241938a8af2e18214e367}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44a470eb7ffb2d93e8548b34dce97006}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULL}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e4356bb49a9e049a17d4792c110f8c6}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf89f4f8cfaea6b3c95fd0adbc59fff00}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULLFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c0d5b0d8ab936d440a20ffbc77ffa7}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19102fe5f42ea71a36ed47e207a9286b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULL}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43ff921767f8ca400b05a7036dbbc53f}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e9b2ed908609624366330f06deee090}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53c14bf7f043edb5b2d128d61d73d752}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc2f092d04671c094584ba5812d6c2f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDOR}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13635a0b7551605f60963384ce3f5bbb}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4db83dad815e1e1ae098645162f704c8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc420ef318b412a7955dd3740bc42cc}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab52c18552e09b1751fba05b4e2915858}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDAND}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4c4a5caf5fc6a2397dc6c024cc8cbcd}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b21922e1fda5f0f2b8b7294ce87842}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14740833c7e7e739f4a24007a496c463}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2296803b4d1d632ccc7cc464660d75f3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUP}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf137955842b391e966a45380b890a66b}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa97b5a64ec96ab551aba44e289ac5b60}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0f337aa2ce2ba4aad5cb8c0393d0e8d}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga162d4861022b112f1d3f93f89173e8f8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVE}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a5ad37dc98e371a371b36f6a6dda498}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0795e9e4a1f0dd603c8afaf5b185dd81}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae5b79b5865f9ae8d71ee1b8aa56531bc}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49ebd515d1eb33e6c7d7e585a5324a96}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a8063b27e471dbc3c15abc27ecd6ec3}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9c9e7295e7d3bdb65a3a6211119e93}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga518245b01f3884421db838636b12caf7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79aac0429bd5885ba505ffbee86df608}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+MASK}}~0x\+F000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa01c5aa51b83829b625619a48d15763}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae72ee73b7c8f7894ccb9f4f2472f8224}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88e52ed12baa1f1ec6d3ad8aa8d95957}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2799c7e7d32aacdd764c1428d1b8f38d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95606a5c9c553dc7e94b1baef75bb02d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b3d7fc61f100318ecec5c6d1ccc4a8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa93eb6a2882404d6ba30e62205c54165}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga754e2cda6d853191b3b34ac861e019c4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac51c3f9d90a57888d35b0cc152f5f40e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2559807e1e32f4e8429c71037117fc2a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a103b5915d8ae1614e7eb97d7abbe23}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga653292ed3cb6603c331348f9cbc29fc5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga862ae7421bf76b340e370f69804031f8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79e328606a0d6789ccdf96b059b1ff1a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f654a129bdb14c3244d1ef718a1e4a8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada4e9eeaae7956aa80c6a35f2d79b0e5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga560af7c2b8efb53217246acb34c30394}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadaba0a95ec90dd817817d9f5a1427e4c}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa01c5aa51b83829b625619a48d15763}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46100f49d46e61ba77324538b80bfffb}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae72ee73b7c8f7894ccb9f4f2472f8224}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DISABLED}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2274dceef0988013764bb136ac1e638}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88e52ed12baa1f1ec6d3ad8aa8d95957}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35c62089e64598b4daa01c04fec8daf1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2799c7e7d32aacdd764c1428d1b8f38d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULL}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9044cc7ba44ffda1cfa1c6011b533f7f}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95606a5c9c553dc7e94b1baef75bb02d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULLFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2477b2a21d6cf5e0bd3cb468be02e28}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b3d7fc61f100318ecec5c6d1ccc4a8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULL}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacafc952fc456c9ff1bfad9a5bedf9222}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa93eb6a2882404d6ba30e62205c54165}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba352961a8230e68e8bffa79e22ed2cb}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga754e2cda6d853191b3b34ac861e019c4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDOR}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2ae9142c8c5191c3336fe4a27c4c6d67}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac51c3f9d90a57888d35b0cc152f5f40e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0c69db1bacbaa4a38cfcab34289992}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2559807e1e32f4e8429c71037117fc2a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDAND}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf2ef9e8686508e3023b06122c8ec5ef1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a103b5915d8ae1614e7eb97d7abbe23}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c87cbde04ab574665ce866f913c9765}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga653292ed3cb6603c331348f9cbc29fc5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUP}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae5908453a7239c5bf81a98f9008db13b}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga862ae7421bf76b340e370f69804031f8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fc690775073227b9bca881ee6ae76e8}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79e328606a0d6789ccdf96b059b1ff1a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVE}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga564cf7f441d71c2f594c687bb77d46d1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f654a129bdb14c3244d1ef718a1e4a8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9d80794273e54ee0865554591bc4c4c1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada4e9eeaae7956aa80c6a35f2d79b0e5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf712218fd1efa11e81d43cf86954804}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga560af7c2b8efb53217246acb34c30394}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9150068b0bf3916ba762272c7927e231}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7d4d72a28d0b40a6685dbcb41a5a0daa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+MASK}}~0x\+F0000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b2967fe5024db1ac99cd5d34a3b9de4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab89353c2a95c5838242482278f5c2517}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ae9dda4464267b36a01193836383299}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27d71256f80312e431ecba0377c3e477}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ba78b0afe5830ceeb171ccbdd952f9f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac95bd4b773a6560e02643f3cdc00ecdd}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b5b74355395e538d761ba9ae88905de}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga159a95d8f43ce310205512420eadee3f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd3addb609f18a1e39f51bcaad4be74d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa84e2ffa445a367a9c6a617b8009f676}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27182d67debafb451c1e5546e090aec3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285f71bb114673d05f127d41805a9532}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga700926bd10787b33c069d45980a9e0de}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ada490fb760bec42588d88637a1f92a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadbc38539e39e48571fff60831f2c299}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74e7f4854ff0df4d19eb7deadc770570}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f13a7464755144eca1152a81d5d32a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga66ba061aef2bab62daa22ecc3674d9d6}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b2967fe5024db1ac99cd5d34a3b9de4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga36eb965db60aaad0e25c79fa6311d5ba}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab89353c2a95c5838242482278f5c2517}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DISABLED}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed13b44b5e2e33ab1c9f76f70dfc51e1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ae9dda4464267b36a01193836383299}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6972e727913a38925462686751602f0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27d71256f80312e431ecba0377c3e477}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULL}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a29f0e3c8e07721d5b85842638594eb}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ba78b0afe5830ceeb171ccbdd952f9f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULLFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee8f5584a9e185561638ec44191cf433}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac95bd4b773a6560e02643f3cdc00ecdd}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULL}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b815e9ec1ca941ad3bb660d4de5999d}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b5b74355395e538d761ba9ae88905de}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24377eee26e43fad1221ea2934e09999}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga159a95d8f43ce310205512420eadee3f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDOR}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6f388d54df079b5cc953ae50698d414}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd3addb609f18a1e39f51bcaad4be74d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga238bcca157f45b285921221eeff2d3a3}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa84e2ffa445a367a9c6a617b8009f676}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDAND}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3c8bf0d7426d572168ef8c6668a15ec0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27182d67debafb451c1e5546e090aec3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac7aae8896f0f7e8d783c540cc1a052b7}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285f71bb114673d05f127d41805a9532}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUP}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga269f54a57bdfd814b8c44963151c190e}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga700926bd10787b33c069d45980a9e0de}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb08b4361880d8cc7764d055c4413705}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ada490fb760bec42588d88637a1f92a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad10810305787564788b83a6ffabdfffb}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadbc38539e39e48571fff60831f2c299}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6b44d0dfaeb9d7cd14746a11494e27d}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74e7f4854ff0df4d19eb7deadc770570}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc806cf9236da0bedfa1c9d8fd6baf83}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f13a7464755144eca1152a81d5d32a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa846e304f30ecd764fdf481939cae9ca}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga237285aa086ea6a216dead15f24b9bee}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+MASK}}~0x\+F00000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bed743d3e11a66c6c9b7188b80f4823}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ca6ee56e4818146d6f740997fb0bec0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga833016eb8cad1f44fe6d82a558ed2673}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6c8202ece40cd4d3f33df98fd8e6084}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga512f595d0d27f26ce73a689d00ca279f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3a2a784de04bb4af1aa846562d90e68}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9ed816ec9e7a6af8eee29ad8e0dba1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa57a9854c2b8c1b64c74a5a74418e52}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54e312aebd93d6ad4fda3cf3c814afe3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45699178512b7263399e82a8191139a4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed413f5ecb1bd54c880a28c4a39e4d7c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f58157f5917f810ca45a38eeb2d937}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08cd573ac46e83f8647bdbb892447ef4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8aa57cc740dc3ec28c2bbbcccd1e22ff}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cdb1a2564dcb35dd821eb7f1692c59c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d3146e8e64df49a1391024433cf9e5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3cc7dd28fd72fb6de9209a530d56eb0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c2aad181a10632c0f48eb7395b14ecc}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bed743d3e11a66c6c9b7188b80f4823}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga23f56f3188c61b28a9bfef109c620652}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ca6ee56e4818146d6f740997fb0bec0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DISABLED}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70a60f582906c2bc5831d7bcaf1ad1ff}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga833016eb8cad1f44fe6d82a558ed2673}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f301f406f50d9e3bf4775966814292a}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6c8202ece40cd4d3f33df98fd8e6084}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULL}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga211d2d03bc9ce4770cd5c42ec35df50c}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga512f595d0d27f26ce73a689d00ca279f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULLFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbe36eaf2abe48d261e0893b34346fe}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3a2a784de04bb4af1aa846562d90e68}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULL}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6d0a9a968fb7d02a6f7e9d581ad03f5}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9ed816ec9e7a6af8eee29ad8e0dba1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4954ee15d51a4ccbab97820ae18e9209}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa57a9854c2b8c1b64c74a5a74418e52}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDOR}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga064320ce148f7cfc7af231db164359b5}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54e312aebd93d6ad4fda3cf3c814afe3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf72d86854f24e52f78a0eb6469c76813}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45699178512b7263399e82a8191139a4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDAND}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6df043c650b1a8eaf6ae14c51b7a1e7d}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed413f5ecb1bd54c880a28c4a39e4d7c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae44f78c4a6e35eec4a38a6acecd9c6f5}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f58157f5917f810ca45a38eeb2d937}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUP}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0867a4e3b69ff54cbef23cf26a884b53}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08cd573ac46e83f8647bdbb892447ef4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0cf7b615075d3b9d9246ce64ed1c6a2c}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8aa57cc740dc3ec28c2bbbcccd1e22ff}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf5836b33e6cede65eede42ec0832adb}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cdb1a2564dcb35dd821eb7f1692c59c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96eb89d76b646e3783a00645a16027f7}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d3146e8e64df49a1391024433cf9e5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6930e5227b7f3e653e414be5b004f24a}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3cc7dd28fd72fb6de9209a530d56eb0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab2bf1993caec78d163df6bc5bc1bb640}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae41576f207050029e3d07b627d61fc71}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+MASK}}~0x\+F000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaf530d5798eb74f9e340ea400d37c4c5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec09de3335b1143e3c23c8260ba34f2b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d46cf568ad55bb0198df212ab51b2ad}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga039f0f6f5bc49f0374b9953066f2935a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0d7dc83713e3d8e96eded2d75945103}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2ae68ecd4feab15b9910ca05340fc07}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82758106519b42233fa74669abf0b9f7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2bb4a2b1aae7e07560bfa20352c00ed1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c33339f66cb76651948d38cdcaeb0b8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72323b657df2c8b16a690aef2c25d970}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95d3ca8db8c7dda4761ed47292d5a8fb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f62d7b6a007282b3cb80efe98165df3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb9dfbe6a2d10d86aac45bcd9482e0b9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3469c00a867efc4c3841aab4e9bf84b0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39bac21d9a762a2d294959edf590ffdc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bef09ca35f1dff5e2a5ad1e06c4e49}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga428235abf2947acd48926eec790bcfd9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad64aff8312f53439f3f6c95e0f35224f}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaf530d5798eb74f9e340ea400d37c4c5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga069134a82e98b51ecc145085d7d957fc}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec09de3335b1143e3c23c8260ba34f2b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DISABLED}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e88256821746736f289545b96737ca6}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d46cf568ad55bb0198df212ab51b2ad}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8ffa3ded8dc7df1b79723f310014431}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga039f0f6f5bc49f0374b9953066f2935a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULL}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9d7614a2e7e8d07adcb5acbb33767f1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0d7dc83713e3d8e96eded2d75945103}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULLFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26f7e5afed695fda0d8da0e745fb2679}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2ae68ecd4feab15b9910ca05340fc07}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULL}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba27dab2db1932f71e76a009e0384700}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82758106519b42233fa74669abf0b9f7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e149ac22d4435781e780916e339f4f8}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2bb4a2b1aae7e07560bfa20352c00ed1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDOR}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac99a803e1022a7d45fd6bf401ab3df2c}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c33339f66cb76651948d38cdcaeb0b8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga90c842d2994cdcd2133dc2c2658d2c07}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72323b657df2c8b16a690aef2c25d970}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDAND}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga57598e0297f96d7664b0f3e4a80aefa5}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95d3ca8db8c7dda4761ed47292d5a8fb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c7cfe3be243e6db9e4a4ab4db6fe0fc}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f62d7b6a007282b3cb80efe98165df3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUP}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae247a4b989a19f554ae40765c363e58a}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb9dfbe6a2d10d86aac45bcd9482e0b9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga565d9cac6b26224fa616e0f5d3cabbaf}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3469c00a867efc4c3841aab4e9bf84b0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0eeb73aa2384e3b7fe9855aeee1fa2ab}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39bac21d9a762a2d294959edf590ffdc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3329b513a37ec1372c7a2ee71df457f2}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bef09ca35f1dff5e2a5ad1e06c4e49}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a07088859ab2b5df6d81b8149356d9e}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga428235abf2947acd48926eec790bcfd9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46b8eb9fd92fb2010c88911918fced1c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8d2b433d7435fdf1442928958a119e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+MASK}}~0x\+F0000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d94bd18b1ebe6b344bb9f6e5e80cc8f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga173edc75a8aa8e57d29b5847e7f9f620}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DISABLED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b71e43781b7089e3a56eda444b7dbb3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a3c8f8d97c52a9df9a18d881f3d494f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULL}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a553787786e8ece75746347adc40b44}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULLFILTER}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec2771e35fc19ced2416b8169150c290}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULL}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa879acfb5058a9c715497138d189ebe0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULLDRIVE}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9bc195e4b8823602dfcc6ef69d614f0f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDOR}}~0x00000006\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8f79dad8822ea59687ff01f83b9d030}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDORPULLDOWN}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc108b06c790ce092f800814aa3899a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDAND}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2444b7319f7a878404ede466e2ae6c04}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDFILTER}}~0x00000009\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fe989ee68a0cea63fac0ccfac57a4b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUP}}~0x0000000\+AUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e5fc6a40838bd1a420b3e0a6b27b300}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUPFILTER}}~0x0000000\+BUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd8a89734fa31ba5ba779f07bcc9a543}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVE}}~0x0000000\+CUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b7dbef03d30c5179f86eb98aae08dcb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEFILTER}}~0x0000000\+DUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c4cfb845abfb53b5889c881567500b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUP}}~0x0000000\+EUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac1ef217ca32f4963505a4c235f24d1e8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~0x0000000\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf2cb14320f07db9f520907f2d1b583c0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d94bd18b1ebe6b344bb9f6e5e80cc8f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5ee93a527ef4ce79761e002b8bec6f74}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DISABLED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga173edc75a8aa8e57d29b5847e7f9f620}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DISABLED}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ead9529f05bd12f6a5aaa51ce1027c2}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b71e43781b7089e3a56eda444b7dbb3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8853f0a0bf842a84eac881306f0d00ef}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a3c8f8d97c52a9df9a18d881f3d494f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULL}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga692f276c2568ff63abda407df5ee7af9}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULLFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a553787786e8ece75746347adc40b44}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULLFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb281dc05813a7497935c392cc225be1}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULL}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec2771e35fc19ced2416b8169150c290}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULL}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee316dea6654ccf9978c2b8bb6e7eff}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULLDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa879acfb5058a9c715497138d189ebe0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f995d132feb3d030042f9cc5613067b}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDOR}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9bc195e4b8823602dfcc6ef69d614f0f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDOR}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bdb1058d1e37df8dab678f922783d88}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDORPULLDOWN}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8f79dad8822ea59687ff01f83b9d030}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a59ae95b541a5096f9cb66ea65edb80}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDAND}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc108b06c790ce092f800814aa3899a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDAND}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc063416547959d2511647974c8b9b0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2444b7319f7a878404ede466e2ae6c04}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga097b90d38fa50ec3b77784ef98daaa09}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fe989ee68a0cea63fac0ccfac57a4b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUP}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a1c112de646c962d4a161f6fba0d5b0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e5fc6a40838bd1a420b3e0a6b27b300}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e5dc66c26adc161b7d5c3b07b1d58fa}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd8a89734fa31ba5ba779f07bcc9a543}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVE}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa8650d8d73c108432473488b0201ca11}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b7dbef03d30c5179f86eb98aae08dcb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b09a93dc93aa8510622f1aaeba99f0}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUP}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c4cfb845abfb53b5889c881567500b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf23af8e05a98f919366234050e7bd186}{GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUPFILTER}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac1ef217ca32f4963505a4c235f24d1e8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadde9a5965dfc3193f57b7f26c3c24ffc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga927b9e60e35335ef340eb22320b8d512}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad3f7562d895bf7a0c369bca4bf6ca7f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77a8bfa72ffc57f44cd8bca58c95cab2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43e578d55a8caa07568f937c544d468e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec480928cfff45ce9cd1c3c781c838b0}{GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43e578d55a8caa07568f937c544d468e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4a154aa4c113c14ec80d3a78bf3b983a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabaecf86cc8e347237f745203045136b7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4044b729b5d81bedc49a4bf043ad8f9e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96d0ed5957dbfd9c21a364dada9db78e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga875c29706a23599f3804d2163ed7a05e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b475006bdecbe87012fcd821c71f8f4}{GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga875c29706a23599f3804d2163ed7a05e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89d994f1ebc1aa344eb0cd85a2e62293}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac266e9909e8d5036f11b0ad85da8fab6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9f5edd46b1fd6a883b72e213c0e22e43}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96e379491e41c0b799621bf09e46ec16}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2fb67c9cd3834cb8c4f05d064c15d90}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga728dc32e87a11a84c8264cdd053fb0c6}{GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2fb67c9cd3834cb8c4f05d064c15d90}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64a91492cf628f5c7bc123eb4588a8a9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae07d5bf7703e23cc12f571619be193b6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga077cb9377175bc475764e522e7b6ed16}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88d4fc8f2fd98b7dec162768b41109f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3e3c7476755e6c52026c88a37e11942}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga478695a0d856bf7098213600ea4820fe}{GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3e3c7476755e6c52026c88a37e11942}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f43e44a05e912277d2fa697ad4412ab}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga60ad1f76aca7eec0cb3b5da000d41b2f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac94bd3562f50553d3ff5eabe7f102541}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga216ec380b15bd10fef35e37abefac250}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa1fbb6ede5379a8fe2041a351db96b17}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59ed311317440728d551e58ef2255145}{GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa1fbb6ede5379a8fe2041a351db96b17}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45bd3d4ce49ed07886482f86918a74ea}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+RESETVALUE}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga516297713494c9b987bc5e90422badeb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b1960335a337af5ea952b72531c9495}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6f312f7b87934243a63f70cbc27cadb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga38921c6607b2fb949283f9cc62d3daba}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+DEFAULT}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b902da1cca3f0396045cae01308f2}{GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga38921c6607b2fb949283f9cc62d3daba}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga451ce52b228555b6b3823215d799a740}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb299aa28140cfa704c3b5f077af63c7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+MASK}}~0x77777777\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga67915d9ec05c0a78dbcdb92bb3f01c29}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d3b08a7b482c5c8b0fe9323a8241bb6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee29847394b0834f5dfcfd31cbc6d91d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7f8106c8154a93f4b0188fdccaef410d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5548abe5fbfa3f302e79d4d6658fff1a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95a3a2673ce3ea42ae003ebd9707b4b3}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b450ed88402827015191fe3919e918d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ff2261d05140587a5d5131dd6f928d1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab031369fb3c7e9b7b23ae8fc7e0f99ea}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43bfedc1037df4a4776a689eac36203d}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee29847394b0834f5dfcfd31cbc6d91d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3dfacbdbd94c844c815ac48decadbd03}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7f8106c8154a93f4b0188fdccaef410d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTA}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa183f9322bb91e757cb1c117f3f24dee}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5548abe5fbfa3f302e79d4d6658fff1a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTB}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a4905e8c655b1e7f328a4ba5858d705}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95a3a2673ce3ea42ae003ebd9707b4b3}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTC}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ca244534d7460d36cea304f2ab2d607}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b450ed88402827015191fe3919e918d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTD}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3eddc8ed8884d3144dfada765d816935}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ff2261d05140587a5d5131dd6f928d1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd9952642599833a076126fe90c52895}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab031369fb3c7e9b7b23ae8fc7e0f99ea}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8153c4c39e17dfb0f504df6c2cd3f9b1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga047e2297c99fdd92dc1a0638bf81158a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+MASK}}~0x70\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87e4afe3ea4bc3d2dc61ec4441515118}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2ab2918ccb54a6bf656ef072dd4f8d0}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab184f7ae711e06ea48afdb974462d2a3}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6979c84ed6e827b4dec3355d92abb1e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72c879cdf6e1883b1590229a2aa1c86c}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga693207e2f2b51370fa6b82438ef244c7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee255218969297e52dee442483000ed2}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga02ab6498f34abb811fec66851a0ca010}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87e4afe3ea4bc3d2dc61ec4441515118}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9946f2fd784f71e602891ab88b329d39}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2ab2918ccb54a6bf656ef072dd4f8d0}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTA}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1501bbae66cdf0d95b74f6f29830d86f}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab184f7ae711e06ea48afdb974462d2a3}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTB}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1af36bf41923773b73989a6a251fe9b5}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6979c84ed6e827b4dec3355d92abb1e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTC}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga12fef9e95d543f8ae1292c0fc36e42a7}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72c879cdf6e1883b1590229a2aa1c86c}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTD}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga166b705c87fc6d9dd264d6d347997460}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga693207e2f2b51370fa6b82438ef244c7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad12535c79cbe31cf2f720f1918e5e2fa}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee255218969297e52dee442483000ed2}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTF}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga787988a398cb715f6e3257771ee39ad2}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa478d8e8c823eac31430fb2415827443}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20f80fd0690c127e9f3686e2302138c6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac886403235b040665b7e82e1ae3334d7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac5ae6bc58a34b5d98c252a856dd9890f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga249bc183d0d8b5d10d5d29b3586578d5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2936aa672aa94bfa90a563ad4e127869}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ac81295a9b839825b5574ba8edbbc58}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2c715cd6a449277a58ae36899bec4bf}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89268fa6d4a737ff49cc3ddba91735af}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20f80fd0690c127e9f3686e2302138c6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b3791b1e4f5515bb4f0cb17c0584aa8}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac886403235b040665b7e82e1ae3334d7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTA}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f36baf7cb3510f91a75c6308a5bfe5}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac5ae6bc58a34b5d98c252a856dd9890f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTB}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe0224881c499d7607e9327a02975e7d}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga249bc183d0d8b5d10d5d29b3586578d5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTC}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0453a861146a462e556e1a1ac42600fc}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2936aa672aa94bfa90a563ad4e127869}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTD}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4fedb178793588461bcbcb480a94d2eb}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ac81295a9b839825b5574ba8edbbc58}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTE}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga992793c2a52c168671782d31d3f58376}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2c715cd6a449277a58ae36899bec4bf}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTF}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7cb697a07f7511c3b0821b4f616bb0d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61c1c29d4e3ca1c5253294f3ec62ee98}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+MASK}}~0x7000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga644b9463f578d0f4ffc1dcb274cb3d37}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac436e096b1ba9245b8a1701159d9db1f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga194adec71d1be64ce17a2d0f18aaa6f4}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d676885047e458af1cda10d139d993d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27b03364daa20e2599b4fb72ff10796e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafc704f5d0a33823dd13fc01f8570c012}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbecff1d992f2f01503c0cf903b1920f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf39c0c407684d54b43227866d0c09eea}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga644b9463f578d0f4ffc1dcb274cb3d37}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga104762b23dbccb6b475e68e4443a3ae4}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac436e096b1ba9245b8a1701159d9db1f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTA}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad86c83cc39a4afc5ca00dd1273f05fa3}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga194adec71d1be64ce17a2d0f18aaa6f4}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTB}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae880450c5cb6cc0c9362c2b987ee8828}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d676885047e458af1cda10d139d993d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTC}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac9bcc0c5d4f7ca7a701288bcd53b5d68}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27b03364daa20e2599b4fb72ff10796e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTD}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b3e886803937a01656b9ad84cdc837}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafc704f5d0a33823dd13fc01f8570c012}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTE}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga134fe8370adbd9d2a620092ef2a492d6}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbecff1d992f2f01503c0cf903b1920f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTF}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga466950f5eaa66f024373ee70c6cffae6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96dac2f387b205a24d3ba0d3fc755697}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+MASK}}~0x70000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a72e596c8480e6729a8822c37c81548}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b46c73e5af093fc44e80947a09496ef}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab54984a31df03ec5dd73699134ce75d1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab95365f372f37456ce7fb2ec76ff92ab}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1c4c3a28c4c22a4b36360c66a74a0b7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacb81f1d95f8243c6ce438d9effb60bd}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga369078297d3e7c28c012bfa1abc68f3b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74175e0973ba7a782d158fe57659195a}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a72e596c8480e6729a8822c37c81548}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8672b0dc0679a097a12bd37b2aa45228}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b46c73e5af093fc44e80947a09496ef}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTA}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6efdb80f5d3522b6d90c735cbd3d88}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab54984a31df03ec5dd73699134ce75d1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTB}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82a677bab26010dced1c18192035cbdd}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab95365f372f37456ce7fb2ec76ff92ab}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20dea7d0014a497cd2a22091987ca65c}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1c4c3a28c4c22a4b36360c66a74a0b7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTD}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba7a729aec6e7753de155f159642e57f}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacb81f1d95f8243c6ce438d9effb60bd}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0660bd45fc8db0fa3d2fe32159fd7032}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga369078297d3e7c28c012bfa1abc68f3b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTF}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf581ba60ab42a02c70f96c5bef1746d9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8d2f5c73e70b0a9b9cd9db293898177}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+MASK}}~0x700000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbdbf02811bee44c38636b38878dd2d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e815737c6a629c22fad54e47f141e3d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14758abe0f13ffb8716cd6469371d96e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9059429bfb0850e38293ee65fe8f1b85}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1ecb2fc096f96593b20d757c1f773da}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade6e0116a52048797501a031e048e460}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8587c4c69bb1d5fc4645efd4164cbdc4}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb6398089e0c7fe87e657ada9bfa1b0}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbdbf02811bee44c38636b38878dd2d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4375be7e1a0be961045680b5e641d961}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e815737c6a629c22fad54e47f141e3d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTA}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4afca87b51db6edb24f2ed341d5de6f9}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14758abe0f13ffb8716cd6469371d96e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTB}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga014b7a25f0cdee8c0f4d672ac84e049f}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9059429bfb0850e38293ee65fe8f1b85}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTC}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2425ece32a7e14f6a68a1667f1ef5883}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1ecb2fc096f96593b20d757c1f773da}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTD}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac82391836f8aa758342f779377f051a5}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade6e0116a52048797501a031e048e460}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46a79fcf127bc1db3708f82550e91256}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8587c4c69bb1d5fc4645efd4164cbdc4}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTF}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2712a3fcbc3fd22d065349a41ca2d22e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b434f12d72363bed03634eb9247fe7d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+MASK}}~0x7000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5347bfa0393dce6bc21a06e925bc088f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga707c0775ad1d4a21b982e0bfd0b9c624}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7beb2553a7127a96242cd73e990344c6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a35fbfdc36c61b300a73f58de412760}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8c6aae1cced3a9df02788bc377486ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb955246f14a1c8919b948f23b971d90}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cf669258059eb304b712d01b23976ed}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga279535628d2ef64b518aa1ad4a6f2e31}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5347bfa0393dce6bc21a06e925bc088f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d2acfe8daf421879ccc44e8b4fd73d2}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga707c0775ad1d4a21b982e0bfd0b9c624}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTA}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadcd5eda6bb3c3f320d16e2bcd5694e79}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7beb2553a7127a96242cd73e990344c6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTB}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae395cb15eb7619b5697c424eebb647ea}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a35fbfdc36c61b300a73f58de412760}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTC}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a5f4c8e977ed11bfb53d44d9c1702fa}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8c6aae1cced3a9df02788bc377486ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTD}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab79e9528e32847240e18064df7cbeca4}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb955246f14a1c8919b948f23b971d90}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2ffc3950655fcb2f45a25396a9f9baac}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cf669258059eb304b712d01b23976ed}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTF}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00e7130cd407e9b2df4a3f682d8b2eeb}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae75d6debe6d1c5378a28d77021b3df18}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+MASK}}~0x70000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6fcae9122fd1400f8e020948f978d98}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeeb3b66f96dfe90218218f4736c3408f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64bb2c65d5728e9978b29abfd81c721e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d5591a50b288de49740a7dd2174cc59}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga372d5ff5829a7e34f6669c0f1a874c08}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga028365d9818605aa8cca38ba5ff666cc}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93361f23e77023e00e4ae4693e2e8afc}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga670c9e43fd0cdb7b20cb2c6fa859e558}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6fcae9122fd1400f8e020948f978d98}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515e8089e9ffbbb62fb4150640bb2f6b}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeeb3b66f96dfe90218218f4736c3408f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTA}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6a501eaee65d5d76d4027b2a1c3821a}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64bb2c65d5728e9978b29abfd81c721e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTB}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d4b3344d4c5e6235faccd87c01d13f0}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d5591a50b288de49740a7dd2174cc59}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTC}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae829987a79fcbb5e815108304149736a}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga372d5ff5829a7e34f6669c0f1a874c08}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTD}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad81c40419c45397e811d1048c9061eef}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga028365d9818605aa8cca38ba5ff666cc}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTE}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07924466353d2604517e17d6376e7a0d}{GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93361f23e77023e00e4ae4693e2e8afc}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTF}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga835c04b74340c773dbef3f1aff31280f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7d2a10c6635afe16abff757194917a5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+MASK}}~0x77777777\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d9897377b07a6c16f1a0681ed737a98}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab9f723532f42eff71b8dba7aa1aa1c1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+MASK}}~0x7\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7daad6b21bdfa0cd0a427ab689221a40}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf880577cf6003f8c8e71e23b3ff61678}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65f116b54f66f1257ad4f84921476114}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1997c1e3a03e6e8fb9e3a99535952636}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga889ed5fe06abcf1d652847dee7dca552}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ca5239936f5600bac2b8d7793af99b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fce5f814f83d0cea8727975cf2f5c26}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b1c1d44a503d4fe566ad5c1d942cbe8}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7daad6b21bdfa0cd0a427ab689221a40}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf530abb351075b255a4e8c139d1a9b27}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf880577cf6003f8c8e71e23b3ff61678}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTA}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49cf9ef1d68ba96f202a9b3fd53e59a6}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65f116b54f66f1257ad4f84921476114}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTB}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga84052d2a2c0f78cb8c571d855d1dab3f}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1997c1e3a03e6e8fb9e3a99535952636}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTC}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga889ed5fe06abcf1d652847dee7dca552}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTD}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b1f85f195b3d88cd3769df6cf2c2ab4}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ca5239936f5600bac2b8d7793af99b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fa910b046dc58b086454499c5dc0308}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fce5f814f83d0cea8727975cf2f5c26}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTF}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c8479acade33861512677afd1d6a93b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+SHIFT}}~4
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+MASK}}~0x70\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga91067fa99d1daa09b3e552c6b906edb9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06d4485ff3334e0ffa2eebe8fcf53f5d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1849ba7af40adb3e4997dd00351a7702}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5156b35574c8c0756f860ac9ee9e8e97}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0aef7fae132b9f09903ac089dd038271}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b04c2642666216063007a6ee68f2a5e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea0559b578e217320692aa2b295dd8a5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1654e68289e0cbe8ffe02db42a9e9a7}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga91067fa99d1daa09b3e552c6b906edb9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+DEFAULT}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab19c2bf7f0ae40ba2932b898f6e450db}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06d4485ff3334e0ffa2eebe8fcf53f5d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTA}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b65cc378b34a7ffa6f49b73b4eed0e3}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1849ba7af40adb3e4997dd00351a7702}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTB}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bfc74da4c59d6b4fa8df645a9b5d554}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5156b35574c8c0756f860ac9ee9e8e97}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTC}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7727c433344083ad7dc385e7c49bf91e}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0aef7fae132b9f09903ac089dd038271}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTD}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d9f1eb58764c5ab3536d1d567f1c002}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b04c2642666216063007a6ee68f2a5e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTE}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad7e64634781048146c680ccff9b5a309}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea0559b578e217320692aa2b295dd8a5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTF}} $<$$<$ 4)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c0b84e82dd170d84eb0feb676e408d4}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga943a29e7fb62d5b4ae87bfa29fe5669a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+MASK}}~0x700\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07f48164a0ab4919270113af50c77b24}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8899a949d6981b14535856de75f60f6d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e99fbc10039afb00873aa74b534a6be}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6027cf8ffa1312cabec224f0c1c2ba}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1761865b9c8e8d8aa2a39fbd2893d4ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2acff580a32c832aa255ce5c77098053}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga161a25ea80797638af6ad1cfa9b41bec}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa038e0395384cb09a69acaa2c390d20c}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07f48164a0ab4919270113af50c77b24}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8845e9684ffb2ed734e7fd6ebac673cc}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8899a949d6981b14535856de75f60f6d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTA}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ecae31796a7fe50c15841ed6f1a9df1}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e99fbc10039afb00873aa74b534a6be}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTB}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bb50bc7f071a6bb256f4e694cd42b1}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6027cf8ffa1312cabec224f0c1c2ba}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTC}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga672c6841033522a38dee5cb0a68a4a0e}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1761865b9c8e8d8aa2a39fbd2893d4ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTD}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68384f244985fe95795a1981e04bae31}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2acff580a32c832aa255ce5c77098053}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTE}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae6fb8694d988191fce682ba0b180be37}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga161a25ea80797638af6ad1cfa9b41bec}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTF}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51ee15e5957acb0f71d01e83a81bab7c}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1486cc59f127c4ac00fd8aa2bc50a338}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+MASK}}~0x7000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0330ec4c022acc09fb686da2e85509e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b6bc8d9c16d6c19b08672cb4be6fa9a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b01ba89df5a75c4368306809ed102b7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10c1eed8dfa8fae859de9d7a1c0971f1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70efb238c819f94e91f3fe09de7dbd71}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6db8dbe14ad6c5330d817f2604b9c61}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285e9c8610b456e6aae5adc1f0f25b73}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf20bf3ee63d5f0e34908719540e10b6}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0330ec4c022acc09fb686da2e85509e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8793993525caafd2919de36738e7320a}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b6bc8d9c16d6c19b08672cb4be6fa9a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTA}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17802a02825398284c7feeddfb9ff063}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b01ba89df5a75c4368306809ed102b7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTB}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gace756dace2d914d6eab74201baf66950}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10c1eed8dfa8fae859de9d7a1c0971f1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTC}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50925c18fe673d845e39bfa886a714b7}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70efb238c819f94e91f3fe09de7dbd71}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTD}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b6b66460f20fbd71a2cb76cd6542608}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6db8dbe14ad6c5330d817f2604b9c61}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTE}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1567343333657c1be1718146e9ea0df}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285e9c8610b456e6aae5adc1f0f25b73}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTF}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9560fb85af330ca9393128425065ff20}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf069bed3670b7d175607cd71548e7e9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+MASK}}~0x70000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c654ae22481d43ee87eabad05c88f1a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac8b282ee43e9696daf45e7cb3ce78223}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafefb227f7b5b7d99aee0d7c831024b4e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacaef88bcfb624d8e3d42ad80f8726bd9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e2e2118f0f15657c01f2623120f2524}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7027b7f8cd84b96682cee66344c9494a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga819be6c2a622cd0989b53ca2a2a7caf5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717ee798090e17f8ee1b072a753f3043}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c654ae22481d43ee87eabad05c88f1a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga718694f42c7740928d82d6b465c5e5eb}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac8b282ee43e9696daf45e7cb3ce78223}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTA}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga11f143198fda70a32aec31e621ce4341}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafefb227f7b5b7d99aee0d7c831024b4e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTB}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2698af84163c0053fcc77b4a54a50276}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacaef88bcfb624d8e3d42ad80f8726bd9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTC}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8578d08a308ce1147ec9257e41a700f1}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e2e2118f0f15657c01f2623120f2524}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTD}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35eb81d45e405ad74642321080a377ad}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7027b7f8cd84b96682cee66344c9494a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTE}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75fe1c80dbdf02ef8ea1789589caf757}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga819be6c2a622cd0989b53ca2a2a7caf5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTF}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab273c4947cac4c93bf963eb6e7275635}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+SHIFT}}~20
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e00a50b7e3c147ddb8ad2e2cbbdcce3}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+MASK}}~0x700000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fe6d60735a9153a74b88b9f19ef685b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7a8ee366d75ae069e30c42eee82ab57}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga257e7ed725588d75231d45847abad8ef}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga324e9e4d657f255967855d9f3d28b123}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75367bee5ee09e4279f997d7fead05f9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b16f9b1bdc12085dfc9baa6c953ad46}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad27d6d25f73d82f87070265d263e645}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga69cea13da9735a76761b076af1c4ceb1}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fe6d60735a9153a74b88b9f19ef685b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+DEFAULT}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88a1b42b713a614863509a7e3ba229f9}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7a8ee366d75ae069e30c42eee82ab57}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTA}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac01d5ee1567c2da0ef0f84210b561d02}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga257e7ed725588d75231d45847abad8ef}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTB}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga09947f9ac5b60386ab278c7bf8f8ec46}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga324e9e4d657f255967855d9f3d28b123}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTC}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga63f4f1d41fdc937f4f444e9051497c31}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75367bee5ee09e4279f997d7fead05f9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTD}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5ab044e41f72f8e8a4562d8acc6a187b}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b16f9b1bdc12085dfc9baa6c953ad46}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTE}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec7fafed7f1ac084f181642f779af2b0}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad27d6d25f73d82f87070265d263e645}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTF}} $<$$<$ 20)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaff864c2e6591613016ceefdc6d3b4a28}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab1a129efb3db149a0e0c3a6087c6faa}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+MASK}}~0x7000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef9d5ffaa4db4b5054cb6a9687b46394}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1189d0f66ddca98717f07253195ebdd9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515913fa8b64a829092e473d1955127f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54fc9d789e5fde311381a60843218136}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b779346e2681c49177f2df372d619b0}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad31c47ed8a08cccc62b781da8608b723}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebb263d3d5af9172d6da2360e84c6700}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddd5e199728349bb72488e748c33d07e}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef9d5ffaa4db4b5054cb6a9687b46394}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga712b40c34cfbf31f3b4b57dfb028ad2a}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1189d0f66ddca98717f07253195ebdd9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTA}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7fab9b366dfdfd6c2934690257edfad0}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515913fa8b64a829092e473d1955127f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTB}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8132cf0c9ce7572ed0e22adc96fb4cf}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54fc9d789e5fde311381a60843218136}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTC}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb52bae5ce42064cc5e4cba557d73520}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b779346e2681c49177f2df372d619b0}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTD}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga626056d0505582b75feb1eb3411d6341}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad31c47ed8a08cccc62b781da8608b723}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTE}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6cd9dc21affeeb3c1a12600a546815f}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebb263d3d5af9172d6da2360e84c6700}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTF}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa05135baa233412a63bae5dcd6eec2f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+SHIFT}}~28
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa80772ee3ab143aa76dfc382b8fb2be1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+MASK}}~0x70000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0742e5a200416ef1e939fcebe4d91846}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1f252dc9170c0a16eab0094b801d18}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTA}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2496fc6e7d7d7f907ff9993539618158}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTB}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbe183a21c970fc91c4b9c5d6f44afbd}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTC}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab1bda3bdf139c38cadc523603860bbc9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTD}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee9becb82d7349763eaba939c1023ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTE}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6018235f49a504ba07d213ca657f3fc9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTF}}~0x00000005\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga92f0f98ae4864c6ff577391866f8f441}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0742e5a200416ef1e939fcebe4d91846}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+DEFAULT}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96b5b340dd2c63f4104fba10169df31b}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTA}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1f252dc9170c0a16eab0094b801d18}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTA}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac7513bc7150117a54f3c8b1c96dd439}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTB}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2496fc6e7d7d7f907ff9993539618158}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTB}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73a352c3863dc77c3da84e1577529bd2}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTC}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbe183a21c970fc91c4b9c5d6f44afbd}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTC}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacf7fd04957dc6011ad0f245407d6875}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTD}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab1bda3bdf139c38cadc523603860bbc9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTD}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987f8181eef3b3b5dac27b3374c14e59}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee9becb82d7349763eaba939c1023ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTE}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2541d8fa41783c34b410735ebb32e931}{GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTF}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6018235f49a504ba07d213ca657f3fc9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTF}} $<$$<$ 28)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6aa674a3eac132f4b527070075c060c7}{\+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6db7068dfcd30a12271d39a37e00f28e}{\+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb3ddf07a5b7389ab8b265b86ca594e6}{\+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab058ab0afcf6fc0bec2e0b0aa5a8d517}{\+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71e165112702173e09446199a23ffe63}{\+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga12def22ee9e37080c28840f131d6fbca}{GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71e165112702173e09446199a23ffe63}{\+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9f8043e850f961588fc3a826136c018}{\+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafdd67e2372464a7d2929fe36cbf43493}{\+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa19e48a9ea05367d0b27a02816953085}{\+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d3aa9a1a7c6b1c18e31bfe18edf3d18}{\+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2443d65cf6d2e7edd4c4ed809d382496}{\+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b5860e7c100f8783ba21fac59c51b73}{GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2443d65cf6d2e7edd4c4ed809d382496}{\+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3a26a2be94822435e7e03a0b8904f258}{\+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb14c6b84fc8d0b582d6f90854824fc6}{\+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga330c78624ef038895931e2faa94b73fd}{\+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e4ef6396f58119ace9c2465bf676cc6}{\+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa20803ef7994fff7bde873fac9e2f18f}{\+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b979a46abc62f3554659fda66273fe1}{GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa20803ef7994fff7bde873fac9e2f18f}{\+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3d616d1f78d767b1c7851507d4e66982}{\+\_\+\+GPIO\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf00eee7af4b6ea6a69da0b7a5a82fb49}{\+\_\+\+GPIO\+\_\+\+IF\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8efbda320bf5d2cafc76c22eba73e7cc}{\+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b73490bf3c949e862bb271c2bdbfecb}{\+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabcecd7986f5380990ba22b0c06a401fe}{\+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3eb86c611bdd14fd3ebe8074ab0c677}{GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabcecd7986f5380990ba22b0c06a401fe}{\+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17ce93a8bdcb35c8e550a005c4438468}{\+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33ad5c8120358e5aaa51d008ff359a1b}{\+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga78eca0e6ece6653ce74c8d19448c01f3}{\+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73879c97ef2e59dd6bc535c50a923aea}{\+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e3504af375c5fe69623a3f43d872297}{\+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4cc8e3bfeca36f03c93d82044aa7d147}{GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e3504af375c5fe69623a3f43d872297}{\+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae0df662703f899b743234f24961912d5}{\+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga103ce6b912de5050c7413c0e8476b1fc}{\+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3677df084b6f80c7ba7bd0f2f32e48de}{\+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5685dcb090720fe3e7b46037baa50c48}{\+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga821f329c2dcd3d645c935198cbc00dc3}{\+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51e4565904207bae44afac5e4221b5f6}{GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga821f329c2dcd3d645c935198cbc00dc3}{\+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e296294c1ca0df1ac29136a7e690977}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+RESETVALUE}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadaca7ba9f808bff42a4ed5f199d695ba}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+MASK}}~0x0301\+F307\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf846391e2a4cb43408432cb3a8c7485b}{GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb5524f90cd798843e04dd47feb6782e}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab68613cc4f790f2fcf3219ccc353c14e}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa577cd36ba209371b304b4fb23a2baeb}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga84fe5f9ab9d84831a120f5457c7d77b3}{GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa577cd36ba209371b304b4fb23a2baeb}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6587c1db25c705d1fd467d785dfca24d}{GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3179dfec8817216079cd68a9ed12c27}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20c328ac83e7b39487988f2c04fb1e42}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf220b5bacbc35ae91490fe82f1f40ab4}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga23f4a8af8fad68fb10850c42eb640971}{GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf220b5bacbc35ae91490fe82f1f40ab4}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae9c301970a26a946ada7eb12aff69f33}{GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94ff78e2551aaaf5b18f27929dce1643}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9dba198bb5bdc670de6afa6e668d6e75}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b32bedbe4ac6d32c46ca4c22ba3186}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68dc37748f80ed99f4410a6abba4ea94}{GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b32bedbe4ac6d32c46ca4c22ba3186}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6511e1c6738a713b9a47f7a14ba561d4}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+SHIFT}}~8
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06f8dae6e57a72bc7b4462653aaea13e}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+MASK}}~0x300\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf725b2237d19eb3216dedd69d4f4cc60}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e59bf4a67496122f77cec7c79462719}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga758017c878b135db0a7810d6b6fd83d0}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7df351569400dd2f977193b85df85950}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299d699a0947f2758c6b60d603d8cb7c}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga951cc78ff9ad4832ff01f7b07971dae6}{GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf725b2237d19eb3216dedd69d4f4cc60}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC0}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad9f997302bbc39bf7f62faa8a2ccedba}{GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e59bf4a67496122f77cec7c79462719}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada1d735a8b4b5da7d9845a5e7e992cd7}{GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga758017c878b135db0a7810d6b6fd83d0}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC1}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabc35fb0a198ae0241fb2fff459d48fdd}{GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7df351569400dd2f977193b85df85950}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC2}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab96bae9b5c78533b89c4766607846a26}{GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299d699a0947f2758c6b60d603d8cb7c}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC3}} $<$$<$ 8)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaae67446065bfdb52469952d3aa6845dd}{GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN}}~(0x1\+UL $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c72556bc6febed20fd97e362afb9e6c}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+SHIFT}}~12
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5af1ce06cafc51acbfb57d78ad1ce25e}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+MASK}}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga994ed9b86ed0b6b5d649cf49abe69e2b}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b4284398194b4df8d36f48d9fa5093c}{GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga994ed9b86ed0b6b5d649cf49abe69e2b}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+DEFAULT}} $<$$<$ 12)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa9de2768fd572a1c6c1cdb47fd84fec3}{GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN}}~(0x1\+UL $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga894011945d2ae189990baa6515341315}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+SHIFT}}~13
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f2185d220caeb1c6622db509c0366f}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+MASK}}~0x2000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada980cb9c0b67b106362cf43f190d732}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa855e3e13c34e7100bd69a2c11b190b2}{GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada980cb9c0b67b106362cf43f190d732}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+DEFAULT}} $<$$<$ 13)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae32b07c6fe06059894a21512c7ae96c3}{GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN}}~(0x1\+UL $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga066590919c5f2a897e8e8125f4c34f98}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+SHIFT}}~14
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19a4e0d1ca9902bc1a4b7f796b57faae}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+MASK}}~0x4000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacaa1f81aba3c6af07302cbe34369223}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ec35fad89e3b588936bd04c6f68f293}{GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacaa1f81aba3c6af07302cbe34369223}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+DEFAULT}} $<$$<$ 14)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga80e8a8e67b84bd5ba8c9b42f72f1d4c4}{GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN}}~(0x1\+UL $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga78ac13c1d6dc3aecc39f78b7a26a47d1}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+SHIFT}}~15
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e79952fcda543d87e244bf884a930dc}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+MASK}}~0x8000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13718832e049f6458ea08850e1ea77a9}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32bdfe4e38fc71fe55c2df85fdff1855}{GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13718832e049f6458ea08850e1ea77a9}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+DEFAULT}} $<$$<$ 15)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga017bda960de273d23cbb7edbc16ce592}{GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN}}~(0x1\+UL $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad02daa48d65dd8eb430246d2b448b934}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+SHIFT}}~16
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac48fe491c175fd4c836e4af359015583}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+MASK}}~0x10000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadf82b7d5f9e20973636203016a22c4a}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71f4430a320008ae6567a3119edfe232}{GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadf82b7d5f9e20973636203016a22c4a}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+DEFAULT}} $<$$<$ 16)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95720d7ff6148b843595f9874a62ba98}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+SHIFT}}~24
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bf070aaab33790b611689a88ee1f6ed}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+MASK}}~0x3000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad72dee186222ddcd1c40b12a76a62749}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC0}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46e62505e996cbef55ce74216a30ab69}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga357ebb086c0ffec1d8eddec8a99c0987}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC1}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89423f339a3c4cde8571165e0327fcb5}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC2}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb202546186e47e05127a8a442e4e919}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC3}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga826bd995c4a9a197dc45120b6a2ca2a8}{GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad72dee186222ddcd1c40b12a76a62749}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC0}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c306935a670c6227958abc29e723e66}{GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46e62505e996cbef55ce74216a30ab69}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+DEFAULT}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e1d3aa00e3a3890fc4019b8b339abfb}{GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga357ebb086c0ffec1d8eddec8a99c0987}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC1}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a095d37fee10c4d9dbe14880b65ac30}{GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89423f339a3c4cde8571165e0327fcb5}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC2}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe7afc6cf5f3366088005410016a0574}{GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC3}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb202546186e47e05127a8a442e4e919}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC3}} $<$$<$ 24)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9bfa9a055c58ba5c42a965cf5e4d371}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+RESETVALUE}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6abc9aefbb2d9ff1729fefcb4f61fc40}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+MASK}}~0x00000003\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34aac205da181426cea223f2e1804810}{GPIO\+\_\+\+INSENSE\+\_\+\+INT}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cbd55881cf846d0397c127715360e32}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab225c23f563ce6efe8f30615c68792c3}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809e8a11c8144be0af8b2813b32e4be}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f7531999b6295bc19c4fae072f90c8b}{GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809e8a11c8144be0af8b2813b32e4be}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3a2ddffa0f0f18bb210219a28cc4f12c}{GPIO\+\_\+\+INSENSE\+\_\+\+PRS}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb79618713a5a0376d03495dd74d38cd}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf094540a1003806c3daa8a94bce61e0b}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7374e7dce1929b37338be82319487e00}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+DEFAULT}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae50790671e159d066328bd34b4d5426a}{GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7374e7dce1929b37338be82319487e00}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3add17ac4a2c4efd2beb084e312c5a}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9ec00a084c22d8a9af42da0bda2f93c}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+MASK}}~0x0000\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b909dee8954403ae94d3b32c88f4e8c}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6aabeee3dda9e6fca77081b2fd1a22d9}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK}}~0x\+FFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fd3c3b558b06fb90e04655ebce0252e}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9110b724acb679ead32a17b49c0ddf6d}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953469b48eff51fffdbe4e0461d46772}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1d8fe731c52e5864384778961aec6cd}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga403ad841f2f383d1a6e00e5f45f5f529}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~0x0000\+A534\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga16da93a56a0dbfee3b8aecf0aa8f7e40}{GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fd3c3b558b06fb90e04655ebce0252e}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2001b1496e54cbfbba7fbb6854106fd5}{GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9110b724acb679ead32a17b49c0ddf6d}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga085f9dca1e8cee2397275352b9047818}{GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953469b48eff51fffdbe4e0461d46772}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadfc15aa2a4c9a7e95e9f04375eeaa3cb}{GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1d8fe731c52e5864384778961aec6cd}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba59981cc2be1c5fafb3a46b738d3a40}{GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga403ad841f2f383d1a6e00e5f45f5f529}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd14091431cb87c42411074acf851a6a}{\+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ae03d65a6763ddc290ffa45554f0dd4}{\+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac83a8d04eb1bd0df554479b350d8985}{GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5665c6eff8fc4cb6010ae6d266f7ffea}{\+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43aea9962b4f6f540084e15c0928f76c}{\+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717f77ac5ff114d4dc50b979e69da510}{\+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9904c99920855726a8e40a522f12bbc}{GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717f77ac5ff114d4dc50b979e69da510}{\+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga36234197bce516c96ac3c6bffa3dd1bf}{\+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5bc04c59efb797fca0bf5d621580c031}{\+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bf603b4eef5886c42985eac58dc0a5a}{GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d9da24c6891bd98f20fe3784aceb65c}{\+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac7501e704bd8448c3d8aef12a73dafd6}{\+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb3838e279d4c231f3c9c2f94c2af5f}{\+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74c65e73fbea8d20416b92e312b34283}{GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb3838e279d4c231f3c9c2f94c2af5f}{\+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b8edcaaef92cba76b25d32946638a57}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6f1cbf4acc006854a0e5f7d03839c5ed}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadfdf1d0a1a55489ddd1d39304d6375f9}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga04f90b5a2ca29eb25b62dda4b8081498}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+MASK}}~0x3\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga351df09f1e4420cd40b96e78156f4268}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f4959b1c327ac7556e08920dcc8c641}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad67ae2e774685aebd617b1ec9f18ace2}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A6}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77889f5a50ff22390fabbe3e91be29cc}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+C9}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f9645903532a5a33ddb7a8fa6ec6917}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F1}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf029d1d618fa44593e433a55865e6c92}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F2}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf132b9d5d5a37bbd5e2562e1f78f3867}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+E13}}~0x00000020\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac6a4f2699b92b9874d521460dad3f075}{GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga351df09f1e4420cd40b96e78156f4268}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaede87d354b30d887071630df15de84ef}{GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f4959b1c327ac7556e08920dcc8c641}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbb315ad0574d70f883e697989bdeed3}{GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad67ae2e774685aebd617b1ec9f18ace2}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c63e5a6c4e31b646095cd2eef191aee}{GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+C9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77889f5a50ff22390fabbe3e91be29cc}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+C9}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3782132ff19c13d9a0de19e3bbe277ca}{GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f9645903532a5a33ddb7a8fa6ec6917}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7be59924a0fbe05f515ffe1957f6413f}{GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf029d1d618fa44593e433a55865e6c92}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad965f07955b6a064c3cd3d2e68c7ce5f}{GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+E13}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf132b9d5d5a37bbd5e2562e1f78f3867}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+E13}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59d3475e68a915e0cf3b686441a76519}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga18e4890b5c622fd01c2b09793d5a6339}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c58757de670a95021f24eb51523ab05}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e8daecfd2a0c639922c9d007f959eaa}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+MASK}}~0x3\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabdca8f0a2754791e1b9cc2e836b49f6d}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f975ef1a5ae9a8bf8576eb27d02ccb7}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b548281608e8cc9b1004f3cd736fbfa}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A6}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade452b254816a65f9d60cfde3c30754e}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+C9}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab38561ad007d739ea34152b900096f0c}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F1}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae51303976a7f62916f06cb47fe71c66e}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F2}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3e448fff47bad1a03c30990f1decac7}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+E13}}~0x00000020\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e9002d9da274816a6379303693944ee}{GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabdca8f0a2754791e1b9cc2e836b49f6d}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd11fa0dce47df180ecda4acc256a3d2}{GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f975ef1a5ae9a8bf8576eb27d02ccb7}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga887ae5d458c1195d9f77a2e226ead0b8}{GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b548281608e8cc9b1004f3cd736fbfa}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f94bc05ac30f6f315802f7451dbad6}{GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+C9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade452b254816a65f9d60cfde3c30754e}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+C9}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7843e33d319758f37e3f1d6836588a50}{GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab38561ad007d739ea34152b900096f0c}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51e012235b8bab5f3d6bb8d5a540d161}{GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae51303976a7f62916f06cb47fe71c66e}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d49f9888a378bd8d700b31cbccf1404}{GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+E13}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3e448fff47bad1a03c30990f1decac7}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+E13}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4f9fc56faa583cacab35ef1e7f0e33b1}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2691ebd0f9573571c155692da9e9c04}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+MASK}}~0x0000003\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5899b90098f24391b4a841779c3ebb2c}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d5775a04c153c564e51861d27f8e75c}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+MASK}}~0x3\+FUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae912ccd982b958c4e94f24188aa91357}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3404922e616e846583096004b371b7b9}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A0}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae943977ac6112664645c5efcfa9cb5dd}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A6}}~0x00000002\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga591dd36a0978594ed80d4fa87240f2b0}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+C9}}~0x00000004\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1132d11003186b387f1b3bf0788f597d}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F1}}~0x00000008\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ed32433ddcb5307246998d69bf3154a}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F2}}~0x00000010\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab169dd6fedbdd102e8031007fc10f2b5}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+E13}}~0x00000020\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4ec5d129d9366efd0491237a0b343f2f}{GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae912ccd982b958c4e94f24188aa91357}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85119e1253e04bf487c10a92c2057742}{GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A0}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3404922e616e846583096004b371b7b9}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A0}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43008d5337e350cd1ac2d742cabcb624}{GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A6}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae943977ac6112664645c5efcfa9cb5dd}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A6}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga625d368e04cbcdbb9d3137179e471517}{GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+C9}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga591dd36a0978594ed80d4fa87240f2b0}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+C9}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac3147206abe3eb717d81ea839357d74}{GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F1}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1132d11003186b387f1b3bf0788f597d}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F1}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf890adf8e7f6ad85b6220d01d3d7a4e6}{GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F2}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ed32433ddcb5307246998d69bf3154a}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F2}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga725336672f8191f1ae8ac37f32911052}{GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+E13}}~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab169dd6fedbdd102e8031007fc10f2b5}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+E13}} $<$$<$ 0)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb3838e279d4c231f3c9c2f94c2af5f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CMD\_EM4WUCLR\_DEFAULT@{\_GPIO\_CMD\_EM4WUCLR\_DEFAULT}}
\index{\_GPIO\_CMD\_EM4WUCLR\_DEFAULT@{\_GPIO\_CMD\_EM4WUCLR\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CMD\_EM4WUCLR\_DEFAULT}{\_GPIO\_CMD\_EM4WUCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb3838e279d4c231f3c9c2f94c2af5f} 
\#define \+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac7501e704bd8448c3d8aef12a73dafd6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CMD\_EM4WUCLR\_MASK@{\_GPIO\_CMD\_EM4WUCLR\_MASK}}
\index{\_GPIO\_CMD\_EM4WUCLR\_MASK@{\_GPIO\_CMD\_EM4WUCLR\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CMD\_EM4WUCLR\_MASK}{\_GPIO\_CMD\_EM4WUCLR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac7501e704bd8448c3d8aef12a73dafd6} 
\#define \+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+MASK~0x1\+UL}

Bit mask for GPIO\+\_\+\+EM4\+WUCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d9da24c6891bd98f20fe3784aceb65c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CMD\_EM4WUCLR\_SHIFT@{\_GPIO\_CMD\_EM4WUCLR\_SHIFT}}
\index{\_GPIO\_CMD\_EM4WUCLR\_SHIFT@{\_GPIO\_CMD\_EM4WUCLR\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CMD\_EM4WUCLR\_SHIFT}{\_GPIO\_CMD\_EM4WUCLR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d9da24c6891bd98f20fe3784aceb65c} 
\#define \+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EM4\+WUCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5bc04c59efb797fca0bf5d621580c031}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CMD\_MASK@{\_GPIO\_CMD\_MASK}}
\index{\_GPIO\_CMD\_MASK@{\_GPIO\_CMD\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CMD\_MASK}{\_GPIO\_CMD\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5bc04c59efb797fca0bf5d621580c031} 
\#define \+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+MASK~0x00000001\+UL}

Mask for GPIO\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga36234197bce516c96ac3c6bffa3dd1bf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CMD\_RESETVALUE@{\_GPIO\_CMD\_RESETVALUE}}
\index{\_GPIO\_CMD\_RESETVALUE@{\_GPIO\_CMD\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CMD\_RESETVALUE}{\_GPIO\_CMD\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga36234197bce516c96ac3c6bffa3dd1bf} 
\#define \+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717f77ac5ff114d4dc50b979e69da510}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CTRL\_EM4RET\_DEFAULT@{\_GPIO\_CTRL\_EM4RET\_DEFAULT}}
\index{\_GPIO\_CTRL\_EM4RET\_DEFAULT@{\_GPIO\_CTRL\_EM4RET\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CTRL\_EM4RET\_DEFAULT}{\_GPIO\_CTRL\_EM4RET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717f77ac5ff114d4dc50b979e69da510} 
\#define \+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43aea9962b4f6f540084e15c0928f76c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CTRL\_EM4RET\_MASK@{\_GPIO\_CTRL\_EM4RET\_MASK}}
\index{\_GPIO\_CTRL\_EM4RET\_MASK@{\_GPIO\_CTRL\_EM4RET\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CTRL\_EM4RET\_MASK}{\_GPIO\_CTRL\_EM4RET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43aea9962b4f6f540084e15c0928f76c} 
\#define \+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+MASK~0x1\+UL}

Bit mask for GPIO\+\_\+\+EM4\+RET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5665c6eff8fc4cb6010ae6d266f7ffea}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CTRL\_EM4RET\_SHIFT@{\_GPIO\_CTRL\_EM4RET\_SHIFT}}
\index{\_GPIO\_CTRL\_EM4RET\_SHIFT@{\_GPIO\_CTRL\_EM4RET\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CTRL\_EM4RET\_SHIFT}{\_GPIO\_CTRL\_EM4RET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5665c6eff8fc4cb6010ae6d266f7ffea} 
\#define \+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EM4\+RET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ae03d65a6763ddc290ffa45554f0dd4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CTRL\_MASK@{\_GPIO\_CTRL\_MASK}}
\index{\_GPIO\_CTRL\_MASK@{\_GPIO\_CTRL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CTRL\_MASK}{\_GPIO\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ae03d65a6763ddc290ffa45554f0dd4} 
\#define \+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+MASK~0x00000001\+UL}

Mask for GPIO\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd14091431cb87c42411074acf851a6a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_CTRL\_RESETVALUE@{\_GPIO\_CTRL\_RESETVALUE}}
\index{\_GPIO\_CTRL\_RESETVALUE@{\_GPIO\_CTRL\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_CTRL\_RESETVALUE}{\_GPIO\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd14091431cb87c42411074acf851a6a} 
\#define \+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3404922e616e846583096004b371b7b9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3404922e616e846583096004b371b7b9} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A0~0x00000001\+UL}

Mode A0 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae943977ac6112664645c5efcfa9cb5dd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae943977ac6112664645c5efcfa9cb5dd} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A6~0x00000002\+UL}

Mode A6 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga591dd36a0978594ed80d4fa87240f2b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga591dd36a0978594ed80d4fa87240f2b0} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+C9~0x00000004\+UL}

Mode C9 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae912ccd982b958c4e94f24188aa91357}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae912ccd982b958c4e94f24188aa91357} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab169dd6fedbdd102e8031007fc10f2b5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab169dd6fedbdd102e8031007fc10f2b5} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+E13~0x00000020\+UL}

Mode E13 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1132d11003186b387f1b3bf0788f597d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1132d11003186b387f1b3bf0788f597d} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F1~0x00000008\+UL}

Mode F1 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ed32433ddcb5307246998d69bf3154a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ed32433ddcb5307246998d69bf3154a} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F2~0x00000010\+UL}

Mode F2 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d5775a04c153c564e51861d27f8e75c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_MASK@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_MASK}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_MASK@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_MASK}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d5775a04c153c564e51861d27f8e75c} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+MASK~0x3\+FUL}

Bit mask for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5899b90098f24391b4a841779c3ebb2c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_SHIFT@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_SHIFT}}
\index{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_SHIFT@{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_SHIFT}{\_GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5899b90098f24391b4a841779c3ebb2c} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2691ebd0f9573571c155692da9e9c04}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_MASK@{\_GPIO\_EM4WUCAUSE\_MASK}}
\index{\_GPIO\_EM4WUCAUSE\_MASK@{\_GPIO\_EM4WUCAUSE\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_MASK}{\_GPIO\_EM4WUCAUSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2691ebd0f9573571c155692da9e9c04} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+MASK~0x0000003\+FUL}

Mask for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4f9fc56faa583cacab35ef1e7f0e33b1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUCAUSE\_RESETVALUE@{\_GPIO\_EM4WUCAUSE\_RESETVALUE}}
\index{\_GPIO\_EM4WUCAUSE\_RESETVALUE@{\_GPIO\_EM4WUCAUSE\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUCAUSE\_RESETVALUE}{\_GPIO\_EM4WUCAUSE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4f9fc56faa583cacab35ef1e7f0e33b1} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f4959b1c327ac7556e08920dcc8c641}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_A0@{\_GPIO\_EM4WUEN\_EM4WUEN\_A0}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_A0@{\_GPIO\_EM4WUEN\_EM4WUEN\_A0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_A0}{\_GPIO\_EM4WUEN\_EM4WUEN\_A0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f4959b1c327ac7556e08920dcc8c641} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A0~0x00000001\+UL}

Mode A0 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad67ae2e774685aebd617b1ec9f18ace2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_A6@{\_GPIO\_EM4WUEN\_EM4WUEN\_A6}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_A6@{\_GPIO\_EM4WUEN\_EM4WUEN\_A6}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_A6}{\_GPIO\_EM4WUEN\_EM4WUEN\_A6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad67ae2e774685aebd617b1ec9f18ace2} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A6~0x00000002\+UL}

Mode A6 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77889f5a50ff22390fabbe3e91be29cc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_C9@{\_GPIO\_EM4WUEN\_EM4WUEN\_C9}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_C9@{\_GPIO\_EM4WUEN\_EM4WUEN\_C9}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_C9}{\_GPIO\_EM4WUEN\_EM4WUEN\_C9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77889f5a50ff22390fabbe3e91be29cc} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+C9~0x00000004\+UL}

Mode C9 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga351df09f1e4420cd40b96e78156f4268}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT@{\_GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT@{\_GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}{\_GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga351df09f1e4420cd40b96e78156f4268} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf132b9d5d5a37bbd5e2562e1f78f3867}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_E13@{\_GPIO\_EM4WUEN\_EM4WUEN\_E13}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_E13@{\_GPIO\_EM4WUEN\_EM4WUEN\_E13}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_E13}{\_GPIO\_EM4WUEN\_EM4WUEN\_E13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf132b9d5d5a37bbd5e2562e1f78f3867} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+E13~0x00000020\+UL}

Mode E13 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f9645903532a5a33ddb7a8fa6ec6917}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_F1@{\_GPIO\_EM4WUEN\_EM4WUEN\_F1}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_F1@{\_GPIO\_EM4WUEN\_EM4WUEN\_F1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_F1}{\_GPIO\_EM4WUEN\_EM4WUEN\_F1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f9645903532a5a33ddb7a8fa6ec6917} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F1~0x00000008\+UL}

Mode F1 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf029d1d618fa44593e433a55865e6c92}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_F2@{\_GPIO\_EM4WUEN\_EM4WUEN\_F2}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_F2@{\_GPIO\_EM4WUEN\_EM4WUEN\_F2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_F2}{\_GPIO\_EM4WUEN\_EM4WUEN\_F2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf029d1d618fa44593e433a55865e6c92} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F2~0x00000010\+UL}

Mode F2 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga04f90b5a2ca29eb25b62dda4b8081498}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_MASK@{\_GPIO\_EM4WUEN\_EM4WUEN\_MASK}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_MASK@{\_GPIO\_EM4WUEN\_EM4WUEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_MASK}{\_GPIO\_EM4WUEN\_EM4WUEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga04f90b5a2ca29eb25b62dda4b8081498} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+MASK~0x3\+FUL}

Bit mask for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadfdf1d0a1a55489ddd1d39304d6375f9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_EM4WUEN\_SHIFT@{\_GPIO\_EM4WUEN\_EM4WUEN\_SHIFT}}
\index{\_GPIO\_EM4WUEN\_EM4WUEN\_SHIFT@{\_GPIO\_EM4WUEN\_EM4WUEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_EM4WUEN\_SHIFT}{\_GPIO\_EM4WUEN\_EM4WUEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadfdf1d0a1a55489ddd1d39304d6375f9} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6f1cbf4acc006854a0e5f7d03839c5ed}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_MASK@{\_GPIO\_EM4WUEN\_MASK}}
\index{\_GPIO\_EM4WUEN\_MASK@{\_GPIO\_EM4WUEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_MASK}{\_GPIO\_EM4WUEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6f1cbf4acc006854a0e5f7d03839c5ed} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+MASK~0x0000003\+FUL}

Mask for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b8edcaaef92cba76b25d32946638a57}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUEN\_RESETVALUE@{\_GPIO\_EM4WUEN\_RESETVALUE}}
\index{\_GPIO\_EM4WUEN\_RESETVALUE@{\_GPIO\_EM4WUEN\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUEN\_RESETVALUE}{\_GPIO\_EM4WUEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b8edcaaef92cba76b25d32946638a57} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f975ef1a5ae9a8bf8576eb27d02ccb7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_A0@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A0}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A0@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A0}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f975ef1a5ae9a8bf8576eb27d02ccb7} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A0~0x00000001\+UL}

Mode A0 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b548281608e8cc9b1004f3cd736fbfa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_A6@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A6}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A6@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A6}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A6}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_A6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b548281608e8cc9b1004f3cd736fbfa} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A6~0x00000002\+UL}

Mode A6 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade452b254816a65f9d60cfde3c30754e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_C9@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_C9}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_C9@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_C9}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_C9}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_C9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade452b254816a65f9d60cfde3c30754e} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+C9~0x00000004\+UL}

Mode C9 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabdca8f0a2754791e1b9cc2e836b49f6d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabdca8f0a2754791e1b9cc2e836b49f6d} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3e448fff47bad1a03c30990f1decac7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_E13@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_E13}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_E13@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_E13}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_E13}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_E13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3e448fff47bad1a03c30990f1decac7} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+E13~0x00000020\+UL}

Mode E13 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab38561ad007d739ea34152b900096f0c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_F1@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F1}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F1@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F1}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab38561ad007d739ea34152b900096f0c} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F1~0x00000008\+UL}

Mode F1 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae51303976a7f62916f06cb47fe71c66e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_F2@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F2}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F2@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F2}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_F2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae51303976a7f62916f06cb47fe71c66e} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F2~0x00000010\+UL}

Mode F2 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e8daecfd2a0c639922c9d007f959eaa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_MASK@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_MASK}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_MASK@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_MASK}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e8daecfd2a0c639922c9d007f959eaa} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+MASK~0x3\+FUL}

Bit mask for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c58757de670a95021f24eb51523ab05}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_EM4WUPOL\_SHIFT@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_SHIFT}}
\index{\_GPIO\_EM4WUPOL\_EM4WUPOL\_SHIFT@{\_GPIO\_EM4WUPOL\_EM4WUPOL\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_EM4WUPOL\_SHIFT}{\_GPIO\_EM4WUPOL\_EM4WUPOL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c58757de670a95021f24eb51523ab05} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga18e4890b5c622fd01c2b09793d5a6339}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_MASK@{\_GPIO\_EM4WUPOL\_MASK}}
\index{\_GPIO\_EM4WUPOL\_MASK@{\_GPIO\_EM4WUPOL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_MASK}{\_GPIO\_EM4WUPOL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga18e4890b5c622fd01c2b09793d5a6339} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+MASK~0x0000003\+FUL}

Mask for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59d3475e68a915e0cf3b686441a76519}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EM4WUPOL\_RESETVALUE@{\_GPIO\_EM4WUPOL\_RESETVALUE}}
\index{\_GPIO\_EM4WUPOL\_RESETVALUE@{\_GPIO\_EM4WUPOL\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EM4WUPOL\_RESETVALUE}{\_GPIO\_EM4WUPOL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59d3475e68a915e0cf3b686441a76519} 
\#define \+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2443d65cf6d2e7edd4c4ed809d382496}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT@{\_GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}}
\index{\_GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT@{\_GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}{\_GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2443d65cf6d2e7edd4c4ed809d382496} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIFALL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d3aa9a1a7c6b1c18e31bfe18edf3d18}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIFALL\_EXTIFALL\_MASK@{\_GPIO\_EXTIFALL\_EXTIFALL\_MASK}}
\index{\_GPIO\_EXTIFALL\_EXTIFALL\_MASK@{\_GPIO\_EXTIFALL\_EXTIFALL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIFALL\_EXTIFALL\_MASK}{\_GPIO\_EXTIFALL\_EXTIFALL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d3aa9a1a7c6b1c18e31bfe18edf3d18} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+EXTIFALL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa19e48a9ea05367d0b27a02816953085}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIFALL\_EXTIFALL\_SHIFT@{\_GPIO\_EXTIFALL\_EXTIFALL\_SHIFT}}
\index{\_GPIO\_EXTIFALL\_EXTIFALL\_SHIFT@{\_GPIO\_EXTIFALL\_EXTIFALL\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIFALL\_EXTIFALL\_SHIFT}{\_GPIO\_EXTIFALL\_EXTIFALL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa19e48a9ea05367d0b27a02816953085} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXTIFALL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafdd67e2372464a7d2929fe36cbf43493}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIFALL\_MASK@{\_GPIO\_EXTIFALL\_MASK}}
\index{\_GPIO\_EXTIFALL\_MASK@{\_GPIO\_EXTIFALL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIFALL\_MASK}{\_GPIO\_EXTIFALL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafdd67e2372464a7d2929fe36cbf43493} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+EXTIFALL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9f8043e850f961588fc3a826136c018}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIFALL\_RESETVALUE@{\_GPIO\_EXTIFALL\_RESETVALUE}}
\index{\_GPIO\_EXTIFALL\_RESETVALUE@{\_GPIO\_EXTIFALL\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIFALL\_RESETVALUE}{\_GPIO\_EXTIFALL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9f8043e850f961588fc3a826136c018} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+EXTIFALL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07f48164a0ab4919270113af50c77b24}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07f48164a0ab4919270113af50c77b24} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga943a29e7fb62d5b4ae87bfa29fe5669a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga943a29e7fb62d5b4ae87bfa29fe5669a} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+MASK~0x700\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL10 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8899a949d6981b14535856de75f60f6d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8899a949d6981b14535856de75f60f6d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e99fbc10039afb00873aa74b534a6be}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e99fbc10039afb00873aa74b534a6be} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6027cf8ffa1312cabec224f0c1c2ba}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6027cf8ffa1312cabec224f0c1c2ba} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1761865b9c8e8d8aa2a39fbd2893d4ce}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1761865b9c8e8d8aa2a39fbd2893d4ce} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2acff580a32c832aa255ce5c77098053}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2acff580a32c832aa255ce5c77098053} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga161a25ea80797638af6ad1cfa9b41bec}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga161a25ea80797638af6ad1cfa9b41bec} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c0b84e82dd170d84eb0feb676e408d4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL10\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL10\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c0b84e82dd170d84eb0feb676e408d4} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+SHIFT~8}

Shift value for GPIO\+\_\+\+EXTIPSEL10 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0330ec4c022acc09fb686da2e85509e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0330ec4c022acc09fb686da2e85509e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1486cc59f127c4ac00fd8aa2bc50a338}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1486cc59f127c4ac00fd8aa2bc50a338} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+MASK~0x7000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL11 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b6bc8d9c16d6c19b08672cb4be6fa9a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b6bc8d9c16d6c19b08672cb4be6fa9a} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b01ba89df5a75c4368306809ed102b7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b01ba89df5a75c4368306809ed102b7} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10c1eed8dfa8fae859de9d7a1c0971f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10c1eed8dfa8fae859de9d7a1c0971f1} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70efb238c819f94e91f3fe09de7dbd71}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70efb238c819f94e91f3fe09de7dbd71} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6db8dbe14ad6c5330d817f2604b9c61}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6db8dbe14ad6c5330d817f2604b9c61} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285e9c8610b456e6aae5adc1f0f25b73}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285e9c8610b456e6aae5adc1f0f25b73} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51ee15e5957acb0f71d01e83a81bab7c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL11\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL11\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51ee15e5957acb0f71d01e83a81bab7c} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+SHIFT~12}

Shift value for GPIO\+\_\+\+EXTIPSEL11 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c654ae22481d43ee87eabad05c88f1a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c654ae22481d43ee87eabad05c88f1a} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf069bed3670b7d175607cd71548e7e9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf069bed3670b7d175607cd71548e7e9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+MASK~0x70000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL12 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac8b282ee43e9696daf45e7cb3ce78223}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac8b282ee43e9696daf45e7cb3ce78223} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafefb227f7b5b7d99aee0d7c831024b4e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafefb227f7b5b7d99aee0d7c831024b4e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacaef88bcfb624d8e3d42ad80f8726bd9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacaef88bcfb624d8e3d42ad80f8726bd9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e2e2118f0f15657c01f2623120f2524}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e2e2118f0f15657c01f2623120f2524} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7027b7f8cd84b96682cee66344c9494a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7027b7f8cd84b96682cee66344c9494a} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga819be6c2a622cd0989b53ca2a2a7caf5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga819be6c2a622cd0989b53ca2a2a7caf5} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9560fb85af330ca9393128425065ff20}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL12\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL12\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9560fb85af330ca9393128425065ff20} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+SHIFT~16}

Shift value for GPIO\+\_\+\+EXTIPSEL12 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fe6d60735a9153a74b88b9f19ef685b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fe6d60735a9153a74b88b9f19ef685b} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e00a50b7e3c147ddb8ad2e2cbbdcce3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e00a50b7e3c147ddb8ad2e2cbbdcce3} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+MASK~0x700000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL13 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7a8ee366d75ae069e30c42eee82ab57}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7a8ee366d75ae069e30c42eee82ab57} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga257e7ed725588d75231d45847abad8ef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga257e7ed725588d75231d45847abad8ef} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga324e9e4d657f255967855d9f3d28b123}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga324e9e4d657f255967855d9f3d28b123} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75367bee5ee09e4279f997d7fead05f9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75367bee5ee09e4279f997d7fead05f9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b16f9b1bdc12085dfc9baa6c953ad46}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b16f9b1bdc12085dfc9baa6c953ad46} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad27d6d25f73d82f87070265d263e645}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad27d6d25f73d82f87070265d263e645} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab273c4947cac4c93bf963eb6e7275635}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL13\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL13\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab273c4947cac4c93bf963eb6e7275635} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+SHIFT~20}

Shift value for GPIO\+\_\+\+EXTIPSEL13 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef9d5ffaa4db4b5054cb6a9687b46394}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef9d5ffaa4db4b5054cb6a9687b46394} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab1a129efb3db149a0e0c3a6087c6faa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab1a129efb3db149a0e0c3a6087c6faa} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+MASK~0x7000000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL14 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1189d0f66ddca98717f07253195ebdd9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1189d0f66ddca98717f07253195ebdd9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515913fa8b64a829092e473d1955127f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515913fa8b64a829092e473d1955127f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54fc9d789e5fde311381a60843218136}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54fc9d789e5fde311381a60843218136} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b779346e2681c49177f2df372d619b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b779346e2681c49177f2df372d619b0} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad31c47ed8a08cccc62b781da8608b723}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad31c47ed8a08cccc62b781da8608b723} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebb263d3d5af9172d6da2360e84c6700}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebb263d3d5af9172d6da2360e84c6700} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaff864c2e6591613016ceefdc6d3b4a28}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL14\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL14\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaff864c2e6591613016ceefdc6d3b4a28} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+SHIFT~24}

Shift value for GPIO\+\_\+\+EXTIPSEL14 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0742e5a200416ef1e939fcebe4d91846}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0742e5a200416ef1e939fcebe4d91846} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa80772ee3ab143aa76dfc382b8fb2be1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa80772ee3ab143aa76dfc382b8fb2be1} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+MASK~0x70000000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL15 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1f252dc9170c0a16eab0094b801d18}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1f252dc9170c0a16eab0094b801d18} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2496fc6e7d7d7f907ff9993539618158}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2496fc6e7d7d7f907ff9993539618158} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbe183a21c970fc91c4b9c5d6f44afbd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbe183a21c970fc91c4b9c5d6f44afbd} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab1bda3bdf139c38cadc523603860bbc9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab1bda3bdf139c38cadc523603860bbc9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee9becb82d7349763eaba939c1023ce}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee9becb82d7349763eaba939c1023ce} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6018235f49a504ba07d213ca657f3fc9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6018235f49a504ba07d213ca657f3fc9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa05135baa233412a63bae5dcd6eec2f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL15\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL15\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa05135baa233412a63bae5dcd6eec2f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+SHIFT~28}

Shift value for GPIO\+\_\+\+EXTIPSEL15 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7daad6b21bdfa0cd0a427ab689221a40}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7daad6b21bdfa0cd0a427ab689221a40} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab9f723532f42eff71b8dba7aa1aa1c1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab9f723532f42eff71b8dba7aa1aa1c1} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+MASK~0x7\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL8 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf880577cf6003f8c8e71e23b3ff61678}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf880577cf6003f8c8e71e23b3ff61678} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65f116b54f66f1257ad4f84921476114}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65f116b54f66f1257ad4f84921476114} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1997c1e3a03e6e8fb9e3a99535952636}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1997c1e3a03e6e8fb9e3a99535952636} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga889ed5fe06abcf1d652847dee7dca552}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga889ed5fe06abcf1d652847dee7dca552} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ca5239936f5600bac2b8d7793af99b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ca5239936f5600bac2b8d7793af99b} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fce5f814f83d0cea8727975cf2f5c26}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fce5f814f83d0cea8727975cf2f5c26} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d9897377b07a6c16f1a0681ed737a98}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL8\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL8\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d9897377b07a6c16f1a0681ed737a98} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXTIPSEL8 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga91067fa99d1daa09b3e552c6b906edb9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga91067fa99d1daa09b3e552c6b906edb9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_MASK}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_MASK@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_MASK}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+MASK~0x70\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL9 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06d4485ff3334e0ffa2eebe8fcf53f5d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06d4485ff3334e0ffa2eebe8fcf53f5d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1849ba7af40adb3e4997dd00351a7702}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1849ba7af40adb3e4997dd00351a7702} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5156b35574c8c0756f860ac9ee9e8e97}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5156b35574c8c0756f860ac9ee9e8e97} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0aef7fae132b9f09903ac089dd038271}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0aef7fae132b9f09903ac089dd038271} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b04c2642666216063007a6ee68f2a5e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b04c2642666216063007a6ee68f2a5e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea0559b578e217320692aa2b295dd8a5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea0559b578e217320692aa2b295dd8a5} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c8479acade33861512677afd1d6a93b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_EXTIPSEL9\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_SHIFT}}
\index{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_SHIFT@{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_SHIFT}{\_GPIO\_EXTIPSELH\_EXTIPSEL9\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c8479acade33861512677afd1d6a93b} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+SHIFT~4}

Shift value for GPIO\+\_\+\+EXTIPSEL9 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7d2a10c6635afe16abff757194917a5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_MASK@{\_GPIO\_EXTIPSELH\_MASK}}
\index{\_GPIO\_EXTIPSELH\_MASK@{\_GPIO\_EXTIPSELH\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_MASK}{\_GPIO\_EXTIPSELH\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7d2a10c6635afe16abff757194917a5} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+MASK~0x77777777\+UL}

Mask for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga835c04b74340c773dbef3f1aff31280f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELH\_RESETVALUE@{\_GPIO\_EXTIPSELH\_RESETVALUE}}
\index{\_GPIO\_EXTIPSELH\_RESETVALUE@{\_GPIO\_EXTIPSELH\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELH\_RESETVALUE}{\_GPIO\_EXTIPSELH\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga835c04b74340c773dbef3f1aff31280f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee29847394b0834f5dfcfd31cbc6d91d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee29847394b0834f5dfcfd31cbc6d91d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d3b08a7b482c5c8b0fe9323a8241bb6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d3b08a7b482c5c8b0fe9323a8241bb6} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+MASK~0x7\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL0 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7f8106c8154a93f4b0188fdccaef410d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7f8106c8154a93f4b0188fdccaef410d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5548abe5fbfa3f302e79d4d6658fff1a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5548abe5fbfa3f302e79d4d6658fff1a} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95a3a2673ce3ea42ae003ebd9707b4b3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95a3a2673ce3ea42ae003ebd9707b4b3} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b450ed88402827015191fe3919e918d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b450ed88402827015191fe3919e918d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ff2261d05140587a5d5131dd6f928d1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ff2261d05140587a5d5131dd6f928d1} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab031369fb3c7e9b7b23ae8fc7e0f99ea}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab031369fb3c7e9b7b23ae8fc7e0f99ea} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga67915d9ec05c0a78dbcdb92bb3f01c29}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL0\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga67915d9ec05c0a78dbcdb92bb3f01c29} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXTIPSEL0 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87e4afe3ea4bc3d2dc61ec4441515118}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87e4afe3ea4bc3d2dc61ec4441515118} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga047e2297c99fdd92dc1a0638bf81158a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga047e2297c99fdd92dc1a0638bf81158a} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+MASK~0x70\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL1 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2ab2918ccb54a6bf656ef072dd4f8d0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2ab2918ccb54a6bf656ef072dd4f8d0} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab184f7ae711e06ea48afdb974462d2a3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab184f7ae711e06ea48afdb974462d2a3} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6979c84ed6e827b4dec3355d92abb1e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6979c84ed6e827b4dec3355d92abb1e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72c879cdf6e1883b1590229a2aa1c86c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72c879cdf6e1883b1590229a2aa1c86c} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga693207e2f2b51370fa6b82438ef244c7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga693207e2f2b51370fa6b82438ef244c7} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee255218969297e52dee442483000ed2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee255218969297e52dee442483000ed2} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8153c4c39e17dfb0f504df6c2cd3f9b1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL1\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8153c4c39e17dfb0f504df6c2cd3f9b1} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+SHIFT~4}

Shift value for GPIO\+\_\+\+EXTIPSEL1 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20f80fd0690c127e9f3686e2302138c6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20f80fd0690c127e9f3686e2302138c6} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa478d8e8c823eac31430fb2415827443}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa478d8e8c823eac31430fb2415827443} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+MASK~0x700\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL2 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac886403235b040665b7e82e1ae3334d7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac886403235b040665b7e82e1ae3334d7} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac5ae6bc58a34b5d98c252a856dd9890f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac5ae6bc58a34b5d98c252a856dd9890f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga249bc183d0d8b5d10d5d29b3586578d5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga249bc183d0d8b5d10d5d29b3586578d5} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2936aa672aa94bfa90a563ad4e127869}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2936aa672aa94bfa90a563ad4e127869} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ac81295a9b839825b5574ba8edbbc58}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ac81295a9b839825b5574ba8edbbc58} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2c715cd6a449277a58ae36899bec4bf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2c715cd6a449277a58ae36899bec4bf} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga787988a398cb715f6e3257771ee39ad2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL2\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL2\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga787988a398cb715f6e3257771ee39ad2} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+SHIFT~8}

Shift value for GPIO\+\_\+\+EXTIPSEL2 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga644b9463f578d0f4ffc1dcb274cb3d37}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga644b9463f578d0f4ffc1dcb274cb3d37} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61c1c29d4e3ca1c5253294f3ec62ee98}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61c1c29d4e3ca1c5253294f3ec62ee98} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+MASK~0x7000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL3 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac436e096b1ba9245b8a1701159d9db1f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac436e096b1ba9245b8a1701159d9db1f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga194adec71d1be64ce17a2d0f18aaa6f4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga194adec71d1be64ce17a2d0f18aaa6f4} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d676885047e458af1cda10d139d993d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d676885047e458af1cda10d139d993d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27b03364daa20e2599b4fb72ff10796e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27b03364daa20e2599b4fb72ff10796e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafc704f5d0a33823dd13fc01f8570c012}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafc704f5d0a33823dd13fc01f8570c012} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbecff1d992f2f01503c0cf903b1920f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbecff1d992f2f01503c0cf903b1920f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7cb697a07f7511c3b0821b4f616bb0d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL3\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL3\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7cb697a07f7511c3b0821b4f616bb0d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+SHIFT~12}

Shift value for GPIO\+\_\+\+EXTIPSEL3 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a72e596c8480e6729a8822c37c81548}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a72e596c8480e6729a8822c37c81548} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96dac2f387b205a24d3ba0d3fc755697}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96dac2f387b205a24d3ba0d3fc755697} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+MASK~0x70000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL4 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b46c73e5af093fc44e80947a09496ef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b46c73e5af093fc44e80947a09496ef} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab54984a31df03ec5dd73699134ce75d1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab54984a31df03ec5dd73699134ce75d1} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab95365f372f37456ce7fb2ec76ff92ab}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab95365f372f37456ce7fb2ec76ff92ab} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1c4c3a28c4c22a4b36360c66a74a0b7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1c4c3a28c4c22a4b36360c66a74a0b7} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacb81f1d95f8243c6ce438d9effb60bd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacb81f1d95f8243c6ce438d9effb60bd} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga369078297d3e7c28c012bfa1abc68f3b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga369078297d3e7c28c012bfa1abc68f3b} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga466950f5eaa66f024373ee70c6cffae6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL4\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL4\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga466950f5eaa66f024373ee70c6cffae6} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+SHIFT~16}

Shift value for GPIO\+\_\+\+EXTIPSEL4 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbdbf02811bee44c38636b38878dd2d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbdbf02811bee44c38636b38878dd2d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8d2f5c73e70b0a9b9cd9db293898177}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8d2f5c73e70b0a9b9cd9db293898177} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+MASK~0x700000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL5 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e815737c6a629c22fad54e47f141e3d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e815737c6a629c22fad54e47f141e3d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14758abe0f13ffb8716cd6469371d96e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14758abe0f13ffb8716cd6469371d96e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9059429bfb0850e38293ee65fe8f1b85}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9059429bfb0850e38293ee65fe8f1b85} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1ecb2fc096f96593b20d757c1f773da}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1ecb2fc096f96593b20d757c1f773da} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade6e0116a52048797501a031e048e460}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade6e0116a52048797501a031e048e460} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8587c4c69bb1d5fc4645efd4164cbdc4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8587c4c69bb1d5fc4645efd4164cbdc4} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf581ba60ab42a02c70f96c5bef1746d9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL5\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL5\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf581ba60ab42a02c70f96c5bef1746d9} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+SHIFT~20}

Shift value for GPIO\+\_\+\+EXTIPSEL5 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5347bfa0393dce6bc21a06e925bc088f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5347bfa0393dce6bc21a06e925bc088f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b434f12d72363bed03634eb9247fe7d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b434f12d72363bed03634eb9247fe7d} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+MASK~0x7000000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL6 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga707c0775ad1d4a21b982e0bfd0b9c624}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga707c0775ad1d4a21b982e0bfd0b9c624} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7beb2553a7127a96242cd73e990344c6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7beb2553a7127a96242cd73e990344c6} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a35fbfdc36c61b300a73f58de412760}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a35fbfdc36c61b300a73f58de412760} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8c6aae1cced3a9df02788bc377486ce}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8c6aae1cced3a9df02788bc377486ce} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb955246f14a1c8919b948f23b971d90}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb955246f14a1c8919b948f23b971d90} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cf669258059eb304b712d01b23976ed}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cf669258059eb304b712d01b23976ed} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2712a3fcbc3fd22d065349a41ca2d22e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL6\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL6\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2712a3fcbc3fd22d065349a41ca2d22e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+SHIFT~24}

Shift value for GPIO\+\_\+\+EXTIPSEL6 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6fcae9122fd1400f8e020948f978d98}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6fcae9122fd1400f8e020948f978d98} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae75d6debe6d1c5378a28d77021b3df18}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_MASK}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_MASK@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_MASK}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae75d6debe6d1c5378a28d77021b3df18} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+MASK~0x70000000\+UL}

Bit mask for GPIO\+\_\+\+EXTIPSEL7 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeeb3b66f96dfe90218218f4736c3408f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeeb3b66f96dfe90218218f4736c3408f} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTA~0x00000000\+UL}

Mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64bb2c65d5728e9978b29abfd81c721e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64bb2c65d5728e9978b29abfd81c721e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTB~0x00000001\+UL}

Mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d5591a50b288de49740a7dd2174cc59}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d5591a50b288de49740a7dd2174cc59} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTC~0x00000002\+UL}

Mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga372d5ff5829a7e34f6669c0f1a874c08}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga372d5ff5829a7e34f6669c0f1a874c08} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTD~0x00000003\+UL}

Mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga028365d9818605aa8cca38ba5ff666cc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga028365d9818605aa8cca38ba5ff666cc} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTE~0x00000004\+UL}

Mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93361f23e77023e00e4ae4693e2e8afc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93361f23e77023e00e4ae4693e2e8afc} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTF~0x00000005\+UL}

Mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00e7130cd407e9b2df4a3f682d8b2eeb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_EXTIPSEL7\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_SHIFT}}
\index{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_SHIFT@{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_SHIFT}{\_GPIO\_EXTIPSELL\_EXTIPSEL7\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00e7130cd407e9b2df4a3f682d8b2eeb} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+SHIFT~28}

Shift value for GPIO\+\_\+\+EXTIPSEL7 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb299aa28140cfa704c3b5f077af63c7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_MASK@{\_GPIO\_EXTIPSELL\_MASK}}
\index{\_GPIO\_EXTIPSELL\_MASK@{\_GPIO\_EXTIPSELL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_MASK}{\_GPIO\_EXTIPSELL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb299aa28140cfa704c3b5f077af63c7} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+MASK~0x77777777\+UL}

Mask for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga451ce52b228555b6b3823215d799a740}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIPSELL\_RESETVALUE@{\_GPIO\_EXTIPSELL\_RESETVALUE}}
\index{\_GPIO\_EXTIPSELL\_RESETVALUE@{\_GPIO\_EXTIPSELL\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIPSELL\_RESETVALUE}{\_GPIO\_EXTIPSELL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga451ce52b228555b6b3823215d799a740} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71e165112702173e09446199a23ffe63}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT@{\_GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}}
\index{\_GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT@{\_GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}{\_GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71e165112702173e09446199a23ffe63} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+EXTIRISE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab058ab0afcf6fc0bec2e0b0aa5a8d517}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIRISE\_EXTIRISE\_MASK@{\_GPIO\_EXTIRISE\_EXTIRISE\_MASK}}
\index{\_GPIO\_EXTIRISE\_EXTIRISE\_MASK@{\_GPIO\_EXTIRISE\_EXTIRISE\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIRISE\_EXTIRISE\_MASK}{\_GPIO\_EXTIRISE\_EXTIRISE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab058ab0afcf6fc0bec2e0b0aa5a8d517} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+EXTIRISE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb3ddf07a5b7389ab8b265b86ca594e6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIRISE\_EXTIRISE\_SHIFT@{\_GPIO\_EXTIRISE\_EXTIRISE\_SHIFT}}
\index{\_GPIO\_EXTIRISE\_EXTIRISE\_SHIFT@{\_GPIO\_EXTIRISE\_EXTIRISE\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIRISE\_EXTIRISE\_SHIFT}{\_GPIO\_EXTIRISE\_EXTIRISE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb3ddf07a5b7389ab8b265b86ca594e6} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXTIRISE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6db7068dfcd30a12271d39a37e00f28e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIRISE\_MASK@{\_GPIO\_EXTIRISE\_MASK}}
\index{\_GPIO\_EXTIRISE\_MASK@{\_GPIO\_EXTIRISE\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIRISE\_MASK}{\_GPIO\_EXTIRISE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6db7068dfcd30a12271d39a37e00f28e} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+EXTIRISE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6aa674a3eac132f4b527070075c060c7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_EXTIRISE\_RESETVALUE@{\_GPIO\_EXTIRISE\_RESETVALUE}}
\index{\_GPIO\_EXTIRISE\_RESETVALUE@{\_GPIO\_EXTIRISE\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_EXTIRISE\_RESETVALUE}{\_GPIO\_EXTIRISE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6aa674a3eac132f4b527070075c060c7} 
\#define \+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+EXTIRISE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa20803ef7994fff7bde873fac9e2f18f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IEN\_EXT\_DEFAULT@{\_GPIO\_IEN\_EXT\_DEFAULT}}
\index{\_GPIO\_IEN\_EXT\_DEFAULT@{\_GPIO\_IEN\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IEN\_EXT\_DEFAULT}{\_GPIO\_IEN\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa20803ef7994fff7bde873fac9e2f18f} 
\#define \+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e4ef6396f58119ace9c2465bf676cc6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IEN\_EXT\_MASK@{\_GPIO\_IEN\_EXT\_MASK}}
\index{\_GPIO\_IEN\_EXT\_MASK@{\_GPIO\_IEN\_EXT\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IEN\_EXT\_MASK}{\_GPIO\_IEN\_EXT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e4ef6396f58119ace9c2465bf676cc6} 
\#define \+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga330c78624ef038895931e2faa94b73fd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IEN\_EXT\_SHIFT@{\_GPIO\_IEN\_EXT\_SHIFT}}
\index{\_GPIO\_IEN\_EXT\_SHIFT@{\_GPIO\_IEN\_EXT\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IEN\_EXT\_SHIFT}{\_GPIO\_IEN\_EXT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga330c78624ef038895931e2faa94b73fd} 
\#define \+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb14c6b84fc8d0b582d6f90854824fc6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IEN\_MASK@{\_GPIO\_IEN\_MASK}}
\index{\_GPIO\_IEN\_MASK@{\_GPIO\_IEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IEN\_MASK}{\_GPIO\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb14c6b84fc8d0b582d6f90854824fc6} 
\#define \+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3a26a2be94822435e7e03a0b8904f258}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IEN\_RESETVALUE@{\_GPIO\_IEN\_RESETVALUE}}
\index{\_GPIO\_IEN\_RESETVALUE@{\_GPIO\_IEN\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IEN\_RESETVALUE}{\_GPIO\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3a26a2be94822435e7e03a0b8904f258} 
\#define \+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabcecd7986f5380990ba22b0c06a401fe}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IF\_EXT\_DEFAULT@{\_GPIO\_IF\_EXT\_DEFAULT}}
\index{\_GPIO\_IF\_EXT\_DEFAULT@{\_GPIO\_IF\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IF\_EXT\_DEFAULT}{\_GPIO\_IF\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabcecd7986f5380990ba22b0c06a401fe} 
\#define \+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b73490bf3c949e862bb271c2bdbfecb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IF\_EXT\_MASK@{\_GPIO\_IF\_EXT\_MASK}}
\index{\_GPIO\_IF\_EXT\_MASK@{\_GPIO\_IF\_EXT\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IF\_EXT\_MASK}{\_GPIO\_IF\_EXT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b73490bf3c949e862bb271c2bdbfecb} 
\#define \+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8efbda320bf5d2cafc76c22eba73e7cc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IF\_EXT\_SHIFT@{\_GPIO\_IF\_EXT\_SHIFT}}
\index{\_GPIO\_IF\_EXT\_SHIFT@{\_GPIO\_IF\_EXT\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IF\_EXT\_SHIFT}{\_GPIO\_IF\_EXT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8efbda320bf5d2cafc76c22eba73e7cc} 
\#define \+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf00eee7af4b6ea6a69da0b7a5a82fb49}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IF\_MASK@{\_GPIO\_IF\_MASK}}
\index{\_GPIO\_IF\_MASK@{\_GPIO\_IF\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IF\_MASK}{\_GPIO\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf00eee7af4b6ea6a69da0b7a5a82fb49} 
\#define \+\_\+\+GPIO\+\_\+\+IF\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3d616d1f78d767b1c7851507d4e66982}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IF\_RESETVALUE@{\_GPIO\_IF\_RESETVALUE}}
\index{\_GPIO\_IF\_RESETVALUE@{\_GPIO\_IF\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IF\_RESETVALUE}{\_GPIO\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3d616d1f78d767b1c7851507d4e66982} 
\#define \+\_\+\+GPIO\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga821f329c2dcd3d645c935198cbc00dc3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFC\_EXT\_DEFAULT@{\_GPIO\_IFC\_EXT\_DEFAULT}}
\index{\_GPIO\_IFC\_EXT\_DEFAULT@{\_GPIO\_IFC\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFC\_EXT\_DEFAULT}{\_GPIO\_IFC\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga821f329c2dcd3d645c935198cbc00dc3} 
\#define \+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5685dcb090720fe3e7b46037baa50c48}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFC\_EXT\_MASK@{\_GPIO\_IFC\_EXT\_MASK}}
\index{\_GPIO\_IFC\_EXT\_MASK@{\_GPIO\_IFC\_EXT\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFC\_EXT\_MASK}{\_GPIO\_IFC\_EXT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5685dcb090720fe3e7b46037baa50c48} 
\#define \+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3677df084b6f80c7ba7bd0f2f32e48de}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFC\_EXT\_SHIFT@{\_GPIO\_IFC\_EXT\_SHIFT}}
\index{\_GPIO\_IFC\_EXT\_SHIFT@{\_GPIO\_IFC\_EXT\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFC\_EXT\_SHIFT}{\_GPIO\_IFC\_EXT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3677df084b6f80c7ba7bd0f2f32e48de} 
\#define \+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga103ce6b912de5050c7413c0e8476b1fc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFC\_MASK@{\_GPIO\_IFC\_MASK}}
\index{\_GPIO\_IFC\_MASK@{\_GPIO\_IFC\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFC\_MASK}{\_GPIO\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga103ce6b912de5050c7413c0e8476b1fc} 
\#define \+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae0df662703f899b743234f24961912d5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFC\_RESETVALUE@{\_GPIO\_IFC\_RESETVALUE}}
\index{\_GPIO\_IFC\_RESETVALUE@{\_GPIO\_IFC\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFC\_RESETVALUE}{\_GPIO\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae0df662703f899b743234f24961912d5} 
\#define \+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e3504af375c5fe69623a3f43d872297}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFS\_EXT\_DEFAULT@{\_GPIO\_IFS\_EXT\_DEFAULT}}
\index{\_GPIO\_IFS\_EXT\_DEFAULT@{\_GPIO\_IFS\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFS\_EXT\_DEFAULT}{\_GPIO\_IFS\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e3504af375c5fe69623a3f43d872297} 
\#define \+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73879c97ef2e59dd6bc535c50a923aea}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFS\_EXT\_MASK@{\_GPIO\_IFS\_EXT\_MASK}}
\index{\_GPIO\_IFS\_EXT\_MASK@{\_GPIO\_IFS\_EXT\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFS\_EXT\_MASK}{\_GPIO\_IFS\_EXT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73879c97ef2e59dd6bc535c50a923aea} 
\#define \+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga78eca0e6ece6653ce74c8d19448c01f3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFS\_EXT\_SHIFT@{\_GPIO\_IFS\_EXT\_SHIFT}}
\index{\_GPIO\_IFS\_EXT\_SHIFT@{\_GPIO\_IFS\_EXT\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFS\_EXT\_SHIFT}{\_GPIO\_IFS\_EXT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga78eca0e6ece6653ce74c8d19448c01f3} 
\#define \+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+EXT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33ad5c8120358e5aaa51d008ff359a1b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFS\_MASK@{\_GPIO\_IFS\_MASK}}
\index{\_GPIO\_IFS\_MASK@{\_GPIO\_IFS\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFS\_MASK}{\_GPIO\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33ad5c8120358e5aaa51d008ff359a1b} 
\#define \+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17ce93a8bdcb35c8e550a005c4438468}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_IFS\_RESETVALUE@{\_GPIO\_IFS\_RESETVALUE}}
\index{\_GPIO\_IFS\_RESETVALUE@{\_GPIO\_IFS\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_IFS\_RESETVALUE}{\_GPIO\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17ce93a8bdcb35c8e550a005c4438468} 
\#define \+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809e8a11c8144be0af8b2813b32e4be}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_INT\_DEFAULT@{\_GPIO\_INSENSE\_INT\_DEFAULT}}
\index{\_GPIO\_INSENSE\_INT\_DEFAULT@{\_GPIO\_INSENSE\_INT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_INT\_DEFAULT}{\_GPIO\_INSENSE\_INT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809e8a11c8144be0af8b2813b32e4be} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for GPIO\+\_\+\+INSENSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab225c23f563ce6efe8f30615c68792c3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_INT\_MASK@{\_GPIO\_INSENSE\_INT\_MASK}}
\index{\_GPIO\_INSENSE\_INT\_MASK@{\_GPIO\_INSENSE\_INT\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_INT\_MASK}{\_GPIO\_INSENSE\_INT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab225c23f563ce6efe8f30615c68792c3} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+MASK~0x1\+UL}

Bit mask for GPIO\+\_\+\+INT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cbd55881cf846d0397c127715360e32}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_INT\_SHIFT@{\_GPIO\_INSENSE\_INT\_SHIFT}}
\index{\_GPIO\_INSENSE\_INT\_SHIFT@{\_GPIO\_INSENSE\_INT\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_INT\_SHIFT}{\_GPIO\_INSENSE\_INT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cbd55881cf846d0397c127715360e32} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+INT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6abc9aefbb2d9ff1729fefcb4f61fc40}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_MASK@{\_GPIO\_INSENSE\_MASK}}
\index{\_GPIO\_INSENSE\_MASK@{\_GPIO\_INSENSE\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_MASK}{\_GPIO\_INSENSE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6abc9aefbb2d9ff1729fefcb4f61fc40} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+MASK~0x00000003\+UL}

Mask for GPIO\+\_\+\+INSENSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7374e7dce1929b37338be82319487e00}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_PRS\_DEFAULT@{\_GPIO\_INSENSE\_PRS\_DEFAULT}}
\index{\_GPIO\_INSENSE\_PRS\_DEFAULT@{\_GPIO\_INSENSE\_PRS\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_PRS\_DEFAULT}{\_GPIO\_INSENSE\_PRS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7374e7dce1929b37338be82319487e00} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for GPIO\+\_\+\+INSENSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf094540a1003806c3daa8a94bce61e0b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_PRS\_MASK@{\_GPIO\_INSENSE\_PRS\_MASK}}
\index{\_GPIO\_INSENSE\_PRS\_MASK@{\_GPIO\_INSENSE\_PRS\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_PRS\_MASK}{\_GPIO\_INSENSE\_PRS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf094540a1003806c3daa8a94bce61e0b} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+MASK~0x2\+UL}

Bit mask for GPIO\+\_\+\+PRS \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb79618713a5a0376d03495dd74d38cd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_PRS\_SHIFT@{\_GPIO\_INSENSE\_PRS\_SHIFT}}
\index{\_GPIO\_INSENSE\_PRS\_SHIFT@{\_GPIO\_INSENSE\_PRS\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_PRS\_SHIFT}{\_GPIO\_INSENSE\_PRS\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb79618713a5a0376d03495dd74d38cd} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+SHIFT~1}

Shift value for GPIO\+\_\+\+PRS \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9bfa9a055c58ba5c42a965cf5e4d371}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_INSENSE\_RESETVALUE@{\_GPIO\_INSENSE\_RESETVALUE}}
\index{\_GPIO\_INSENSE\_RESETVALUE@{\_GPIO\_INSENSE\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_INSENSE\_RESETVALUE}{\_GPIO\_INSENSE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9bfa9a055c58ba5c42a965cf5e4d371} 
\#define \+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+RESETVALUE~0x00000003\+UL}

Default value for GPIO\+\_\+\+INSENSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fd3c3b558b06fb90e04655ebce0252e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_LOCKKEY\_DEFAULT@{\_GPIO\_LOCK\_LOCKKEY\_DEFAULT}}
\index{\_GPIO\_LOCK\_LOCKKEY\_DEFAULT@{\_GPIO\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_LOCKKEY\_DEFAULT}{\_GPIO\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fd3c3b558b06fb90e04655ebce0252e} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953469b48eff51fffdbe4e0461d46772}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_LOCKKEY\_LOCK@{\_GPIO\_LOCK\_LOCKKEY\_LOCK}}
\index{\_GPIO\_LOCK\_LOCKKEY\_LOCK@{\_GPIO\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_LOCKKEY\_LOCK}{\_GPIO\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953469b48eff51fffdbe4e0461d46772} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~0x00000000\+UL}

Mode LOCK for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1d8fe731c52e5864384778961aec6cd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_LOCKKEY\_LOCKED@{\_GPIO\_LOCK\_LOCKKEY\_LOCKED}}
\index{\_GPIO\_LOCK\_LOCKKEY\_LOCKED@{\_GPIO\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_LOCKKEY\_LOCKED}{\_GPIO\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1d8fe731c52e5864384778961aec6cd} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~0x00000001\+UL}

Mode LOCKED for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6aabeee3dda9e6fca77081b2fd1a22d9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_LOCKKEY\_MASK@{\_GPIO\_LOCK\_LOCKKEY\_MASK}}
\index{\_GPIO\_LOCK\_LOCKKEY\_MASK@{\_GPIO\_LOCK\_LOCKKEY\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_LOCKKEY\_MASK}{\_GPIO\_LOCK\_LOCKKEY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6aabeee3dda9e6fca77081b2fd1a22d9} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b909dee8954403ae94d3b32c88f4e8c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_LOCKKEY\_SHIFT@{\_GPIO\_LOCK\_LOCKKEY\_SHIFT}}
\index{\_GPIO\_LOCK\_LOCKKEY\_SHIFT@{\_GPIO\_LOCK\_LOCKKEY\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_LOCKKEY\_SHIFT}{\_GPIO\_LOCK\_LOCKKEY\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b909dee8954403ae94d3b32c88f4e8c} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+LOCKKEY \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga403ad841f2f383d1a6e00e5f45f5f529}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_LOCKKEY\_UNLOCK@{\_GPIO\_LOCK\_LOCKKEY\_UNLOCK}}
\index{\_GPIO\_LOCK\_LOCKKEY\_UNLOCK@{\_GPIO\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_LOCKKEY\_UNLOCK}{\_GPIO\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga403ad841f2f383d1a6e00e5f45f5f529} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~0x0000\+A534\+UL}

Mode UNLOCK for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9110b724acb679ead32a17b49c0ddf6d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_LOCKKEY\_UNLOCKED@{\_GPIO\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{\_GPIO\_LOCK\_LOCKKEY\_UNLOCKED@{\_GPIO\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_LOCKKEY\_UNLOCKED}{\_GPIO\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9110b724acb679ead32a17b49c0ddf6d} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~0x00000000\+UL}

Mode UNLOCKED for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9ec00a084c22d8a9af42da0bda2f93c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_MASK@{\_GPIO\_LOCK\_MASK}}
\index{\_GPIO\_LOCK\_MASK@{\_GPIO\_LOCK\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_MASK}{\_GPIO\_LOCK\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9ec00a084c22d8a9af42da0bda2f93c} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3add17ac4a2c4efd2beb084e312c5a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_LOCK\_RESETVALUE@{\_GPIO\_LOCK\_RESETVALUE}}
\index{\_GPIO\_LOCK\_RESETVALUE@{\_GPIO\_LOCK\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_LOCK\_RESETVALUE}{\_GPIO\_LOCK\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3add17ac4a2c4efd2beb084e312c5a} 
\#define \+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3acf44864bb5d377d20bb71be3d614ef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT@{\_GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}}
\index{\_GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT@{\_GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}{\_GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3acf44864bb5d377d20bb71be3d614ef} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987ea4a9b33bbe5b84594606ab52cae4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_DRIVEMODE\_HIGH@{\_GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}}
\index{\_GPIO\_P\_CTRL\_DRIVEMODE\_HIGH@{\_GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}{\_GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987ea4a9b33bbe5b84594606ab52cae4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+HIGH~0x00000002\+UL}

Mode HIGH for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40826b199e82e2f6edddb6718cec3519}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_DRIVEMODE\_LOW@{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOW}}
\index{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOW@{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOW}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOW}{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOW}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40826b199e82e2f6edddb6718cec3519} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOW~0x00000003\+UL}

Mode LOW for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga373dd68b7b152d21c45de138b341f3c1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST@{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}}
\index{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST@{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}{\_GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga373dd68b7b152d21c45de138b341f3c1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOWEST~0x00000001\+UL}

Mode LOWEST for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga634fae31ba22af888c0b26c9f452a559}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_DRIVEMODE\_MASK@{\_GPIO\_P\_CTRL\_DRIVEMODE\_MASK}}
\index{\_GPIO\_P\_CTRL\_DRIVEMODE\_MASK@{\_GPIO\_P\_CTRL\_DRIVEMODE\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_DRIVEMODE\_MASK}{\_GPIO\_P\_CTRL\_DRIVEMODE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga634fae31ba22af888c0b26c9f452a559} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+MASK~0x3\+UL}

Bit mask for GPIO\+\_\+\+DRIVEMODE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf15659194606e9c0fee88052979b6c86}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_DRIVEMODE\_SHIFT@{\_GPIO\_P\_CTRL\_DRIVEMODE\_SHIFT}}
\index{\_GPIO\_P\_CTRL\_DRIVEMODE\_SHIFT@{\_GPIO\_P\_CTRL\_DRIVEMODE\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_DRIVEMODE\_SHIFT}{\_GPIO\_P\_CTRL\_DRIVEMODE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf15659194606e9c0fee88052979b6c86} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+DRIVEMODE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc678717e344dffcf516e8cb4f01418a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD@{\_GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}}
\index{\_GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD@{\_GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}{\_GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc678717e344dffcf516e8cb4f01418a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+STANDARD~0x00000000\+UL}

Mode STANDARD for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3d76a876f21ac5234687c4ec41b482ed}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_MASK@{\_GPIO\_P\_CTRL\_MASK}}
\index{\_GPIO\_P\_CTRL\_MASK@{\_GPIO\_P\_CTRL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_MASK}{\_GPIO\_P\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3d76a876f21ac5234687c4ec41b482ed} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+MASK~0x00000003\+UL}

Mask for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf616736ce9780d2762e52da4a473eb88}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_CTRL\_RESETVALUE@{\_GPIO\_P\_CTRL\_RESETVALUE}}
\index{\_GPIO\_P\_CTRL\_RESETVALUE@{\_GPIO\_P\_CTRL\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_CTRL\_RESETVALUE}{\_GPIO\_P\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf616736ce9780d2762e52da4a473eb88} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa1fbb6ede5379a8fe2041a351db96b17}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DIN\_DIN\_DEFAULT@{\_GPIO\_P\_DIN\_DIN\_DEFAULT}}
\index{\_GPIO\_P\_DIN\_DIN\_DEFAULT@{\_GPIO\_P\_DIN\_DIN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DIN\_DIN\_DEFAULT}{\_GPIO\_P\_DIN\_DIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa1fbb6ede5379a8fe2041a351db96b17} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DIN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga216ec380b15bd10fef35e37abefac250}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DIN\_DIN\_MASK@{\_GPIO\_P\_DIN\_DIN\_MASK}}
\index{\_GPIO\_P\_DIN\_DIN\_MASK@{\_GPIO\_P\_DIN\_DIN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DIN\_DIN\_MASK}{\_GPIO\_P\_DIN\_DIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga216ec380b15bd10fef35e37abefac250} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+DIN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac94bd3562f50553d3ff5eabe7f102541}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DIN\_DIN\_SHIFT@{\_GPIO\_P\_DIN\_DIN\_SHIFT}}
\index{\_GPIO\_P\_DIN\_DIN\_SHIFT@{\_GPIO\_P\_DIN\_DIN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DIN\_DIN\_SHIFT}{\_GPIO\_P\_DIN\_DIN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac94bd3562f50553d3ff5eabe7f102541} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+DIN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga60ad1f76aca7eec0cb3b5da000d41b2f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DIN\_MASK@{\_GPIO\_P\_DIN\_MASK}}
\index{\_GPIO\_P\_DIN\_MASK@{\_GPIO\_P\_DIN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DIN\_MASK}{\_GPIO\_P\_DIN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga60ad1f76aca7eec0cb3b5da000d41b2f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+DIN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f43e44a05e912277d2fa697ad4412ab}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DIN\_RESETVALUE@{\_GPIO\_P\_DIN\_RESETVALUE}}
\index{\_GPIO\_P\_DIN\_RESETVALUE@{\_GPIO\_P\_DIN\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DIN\_RESETVALUE}{\_GPIO\_P\_DIN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f43e44a05e912277d2fa697ad4412ab} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+DIN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43e578d55a8caa07568f937c544d468e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUT\_DOUT\_DEFAULT@{\_GPIO\_P\_DOUT\_DOUT\_DEFAULT}}
\index{\_GPIO\_P\_DOUT\_DOUT\_DEFAULT@{\_GPIO\_P\_DOUT\_DOUT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUT\_DOUT\_DEFAULT}{\_GPIO\_P\_DOUT\_DOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43e578d55a8caa07568f937c544d468e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77a8bfa72ffc57f44cd8bca58c95cab2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUT\_DOUT\_MASK@{\_GPIO\_P\_DOUT\_DOUT\_MASK}}
\index{\_GPIO\_P\_DOUT\_DOUT\_MASK@{\_GPIO\_P\_DOUT\_DOUT\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUT\_DOUT\_MASK}{\_GPIO\_P\_DOUT\_DOUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77a8bfa72ffc57f44cd8bca58c95cab2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+DOUT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad3f7562d895bf7a0c369bca4bf6ca7f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUT\_DOUT\_SHIFT@{\_GPIO\_P\_DOUT\_DOUT\_SHIFT}}
\index{\_GPIO\_P\_DOUT\_DOUT\_SHIFT@{\_GPIO\_P\_DOUT\_DOUT\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUT\_DOUT\_SHIFT}{\_GPIO\_P\_DOUT\_DOUT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad3f7562d895bf7a0c369bca4bf6ca7f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+DOUT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga927b9e60e35335ef340eb22320b8d512}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUT\_MASK@{\_GPIO\_P\_DOUT\_MASK}}
\index{\_GPIO\_P\_DOUT\_MASK@{\_GPIO\_P\_DOUT\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUT\_MASK}{\_GPIO\_P\_DOUT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga927b9e60e35335ef340eb22320b8d512} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+DOUT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadde9a5965dfc3193f57b7f26c3c24ffc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUT\_RESETVALUE@{\_GPIO\_P\_DOUT\_RESETVALUE}}
\index{\_GPIO\_P\_DOUT\_RESETVALUE@{\_GPIO\_P\_DOUT\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUT\_RESETVALUE}{\_GPIO\_P\_DOUT\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadde9a5965dfc3193f57b7f26c3c24ffc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+DOUT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2fb67c9cd3834cb8c4f05d064c15d90}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT@{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}}
\index{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT@{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2fb67c9cd3834cb8c4f05d064c15d90} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUTCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96e379491e41c0b799621bf09e46ec16}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTCLR\_DOUTCLR\_MASK@{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_MASK}}
\index{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_MASK@{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_MASK}{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96e379491e41c0b799621bf09e46ec16} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+DOUTCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9f5edd46b1fd6a883b72e213c0e22e43}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTCLR\_DOUTCLR\_SHIFT@{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_SHIFT}}
\index{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_SHIFT@{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_SHIFT}{\_GPIO\_P\_DOUTCLR\_DOUTCLR\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9f5edd46b1fd6a883b72e213c0e22e43} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+DOUTCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac266e9909e8d5036f11b0ad85da8fab6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTCLR\_MASK@{\_GPIO\_P\_DOUTCLR\_MASK}}
\index{\_GPIO\_P\_DOUTCLR\_MASK@{\_GPIO\_P\_DOUTCLR\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTCLR\_MASK}{\_GPIO\_P\_DOUTCLR\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac266e9909e8d5036f11b0ad85da8fab6} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+DOUTCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89d994f1ebc1aa344eb0cd85a2e62293}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTCLR\_RESETVALUE@{\_GPIO\_P\_DOUTCLR\_RESETVALUE}}
\index{\_GPIO\_P\_DOUTCLR\_RESETVALUE@{\_GPIO\_P\_DOUTCLR\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTCLR\_RESETVALUE}{\_GPIO\_P\_DOUTCLR\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89d994f1ebc1aa344eb0cd85a2e62293} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+DOUTCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga875c29706a23599f3804d2163ed7a05e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT@{\_GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}}
\index{\_GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT@{\_GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}{\_GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga875c29706a23599f3804d2163ed7a05e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUTSET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96d0ed5957dbfd9c21a364dada9db78e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTSET\_DOUTSET\_MASK@{\_GPIO\_P\_DOUTSET\_DOUTSET\_MASK}}
\index{\_GPIO\_P\_DOUTSET\_DOUTSET\_MASK@{\_GPIO\_P\_DOUTSET\_DOUTSET\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTSET\_DOUTSET\_MASK}{\_GPIO\_P\_DOUTSET\_DOUTSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96d0ed5957dbfd9c21a364dada9db78e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+DOUTSET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4044b729b5d81bedc49a4bf043ad8f9e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTSET\_DOUTSET\_SHIFT@{\_GPIO\_P\_DOUTSET\_DOUTSET\_SHIFT}}
\index{\_GPIO\_P\_DOUTSET\_DOUTSET\_SHIFT@{\_GPIO\_P\_DOUTSET\_DOUTSET\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTSET\_DOUTSET\_SHIFT}{\_GPIO\_P\_DOUTSET\_DOUTSET\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4044b729b5d81bedc49a4bf043ad8f9e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+DOUTSET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabaecf86cc8e347237f745203045136b7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTSET\_MASK@{\_GPIO\_P\_DOUTSET\_MASK}}
\index{\_GPIO\_P\_DOUTSET\_MASK@{\_GPIO\_P\_DOUTSET\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTSET\_MASK}{\_GPIO\_P\_DOUTSET\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabaecf86cc8e347237f745203045136b7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+DOUTSET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4a154aa4c113c14ec80d3a78bf3b983a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTSET\_RESETVALUE@{\_GPIO\_P\_DOUTSET\_RESETVALUE}}
\index{\_GPIO\_P\_DOUTSET\_RESETVALUE@{\_GPIO\_P\_DOUTSET\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTSET\_RESETVALUE}{\_GPIO\_P\_DOUTSET\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4a154aa4c113c14ec80d3a78bf3b983a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+DOUTSET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3e3c7476755e6c52026c88a37e11942}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT@{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}}
\index{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT@{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3e3c7476755e6c52026c88a37e11942} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUTTGL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88d4fc8f2fd98b7dec162768b41109f2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTTGL\_DOUTTGL\_MASK@{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_MASK}}
\index{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_MASK@{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_MASK}{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88d4fc8f2fd98b7dec162768b41109f2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+DOUTTGL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga077cb9377175bc475764e522e7b6ed16}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTTGL\_DOUTTGL\_SHIFT@{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_SHIFT}}
\index{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_SHIFT@{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_SHIFT}{\_GPIO\_P\_DOUTTGL\_DOUTTGL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga077cb9377175bc475764e522e7b6ed16} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+DOUTTGL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae07d5bf7703e23cc12f571619be193b6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTTGL\_MASK@{\_GPIO\_P\_DOUTTGL\_MASK}}
\index{\_GPIO\_P\_DOUTTGL\_MASK@{\_GPIO\_P\_DOUTTGL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTTGL\_MASK}{\_GPIO\_P\_DOUTTGL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae07d5bf7703e23cc12f571619be193b6} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+DOUTTGL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64a91492cf628f5c7bc123eb4588a8a9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_DOUTTGL\_RESETVALUE@{\_GPIO\_P\_DOUTTGL\_RESETVALUE}}
\index{\_GPIO\_P\_DOUTTGL\_RESETVALUE@{\_GPIO\_P\_DOUTTGL\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_DOUTTGL\_RESETVALUE}{\_GPIO\_P\_DOUTTGL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64a91492cf628f5c7bc123eb4588a8a9} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+DOUTTGL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga603940ddc9dae4d7fdff2dc079b87b4e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MASK@{\_GPIO\_P\_MODEH\_MASK}}
\index{\_GPIO\_P\_MODEH\_MASK@{\_GPIO\_P\_MODEH\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MASK}{\_GPIO\_P\_MODEH\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga603940ddc9dae4d7fdff2dc079b87b4e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab966c4af509448d231b36db2bbaa8110}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE10\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE10\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE10\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE10\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab966c4af509448d231b36db2bbaa8110} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97dcca63c7c65e06ada0bce65428054e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_DISABLED@{\_GPIO\_P\_MODEH\_MODE10\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE10\_DISABLED@{\_GPIO\_P\_MODEH\_MODE10\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_DISABLED}{\_GPIO\_P\_MODEH\_MODE10\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97dcca63c7c65e06ada0bce65428054e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00400674a21d9a2c7b3feb43a3f398f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_INPUT@{\_GPIO\_P\_MODEH\_MODE10\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE10\_INPUT@{\_GPIO\_P\_MODEH\_MODE10\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_INPUT}{\_GPIO\_P\_MODEH\_MODE10\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00400674a21d9a2c7b3feb43a3f398f1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44a470eb7ffb2d93e8548b34dce97006}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44a470eb7ffb2d93e8548b34dce97006} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf89f4f8cfaea6b3c95fd0adbc59fff00}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf89f4f8cfaea6b3c95fd0adbc59fff00} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9455e36d139457d49d986f10a953be41}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_MASK@{\_GPIO\_P\_MODEH\_MODE10\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE10\_MASK@{\_GPIO\_P\_MODEH\_MODE10\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_MASK}{\_GPIO\_P\_MODEH\_MODE10\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9455e36d139457d49d986f10a953be41} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+MASK~0x\+F00\+UL}

Bit mask for GPIO\+\_\+\+MODE10 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19102fe5f42ea71a36ed47e207a9286b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19102fe5f42ea71a36ed47e207a9286b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e9b2ed908609624366330f06deee090}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e9b2ed908609624366330f06deee090} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4fde62b9e1cd841206879b74f6be35e1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_SHIFT@{\_GPIO\_P\_MODEH\_MODE10\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE10\_SHIFT@{\_GPIO\_P\_MODEH\_MODE10\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_SHIFT}{\_GPIO\_P\_MODEH\_MODE10\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4fde62b9e1cd841206879b74f6be35e1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+SHIFT~8}

Shift value for GPIO\+\_\+\+MODE10 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab52c18552e09b1751fba05b4e2915858}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE10\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE10\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE10\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab52c18552e09b1751fba05b4e2915858} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga162d4861022b112f1d3f93f89173e8f8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga162d4861022b112f1d3f93f89173e8f8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0795e9e4a1f0dd603c8afaf5b185dd81}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0795e9e4a1f0dd603c8afaf5b185dd81} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49ebd515d1eb33e6c7d7e585a5324a96}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49ebd515d1eb33e6c7d7e585a5324a96} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9c9e7295e7d3bdb65a3a6211119e93}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9c9e7295e7d3bdb65a3a6211119e93} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b21922e1fda5f0f2b8b7294ce87842}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b21922e1fda5f0f2b8b7294ce87842} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2296803b4d1d632ccc7cc464660d75f3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2296803b4d1d632ccc7cc464660d75f3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa97b5a64ec96ab551aba44e289ac5b60}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa97b5a64ec96ab551aba44e289ac5b60} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc2f092d04671c094584ba5812d6c2f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE10\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE10\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE10\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc2f092d04671c094584ba5812d6c2f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4db83dad815e1e1ae098645162f704c8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4db83dad815e1e1ae098645162f704c8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa01c5aa51b83829b625619a48d15763}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE11\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE11\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE11\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE11\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa01c5aa51b83829b625619a48d15763} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae72ee73b7c8f7894ccb9f4f2472f8224}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_DISABLED@{\_GPIO\_P\_MODEH\_MODE11\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE11\_DISABLED@{\_GPIO\_P\_MODEH\_MODE11\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_DISABLED}{\_GPIO\_P\_MODEH\_MODE11\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae72ee73b7c8f7894ccb9f4f2472f8224} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88e52ed12baa1f1ec6d3ad8aa8d95957}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_INPUT@{\_GPIO\_P\_MODEH\_MODE11\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE11\_INPUT@{\_GPIO\_P\_MODEH\_MODE11\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_INPUT}{\_GPIO\_P\_MODEH\_MODE11\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88e52ed12baa1f1ec6d3ad8aa8d95957} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2799c7e7d32aacdd764c1428d1b8f38d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2799c7e7d32aacdd764c1428d1b8f38d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95606a5c9c553dc7e94b1baef75bb02d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95606a5c9c553dc7e94b1baef75bb02d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79aac0429bd5885ba505ffbee86df608}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_MASK@{\_GPIO\_P\_MODEH\_MODE11\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE11\_MASK@{\_GPIO\_P\_MODEH\_MODE11\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_MASK}{\_GPIO\_P\_MODEH\_MODE11\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79aac0429bd5885ba505ffbee86df608} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+MASK~0x\+F000\+UL}

Bit mask for GPIO\+\_\+\+MODE11 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b3d7fc61f100318ecec5c6d1ccc4a8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b3d7fc61f100318ecec5c6d1ccc4a8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa93eb6a2882404d6ba30e62205c54165}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa93eb6a2882404d6ba30e62205c54165} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga518245b01f3884421db838636b12caf7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_SHIFT@{\_GPIO\_P\_MODEH\_MODE11\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE11\_SHIFT@{\_GPIO\_P\_MODEH\_MODE11\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_SHIFT}{\_GPIO\_P\_MODEH\_MODE11\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga518245b01f3884421db838636b12caf7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+SHIFT~12}

Shift value for GPIO\+\_\+\+MODE11 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2559807e1e32f4e8429c71037117fc2a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE11\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE11\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE11\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2559807e1e32f4e8429c71037117fc2a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79e328606a0d6789ccdf96b059b1ff1a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79e328606a0d6789ccdf96b059b1ff1a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f654a129bdb14c3244d1ef718a1e4a8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f654a129bdb14c3244d1ef718a1e4a8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada4e9eeaae7956aa80c6a35f2d79b0e5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada4e9eeaae7956aa80c6a35f2d79b0e5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga560af7c2b8efb53217246acb34c30394}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga560af7c2b8efb53217246acb34c30394} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a103b5915d8ae1614e7eb97d7abbe23}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a103b5915d8ae1614e7eb97d7abbe23} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga653292ed3cb6603c331348f9cbc29fc5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga653292ed3cb6603c331348f9cbc29fc5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga862ae7421bf76b340e370f69804031f8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga862ae7421bf76b340e370f69804031f8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga754e2cda6d853191b3b34ac861e019c4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE11\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE11\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE11\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga754e2cda6d853191b3b34ac861e019c4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac51c3f9d90a57888d35b0cc152f5f40e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac51c3f9d90a57888d35b0cc152f5f40e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b2967fe5024db1ac99cd5d34a3b9de4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE12\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE12\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE12\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE12\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b2967fe5024db1ac99cd5d34a3b9de4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab89353c2a95c5838242482278f5c2517}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_DISABLED@{\_GPIO\_P\_MODEH\_MODE12\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE12\_DISABLED@{\_GPIO\_P\_MODEH\_MODE12\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_DISABLED}{\_GPIO\_P\_MODEH\_MODE12\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab89353c2a95c5838242482278f5c2517} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ae9dda4464267b36a01193836383299}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_INPUT@{\_GPIO\_P\_MODEH\_MODE12\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE12\_INPUT@{\_GPIO\_P\_MODEH\_MODE12\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_INPUT}{\_GPIO\_P\_MODEH\_MODE12\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ae9dda4464267b36a01193836383299} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27d71256f80312e431ecba0377c3e477}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27d71256f80312e431ecba0377c3e477} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ba78b0afe5830ceeb171ccbdd952f9f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ba78b0afe5830ceeb171ccbdd952f9f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7d4d72a28d0b40a6685dbcb41a5a0daa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_MASK@{\_GPIO\_P\_MODEH\_MODE12\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE12\_MASK@{\_GPIO\_P\_MODEH\_MODE12\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_MASK}{\_GPIO\_P\_MODEH\_MODE12\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7d4d72a28d0b40a6685dbcb41a5a0daa} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+MASK~0x\+F0000\+UL}

Bit mask for GPIO\+\_\+\+MODE12 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac95bd4b773a6560e02643f3cdc00ecdd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac95bd4b773a6560e02643f3cdc00ecdd} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b5b74355395e538d761ba9ae88905de}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b5b74355395e538d761ba9ae88905de} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9150068b0bf3916ba762272c7927e231}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_SHIFT@{\_GPIO\_P\_MODEH\_MODE12\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE12\_SHIFT@{\_GPIO\_P\_MODEH\_MODE12\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_SHIFT}{\_GPIO\_P\_MODEH\_MODE12\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9150068b0bf3916ba762272c7927e231} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+SHIFT~16}

Shift value for GPIO\+\_\+\+MODE12 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa84e2ffa445a367a9c6a617b8009f676}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE12\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE12\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE12\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa84e2ffa445a367a9c6a617b8009f676} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ada490fb760bec42588d88637a1f92a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ada490fb760bec42588d88637a1f92a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadbc38539e39e48571fff60831f2c299}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadbc38539e39e48571fff60831f2c299} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74e7f4854ff0df4d19eb7deadc770570}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74e7f4854ff0df4d19eb7deadc770570} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f13a7464755144eca1152a81d5d32a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f13a7464755144eca1152a81d5d32a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27182d67debafb451c1e5546e090aec3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27182d67debafb451c1e5546e090aec3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285f71bb114673d05f127d41805a9532}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285f71bb114673d05f127d41805a9532} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga700926bd10787b33c069d45980a9e0de}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga700926bd10787b33c069d45980a9e0de} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga159a95d8f43ce310205512420eadee3f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE12\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE12\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE12\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga159a95d8f43ce310205512420eadee3f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd3addb609f18a1e39f51bcaad4be74d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd3addb609f18a1e39f51bcaad4be74d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bed743d3e11a66c6c9b7188b80f4823}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE13\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE13\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE13\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE13\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bed743d3e11a66c6c9b7188b80f4823} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ca6ee56e4818146d6f740997fb0bec0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_DISABLED@{\_GPIO\_P\_MODEH\_MODE13\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE13\_DISABLED@{\_GPIO\_P\_MODEH\_MODE13\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_DISABLED}{\_GPIO\_P\_MODEH\_MODE13\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ca6ee56e4818146d6f740997fb0bec0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga833016eb8cad1f44fe6d82a558ed2673}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_INPUT@{\_GPIO\_P\_MODEH\_MODE13\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE13\_INPUT@{\_GPIO\_P\_MODEH\_MODE13\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_INPUT}{\_GPIO\_P\_MODEH\_MODE13\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga833016eb8cad1f44fe6d82a558ed2673} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6c8202ece40cd4d3f33df98fd8e6084}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6c8202ece40cd4d3f33df98fd8e6084} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga512f595d0d27f26ce73a689d00ca279f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga512f595d0d27f26ce73a689d00ca279f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga237285aa086ea6a216dead15f24b9bee}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_MASK@{\_GPIO\_P\_MODEH\_MODE13\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE13\_MASK@{\_GPIO\_P\_MODEH\_MODE13\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_MASK}{\_GPIO\_P\_MODEH\_MODE13\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga237285aa086ea6a216dead15f24b9bee} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+MASK~0x\+F00000\+UL}

Bit mask for GPIO\+\_\+\+MODE13 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3a2a784de04bb4af1aa846562d90e68}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3a2a784de04bb4af1aa846562d90e68} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9ed816ec9e7a6af8eee29ad8e0dba1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9ed816ec9e7a6af8eee29ad8e0dba1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa846e304f30ecd764fdf481939cae9ca}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_SHIFT@{\_GPIO\_P\_MODEH\_MODE13\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE13\_SHIFT@{\_GPIO\_P\_MODEH\_MODE13\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_SHIFT}{\_GPIO\_P\_MODEH\_MODE13\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa846e304f30ecd764fdf481939cae9ca} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+SHIFT~20}

Shift value for GPIO\+\_\+\+MODE13 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45699178512b7263399e82a8191139a4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE13\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE13\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE13\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45699178512b7263399e82a8191139a4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8aa57cc740dc3ec28c2bbbcccd1e22ff}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8aa57cc740dc3ec28c2bbbcccd1e22ff} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cdb1a2564dcb35dd821eb7f1692c59c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cdb1a2564dcb35dd821eb7f1692c59c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d3146e8e64df49a1391024433cf9e5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d3146e8e64df49a1391024433cf9e5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3cc7dd28fd72fb6de9209a530d56eb0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3cc7dd28fd72fb6de9209a530d56eb0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed413f5ecb1bd54c880a28c4a39e4d7c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed413f5ecb1bd54c880a28c4a39e4d7c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f58157f5917f810ca45a38eeb2d937}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f58157f5917f810ca45a38eeb2d937} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08cd573ac46e83f8647bdbb892447ef4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08cd573ac46e83f8647bdbb892447ef4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa57a9854c2b8c1b64c74a5a74418e52}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE13\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE13\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE13\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa57a9854c2b8c1b64c74a5a74418e52} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54e312aebd93d6ad4fda3cf3c814afe3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54e312aebd93d6ad4fda3cf3c814afe3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaf530d5798eb74f9e340ea400d37c4c5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE14\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE14\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE14\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE14\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaf530d5798eb74f9e340ea400d37c4c5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec09de3335b1143e3c23c8260ba34f2b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_DISABLED@{\_GPIO\_P\_MODEH\_MODE14\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE14\_DISABLED@{\_GPIO\_P\_MODEH\_MODE14\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_DISABLED}{\_GPIO\_P\_MODEH\_MODE14\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec09de3335b1143e3c23c8260ba34f2b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d46cf568ad55bb0198df212ab51b2ad}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_INPUT@{\_GPIO\_P\_MODEH\_MODE14\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE14\_INPUT@{\_GPIO\_P\_MODEH\_MODE14\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_INPUT}{\_GPIO\_P\_MODEH\_MODE14\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d46cf568ad55bb0198df212ab51b2ad} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga039f0f6f5bc49f0374b9953066f2935a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga039f0f6f5bc49f0374b9953066f2935a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0d7dc83713e3d8e96eded2d75945103}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0d7dc83713e3d8e96eded2d75945103} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae41576f207050029e3d07b627d61fc71}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_MASK@{\_GPIO\_P\_MODEH\_MODE14\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE14\_MASK@{\_GPIO\_P\_MODEH\_MODE14\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_MASK}{\_GPIO\_P\_MODEH\_MODE14\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae41576f207050029e3d07b627d61fc71} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+MASK~0x\+F000000\+UL}

Bit mask for GPIO\+\_\+\+MODE14 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2ae68ecd4feab15b9910ca05340fc07}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2ae68ecd4feab15b9910ca05340fc07} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82758106519b42233fa74669abf0b9f7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82758106519b42233fa74669abf0b9f7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab2bf1993caec78d163df6bc5bc1bb640}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_SHIFT@{\_GPIO\_P\_MODEH\_MODE14\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE14\_SHIFT@{\_GPIO\_P\_MODEH\_MODE14\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_SHIFT}{\_GPIO\_P\_MODEH\_MODE14\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab2bf1993caec78d163df6bc5bc1bb640} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+SHIFT~24}

Shift value for GPIO\+\_\+\+MODE14 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72323b657df2c8b16a690aef2c25d970}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE14\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE14\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE14\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72323b657df2c8b16a690aef2c25d970} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3469c00a867efc4c3841aab4e9bf84b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3469c00a867efc4c3841aab4e9bf84b0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39bac21d9a762a2d294959edf590ffdc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39bac21d9a762a2d294959edf590ffdc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bef09ca35f1dff5e2a5ad1e06c4e49}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bef09ca35f1dff5e2a5ad1e06c4e49} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga428235abf2947acd48926eec790bcfd9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga428235abf2947acd48926eec790bcfd9} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95d3ca8db8c7dda4761ed47292d5a8fb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95d3ca8db8c7dda4761ed47292d5a8fb} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f62d7b6a007282b3cb80efe98165df3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f62d7b6a007282b3cb80efe98165df3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb9dfbe6a2d10d86aac45bcd9482e0b9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb9dfbe6a2d10d86aac45bcd9482e0b9} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2bb4a2b1aae7e07560bfa20352c00ed1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE14\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE14\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE14\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2bb4a2b1aae7e07560bfa20352c00ed1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c33339f66cb76651948d38cdcaeb0b8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c33339f66cb76651948d38cdcaeb0b8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d94bd18b1ebe6b344bb9f6e5e80cc8f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE15\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE15\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE15\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE15\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d94bd18b1ebe6b344bb9f6e5e80cc8f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga173edc75a8aa8e57d29b5847e7f9f620}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_DISABLED@{\_GPIO\_P\_MODEH\_MODE15\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE15\_DISABLED@{\_GPIO\_P\_MODEH\_MODE15\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_DISABLED}{\_GPIO\_P\_MODEH\_MODE15\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga173edc75a8aa8e57d29b5847e7f9f620} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b71e43781b7089e3a56eda444b7dbb3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_INPUT@{\_GPIO\_P\_MODEH\_MODE15\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE15\_INPUT@{\_GPIO\_P\_MODEH\_MODE15\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_INPUT}{\_GPIO\_P\_MODEH\_MODE15\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b71e43781b7089e3a56eda444b7dbb3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a3c8f8d97c52a9df9a18d881f3d494f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a3c8f8d97c52a9df9a18d881f3d494f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a553787786e8ece75746347adc40b44}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a553787786e8ece75746347adc40b44} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8d2b433d7435fdf1442928958a119e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_MASK@{\_GPIO\_P\_MODEH\_MODE15\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE15\_MASK@{\_GPIO\_P\_MODEH\_MODE15\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_MASK}{\_GPIO\_P\_MODEH\_MODE15\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8d2b433d7435fdf1442928958a119e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+MASK~0x\+F0000000\+UL}

Bit mask for GPIO\+\_\+\+MODE15 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec2771e35fc19ced2416b8169150c290}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec2771e35fc19ced2416b8169150c290} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa879acfb5058a9c715497138d189ebe0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa879acfb5058a9c715497138d189ebe0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46b8eb9fd92fb2010c88911918fced1c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_SHIFT@{\_GPIO\_P\_MODEH\_MODE15\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE15\_SHIFT@{\_GPIO\_P\_MODEH\_MODE15\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_SHIFT}{\_GPIO\_P\_MODEH\_MODE15\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46b8eb9fd92fb2010c88911918fced1c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+SHIFT~28}

Shift value for GPIO\+\_\+\+MODE15 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc108b06c790ce092f800814aa3899a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE15\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE15\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE15\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc108b06c790ce092f800814aa3899a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd8a89734fa31ba5ba779f07bcc9a543}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd8a89734fa31ba5ba779f07bcc9a543} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b7dbef03d30c5179f86eb98aae08dcb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b7dbef03d30c5179f86eb98aae08dcb} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c4cfb845abfb53b5889c881567500b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c4cfb845abfb53b5889c881567500b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac1ef217ca32f4963505a4c235f24d1e8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac1ef217ca32f4963505a4c235f24d1e8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2444b7319f7a878404ede466e2ae6c04}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2444b7319f7a878404ede466e2ae6c04} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fe989ee68a0cea63fac0ccfac57a4b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fe989ee68a0cea63fac0ccfac57a4b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e5fc6a40838bd1a420b3e0a6b27b300}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e5fc6a40838bd1a420b3e0a6b27b300} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9bc195e4b8823602dfcc6ef69d614f0f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE15\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE15\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE15\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9bc195e4b8823602dfcc6ef69d614f0f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8f79dad8822ea59687ff01f83b9d030}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8f79dad8822ea59687ff01f83b9d030} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa941ecabae98ce86aff0df7026b34a76}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE8\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE8\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE8\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE8\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa941ecabae98ce86aff0df7026b34a76} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed5f9bfc0cf27ec842cd6a349b8c87f4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_DISABLED@{\_GPIO\_P\_MODEH\_MODE8\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE8\_DISABLED@{\_GPIO\_P\_MODEH\_MODE8\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_DISABLED}{\_GPIO\_P\_MODEH\_MODE8\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed5f9bfc0cf27ec842cd6a349b8c87f4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7cb757eeb7ea29c1a39b7cdec12e9cb5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_INPUT@{\_GPIO\_P\_MODEH\_MODE8\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE8\_INPUT@{\_GPIO\_P\_MODEH\_MODE8\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_INPUT}{\_GPIO\_P\_MODEH\_MODE8\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7cb757eeb7ea29c1a39b7cdec12e9cb5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga28f4ab9266f73aea2cdfa9245f1ef717}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga28f4ab9266f73aea2cdfa9245f1ef717} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b2da72bf03f4f25a9abc83d605831d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b2da72bf03f4f25a9abc83d605831d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7757a7c7327e150db3a415e3ddbc6fac}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_MASK@{\_GPIO\_P\_MODEH\_MODE8\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE8\_MASK@{\_GPIO\_P\_MODEH\_MODE8\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_MASK}{\_GPIO\_P\_MODEH\_MODE8\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7757a7c7327e150db3a415e3ddbc6fac} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+MASK~0x\+FUL}

Bit mask for GPIO\+\_\+\+MODE8 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae56e188fc33386cb496c35e0d53ff050}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae56e188fc33386cb496c35e0d53ff050} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa864392e40eacffac61e458e0be0fb50}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa864392e40eacffac61e458e0be0fb50} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6418568cffc5e931da4cc2eaf2d67f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_SHIFT@{\_GPIO\_P\_MODEH\_MODE8\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE8\_SHIFT@{\_GPIO\_P\_MODEH\_MODE8\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_SHIFT}{\_GPIO\_P\_MODEH\_MODE8\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6418568cffc5e931da4cc2eaf2d67f1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+MODE8 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeec7149074a8755ce424fa9747626fbc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE8\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE8\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE8\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeec7149074a8755ce424fa9747626fbc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e5578325c4f94f1113dabb39781cb8f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e5578325c4f94f1113dabb39781cb8f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b5353afedbffc138579e92e617a9f17}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b5353afedbffc138579e92e617a9f17} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50b9a0ac0e84496b1c408313db5491a1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50b9a0ac0e84496b1c408313db5491a1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac28e51ed7d8b19f2b9fafb6a743b8dfc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac28e51ed7d8b19f2b9fafb6a743b8dfc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga892a5e1d981daecf6eaf22cd43819aaa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga892a5e1d981daecf6eaf22cd43819aaa} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a6796b9d0a26b814b60a7bf75f36fbc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a6796b9d0a26b814b60a7bf75f36fbc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93edc35a95846dcaef8e11f5a2a6b805}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93edc35a95846dcaef8e11f5a2a6b805} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf907acdf10ae414cb46904c6ea993c5f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE8\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE8\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE8\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf907acdf10ae414cb46904c6ea993c5f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6725b239909a3527fbe87023ebf1b88}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6725b239909a3527fbe87023ebf1b88} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf327b43ac38d3c75893997b5a05584a6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE9\_DEFAULT}}
\index{\_GPIO\_P\_MODEH\_MODE9\_DEFAULT@{\_GPIO\_P\_MODEH\_MODE9\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_DEFAULT}{\_GPIO\_P\_MODEH\_MODE9\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf327b43ac38d3c75893997b5a05584a6} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8c10422b894ae67d9bb15d6add9aaee}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_DISABLED@{\_GPIO\_P\_MODEH\_MODE9\_DISABLED}}
\index{\_GPIO\_P\_MODEH\_MODE9\_DISABLED@{\_GPIO\_P\_MODEH\_MODE9\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_DISABLED}{\_GPIO\_P\_MODEH\_MODE9\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8c10422b894ae67d9bb15d6add9aaee} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac4e4976b77a5b6378de160ce2fbcef76}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_INPUT@{\_GPIO\_P\_MODEH\_MODE9\_INPUT}}
\index{\_GPIO\_P\_MODEH\_MODE9\_INPUT@{\_GPIO\_P\_MODEH\_MODE9\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_INPUT}{\_GPIO\_P\_MODEH\_MODE9\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac4e4976b77a5b6378de160ce2fbcef76} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32a6d1941316fc613b7d6d86703a3442}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULL}}
\index{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULL@{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULL}{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32a6d1941316fc613b7d6d86703a3442} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga438f79e9734a0501b02a418854b2adab}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER@{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}{\_GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga438f79e9734a0501b02a418854b2adab} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga52b5728dc34c630b50f9eed125c7b04b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_MASK@{\_GPIO\_P\_MODEH\_MODE9\_MASK}}
\index{\_GPIO\_P\_MODEH\_MODE9\_MASK@{\_GPIO\_P\_MODEH\_MODE9\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_MASK}{\_GPIO\_P\_MODEH\_MODE9\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga52b5728dc34c630b50f9eed125c7b04b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+MASK~0x\+F0\+UL}

Bit mask for GPIO\+\_\+\+MODE9 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5219b68d0255ee700f8c5424e0a4436c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULL}}
\index{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULL@{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULL}{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5219b68d0255ee700f8c5424e0a4436c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c7acce90f1686e89bd0dda8e17b5dc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c7acce90f1686e89bd0dda8e17b5dc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01f0c1ecd52678ab19a5a86e3962dbfc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_SHIFT@{\_GPIO\_P\_MODEH\_MODE9\_SHIFT}}
\index{\_GPIO\_P\_MODEH\_MODE9\_SHIFT@{\_GPIO\_P\_MODEH\_MODE9\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_SHIFT}{\_GPIO\_P\_MODEH\_MODE9\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01f0c1ecd52678ab19a5a86e3962dbfc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+SHIFT~4}

Shift value for GPIO\+\_\+\+MODE9 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf96519bdc847a360af5f899acda1a36c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE9\_WIREDAND}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDAND@{\_GPIO\_P\_MODEH\_MODE9\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDAND}{\_GPIO\_P\_MODEH\_MODE9\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf96519bdc847a360af5f899acda1a36c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad4dfc3e797a71dd62722695bb30dd426}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad4dfc3e797a71dd62722695bb30dd426} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33e6b039fe4d71c4d414fd8680403392}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33e6b039fe4d71c4d414fd8680403392} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e781205b4bd71d83f117748b29f5795}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e781205b4bd71d83f117748b29f5795} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7128535bfe9540e26fc0f37ac329686d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7128535bfe9540e26fc0f37ac329686d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga519745bc06c96ed1ace1765bf1f12b66}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga519745bc06c96ed1ace1765bf1f12b66} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe2a5dbd385a9d18104643c2989da81e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe2a5dbd385a9d18104643c2989da81e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e52b28d48bbcab3aacd7cb766ddabdf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e52b28d48bbcab3aacd7cb766ddabdf} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c33bddfcb7d61e398eaba955788fce2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE9\_WIREDOR}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDOR@{\_GPIO\_P\_MODEH\_MODE9\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDOR}{\_GPIO\_P\_MODEH\_MODE9\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c33bddfcb7d61e398eaba955788fce2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadae98c8b944f71e27909f276c6c0e09}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadae98c8b944f71e27909f276c6c0e09} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285666db8b1befb40484fe2089403089}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEH\_RESETVALUE@{\_GPIO\_P\_MODEH\_RESETVALUE}}
\index{\_GPIO\_P\_MODEH\_RESETVALUE@{\_GPIO\_P\_MODEH\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEH\_RESETVALUE}{\_GPIO\_P\_MODEH\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285666db8b1befb40484fe2089403089} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51b5540db8d88c64f89af5d5766d5b1b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MASK@{\_GPIO\_P\_MODEL\_MASK}}
\index{\_GPIO\_P\_MODEL\_MASK@{\_GPIO\_P\_MODEL\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MASK}{\_GPIO\_P\_MODEL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51b5540db8d88c64f89af5d5766d5b1b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MASK~0x\+FFFFFFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43feac9085330e17a2bcfb85ad7a8f21}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE0\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE0\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE0\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43feac9085330e17a2bcfb85ad7a8f21} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6c8a10477eb7923f05deeaeab89436c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_DISABLED@{\_GPIO\_P\_MODEL\_MODE0\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE0\_DISABLED@{\_GPIO\_P\_MODEL\_MODE0\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_DISABLED}{\_GPIO\_P\_MODEL\_MODE0\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6c8a10477eb7923f05deeaeab89436c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37dc60b39ff058b291a06ee627ca6c6b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_INPUT@{\_GPIO\_P\_MODEL\_MODE0\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE0\_INPUT@{\_GPIO\_P\_MODEL\_MODE0\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_INPUT}{\_GPIO\_P\_MODEL\_MODE0\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37dc60b39ff058b291a06ee627ca6c6b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga136ddf845c159b412e2699f137b284dc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga136ddf845c159b412e2699f137b284dc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3847113bdda2d633e44f6ae0016a015}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3847113bdda2d633e44f6ae0016a015} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga005ace928e56ea5fc6fa42937d616f6e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_MASK@{\_GPIO\_P\_MODEL\_MODE0\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE0\_MASK@{\_GPIO\_P\_MODEL\_MODE0\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_MASK}{\_GPIO\_P\_MODEL\_MODE0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga005ace928e56ea5fc6fa42937d616f6e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+MASK~0x\+FUL}

Bit mask for GPIO\+\_\+\+MODE0 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e647ba1930419cbcb07788e7b4bae05}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e647ba1930419cbcb07788e7b4bae05} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac658f676c807c7e550c47c05a2400e4f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac658f676c807c7e550c47c05a2400e4f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88ca06660491f68a8036c4811f927a13}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_SHIFT@{\_GPIO\_P\_MODEL\_MODE0\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE0\_SHIFT@{\_GPIO\_P\_MODEL\_MODE0\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_SHIFT}{\_GPIO\_P\_MODEL\_MODE0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88ca06660491f68a8036c4811f927a13} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+MODE0 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37a8f1a8f065e73086d2e11f98199b75}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE0\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE0\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE0\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37a8f1a8f065e73086d2e11f98199b75} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9301226912b0b3902a6371be103b8722}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9301226912b0b3902a6371be103b8722} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9780362b843280065c164e4a4185822a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9780362b843280065c164e4a4185822a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga58be084aaf60d2815c904cb8832a6f63}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga58be084aaf60d2815c904cb8832a6f63} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5dbd3b7fd066dc694c0c027d55982004}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5dbd3b7fd066dc694c0c027d55982004} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2804add7de5d7ccebe1d04a3dec48671}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2804add7de5d7ccebe1d04a3dec48671} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa42fa31f3adf22164127ce320fe9ea03}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa42fa31f3adf22164127ce320fe9ea03} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf4d89551bb5c8eaf069a7b6b4d41b30a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf4d89551bb5c8eaf069a7b6b4d41b30a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0134285db0a27d8922d2fe5fff79e5a7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE0\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE0\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE0\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0134285db0a27d8922d2fe5fff79e5a7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebe5bfd0a5338776a7fbfb6ac70a0a18}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebe5bfd0a5338776a7fbfb6ac70a0a18} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f95ece1a051fb4b31fe67cb6164fd98}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE1\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE1\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE1\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f95ece1a051fb4b31fe67cb6164fd98} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb0a83f8f6bce4f71eb0b15e26ede16d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_DISABLED@{\_GPIO\_P\_MODEL\_MODE1\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE1\_DISABLED@{\_GPIO\_P\_MODEL\_MODE1\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_DISABLED}{\_GPIO\_P\_MODEL\_MODE1\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb0a83f8f6bce4f71eb0b15e26ede16d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf660ae51cd19d21db7acab773c078c30}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_INPUT@{\_GPIO\_P\_MODEL\_MODE1\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE1\_INPUT@{\_GPIO\_P\_MODEL\_MODE1\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_INPUT}{\_GPIO\_P\_MODEL\_MODE1\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf660ae51cd19d21db7acab773c078c30} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03cb313d5821d3c7f4eb74937201380c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03cb313d5821d3c7f4eb74937201380c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga55a907db63d6b7fc9051b20107cad9fa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga55a907db63d6b7fc9051b20107cad9fa} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ef33e04378f452ffb1e825c7a8e1ce3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_MASK@{\_GPIO\_P\_MODEL\_MODE1\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE1\_MASK@{\_GPIO\_P\_MODEL\_MODE1\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_MASK}{\_GPIO\_P\_MODEL\_MODE1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ef33e04378f452ffb1e825c7a8e1ce3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+MASK~0x\+F0\+UL}

Bit mask for GPIO\+\_\+\+MODE1 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c3be139fc28a2e54802e5541908fd5d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c3be139fc28a2e54802e5541908fd5d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d5f86b6b77bfddde42c20ac2067cca}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d5f86b6b77bfddde42c20ac2067cca} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0116018f2936e982671bb9f938d11b53}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_SHIFT@{\_GPIO\_P\_MODEL\_MODE1\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE1\_SHIFT@{\_GPIO\_P\_MODEL\_MODE1\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_SHIFT}{\_GPIO\_P\_MODEL\_MODE1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0116018f2936e982671bb9f938d11b53} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+SHIFT~4}

Shift value for GPIO\+\_\+\+MODE1 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5785959d477c68bc5a3c36482596de59}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE1\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE1\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE1\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5785959d477c68bc5a3c36482596de59} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3d135172278d662530ba9f4a38702a3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3d135172278d662530ba9f4a38702a3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d0f76a3db635d99d179c6b39609dbd2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d0f76a3db635d99d179c6b39609dbd2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39152adb081a4c8f16de5defd6773df2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39152adb081a4c8f16de5defd6773df2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga096c14c9a6cb1c0d5eef027c0970ff44}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga096c14c9a6cb1c0d5eef027c0970ff44} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a673382f6ea4c9e42038a50583b11e9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a673382f6ea4c9e42038a50583b11e9} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c587384074adb0132883873bfddb3a7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c587384074adb0132883873bfddb3a7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9312f50985baef42b998a97498f774b5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9312f50985baef42b998a97498f774b5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d741e91a53062b46a6e54ac02ed54c0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE1\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE1\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE1\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d741e91a53062b46a6e54ac02ed54c0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c95bbd43980b6eced90277c849bf587}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c95bbd43980b6eced90277c849bf587} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2682c718a532b7c298429719679ad6e0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE2\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE2\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE2\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2682c718a532b7c298429719679ad6e0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9bf53ce6e06147d11be70702f09351a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_DISABLED@{\_GPIO\_P\_MODEL\_MODE2\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE2\_DISABLED@{\_GPIO\_P\_MODEL\_MODE2\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_DISABLED}{\_GPIO\_P\_MODEL\_MODE2\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9bf53ce6e06147d11be70702f09351a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2956a890e77a630e8b7bae684e68d16}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_INPUT@{\_GPIO\_P\_MODEL\_MODE2\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE2\_INPUT@{\_GPIO\_P\_MODEL\_MODE2\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_INPUT}{\_GPIO\_P\_MODEL\_MODE2\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2956a890e77a630e8b7bae684e68d16} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3af0f609e9c787ffc0339e4e82216b5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3af0f609e9c787ffc0339e4e82216b5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c86f5fcc919c683f4763d46da0e208}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c86f5fcc919c683f4763d46da0e208} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad423191f79a2459b8f41fdfad630f45b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_MASK@{\_GPIO\_P\_MODEL\_MODE2\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE2\_MASK@{\_GPIO\_P\_MODEL\_MODE2\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_MASK}{\_GPIO\_P\_MODEL\_MODE2\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad423191f79a2459b8f41fdfad630f45b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+MASK~0x\+F00\+UL}

Bit mask for GPIO\+\_\+\+MODE2 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61456b30a39f97d9c182292f86a33d75}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61456b30a39f97d9c182292f86a33d75} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga334d1cfd0f16634c07e0b5216a1429e9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga334d1cfd0f16634c07e0b5216a1429e9} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac48fd262f0652b6da963a3d161a31f81}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_SHIFT@{\_GPIO\_P\_MODEL\_MODE2\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE2\_SHIFT@{\_GPIO\_P\_MODEL\_MODE2\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_SHIFT}{\_GPIO\_P\_MODEL\_MODE2\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac48fd262f0652b6da963a3d161a31f81} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+SHIFT~8}

Shift value for GPIO\+\_\+\+MODE2 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd4eaf59e5c74692bc0035bb8e6ba411}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE2\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE2\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE2\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd4eaf59e5c74692bc0035bb8e6ba411} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9dfa290325a2413aebab0e7c1abc7bf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9dfa290325a2413aebab0e7c1abc7bf} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f4759e8f3cf87f0705fbc9b6c1ca16a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f4759e8f3cf87f0705fbc9b6c1ca16a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf3b0c93c643db2cf9c71bb2767d1570}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf3b0c93c643db2cf9c71bb2767d1570} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga506942119ebb97aa8e861eba213a4518}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga506942119ebb97aa8e861eba213a4518} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e68ceac107b36b9cc643727bb0bd3f2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e68ceac107b36b9cc643727bb0bd3f2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec74383896c55045eec21a18dc6dc7ec}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec74383896c55045eec21a18dc6dc7ec} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6dcc6837159843680ebdf916774b93f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6dcc6837159843680ebdf916774b93f1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9153e1371e2c89e361e85bef65e2fa46}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE2\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE2\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE2\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9153e1371e2c89e361e85bef65e2fa46} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07cc8c1afa15c70e7463b439c0e20bec}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07cc8c1afa15c70e7463b439c0e20bec} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga167e8b4bb9c38d7d55855761425de241}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE3\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE3\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE3\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga167e8b4bb9c38d7d55855761425de241} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85b8256d9ef86f65f6df9486ff5c5087}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_DISABLED@{\_GPIO\_P\_MODEL\_MODE3\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE3\_DISABLED@{\_GPIO\_P\_MODEL\_MODE3\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_DISABLED}{\_GPIO\_P\_MODEL\_MODE3\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85b8256d9ef86f65f6df9486ff5c5087} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bc97fc81a5dd415786ccef0035a60b4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_INPUT@{\_GPIO\_P\_MODEL\_MODE3\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE3\_INPUT@{\_GPIO\_P\_MODEL\_MODE3\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_INPUT}{\_GPIO\_P\_MODEL\_MODE3\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bc97fc81a5dd415786ccef0035a60b4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39ac56171a4bc6081299f83adbce957b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39ac56171a4bc6081299f83adbce957b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c99fc57e710523447da94e4118504bb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c99fc57e710523447da94e4118504bb} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae6cc8753077eb5e44d7672226d40bf55}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_MASK@{\_GPIO\_P\_MODEL\_MODE3\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE3\_MASK@{\_GPIO\_P\_MODEL\_MODE3\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_MASK}{\_GPIO\_P\_MODEL\_MODE3\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae6cc8753077eb5e44d7672226d40bf55} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+MASK~0x\+F000\+UL}

Bit mask for GPIO\+\_\+\+MODE3 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecfb543dd226ab665dfee6929e7d1e5e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecfb543dd226ab665dfee6929e7d1e5e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89b12793f34831ed5e0863305fbf1f1e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89b12793f34831ed5e0863305fbf1f1e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6cdb4ec420475feb5c58b4e999ea200}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_SHIFT@{\_GPIO\_P\_MODEL\_MODE3\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE3\_SHIFT@{\_GPIO\_P\_MODEL\_MODE3\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_SHIFT}{\_GPIO\_P\_MODEL\_MODE3\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6cdb4ec420475feb5c58b4e999ea200} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+SHIFT~12}

Shift value for GPIO\+\_\+\+MODE3 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3ff73963568188e45dd7c8be0493f215}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE3\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE3\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE3\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3ff73963568188e45dd7c8be0493f215} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c9497f55459965f692b87de06c8271e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c9497f55459965f692b87de06c8271e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05e44e03066afbb40f76c62b9ef7e591}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05e44e03066afbb40f76c62b9ef7e591} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga864aaa708ca172e91e3cc32ec05badb6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga864aaa708ca172e91e3cc32ec05badb6} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b228c70888c47591e0e1e25aa9b3af9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b228c70888c47591e0e1e25aa9b3af9} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabfa606cde82b00515337eefa8318b997}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabfa606cde82b00515337eefa8318b997} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0868e9f4f7daf92481fcc991da912f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0868e9f4f7daf92481fcc991da912f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga155e64872975800a9aefc051531c3021}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga155e64872975800a9aefc051531c3021} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fd002fff676569d83d10305e939915a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE3\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE3\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE3\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fd002fff676569d83d10305e939915a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809419ae2bc3293b11673a3b657f038}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809419ae2bc3293b11673a3b657f038} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3cce1af43a38cb84b94dda2ed48e1e3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE4\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE4\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE4\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE4\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3cce1af43a38cb84b94dda2ed48e1e3} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga974cb77e75489b3898e7cefb06f690a7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_DISABLED@{\_GPIO\_P\_MODEL\_MODE4\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE4\_DISABLED@{\_GPIO\_P\_MODEL\_MODE4\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_DISABLED}{\_GPIO\_P\_MODEL\_MODE4\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga974cb77e75489b3898e7cefb06f690a7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b8f0634599abd50d9ca83e7c8915a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_INPUT@{\_GPIO\_P\_MODEL\_MODE4\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE4\_INPUT@{\_GPIO\_P\_MODEL\_MODE4\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_INPUT}{\_GPIO\_P\_MODEL\_MODE4\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b8f0634599abd50d9ca83e7c8915a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga871d2301c6f98989b3d55715efaa07f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga871d2301c6f98989b3d55715efaa07f1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f01b4d36a1da99f647f8615478b426b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f01b4d36a1da99f647f8615478b426b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf3a011ac7b2aed8da51e696467343030}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_MASK@{\_GPIO\_P\_MODEL\_MODE4\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE4\_MASK@{\_GPIO\_P\_MODEL\_MODE4\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_MASK}{\_GPIO\_P\_MODEL\_MODE4\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf3a011ac7b2aed8da51e696467343030} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+MASK~0x\+F0000\+UL}

Bit mask for GPIO\+\_\+\+MODE4 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d949cd5c10ed35e6ffbd5e21f3ec942}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d949cd5c10ed35e6ffbd5e21f3ec942} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c362a08647e8226a15d51b7ed417923}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c362a08647e8226a15d51b7ed417923} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga907b885389b37a4341e70e119ca1dacd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_SHIFT@{\_GPIO\_P\_MODEL\_MODE4\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE4\_SHIFT@{\_GPIO\_P\_MODEL\_MODE4\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_SHIFT}{\_GPIO\_P\_MODEL\_MODE4\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga907b885389b37a4341e70e119ca1dacd} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+SHIFT~16}

Shift value for GPIO\+\_\+\+MODE4 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfefbaa6259465755752548209e368c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE4\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE4\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE4\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfefbaa6259465755752548209e368c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc94c48b8b66e6496a057123b97e1f2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc94c48b8b66e6496a057123b97e1f2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae45fdc9a897f09315ba5beb2d95cf8d5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae45fdc9a897f09315ba5beb2d95cf8d5} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacb0d1e7d325c53213374c86aff40f74b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacb0d1e7d325c53213374c86aff40f74b} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c8254e0f69634c4652fa402cc63f02}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c8254e0f69634c4652fa402cc63f02} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab97835f41b1d4326aeaa59ae4178244f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab97835f41b1d4326aeaa59ae4178244f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cecb132922e68ff2e3c1f80456c1b36}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cecb132922e68ff2e3c1f80456c1b36} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga570095c2d98fdaaf50cf7045c1197e85}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga570095c2d98fdaaf50cf7045c1197e85} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7db28d5144f835111260685832327dbd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE4\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE4\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE4\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7db28d5144f835111260685832327dbd} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953ee51f5678ef772a5a1fa092ba5976}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953ee51f5678ef772a5a1fa092ba5976} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f31a880a25bb4991025bd8c15bb6d4d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE5\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE5\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE5\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE5\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f31a880a25bb4991025bd8c15bb6d4d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga543df364a3e5c7df3cdabb8f13d62907}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_DISABLED@{\_GPIO\_P\_MODEL\_MODE5\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE5\_DISABLED@{\_GPIO\_P\_MODEL\_MODE5\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_DISABLED}{\_GPIO\_P\_MODEL\_MODE5\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga543df364a3e5c7df3cdabb8f13d62907} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f23f915abce45114532b09334b8a4c6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_INPUT@{\_GPIO\_P\_MODEL\_MODE5\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE5\_INPUT@{\_GPIO\_P\_MODEL\_MODE5\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_INPUT}{\_GPIO\_P\_MODEL\_MODE5\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f23f915abce45114532b09334b8a4c6} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01c5850e8b19d121ea1ca8fa67a14de7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01c5850e8b19d121ea1ca8fa67a14de7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4780b220450d082a2f92374ec9a4827d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4780b220450d082a2f92374ec9a4827d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0abaf8771ebd12850667506d9ddaa4c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_MASK@{\_GPIO\_P\_MODEL\_MODE5\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE5\_MASK@{\_GPIO\_P\_MODEL\_MODE5\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_MASK}{\_GPIO\_P\_MODEL\_MODE5\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0abaf8771ebd12850667506d9ddaa4c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+MASK~0x\+F00000\+UL}

Bit mask for GPIO\+\_\+\+MODE5 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf93088bcb1f0aea6a958972f57b7b931}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf93088bcb1f0aea6a958972f57b7b931} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga298a2c0658d20327c7336acf59f6ca94}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga298a2c0658d20327c7336acf59f6ca94} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ea4479d84e582bebb08ec2349c4b32e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_SHIFT@{\_GPIO\_P\_MODEL\_MODE5\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE5\_SHIFT@{\_GPIO\_P\_MODEL\_MODE5\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_SHIFT}{\_GPIO\_P\_MODEL\_MODE5\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ea4479d84e582bebb08ec2349c4b32e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+SHIFT~20}

Shift value for GPIO\+\_\+\+MODE5 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga865ac6efa404c2efc795d06996b51bca}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE5\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE5\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE5\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga865ac6efa404c2efc795d06996b51bca} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b994d50391e2d1c351bc63b2ab081cc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b994d50391e2d1c351bc63b2ab081cc} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f2572fffa5bd507f1ab80358c3ba7f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f2572fffa5bd507f1ab80358c3ba7f1} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb051d098bc0454c8a60b300c20970c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb051d098bc0454c8a60b300c20970c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3e54c61c7c70ee88a42839ef5ecece}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3e54c61c7c70ee88a42839ef5ecece} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68d4c2ca090f6cc0c0e18705621b96d2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68d4c2ca090f6cc0c0e18705621b96d2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4136ec6b3daa12ded454c3b0ab3e49c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4136ec6b3daa12ded454c3b0ab3e49c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacca523d66c9a6b707aeef3b5f92ad5fa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacca523d66c9a6b707aeef3b5f92ad5fa} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedca4b3f56c7cd319eff2b35a9dd599e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE5\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE5\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE5\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedca4b3f56c7cd319eff2b35a9dd599e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga940faf6f629a94a86d19f9f4388ab895}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga940faf6f629a94a86d19f9f4388ab895} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga828db44d3d4cfbd3e6b6eb9e45bd44b7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE6\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE6\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE6\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE6\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga828db44d3d4cfbd3e6b6eb9e45bd44b7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga127b26f64ea7a68a68bdef04de6c1c1d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_DISABLED@{\_GPIO\_P\_MODEL\_MODE6\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE6\_DISABLED@{\_GPIO\_P\_MODEL\_MODE6\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_DISABLED}{\_GPIO\_P\_MODEL\_MODE6\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga127b26f64ea7a68a68bdef04de6c1c1d} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4098228da27a192c0453def2a5ff138}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_INPUT@{\_GPIO\_P\_MODEL\_MODE6\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE6\_INPUT@{\_GPIO\_P\_MODEL\_MODE6\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_INPUT}{\_GPIO\_P\_MODEL\_MODE6\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4098228da27a192c0453def2a5ff138} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae181297b6bc3a3d914ffd719bc4a8035}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae181297b6bc3a3d914ffd719bc4a8035} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga791e847175ce995571718163380f693c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga791e847175ce995571718163380f693c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8f00c18c6858955ce6d100c4580d1f4e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_MASK@{\_GPIO\_P\_MODEL\_MODE6\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE6\_MASK@{\_GPIO\_P\_MODEL\_MODE6\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_MASK}{\_GPIO\_P\_MODEL\_MODE6\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8f00c18c6858955ce6d100c4580d1f4e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+MASK~0x\+F000000\+UL}

Bit mask for GPIO\+\_\+\+MODE6 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53fd91e1b8c054dfb8c679dc8bd4563e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53fd91e1b8c054dfb8c679dc8bd4563e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2e231f78755d29249c84de9f4d8354f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2e231f78755d29249c84de9f4d8354f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga375a16c7e45209e19b267de752ee80f4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_SHIFT@{\_GPIO\_P\_MODEL\_MODE6\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE6\_SHIFT@{\_GPIO\_P\_MODEL\_MODE6\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_SHIFT}{\_GPIO\_P\_MODEL\_MODE6\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga375a16c7e45209e19b267de752ee80f4} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+SHIFT~24}

Shift value for GPIO\+\_\+\+MODE6 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e5a09edf0f4085b023fd5ac5ba1b164}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE6\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE6\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE6\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e5a09edf0f4085b023fd5ac5ba1b164} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fbc3f75e32af0649d9442e59ac88560}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fbc3f75e32af0649d9442e59ac88560} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga542ea8e9b5d04271ac7a2938f00c078f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga542ea8e9b5d04271ac7a2938f00c078f} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaca4aa9e6b7c5ef544e90612332915a5e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaca4aa9e6b7c5ef544e90612332915a5e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5860421e404f4ac25876902d9de5abd2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5860421e404f4ac25876902d9de5abd2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga203ee97f0d24e82b977277f8bb2d7569}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga203ee97f0d24e82b977277f8bb2d7569} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77c5fbd4774ac8a620b6402552d603d8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77c5fbd4774ac8a620b6402552d603d8} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecb3f06dde598ef6a4bc366508f0bb15}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecb3f06dde598ef6a4bc366508f0bb15} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac034ac4dd63dd261b3ed906fef7f0c8a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE6\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE6\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE6\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac034ac4dd63dd261b3ed906fef7f0c8a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a51136754c989212411f4e1945cc2f2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a51136754c989212411f4e1945cc2f2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08c6c5d9e6a4e1b7a89b907418739985}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE7\_DEFAULT}}
\index{\_GPIO\_P\_MODEL\_MODE7\_DEFAULT@{\_GPIO\_P\_MODEL\_MODE7\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_DEFAULT}{\_GPIO\_P\_MODEL\_MODE7\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08c6c5d9e6a4e1b7a89b907418739985} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f33fffc8146cdbb225d1d2f2e56f13}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_DISABLED@{\_GPIO\_P\_MODEL\_MODE7\_DISABLED}}
\index{\_GPIO\_P\_MODEL\_MODE7\_DISABLED@{\_GPIO\_P\_MODEL\_MODE7\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_DISABLED}{\_GPIO\_P\_MODEL\_MODE7\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f33fffc8146cdbb225d1d2f2e56f13} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DISABLED~0x00000000\+UL}

Mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab3b3d2a902617816ace2567143db5f7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_INPUT@{\_GPIO\_P\_MODEL\_MODE7\_INPUT}}
\index{\_GPIO\_P\_MODEL\_MODE7\_INPUT@{\_GPIO\_P\_MODEL\_MODE7\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_INPUT}{\_GPIO\_P\_MODEL\_MODE7\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab3b3d2a902617816ace2567143db5f7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUT~0x00000001\+UL}

Mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f31cef5233fe4d5aeec4bc28fc8257}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULL}}
\index{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULL@{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULL}{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f31cef5233fe4d5aeec4bc28fc8257} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULL~0x00000002\+UL}

Mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc9f395912cdd149cd2377b71a962912}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER@{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}{\_GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc9f395912cdd149cd2377b71a962912} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULLFILTER~0x00000003\+UL}

Mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d0c011ffbd3e09e8a26819a4a3e4f1a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_MASK@{\_GPIO\_P\_MODEL\_MODE7\_MASK}}
\index{\_GPIO\_P\_MODEL\_MODE7\_MASK@{\_GPIO\_P\_MODEL\_MODE7\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_MASK}{\_GPIO\_P\_MODEL\_MODE7\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d0c011ffbd3e09e8a26819a4a3e4f1a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+MASK~0x\+F0000000\+UL}

Bit mask for GPIO\+\_\+\+MODE7 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae92fd585a937fdfea85930ff0edd5f90}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULL}}
\index{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULL@{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULL}{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae92fd585a937fdfea85930ff0edd5f90} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULL~0x00000004\+UL}

Mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaff81ef3a4edeaea3a9cb678225d5180}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE@{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}{\_GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaff81ef3a4edeaea3a9cb678225d5180} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULLDRIVE~0x00000005\+UL}

Mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7c1eb6b07da30729f0fd013648fa5e0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_SHIFT@{\_GPIO\_P\_MODEL\_MODE7\_SHIFT}}
\index{\_GPIO\_P\_MODEL\_MODE7\_SHIFT@{\_GPIO\_P\_MODEL\_MODE7\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_SHIFT}{\_GPIO\_P\_MODEL\_MODE7\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7c1eb6b07da30729f0fd013648fa5e0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+SHIFT~28}

Shift value for GPIO\+\_\+\+MODE7 \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3accd558d602e71dd391227b422f4c2e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE7\_WIREDAND}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDAND@{\_GPIO\_P\_MODEL\_MODE7\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDAND}{\_GPIO\_P\_MODEL\_MODE7\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3accd558d602e71dd391227b422f4c2e} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDAND~0x00000008\+UL}

Mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga347ae173576ebc08b699f1c3eb4639b6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga347ae173576ebc08b699f1c3eb4639b6} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVE~0x0000000\+CUL}

Mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8e37571d1b46ec920123997df1b9ec}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8e37571d1b46ec920123997df1b9ec} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEFILTER~0x0000000\+DUL}

Mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f14abfa1a3e6e2f2e3ec08324e4c876}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f14abfa1a3e6e2f2e3ec08324e4c876} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUP~0x0000000\+EUL}

Mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43f5befe7997a8fa1fc4e8aa4c7eb05a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43f5befe7997a8fa1fc4e8aa4c7eb05a} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUPFILTER~0x0000000\+FUL}

Mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7449c2e1cfcd9cbe55ab94075a476201}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7449c2e1cfcd9cbe55ab94075a476201} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDFILTER~0x00000009\+UL}

Mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba0de36ec5701287159abd12dedbc2d2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba0de36ec5701287159abd12dedbc2d2} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUP~0x0000000\+AUL}

Mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa28a63f0c473c2fa1edacf7065e76cb0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER@{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}{\_GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa28a63f0c473c2fa1edacf7065e76cb0} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUPFILTER~0x0000000\+BUL}

Mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b14ff137ed2ef2b356a41bec22cf34}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE7\_WIREDOR}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDOR@{\_GPIO\_P\_MODEL\_MODE7\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDOR}{\_GPIO\_P\_MODEL\_MODE7\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b14ff137ed2ef2b356a41bec22cf34} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDOR~0x00000006\+UL}

Mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44917cae767475d451654613970f36a7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}}
\index{\_GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN@{\_GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}{\_GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44917cae767475d451654613970f36a7} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDORPULLDOWN~0x00000007\+UL}

Mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga867ecab8562c444a7cdbaf8ef1966d9c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_MODEL\_RESETVALUE@{\_GPIO\_P\_MODEL\_RESETVALUE}}
\index{\_GPIO\_P\_MODEL\_RESETVALUE@{\_GPIO\_P\_MODEL\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_MODEL\_RESETVALUE}{\_GPIO\_P\_MODEL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga867ecab8562c444a7cdbaf8ef1966d9c} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga516297713494c9b987bc5e90422badeb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_PINLOCKN\_MASK@{\_GPIO\_P\_PINLOCKN\_MASK}}
\index{\_GPIO\_P\_PINLOCKN\_MASK@{\_GPIO\_P\_PINLOCKN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_PINLOCKN\_MASK}{\_GPIO\_P\_PINLOCKN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga516297713494c9b987bc5e90422badeb} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+MASK~0x0000\+FFFFUL}

Mask for GPIO\+\_\+\+P\+\_\+\+PINLOCKN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga38921c6607b2fb949283f9cc62d3daba}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT@{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}}
\index{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT@{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga38921c6607b2fb949283f9cc62d3daba} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+DEFAULT~0x0000\+FFFFUL}

Mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+PINLOCKN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6f312f7b87934243a63f70cbc27cadb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_PINLOCKN\_PINLOCKN\_MASK@{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_MASK}}
\index{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_MASK@{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_MASK}{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6f312f7b87934243a63f70cbc27cadb} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+MASK~0x\+FFFFUL}

Bit mask for GPIO\+\_\+\+PINLOCKN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b1960335a337af5ea952b72531c9495}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_PINLOCKN\_PINLOCKN\_SHIFT@{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_SHIFT}}
\index{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_SHIFT@{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_SHIFT}{\_GPIO\_P\_PINLOCKN\_PINLOCKN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b1960335a337af5ea952b72531c9495} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+PINLOCKN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45bd3d4ce49ed07886482f86918a74ea}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_P\_PINLOCKN\_RESETVALUE@{\_GPIO\_P\_PINLOCKN\_RESETVALUE}}
\index{\_GPIO\_P\_PINLOCKN\_RESETVALUE@{\_GPIO\_P\_PINLOCKN\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_P\_PINLOCKN\_RESETVALUE}{\_GPIO\_P\_PINLOCKN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45bd3d4ce49ed07886482f86918a74ea} 
\#define \+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+RESETVALUE~0x0000\+FFFFUL}

Default value for GPIO\+\_\+\+P\+\_\+\+PINLOCKN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46e62505e996cbef55ce74216a30ab69}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_ETMLOCATION\_DEFAULT@{\_GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}}
\index{\_GPIO\_ROUTE\_ETMLOCATION\_DEFAULT@{\_GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}{\_GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46e62505e996cbef55ce74216a30ab69} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad72dee186222ddcd1c40b12a76a62749}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_ETMLOCATION\_LOC0@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC0}}
\index{\_GPIO\_ROUTE\_ETMLOCATION\_LOC0@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_ETMLOCATION\_LOC0}{\_GPIO\_ROUTE\_ETMLOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad72dee186222ddcd1c40b12a76a62749} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC0~0x00000000\+UL}

Mode LOC0 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga357ebb086c0ffec1d8eddec8a99c0987}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_ETMLOCATION\_LOC1@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC1}}
\index{\_GPIO\_ROUTE\_ETMLOCATION\_LOC1@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_ETMLOCATION\_LOC1}{\_GPIO\_ROUTE\_ETMLOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga357ebb086c0ffec1d8eddec8a99c0987} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC1~0x00000001\+UL}

Mode LOC1 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89423f339a3c4cde8571165e0327fcb5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_ETMLOCATION\_LOC2@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC2}}
\index{\_GPIO\_ROUTE\_ETMLOCATION\_LOC2@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_ETMLOCATION\_LOC2}{\_GPIO\_ROUTE\_ETMLOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89423f339a3c4cde8571165e0327fcb5} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC2~0x00000002\+UL}

Mode LOC2 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb202546186e47e05127a8a442e4e919}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_ETMLOCATION\_LOC3@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC3}}
\index{\_GPIO\_ROUTE\_ETMLOCATION\_LOC3@{\_GPIO\_ROUTE\_ETMLOCATION\_LOC3}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_ETMLOCATION\_LOC3}{\_GPIO\_ROUTE\_ETMLOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb202546186e47e05127a8a442e4e919} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC3~0x00000003\+UL}

Mode LOC3 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bf070aaab33790b611689a88ee1f6ed}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_ETMLOCATION\_MASK@{\_GPIO\_ROUTE\_ETMLOCATION\_MASK}}
\index{\_GPIO\_ROUTE\_ETMLOCATION\_MASK@{\_GPIO\_ROUTE\_ETMLOCATION\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_ETMLOCATION\_MASK}{\_GPIO\_ROUTE\_ETMLOCATION\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bf070aaab33790b611689a88ee1f6ed} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+MASK~0x3000000\+UL}

Bit mask for GPIO\+\_\+\+ETMLOCATION \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95720d7ff6148b843595f9874a62ba98}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_ETMLOCATION\_SHIFT@{\_GPIO\_ROUTE\_ETMLOCATION\_SHIFT}}
\index{\_GPIO\_ROUTE\_ETMLOCATION\_SHIFT@{\_GPIO\_ROUTE\_ETMLOCATION\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_ETMLOCATION\_SHIFT}{\_GPIO\_ROUTE\_ETMLOCATION\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95720d7ff6148b843595f9874a62ba98} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+SHIFT~24}

Shift value for GPIO\+\_\+\+ETMLOCATION \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadaca7ba9f808bff42a4ed5f199d695ba}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_MASK@{\_GPIO\_ROUTE\_MASK}}
\index{\_GPIO\_ROUTE\_MASK@{\_GPIO\_ROUTE\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_MASK}{\_GPIO\_ROUTE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadaca7ba9f808bff42a4ed5f199d695ba} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+MASK~0x0301\+F307\+UL}

Mask for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e296294c1ca0df1ac29136a7e690977}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_RESETVALUE@{\_GPIO\_ROUTE\_RESETVALUE}}
\index{\_GPIO\_ROUTE\_RESETVALUE@{\_GPIO\_ROUTE\_RESETVALUE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_RESETVALUE}{\_GPIO\_ROUTE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e296294c1ca0df1ac29136a7e690977} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+RESETVALUE~0x00000003\+UL}

Default value for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa577cd36ba209371b304b4fb23a2baeb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWCLKPEN\_DEFAULT@{\_GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_SWCLKPEN\_DEFAULT@{\_GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}{\_GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa577cd36ba209371b304b4fb23a2baeb} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab68613cc4f790f2fcf3219ccc353c14e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWCLKPEN\_MASK@{\_GPIO\_ROUTE\_SWCLKPEN\_MASK}}
\index{\_GPIO\_ROUTE\_SWCLKPEN\_MASK@{\_GPIO\_ROUTE\_SWCLKPEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWCLKPEN\_MASK}{\_GPIO\_ROUTE\_SWCLKPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab68613cc4f790f2fcf3219ccc353c14e} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+MASK~0x1\+UL}

Bit mask for GPIO\+\_\+\+SWCLKPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb5524f90cd798843e04dd47feb6782e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWCLKPEN\_SHIFT@{\_GPIO\_ROUTE\_SWCLKPEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_SWCLKPEN\_SHIFT@{\_GPIO\_ROUTE\_SWCLKPEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWCLKPEN\_SHIFT}{\_GPIO\_ROUTE\_SWCLKPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb5524f90cd798843e04dd47feb6782e} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+SHIFT~0}

Shift value for GPIO\+\_\+\+SWCLKPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf220b5bacbc35ae91490fe82f1f40ab4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWDIOPEN\_DEFAULT@{\_GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_SWDIOPEN\_DEFAULT@{\_GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}{\_GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf220b5bacbc35ae91490fe82f1f40ab4} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+DEFAULT~0x00000001\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20c328ac83e7b39487988f2c04fb1e42}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWDIOPEN\_MASK@{\_GPIO\_ROUTE\_SWDIOPEN\_MASK}}
\index{\_GPIO\_ROUTE\_SWDIOPEN\_MASK@{\_GPIO\_ROUTE\_SWDIOPEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWDIOPEN\_MASK}{\_GPIO\_ROUTE\_SWDIOPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20c328ac83e7b39487988f2c04fb1e42} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+MASK~0x2\+UL}

Bit mask for GPIO\+\_\+\+SWDIOPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3179dfec8817216079cd68a9ed12c27}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWDIOPEN\_SHIFT@{\_GPIO\_ROUTE\_SWDIOPEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_SWDIOPEN\_SHIFT@{\_GPIO\_ROUTE\_SWDIOPEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWDIOPEN\_SHIFT}{\_GPIO\_ROUTE\_SWDIOPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3179dfec8817216079cd68a9ed12c27} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+SHIFT~1}

Shift value for GPIO\+\_\+\+SWDIOPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e59bf4a67496122f77cec7c79462719}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWLOCATION\_DEFAULT@{\_GPIO\_ROUTE\_SWLOCATION\_DEFAULT}}
\index{\_GPIO\_ROUTE\_SWLOCATION\_DEFAULT@{\_GPIO\_ROUTE\_SWLOCATION\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWLOCATION\_DEFAULT}{\_GPIO\_ROUTE\_SWLOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e59bf4a67496122f77cec7c79462719} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf725b2237d19eb3216dedd69d4f4cc60}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWLOCATION\_LOC0@{\_GPIO\_ROUTE\_SWLOCATION\_LOC0}}
\index{\_GPIO\_ROUTE\_SWLOCATION\_LOC0@{\_GPIO\_ROUTE\_SWLOCATION\_LOC0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWLOCATION\_LOC0}{\_GPIO\_ROUTE\_SWLOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf725b2237d19eb3216dedd69d4f4cc60} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC0~0x00000000\+UL}

Mode LOC0 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga758017c878b135db0a7810d6b6fd83d0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWLOCATION\_LOC1@{\_GPIO\_ROUTE\_SWLOCATION\_LOC1}}
\index{\_GPIO\_ROUTE\_SWLOCATION\_LOC1@{\_GPIO\_ROUTE\_SWLOCATION\_LOC1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWLOCATION\_LOC1}{\_GPIO\_ROUTE\_SWLOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga758017c878b135db0a7810d6b6fd83d0} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC1~0x00000001\+UL}

Mode LOC1 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7df351569400dd2f977193b85df85950}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWLOCATION\_LOC2@{\_GPIO\_ROUTE\_SWLOCATION\_LOC2}}
\index{\_GPIO\_ROUTE\_SWLOCATION\_LOC2@{\_GPIO\_ROUTE\_SWLOCATION\_LOC2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWLOCATION\_LOC2}{\_GPIO\_ROUTE\_SWLOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7df351569400dd2f977193b85df85950} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC2~0x00000002\+UL}

Mode LOC2 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299d699a0947f2758c6b60d603d8cb7c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWLOCATION\_LOC3@{\_GPIO\_ROUTE\_SWLOCATION\_LOC3}}
\index{\_GPIO\_ROUTE\_SWLOCATION\_LOC3@{\_GPIO\_ROUTE\_SWLOCATION\_LOC3}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWLOCATION\_LOC3}{\_GPIO\_ROUTE\_SWLOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299d699a0947f2758c6b60d603d8cb7c} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC3~0x00000003\+UL}

Mode LOC3 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06f8dae6e57a72bc7b4462653aaea13e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWLOCATION\_MASK@{\_GPIO\_ROUTE\_SWLOCATION\_MASK}}
\index{\_GPIO\_ROUTE\_SWLOCATION\_MASK@{\_GPIO\_ROUTE\_SWLOCATION\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWLOCATION\_MASK}{\_GPIO\_ROUTE\_SWLOCATION\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06f8dae6e57a72bc7b4462653aaea13e} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+MASK~0x300\+UL}

Bit mask for GPIO\+\_\+\+SWLOCATION \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6511e1c6738a713b9a47f7a14ba561d4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWLOCATION\_SHIFT@{\_GPIO\_ROUTE\_SWLOCATION\_SHIFT}}
\index{\_GPIO\_ROUTE\_SWLOCATION\_SHIFT@{\_GPIO\_ROUTE\_SWLOCATION\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWLOCATION\_SHIFT}{\_GPIO\_ROUTE\_SWLOCATION\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6511e1c6738a713b9a47f7a14ba561d4} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+SHIFT~8}

Shift value for GPIO\+\_\+\+SWLOCATION \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b32bedbe4ac6d32c46ca4c22ba3186}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWOPEN\_DEFAULT@{\_GPIO\_ROUTE\_SWOPEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_SWOPEN\_DEFAULT@{\_GPIO\_ROUTE\_SWOPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWOPEN\_DEFAULT}{\_GPIO\_ROUTE\_SWOPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b32bedbe4ac6d32c46ca4c22ba3186} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9dba198bb5bdc670de6afa6e668d6e75}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWOPEN\_MASK@{\_GPIO\_ROUTE\_SWOPEN\_MASK}}
\index{\_GPIO\_ROUTE\_SWOPEN\_MASK@{\_GPIO\_ROUTE\_SWOPEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWOPEN\_MASK}{\_GPIO\_ROUTE\_SWOPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9dba198bb5bdc670de6afa6e668d6e75} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+MASK~0x4\+UL}

Bit mask for GPIO\+\_\+\+SWOPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94ff78e2551aaaf5b18f27929dce1643}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_SWOPEN\_SHIFT@{\_GPIO\_ROUTE\_SWOPEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_SWOPEN\_SHIFT@{\_GPIO\_ROUTE\_SWOPEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_SWOPEN\_SHIFT}{\_GPIO\_ROUTE\_SWOPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94ff78e2551aaaf5b18f27929dce1643} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+SHIFT~2}

Shift value for GPIO\+\_\+\+SWOPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga994ed9b86ed0b6b5d649cf49abe69e2b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TCLKPEN\_DEFAULT@{\_GPIO\_ROUTE\_TCLKPEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_TCLKPEN\_DEFAULT@{\_GPIO\_ROUTE\_TCLKPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TCLKPEN\_DEFAULT}{\_GPIO\_ROUTE\_TCLKPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga994ed9b86ed0b6b5d649cf49abe69e2b} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5af1ce06cafc51acbfb57d78ad1ce25e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TCLKPEN\_MASK@{\_GPIO\_ROUTE\_TCLKPEN\_MASK}}
\index{\_GPIO\_ROUTE\_TCLKPEN\_MASK@{\_GPIO\_ROUTE\_TCLKPEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TCLKPEN\_MASK}{\_GPIO\_ROUTE\_TCLKPEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5af1ce06cafc51acbfb57d78ad1ce25e} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+MASK~0x1000\+UL}

Bit mask for GPIO\+\_\+\+TCLKPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c72556bc6febed20fd97e362afb9e6c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TCLKPEN\_SHIFT@{\_GPIO\_ROUTE\_TCLKPEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_TCLKPEN\_SHIFT@{\_GPIO\_ROUTE\_TCLKPEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TCLKPEN\_SHIFT}{\_GPIO\_ROUTE\_TCLKPEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9c72556bc6febed20fd97e362afb9e6c} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+SHIFT~12}

Shift value for GPIO\+\_\+\+TCLKPEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada980cb9c0b67b106362cf43f190d732}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD0PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD0PEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_TD0PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD0PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD0PEN\_DEFAULT}{\_GPIO\_ROUTE\_TD0PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada980cb9c0b67b106362cf43f190d732} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f2185d220caeb1c6622db509c0366f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD0PEN\_MASK@{\_GPIO\_ROUTE\_TD0PEN\_MASK}}
\index{\_GPIO\_ROUTE\_TD0PEN\_MASK@{\_GPIO\_ROUTE\_TD0PEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD0PEN\_MASK}{\_GPIO\_ROUTE\_TD0PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f2185d220caeb1c6622db509c0366f} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+MASK~0x2000\+UL}

Bit mask for GPIO\+\_\+\+TD0\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga894011945d2ae189990baa6515341315}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD0PEN\_SHIFT@{\_GPIO\_ROUTE\_TD0PEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_TD0PEN\_SHIFT@{\_GPIO\_ROUTE\_TD0PEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD0PEN\_SHIFT}{\_GPIO\_ROUTE\_TD0PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga894011945d2ae189990baa6515341315} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+SHIFT~13}

Shift value for GPIO\+\_\+\+TD0\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacaa1f81aba3c6af07302cbe34369223}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD1PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD1PEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_TD1PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD1PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD1PEN\_DEFAULT}{\_GPIO\_ROUTE\_TD1PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacaa1f81aba3c6af07302cbe34369223} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19a4e0d1ca9902bc1a4b7f796b57faae}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD1PEN\_MASK@{\_GPIO\_ROUTE\_TD1PEN\_MASK}}
\index{\_GPIO\_ROUTE\_TD1PEN\_MASK@{\_GPIO\_ROUTE\_TD1PEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD1PEN\_MASK}{\_GPIO\_ROUTE\_TD1PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19a4e0d1ca9902bc1a4b7f796b57faae} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+MASK~0x4000\+UL}

Bit mask for GPIO\+\_\+\+TD1\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga066590919c5f2a897e8e8125f4c34f98}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD1PEN\_SHIFT@{\_GPIO\_ROUTE\_TD1PEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_TD1PEN\_SHIFT@{\_GPIO\_ROUTE\_TD1PEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD1PEN\_SHIFT}{\_GPIO\_ROUTE\_TD1PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga066590919c5f2a897e8e8125f4c34f98} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+SHIFT~14}

Shift value for GPIO\+\_\+\+TD1\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13718832e049f6458ea08850e1ea77a9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD2PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD2PEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_TD2PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD2PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD2PEN\_DEFAULT}{\_GPIO\_ROUTE\_TD2PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13718832e049f6458ea08850e1ea77a9} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e79952fcda543d87e244bf884a930dc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD2PEN\_MASK@{\_GPIO\_ROUTE\_TD2PEN\_MASK}}
\index{\_GPIO\_ROUTE\_TD2PEN\_MASK@{\_GPIO\_ROUTE\_TD2PEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD2PEN\_MASK}{\_GPIO\_ROUTE\_TD2PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e79952fcda543d87e244bf884a930dc} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+MASK~0x8000\+UL}

Bit mask for GPIO\+\_\+\+TD2\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga78ac13c1d6dc3aecc39f78b7a26a47d1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD2PEN\_SHIFT@{\_GPIO\_ROUTE\_TD2PEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_TD2PEN\_SHIFT@{\_GPIO\_ROUTE\_TD2PEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD2PEN\_SHIFT}{\_GPIO\_ROUTE\_TD2PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga78ac13c1d6dc3aecc39f78b7a26a47d1} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+SHIFT~15}

Shift value for GPIO\+\_\+\+TD2\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadf82b7d5f9e20973636203016a22c4a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD3PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD3PEN\_DEFAULT}}
\index{\_GPIO\_ROUTE\_TD3PEN\_DEFAULT@{\_GPIO\_ROUTE\_TD3PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD3PEN\_DEFAULT}{\_GPIO\_ROUTE\_TD3PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadf82b7d5f9e20973636203016a22c4a} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac48fe491c175fd4c836e4af359015583}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD3PEN\_MASK@{\_GPIO\_ROUTE\_TD3PEN\_MASK}}
\index{\_GPIO\_ROUTE\_TD3PEN\_MASK@{\_GPIO\_ROUTE\_TD3PEN\_MASK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD3PEN\_MASK}{\_GPIO\_ROUTE\_TD3PEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac48fe491c175fd4c836e4af359015583} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+MASK~0x10000\+UL}

Bit mask for GPIO\+\_\+\+TD3\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad02daa48d65dd8eb430246d2b448b934}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!\_GPIO\_ROUTE\_TD3PEN\_SHIFT@{\_GPIO\_ROUTE\_TD3PEN\_SHIFT}}
\index{\_GPIO\_ROUTE\_TD3PEN\_SHIFT@{\_GPIO\_ROUTE\_TD3PEN\_SHIFT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_GPIO\_ROUTE\_TD3PEN\_SHIFT}{\_GPIO\_ROUTE\_TD3PEN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad02daa48d65dd8eb430246d2b448b934} 
\#define \+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+SHIFT~16}

Shift value for GPIO\+\_\+\+TD3\+PEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bf603b4eef5886c42985eac58dc0a5a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_CMD\_EM4WUCLR@{GPIO\_CMD\_EM4WUCLR}}
\index{GPIO\_CMD\_EM4WUCLR@{GPIO\_CMD\_EM4WUCLR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_CMD\_EM4WUCLR}{GPIO\_CMD\_EM4WUCLR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bf603b4eef5886c42985eac58dc0a5a} 
\#define GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR~(0x1\+UL $<$$<$ 0)}

EM4 Wake-\/up clear \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74c65e73fbea8d20416b92e312b34283}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_CMD\_EM4WUCLR\_DEFAULT@{GPIO\_CMD\_EM4WUCLR\_DEFAULT}}
\index{GPIO\_CMD\_EM4WUCLR\_DEFAULT@{GPIO\_CMD\_EM4WUCLR\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_CMD\_EM4WUCLR\_DEFAULT}{GPIO\_CMD\_EM4WUCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74c65e73fbea8d20416b92e312b34283} 
\#define GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb3838e279d4c231f3c9c2f94c2af5f}{\+\_\+\+GPIO\+\_\+\+CMD\+\_\+\+EM4\+WUCLR\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+CMD \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac83a8d04eb1bd0df554479b350d8985}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_CTRL\_EM4RET@{GPIO\_CTRL\_EM4RET}}
\index{GPIO\_CTRL\_EM4RET@{GPIO\_CTRL\_EM4RET}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_CTRL\_EM4RET}{GPIO\_CTRL\_EM4RET}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac83a8d04eb1bd0df554479b350d8985} 
\#define GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET~(0x1\+UL $<$$<$ 0)}

Enable EM4 retention \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9904c99920855726a8e40a522f12bbc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_CTRL\_EM4RET\_DEFAULT@{GPIO\_CTRL\_EM4RET\_DEFAULT}}
\index{GPIO\_CTRL\_EM4RET\_DEFAULT@{GPIO\_CTRL\_EM4RET\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_CTRL\_EM4RET\_DEFAULT}{GPIO\_CTRL\_EM4RET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9904c99920855726a8e40a522f12bbc} 
\#define GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717f77ac5ff114d4dc50b979e69da510}{\+\_\+\+GPIO\+\_\+\+CTRL\+\_\+\+EM4\+RET\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85119e1253e04bf487c10a92c2057742}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}}
\index{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85119e1253e04bf487c10a92c2057742} 
\#define GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A0~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3404922e616e846583096004b371b7b9}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A0}} $<$$<$ 0)}

Shifted mode A0 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43008d5337e350cd1ac2d742cabcb624}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}}
\index{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_A6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43008d5337e350cd1ac2d742cabcb624} 
\#define GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A6~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae943977ac6112664645c5efcfa9cb5dd}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+A6}} $<$$<$ 0)}

Shifted mode A6 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga625d368e04cbcdbb9d3137179e471517}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}}
\index{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_C9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga625d368e04cbcdbb9d3137179e471517} 
\#define GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+C9~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga591dd36a0978594ed80d4fa87240f2b0}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+C9}} $<$$<$ 0)}

Shifted mode C9 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4ec5d129d9366efd0491237a0b343f2f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}}
\index{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4ec5d129d9366efd0491237a0b343f2f} 
\#define GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae912ccd982b958c4e94f24188aa91357}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga725336672f8191f1ae8ac37f32911052}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}}
\index{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_E13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga725336672f8191f1ae8ac37f32911052} 
\#define GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+E13~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab169dd6fedbdd102e8031007fc10f2b5}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+E13}} $<$$<$ 0)}

Shifted mode E13 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac3147206abe3eb717d81ea839357d74}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}}
\index{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac3147206abe3eb717d81ea839357d74} 
\#define GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F1~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1132d11003186b387f1b3bf0788f597d}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F1}} $<$$<$ 0)}

Shifted mode F1 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf890adf8e7f6ad85b6220d01d3d7a4e6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}}
\index{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2@{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}{GPIO\_EM4WUCAUSE\_EM4WUCAUSE\_F2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf890adf8e7f6ad85b6220d01d3d7a4e6} 
\#define GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F2~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ed32433ddcb5307246998d69bf3154a}{\+\_\+\+GPIO\+\_\+\+EM4\+WUCAUSE\+\_\+\+EM4\+WUCAUSE\+\_\+\+F2}} $<$$<$ 0)}

Shifted mode F2 for GPIO\+\_\+\+EM4\+WUCAUSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaede87d354b30d887071630df15de84ef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUEN\_EM4WUEN\_A0@{GPIO\_EM4WUEN\_EM4WUEN\_A0}}
\index{GPIO\_EM4WUEN\_EM4WUEN\_A0@{GPIO\_EM4WUEN\_EM4WUEN\_A0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUEN\_EM4WUEN\_A0}{GPIO\_EM4WUEN\_EM4WUEN\_A0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaede87d354b30d887071630df15de84ef} 
\#define GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A0~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f4959b1c327ac7556e08920dcc8c641}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A0}} $<$$<$ 0)}

Shifted mode A0 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbb315ad0574d70f883e697989bdeed3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUEN\_EM4WUEN\_A6@{GPIO\_EM4WUEN\_EM4WUEN\_A6}}
\index{GPIO\_EM4WUEN\_EM4WUEN\_A6@{GPIO\_EM4WUEN\_EM4WUEN\_A6}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUEN\_EM4WUEN\_A6}{GPIO\_EM4WUEN\_EM4WUEN\_A6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbb315ad0574d70f883e697989bdeed3} 
\#define GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A6~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad67ae2e774685aebd617b1ec9f18ace2}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+A6}} $<$$<$ 0)}

Shifted mode A6 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c63e5a6c4e31b646095cd2eef191aee}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUEN\_EM4WUEN\_C9@{GPIO\_EM4WUEN\_EM4WUEN\_C9}}
\index{GPIO\_EM4WUEN\_EM4WUEN\_C9@{GPIO\_EM4WUEN\_EM4WUEN\_C9}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUEN\_EM4WUEN\_C9}{GPIO\_EM4WUEN\_EM4WUEN\_C9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c63e5a6c4e31b646095cd2eef191aee} 
\#define GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+C9~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77889f5a50ff22390fabbe3e91be29cc}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+C9}} $<$$<$ 0)}

Shifted mode C9 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac6a4f2699b92b9874d521460dad3f075}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT@{GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}}
\index{GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT@{GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}{GPIO\_EM4WUEN\_EM4WUEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac6a4f2699b92b9874d521460dad3f075} 
\#define GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga351df09f1e4420cd40b96e78156f4268}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad965f07955b6a064c3cd3d2e68c7ce5f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUEN\_EM4WUEN\_E13@{GPIO\_EM4WUEN\_EM4WUEN\_E13}}
\index{GPIO\_EM4WUEN\_EM4WUEN\_E13@{GPIO\_EM4WUEN\_EM4WUEN\_E13}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUEN\_EM4WUEN\_E13}{GPIO\_EM4WUEN\_EM4WUEN\_E13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad965f07955b6a064c3cd3d2e68c7ce5f} 
\#define GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+E13~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf132b9d5d5a37bbd5e2562e1f78f3867}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+E13}} $<$$<$ 0)}

Shifted mode E13 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3782132ff19c13d9a0de19e3bbe277ca}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUEN\_EM4WUEN\_F1@{GPIO\_EM4WUEN\_EM4WUEN\_F1}}
\index{GPIO\_EM4WUEN\_EM4WUEN\_F1@{GPIO\_EM4WUEN\_EM4WUEN\_F1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUEN\_EM4WUEN\_F1}{GPIO\_EM4WUEN\_EM4WUEN\_F1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3782132ff19c13d9a0de19e3bbe277ca} 
\#define GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F1~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f9645903532a5a33ddb7a8fa6ec6917}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F1}} $<$$<$ 0)}

Shifted mode F1 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7be59924a0fbe05f515ffe1957f6413f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUEN\_EM4WUEN\_F2@{GPIO\_EM4WUEN\_EM4WUEN\_F2}}
\index{GPIO\_EM4WUEN\_EM4WUEN\_F2@{GPIO\_EM4WUEN\_EM4WUEN\_F2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUEN\_EM4WUEN\_F2}{GPIO\_EM4WUEN\_EM4WUEN\_F2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7be59924a0fbe05f515ffe1957f6413f} 
\#define GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F2~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf029d1d618fa44593e433a55865e6c92}{\+\_\+\+GPIO\+\_\+\+EM4\+WUEN\+\_\+\+EM4\+WUEN\+\_\+\+F2}} $<$$<$ 0)}

Shifted mode F2 for GPIO\+\_\+\+EM4\+WUEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd11fa0dce47df180ecda4acc256a3d2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUPOL\_EM4WUPOL\_A0@{GPIO\_EM4WUPOL\_EM4WUPOL\_A0}}
\index{GPIO\_EM4WUPOL\_EM4WUPOL\_A0@{GPIO\_EM4WUPOL\_EM4WUPOL\_A0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUPOL\_EM4WUPOL\_A0}{GPIO\_EM4WUPOL\_EM4WUPOL\_A0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd11fa0dce47df180ecda4acc256a3d2} 
\#define GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A0~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f975ef1a5ae9a8bf8576eb27d02ccb7}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A0}} $<$$<$ 0)}

Shifted mode A0 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga887ae5d458c1195d9f77a2e226ead0b8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUPOL\_EM4WUPOL\_A6@{GPIO\_EM4WUPOL\_EM4WUPOL\_A6}}
\index{GPIO\_EM4WUPOL\_EM4WUPOL\_A6@{GPIO\_EM4WUPOL\_EM4WUPOL\_A6}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUPOL\_EM4WUPOL\_A6}{GPIO\_EM4WUPOL\_EM4WUPOL\_A6}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga887ae5d458c1195d9f77a2e226ead0b8} 
\#define GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A6~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b548281608e8cc9b1004f3cd736fbfa}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+A6}} $<$$<$ 0)}

Shifted mode A6 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f94bc05ac30f6f315802f7451dbad6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUPOL\_EM4WUPOL\_C9@{GPIO\_EM4WUPOL\_EM4WUPOL\_C9}}
\index{GPIO\_EM4WUPOL\_EM4WUPOL\_C9@{GPIO\_EM4WUPOL\_EM4WUPOL\_C9}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUPOL\_EM4WUPOL\_C9}{GPIO\_EM4WUPOL\_EM4WUPOL\_C9}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f94bc05ac30f6f315802f7451dbad6} 
\#define GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+C9~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade452b254816a65f9d60cfde3c30754e}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+C9}} $<$$<$ 0)}

Shifted mode C9 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e9002d9da274816a6379303693944ee}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT@{GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}}
\index{GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT@{GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}{GPIO\_EM4WUPOL\_EM4WUPOL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e9002d9da274816a6379303693944ee} 
\#define GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabdca8f0a2754791e1b9cc2e836b49f6d}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d49f9888a378bd8d700b31cbccf1404}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUPOL\_EM4WUPOL\_E13@{GPIO\_EM4WUPOL\_EM4WUPOL\_E13}}
\index{GPIO\_EM4WUPOL\_EM4WUPOL\_E13@{GPIO\_EM4WUPOL\_EM4WUPOL\_E13}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUPOL\_EM4WUPOL\_E13}{GPIO\_EM4WUPOL\_EM4WUPOL\_E13}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d49f9888a378bd8d700b31cbccf1404} 
\#define GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+E13~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3e448fff47bad1a03c30990f1decac7}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+E13}} $<$$<$ 0)}

Shifted mode E13 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7843e33d319758f37e3f1d6836588a50}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUPOL\_EM4WUPOL\_F1@{GPIO\_EM4WUPOL\_EM4WUPOL\_F1}}
\index{GPIO\_EM4WUPOL\_EM4WUPOL\_F1@{GPIO\_EM4WUPOL\_EM4WUPOL\_F1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUPOL\_EM4WUPOL\_F1}{GPIO\_EM4WUPOL\_EM4WUPOL\_F1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7843e33d319758f37e3f1d6836588a50} 
\#define GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F1~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab38561ad007d739ea34152b900096f0c}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F1}} $<$$<$ 0)}

Shifted mode F1 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51e012235b8bab5f3d6bb8d5a540d161}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EM4WUPOL\_EM4WUPOL\_F2@{GPIO\_EM4WUPOL\_EM4WUPOL\_F2}}
\index{GPIO\_EM4WUPOL\_EM4WUPOL\_F2@{GPIO\_EM4WUPOL\_EM4WUPOL\_F2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EM4WUPOL\_EM4WUPOL\_F2}{GPIO\_EM4WUPOL\_EM4WUPOL\_F2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51e012235b8bab5f3d6bb8d5a540d161} 
\#define GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F2~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae51303976a7f62916f06cb47fe71c66e}{\+\_\+\+GPIO\+\_\+\+EM4\+WUPOL\+\_\+\+EM4\+WUPOL\+\_\+\+F2}} $<$$<$ 0)}

Shifted mode F2 for GPIO\+\_\+\+EM4\+WUPOL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b5860e7c100f8783ba21fac59c51b73}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT@{GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}}
\index{GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT@{GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}{GPIO\_EXTIFALL\_EXTIFALL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b5860e7c100f8783ba21fac59c51b73} 
\#define GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2443d65cf6d2e7edd4c4ed809d382496}{\+\_\+\+GPIO\+\_\+\+EXTIFALL\+\_\+\+EXTIFALL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIFALL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa038e0395384cb09a69acaa2c390d20c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL10\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa038e0395384cb09a69acaa2c390d20c} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07f48164a0ab4919270113af50c77b24}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8845e9684ffb2ed734e7fd6ebac673cc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8845e9684ffb2ed734e7fd6ebac673cc} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8899a949d6981b14535856de75f60f6d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTA}} $<$$<$ 8)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ecae31796a7fe50c15841ed6f1a9df1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ecae31796a7fe50c15841ed6f1a9df1} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e99fbc10039afb00873aa74b534a6be}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTB}} $<$$<$ 8)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bb50bc7f071a6bb256f4e694cd42b1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bb50bc7f071a6bb256f4e694cd42b1} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6027cf8ffa1312cabec224f0c1c2ba}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTC}} $<$$<$ 8)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga672c6841033522a38dee5cb0a68a4a0e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga672c6841033522a38dee5cb0a68a4a0e} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1761865b9c8e8d8aa2a39fbd2893d4ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTD}} $<$$<$ 8)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68384f244985fe95795a1981e04bae31}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68384f244985fe95795a1981e04bae31} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2acff580a32c832aa255ce5c77098053}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTE}} $<$$<$ 8)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae6fb8694d988191fce682ba0b180be37}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL10\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae6fb8694d988191fce682ba0b180be37} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga161a25ea80797638af6ad1cfa9b41bec}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL10\+\_\+\+PORTF}} $<$$<$ 8)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf20bf3ee63d5f0e34908719540e10b6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL11\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf20bf3ee63d5f0e34908719540e10b6} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0330ec4c022acc09fb686da2e85509e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8793993525caafd2919de36738e7320a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8793993525caafd2919de36738e7320a} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b6bc8d9c16d6c19b08672cb4be6fa9a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTA}} $<$$<$ 12)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17802a02825398284c7feeddfb9ff063}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17802a02825398284c7feeddfb9ff063} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b01ba89df5a75c4368306809ed102b7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTB}} $<$$<$ 12)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gace756dace2d914d6eab74201baf66950}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gace756dace2d914d6eab74201baf66950} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10c1eed8dfa8fae859de9d7a1c0971f1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTC}} $<$$<$ 12)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50925c18fe673d845e39bfa886a714b7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50925c18fe673d845e39bfa886a714b7} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70efb238c819f94e91f3fe09de7dbd71}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTD}} $<$$<$ 12)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b6b66460f20fbd71a2cb76cd6542608}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b6b66460f20fbd71a2cb76cd6542608} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6db8dbe14ad6c5330d817f2604b9c61}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTE}} $<$$<$ 12)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1567343333657c1be1718146e9ea0df}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL11\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1567343333657c1be1718146e9ea0df} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285e9c8610b456e6aae5adc1f0f25b73}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL11\+\_\+\+PORTF}} $<$$<$ 12)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717ee798090e17f8ee1b072a753f3043}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL12\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga717ee798090e17f8ee1b072a753f3043} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c654ae22481d43ee87eabad05c88f1a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga718694f42c7740928d82d6b465c5e5eb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga718694f42c7740928d82d6b465c5e5eb} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac8b282ee43e9696daf45e7cb3ce78223}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTA}} $<$$<$ 16)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga11f143198fda70a32aec31e621ce4341}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga11f143198fda70a32aec31e621ce4341} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafefb227f7b5b7d99aee0d7c831024b4e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTB}} $<$$<$ 16)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2698af84163c0053fcc77b4a54a50276}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2698af84163c0053fcc77b4a54a50276} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacaef88bcfb624d8e3d42ad80f8726bd9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTC}} $<$$<$ 16)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8578d08a308ce1147ec9257e41a700f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8578d08a308ce1147ec9257e41a700f1} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e2e2118f0f15657c01f2623120f2524}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTD}} $<$$<$ 16)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35eb81d45e405ad74642321080a377ad}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35eb81d45e405ad74642321080a377ad} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7027b7f8cd84b96682cee66344c9494a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTE}} $<$$<$ 16)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75fe1c80dbdf02ef8ea1789589caf757}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL12\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75fe1c80dbdf02ef8ea1789589caf757} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga819be6c2a622cd0989b53ca2a2a7caf5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL12\+\_\+\+PORTF}} $<$$<$ 16)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga69cea13da9735a76761b076af1c4ceb1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL13\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga69cea13da9735a76761b076af1c4ceb1} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fe6d60735a9153a74b88b9f19ef685b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88a1b42b713a614863509a7e3ba229f9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88a1b42b713a614863509a7e3ba229f9} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7a8ee366d75ae069e30c42eee82ab57}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTA}} $<$$<$ 20)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac01d5ee1567c2da0ef0f84210b561d02}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac01d5ee1567c2da0ef0f84210b561d02} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga257e7ed725588d75231d45847abad8ef}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTB}} $<$$<$ 20)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga09947f9ac5b60386ab278c7bf8f8ec46}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga09947f9ac5b60386ab278c7bf8f8ec46} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga324e9e4d657f255967855d9f3d28b123}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTC}} $<$$<$ 20)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga63f4f1d41fdc937f4f444e9051497c31}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga63f4f1d41fdc937f4f444e9051497c31} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga75367bee5ee09e4279f997d7fead05f9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTD}} $<$$<$ 20)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5ab044e41f72f8e8a4562d8acc6a187b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5ab044e41f72f8e8a4562d8acc6a187b} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b16f9b1bdc12085dfc9baa6c953ad46}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTE}} $<$$<$ 20)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec7fafed7f1ac084f181642f779af2b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL13\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec7fafed7f1ac084f181642f779af2b0} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad27d6d25f73d82f87070265d263e645}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL13\+\_\+\+PORTF}} $<$$<$ 20)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddd5e199728349bb72488e748c33d07e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL14\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddd5e199728349bb72488e748c33d07e} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef9d5ffaa4db4b5054cb6a9687b46394}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga712b40c34cfbf31f3b4b57dfb028ad2a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga712b40c34cfbf31f3b4b57dfb028ad2a} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1189d0f66ddca98717f07253195ebdd9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTA}} $<$$<$ 24)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7fab9b366dfdfd6c2934690257edfad0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7fab9b366dfdfd6c2934690257edfad0} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515913fa8b64a829092e473d1955127f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTB}} $<$$<$ 24)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8132cf0c9ce7572ed0e22adc96fb4cf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8132cf0c9ce7572ed0e22adc96fb4cf} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54fc9d789e5fde311381a60843218136}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTC}} $<$$<$ 24)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb52bae5ce42064cc5e4cba557d73520}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb52bae5ce42064cc5e4cba557d73520} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b779346e2681c49177f2df372d619b0}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTD}} $<$$<$ 24)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga626056d0505582b75feb1eb3411d6341}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga626056d0505582b75feb1eb3411d6341} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad31c47ed8a08cccc62b781da8608b723}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTE}} $<$$<$ 24)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6cd9dc21affeeb3c1a12600a546815f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL14\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6cd9dc21affeeb3c1a12600a546815f} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebb263d3d5af9172d6da2360e84c6700}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL14\+\_\+\+PORTF}} $<$$<$ 24)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga92f0f98ae4864c6ff577391866f8f441}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL15\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga92f0f98ae4864c6ff577391866f8f441} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0742e5a200416ef1e939fcebe4d91846}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96b5b340dd2c63f4104fba10169df31b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96b5b340dd2c63f4104fba10169df31b} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1f252dc9170c0a16eab0094b801d18}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTA}} $<$$<$ 28)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac7513bc7150117a54f3c8b1c96dd439}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac7513bc7150117a54f3c8b1c96dd439} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2496fc6e7d7d7f907ff9993539618158}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTB}} $<$$<$ 28)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73a352c3863dc77c3da84e1577529bd2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73a352c3863dc77c3da84e1577529bd2} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbe183a21c970fc91c4b9c5d6f44afbd}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTC}} $<$$<$ 28)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacf7fd04957dc6011ad0f245407d6875}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacf7fd04957dc6011ad0f245407d6875} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab1bda3bdf139c38cadc523603860bbc9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTD}} $<$$<$ 28)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987f8181eef3b3b5dac27b3374c14e59}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987f8181eef3b3b5dac27b3374c14e59} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee9becb82d7349763eaba939c1023ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTE}} $<$$<$ 28)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2541d8fa41783c34b410735ebb32e931}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL15\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2541d8fa41783c34b410735ebb32e931} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6018235f49a504ba07d213ca657f3fc9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL15\+\_\+\+PORTF}} $<$$<$ 28)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b1c1d44a503d4fe566ad5c1d942cbe8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL8\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8b1c1d44a503d4fe566ad5c1d942cbe8} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7daad6b21bdfa0cd0a427ab689221a40}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf530abb351075b255a4e8c139d1a9b27}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf530abb351075b255a4e8c139d1a9b27} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf880577cf6003f8c8e71e23b3ff61678}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTA}} $<$$<$ 0)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49cf9ef1d68ba96f202a9b3fd53e59a6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49cf9ef1d68ba96f202a9b3fd53e59a6} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65f116b54f66f1257ad4f84921476114}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTB}} $<$$<$ 0)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga84052d2a2c0f78cb8c571d855d1dab3f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga84052d2a2c0f78cb8c571d855d1dab3f} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1997c1e3a03e6e8fb9e3a99535952636}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTC}} $<$$<$ 0)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga889ed5fe06abcf1d652847dee7dca552}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTD}} $<$$<$ 0)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b1f85f195b3d88cd3769df6cf2c2ab4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b1f85f195b3d88cd3769df6cf2c2ab4} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ca5239936f5600bac2b8d7793af99b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTE}} $<$$<$ 0)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fa910b046dc58b086454499c5dc0308}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL8\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fa910b046dc58b086454499c5dc0308} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fce5f814f83d0cea8727975cf2f5c26}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL8\+\_\+\+PORTF}} $<$$<$ 0)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1654e68289e0cbe8ffe02db42a9e9a7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT@{GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}{GPIO\_EXTIPSELH\_EXTIPSEL9\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1654e68289e0cbe8ffe02db42a9e9a7} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga91067fa99d1daa09b3e552c6b906edb9}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab19c2bf7f0ae40ba2932b898f6e450db}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab19c2bf7f0ae40ba2932b898f6e450db} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga06d4485ff3334e0ffa2eebe8fcf53f5d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTA}} $<$$<$ 4)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b65cc378b34a7ffa6f49b73b4eed0e3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2b65cc378b34a7ffa6f49b73b4eed0e3} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1849ba7af40adb3e4997dd00351a7702}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTB}} $<$$<$ 4)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bfc74da4c59d6b4fa8df645a9b5d554}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bfc74da4c59d6b4fa8df645a9b5d554} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5156b35574c8c0756f860ac9ee9e8e97}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTC}} $<$$<$ 4)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7727c433344083ad7dc385e7c49bf91e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7727c433344083ad7dc385e7c49bf91e} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0aef7fae132b9f09903ac089dd038271}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTD}} $<$$<$ 4)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d9f1eb58764c5ab3536d1d567f1c002}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d9f1eb58764c5ab3536d1d567f1c002} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7b04c2642666216063007a6ee68f2a5e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTE}} $<$$<$ 4)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad7e64634781048146c680ccff9b5a309}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}}
\index{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF@{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}{GPIO\_EXTIPSELH\_EXTIPSEL9\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad7e64634781048146c680ccff9b5a309} 
\#define GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea0559b578e217320692aa2b295dd8a5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELH\+\_\+\+EXTIPSEL9\+\_\+\+PORTF}} $<$$<$ 4)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43bfedc1037df4a4776a689eac36203d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43bfedc1037df4a4776a689eac36203d} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee29847394b0834f5dfcfd31cbc6d91d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3dfacbdbd94c844c815ac48decadbd03}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3dfacbdbd94c844c815ac48decadbd03} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7f8106c8154a93f4b0188fdccaef410d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTA}} $<$$<$ 0)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa183f9322bb91e757cb1c117f3f24dee}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa183f9322bb91e757cb1c117f3f24dee} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5548abe5fbfa3f302e79d4d6658fff1a}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTB}} $<$$<$ 0)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a4905e8c655b1e7f328a4ba5858d705}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a4905e8c655b1e7f328a4ba5858d705} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95a3a2673ce3ea42ae003ebd9707b4b3}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTC}} $<$$<$ 0)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ca244534d7460d36cea304f2ab2d607}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ca244534d7460d36cea304f2ab2d607} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b450ed88402827015191fe3919e918d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTD}} $<$$<$ 0)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3eddc8ed8884d3144dfada765d816935}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3eddc8ed8884d3144dfada765d816935} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1ff2261d05140587a5d5131dd6f928d1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTE}} $<$$<$ 0)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd9952642599833a076126fe90c52895}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL0\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd9952642599833a076126fe90c52895} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab031369fb3c7e9b7b23ae8fc7e0f99ea}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL0\+\_\+\+PORTF}} $<$$<$ 0)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga02ab6498f34abb811fec66851a0ca010}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga02ab6498f34abb811fec66851a0ca010} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87e4afe3ea4bc3d2dc61ec4441515118}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9946f2fd784f71e602891ab88b329d39}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9946f2fd784f71e602891ab88b329d39} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2ab2918ccb54a6bf656ef072dd4f8d0}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTA}} $<$$<$ 4)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1501bbae66cdf0d95b74f6f29830d86f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1501bbae66cdf0d95b74f6f29830d86f} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab184f7ae711e06ea48afdb974462d2a3}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTB}} $<$$<$ 4)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1af36bf41923773b73989a6a251fe9b5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1af36bf41923773b73989a6a251fe9b5} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6979c84ed6e827b4dec3355d92abb1e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTC}} $<$$<$ 4)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga12fef9e95d543f8ae1292c0fc36e42a7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga12fef9e95d543f8ae1292c0fc36e42a7} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72c879cdf6e1883b1590229a2aa1c86c}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTD}} $<$$<$ 4)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga166b705c87fc6d9dd264d6d347997460}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga166b705c87fc6d9dd264d6d347997460} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga693207e2f2b51370fa6b82438ef244c7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTE}} $<$$<$ 4)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad12535c79cbe31cf2f720f1918e5e2fa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL1\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad12535c79cbe31cf2f720f1918e5e2fa} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee255218969297e52dee442483000ed2}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL1\+\_\+\+PORTF}} $<$$<$ 4)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89268fa6d4a737ff49cc3ddba91735af}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89268fa6d4a737ff49cc3ddba91735af} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20f80fd0690c127e9f3686e2302138c6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b3791b1e4f5515bb4f0cb17c0584aa8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b3791b1e4f5515bb4f0cb17c0584aa8} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac886403235b040665b7e82e1ae3334d7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTA}} $<$$<$ 8)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f36baf7cb3510f91a75c6308a5bfe5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f36baf7cb3510f91a75c6308a5bfe5} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac5ae6bc58a34b5d98c252a856dd9890f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTB}} $<$$<$ 8)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe0224881c499d7607e9327a02975e7d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe0224881c499d7607e9327a02975e7d} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga249bc183d0d8b5d10d5d29b3586578d5}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTC}} $<$$<$ 8)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0453a861146a462e556e1a1ac42600fc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0453a861146a462e556e1a1ac42600fc} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2936aa672aa94bfa90a563ad4e127869}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTD}} $<$$<$ 8)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4fedb178793588461bcbcb480a94d2eb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4fedb178793588461bcbcb480a94d2eb} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ac81295a9b839825b5574ba8edbbc58}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTE}} $<$$<$ 8)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga992793c2a52c168671782d31d3f58376}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL2\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga992793c2a52c168671782d31d3f58376} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2c715cd6a449277a58ae36899bec4bf}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL2\+\_\+\+PORTF}} $<$$<$ 8)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf39c0c407684d54b43227866d0c09eea}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf39c0c407684d54b43227866d0c09eea} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga644b9463f578d0f4ffc1dcb274cb3d37}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga104762b23dbccb6b475e68e4443a3ae4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga104762b23dbccb6b475e68e4443a3ae4} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac436e096b1ba9245b8a1701159d9db1f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTA}} $<$$<$ 12)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad86c83cc39a4afc5ca00dd1273f05fa3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad86c83cc39a4afc5ca00dd1273f05fa3} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga194adec71d1be64ce17a2d0f18aaa6f4}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTB}} $<$$<$ 12)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae880450c5cb6cc0c9362c2b987ee8828}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae880450c5cb6cc0c9362c2b987ee8828} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d676885047e458af1cda10d139d993d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTC}} $<$$<$ 12)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac9bcc0c5d4f7ca7a701288bcd53b5d68}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac9bcc0c5d4f7ca7a701288bcd53b5d68} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27b03364daa20e2599b4fb72ff10796e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTD}} $<$$<$ 12)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b3e886803937a01656b9ad84cdc837}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b3e886803937a01656b9ad84cdc837} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafc704f5d0a33823dd13fc01f8570c012}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTE}} $<$$<$ 12)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga134fe8370adbd9d2a620092ef2a492d6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL3\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga134fe8370adbd9d2a620092ef2a492d6} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadbecff1d992f2f01503c0cf903b1920f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL3\+\_\+\+PORTF}} $<$$<$ 12)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74175e0973ba7a782d158fe57659195a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL4\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74175e0973ba7a782d158fe57659195a} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a72e596c8480e6729a8822c37c81548}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8672b0dc0679a097a12bd37b2aa45228}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8672b0dc0679a097a12bd37b2aa45228} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b46c73e5af093fc44e80947a09496ef}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTA}} $<$$<$ 16)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6efdb80f5d3522b6d90c735cbd3d88}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd6efdb80f5d3522b6d90c735cbd3d88} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab54984a31df03ec5dd73699134ce75d1}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTB}} $<$$<$ 16)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82a677bab26010dced1c18192035cbdd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82a677bab26010dced1c18192035cbdd} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab95365f372f37456ce7fb2ec76ff92ab}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTC}} $<$$<$ 16)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20dea7d0014a497cd2a22091987ca65c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga20dea7d0014a497cd2a22091987ca65c} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1c4c3a28c4c22a4b36360c66a74a0b7}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTD}} $<$$<$ 16)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba7a729aec6e7753de155f159642e57f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba7a729aec6e7753de155f159642e57f} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacb81f1d95f8243c6ce438d9effb60bd}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTE}} $<$$<$ 16)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0660bd45fc8db0fa3d2fe32159fd7032}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL4\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0660bd45fc8db0fa3d2fe32159fd7032} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga369078297d3e7c28c012bfa1abc68f3b}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL4\+\_\+\+PORTF}} $<$$<$ 16)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb6398089e0c7fe87e657ada9bfa1b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL5\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaefb6398089e0c7fe87e657ada9bfa1b0} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbdbf02811bee44c38636b38878dd2d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4375be7e1a0be961045680b5e641d961}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4375be7e1a0be961045680b5e641d961} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e815737c6a629c22fad54e47f141e3d}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTA}} $<$$<$ 20)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4afca87b51db6edb24f2ed341d5de6f9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4afca87b51db6edb24f2ed341d5de6f9} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14758abe0f13ffb8716cd6469371d96e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTB}} $<$$<$ 20)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga014b7a25f0cdee8c0f4d672ac84e049f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga014b7a25f0cdee8c0f4d672ac84e049f} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9059429bfb0850e38293ee65fe8f1b85}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTC}} $<$$<$ 20)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2425ece32a7e14f6a68a1667f1ef5883}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2425ece32a7e14f6a68a1667f1ef5883} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf1ecb2fc096f96593b20d757c1f773da}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTD}} $<$$<$ 20)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac82391836f8aa758342f779377f051a5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac82391836f8aa758342f779377f051a5} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gade6e0116a52048797501a031e048e460}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTE}} $<$$<$ 20)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46a79fcf127bc1db3708f82550e91256}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL5\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46a79fcf127bc1db3708f82550e91256} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8587c4c69bb1d5fc4645efd4164cbdc4}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL5\+\_\+\+PORTF}} $<$$<$ 20)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga279535628d2ef64b518aa1ad4a6f2e31}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL6\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga279535628d2ef64b518aa1ad4a6f2e31} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5347bfa0393dce6bc21a06e925bc088f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d2acfe8daf421879ccc44e8b4fd73d2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d2acfe8daf421879ccc44e8b4fd73d2} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga707c0775ad1d4a21b982e0bfd0b9c624}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTA}} $<$$<$ 24)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadcd5eda6bb3c3f320d16e2bcd5694e79}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadcd5eda6bb3c3f320d16e2bcd5694e79} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7beb2553a7127a96242cd73e990344c6}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTB}} $<$$<$ 24)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae395cb15eb7619b5697c424eebb647ea}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae395cb15eb7619b5697c424eebb647ea} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a35fbfdc36c61b300a73f58de412760}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTC}} $<$$<$ 24)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a5f4c8e977ed11bfb53d44d9c1702fa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a5f4c8e977ed11bfb53d44d9c1702fa} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8c6aae1cced3a9df02788bc377486ce}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTD}} $<$$<$ 24)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab79e9528e32847240e18064df7cbeca4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab79e9528e32847240e18064df7cbeca4} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb955246f14a1c8919b948f23b971d90}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTE}} $<$$<$ 24)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2ffc3950655fcb2f45a25396a9f9baac}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL6\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2ffc3950655fcb2f45a25396a9f9baac} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cf669258059eb304b712d01b23976ed}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL6\+\_\+\+PORTF}} $<$$<$ 24)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga670c9e43fd0cdb7b20cb2c6fa859e558}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT@{GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}{GPIO\_EXTIPSELL\_EXTIPSEL7\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga670c9e43fd0cdb7b20cb2c6fa859e558} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6fcae9122fd1400f8e020948f978d98}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515e8089e9ffbbb62fb4150640bb2f6b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTA}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga515e8089e9ffbbb62fb4150640bb2f6b} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTA~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeeb3b66f96dfe90218218f4736c3408f}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTA}} $<$$<$ 28)}

Shifted mode PORTA for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6a501eaee65d5d76d4027b2a1c3821a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTB}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6a501eaee65d5d76d4027b2a1c3821a} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTB~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga64bb2c65d5728e9978b29abfd81c721e}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTB}} $<$$<$ 28)}

Shifted mode PORTB for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d4b3344d4c5e6235faccd87c01d13f0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTC}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d4b3344d4c5e6235faccd87c01d13f0} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTC~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d5591a50b288de49740a7dd2174cc59}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTC}} $<$$<$ 28)}

Shifted mode PORTC for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae829987a79fcbb5e815108304149736a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae829987a79fcbb5e815108304149736a} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga372d5ff5829a7e34f6669c0f1a874c08}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTD}} $<$$<$ 28)}

Shifted mode PORTD for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad81c40419c45397e811d1048c9061eef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad81c40419c45397e811d1048c9061eef} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga028365d9818605aa8cca38ba5ff666cc}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTE}} $<$$<$ 28)}

Shifted mode PORTE for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07924466353d2604517e17d6376e7a0d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}}
\index{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF@{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}{GPIO\_EXTIPSELL\_EXTIPSEL7\_PORTF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07924466353d2604517e17d6376e7a0d} 
\#define GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTF~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93361f23e77023e00e4ae4693e2e8afc}{\+\_\+\+GPIO\+\_\+\+EXTIPSELL\+\_\+\+EXTIPSEL7\+\_\+\+PORTF}} $<$$<$ 28)}

Shifted mode PORTF for GPIO\+\_\+\+EXTIPSELL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga12def22ee9e37080c28840f131d6fbca}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT@{GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}}
\index{GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT@{GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}{GPIO\_EXTIRISE\_EXTIRISE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga12def22ee9e37080c28840f131d6fbca} 
\#define GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71e165112702173e09446199a23ffe63}{\+\_\+\+GPIO\+\_\+\+EXTIRISE\+\_\+\+EXTIRISE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+EXTIRISE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b979a46abc62f3554659fda66273fe1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_IEN\_EXT\_DEFAULT@{GPIO\_IEN\_EXT\_DEFAULT}}
\index{GPIO\_IEN\_EXT\_DEFAULT@{GPIO\_IEN\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_IEN\_EXT\_DEFAULT}{GPIO\_IEN\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b979a46abc62f3554659fda66273fe1} 
\#define GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa20803ef7994fff7bde873fac9e2f18f}{\+\_\+\+GPIO\+\_\+\+IEN\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3eb86c611bdd14fd3ebe8074ab0c677}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_IF\_EXT\_DEFAULT@{GPIO\_IF\_EXT\_DEFAULT}}
\index{GPIO\_IF\_EXT\_DEFAULT@{GPIO\_IF\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_IF\_EXT\_DEFAULT}{GPIO\_IF\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3eb86c611bdd14fd3ebe8074ab0c677} 
\#define GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabcecd7986f5380990ba22b0c06a401fe}{\+\_\+\+GPIO\+\_\+\+IF\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51e4565904207bae44afac5e4221b5f6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_IFC\_EXT\_DEFAULT@{GPIO\_IFC\_EXT\_DEFAULT}}
\index{GPIO\_IFC\_EXT\_DEFAULT@{GPIO\_IFC\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_IFC\_EXT\_DEFAULT}{GPIO\_IFC\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga51e4565904207bae44afac5e4221b5f6} 
\#define GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga821f329c2dcd3d645c935198cbc00dc3}{\+\_\+\+GPIO\+\_\+\+IFC\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4cc8e3bfeca36f03c93d82044aa7d147}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_IFS\_EXT\_DEFAULT@{GPIO\_IFS\_EXT\_DEFAULT}}
\index{GPIO\_IFS\_EXT\_DEFAULT@{GPIO\_IFS\_EXT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_IFS\_EXT\_DEFAULT}{GPIO\_IFS\_EXT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4cc8e3bfeca36f03c93d82044aa7d147} 
\#define GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e3504af375c5fe69623a3f43d872297}{\+\_\+\+GPIO\+\_\+\+IFS\+\_\+\+EXT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34aac205da181426cea223f2e1804810}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_INSENSE\_INT@{GPIO\_INSENSE\_INT}}
\index{GPIO\_INSENSE\_INT@{GPIO\_INSENSE\_INT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_INSENSE\_INT}{GPIO\_INSENSE\_INT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34aac205da181426cea223f2e1804810} 
\#define GPIO\+\_\+\+INSENSE\+\_\+\+INT~(0x1\+UL $<$$<$ 0)}

Interrupt Sense Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f7531999b6295bc19c4fae072f90c8b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_INSENSE\_INT\_DEFAULT@{GPIO\_INSENSE\_INT\_DEFAULT}}
\index{GPIO\_INSENSE\_INT\_DEFAULT@{GPIO\_INSENSE\_INT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_INSENSE\_INT\_DEFAULT}{GPIO\_INSENSE\_INT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f7531999b6295bc19c4fae072f90c8b} 
\#define GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809e8a11c8144be0af8b2813b32e4be}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+INT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+INSENSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3a2ddffa0f0f18bb210219a28cc4f12c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_INSENSE\_PRS@{GPIO\_INSENSE\_PRS}}
\index{GPIO\_INSENSE\_PRS@{GPIO\_INSENSE\_PRS}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_INSENSE\_PRS}{GPIO\_INSENSE\_PRS}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3a2ddffa0f0f18bb210219a28cc4f12c} 
\#define GPIO\+\_\+\+INSENSE\+\_\+\+PRS~(0x1\+UL $<$$<$ 1)}

PRS Sense Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae50790671e159d066328bd34b4d5426a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_INSENSE\_PRS\_DEFAULT@{GPIO\_INSENSE\_PRS\_DEFAULT}}
\index{GPIO\_INSENSE\_PRS\_DEFAULT@{GPIO\_INSENSE\_PRS\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_INSENSE\_PRS\_DEFAULT}{GPIO\_INSENSE\_PRS\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae50790671e159d066328bd34b4d5426a} 
\#define GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7374e7dce1929b37338be82319487e00}{\+\_\+\+GPIO\+\_\+\+INSENSE\+\_\+\+PRS\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for GPIO\+\_\+\+INSENSE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga16da93a56a0dbfee3b8aecf0aa8f7e40}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_LOCK\_LOCKKEY\_DEFAULT@{GPIO\_LOCK\_LOCKKEY\_DEFAULT}}
\index{GPIO\_LOCK\_LOCKKEY\_DEFAULT@{GPIO\_LOCK\_LOCKKEY\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_LOCK\_LOCKKEY\_DEFAULT}{GPIO\_LOCK\_LOCKKEY\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga16da93a56a0dbfee3b8aecf0aa8f7e40} 
\#define GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fd3c3b558b06fb90e04655ebce0252e}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga085f9dca1e8cee2397275352b9047818}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_LOCK\_LOCKKEY\_LOCK@{GPIO\_LOCK\_LOCKKEY\_LOCK}}
\index{GPIO\_LOCK\_LOCKKEY\_LOCK@{GPIO\_LOCK\_LOCKKEY\_LOCK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_LOCK\_LOCKKEY\_LOCK}{GPIO\_LOCK\_LOCKKEY\_LOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga085f9dca1e8cee2397275352b9047818} 
\#define GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953469b48eff51fffdbe4e0461d46772}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCK}} $<$$<$ 0)}

Shifted mode LOCK for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadfc15aa2a4c9a7e95e9f04375eeaa3cb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_LOCK\_LOCKKEY\_LOCKED@{GPIO\_LOCK\_LOCKKEY\_LOCKED}}
\index{GPIO\_LOCK\_LOCKKEY\_LOCKED@{GPIO\_LOCK\_LOCKKEY\_LOCKED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_LOCK\_LOCKKEY\_LOCKED}{GPIO\_LOCK\_LOCKKEY\_LOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadfc15aa2a4c9a7e95e9f04375eeaa3cb} 
\#define GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad1d8fe731c52e5864384778961aec6cd}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+LOCKED}} $<$$<$ 0)}

Shifted mode LOCKED for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba59981cc2be1c5fafb3a46b738d3a40}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_LOCK\_LOCKKEY\_UNLOCK@{GPIO\_LOCK\_LOCKKEY\_UNLOCK}}
\index{GPIO\_LOCK\_LOCKKEY\_UNLOCK@{GPIO\_LOCK\_LOCKKEY\_UNLOCK}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_LOCK\_LOCKKEY\_UNLOCK}{GPIO\_LOCK\_LOCKKEY\_UNLOCK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba59981cc2be1c5fafb3a46b738d3a40} 
\#define GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga403ad841f2f383d1a6e00e5f45f5f529}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCK}} $<$$<$ 0)}

Shifted mode UNLOCK for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2001b1496e54cbfbba7fbb6854106fd5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_LOCK\_LOCKKEY\_UNLOCKED@{GPIO\_LOCK\_LOCKKEY\_UNLOCKED}}
\index{GPIO\_LOCK\_LOCKKEY\_UNLOCKED@{GPIO\_LOCK\_LOCKKEY\_UNLOCKED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_LOCK\_LOCKKEY\_UNLOCKED}{GPIO\_LOCK\_LOCKKEY\_UNLOCKED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2001b1496e54cbfbba7fbb6854106fd5} 
\#define GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9110b724acb679ead32a17b49c0ddf6d}{\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+LOCKKEY\+\_\+\+UNLOCKED}} $<$$<$ 0)}

Shifted mode UNLOCKED for GPIO\+\_\+\+LOCK \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga503a1e476a1a739bc9cb14f73c785ff5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT@{GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}}
\index{GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT@{GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}{GPIO\_P\_CTRL\_DRIVEMODE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga503a1e476a1a739bc9cb14f73c785ff5} 
\#define GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3acf44864bb5d377d20bb71be3d614ef}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bb1d59e20ac32b580bd717fdb12c6de}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_CTRL\_DRIVEMODE\_HIGH@{GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}}
\index{GPIO\_P\_CTRL\_DRIVEMODE\_HIGH@{GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}{GPIO\_P\_CTRL\_DRIVEMODE\_HIGH}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bb1d59e20ac32b580bd717fdb12c6de} 
\#define GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+HIGH~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga987ea4a9b33bbe5b84594606ab52cae4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+HIGH}} $<$$<$ 0)}

Shifted mode HIGH for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga852a481958bd326da535e7889bf8a960}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_CTRL\_DRIVEMODE\_LOW@{GPIO\_P\_CTRL\_DRIVEMODE\_LOW}}
\index{GPIO\_P\_CTRL\_DRIVEMODE\_LOW@{GPIO\_P\_CTRL\_DRIVEMODE\_LOW}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_CTRL\_DRIVEMODE\_LOW}{GPIO\_P\_CTRL\_DRIVEMODE\_LOW}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga852a481958bd326da535e7889bf8a960} 
\#define GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOW~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40826b199e82e2f6edddb6718cec3519}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOW}} $<$$<$ 0)}

Shifted mode LOW for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c2b1ff2ec9e7c42ed425699d4c6dda0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST@{GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}}
\index{GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST@{GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}{GPIO\_P\_CTRL\_DRIVEMODE\_LOWEST}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c2b1ff2ec9e7c42ed425699d4c6dda0} 
\#define GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOWEST~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga373dd68b7b152d21c45de138b341f3c1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+LOWEST}} $<$$<$ 0)}

Shifted mode LOWEST for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab7cac1f21956ffa54195ce80f9073325}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD@{GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}}
\index{GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD@{GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}{GPIO\_P\_CTRL\_DRIVEMODE\_STANDARD}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab7cac1f21956ffa54195ce80f9073325} 
\#define GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+STANDARD~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc678717e344dffcf516e8cb4f01418a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+CTRL\+\_\+\+DRIVEMODE\+\_\+\+STANDARD}} $<$$<$ 0)}

Shifted mode STANDARD for GPIO\+\_\+\+P\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59ed311317440728d551e58ef2255145}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_DIN\_DIN\_DEFAULT@{GPIO\_P\_DIN\_DIN\_DEFAULT}}
\index{GPIO\_P\_DIN\_DIN\_DEFAULT@{GPIO\_P\_DIN\_DIN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_DIN\_DIN\_DEFAULT}{GPIO\_P\_DIN\_DIN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59ed311317440728d551e58ef2255145} 
\#define GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa1fbb6ede5379a8fe2041a351db96b17}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DIN\+\_\+\+DIN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DIN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec480928cfff45ce9cd1c3c781c838b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_DOUT\_DOUT\_DEFAULT@{GPIO\_P\_DOUT\_DOUT\_DEFAULT}}
\index{GPIO\_P\_DOUT\_DOUT\_DEFAULT@{GPIO\_P\_DOUT\_DOUT\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_DOUT\_DOUT\_DEFAULT}{GPIO\_P\_DOUT\_DOUT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec480928cfff45ce9cd1c3c781c838b0} 
\#define GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43e578d55a8caa07568f937c544d468e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUT\+\_\+\+DOUT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUT \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga728dc32e87a11a84c8264cdd053fb0c6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT@{GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}}
\index{GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT@{GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}{GPIO\_P\_DOUTCLR\_DOUTCLR\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga728dc32e87a11a84c8264cdd053fb0c6} 
\#define GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2fb67c9cd3834cb8c4f05d064c15d90}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTCLR\+\_\+\+DOUTCLR\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUTCLR \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b475006bdecbe87012fcd821c71f8f4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT@{GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}}
\index{GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT@{GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}{GPIO\_P\_DOUTSET\_DOUTSET\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b475006bdecbe87012fcd821c71f8f4} 
\#define GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga875c29706a23599f3804d2163ed7a05e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTSET\+\_\+\+DOUTSET\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUTSET \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga478695a0d856bf7098213600ea4820fe}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT@{GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}}
\index{GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT@{GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}{GPIO\_P\_DOUTTGL\_DOUTTGL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga478695a0d856bf7098213600ea4820fe} 
\#define GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3e3c7476755e6c52026c88a37e11942}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+DOUTTGL\+\_\+\+DOUTTGL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+DOUTTGL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d6a508cddab05ea97221b074f5f6691}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_DEFAULT@{GPIO\_P\_MODEH\_MODE10\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE10\_DEFAULT@{GPIO\_P\_MODEH\_MODE10\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_DEFAULT}{GPIO\_P\_MODEH\_MODE10\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d6a508cddab05ea97221b074f5f6691} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab966c4af509448d231b36db2bbaa8110}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf59acea9c09686b550fe957c137d65e2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_DISABLED@{GPIO\_P\_MODEH\_MODE10\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE10\_DISABLED@{GPIO\_P\_MODEH\_MODE10\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_DISABLED}{GPIO\_P\_MODEH\_MODE10\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf59acea9c09686b550fe957c137d65e2} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97dcca63c7c65e06ada0bce65428054e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+DISABLED}} $<$$<$ 8)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga002901e56444341ff081aa5ae33b3895}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_INPUT@{GPIO\_P\_MODEH\_MODE10\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE10\_INPUT@{GPIO\_P\_MODEH\_MODE10\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_INPUT}{GPIO\_P\_MODEH\_MODE10\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga002901e56444341ff081aa5ae33b3895} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00400674a21d9a2c7b3feb43a3f398f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUT}} $<$$<$ 8)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b85902f0bb241938a8af2e18214e367}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_INPUTPULL@{GPIO\_P\_MODEH\_MODE10\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE10\_INPUTPULL@{GPIO\_P\_MODEH\_MODE10\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_INPUTPULL}{GPIO\_P\_MODEH\_MODE10\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b85902f0bb241938a8af2e18214e367} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44a470eb7ffb2d93e8548b34dce97006}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULL}} $<$$<$ 8)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e4356bb49a9e049a17d4792c110f8c6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE10\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e4356bb49a9e049a17d4792c110f8c6} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf89f4f8cfaea6b3c95fd0adbc59fff00}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+INPUTPULLFILTER}} $<$$<$ 8)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c0d5b0d8ab936d440a20ffbc77ffa7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_PUSHPULL@{GPIO\_P\_MODEH\_MODE10\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE10\_PUSHPULL@{GPIO\_P\_MODEH\_MODE10\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_PUSHPULL}{GPIO\_P\_MODEH\_MODE10\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c0d5b0d8ab936d440a20ffbc77ffa7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga19102fe5f42ea71a36ed47e207a9286b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULL}} $<$$<$ 8)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43ff921767f8ca400b05a7036dbbc53f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE10\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43ff921767f8ca400b05a7036dbbc53f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e9b2ed908609624366330f06deee090}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 8)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc420ef318b412a7955dd3740bc42cc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDAND@{GPIO\_P\_MODEH\_MODE10\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDAND@{GPIO\_P\_MODEH\_MODE10\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDAND}{GPIO\_P\_MODEH\_MODE10\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc420ef318b412a7955dd3740bc42cc} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab52c18552e09b1751fba05b4e2915858}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDAND}} $<$$<$ 8)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0f337aa2ce2ba4aad5cb8c0393d0e8d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0f337aa2ce2ba4aad5cb8c0393d0e8d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga162d4861022b112f1d3f93f89173e8f8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVE}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a5ad37dc98e371a371b36f6a6dda498}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a5ad37dc98e371a371b36f6a6dda498} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0795e9e4a1f0dd603c8afaf5b185dd81}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae5b79b5865f9ae8d71ee1b8aa56531bc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae5b79b5865f9ae8d71ee1b8aa56531bc} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga49ebd515d1eb33e6c7d7e585a5324a96}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a8063b27e471dbc3c15abc27ecd6ec3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE10\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8a8063b27e471dbc3c15abc27ecd6ec3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9c9e7295e7d3bdb65a3a6211119e93}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4c4a5caf5fc6a2397dc6c024cc8cbcd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE10\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4c4a5caf5fc6a2397dc6c024cc8cbcd} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b21922e1fda5f0f2b8b7294ce87842}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14740833c7e7e739f4a24007a496c463}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga14740833c7e7e739f4a24007a496c463} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2296803b4d1d632ccc7cc464660d75f3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUP}} $<$$<$ 8)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf137955842b391e966a45380b890a66b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE10\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf137955842b391e966a45380b890a66b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa97b5a64ec96ab551aba44e289ac5b60}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53c14bf7f043edb5b2d128d61d73d752}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDOR@{GPIO\_P\_MODEH\_MODE10\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDOR@{GPIO\_P\_MODEH\_MODE10\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDOR}{GPIO\_P\_MODEH\_MODE10\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53c14bf7f043edb5b2d128d61d73d752} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc2f092d04671c094584ba5812d6c2f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDOR}} $<$$<$ 8)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13635a0b7551605f60963384ce3f5bbb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE10\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13635a0b7551605f60963384ce3f5bbb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4db83dad815e1e1ae098645162f704c8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE10\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 8)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadaba0a95ec90dd817817d9f5a1427e4c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_DEFAULT@{GPIO\_P\_MODEH\_MODE11\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE11\_DEFAULT@{GPIO\_P\_MODEH\_MODE11\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_DEFAULT}{GPIO\_P\_MODEH\_MODE11\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadaba0a95ec90dd817817d9f5a1427e4c} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa01c5aa51b83829b625619a48d15763}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46100f49d46e61ba77324538b80bfffb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_DISABLED@{GPIO\_P\_MODEH\_MODE11\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE11\_DISABLED@{GPIO\_P\_MODEH\_MODE11\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_DISABLED}{GPIO\_P\_MODEH\_MODE11\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46100f49d46e61ba77324538b80bfffb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae72ee73b7c8f7894ccb9f4f2472f8224}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+DISABLED}} $<$$<$ 12)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2274dceef0988013764bb136ac1e638}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_INPUT@{GPIO\_P\_MODEH\_MODE11\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE11\_INPUT@{GPIO\_P\_MODEH\_MODE11\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_INPUT}{GPIO\_P\_MODEH\_MODE11\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2274dceef0988013764bb136ac1e638} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga88e52ed12baa1f1ec6d3ad8aa8d95957}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUT}} $<$$<$ 12)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35c62089e64598b4daa01c04fec8daf1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_INPUTPULL@{GPIO\_P\_MODEH\_MODE11\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE11\_INPUTPULL@{GPIO\_P\_MODEH\_MODE11\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_INPUTPULL}{GPIO\_P\_MODEH\_MODE11\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35c62089e64598b4daa01c04fec8daf1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2799c7e7d32aacdd764c1428d1b8f38d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULL}} $<$$<$ 12)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9044cc7ba44ffda1cfa1c6011b533f7f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE11\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9044cc7ba44ffda1cfa1c6011b533f7f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95606a5c9c553dc7e94b1baef75bb02d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+INPUTPULLFILTER}} $<$$<$ 12)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2477b2a21d6cf5e0bd3cb468be02e28}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_PUSHPULL@{GPIO\_P\_MODEH\_MODE11\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE11\_PUSHPULL@{GPIO\_P\_MODEH\_MODE11\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_PUSHPULL}{GPIO\_P\_MODEH\_MODE11\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2477b2a21d6cf5e0bd3cb468be02e28} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b3d7fc61f100318ecec5c6d1ccc4a8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULL}} $<$$<$ 12)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacafc952fc456c9ff1bfad9a5bedf9222}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE11\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacafc952fc456c9ff1bfad9a5bedf9222} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa93eb6a2882404d6ba30e62205c54165}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 12)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0c69db1bacbaa4a38cfcab34289992}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDAND@{GPIO\_P\_MODEH\_MODE11\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDAND@{GPIO\_P\_MODEH\_MODE11\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDAND}{GPIO\_P\_MODEH\_MODE11\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0c69db1bacbaa4a38cfcab34289992} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2559807e1e32f4e8429c71037117fc2a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDAND}} $<$$<$ 12)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fc690775073227b9bca881ee6ae76e8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fc690775073227b9bca881ee6ae76e8} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga79e328606a0d6789ccdf96b059b1ff1a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVE}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga564cf7f441d71c2f594c687bb77d46d1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga564cf7f441d71c2f594c687bb77d46d1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f654a129bdb14c3244d1ef718a1e4a8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9d80794273e54ee0865554591bc4c4c1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9d80794273e54ee0865554591bc4c4c1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada4e9eeaae7956aa80c6a35f2d79b0e5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf712218fd1efa11e81d43cf86954804}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE11\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf712218fd1efa11e81d43cf86954804} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga560af7c2b8efb53217246acb34c30394}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf2ef9e8686508e3023b06122c8ec5ef1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE11\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf2ef9e8686508e3023b06122c8ec5ef1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a103b5915d8ae1614e7eb97d7abbe23}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c87cbde04ab574665ce866f913c9765}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c87cbde04ab574665ce866f913c9765} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga653292ed3cb6603c331348f9cbc29fc5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUP}} $<$$<$ 12)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae5908453a7239c5bf81a98f9008db13b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE11\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae5908453a7239c5bf81a98f9008db13b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga862ae7421bf76b340e370f69804031f8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba352961a8230e68e8bffa79e22ed2cb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDOR@{GPIO\_P\_MODEH\_MODE11\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDOR@{GPIO\_P\_MODEH\_MODE11\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDOR}{GPIO\_P\_MODEH\_MODE11\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba352961a8230e68e8bffa79e22ed2cb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga754e2cda6d853191b3b34ac861e019c4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDOR}} $<$$<$ 12)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2ae9142c8c5191c3336fe4a27c4c6d67}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE11\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2ae9142c8c5191c3336fe4a27c4c6d67} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac51c3f9d90a57888d35b0cc152f5f40e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE11\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 12)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga66ba061aef2bab62daa22ecc3674d9d6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_DEFAULT@{GPIO\_P\_MODEH\_MODE12\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE12\_DEFAULT@{GPIO\_P\_MODEH\_MODE12\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_DEFAULT}{GPIO\_P\_MODEH\_MODE12\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga66ba061aef2bab62daa22ecc3674d9d6} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b2967fe5024db1ac99cd5d34a3b9de4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga36eb965db60aaad0e25c79fa6311d5ba}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_DISABLED@{GPIO\_P\_MODEH\_MODE12\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE12\_DISABLED@{GPIO\_P\_MODEH\_MODE12\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_DISABLED}{GPIO\_P\_MODEH\_MODE12\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga36eb965db60aaad0e25c79fa6311d5ba} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab89353c2a95c5838242482278f5c2517}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+DISABLED}} $<$$<$ 16)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed13b44b5e2e33ab1c9f76f70dfc51e1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_INPUT@{GPIO\_P\_MODEH\_MODE12\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE12\_INPUT@{GPIO\_P\_MODEH\_MODE12\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_INPUT}{GPIO\_P\_MODEH\_MODE12\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed13b44b5e2e33ab1c9f76f70dfc51e1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ae9dda4464267b36a01193836383299}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUT}} $<$$<$ 16)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6972e727913a38925462686751602f0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_INPUTPULL@{GPIO\_P\_MODEH\_MODE12\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE12\_INPUTPULL@{GPIO\_P\_MODEH\_MODE12\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_INPUTPULL}{GPIO\_P\_MODEH\_MODE12\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6972e727913a38925462686751602f0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27d71256f80312e431ecba0377c3e477}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULL}} $<$$<$ 16)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a29f0e3c8e07721d5b85842638594eb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE12\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a29f0e3c8e07721d5b85842638594eb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ba78b0afe5830ceeb171ccbdd952f9f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+INPUTPULLFILTER}} $<$$<$ 16)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee8f5584a9e185561638ec44191cf433}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_PUSHPULL@{GPIO\_P\_MODEH\_MODE12\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE12\_PUSHPULL@{GPIO\_P\_MODEH\_MODE12\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_PUSHPULL}{GPIO\_P\_MODEH\_MODE12\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaee8f5584a9e185561638ec44191cf433} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac95bd4b773a6560e02643f3cdc00ecdd}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULL}} $<$$<$ 16)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b815e9ec1ca941ad3bb660d4de5999d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE12\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b815e9ec1ca941ad3bb660d4de5999d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6b5b74355395e538d761ba9ae88905de}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 16)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga238bcca157f45b285921221eeff2d3a3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDAND@{GPIO\_P\_MODEH\_MODE12\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDAND@{GPIO\_P\_MODEH\_MODE12\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDAND}{GPIO\_P\_MODEH\_MODE12\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga238bcca157f45b285921221eeff2d3a3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa84e2ffa445a367a9c6a617b8009f676}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDAND}} $<$$<$ 16)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb08b4361880d8cc7764d055c4413705}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafb08b4361880d8cc7764d055c4413705} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8ada490fb760bec42588d88637a1f92a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVE}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad10810305787564788b83a6ffabdfffb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad10810305787564788b83a6ffabdfffb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadbc38539e39e48571fff60831f2c299}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6b44d0dfaeb9d7cd14746a11494e27d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf6b44d0dfaeb9d7cd14746a11494e27d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga74e7f4854ff0df4d19eb7deadc770570}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc806cf9236da0bedfa1c9d8fd6baf83}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE12\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc806cf9236da0bedfa1c9d8fd6baf83} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga34f13a7464755144eca1152a81d5d32a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3c8bf0d7426d572168ef8c6668a15ec0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE12\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3c8bf0d7426d572168ef8c6668a15ec0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga27182d67debafb451c1e5546e090aec3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac7aae8896f0f7e8d783c540cc1a052b7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac7aae8896f0f7e8d783c540cc1a052b7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga285f71bb114673d05f127d41805a9532}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUP}} $<$$<$ 16)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga269f54a57bdfd814b8c44963151c190e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE12\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga269f54a57bdfd814b8c44963151c190e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga700926bd10787b33c069d45980a9e0de}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24377eee26e43fad1221ea2934e09999}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDOR@{GPIO\_P\_MODEH\_MODE12\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDOR@{GPIO\_P\_MODEH\_MODE12\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDOR}{GPIO\_P\_MODEH\_MODE12\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24377eee26e43fad1221ea2934e09999} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga159a95d8f43ce310205512420eadee3f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDOR}} $<$$<$ 16)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6f388d54df079b5cc953ae50698d414}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE12\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad6f388d54df079b5cc953ae50698d414} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadd3addb609f18a1e39f51bcaad4be74d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE12\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 16)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c2aad181a10632c0f48eb7395b14ecc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_DEFAULT@{GPIO\_P\_MODEH\_MODE13\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE13\_DEFAULT@{GPIO\_P\_MODEH\_MODE13\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_DEFAULT}{GPIO\_P\_MODEH\_MODE13\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c2aad181a10632c0f48eb7395b14ecc} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6bed743d3e11a66c6c9b7188b80f4823}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga23f56f3188c61b28a9bfef109c620652}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_DISABLED@{GPIO\_P\_MODEH\_MODE13\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE13\_DISABLED@{GPIO\_P\_MODEH\_MODE13\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_DISABLED}{GPIO\_P\_MODEH\_MODE13\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga23f56f3188c61b28a9bfef109c620652} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ca6ee56e4818146d6f740997fb0bec0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+DISABLED}} $<$$<$ 20)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70a60f582906c2bc5831d7bcaf1ad1ff}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_INPUT@{GPIO\_P\_MODEH\_MODE13\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE13\_INPUT@{GPIO\_P\_MODEH\_MODE13\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_INPUT}{GPIO\_P\_MODEH\_MODE13\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70a60f582906c2bc5831d7bcaf1ad1ff} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga833016eb8cad1f44fe6d82a558ed2673}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUT}} $<$$<$ 20)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f301f406f50d9e3bf4775966814292a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_INPUTPULL@{GPIO\_P\_MODEH\_MODE13\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE13\_INPUTPULL@{GPIO\_P\_MODEH\_MODE13\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_INPUTPULL}{GPIO\_P\_MODEH\_MODE13\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3f301f406f50d9e3bf4775966814292a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6c8202ece40cd4d3f33df98fd8e6084}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULL}} $<$$<$ 20)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga211d2d03bc9ce4770cd5c42ec35df50c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE13\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga211d2d03bc9ce4770cd5c42ec35df50c} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga512f595d0d27f26ce73a689d00ca279f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+INPUTPULLFILTER}} $<$$<$ 20)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbe36eaf2abe48d261e0893b34346fe}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_PUSHPULL@{GPIO\_P\_MODEH\_MODE13\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE13\_PUSHPULL@{GPIO\_P\_MODEH\_MODE13\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_PUSHPULL}{GPIO\_P\_MODEH\_MODE13\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabbbe36eaf2abe48d261e0893b34346fe} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3a2a784de04bb4af1aa846562d90e68}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULL}} $<$$<$ 20)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6d0a9a968fb7d02a6f7e9d581ad03f5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE13\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6d0a9a968fb7d02a6f7e9d581ad03f5} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabd9ed816ec9e7a6af8eee29ad8e0dba1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 20)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf72d86854f24e52f78a0eb6469c76813}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDAND@{GPIO\_P\_MODEH\_MODE13\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDAND@{GPIO\_P\_MODEH\_MODE13\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDAND}{GPIO\_P\_MODEH\_MODE13\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf72d86854f24e52f78a0eb6469c76813} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga45699178512b7263399e82a8191139a4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDAND}} $<$$<$ 20)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0cf7b615075d3b9d9246ce64ed1c6a2c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0cf7b615075d3b9d9246ce64ed1c6a2c} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8aa57cc740dc3ec28c2bbbcccd1e22ff}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVE}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf5836b33e6cede65eede42ec0832adb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf5836b33e6cede65eede42ec0832adb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6cdb1a2564dcb35dd821eb7f1692c59c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96eb89d76b646e3783a00645a16027f7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga96eb89d76b646e3783a00645a16027f7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d3146e8e64df49a1391024433cf9e5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6930e5227b7f3e653e414be5b004f24a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE13\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6930e5227b7f3e653e414be5b004f24a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa3cc7dd28fd72fb6de9209a530d56eb0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6df043c650b1a8eaf6ae14c51b7a1e7d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE13\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6df043c650b1a8eaf6ae14c51b7a1e7d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed413f5ecb1bd54c880a28c4a39e4d7c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae44f78c4a6e35eec4a38a6acecd9c6f5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae44f78c4a6e35eec4a38a6acecd9c6f5} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f58157f5917f810ca45a38eeb2d937}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUP}} $<$$<$ 20)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0867a4e3b69ff54cbef23cf26a884b53}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE13\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0867a4e3b69ff54cbef23cf26a884b53} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08cd573ac46e83f8647bdbb892447ef4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4954ee15d51a4ccbab97820ae18e9209}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDOR@{GPIO\_P\_MODEH\_MODE13\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDOR@{GPIO\_P\_MODEH\_MODE13\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDOR}{GPIO\_P\_MODEH\_MODE13\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4954ee15d51a4ccbab97820ae18e9209} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaa57a9854c2b8c1b64c74a5a74418e52}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDOR}} $<$$<$ 20)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga064320ce148f7cfc7af231db164359b5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE13\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga064320ce148f7cfc7af231db164359b5} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga54e312aebd93d6ad4fda3cf3c814afe3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE13\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 20)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad64aff8312f53439f3f6c95e0f35224f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_DEFAULT@{GPIO\_P\_MODEH\_MODE14\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE14\_DEFAULT@{GPIO\_P\_MODEH\_MODE14\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_DEFAULT}{GPIO\_P\_MODEH\_MODE14\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad64aff8312f53439f3f6c95e0f35224f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaf530d5798eb74f9e340ea400d37c4c5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga069134a82e98b51ecc145085d7d957fc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_DISABLED@{GPIO\_P\_MODEH\_MODE14\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE14\_DISABLED@{GPIO\_P\_MODEH\_MODE14\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_DISABLED}{GPIO\_P\_MODEH\_MODE14\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga069134a82e98b51ecc145085d7d957fc} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec09de3335b1143e3c23c8260ba34f2b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+DISABLED}} $<$$<$ 24)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e88256821746736f289545b96737ca6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_INPUT@{GPIO\_P\_MODEH\_MODE14\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE14\_INPUT@{GPIO\_P\_MODEH\_MODE14\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_INPUT}{GPIO\_P\_MODEH\_MODE14\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e88256821746736f289545b96737ca6} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4d46cf568ad55bb0198df212ab51b2ad}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUT}} $<$$<$ 24)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8ffa3ded8dc7df1b79723f310014431}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_INPUTPULL@{GPIO\_P\_MODEH\_MODE14\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE14\_INPUTPULL@{GPIO\_P\_MODEH\_MODE14\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_INPUTPULL}{GPIO\_P\_MODEH\_MODE14\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8ffa3ded8dc7df1b79723f310014431} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga039f0f6f5bc49f0374b9953066f2935a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULL}} $<$$<$ 24)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9d7614a2e7e8d07adcb5acbb33767f1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE14\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9d7614a2e7e8d07adcb5acbb33767f1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf0d7dc83713e3d8e96eded2d75945103}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+INPUTPULLFILTER}} $<$$<$ 24)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26f7e5afed695fda0d8da0e745fb2679}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_PUSHPULL@{GPIO\_P\_MODEH\_MODE14\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE14\_PUSHPULL@{GPIO\_P\_MODEH\_MODE14\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_PUSHPULL}{GPIO\_P\_MODEH\_MODE14\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26f7e5afed695fda0d8da0e745fb2679} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2ae68ecd4feab15b9910ca05340fc07}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULL}} $<$$<$ 24)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba27dab2db1932f71e76a009e0384700}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE14\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba27dab2db1932f71e76a009e0384700} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga82758106519b42233fa74669abf0b9f7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 24)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga90c842d2994cdcd2133dc2c2658d2c07}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDAND@{GPIO\_P\_MODEH\_MODE14\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDAND@{GPIO\_P\_MODEH\_MODE14\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDAND}{GPIO\_P\_MODEH\_MODE14\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga90c842d2994cdcd2133dc2c2658d2c07} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga72323b657df2c8b16a690aef2c25d970}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDAND}} $<$$<$ 24)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga565d9cac6b26224fa616e0f5d3cabbaf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga565d9cac6b26224fa616e0f5d3cabbaf} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3469c00a867efc4c3841aab4e9bf84b0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVE}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0eeb73aa2384e3b7fe9855aeee1fa2ab}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0eeb73aa2384e3b7fe9855aeee1fa2ab} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39bac21d9a762a2d294959edf590ffdc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3329b513a37ec1372c7a2ee71df457f2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3329b513a37ec1372c7a2ee71df457f2} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0bef09ca35f1dff5e2a5ad1e06c4e49}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a07088859ab2b5df6d81b8149356d9e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE14\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a07088859ab2b5df6d81b8149356d9e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga428235abf2947acd48926eec790bcfd9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga57598e0297f96d7664b0f3e4a80aefa5}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE14\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga57598e0297f96d7664b0f3e4a80aefa5} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95d3ca8db8c7dda4761ed47292d5a8fb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c7cfe3be243e6db9e4a4ab4db6fe0fc}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c7cfe3be243e6db9e4a4ab4db6fe0fc} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f62d7b6a007282b3cb80efe98165df3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUP}} $<$$<$ 24)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae247a4b989a19f554ae40765c363e58a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE14\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae247a4b989a19f554ae40765c363e58a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb9dfbe6a2d10d86aac45bcd9482e0b9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e149ac22d4435781e780916e339f4f8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDOR@{GPIO\_P\_MODEH\_MODE14\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDOR@{GPIO\_P\_MODEH\_MODE14\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDOR}{GPIO\_P\_MODEH\_MODE14\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e149ac22d4435781e780916e339f4f8} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2bb4a2b1aae7e07560bfa20352c00ed1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDOR}} $<$$<$ 24)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac99a803e1022a7d45fd6bf401ab3df2c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE14\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac99a803e1022a7d45fd6bf401ab3df2c} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c33339f66cb76651948d38cdcaeb0b8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE14\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 24)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf2cb14320f07db9f520907f2d1b583c0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_DEFAULT@{GPIO\_P\_MODEH\_MODE15\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE15\_DEFAULT@{GPIO\_P\_MODEH\_MODE15\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_DEFAULT}{GPIO\_P\_MODEH\_MODE15\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf2cb14320f07db9f520907f2d1b583c0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d94bd18b1ebe6b344bb9f6e5e80cc8f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5ee93a527ef4ce79761e002b8bec6f74}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_DISABLED@{GPIO\_P\_MODEH\_MODE15\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE15\_DISABLED@{GPIO\_P\_MODEH\_MODE15\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_DISABLED}{GPIO\_P\_MODEH\_MODE15\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5ee93a527ef4ce79761e002b8bec6f74} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga173edc75a8aa8e57d29b5847e7f9f620}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+DISABLED}} $<$$<$ 28)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ead9529f05bd12f6a5aaa51ce1027c2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_INPUT@{GPIO\_P\_MODEH\_MODE15\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE15\_INPUT@{GPIO\_P\_MODEH\_MODE15\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_INPUT}{GPIO\_P\_MODEH\_MODE15\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7ead9529f05bd12f6a5aaa51ce1027c2} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b71e43781b7089e3a56eda444b7dbb3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUT}} $<$$<$ 28)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8853f0a0bf842a84eac881306f0d00ef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_INPUTPULL@{GPIO\_P\_MODEH\_MODE15\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE15\_INPUTPULL@{GPIO\_P\_MODEH\_MODE15\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_INPUTPULL}{GPIO\_P\_MODEH\_MODE15\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8853f0a0bf842a84eac881306f0d00ef} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a3c8f8d97c52a9df9a18d881f3d494f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULL}} $<$$<$ 28)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga692f276c2568ff63abda407df5ee7af9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE15\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga692f276c2568ff63abda407df5ee7af9} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6a553787786e8ece75746347adc40b44}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+INPUTPULLFILTER}} $<$$<$ 28)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb281dc05813a7497935c392cc225be1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_PUSHPULL@{GPIO\_P\_MODEH\_MODE15\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE15\_PUSHPULL@{GPIO\_P\_MODEH\_MODE15\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_PUSHPULL}{GPIO\_P\_MODEH\_MODE15\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb281dc05813a7497935c392cc225be1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec2771e35fc19ced2416b8169150c290}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULL}} $<$$<$ 28)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee316dea6654ccf9978c2b8bb6e7eff}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE15\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacee316dea6654ccf9978c2b8bb6e7eff} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa879acfb5058a9c715497138d189ebe0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 28)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a59ae95b541a5096f9cb66ea65edb80}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDAND@{GPIO\_P\_MODEH\_MODE15\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDAND@{GPIO\_P\_MODEH\_MODE15\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDAND}{GPIO\_P\_MODEH\_MODE15\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9a59ae95b541a5096f9cb66ea65edb80} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc108b06c790ce092f800814aa3899a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDAND}} $<$$<$ 28)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e5dc66c26adc161b7d5c3b07b1d58fa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e5dc66c26adc161b7d5c3b07b1d58fa} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd8a89734fa31ba5ba779f07bcc9a543}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVE}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa8650d8d73c108432473488b0201ca11}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa8650d8d73c108432473488b0201ca11} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5b7dbef03d30c5179f86eb98aae08dcb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b09a93dc93aa8510622f1aaeba99f0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga87b09a93dc93aa8510622f1aaeba99f0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c4cfb845abfb53b5889c881567500b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf23af8e05a98f919366234050e7bd186}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE15\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf23af8e05a98f919366234050e7bd186} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac1ef217ca32f4963505a4c235f24d1e8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc063416547959d2511647974c8b9b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE15\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6fc063416547959d2511647974c8b9b0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2444b7319f7a878404ede466e2ae6c04}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga097b90d38fa50ec3b77784ef98daaa09}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga097b90d38fa50ec3b77784ef98daaa09} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fe989ee68a0cea63fac0ccfac57a4b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUP}} $<$$<$ 28)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a1c112de646c962d4a161f6fba0d5b0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE15\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0a1c112de646c962d4a161f6fba0d5b0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3e5fc6a40838bd1a420b3e0a6b27b300}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f995d132feb3d030042f9cc5613067b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDOR@{GPIO\_P\_MODEH\_MODE15\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDOR@{GPIO\_P\_MODEH\_MODE15\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDOR}{GPIO\_P\_MODEH\_MODE15\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f995d132feb3d030042f9cc5613067b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9bc195e4b8823602dfcc6ef69d614f0f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDOR}} $<$$<$ 28)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bdb1058d1e37df8dab678f922783d88}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE15\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bdb1058d1e37df8dab678f922783d88} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab8f79dad8822ea59687ff01f83b9d030}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE15\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 28)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf48802e44e46a70fb34742a8871fe40b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_DEFAULT@{GPIO\_P\_MODEH\_MODE8\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE8\_DEFAULT@{GPIO\_P\_MODEH\_MODE8\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_DEFAULT}{GPIO\_P\_MODEH\_MODE8\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf48802e44e46a70fb34742a8871fe40b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa941ecabae98ce86aff0df7026b34a76}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad678a1cf89caf54ecbc31d85685cd90e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_DISABLED@{GPIO\_P\_MODEH\_MODE8\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE8\_DISABLED@{GPIO\_P\_MODEH\_MODE8\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_DISABLED}{GPIO\_P\_MODEH\_MODE8\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad678a1cf89caf54ecbc31d85685cd90e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaed5f9bfc0cf27ec842cd6a349b8c87f4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+DISABLED}} $<$$<$ 0)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2397baf777e76bc886c95bd746ba7f53}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_INPUT@{GPIO\_P\_MODEH\_MODE8\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE8\_INPUT@{GPIO\_P\_MODEH\_MODE8\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_INPUT}{GPIO\_P\_MODEH\_MODE8\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2397baf777e76bc886c95bd746ba7f53} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7cb757eeb7ea29c1a39b7cdec12e9cb5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUT}} $<$$<$ 0)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3b582b7d6b57e17ba77c315827de13b1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_INPUTPULL@{GPIO\_P\_MODEH\_MODE8\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE8\_INPUTPULL@{GPIO\_P\_MODEH\_MODE8\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_INPUTPULL}{GPIO\_P\_MODEH\_MODE8\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3b582b7d6b57e17ba77c315827de13b1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga28f4ab9266f73aea2cdfa9245f1ef717}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULL}} $<$$<$ 0)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b2429fbddfbeeb66556964ae183db0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE8\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab5b2429fbddfbeeb66556964ae183db0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b2da72bf03f4f25a9abc83d605831d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+INPUTPULLFILTER}} $<$$<$ 0)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7857c6bb78bad8cbec81ee2894509fc8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_PUSHPULL@{GPIO\_P\_MODEH\_MODE8\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE8\_PUSHPULL@{GPIO\_P\_MODEH\_MODE8\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_PUSHPULL}{GPIO\_P\_MODEH\_MODE8\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7857c6bb78bad8cbec81ee2894509fc8} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae56e188fc33386cb496c35e0d53ff050}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULL}} $<$$<$ 0)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b09361c419467b42b489ec1ce78b543}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE8\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b09361c419467b42b489ec1ce78b543} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa864392e40eacffac61e458e0be0fb50}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 0)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a8be1bb66924ee5a201ff678d654e33}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDAND@{GPIO\_P\_MODEH\_MODE8\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDAND@{GPIO\_P\_MODEH\_MODE8\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDAND}{GPIO\_P\_MODEH\_MODE8\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a8be1bb66924ee5a201ff678d654e33} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeec7149074a8755ce424fa9747626fbc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDAND}} $<$$<$ 0)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f3ac7a0015674174e7ad9f87ddd16e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f3ac7a0015674174e7ad9f87ddd16e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e5578325c4f94f1113dabb39781cb8f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVE}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0d57a6feab6033b1f857dcab6d2d2d16}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0d57a6feab6033b1f857dcab6d2d2d16} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1b5353afedbffc138579e92e617a9f17}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c1bd7912f30584a667832179982a53b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c1bd7912f30584a667832179982a53b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga50b9a0ac0e84496b1c408313db5491a1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65c44ce056c2f2b7325b6f2b6e293497}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE8\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga65c44ce056c2f2b7325b6f2b6e293497} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac28e51ed7d8b19f2b9fafb6a743b8dfc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae227c4cb0d53ffd69248953e4390c4ff}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE8\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae227c4cb0d53ffd69248953e4390c4ff} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga892a5e1d981daecf6eaf22cd43819aaa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cf7d7706ae2cef8f802ccd4997f60a2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cf7d7706ae2cef8f802ccd4997f60a2} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a6796b9d0a26b814b60a7bf75f36fbc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUP}} $<$$<$ 0)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e88a2d51e0fac58a5df49eda97b6719}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE8\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e88a2d51e0fac58a5df49eda97b6719} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga93edc35a95846dcaef8e11f5a2a6b805}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35eaad5d5b8914824dcafeed6b861642}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDOR@{GPIO\_P\_MODEH\_MODE8\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDOR@{GPIO\_P\_MODEH\_MODE8\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDOR}{GPIO\_P\_MODEH\_MODE8\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga35eaad5d5b8914824dcafeed6b861642} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf907acdf10ae414cb46904c6ea993c5f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDOR}} $<$$<$ 0)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9123ea4f57593fc9d11731881ae387c3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE8\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9123ea4f57593fc9d11731881ae387c3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab6725b239909a3527fbe87023ebf1b88}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE8\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 0)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6f233012a07a40e573f0e63d79519674}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_DEFAULT@{GPIO\_P\_MODEH\_MODE9\_DEFAULT}}
\index{GPIO\_P\_MODEH\_MODE9\_DEFAULT@{GPIO\_P\_MODEH\_MODE9\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_DEFAULT}{GPIO\_P\_MODEH\_MODE9\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6f233012a07a40e573f0e63d79519674} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf327b43ac38d3c75893997b5a05584a6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga22efa1b85615d04e6eabc8aa26c3eaf0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_DISABLED@{GPIO\_P\_MODEH\_MODE9\_DISABLED}}
\index{GPIO\_P\_MODEH\_MODE9\_DISABLED@{GPIO\_P\_MODEH\_MODE9\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_DISABLED}{GPIO\_P\_MODEH\_MODE9\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga22efa1b85615d04e6eabc8aa26c3eaf0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8c10422b894ae67d9bb15d6add9aaee}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+DISABLED}} $<$$<$ 4)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_INPUT@{GPIO\_P\_MODEH\_MODE9\_INPUT}}
\index{GPIO\_P\_MODEH\_MODE9\_INPUT@{GPIO\_P\_MODEH\_MODE9\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_INPUT}{GPIO\_P\_MODEH\_MODE9\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac4e4976b77a5b6378de160ce2fbcef76}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUT}} $<$$<$ 4)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1cd555bb7f56ccb8e7d6c144aaaed9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_INPUTPULL@{GPIO\_P\_MODEH\_MODE9\_INPUTPULL}}
\index{GPIO\_P\_MODEH\_MODE9\_INPUTPULL@{GPIO\_P\_MODEH\_MODE9\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_INPUTPULL}{GPIO\_P\_MODEH\_MODE9\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf1cd555bb7f56ccb8e7d6c144aaaed9} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32a6d1941316fc613b7d6d86703a3442}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULL}} $<$$<$ 4)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70943051b0a140c1c8f04c1e0a84365c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER@{GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}{GPIO\_P\_MODEH\_MODE9\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga70943051b0a140c1c8f04c1e0a84365c} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga438f79e9734a0501b02a418854b2adab}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+INPUTPULLFILTER}} $<$$<$ 4)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa9696e58fffed310d4f7ba42bc139f25}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_PUSHPULL@{GPIO\_P\_MODEH\_MODE9\_PUSHPULL}}
\index{GPIO\_P\_MODEH\_MODE9\_PUSHPULL@{GPIO\_P\_MODEH\_MODE9\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_PUSHPULL}{GPIO\_P\_MODEH\_MODE9\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa9696e58fffed310d4f7ba42bc139f25} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5219b68d0255ee700f8c5424e0a4436c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULL}} $<$$<$ 4)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac0948060c5696b447d3e3ab79da0837}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE@{GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}{GPIO\_P\_MODEH\_MODE9\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaac0948060c5696b447d3e3ab79da0837} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga24c7acce90f1686e89bd0dda8e17b5dc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 4)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga11b6880ea4fcbe52a6f03acc8ccac0e7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDAND@{GPIO\_P\_MODEH\_MODE9\_WIREDAND}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDAND@{GPIO\_P\_MODEH\_MODE9\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDAND}{GPIO\_P\_MODEH\_MODE9\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga11b6880ea4fcbe52a6f03acc8ccac0e7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf96519bdc847a360af5f899acda1a36c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDAND}} $<$$<$ 4)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga103e83086ed48cba89c7de84f60be4fd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga103e83086ed48cba89c7de84f60be4fd} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad4dfc3e797a71dd62722695bb30dd426}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVE}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga312cbb721468821a29cbb8521becaaef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga312cbb721468821a29cbb8521becaaef} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga33e6b039fe4d71c4d414fd8680403392}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43999c4dc5a16e85e497a93d73bbb81f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43999c4dc5a16e85e497a93d73bbb81f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e781205b4bd71d83f117748b29f5795}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3032094f3ee2388ba17a6f0f53a31112}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEH\_MODE9\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3032094f3ee2388ba17a6f0f53a31112} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7128535bfe9540e26fc0f37ac329686d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9cabbb996e746cac0b4c51aec151040d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}{GPIO\_P\_MODEH\_MODE9\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9cabbb996e746cac0b4c51aec151040d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga519745bc06c96ed1ace1765bf1f12b66}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafa903471c5b408032f301441f92ed089}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP@{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafa903471c5b408032f301441f92ed089} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe2a5dbd385a9d18104643c2989da81e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUP}} $<$$<$ 4)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6545e6bbd3f070b670b75d970529435e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEH\_MODE9\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6545e6bbd3f070b670b75d970529435e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e52b28d48bbcab3aacd7cb766ddabdf}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga919bc120fd46d9b07cce4a7ca6d94dd7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDOR@{GPIO\_P\_MODEH\_MODE9\_WIREDOR}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDOR@{GPIO\_P\_MODEH\_MODE9\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDOR}{GPIO\_P\_MODEH\_MODE9\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga919bc120fd46d9b07cce4a7ca6d94dd7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c33bddfcb7d61e398eaba955788fce2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDOR}} $<$$<$ 4)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada2c79fed12cd74a2776d4ea750f35d4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN@{GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}{GPIO\_P\_MODEH\_MODE9\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada2c79fed12cd74a2776d4ea750f35d4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadae98c8b944f71e27909f276c6c0e09}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEH\+\_\+\+MODE9\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 4)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEH \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadff88531759aabaf2feb03d8727af1b8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_DEFAULT@{GPIO\_P\_MODEL\_MODE0\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE0\_DEFAULT@{GPIO\_P\_MODEL\_MODE0\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_DEFAULT}{GPIO\_P\_MODEL\_MODE0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadff88531759aabaf2feb03d8727af1b8} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43feac9085330e17a2bcfb85ad7a8f21}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedd6aaa093a0a6cada17c352900e49e1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_DISABLED@{GPIO\_P\_MODEL\_MODE0\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE0\_DISABLED@{GPIO\_P\_MODEL\_MODE0\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_DISABLED}{GPIO\_P\_MODEL\_MODE0\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedd6aaa093a0a6cada17c352900e49e1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa6c8a10477eb7923f05deeaeab89436c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+DISABLED}} $<$$<$ 0)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga546f244cd622a2aa2af2bdb34a524648}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_INPUT@{GPIO\_P\_MODEL\_MODE0\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE0\_INPUT@{GPIO\_P\_MODEL\_MODE0\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_INPUT}{GPIO\_P\_MODEL\_MODE0\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga546f244cd622a2aa2af2bdb34a524648} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37dc60b39ff058b291a06ee627ca6c6b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUT}} $<$$<$ 0)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad903a31d9b6cf1ab4eb820ad7599de8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_INPUTPULL@{GPIO\_P\_MODEL\_MODE0\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE0\_INPUTPULL@{GPIO\_P\_MODEL\_MODE0\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_INPUTPULL}{GPIO\_P\_MODEL\_MODE0\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaad903a31d9b6cf1ab4eb820ad7599de8} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga136ddf845c159b412e2699f137b284dc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULL}} $<$$<$ 0)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5fa8ca53b2d2f7a75da474ed02a6c384}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE0\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5fa8ca53b2d2f7a75da474ed02a6c384} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad3847113bdda2d633e44f6ae0016a015}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+INPUTPULLFILTER}} $<$$<$ 0)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0baa695749973a063423f79939a75225}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_PUSHPULL@{GPIO\_P\_MODEL\_MODE0\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE0\_PUSHPULL@{GPIO\_P\_MODEL\_MODE0\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_PUSHPULL}{GPIO\_P\_MODEL\_MODE0\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0baa695749973a063423f79939a75225} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e647ba1930419cbcb07788e7b4bae05}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULL}} $<$$<$ 0)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf3e7354ba4bd687d7e6f3ccf3760152d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE0\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf3e7354ba4bd687d7e6f3ccf3760152d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac658f676c807c7e550c47c05a2400e4f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 0)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab90227653b22af5eaddd400f24389088}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDAND@{GPIO\_P\_MODEL\_MODE0\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDAND@{GPIO\_P\_MODEL\_MODE0\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDAND}{GPIO\_P\_MODEL\_MODE0\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab90227653b22af5eaddd400f24389088} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37a8f1a8f065e73086d2e11f98199b75}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDAND}} $<$$<$ 0)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97b9e3a21b1de0b0d3659a8233c26868}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga97b9e3a21b1de0b0d3659a8233c26868} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9301226912b0b3902a6371be103b8722}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVE}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa58f7cab256644fcdf8df5a5b6f13266}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa58f7cab256644fcdf8df5a5b6f13266} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9780362b843280065c164e4a4185822a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1bf072552934a27708d727360beb74a2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1bf072552934a27708d727360beb74a2} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga58be084aaf60d2815c904cb8832a6f63}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9564ba9ec8329787d85663f306f7159b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE0\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9564ba9ec8329787d85663f306f7159b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5dbd3b7fd066dc694c0c027d55982004}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ed3212a9a976e8e8f837c3d9eb2edd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE0\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05ed3212a9a976e8e8f837c3d9eb2edd} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2804add7de5d7ccebe1d04a3dec48671}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaff905034aa9b1fbe3af6513b1fdddb3d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaff905034aa9b1fbe3af6513b1fdddb3d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa42fa31f3adf22164127ce320fe9ea03}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUP}} $<$$<$ 0)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga81a9f949feedc40e73c5b9ce6cd05315}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE0\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga81a9f949feedc40e73c5b9ce6cd05315} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf4d89551bb5c8eaf069a7b6b4d41b30a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 0)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecd118ca736176de6f3626bbaff3beeb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDOR@{GPIO\_P\_MODEL\_MODE0\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDOR@{GPIO\_P\_MODEL\_MODE0\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDOR}{GPIO\_P\_MODEL\_MODE0\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecd118ca736176de6f3626bbaff3beeb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0134285db0a27d8922d2fe5fff79e5a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDOR}} $<$$<$ 0)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga331f8e0a22487ccce2693c209f949bfb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE0\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga331f8e0a22487ccce2693c209f949bfb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaebe5bfd0a5338776a7fbfb6ac70a0a18}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE0\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 0)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa0e131e0c18b1eeb336192f0c4ec6236}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_DEFAULT@{GPIO\_P\_MODEL\_MODE1\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE1\_DEFAULT@{GPIO\_P\_MODEL\_MODE1\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_DEFAULT}{GPIO\_P\_MODEL\_MODE1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa0e131e0c18b1eeb336192f0c4ec6236} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f95ece1a051fb4b31fe67cb6164fd98}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DEFAULT}} $<$$<$ 4)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga300072b4d407cfb165d3eec94ecdbcef}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_DISABLED@{GPIO\_P\_MODEL\_MODE1\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE1\_DISABLED@{GPIO\_P\_MODEL\_MODE1\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_DISABLED}{GPIO\_P\_MODEL\_MODE1\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga300072b4d407cfb165d3eec94ecdbcef} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadb0a83f8f6bce4f71eb0b15e26ede16d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+DISABLED}} $<$$<$ 4)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e85cb8209af3104cd03c222ff9f4367}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_INPUT@{GPIO\_P\_MODEL\_MODE1\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE1\_INPUT@{GPIO\_P\_MODEL\_MODE1\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_INPUT}{GPIO\_P\_MODEL\_MODE1\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e85cb8209af3104cd03c222ff9f4367} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf660ae51cd19d21db7acab773c078c30}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUT}} $<$$<$ 4)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd965ce6d53ccd46d97305f12a0103bd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_INPUTPULL@{GPIO\_P\_MODEL\_MODE1\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE1\_INPUTPULL@{GPIO\_P\_MODEL\_MODE1\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_INPUTPULL}{GPIO\_P\_MODEL\_MODE1\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafd965ce6d53ccd46d97305f12a0103bd} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03cb313d5821d3c7f4eb74937201380c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULL}} $<$$<$ 4)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga739138231e99296eece7301d2837fea4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE1\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga739138231e99296eece7301d2837fea4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga55a907db63d6b7fc9051b20107cad9fa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+INPUTPULLFILTER}} $<$$<$ 4)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40cf4f948ad8a8a58e2c20ebc6638712}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_PUSHPULL@{GPIO\_P\_MODEL\_MODE1\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE1\_PUSHPULL@{GPIO\_P\_MODEL\_MODE1\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_PUSHPULL}{GPIO\_P\_MODEL\_MODE1\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga40cf4f948ad8a8a58e2c20ebc6638712} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4c3be139fc28a2e54802e5541908fd5d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULL}} $<$$<$ 4)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga60a9983ad271f6b19baa2e11ebedf68a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE1\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga60a9983ad271f6b19baa2e11ebedf68a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga10d5f86b6b77bfddde42c20ac2067cca}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 4)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0324a652464f04f6f9eef113e3b4bcc3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDAND@{GPIO\_P\_MODEL\_MODE1\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDAND@{GPIO\_P\_MODEL\_MODE1\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDAND}{GPIO\_P\_MODEL\_MODE1\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0324a652464f04f6f9eef113e3b4bcc3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5785959d477c68bc5a3c36482596de59}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDAND}} $<$$<$ 4)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95fb06d92e0493b4917d47a8bfc9427e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga95fb06d92e0493b4917d47a8bfc9427e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3d135172278d662530ba9f4a38702a3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVE}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabc5f924f08d50857f020e225ff612400}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabc5f924f08d50857f020e225ff612400} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d0f76a3db635d99d179c6b39609dbd2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc6a70595c6363b1d0bef677d53643aa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacc6a70595c6363b1d0bef677d53643aa} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39152adb081a4c8f16de5defd6773df2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga417f876e3bc2dc17dbc02fb42540a4e3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE1\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga417f876e3bc2dc17dbc02fb42540a4e3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga096c14c9a6cb1c0d5eef027c0970ff44}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad32f6fc9c359f82c504514ef1f1ecc25}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE1\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad32f6fc9c359f82c504514ef1f1ecc25} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5a673382f6ea4c9e42038a50583b11e9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2aeaf236777e7352e2962f42b81c9b83}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2aeaf236777e7352e2962f42b81c9b83} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c587384074adb0132883873bfddb3a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUP}} $<$$<$ 4)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8050ca1cd793ef0bcbd4fe2259782a4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE1\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae8050ca1cd793ef0bcbd4fe2259782a4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9312f50985baef42b998a97498f774b5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 4)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4382ee0f557b0a39c1b1a9acd676d99f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDOR@{GPIO\_P\_MODEL\_MODE1\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDOR@{GPIO\_P\_MODEL\_MODE1\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDOR}{GPIO\_P\_MODEL\_MODE1\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4382ee0f557b0a39c1b1a9acd676d99f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d741e91a53062b46a6e54ac02ed54c0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDOR}} $<$$<$ 4)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad79de8ef0b6133a947096079e810dab8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE1\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad79de8ef0b6133a947096079e810dab8} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7c95bbd43980b6eced90277c849bf587}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE1\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 4)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae74aeb49384f095bb3a82b2614652385}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_DEFAULT@{GPIO\_P\_MODEL\_MODE2\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE2\_DEFAULT@{GPIO\_P\_MODEL\_MODE2\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_DEFAULT}{GPIO\_P\_MODEL\_MODE2\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae74aeb49384f095bb3a82b2614652385} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2682c718a532b7c298429719679ad6e0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2187d4d7bad5f8400a7d8e09c40d1345}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_DISABLED@{GPIO\_P\_MODEL\_MODE2\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE2\_DISABLED@{GPIO\_P\_MODEL\_MODE2\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_DISABLED}{GPIO\_P\_MODEL\_MODE2\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2187d4d7bad5f8400a7d8e09c40d1345} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9bf53ce6e06147d11be70702f09351a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+DISABLED}} $<$$<$ 8)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ae4280bcb061334f1a2fc6873eed82b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_INPUT@{GPIO\_P\_MODEL\_MODE2\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE2\_INPUT@{GPIO\_P\_MODEL\_MODE2\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_INPUT}{GPIO\_P\_MODEL\_MODE2\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0ae4280bcb061334f1a2fc6873eed82b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2956a890e77a630e8b7bae684e68d16}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUT}} $<$$<$ 8)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea346e531eb8970cfec35df0dceb81bb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_INPUTPULL@{GPIO\_P\_MODEL\_MODE2\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE2\_INPUTPULL@{GPIO\_P\_MODEL\_MODE2\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_INPUTPULL}{GPIO\_P\_MODEL\_MODE2\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaea346e531eb8970cfec35df0dceb81bb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae3af0f609e9c787ffc0339e4e82216b5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULL}} $<$$<$ 8)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7432ece2397b1fa5cc9ace804acf01e1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE2\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7432ece2397b1fa5cc9ace804acf01e1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c86f5fcc919c683f4763d46da0e208}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+INPUTPULLFILTER}} $<$$<$ 8)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6ccb966ba4d203b356f6eaf665960bf1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_PUSHPULL@{GPIO\_P\_MODEL\_MODE2\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE2\_PUSHPULL@{GPIO\_P\_MODEL\_MODE2\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_PUSHPULL}{GPIO\_P\_MODEL\_MODE2\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6ccb966ba4d203b356f6eaf665960bf1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga61456b30a39f97d9c182292f86a33d75}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULL}} $<$$<$ 8)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7f554167d048dbbe85508ea6684ff9d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE2\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae7f554167d048dbbe85508ea6684ff9d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga334d1cfd0f16634c07e0b5216a1429e9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 8)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac87424d85ce606819711c592bdef51d2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDAND@{GPIO\_P\_MODEL\_MODE2\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDAND@{GPIO\_P\_MODEL\_MODE2\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDAND}{GPIO\_P\_MODEL\_MODE2\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac87424d85ce606819711c592bdef51d2} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacd4eaf59e5c74692bc0035bb8e6ba411}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDAND}} $<$$<$ 8)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d67704590620f55fa3ae4f0734e4145}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d67704590620f55fa3ae4f0734e4145} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab9dfa290325a2413aebab0e7c1abc7bf}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVE}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9d5ffcb899823b277956d71465fd13cd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9d5ffcb899823b277956d71465fd13cd} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f4759e8f3cf87f0705fbc9b6c1ca16a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e93434f44a1a756a0d905fc8d9fd34b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6e93434f44a1a756a0d905fc8d9fd34b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacf3b0c93c643db2cf9c71bb2767d1570}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4f3c60aa8db37492bb617efb349c1656}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE2\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4f3c60aa8db37492bb617efb349c1656} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga506942119ebb97aa8e861eba213a4518}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d38966ed7d834e3cb81ad327f5f55a7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE2\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1d38966ed7d834e3cb81ad327f5f55a7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4e68ceac107b36b9cc643727bb0bd3f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa74b682ad72e1da1f937ec3c9edfac6f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa74b682ad72e1da1f937ec3c9edfac6f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec74383896c55045eec21a18dc6dc7ec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUP}} $<$$<$ 8)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa217e052633f7a321600ee493a1cf9b7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE2\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa217e052633f7a321600ee493a1cf9b7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6dcc6837159843680ebdf916774b93f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 8)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef893da44958285e76cde8aa91809caa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDOR@{GPIO\_P\_MODEL\_MODE2\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDOR@{GPIO\_P\_MODEL\_MODE2\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDOR}{GPIO\_P\_MODEL\_MODE2\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaef893da44958285e76cde8aa91809caa} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9153e1371e2c89e361e85bef65e2fa46}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDOR}} $<$$<$ 8)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab71c1edcbcea669cf81bd97d0425bd87}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE2\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab71c1edcbcea669cf81bd97d0425bd87} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga07cc8c1afa15c70e7463b439c0e20bec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE2\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 8)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf5ce808db9c003028252a40d2790172e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_DEFAULT@{GPIO\_P\_MODEL\_MODE3\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE3\_DEFAULT@{GPIO\_P\_MODEL\_MODE3\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_DEFAULT}{GPIO\_P\_MODEL\_MODE3\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf5ce808db9c003028252a40d2790172e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga167e8b4bb9c38d7d55855761425de241}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae87344055cdb21c333c629ced2482f03}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_DISABLED@{GPIO\_P\_MODEL\_MODE3\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE3\_DISABLED@{GPIO\_P\_MODEL\_MODE3\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_DISABLED}{GPIO\_P\_MODEL\_MODE3\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae87344055cdb21c333c629ced2482f03} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga85b8256d9ef86f65f6df9486ff5c5087}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+DISABLED}} $<$$<$ 12)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8dc6b617d2e30e8a0e635ad4646a023e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_INPUT@{GPIO\_P\_MODEL\_MODE3\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE3\_INPUT@{GPIO\_P\_MODEL\_MODE3\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_INPUT}{GPIO\_P\_MODEL\_MODE3\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8dc6b617d2e30e8a0e635ad4646a023e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7bc97fc81a5dd415786ccef0035a60b4}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUT}} $<$$<$ 12)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3b670b573a5069bca39c9c018d858408}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_INPUTPULL@{GPIO\_P\_MODEL\_MODE3\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE3\_INPUTPULL@{GPIO\_P\_MODEL\_MODE3\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_INPUTPULL}{GPIO\_P\_MODEL\_MODE3\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3b670b573a5069bca39c9c018d858408} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga39ac56171a4bc6081299f83adbce957b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULL}} $<$$<$ 12)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb6a3d9da452701eb9bbb8d870b1f6c8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE3\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb6a3d9da452701eb9bbb8d870b1f6c8} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c99fc57e710523447da94e4118504bb}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+INPUTPULLFILTER}} $<$$<$ 12)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfbff95f206e2e775a67d27c9029f6a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_PUSHPULL@{GPIO\_P\_MODEL\_MODE3\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE3\_PUSHPULL@{GPIO\_P\_MODEL\_MODE3\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_PUSHPULL}{GPIO\_P\_MODEL\_MODE3\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfbff95f206e2e775a67d27c9029f6a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecfb543dd226ab665dfee6929e7d1e5e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULL}} $<$$<$ 12)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299649f74c95d65417a659150f373be3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE3\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299649f74c95d65417a659150f373be3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89b12793f34831ed5e0863305fbf1f1e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 12)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e2c36f78e6ef656ddf024e348de0934}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDAND@{GPIO\_P\_MODEL\_MODE3\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDAND@{GPIO\_P\_MODEL\_MODE3\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDAND}{GPIO\_P\_MODEL\_MODE3\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0e2c36f78e6ef656ddf024e348de0934} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3ff73963568188e45dd7c8be0493f215}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDAND}} $<$$<$ 12)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2c9497f55459965f692b87de06c8271e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVE}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga681854e3290b68fef417cebe8a29df49}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga681854e3290b68fef417cebe8a29df49} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga05e44e03066afbb40f76c62b9ef7e591}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b3acc3f13ff1080f527ce9906665c42}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b3acc3f13ff1080f527ce9906665c42} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga864aaa708ca172e91e3cc32ec05badb6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f0b9345fdae8cc41fbf95ff25b46ea7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE3\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f0b9345fdae8cc41fbf95ff25b46ea7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9b228c70888c47591e0e1e25aa9b3af9}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6731aab439581acf909e8a0c29ff446f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE3\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6731aab439581acf909e8a0c29ff446f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabfa606cde82b00515337eefa8318b997}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4a2bcdd483eb10698fd2bda328b3c38}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4a2bcdd483eb10698fd2bda328b3c38} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2d0868e9f4f7daf92481fcc991da912f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUP}} $<$$<$ 12)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga473c287fc728f26af1e0a6f7ea549b44}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE3\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga473c287fc728f26af1e0a6f7ea549b44} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga155e64872975800a9aefc051531c3021}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 12)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec64fd23fbb6eb56f6cb89b8b743a4b4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDOR@{GPIO\_P\_MODEL\_MODE3\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDOR@{GPIO\_P\_MODEL\_MODE3\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDOR}{GPIO\_P\_MODEL\_MODE3\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaec64fd23fbb6eb56f6cb89b8b743a4b4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9fd002fff676569d83d10305e939915a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDOR}} $<$$<$ 12)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2dcde746904499f7f58bb9ad937430d4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE3\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2dcde746904499f7f58bb9ad937430d4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7809419ae2bc3293b11673a3b657f038}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE3\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 12)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga628fae8b96414c8fef9b2a0824bc71ec}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_DEFAULT@{GPIO\_P\_MODEL\_MODE4\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE4\_DEFAULT@{GPIO\_P\_MODEL\_MODE4\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_DEFAULT}{GPIO\_P\_MODEL\_MODE4\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga628fae8b96414c8fef9b2a0824bc71ec} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3cce1af43a38cb84b94dda2ed48e1e3}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e27212da4ebb414ea649c7fb7afdeb3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_DISABLED@{GPIO\_P\_MODEL\_MODE4\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE4\_DISABLED@{GPIO\_P\_MODEL\_MODE4\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_DISABLED}{GPIO\_P\_MODEL\_MODE4\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1e27212da4ebb414ea649c7fb7afdeb3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga974cb77e75489b3898e7cefb06f690a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+DISABLED}} $<$$<$ 16)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga76a7338a79f3b6c5e69cebff093a4841}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_INPUT@{GPIO\_P\_MODEL\_MODE4\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE4\_INPUT@{GPIO\_P\_MODEL\_MODE4\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_INPUT}{GPIO\_P\_MODEL\_MODE4\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga76a7338a79f3b6c5e69cebff093a4841} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b8f0634599abd50d9ca83e7c8915a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUT}} $<$$<$ 16)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa03e424646fe450a35fcd73b6b10b0ae}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_INPUTPULL@{GPIO\_P\_MODEL\_MODE4\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE4\_INPUTPULL@{GPIO\_P\_MODEL\_MODE4\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_INPUTPULL}{GPIO\_P\_MODEL\_MODE4\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa03e424646fe450a35fcd73b6b10b0ae} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga871d2301c6f98989b3d55715efaa07f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULL}} $<$$<$ 16)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4508918df6c63f0c81db021f9e384d9b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE4\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4508918df6c63f0c81db021f9e384d9b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1f01b4d36a1da99f647f8615478b426b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+INPUTPULLFILTER}} $<$$<$ 16)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f2937f5177bffeab94353f1157af674}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_PUSHPULL@{GPIO\_P\_MODEL\_MODE4\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE4\_PUSHPULL@{GPIO\_P\_MODEL\_MODE4\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_PUSHPULL}{GPIO\_P\_MODEL\_MODE4\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f2937f5177bffeab94353f1157af674} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5d949cd5c10ed35e6ffbd5e21f3ec942}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULL}} $<$$<$ 16)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d15c5d1e19a66f69721a73d421a82e4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE4\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8d15c5d1e19a66f69721a73d421a82e4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6c362a08647e8226a15d51b7ed417923}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 16)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac0acc8764b8bc96b0bed9ecb014d090e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDAND@{GPIO\_P\_MODEL\_MODE4\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDAND@{GPIO\_P\_MODEL\_MODE4\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDAND}{GPIO\_P\_MODEL\_MODE4\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac0acc8764b8bc96b0bed9ecb014d090e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2cfefbaa6259465755752548209e368c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDAND}} $<$$<$ 16)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d55f0abf0b59d877cd967b777e03467}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6d55f0abf0b59d877cd967b777e03467} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaddc94c48b8b66e6496a057123b97e1f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVE}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5bfeee57997ec19a1c63480734843adf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5bfeee57997ec19a1c63480734843adf} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae45fdc9a897f09315ba5beb2d95cf8d5}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c61f64b72be74fa40f8b7de71204d84}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1c61f64b72be74fa40f8b7de71204d84} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacb0d1e7d325c53213374c86aff40f74b}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ed48bda92edb7dbb41e0441a8b4d9f0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE4\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ed48bda92edb7dbb41e0441a8b4d9f0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga94c8254e0f69634c4652fa402cc63f02}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga488895417fc7d51d2bb3b02b8b253e3d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE4\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga488895417fc7d51d2bb3b02b8b253e3d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab97835f41b1d4326aeaa59ae4178244f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad161370b693cc5f8fe57d626286fe521}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad161370b693cc5f8fe57d626286fe521} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5cecb132922e68ff2e3c1f80456c1b36}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUP}} $<$$<$ 16)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46b49ce3eb156f8004741c7ef6155a82}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE4\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46b49ce3eb156f8004741c7ef6155a82} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga570095c2d98fdaaf50cf7045c1197e85}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 16)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae544e125a2559869e7b115ab9ee4c0eb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDOR@{GPIO\_P\_MODEL\_MODE4\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDOR@{GPIO\_P\_MODEL\_MODE4\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDOR}{GPIO\_P\_MODEL\_MODE4\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae544e125a2559869e7b115ab9ee4c0eb} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7db28d5144f835111260685832327dbd}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDOR}} $<$$<$ 16)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafbca416c0fe9a913a6233d40e177d319}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE4\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafbca416c0fe9a913a6233d40e177d319} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga953ee51f5678ef772a5a1fa092ba5976}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE4\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 16)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7da4a0817bd589efbc3dc6d4d4897a16}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_DEFAULT@{GPIO\_P\_MODEL\_MODE5\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE5\_DEFAULT@{GPIO\_P\_MODEL\_MODE5\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_DEFAULT}{GPIO\_P\_MODEL\_MODE5\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7da4a0817bd589efbc3dc6d4d4897a16} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2f31a880a25bb4991025bd8c15bb6d4d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DEFAULT}} $<$$<$ 20)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2cb6cfb2448e90538b19485747ee110}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_DISABLED@{GPIO\_P\_MODEL\_MODE5\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE5\_DISABLED@{GPIO\_P\_MODEL\_MODE5\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_DISABLED}{GPIO\_P\_MODEL\_MODE5\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad2cb6cfb2448e90538b19485747ee110} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga543df364a3e5c7df3cdabb8f13d62907}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+DISABLED}} $<$$<$ 20)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9558b73fe592527ab2cd0ccb871b264f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_INPUT@{GPIO\_P\_MODEL\_MODE5\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE5\_INPUT@{GPIO\_P\_MODEL\_MODE5\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_INPUT}{GPIO\_P\_MODEL\_MODE5\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9558b73fe592527ab2cd0ccb871b264f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f23f915abce45114532b09334b8a4c6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUT}} $<$$<$ 20)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb0215893978dc58b7cc8385b07bd56}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_INPUTPULL@{GPIO\_P\_MODEL\_MODE5\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE5\_INPUTPULL@{GPIO\_P\_MODEL\_MODE5\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_INPUTPULL}{GPIO\_P\_MODEL\_MODE5\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb0215893978dc58b7cc8385b07bd56} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga01c5850e8b19d121ea1ca8fa67a14de7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULL}} $<$$<$ 20)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73547021068b34cbf784444dadb42f5a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE5\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga73547021068b34cbf784444dadb42f5a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4780b220450d082a2f92374ec9a4827d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+INPUTPULLFILTER}} $<$$<$ 20)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacdd6b070c1a4fd73dc401de849601783}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_PUSHPULL@{GPIO\_P\_MODEL\_MODE5\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE5\_PUSHPULL@{GPIO\_P\_MODEL\_MODE5\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_PUSHPULL}{GPIO\_P\_MODEL\_MODE5\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacdd6b070c1a4fd73dc401de849601783} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf93088bcb1f0aea6a958972f57b7b931}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULL}} $<$$<$ 20)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga826ab977a2e4850e4ec83c6f20798f98}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE5\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga826ab977a2e4850e4ec83c6f20798f98} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga298a2c0658d20327c7336acf59f6ca94}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 20)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9cd48a87a74b46a2e42a668255ce161e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDAND@{GPIO\_P\_MODEL\_MODE5\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDAND@{GPIO\_P\_MODEL\_MODE5\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDAND}{GPIO\_P\_MODEL\_MODE5\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9cd48a87a74b46a2e42a668255ce161e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga865ac6efa404c2efc795d06996b51bca}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDAND}} $<$$<$ 20)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf5699e8c364692f1cf9c863d5dbb388b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf5699e8c364692f1cf9c863d5dbb388b} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4b994d50391e2d1c351bc63b2ab081cc}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVE}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0f58e03555fb793dbd0830871cbffb9}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad0f58e03555fb793dbd0830871cbffb9} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f2572fffa5bd507f1ab80358c3ba7f1}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga813e79f03680edb7bbe19a3924ab691a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga813e79f03680edb7bbe19a3924ab691a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1fb051d098bc0454c8a60b300c20970c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga90f63b250b9b53a1814c5b4810da5515}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE5\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga90f63b250b9b53a1814c5b4810da5515} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f3e54c61c7c70ee88a42839ef5ecece}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53d4fd5104b2afffb8d49e3b94d2769a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE5\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53d4fd5104b2afffb8d49e3b94d2769a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68d4c2ca090f6cc0c0e18705621b96d2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacfb602eb903e12a06b785e5befaa5f5d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacfb602eb903e12a06b785e5befaa5f5d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab4136ec6b3daa12ded454c3b0ab3e49c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUP}} $<$$<$ 20)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga393f45464b649ccd659f74321cf9a7bf}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE5\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga393f45464b649ccd659f74321cf9a7bf} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacca523d66c9a6b707aeef3b5f92ad5fa}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 20)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga684b68c8521ce350c4183a5c2e0e12e4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDOR@{GPIO\_P\_MODEL\_MODE5\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDOR@{GPIO\_P\_MODEL\_MODE5\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDOR}{GPIO\_P\_MODEL\_MODE5\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga684b68c8521ce350c4183a5c2e0e12e4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaedca4b3f56c7cd319eff2b35a9dd599e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDOR}} $<$$<$ 20)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacdbe0f2810639aed334bc9a128de8f02}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE5\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacdbe0f2810639aed334bc9a128de8f02} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga940faf6f629a94a86d19f9f4388ab895}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE5\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 20)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga500eeb16af2ee5441efa44b31d9a440a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_DEFAULT@{GPIO\_P\_MODEL\_MODE6\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE6\_DEFAULT@{GPIO\_P\_MODEL\_MODE6\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_DEFAULT}{GPIO\_P\_MODEL\_MODE6\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga500eeb16af2ee5441efa44b31d9a440a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga828db44d3d4cfbd3e6b6eb9e45bd44b7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00e691c836abdbe9a60fb739748b4182}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_DISABLED@{GPIO\_P\_MODEL\_MODE6\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE6\_DISABLED@{GPIO\_P\_MODEL\_MODE6\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_DISABLED}{GPIO\_P\_MODEL\_MODE6\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga00e691c836abdbe9a60fb739748b4182} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga127b26f64ea7a68a68bdef04de6c1c1d}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+DISABLED}} $<$$<$ 24)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga410b34a162909b33e45741861efe576f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_INPUT@{GPIO\_P\_MODEL\_MODE6\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE6\_INPUT@{GPIO\_P\_MODEL\_MODE6\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_INPUT}{GPIO\_P\_MODEL\_MODE6\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga410b34a162909b33e45741861efe576f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae4098228da27a192c0453def2a5ff138}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUT}} $<$$<$ 24)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2288ff9b38525e426886afa744bd5365}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_INPUTPULL@{GPIO\_P\_MODEL\_MODE6\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE6\_INPUTPULL@{GPIO\_P\_MODEL\_MODE6\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_INPUTPULL}{GPIO\_P\_MODEL\_MODE6\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2288ff9b38525e426886afa744bd5365} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae181297b6bc3a3d914ffd719bc4a8035}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULL}} $<$$<$ 24)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68f0a7ed47adb3748ad8c484b5c18e6a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE6\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68f0a7ed47adb3748ad8c484b5c18e6a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga791e847175ce995571718163380f693c}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+INPUTPULLFILTER}} $<$$<$ 24)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga085953a4129d61ed990dde9b67267809}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_PUSHPULL@{GPIO\_P\_MODEL\_MODE6\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE6\_PUSHPULL@{GPIO\_P\_MODEL\_MODE6\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_PUSHPULL}{GPIO\_P\_MODEL\_MODE6\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga085953a4129d61ed990dde9b67267809} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga53fd91e1b8c054dfb8c679dc8bd4563e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULL}} $<$$<$ 24)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8da78d444042b18f8f1336fa0cea5ab6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE6\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8da78d444042b18f8f1336fa0cea5ab6} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae2e231f78755d29249c84de9f4d8354f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 24)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab73e0d8e9d6708528cbffbd03f842ca4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDAND@{GPIO\_P\_MODEL\_MODE6\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDAND@{GPIO\_P\_MODEL\_MODE6\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDAND}{GPIO\_P\_MODEL\_MODE6\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab73e0d8e9d6708528cbffbd03f842ca4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8e5a09edf0f4085b023fd5ac5ba1b164}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDAND}} $<$$<$ 24)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad112399aa7735dd03befc162f3359bb4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad112399aa7735dd03befc162f3359bb4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8fbc3f75e32af0649d9442e59ac88560}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVE}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae470c28dff235cf67d7905d3d1770633}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae470c28dff235cf67d7905d3d1770633} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga542ea8e9b5d04271ac7a2938f00c078f}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fdd663866568dfbd7b9de84b217579}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac3fdd663866568dfbd7b9de84b217579} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaca4aa9e6b7c5ef544e90612332915a5e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4888753ced244a3cc61f009ad1d394aa}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE6\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga4888753ced244a3cc61f009ad1d394aa} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5860421e404f4ac25876902d9de5abd2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f71ae309641e07d18f4348572255df}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE6\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab3f71ae309641e07d18f4348572255df} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga203ee97f0d24e82b977277f8bb2d7569}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c6be9abc8193829fbf0fb2bc1b3698}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa2c6be9abc8193829fbf0fb2bc1b3698} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga77c5fbd4774ac8a620b6402552d603d8}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUP}} $<$$<$ 24)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8f67e944e8aec0bb31e7afb8db7b2ae2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE6\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8f67e944e8aec0bb31e7afb8db7b2ae2} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaecb3f06dde598ef6a4bc366508f0bb15}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 24)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf629e5d05c1115eadc5ac2e5b466a7d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDOR@{GPIO\_P\_MODEL\_MODE6\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDOR@{GPIO\_P\_MODEL\_MODE6\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDOR}{GPIO\_P\_MODEL\_MODE6\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadf629e5d05c1115eadc5ac2e5b466a7d} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac034ac4dd63dd261b3ed906fef7f0c8a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDOR}} $<$$<$ 24)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga66b295c479bf7041000e677af709a3f7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE6\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga66b295c479bf7041000e677af709a3f7} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7a51136754c989212411f4e1945cc2f2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE6\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 24)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03b2b3ab27f40ae793baf07a187151ca}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_DEFAULT@{GPIO\_P\_MODEL\_MODE7\_DEFAULT}}
\index{GPIO\_P\_MODEL\_MODE7\_DEFAULT@{GPIO\_P\_MODEL\_MODE7\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_DEFAULT}{GPIO\_P\_MODEL\_MODE7\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga03b2b3ab27f40ae793baf07a187151ca} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga08c6c5d9e6a4e1b7a89b907418739985}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DEFAULT}} $<$$<$ 28)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga67f8bcc4fdc59c31adbb4225428e5f5c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_DISABLED@{GPIO\_P\_MODEL\_MODE7\_DISABLED}}
\index{GPIO\_P\_MODEL\_MODE7\_DISABLED@{GPIO\_P\_MODEL\_MODE7\_DISABLED}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_DISABLED}{GPIO\_P\_MODEL\_MODE7\_DISABLED}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga67f8bcc4fdc59c31adbb4225428e5f5c} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DISABLED~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga37f33fffc8146cdbb225d1d2f2e56f13}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+DISABLED}} $<$$<$ 28)}

Shifted mode DISABLED for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13053b471cdd14edf92aeda1e9af9b4f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_INPUT@{GPIO\_P\_MODEL\_MODE7\_INPUT}}
\index{GPIO\_P\_MODEL\_MODE7\_INPUT@{GPIO\_P\_MODEL\_MODE7\_INPUT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_INPUT}{GPIO\_P\_MODEL\_MODE7\_INPUT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13053b471cdd14edf92aeda1e9af9b4f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaab3b3d2a902617816ace2567143db5f7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUT}} $<$$<$ 28)}

Shifted mode INPUT for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59c1424e3993c47d6593a6d3cb089d8e}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_INPUTPULL@{GPIO\_P\_MODEL\_MODE7\_INPUTPULL}}
\index{GPIO\_P\_MODEL\_MODE7\_INPUTPULL@{GPIO\_P\_MODEL\_MODE7\_INPUTPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_INPUTPULL}{GPIO\_P\_MODEL\_MODE7\_INPUTPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga59c1424e3993c47d6593a6d3cb089d8e} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga42f31cef5233fe4d5aeec4bc28fc8257}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULL}} $<$$<$ 28)}

Shifted mode INPUTPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3428c4f1ec56694946dfb6ec92689c57}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}}
\index{GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER@{GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}{GPIO\_P\_MODEL\_MODE7\_INPUTPULLFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3428c4f1ec56694946dfb6ec92689c57} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULLFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gadc9f395912cdd149cd2377b71a962912}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+INPUTPULLFILTER}} $<$$<$ 28)}

Shifted mode INPUTPULLFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9fc348a04971b96b886823062b60a33}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_PUSHPULL@{GPIO\_P\_MODEL\_MODE7\_PUSHPULL}}
\index{GPIO\_P\_MODEL\_MODE7\_PUSHPULL@{GPIO\_P\_MODEL\_MODE7\_PUSHPULL}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_PUSHPULL}{GPIO\_P\_MODEL\_MODE7\_PUSHPULL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf9fc348a04971b96b886823062b60a33} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULL~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae92fd585a937fdfea85930ff0edd5f90}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULL}} $<$$<$ 28)}

Shifted mode PUSHPULL for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7dcae8b98b178ca89e40ffbf3a24b54f}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}}
\index{GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE@{GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}{GPIO\_P\_MODEL\_MODE7\_PUSHPULLDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7dcae8b98b178ca89e40ffbf3a24b54f} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULLDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaaff81ef3a4edeaea3a9cb678225d5180}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+PUSHPULLDRIVE}} $<$$<$ 28)}

Shifted mode PUSHPULLDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga92f49b866110ac04594ba6e4a54f9097}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDAND@{GPIO\_P\_MODEL\_MODE7\_WIREDAND}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDAND@{GPIO\_P\_MODEL\_MODE7\_WIREDAND}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDAND}{GPIO\_P\_MODEL\_MODE7\_WIREDAND}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga92f49b866110ac04594ba6e4a54f9097} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDAND~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga3accd558d602e71dd391227b422f4c2e}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDAND}} $<$$<$ 28)}

Shifted mode WIREDAND for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f1c4e0284e46e4c32f8d60a1e84cc15}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5f1c4e0284e46e4c32f8d60a1e84cc15} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVE~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga347ae173576ebc08b699f1c3eb4639b6}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVE}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVE for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacfe749e819af46b5dd8b99a059dd6a96}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gacfe749e819af46b5dd8b99a059dd6a96} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaeb8e37571d1b46ec920123997df1b9ec}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVEFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c01b79256eb195d69f6be2a3756ded3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga8c01b79256eb195d69f6be2a3756ded3} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0f14abfa1a3e6e2f2e3ec08324e4c876}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUP}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVEPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2816a5819f349a9dae92f2f88d5ca6a}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}{GPIO\_P\_MODEL\_MODE7\_WIREDANDDRIVEPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gac2816a5819f349a9dae92f2f88d5ca6a} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga43f5befe7997a8fa1fc4e8aa4c7eb05a}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDDRIVEPULLUPFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8e147c0f8251af51a9c33d8d15f24e0}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}{GPIO\_P\_MODEL\_MODE7\_WIREDANDFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf8e147c0f8251af51a9c33d8d15f24e0} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7449c2e1cfcd9cbe55ab94075a476201}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44f6d9c7567ede1d195f892367f16255}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP@{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44f6d9c7567ede1d195f892367f16255} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUP~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaba0de36ec5701287159abd12dedbc2d2}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUP}} $<$$<$ 28)}

Shifted mode WIREDANDPULLUP for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17cd55b3c61a59807eb737e76ec67ab1}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER@{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}{GPIO\_P\_MODEL\_MODE7\_WIREDANDPULLUPFILTER}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga17cd55b3c61a59807eb737e76ec67ab1} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUPFILTER~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa28a63f0c473c2fa1edacf7065e76cb0}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDANDPULLUPFILTER}} $<$$<$ 28)}

Shifted mode WIREDANDPULLUPFILTER for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa77e188d9481ea0637b77b7bff222dc4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDOR@{GPIO\_P\_MODEL\_MODE7\_WIREDOR}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDOR@{GPIO\_P\_MODEL\_MODE7\_WIREDOR}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDOR}{GPIO\_P\_MODEL\_MODE7\_WIREDOR}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa77e188d9481ea0637b77b7bff222dc4} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDOR~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68b14ff137ed2ef2b356a41bec22cf34}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDOR}} $<$$<$ 28)}

Shifted mode WIREDOR for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga47bf88212a62c15a63f7b75f5a2fd809}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}}
\index{GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN@{GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}{GPIO\_P\_MODEL\_MODE7\_WIREDORPULLDOWN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga47bf88212a62c15a63f7b75f5a2fd809} 
\#define GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDORPULLDOWN~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga44917cae767475d451654613970f36a7}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+MODEL\+\_\+\+MODE7\+\_\+\+WIREDORPULLDOWN}} $<$$<$ 28)}

Shifted mode WIREDORPULLDOWN for GPIO\+\_\+\+P\+\_\+\+MODEL \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b902da1cca3f0396045cae01308f2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT@{GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}}
\index{GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT@{GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}{GPIO\_P\_PINLOCKN\_PINLOCKN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab02b902da1cca3f0396045cae01308f2} 
\#define GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga38921c6607b2fb949283f9cc62d3daba}{\+\_\+\+GPIO\+\_\+\+P\+\_\+\+PINLOCKN\+\_\+\+PINLOCKN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+P\+\_\+\+PINLOCKN \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c306935a670c6227958abc29e723e66}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_ETMLOCATION\_DEFAULT@{GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}}
\index{GPIO\_ROUTE\_ETMLOCATION\_DEFAULT@{GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}{GPIO\_ROUTE\_ETMLOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga5c306935a670c6227958abc29e723e66} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga46e62505e996cbef55ce74216a30ab69}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+DEFAULT}} $<$$<$ 24)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga826bd995c4a9a197dc45120b6a2ca2a8}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_ETMLOCATION\_LOC0@{GPIO\_ROUTE\_ETMLOCATION\_LOC0}}
\index{GPIO\_ROUTE\_ETMLOCATION\_LOC0@{GPIO\_ROUTE\_ETMLOCATION\_LOC0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_ETMLOCATION\_LOC0}{GPIO\_ROUTE\_ETMLOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga826bd995c4a9a197dc45120b6a2ca2a8} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC0~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad72dee186222ddcd1c40b12a76a62749}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC0}} $<$$<$ 24)}

Shifted mode LOC0 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e1d3aa00e3a3890fc4019b8b339abfb}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_ETMLOCATION\_LOC1@{GPIO\_ROUTE\_ETMLOCATION\_LOC1}}
\index{GPIO\_ROUTE\_ETMLOCATION\_LOC1@{GPIO\_ROUTE\_ETMLOCATION\_LOC1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_ETMLOCATION\_LOC1}{GPIO\_ROUTE\_ETMLOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7e1d3aa00e3a3890fc4019b8b339abfb} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC1~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga357ebb086c0ffec1d8eddec8a99c0987}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC1}} $<$$<$ 24)}

Shifted mode LOC1 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a095d37fee10c4d9dbe14880b65ac30}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_ETMLOCATION\_LOC2@{GPIO\_ROUTE\_ETMLOCATION\_LOC2}}
\index{GPIO\_ROUTE\_ETMLOCATION\_LOC2@{GPIO\_ROUTE\_ETMLOCATION\_LOC2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_ETMLOCATION\_LOC2}{GPIO\_ROUTE\_ETMLOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga1a095d37fee10c4d9dbe14880b65ac30} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC2~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga89423f339a3c4cde8571165e0327fcb5}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC2}} $<$$<$ 24)}

Shifted mode LOC2 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe7afc6cf5f3366088005410016a0574}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_ETMLOCATION\_LOC3@{GPIO\_ROUTE\_ETMLOCATION\_LOC3}}
\index{GPIO\_ROUTE\_ETMLOCATION\_LOC3@{GPIO\_ROUTE\_ETMLOCATION\_LOC3}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_ETMLOCATION\_LOC3}{GPIO\_ROUTE\_ETMLOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gafe7afc6cf5f3366088005410016a0574} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC3~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabb202546186e47e05127a8a442e4e919}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+ETMLOCATION\+\_\+\+LOC3}} $<$$<$ 24)}

Shifted mode LOC3 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf846391e2a4cb43408432cb3a8c7485b}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWCLKPEN@{GPIO\_ROUTE\_SWCLKPEN}}
\index{GPIO\_ROUTE\_SWCLKPEN@{GPIO\_ROUTE\_SWCLKPEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWCLKPEN}{GPIO\_ROUTE\_SWCLKPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf846391e2a4cb43408432cb3a8c7485b} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN~(0x1\+UL $<$$<$ 0)}

Serial Wire Clock Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga84fe5f9ab9d84831a120f5457c7d77b3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWCLKPEN\_DEFAULT@{GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}}
\index{GPIO\_ROUTE\_SWCLKPEN\_DEFAULT@{GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}{GPIO\_ROUTE\_SWCLKPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga84fe5f9ab9d84831a120f5457c7d77b3} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa577cd36ba209371b304b4fb23a2baeb}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWCLKPEN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6587c1db25c705d1fd467d785dfca24d}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWDIOPEN@{GPIO\_ROUTE\_SWDIOPEN}}
\index{GPIO\_ROUTE\_SWDIOPEN@{GPIO\_ROUTE\_SWDIOPEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWDIOPEN}{GPIO\_ROUTE\_SWDIOPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga6587c1db25c705d1fd467d785dfca24d} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN~(0x1\+UL $<$$<$ 1)}

Serial Wire Data Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga23f4a8af8fad68fb10850c42eb640971}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWDIOPEN\_DEFAULT@{GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}}
\index{GPIO\_ROUTE\_SWDIOPEN\_DEFAULT@{GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}{GPIO\_ROUTE\_SWDIOPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga23f4a8af8fad68fb10850c42eb640971} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf220b5bacbc35ae91490fe82f1f40ab4}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWDIOPEN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad9f997302bbc39bf7f62faa8a2ccedba}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWLOCATION\_DEFAULT@{GPIO\_ROUTE\_SWLOCATION\_DEFAULT}}
\index{GPIO\_ROUTE\_SWLOCATION\_DEFAULT@{GPIO\_ROUTE\_SWLOCATION\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWLOCATION\_DEFAULT}{GPIO\_ROUTE\_SWLOCATION\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gad9f997302bbc39bf7f62faa8a2ccedba} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga2e59bf4a67496122f77cec7c79462719}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+DEFAULT}} $<$$<$ 8)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga951cc78ff9ad4832ff01f7b07971dae6}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWLOCATION\_LOC0@{GPIO\_ROUTE\_SWLOCATION\_LOC0}}
\index{GPIO\_ROUTE\_SWLOCATION\_LOC0@{GPIO\_ROUTE\_SWLOCATION\_LOC0}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWLOCATION\_LOC0}{GPIO\_ROUTE\_SWLOCATION\_LOC0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga951cc78ff9ad4832ff01f7b07971dae6} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC0~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaf725b2237d19eb3216dedd69d4f4cc60}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC0}} $<$$<$ 8)}

Shifted mode LOC0 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada1d735a8b4b5da7d9845a5e7e992cd7}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWLOCATION\_LOC1@{GPIO\_ROUTE\_SWLOCATION\_LOC1}}
\index{GPIO\_ROUTE\_SWLOCATION\_LOC1@{GPIO\_ROUTE\_SWLOCATION\_LOC1}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWLOCATION\_LOC1}{GPIO\_ROUTE\_SWLOCATION\_LOC1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada1d735a8b4b5da7d9845a5e7e992cd7} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC1~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga758017c878b135db0a7810d6b6fd83d0}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC1}} $<$$<$ 8)}

Shifted mode LOC1 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabc35fb0a198ae0241fb2fff459d48fdd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWLOCATION\_LOC2@{GPIO\_ROUTE\_SWLOCATION\_LOC2}}
\index{GPIO\_ROUTE\_SWLOCATION\_LOC2@{GPIO\_ROUTE\_SWLOCATION\_LOC2}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWLOCATION\_LOC2}{GPIO\_ROUTE\_SWLOCATION\_LOC2}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gabc35fb0a198ae0241fb2fff459d48fdd} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC2~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga7df351569400dd2f977193b85df85950}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC2}} $<$$<$ 8)}

Shifted mode LOC2 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab96bae9b5c78533b89c4766607846a26}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWLOCATION\_LOC3@{GPIO\_ROUTE\_SWLOCATION\_LOC3}}
\index{GPIO\_ROUTE\_SWLOCATION\_LOC3@{GPIO\_ROUTE\_SWLOCATION\_LOC3}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWLOCATION\_LOC3}{GPIO\_ROUTE\_SWLOCATION\_LOC3}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gab96bae9b5c78533b89c4766607846a26} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC3~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga299d699a0947f2758c6b60d603d8cb7c}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWLOCATION\+\_\+\+LOC3}} $<$$<$ 8)}

Shifted mode LOC3 for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae9c301970a26a946ada7eb12aff69f33}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWOPEN@{GPIO\_ROUTE\_SWOPEN}}
\index{GPIO\_ROUTE\_SWOPEN@{GPIO\_ROUTE\_SWOPEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWOPEN}{GPIO\_ROUTE\_SWOPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae9c301970a26a946ada7eb12aff69f33} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN~(0x1\+UL $<$$<$ 2)}

Serial Wire Viewer Output Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68dc37748f80ed99f4410a6abba4ea94}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_SWOPEN\_DEFAULT@{GPIO\_ROUTE\_SWOPEN\_DEFAULT}}
\index{GPIO\_ROUTE\_SWOPEN\_DEFAULT@{GPIO\_ROUTE\_SWOPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_SWOPEN\_DEFAULT}{GPIO\_ROUTE\_SWOPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga68dc37748f80ed99f4410a6abba4ea94} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga26b32bedbe4ac6d32c46ca4c22ba3186}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+SWOPEN\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaae67446065bfdb52469952d3aa6845dd}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TCLKPEN@{GPIO\_ROUTE\_TCLKPEN}}
\index{GPIO\_ROUTE\_TCLKPEN@{GPIO\_ROUTE\_TCLKPEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TCLKPEN}{GPIO\_ROUTE\_TCLKPEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaae67446065bfdb52469952d3aa6845dd} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN~(0x1\+UL $<$$<$ 12)}

ETM Trace Clock Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b4284398194b4df8d36f48d9fa5093c}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TCLKPEN\_DEFAULT@{GPIO\_ROUTE\_TCLKPEN\_DEFAULT}}
\index{GPIO\_ROUTE\_TCLKPEN\_DEFAULT@{GPIO\_ROUTE\_TCLKPEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TCLKPEN\_DEFAULT}{GPIO\_ROUTE\_TCLKPEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga0b4284398194b4df8d36f48d9fa5093c} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga994ed9b86ed0b6b5d649cf49abe69e2b}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TCLKPEN\+\_\+\+DEFAULT}} $<$$<$ 12)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa9de2768fd572a1c6c1cdb47fd84fec3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD0PEN@{GPIO\_ROUTE\_TD0PEN}}
\index{GPIO\_ROUTE\_TD0PEN@{GPIO\_ROUTE\_TD0PEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD0PEN}{GPIO\_ROUTE\_TD0PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa9de2768fd572a1c6c1cdb47fd84fec3} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN~(0x1\+UL $<$$<$ 13)}

ETM Trace Data Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa855e3e13c34e7100bd69a2c11b190b2}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD0PEN\_DEFAULT@{GPIO\_ROUTE\_TD0PEN\_DEFAULT}}
\index{GPIO\_ROUTE\_TD0PEN\_DEFAULT@{GPIO\_ROUTE\_TD0PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD0PEN\_DEFAULT}{GPIO\_ROUTE\_TD0PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaa855e3e13c34e7100bd69a2c11b190b2} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gada980cb9c0b67b106362cf43f190d732}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD0\+PEN\+\_\+\+DEFAULT}} $<$$<$ 13)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae32b07c6fe06059894a21512c7ae96c3}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD1PEN@{GPIO\_ROUTE\_TD1PEN}}
\index{GPIO\_ROUTE\_TD1PEN@{GPIO\_ROUTE\_TD1PEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD1PEN}{GPIO\_ROUTE\_TD1PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_gae32b07c6fe06059894a21512c7ae96c3} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN~(0x1\+UL $<$$<$ 14)}

ETM Trace Data Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ec35fad89e3b588936bd04c6f68f293}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD1PEN\_DEFAULT@{GPIO\_ROUTE\_TD1PEN\_DEFAULT}}
\index{GPIO\_ROUTE\_TD1PEN\_DEFAULT@{GPIO\_ROUTE\_TD1PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD1PEN\_DEFAULT}{GPIO\_ROUTE\_TD1PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga9ec35fad89e3b588936bd04c6f68f293} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaacaa1f81aba3c6af07302cbe34369223}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD1\+PEN\+\_\+\+DEFAULT}} $<$$<$ 14)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga80e8a8e67b84bd5ba8c9b42f72f1d4c4}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD2PEN@{GPIO\_ROUTE\_TD2PEN}}
\index{GPIO\_ROUTE\_TD2PEN@{GPIO\_ROUTE\_TD2PEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD2PEN}{GPIO\_ROUTE\_TD2PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga80e8a8e67b84bd5ba8c9b42f72f1d4c4} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN~(0x1\+UL $<$$<$ 15)}

ETM Trace Data Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32bdfe4e38fc71fe55c2df85fdff1855}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD2PEN\_DEFAULT@{GPIO\_ROUTE\_TD2PEN\_DEFAULT}}
\index{GPIO\_ROUTE\_TD2PEN\_DEFAULT@{GPIO\_ROUTE\_TD2PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD2PEN\_DEFAULT}{GPIO\_ROUTE\_TD2PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga32bdfe4e38fc71fe55c2df85fdff1855} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga13718832e049f6458ea08850e1ea77a9}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD2\+PEN\+\_\+\+DEFAULT}} $<$$<$ 15)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga017bda960de273d23cbb7edbc16ce592}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD3PEN@{GPIO\_ROUTE\_TD3PEN}}
\index{GPIO\_ROUTE\_TD3PEN@{GPIO\_ROUTE\_TD3PEN}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD3PEN}{GPIO\_ROUTE\_TD3PEN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga017bda960de273d23cbb7edbc16ce592} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN~(0x1\+UL $<$$<$ 16)}

ETM Trace Data Pin Enable \Hypertarget{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71f4430a320008ae6567a3119edfe232}\index{EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}!GPIO\_ROUTE\_TD3PEN\_DEFAULT@{GPIO\_ROUTE\_TD3PEN\_DEFAULT}}
\index{GPIO\_ROUTE\_TD3PEN\_DEFAULT@{GPIO\_ROUTE\_TD3PEN\_DEFAULT}!EFM32GG\_GPIO\_BitFields@{EFM32GG\_GPIO\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ROUTE\_TD3PEN\_DEFAULT}{GPIO\_ROUTE\_TD3PEN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___g_p_i_o___bit_fields_ga71f4430a320008ae6567a3119edfe232} 
\#define GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___g_p_i_o___bit_fields_gaadf82b7d5f9e20973636203016a22c4a}{\+\_\+\+GPIO\+\_\+\+ROUTE\+\_\+\+TD3\+PEN\+\_\+\+DEFAULT}} $<$$<$ 16)}

Shifted mode DEFAULT for GPIO\+\_\+\+ROUTE 