// Seed: 4023113044
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8
);
  wire  id_10 = 1;
  wire  id_11;
  wire  id_12;
  wire  id_13;
  wire  id_14;
  uwire id_15 = 1;
endmodule
macromodule module_1 (
    input  tri1 id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3,
    input  wire id_4,
    output tri  id_5,
    input  tri0 id_6,
    input  tri  id_7
);
  always
  `define pp_9 0
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_6,
      id_4,
      id_7,
      id_6,
      id_3
  );
  assign modCall_1.id_6 = 0;
  genvar id_10;
endmodule : SymbolIdentifier
