// Seed: 3070457399
module module_0 #(
    parameter id_2 = 32'd86
);
  wire id_1, _id_2;
  wire [id_2 : -1 'b0] id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd26,
    parameter id_5 = 32'd93
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  inout wire id_2;
  output reg id_1;
  always @(*) id_1 <= -1;
  logic [7:0] id_4, _id_5, id_6;
  logic [7:0][id_5 : -1] id_7 = id_4[id_3];
  module_0 modCall_1 ();
  logic id_8;
  ;
  tran (
      .id_0(-1),
      .id_1(id_1),
      .id_2(-1),
      .id_3(id_7),
      .id_4(-1'b0),
      .id_5(id_2),
      .id_6(id_1),
      .id_7((-1)),
      .id_8(id_6 === id_2),
      .id_9(-1'b0),
      .id_10(-1'b0),
      .id_11(-1),
      .id_12(1),
      .id_13(-1'b0),
      .id_14(),
      .id_15(id_2),
      .id_16(id_1),
      .id_17(-1),
      .id_18(id_2),
      .id_19(id_1),
      .id_20(1 - ""),
      .id_21(""),
      .id_22(-1),
      .id_23(1'h0 ==? id_2)
  );
endmodule
