#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x143705040 .scope module, "FIFO_tb" "FIFO_tb" 2 9;
 .timescale -9 -12;
P_0x1437051b0 .param/l "ASIZE" 0 2 12, +C4<00000000000000000000000000000011>;
P_0x1437051f0 .param/l "DEPTH" 0 2 13, +C4<00000000000000000000000000000001000>;
P_0x143705230 .param/l "DSIZE" 0 2 11, +C4<00000000000000000000000000001000>;
v0x14371a6b0_0 .var/i "i", 31 0;
v0x14371a750_0 .var "rclk", 0 0;
v0x14371a7f0_0 .net "rdata", 7 0, L_0x14371b110;  1 drivers
v0x14371a8c0_0 .net "rempty", 0 0, v0x143717170_0;  1 drivers
v0x14371a990_0 .var "rinc", 0 0;
v0x14371aaa0_0 .var "rrst_n", 0 0;
v0x14371ab30_0 .var/i "seed", 31 0;
v0x14371abc0_0 .var "wclk", 0 0;
v0x14371acd0_0 .var "wdata", 7 0;
v0x14371ade0_0 .net "wfull", 0 0, v0x1437195b0_0;  1 drivers
v0x14371ae70_0 .var "winc", 0 0;
v0x14371af00_0 .var "wrst_n", 0 0;
S_0x143705430 .scope module, "fifo" "FIFO" 2 20, 3 11 0, S_0x143705040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x1437052d0 .param/l "ASIZE" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x143705310 .param/l "DSIZE" 0 3 11, +C4<00000000000000000000000000001000>;
v0x143719a40_0 .net "raddr", 2 0, L_0x14371b1c0;  1 drivers
v0x143719af0_0 .net "rclk", 0 0, v0x14371a750_0;  1 drivers
v0x143719bd0_0 .net "rdata", 7 0, L_0x14371b110;  alias, 1 drivers
v0x143719c60_0 .net "rempty", 0 0, v0x143717170_0;  alias, 1 drivers
v0x143719d10_0 .net "rinc", 0 0, v0x14371a990_0;  1 drivers
v0x143719de0_0 .net "rptr", 3 0, v0x143717500_0;  1 drivers
v0x143719eb0_0 .net "rq2_wptr", 3 0, v0x143718330_0;  1 drivers
v0x143719f80_0 .net "rrst_n", 0 0, v0x14371aaa0_0;  1 drivers
v0x14371a050_0 .net "waddr", 2 0, L_0x14371bc00;  1 drivers
v0x14371a160_0 .net "wclk", 0 0, v0x14371abc0_0;  1 drivers
v0x14371a1f0_0 .net "wdata", 7 0, v0x14371acd0_0;  1 drivers
v0x14371a280_0 .net "wfull", 0 0, v0x1437195b0_0;  alias, 1 drivers
v0x14371a350_0 .net "winc", 0 0, v0x14371ae70_0;  1 drivers
v0x14371a420_0 .net "wptr", 3 0, v0x1437197f0_0;  1 drivers
v0x14371a4f0_0 .net "wq2_rptr", 3 0, v0x143717c70_0;  1 drivers
v0x14371a5c0_0 .net "wrst_n", 0 0, v0x14371af00_0;  1 drivers
S_0x1437057e0 .scope module, "fifomem" "FIFO_memory" 3 38, 4 13 0, S_0x143705430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /INPUT 8 "wdata";
    .port_info 2 /INPUT 3 "waddr";
    .port_info 3 /INPUT 3 "raddr";
    .port_info 4 /INPUT 1 "wclk_en";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x1437059a0 .param/l "ADDR_SIZE" 0 4 14, +C4<00000000000000000000000000000011>;
P_0x1437059e0 .param/l "DATA_SIZE" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x143705a20 .param/l "DEPTH" 1 4 22, +C4<00000000000000000000000000000001000>;
L_0x14371b110 .functor BUFZ 8, L_0x14371af90, C4<00000000>, C4<00000000>, C4<00000000>;
v0x143705b40_0 .net *"_ivl_0", 7 0, L_0x14371af90;  1 drivers
v0x143715ce0_0 .net *"_ivl_2", 4 0, L_0x14371b030;  1 drivers
L_0x138068010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x143715d90_0 .net *"_ivl_5", 1 0, L_0x138068010;  1 drivers
v0x143715e50 .array "mem", 7 0, 7 0;
v0x143715ef0_0 .net "raddr", 2 0, L_0x14371b1c0;  alias, 1 drivers
v0x143715fe0_0 .net "rdata", 7 0, L_0x14371b110;  alias, 1 drivers
v0x143716090_0 .net "waddr", 2 0, L_0x14371bc00;  alias, 1 drivers
v0x143716140_0 .net "wclk", 0 0, v0x14371abc0_0;  alias, 1 drivers
v0x1437161e0_0 .net "wclk_en", 0 0, v0x14371ae70_0;  alias, 1 drivers
v0x1437162f0_0 .net "wdata", 7 0, v0x14371acd0_0;  alias, 1 drivers
v0x143716390_0 .net "wfull", 0 0, v0x1437195b0_0;  alias, 1 drivers
E_0x143705620 .event posedge, v0x143716140_0;
L_0x14371af90 .array/port v0x143715e50, L_0x14371b030;
L_0x14371b030 .concat [ 3 2 0 0], L_0x14371b1c0, L_0x138068010;
S_0x1437164a0 .scope module, "rptr_empty" "rptr_empty" 3 48, 5 9 0, S_0x143705430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 3 "raddr";
    .port_info 2 /OUTPUT 4 "rptr";
    .port_info 3 /INPUT 4 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x1437055e0 .param/l "ADDR_SIZE" 0 5 9, +C4<00000000000000000000000000000011>;
L_0x14371b4e0 .functor NOT 4, L_0x14371b3c0, C4<0000>, C4<0000>, C4<0000>;
L_0x14371b5b0 .functor AND 4, L_0x14371b2e0, L_0x14371b4e0, C4<1111>, C4<1111>;
L_0x14371ba30 .functor XOR 4, L_0x14371b910, L_0x14371b6c0, C4<0000>, C4<0000>;
v0x143716890_0 .net *"_ivl_10", 3 0, L_0x14371b4e0;  1 drivers
v0x143716950_0 .net *"_ivl_12", 3 0, L_0x14371b5b0;  1 drivers
v0x1437169f0_0 .net *"_ivl_16", 3 0, L_0x14371b910;  1 drivers
v0x143716a80_0 .net *"_ivl_18", 2 0, L_0x14371b800;  1 drivers
v0x143716b10_0 .net *"_ivl_2", 3 0, L_0x14371b2e0;  1 drivers
L_0x1380680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143716be0_0 .net *"_ivl_20", 0 0, L_0x1380680e8;  1 drivers
L_0x138068058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x143716c90_0 .net *"_ivl_5", 2 0, L_0x138068058;  1 drivers
v0x143716d40_0 .net *"_ivl_6", 3 0, L_0x14371b3c0;  1 drivers
L_0x1380680a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x143716df0_0 .net *"_ivl_9", 2 0, L_0x1380680a0;  1 drivers
v0x143716f00_0 .net "raddr", 2 0, L_0x14371b1c0;  alias, 1 drivers
v0x143716fc0_0 .var "rbin", 3 0;
v0x143717050_0 .net "rbin_next", 3 0, L_0x14371b6c0;  1 drivers
v0x1437170e0_0 .net "rclk", 0 0, v0x14371a750_0;  alias, 1 drivers
v0x143717170_0 .var "rempty", 0 0;
v0x143717210_0 .net "rempty_val", 0 0, L_0x14371bae0;  1 drivers
v0x1437172b0_0 .net "rgray_next", 3 0, L_0x14371ba30;  1 drivers
v0x143717360_0 .net "rinc", 0 0, v0x14371a990_0;  alias, 1 drivers
v0x143717500_0 .var "rptr", 3 0;
v0x1437175b0_0 .net "rq2_wptr", 3 0, v0x143718330_0;  alias, 1 drivers
v0x143717660_0 .net "rrst_n", 0 0, v0x14371aaa0_0;  alias, 1 drivers
E_0x143716840/0 .event negedge, v0x143717660_0;
E_0x143716840/1 .event posedge, v0x1437170e0_0;
E_0x143716840 .event/or E_0x143716840/0, E_0x143716840/1;
L_0x14371b1c0 .part v0x143716fc0_0, 0, 3;
L_0x14371b2e0 .concat [ 1 3 0 0], v0x14371a990_0, L_0x138068058;
L_0x14371b3c0 .concat [ 1 3 0 0], v0x143717170_0, L_0x1380680a0;
L_0x14371b6c0 .arith/sum 4, v0x143716fc0_0, L_0x14371b5b0;
L_0x14371b800 .part L_0x14371b6c0, 1, 3;
L_0x14371b910 .concat [ 3 1 0 0], L_0x14371b800, L_0x1380680e8;
L_0x14371bae0 .cmp/eq 4, L_0x14371ba30, v0x143718330_0;
S_0x1437177b0 .scope module, "sync_r2w" "two_ff_sync" 3 24, 6 9 0, S_0x143705430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x143716750 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x143717960_0 .net "clk", 0 0, v0x14371abc0_0;  alias, 1 drivers
v0x143717b10_0 .net "din", 3 0, v0x143717500_0;  alias, 1 drivers
v0x143717bc0_0 .var "q1", 3 0;
v0x143717c70_0 .var "q2", 3 0;
v0x143717d20_0 .net "rst_n", 0 0, v0x14371af00_0;  alias, 1 drivers
E_0x143717aa0/0 .event negedge, v0x143717d20_0;
E_0x143717aa0/1 .event posedge, v0x143716140_0;
E_0x143717aa0 .event/or E_0x143717aa0/0, E_0x143717aa0/1;
S_0x143717e40 .scope module, "sync_w2r" "two_ff_sync" 3 31, 6 9 0, S_0x143705430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x143718000 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x143718080_0 .net "clk", 0 0, v0x14371a750_0;  alias, 1 drivers
v0x1437181d0_0 .net "din", 3 0, v0x1437197f0_0;  alias, 1 drivers
v0x143718270_0 .var "q1", 3 0;
v0x143718330_0 .var "q2", 3 0;
v0x1437183f0_0 .net "rst_n", 0 0, v0x14371aaa0_0;  alias, 1 drivers
S_0x143718500 .scope module, "wptr_full" "wptr_full" 3 58, 7 9 0, S_0x143705430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 3 "waddr";
    .port_info 2 /OUTPUT 4 "wptr";
    .port_info 3 /INPUT 4 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x143718700 .param/l "ADDR_SIZE" 0 7 9, +C4<00000000000000000000000000000011>;
L_0x14371bf80 .functor NOT 4, L_0x14371be00, C4<0000>, C4<0000>, C4<0000>;
L_0x14371c030 .functor AND 4, L_0x14371bca0, L_0x14371bf80, C4<1111>, C4<1111>;
L_0x14371c490 .functor XOR 4, L_0x14371c370, L_0x14371c120, C4<0000>, C4<0000>;
L_0x14371c620 .functor NOT 2, L_0x14371c540, C4<00>, C4<00>, C4<00>;
v0x1437188f0_0 .net *"_ivl_10", 3 0, L_0x14371bf80;  1 drivers
v0x143718990_0 .net *"_ivl_12", 3 0, L_0x14371c030;  1 drivers
v0x143718a30_0 .net *"_ivl_16", 3 0, L_0x14371c370;  1 drivers
v0x143718ac0_0 .net *"_ivl_18", 2 0, L_0x14371c260;  1 drivers
v0x143718b50_0 .net *"_ivl_2", 3 0, L_0x14371bca0;  1 drivers
L_0x1380681c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x143718c20_0 .net *"_ivl_20", 0 0, L_0x1380681c0;  1 drivers
v0x143718cd0_0 .net *"_ivl_25", 1 0, L_0x14371c540;  1 drivers
v0x143718d80_0 .net *"_ivl_26", 1 0, L_0x14371c620;  1 drivers
v0x143718e30_0 .net *"_ivl_29", 1 0, L_0x14371c6d0;  1 drivers
v0x143718f40_0 .net *"_ivl_30", 3 0, L_0x14371c7f0;  1 drivers
L_0x138068130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x143718ff0_0 .net *"_ivl_5", 2 0, L_0x138068130;  1 drivers
v0x1437190a0_0 .net *"_ivl_6", 3 0, L_0x14371be00;  1 drivers
L_0x138068178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x143719150_0 .net *"_ivl_9", 2 0, L_0x138068178;  1 drivers
v0x143719200_0 .net "waddr", 2 0, L_0x14371bc00;  alias, 1 drivers
v0x1437192c0_0 .var "wbin", 3 0;
v0x143719350_0 .net "wbin_next", 3 0, L_0x14371c120;  1 drivers
v0x1437193e0_0 .net "wclk", 0 0, v0x14371abc0_0;  alias, 1 drivers
v0x1437195b0_0 .var "wfull", 0 0;
v0x143719640_0 .net "wfull_val", 0 0, L_0x14371c920;  1 drivers
v0x1437196d0_0 .net "wgray_next", 3 0, L_0x14371c490;  1 drivers
v0x143719760_0 .net "winc", 0 0, v0x14371ae70_0;  alias, 1 drivers
v0x1437197f0_0 .var "wptr", 3 0;
v0x143719880_0 .net "wq2_rptr", 3 0, v0x143717c70_0;  alias, 1 drivers
v0x143719910_0 .net "wrst_n", 0 0, v0x14371af00_0;  alias, 1 drivers
L_0x14371bc00 .part v0x1437192c0_0, 0, 3;
L_0x14371bca0 .concat [ 1 3 0 0], v0x14371ae70_0, L_0x138068130;
L_0x14371be00 .concat [ 1 3 0 0], v0x1437195b0_0, L_0x138068178;
L_0x14371c120 .arith/sum 4, v0x1437192c0_0, L_0x14371c030;
L_0x14371c260 .part L_0x14371c120, 1, 3;
L_0x14371c370 .concat [ 3 1 0 0], L_0x14371c260, L_0x1380681c0;
L_0x14371c540 .part v0x143717c70_0, 2, 2;
L_0x14371c6d0 .part v0x143717c70_0, 0, 2;
L_0x14371c7f0 .concat [ 2 2 0 0], L_0x14371c6d0, L_0x14371c620;
L_0x14371c920 .cmp/eq 4, L_0x14371c490, L_0x14371c7f0;
    .scope S_0x1437177b0;
T_0 ;
    %wait E_0x143717aa0;
    %load/vec4 v0x143717d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x143717bc0_0, 0;
    %assign/vec4 v0x143717c70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x143717bc0_0;
    %load/vec4 v0x143717b10_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x143717bc0_0, 0;
    %assign/vec4 v0x143717c70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x143717e40;
T_1 ;
    %wait E_0x143716840;
    %load/vec4 v0x1437183f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x143718270_0, 0;
    %assign/vec4 v0x143718330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x143718270_0;
    %load/vec4 v0x1437181d0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x143718270_0, 0;
    %assign/vec4 v0x143718330_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1437057e0;
T_2 ;
    %wait E_0x143705620;
    %load/vec4 v0x1437161e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x143716390_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x1437162f0_0;
    %load/vec4 v0x143716090_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x143715e50, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1437164a0;
T_3 ;
    %wait E_0x143716840;
    %load/vec4 v0x143717660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x143717500_0, 0;
    %assign/vec4 v0x143716fc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x143717050_0;
    %load/vec4 v0x1437172b0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x143717500_0, 0;
    %assign/vec4 v0x143716fc0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1437164a0;
T_4 ;
    %wait E_0x143716840;
    %load/vec4 v0x143717660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x143717170_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x143717210_0;
    %assign/vec4 v0x143717170_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x143718500;
T_5 ;
    %wait E_0x143717aa0;
    %load/vec4 v0x143719910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x1437197f0_0, 0;
    %assign/vec4 v0x1437192c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x143719350_0;
    %load/vec4 v0x1437196d0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x1437197f0_0, 0;
    %assign/vec4 v0x1437192c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x143718500;
T_6 ;
    %wait E_0x143717aa0;
    %load/vec4 v0x143719910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1437195b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x143719640_0;
    %assign/vec4 v0x1437195b0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x143705040;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14371a6b0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14371ab30_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x143705040;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x14371abc0_0;
    %inv;
    %store/vec4 v0x14371abc0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x143705040;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x14371a750_0;
    %inv;
    %store/vec4 v0x14371a750_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x143705040;
T_10 ;
    %vpi_call 2 43 "$dumpfile", "async_fifo_testbench.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x143705040 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x143705040;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371abc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371a750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371af00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371aaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371ae70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371a990_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14371acd0_0, 0, 8;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371af00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371aaa0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371af00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371aaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371a990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14371a6b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x14371a6b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_func 2 64 "$random" 32, v0x14371ab30_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x14371acd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371ae70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371ae70_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x14371a6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14371a6b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371ae70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14371a6b0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x14371a6b0_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_11.3, 5;
    %vpi_func 2 75 "$random" 32, v0x14371ab30_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x14371acd0_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x14371a6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14371a6b0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14371ae70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14371a990_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14371a6b0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x14371a6b0_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_11.5, 5;
    %delay 20000, 0;
    %load/vec4 v0x14371a6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14371a6b0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "FIFO_tb.v";
    "FIFO.v";
    "FIFO_memory.v";
    "rptr_empty.v";
    "two_ff_sync.v";
    "wptr_full.v";
