#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d875ab6cd0 .scope module, "BancoPrueba2bit_tarea34" "BancoPrueba2bit_tarea34" 2 7;
 .timescale -9 -10;
v0x55d875aeb090_0 .net "A", 1 0, v0x55d875aeab00_0;  1 drivers
v0x55d875aeb170_0 .net "B", 1 0, v0x55d875aeac10_0;  1 drivers
v0x55d875aeb280_0 .net "Q", 1 0, v0x55d875aba660_0;  1 drivers
v0x55d875aeb370_0 .net "clk", 0 0, v0x55d875aeadd0_0;  1 drivers
v0x55d875aeb460_0 .net "salida", 1 0, L_0x55d875aece30;  1 drivers
v0x55d875aeb5c0_0 .net "selector", 0 0, v0x55d875aeaf90_0;  1 drivers
S_0x55d875ab98a0 .scope module, "floop" "floop_tarea34" 2 14, 3 3 0, S_0x55d875ab6cd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "D"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 2 "Q"
v0x55d875aba3c0_0 .net "D", 1 0, v0x55d875aeab00_0;  alias, 1 drivers
v0x55d875aba660_0 .var "Q", 1 0;
v0x55d875aba900_0 .net "clk", 0 0, v0x55d875aeadd0_0;  alias, 1 drivers
E_0x55d875a8a740 .event posedge, v0x55d875aba900_0;
S_0x55d875ae6ed0 .scope module, "mux2" "mux2bit_tarea34" 2 21, 4 3 0, S_0x55d875ab6cd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "A"
    .port_info 1 /INPUT 2 "B"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "salida"
v0x55d875aea510_0 .net "A", 0 1, v0x55d875aeab00_0;  alias, 1 drivers
v0x55d875aea5f0_0 .net "B", 0 1, v0x55d875aeac10_0;  alias, 1 drivers
v0x55d875aea6b0_0 .net "salida", 0 1, L_0x55d875aece30;  alias, 1 drivers
v0x55d875aea770_0 .net "selector", 0 0, v0x55d875aeaf90_0;  alias, 1 drivers
L_0x55d875aec0a0 .part v0x55d875aeab00_0, 1, 1;
L_0x55d875aec1f0 .part v0x55d875aeac10_0, 1, 1;
L_0x55d875aece30 .concat8 [ 1 1 0 0], L_0x55d875aecad0, L_0x55d875aebe60;
L_0x55d875aecef0 .part v0x55d875aeab00_0, 0, 1;
L_0x55d875aecf90 .part v0x55d875aeac10_0, 0, 1;
S_0x55d875ae7110 .scope module, "mux1" "mux1bit_tarea34" 4 11, 5 5 0, S_0x55d875ae6ed0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "salida"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "selector"
v0x55d875ae8420_0 .net "A", 0 0, L_0x55d875aec0a0;  1 drivers
v0x55d875ae84f0_0 .net "B", 0 0, L_0x55d875aec1f0;  1 drivers
v0x55d875ae85c0_0 .net "and1_a_or1", 0 0, L_0x55d875aeb660;  1 drivers
v0x55d875ae86e0_0 .net "and2_a_or1", 0 0, L_0x55d875aeb940;  1 drivers
v0x55d875ae87d0_0 .net "not1_a_and1", 0 0, L_0x55d875aebc20;  1 drivers
v0x55d875ae8910_0 .net "salida", 0 0, L_0x55d875aebe60;  1 drivers
v0x55d875ae89b0_0 .net "selector", 0 0, v0x55d875aeaf90_0;  alias, 1 drivers
S_0x55d875ae7350 .scope module, "and1" "AND_tarea34" 5 16, 6 1 0, S_0x55d875ae7110;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "F_and"
L_0x55d875aeb660/d .functor AND 1, L_0x55d875aec0a0, L_0x55d875aebc20, C4<1>, C4<1>;
L_0x55d875aeb660 .delay 1 (50,50,50) L_0x55d875aeb660/d;
v0x55d875ababf0_0 .net "A", 0 0, L_0x55d875aec0a0;  alias, 1 drivers
v0x55d875abb0a0_0 .net "B", 0 0, L_0x55d875aebc20;  alias, 1 drivers
v0x55d875abb360_0 .net "F_and", 0 0, L_0x55d875aeb660;  alias, 1 drivers
S_0x55d875ae7690 .scope module, "and2" "AND_tarea34" 5 17, 6 1 0, S_0x55d875ae7110;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "F_and"
L_0x55d875aeb940/d .functor AND 1, L_0x55d875aec1f0, v0x55d875aeaf90_0, C4<1>, C4<1>;
L_0x55d875aeb940 .delay 1 (50,50,50) L_0x55d875aeb940/d;
v0x55d875ae78b0_0 .net "A", 0 0, L_0x55d875aec1f0;  alias, 1 drivers
v0x55d875ae7990_0 .net "B", 0 0, v0x55d875aeaf90_0;  alias, 1 drivers
v0x55d875ae7a50_0 .net "F_and", 0 0, L_0x55d875aeb940;  alias, 1 drivers
S_0x55d875ae7b70 .scope module, "not1" "NOT_tarea34" 5 18, 7 1 0, S_0x55d875ae7110;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "F_not"
L_0x55d875aebc20/d .functor NOT 1, v0x55d875aeaf90_0, C4<0>, C4<0>, C4<0>;
L_0x55d875aebc20 .delay 1 (53,53,53) L_0x55d875aebc20/d;
v0x55d875ae7d70_0 .net "A", 0 0, v0x55d875aeaf90_0;  alias, 1 drivers
v0x55d875ae7e40_0 .net "F_not", 0 0, L_0x55d875aebc20;  alias, 1 drivers
S_0x55d875ae7f30 .scope module, "or1" "OR_tarea34" 5 19, 8 1 0, S_0x55d875ae7110;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "F_or"
L_0x55d875aebe60/d .functor OR 1, L_0x55d875aeb660, L_0x55d875aeb940, C4<0>, C4<0>;
L_0x55d875aebe60 .delay 1 (54,54,54) L_0x55d875aebe60/d;
v0x55d875ae8150_0 .net "A", 0 0, L_0x55d875aeb660;  alias, 1 drivers
v0x55d875ae8240_0 .net "B", 0 0, L_0x55d875aeb940;  alias, 1 drivers
v0x55d875ae8310_0 .net "F_or", 0 0, L_0x55d875aebe60;  alias, 1 drivers
S_0x55d875ae8aa0 .scope module, "mux2" "mux1bit_tarea34" 4 12, 5 5 0, S_0x55d875ae6ed0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "salida"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "selector"
v0x55d875ae9ee0_0 .net "A", 0 0, L_0x55d875aecef0;  1 drivers
v0x55d875ae9fb0_0 .net "B", 0 0, L_0x55d875aecf90;  1 drivers
v0x55d875aea080_0 .net "and1_a_or1", 0 0, L_0x55d875aec290;  1 drivers
v0x55d875aea1a0_0 .net "and2_a_or1", 0 0, L_0x55d875aec520;  1 drivers
v0x55d875aea290_0 .net "not1_a_and1", 0 0, L_0x55d875aec800;  1 drivers
v0x55d875aea3d0_0 .net "salida", 0 0, L_0x55d875aecad0;  1 drivers
v0x55d875aea470_0 .net "selector", 0 0, v0x55d875aeaf90_0;  alias, 1 drivers
S_0x55d875ae8d00 .scope module, "and1" "AND_tarea34" 5 16, 6 1 0, S_0x55d875ae8aa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "F_and"
L_0x55d875aec290/d .functor AND 1, L_0x55d875aecef0, L_0x55d875aec800, C4<1>, C4<1>;
L_0x55d875aec290 .delay 1 (50,50,50) L_0x55d875aec290/d;
v0x55d875ae8f40_0 .net "A", 0 0, L_0x55d875aecef0;  alias, 1 drivers
v0x55d875ae9020_0 .net "B", 0 0, L_0x55d875aec800;  alias, 1 drivers
v0x55d875ae90e0_0 .net "F_and", 0 0, L_0x55d875aec290;  alias, 1 drivers
S_0x55d875ae9200 .scope module, "and2" "AND_tarea34" 5 17, 6 1 0, S_0x55d875ae8aa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "F_and"
L_0x55d875aec520/d .functor AND 1, L_0x55d875aecf90, v0x55d875aeaf90_0, C4<1>, C4<1>;
L_0x55d875aec520 .delay 1 (50,50,50) L_0x55d875aec520/d;
v0x55d875ae9420_0 .net "A", 0 0, L_0x55d875aecf90;  alias, 1 drivers
v0x55d875ae9500_0 .net "B", 0 0, v0x55d875aeaf90_0;  alias, 1 drivers
v0x55d875ae95c0_0 .net "F_and", 0 0, L_0x55d875aec520;  alias, 1 drivers
S_0x55d875ae96c0 .scope module, "not1" "NOT_tarea34" 5 18, 7 1 0, S_0x55d875ae8aa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "F_not"
L_0x55d875aec800/d .functor NOT 1, v0x55d875aeaf90_0, C4<0>, C4<0>, C4<0>;
L_0x55d875aec800 .delay 1 (53,53,53) L_0x55d875aec800/d;
v0x55d875ae9890_0 .net "A", 0 0, v0x55d875aeaf90_0;  alias, 1 drivers
v0x55d875ae9930_0 .net "F_not", 0 0, L_0x55d875aec800;  alias, 1 drivers
S_0x55d875ae9a40 .scope module, "or1" "OR_tarea34" 5 19, 8 1 0, S_0x55d875ae8aa0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "F_or"
L_0x55d875aecad0/d .functor OR 1, L_0x55d875aec290, L_0x55d875aec520, C4<0>, C4<0>;
L_0x55d875aecad0 .delay 1 (54,54,54) L_0x55d875aecad0/d;
v0x55d875ae9c10_0 .net "A", 0 0, L_0x55d875aec290;  alias, 1 drivers
v0x55d875ae9d00_0 .net "B", 0 0, L_0x55d875aec520;  alias, 1 drivers
v0x55d875ae9dd0_0 .net "F_or", 0 0, L_0x55d875aecad0;  alias, 1 drivers
S_0x55d875aea890 .scope module, "prob" "probador2bit_tarea34" 2 29, 9 1 0, S_0x55d875ab6cd0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "Q"
    .port_info 1 /INPUT 2 "salida"
    .port_info 2 /OUTPUT 2 "A"
    .port_info 3 /OUTPUT 2 "B"
    .port_info 4 /OUTPUT 1 "selector"
    .port_info 5 /OUTPUT 1 "clk"
v0x55d875aeab00_0 .var "A", 1 0;
v0x55d875aeac10_0 .var "B", 1 0;
v0x55d875aeacd0_0 .net "Q", 1 0, v0x55d875aba660_0;  alias, 1 drivers
v0x55d875aeadd0_0 .var "clk", 0 0;
v0x55d875aeaea0_0 .net "salida", 1 0, L_0x55d875aece30;  alias, 1 drivers
v0x55d875aeaf90_0 .var "selector", 0 0;
    .scope S_0x55d875ab98a0;
T_0 ;
    %wait E_0x55d875a8a740;
    %load/vec4 v0x55d875aba3c0_0;
    %assign/vec4 v0x55d875aba660_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d875aea890;
T_1 ;
    %vpi_call 9 11 "$dumpfile", "probador2bit.vcd" {0 0 0};
    %vpi_call 9 12 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d875aeaf90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d875aeab00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d875aeac10_0, 0, 2;
    %wait E_0x55d875a8a740;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55d875aeab00_0, 0;
    %wait E_0x55d875a8a740;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55d875aeab00_0, 0;
    %wait E_0x55d875a8a740;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55d875aeab00_0, 0;
    %wait E_0x55d875a8a740;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d875aeaf90_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d875aeac10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55d875aeab00_0, 0;
    %wait E_0x55d875a8a740;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d875aeac10_0, 0, 2;
    %wait E_0x55d875a8a740;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d875aeac10_0, 0, 2;
    %vpi_call 9 37 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55d875aea890;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d875aeadd0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55d875aea890;
T_3 ;
    %delay 100, 0;
    %load/vec4 v0x55d875aeadd0_0;
    %inv;
    %assign/vec4 v0x55d875aeadd0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "BancoPrueba2bit_tarea34.v";
    "./floop_tarea34.v";
    "./mux2bit_tarea34.v";
    "./mux1bit_tarea34.v";
    "./AND_tarea34.v";
    "./NOT_tarea34.v";
    "./OR_tarea34.v";
    "./probador2bit_tarea34.v";
