
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003634                       # Number of seconds simulated
sim_ticks                                  3634346403                       # Number of ticks simulated
final_tick                               530600709588                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156280                       # Simulator instruction rate (inst/s)
host_op_rate                                   197313                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280943                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896364                       # Number of bytes of host memory used
host_seconds                                 12936.23                       # Real time elapsed on the host
sim_insts                                  2021674681                       # Number of instructions simulated
sim_ops                                    2552483473                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       214912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        40704                       # Number of bytes read from this memory
system.physmem.bytes_read::total               259456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        99712                       # Number of bytes written to this memory
system.physmem.bytes_written::total             99712                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1679                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          318                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2027                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             779                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  779                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       493074                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59133604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       563513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11199813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                71390003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       493074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       563513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1056586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27436020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27436020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27436020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       493074                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59133604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       563513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11199813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98826023                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8715460                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3128629                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2543578                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214842                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1265614                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1211746                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328678                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9188                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3130678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17332843                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3128629                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1540424                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3808464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1152500                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        666409                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1532738                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8538517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.509129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4730053     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          336088      3.94%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          267892      3.14%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          654522      7.67%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176083      2.06%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227340      2.66%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165806      1.94%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92931      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1887802     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8538517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358975                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.988747                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3276282                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       647886                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3660580                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25333                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        928434                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533170                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4587                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20723870                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9685                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        928434                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3517320                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         140380                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       153261                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3439212                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359908                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19988711                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3049                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148729                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       112264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          201                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27983896                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93296462                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93296462                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10914586                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4101                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2327                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           990325                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1870726                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       947125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15003                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       315967                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18888242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3958                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14967929                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30230                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6578893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20096736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          654                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8538517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.752989                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885929                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2992659     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1825428     21.38%     56.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201958     14.08%     70.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       887589     10.40%     80.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       760495      8.91%     89.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395551      4.63%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339588      3.98%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63437      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71812      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8538517                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87778     70.87%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18424     14.88%     85.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17648     14.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12473499     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212823      1.42%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484314      9.92%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       795640      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14967929                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717400                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123851                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008274                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38628452                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25471162                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14583176                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15091780                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56476                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       747368                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          274                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244510                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        928434                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          58765                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8222                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18892200                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        40607                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1870726                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       947125                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2306                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7342                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249167                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14727146                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392395                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240779                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2167186                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076953                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774791                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689773                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14593075                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14583176                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9500230                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26835031                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.673254                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354023                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6611573                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214957                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7610083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.136142                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2986604     39.25%     39.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097118     27.56%     66.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851226     11.19%     77.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479074      6.30%     84.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393168      5.17%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158510      2.08%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190500      2.50%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95338      1.25%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       358545      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7610083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       358545                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26143851                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38713678                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 176943                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871546                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871546                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.147386                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.147386                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66242794                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20158863                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19113573                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8715460                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3285256                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2683242                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       220576                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1395826                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1292724                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          339601                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9792                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3400822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17852404                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3285256                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1632325                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3871076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1147997                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        488799                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1656814                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        87033                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8686334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.541556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4815258     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          318346      3.66%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          477076      5.49%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          328425      3.78%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          230290      2.65%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          224963      2.59%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          136920      1.58%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          288912      3.33%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1866144     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8686334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376946                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048360                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3497011                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       513395                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3696401                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54117                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        925409                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       550724                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21385461                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        925409                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3695842                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51057                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       180038                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3547696                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       286288                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20737823                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        118512                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        98222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29087093                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     96540695                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     96540695                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17862394                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11224658                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3740                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           856470                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1904535                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       970843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11577                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       376362                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19312989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15408798                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30745                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6461391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19795368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8686334                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3098657     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1710889     19.70%     55.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1304015     15.01%     70.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       840543      9.68%     80.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       823644      9.48%     89.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       405636      4.67%     94.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       356522      4.10%     98.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65062      0.75%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        81366      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8686334                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          83785     71.62%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16588     14.18%     85.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16605     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12892043     83.67%     83.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194452      1.26%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1775      0.01%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1516612      9.84%     94.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       803916      5.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15408798                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767984                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116978                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007592                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39651652                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25777982                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14982269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15525776                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48512                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       743741                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          600                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       232540                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        925409                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26499                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5174                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19316551                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75512                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1904535                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       970843                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1782                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133979                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       254037                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15126301                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1416782                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282496                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2203200                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2149089                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            786418                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735571                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14989012                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14982269                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9707973                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27587647                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719045                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351896                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10386045                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12802317                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6514235                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       222159                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7760925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.649586                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2969008     38.26%     38.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2221417     28.62%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       837198     10.79%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       469657      6.05%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       402333      5.18%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179774      2.32%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173328      2.23%     93.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       116317      1.50%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       391893      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7760925                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10386045                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12802317                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1899097                       # Number of memory references committed
system.switch_cpus1.commit.loads              1160794                       # Number of loads committed
system.switch_cpus1.commit.membars               1776                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1857421                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11525448                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       264795                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       391893                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26685584                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39559149                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10386045                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12802317                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10386045                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.839151                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839151                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191681                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191681                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67938583                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20845636                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19646463                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3552                       # number of misc regfile writes
system.l20.replacements                          1693                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          744459                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18077                       # Sample count of references to valid blocks.
system.l20.avg_refs                         41.182663                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1029.424735                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.958705                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   854.705442                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                    1                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14484.911118                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062831                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000852                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.052167                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000061                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.884089                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5587                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5587                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2099                       # number of Writeback hits
system.l20.Writeback_hits::total                 2099                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5587                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5587                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5587                       # number of overall hits
system.l20.overall_hits::total                   5587                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1679                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1693                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1679                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1693                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1679                       # number of overall misses
system.l20.overall_misses::total                 1693                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1344398                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    149617859                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      150962257                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1344398                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    149617859                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       150962257                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1344398                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    149617859                       # number of overall miss cycles
system.l20.overall_miss_latency::total      150962257                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7266                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7280                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2099                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2099                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7266                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7280                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7266                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7280                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.231076                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.232555                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.231076                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.232555                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.231076                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.232555                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89111.291840                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89168.492026                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89111.291840                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89168.492026                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 96028.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89111.291840                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89168.492026                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 522                       # number of writebacks
system.l20.writebacks::total                      522                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1679                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1693                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1679                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1693                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1679                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1693                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    137119499                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    138358613                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    137119499                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    138358613                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239114                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    137119499                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    138358613                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.231076                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.232555                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.231076                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.232555                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.231076                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.232555                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81667.360929                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 81723.929711                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 81667.360929                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 81723.929711                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88508.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 81667.360929                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 81723.929711                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           334                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          321793                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16718                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.248295                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1341.465257                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.967258                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   162.834147                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            19.123699                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14844.609639                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.081877                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000975                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009939                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001167                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.906043                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3175                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3175                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1038                       # number of Writeback hits
system.l21.Writeback_hits::total                 1038                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3175                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3175                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3175                       # number of overall hits
system.l21.overall_hits::total                   3175                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          318                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  334                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          318                       # number of demand (read+write) misses
system.l21.demand_misses::total                   334                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          318                       # number of overall misses
system.l21.overall_misses::total                  334                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1296467                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     27388560                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       28685027                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1296467                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     27388560                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        28685027                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1296467                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     27388560                       # number of overall miss cycles
system.l21.overall_miss_latency::total       28685027                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3493                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3509                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1038                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1038                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3493                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3509                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3493                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3509                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.091039                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.095184                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.091039                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.095184                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.091039                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.095184                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81029.187500                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86127.547170                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85883.314371                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81029.187500                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86127.547170                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85883.314371                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81029.187500                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86127.547170                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85883.314371                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 257                       # number of writebacks
system.l21.writebacks::total                      257                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          318                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             334                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          318                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              334                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          318                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             334                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1172018                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     24916488                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     26088506                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1172018                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     24916488                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     26088506                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1172018                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     24916488                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     26088506                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.091039                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.095184                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.091039                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.095184                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.091039                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.095184                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73251.125000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78353.735849                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78109.299401                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73251.125000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78353.735849                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78109.299401                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73251.125000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78353.735849                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78109.299401                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.958671                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001540337                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015171.704225                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958671                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022370                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796408                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1532720                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1532720                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1532720                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1532720                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1532720                       # number of overall hits
system.cpu0.icache.overall_hits::total        1532720                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1757173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1757173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1757173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1757173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1532738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1532738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1532738                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1532738                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1532738                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1532738                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97620.722222                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 97620.722222                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97620.722222                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1379068                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1379068                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1379068                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98504.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98504.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7266                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721381                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7522                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21898.614863                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.478620                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.521380                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057702                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057702                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2233                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757012                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757012                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757012                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757012                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15377                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15377                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15377                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15377                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    625918529                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    625918529                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    625918529                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    625918529                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    625918529                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    625918529                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772389                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772389                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772389                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772389                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014330                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014330                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008676                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008676                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008676                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008676                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40704.853287                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40704.853287                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40704.853287                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40704.853287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40704.853287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40704.853287                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2099                       # number of writebacks
system.cpu0.dcache.writebacks::total             2099                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8111                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8111                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8111                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8111                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8111                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7266                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7266                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7266                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7266                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7266                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7266                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    194881127                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    194881127                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    194881127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    194881127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    194881127                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    194881127                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26820.964355                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26820.964355                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26820.964355                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26820.964355                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26820.964355                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26820.964355                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.967224                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002953081                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170894.114719                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.967224                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740332                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1656795                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1656795                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1656795                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1656795                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1656795                       # number of overall hits
system.cpu1.icache.overall_hits::total        1656795                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1591855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1591855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1591855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1591855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1591855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1591855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1656814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1656814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1656814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1656814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1656814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1656814                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 83781.842105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83781.842105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 83781.842105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83781.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 83781.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83781.842105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1312816                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1312816                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1312816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1312816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1312816                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1312816                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        82051                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        82051                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        82051                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        82051                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        82051                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        82051                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3493                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148186544                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3749                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              39526.952254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.509566                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.490434                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.841834                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.158166                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1078714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1078714                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       734752                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        734752                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1779                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1776                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1776                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1813466                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1813466                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1813466                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1813466                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7036                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7036                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7036                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7036                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7036                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7036                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    187637575                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    187637575                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    187637575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    187637575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    187637575                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    187637575                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1085750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1085750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       734752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       734752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1776                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1820502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1820502                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1820502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1820502                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006480                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006480                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003865                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003865                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003865                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003865                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26668.217027                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26668.217027                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26668.217027                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26668.217027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26668.217027                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26668.217027                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1038                       # number of writebacks
system.cpu1.dcache.writebacks::total             1038                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3543                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3543                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3543                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3543                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3493                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3493                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3493                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3493                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     52557400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     52557400                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     52557400                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     52557400                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     52557400                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     52557400                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003217                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003217                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001919                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001919                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15046.492986                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15046.492986                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15046.492986                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15046.492986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15046.492986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15046.492986                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
