# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:14 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins[32] ins[33] ins[34] \
 ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs_valid index[0] index[1] index_valid

.latch       n126 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n131 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n136 control.tehb.dataReg[0]  0
.latch       n141 control.tehb.dataReg[1]  0
.latch       n146 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n79
01 1
.names control.tehb.control.fullReg new_n79 ins_ready[1]
01 1
.names ins_valid[0] new_n79 new_n81
00 1
.names ins_valid[2] new_n81 new_n82
11 1
.names control.tehb.control.fullReg new_n82 ins_ready[2]
01 1
.names ins_valid[3] new_n81 new_n84
11 1
.names new_n82 new_n84 new_n85
01 1
.names control.tehb.control.fullReg new_n85 ins_ready[3]
01 1
.names new_n82 new_n85 new_n87
00 1
.names new_n81 new_n87 new_n88
11 1
.names ins_valid[4] new_n88 new_n89
11 1
.names control.tehb.control.fullReg new_n89 ins_ready[4]
01 1
.names new_n88 new_n89 new_n91
10 1
.names ins_valid[5] new_n91 new_n92
11 1
.names control.tehb.control.fullReg new_n92 ins_ready[5]
01 1
.names new_n91 new_n92 new_n94
10 1
.names ins_valid[6] new_n94 new_n95
11 1
.names control.tehb.control.fullReg new_n95 ins_ready[6]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n97
11 1
.names new_n87 new_n95 new_n98
10 1
.names control.tehb.control.fullReg new_n98 new_n99
00 1
.names new_n97 new_n99 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n101
11 1
.names new_n79 new_n85 new_n102
00 1
.names new_n89 new_n102 new_n103
00 1
.names new_n92 new_n103 new_n104
00 1
.names new_n95 new_n104 new_n105
00 1
.names control.tehb.control.fullReg new_n105 new_n106
01 1
.names new_n101 new_n106 index[0]
00 0
.names ins[5] index[0] new_n108
11 1
.names ins[0] index[0] new_n109
10 1
.names new_n108 new_n109 new_n110
00 1
.names index[1] new_n110 new_n111
00 1
.names ins[10] index[0] new_n112
10 1
.names ins[15] index[0] new_n113
11 1
.names new_n112 new_n113 new_n114
00 1
.names index[1] new_n114 new_n115
10 1
.names new_n111 new_n115 outs[0]
00 0
.names ins[6] index[0] new_n117
11 1
.names ins[1] index[0] new_n118
10 1
.names new_n117 new_n118 new_n119
00 1
.names index[1] new_n119 new_n120
00 1
.names ins[11] index[0] new_n121
10 1
.names ins[16] index[0] new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names index[1] new_n123 new_n124
10 1
.names new_n120 new_n124 outs[1]
00 0
.names ins[7] index[0] new_n126_1
11 1
.names ins[2] index[0] new_n127
10 1
.names new_n126_1 new_n127 new_n128
00 1
.names index[1] new_n128 new_n129
00 1
.names ins[12] index[0] new_n130
10 1
.names ins[17] index[0] new_n131_1
11 1
.names new_n130 new_n131_1 new_n132
00 1
.names index[1] new_n132 new_n133
10 1
.names new_n129 new_n133 outs[2]
00 0
.names ins[8] index[0] new_n135
11 1
.names ins[3] index[0] new_n136_1
10 1
.names new_n135 new_n136_1 new_n137
00 1
.names index[1] new_n137 new_n138
00 1
.names ins[18] index[0] new_n139
11 1
.names ins[13] index[0] new_n140
10 1
.names new_n139 new_n140 new_n141_1
00 1
.names index[1] new_n141_1 new_n142
10 1
.names new_n138 new_n142 outs[3]
00 0
.names ins[9] index[0] new_n144
11 1
.names ins[4] index[0] new_n145
10 1
.names new_n144 new_n145 new_n146_1
00 1
.names index[1] new_n146_1 new_n147
00 1
.names ins[19] index[0] new_n148
11 1
.names ins[14] index[0] new_n149
10 1
.names new_n148 new_n149 new_n150
00 1
.names index[1] new_n150 new_n151
10 1
.names new_n147 new_n151 outs[4]
00 0
.names new_n94 new_n95 new_n153
10 1
.names control.tehb.control.fullReg new_n153 new_n154
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n154 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n154 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n157
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n158
01 1
.names new_n157 new_n158 new_n159
00 1
.names rst new_n159 new_n160
00 1
.names new_n154 new_n160 n146
01 1
.names new_n157 n146 n126
01 0
.names new_n158 n146 n131
01 0
.names control.tehb.control.fullReg new_n159 new_n164
00 1
.names new_n153 new_n164 new_n165
01 1
.names control.tehb.dataReg[0] new_n165 new_n166
10 1
.names new_n105 new_n165 new_n167
11 1
.names new_n166 new_n167 new_n168
00 1
.names rst new_n168 n136
00 1
.names control.tehb.dataReg[1] new_n165 new_n170
10 1
.names new_n98 new_n165 new_n171
01 1
.names new_n170 new_n171 new_n172
00 1
.names rst new_n172 n141
00 1
.end
