#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Feb  3 00:34:17 2022
# Process ID: 47928
# Current directory: C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24368 C:\Users\Aperture\Git\SkyNet\FPGA_Final\RTL\Skynet\Skynet.xpr
# Log file: C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet/vivado.log
# Journal file: C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet/Skynet.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aperture/Git/SkyNet/FPGA_Final/HLS/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.844 ; gain = 331.957
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet/Skynet.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:hls:SkyNet:1.0 - SkyNet_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_299M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_3
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /SkyNet_0/Data_m_axi_IMG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /SkyNet_0/Data_m_axi_IMG.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /SkyNet_0/Data_m_axi_BUS512.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM from address space /SkyNet_0/Data_m_axi_BUS512.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /SkyNet_0/Data_m_axi_DDR256.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP4/HP2_LPS_OCM from address space /SkyNet_0/Data_m_axi_DDR256.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM from address space /SkyNet_0/Data_m_axi_BUS32.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP5/HP3_LPS_OCM from address space /SkyNet_0/Data_m_axi_BUS32.
Successfully read diagram <design_1> from BD file <C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet/Skynet.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1136.566 ; gain = 5.742
archive_project C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet.xpr.zip -temp_dir C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet/.Xil/Vivado-47928-DESKTOP-APERTURE -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet/.Xil/Vivado-47928-DESKTOP-APERTURE' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aperture/Git/SkyNet/FPGA_Final/HLS/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/Aperture/Git/SkyNet/FPGA_Final/RTL/Skynet/.Xil/Vivado-47928-DESKTOP-APERTURE/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
