$date
	Wed Jun 09 15:33:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ALU_TEST $end
$scope module alu $end
$var wire 8 ! A [7:0] $end
$var wire 8 " B [7:0] $end
$var wire 8 # E [7:0] $end
$var wire 2 $ cc [1:0] $end
$var wire 4 % op [3:0] $end
$upscope $end
$upscope $end
$scope module ALU_TEST $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b0 %
b1 $
b101 #
b10 "
b11 !
$end
#5
0&
#10
b0 #
b1 %
b10 $
b11 "
1&
#15
0&
#20
b0 #
b10 %
b0 $
b100 "
1&
#25
0&
#30
b110 #
b11 %
b101 "
1&
#35
0&
#40
b1001 #
b0 %
b110 "
1&
#45
0&
#50
b100 #
b1 %
b111 "
1&
#55
0&
#60
b0 #
b10 %
b1000 "
1&
#65
0&
#70
b1010 #
b11 %
b1001 "
1&
#75
0&
#80
b1101 #
b0 %
b1010 "
1&
#85
0&
#90
b1000 #
b1 %
b1011 "
1&
#95
0&
#100
1&
