
---------- Begin Simulation Statistics ----------
host_inst_rate                                 307761                       # Simulator instruction rate (inst/s)
host_mem_usage                                 388552                       # Number of bytes of host memory used
host_seconds                                    64.99                       # Real time elapsed on the host
host_tick_rate                              954260401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.062014                       # Number of seconds simulated
sim_ticks                                 62013502500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7238521                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 68603.323298                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 68517.303573                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6155711                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    74284364500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.149590                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1082810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            489001                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  40686123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082034                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 71978.693430                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 69243.387768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                840573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29099978052                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.324764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              404286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           155882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  17200334495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52553.471806                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.596605                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91722                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4820309541                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8483380                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 69520.960686                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 68731.456563                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6996284                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    103384342552                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.175295                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1487096                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             644883                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  57886457495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997699                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.644079                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8483380                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 69520.960686                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 68731.456563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6996284                       # number of overall hits
system.cpu.dcache.overall_miss_latency   103384342552                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.175295                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1487096                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            644883                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  57886457495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099278                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592796                       # number of replacements
system.cpu.dcache.sampled_refs                 593820                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.644079                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7480116                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501368240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13251337                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69652.141802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 67250.397456                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13250660                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       47154500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  677                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     42300500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        61750                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20999.461173                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       370500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13251337                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69652.141802                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 67250.397456                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13250660                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        47154500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   677                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     42300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.708009                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            362.500567                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13251337                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69652.141802                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 67250.397456                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13250660                       # number of overall hits
system.cpu.icache.overall_miss_latency       47154500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  677                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     42300500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                362.500567                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13250660                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           559993335000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 68823.215904                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     19925215706                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                289513                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            71500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        56150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            1                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               715000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.909091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         10                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          561500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.909091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    10                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594440                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       71848.942102                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57037.301287                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          43489                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            39585246500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.926840                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       550951                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     17642                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       30418335000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.897157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  533306                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    68215.532290                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52549.209173                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16944260712                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    13052855714                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.848175                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594451                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        71848.935769                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57037.284649                       # average overall mshr miss latency
system.l2.demand_hits                           43490                       # number of demand (read+write) hits
system.l2.demand_miss_latency             39585961500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.926840                       # miss rate for demand accesses
system.l2.demand_misses                        550961                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      17642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        30418896500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.897157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   533316                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.646292                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.036332                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10588.853698                       # Average occupied blocks per context
system.l2.occ_blocks::1                    595.269896                       # Average occupied blocks per context
system.l2.overall_accesses                     594451                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       71848.935769                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  61184.173390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          43490                       # number of overall hits
system.l2.overall_miss_latency            39585961500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.926840                       # miss rate for overall accesses
system.l2.overall_misses                       550961                       # number of overall misses
system.l2.overall_mshr_hits                     17642                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       50344112206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.384183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  822829                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.908363                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        262983                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       106136                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       426865                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           289513                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        31216                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         586757                       # number of replacements
system.l2.sampled_refs                         603141                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11184.123594                       # Cycle average of tags in use
system.l2.total_refs                           511569                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   561153727500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 99452949                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         111934                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       153852                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        15388                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       195207                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         208344                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       729796                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     19953226                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.503167                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.727239                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     17942248     89.92%     89.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       250615      1.26%     91.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       247675      1.24%     92.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       257947      1.29%     93.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       205470      1.03%     94.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       131604      0.66%     95.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       113375      0.57%     95.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        74496      0.37%     96.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       729796      3.66%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     19953226                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        15385                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9274714                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.457404                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.457404                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9187851                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13119                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31900106                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6374682                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4323700                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1544991                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        66992                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6858612                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6826770                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31842                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6201962                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6170143                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31819                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        656650                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            656627                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            208344                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3231206                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7665321                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       366325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32231849                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        875132                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008478                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3231206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       111944                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.311621                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21498217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.499280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.038777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17064115     79.37%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          62027      0.29%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         127019      0.59%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         113299      0.53%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         165890      0.77%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         107897      0.50%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         177450      0.83%     82.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         136018      0.63%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3544502     16.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21498217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3075838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         157828                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42781                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.569510                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6968278                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           656650                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6349352                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11390965                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844461                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5361779                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.463536                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11424759                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18825                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5645941                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7666591                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2721529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       959429                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19388507                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6311628                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1858551                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13995181                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        54591                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2409                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1544991                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       132740                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2565270                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1991                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1483                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4068619                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       404425                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1483                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8465                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10360                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.406933                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.406933                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       862913      5.44%      5.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8194      0.05%      5.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.49% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4469865     28.19%     33.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3157174     19.91%     53.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6654147     41.97%     95.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       701441      4.42%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15853734                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       158544                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           11      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2072      1.31%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        71673     45.21%     46.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     46.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     46.52% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        82396     51.97%     98.49% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2392      1.51%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21498217                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.737444                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.365349                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14567524     67.76%     67.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2652632     12.34%     80.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1933948      9.00%     89.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1217942      5.67%     94.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       539977      2.51%     97.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       249485      1.16%     98.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       158027      0.74%     99.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       105571      0.49%     99.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        73111      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21498217                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.645141                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19345726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15853734                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9345117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1729481                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8937266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3231223                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3231206                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       427462                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        90595                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7666591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       959429                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24574055                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      7962510                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       117157                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6984071                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1167599                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        27273                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     44095301                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28118369                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26447536                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3768710                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1544991                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1237934                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17254062                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3262103                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 60089                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
