// Seed: 1940798482
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input wand id_4,
    output tri1 id_5,
    input tri1 id_6
    , id_13,
    input wor id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10,
    output supply1 id_11
);
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  wire  id_2
);
  module_0(
      id_2, id_1, id_1, id_0, id_2, id_0, id_2, id_2, id_2, id_2, id_0, id_0
  );
  assign id_0 = id_1;
  assign id_0 = 1 == id_1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
