#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 11 11:06:41 2023
# Process ID: 10480
# Current directory: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13240 C:\Users\mfall\Desktop\sandbox\primitives\uart\vivado\project_1.xpr
# Log file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/vivado.log
# Journal file: C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/fifo_bram.v C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/async_fifo.v C:/Users/mfall/Desktop/sandbox/primitives/async_fifo/hdl/bin_gry_ctr.v}
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_module_reference design_1_uart_receiver_0_0
connect_bd_net [get_bd_pins uart_transmitter_0/data_in_rdy] [get_bd_pins uart_receiver_0/uart_word_rdy]
create_bd_cell -type module -reference async_fifo async_fifo_0
set_property location {2 553 429} [get_bd_cells async_fifo_0]
set_property location {3 817 423} [get_bd_cells async_fifo_0]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
set_property location {2 435 635} [get_bd_cells proc_sys_reset_1]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.MMCM_CLKFBOUT_MULT_F {9.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.000} CONFIG.MMCM_CLKOUT1_DIVIDE {9} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {111.879} CONFIG.CLKOUT1_PHASE_ERROR {105.461} CONFIG.CLKOUT2_JITTER {137.681} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_bd_cells clk_wiz_0]
endgroup
set_property name clk_1_reset [get_bd_cells proc_sys_reset_0]
set_property name clk_1_uart_rx [get_bd_cells uart_receiver_0]
set_property name clk_2_uart_tx [get_bd_cells uart_transmitter_0]
set_property name clk_2_reset [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins clk_2_reset/slowest_sync_clk]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins clk_2_uart_tx/clk]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins clk_2_uart_tx/rst_n]
delete_bd_objs [get_bd_nets uart_receiver_0_uart_word]
delete_bd_objs [get_bd_nets uart_receiver_0_uart_word_vld]
delete_bd_objs [get_bd_nets uart_transmitter_0_data_in_rdy]
set_property location {4.5 1470 206} [get_bd_cells clk_2_uart_tx]
set_property location {3.5 1124 233} [get_bd_cells async_fifo_0]
connect_bd_net [get_bd_pins clk_1_uart_rx/uart_word] [get_bd_pins async_fifo_0/wr_data]
connect_bd_net [get_bd_pins clk_1_uart_rx/uart_word_vld] [get_bd_pins async_fifo_0/wr_vld]
connect_bd_net [get_bd_pins async_fifo_0/wr_rdy] [get_bd_pins clk_1_uart_rx/uart_word_rdy]
connect_bd_net [get_bd_pins async_fifo_0/rd_data] [get_bd_pins clk_2_uart_tx/data_in]
connect_bd_net [get_bd_pins async_fifo_0/rd_vld] [get_bd_pins clk_2_uart_tx/data_in_vld]
connect_bd_net [get_bd_pins clk_2_uart_tx/data_in_rdy] [get_bd_pins async_fifo_0/rd_rdy]
connect_bd_net [get_bd_pins clk_1_reset/peripheral_aresetn] [get_bd_pins async_fifo_0/wr_rst_n]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins async_fifo_0/wr_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins async_fifo_0/rd_clk]
connect_bd_net [get_bd_pins clk_2_reset/peripheral_aresetn] [get_bd_pins async_fifo_0/rd_rst_n]
connect_bd_net [get_bd_pins clk_2_reset/peripheral_aresetn] [get_bd_pins clk_2_uart_tx/rst_n]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins clk_2_uart_tx/clk]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_2_reset/ext_reset_in]
regenerate_bd_layout
validate_bd_design
startgroup
set_property -dict [list CONFIG.P_PARITY {0}] [get_bd_cells clk_1_uart_rx]
endgroup
startgroup
set_property -dict [list CONFIG.P_PARITY {0}] [get_bd_cells clk_2_uart_tx]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_transmitter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {100}] [get_bd_cells clk_2_uart_tx]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_uart_transmitter_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run impl_1
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.CLKOUT1_JITTER {110.209} CONFIG.CLKOUT1_PHASE_ERROR {98.575} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {250}] [get_bd_cells clk_1_uart_rx]
endgroup
reset_run design_1_clk_wiz_0_1_synth_1
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.P_CLK_FREQ {200}] [get_bd_cells clk_1_uart_rx]
endgroup
reset_run design_1_uart_receiver_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mfall/Desktop/sandbox/primitives/uart/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
